; BTOR description generated by Yosys 0.36+61 (git sha1 df65634e0, clang 10.0.0-4ubuntu1 -fPIC -Os) for module rvfi_testbench.
1 sort bitvec 1
2 input 1 check ; rvfi_testbench.sv:21.9-21.14
3 input 1 clock ; rvfi_testbench.sv:24.8-24.13
4 input 1 reset ; rvfi_testbench.sv:24.15-24.20
5 const 1 1
6 const 1 0
7 state 1
8 init 1 7 5
9 next 1 7 6
10 eq 1 4 7
11 not 1 5
12 or 1 10 11
13 constraint 12
14 not 1 3
15 not 1 5
16 or 1 14 15
17 constraint 16
18 state 1
19 state 1
20 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_5
21 ite 1 20 5 6
22 sort bitvec 32
23 sort bitvec 3
24 const 23 011
25 sort bitvec 4
26 sext 25 24 1
27 sort bitvec 28
28 const 27 0000000000000000000000000000
29 concat 22 28 26
30 const 22 00000000000000000000000000000000
31 state 22 wrapper.uut.memory_to_writeBack_RS1
32 state 1 wrapper.uut.memory_to_writeBack_RS1_USE
33 ite 22 32 31 30
34 state 22 wrapper.uut.memory_to_writeBack_FORMAL_INSTRUCTION
35 sort bitvec 5
36 slice 35 34 19 15
37 redor 1 36
38 ite 22 37 33 30
39 sort bitvec 12
40 slice 39 34 31 20
41 slice 1 34 31 31
42 sort bitvec 13
43 concat 42 41 40
44 slice 1 34 31 31
45 sort bitvec 14
46 concat 45 44 43
47 slice 1 34 31 31
48 sort bitvec 15
49 concat 48 47 46
50 slice 1 34 31 31
51 sort bitvec 16
52 concat 51 50 49
53 slice 1 34 31 31
54 sort bitvec 17
55 concat 54 53 52
56 slice 1 34 31 31
57 sort bitvec 18
58 concat 57 56 55
59 slice 1 34 31 31
60 sort bitvec 19
61 concat 60 59 58
62 slice 1 34 31 31
63 sort bitvec 20
64 concat 63 62 61
65 slice 1 34 31 31
66 sort bitvec 21
67 concat 66 65 64
68 slice 1 34 31 31
69 sort bitvec 22
70 concat 69 68 67
71 slice 1 34 31 31
72 sort bitvec 23
73 concat 72 71 70
74 slice 1 34 31 31
75 sort bitvec 24
76 concat 75 74 73
77 slice 1 34 31 31
78 sort bitvec 25
79 concat 78 77 76
80 slice 1 34 31 31
81 sort bitvec 26
82 concat 81 80 79
83 slice 1 34 31 31
84 sort bitvec 27
85 concat 84 83 82
86 slice 1 34 31 31
87 concat 27 86 85
88 slice 1 34 31 31
89 sort bitvec 29
90 concat 89 88 87
91 slice 1 34 31 31
92 sort bitvec 30
93 concat 92 91 90
94 slice 1 34 31 31
95 sort bitvec 31
96 concat 95 94 93
97 slice 1 34 31 31
98 concat 22 97 96
99 add 22 38 98
100 sort bitvec 2
101 const 100 00
102 slice 92 99 31 2
103 concat 22 102 101
104 sub 22 99 103
105 sll 22 29 104
106 slice 25 105 3 0
107 redor 1 106
108 and 1 107 6
109 ite 1 108 21 19
110 sort bitvec 8
111 const 110 00000000
112 state 110 cycle_reg
113 init 110 112 111
114 ite 110 4 111 112
115 uext 110 5 7
116 ult 1 114 115
117 not 1 116
118 and 1 117 2
119 ite 1 118 109 18
120 ite 1 108 5 6
121 ite 1 118 120 6
122 not 1 119
123 and 1 121 122
124 state 1
125 state 1
126 const 35 00000
127 state 78
128 slice 35 127 11 7
129 state 1 wrapper.uut.memory_to_writeBack_REGFILE_WRITE_VALID
130 ite 35 129 128 126
131 redor 1 130
132 not 1 131
133 ite 1 108 132 125
134 ite 1 118 133 124
135 not 1 134
136 and 1 121 135
137 state 1
138 state 1
139 state 22 wrapper.uut.memory_to_writeBack_REGFILE_WRITE_DATA
140 state 22 wrapper.uut.memory_to_writeBack_MEMORY_READ_DATA
141 slice 110 140 7 0
142 slice 110 140 31 24
143 state 100 wrapper.uut.memory_to_writeBack_MEMORY_ADDRESS_LOW
144 const 100 11
145 eq 1 143 144
146 ite 110 145 142 141
147 slice 110 140 23 16
148 const 100 10
149 eq 1 143 148
150 ite 110 149 147 146
151 slice 110 140 15 8
152 uext 100 5 1
153 eq 1 143 152
154 ite 110 153 151 150
155 ite 110 149 142 151
156 concat 51 155 154
157 slice 51 140 31 16
158 concat 22 157 156
159 slice 1 155 7 7
160 slice 1 127 14 14
161 not 1 160
162 and 1 159 161
163 concat 51 155 154
164 concat 54 162 163
165 concat 57 162 164
166 concat 60 162 165
167 concat 63 162 166
168 concat 66 162 167
169 concat 69 162 168
170 concat 72 162 169
171 concat 75 162 170
172 concat 78 162 171
173 concat 81 162 172
174 concat 84 162 173
175 concat 27 162 174
176 concat 89 162 175
177 concat 92 162 176
178 concat 95 162 177
179 concat 22 162 178
180 slice 100 127 13 12
181 uext 100 5 1
182 eq 1 180 181
183 ite 22 182 179 158
184 slice 1 154 7 7
185 and 1 184 161
186 sort bitvec 9
187 concat 186 185 154
188 sort bitvec 10
189 concat 188 185 187
190 sort bitvec 11
191 concat 190 185 189
192 concat 39 185 191
193 concat 42 185 192
194 concat 45 185 193
195 concat 48 185 194
196 concat 51 185 195
197 concat 54 185 196
198 concat 57 185 197
199 concat 60 185 198
200 concat 63 185 199
201 concat 66 185 200
202 concat 69 185 201
203 concat 72 185 202
204 concat 75 185 203
205 concat 78 185 204
206 concat 81 185 205
207 concat 84 185 206
208 concat 27 185 207
209 concat 89 185 208
210 concat 92 185 209
211 concat 95 185 210
212 concat 22 185 211
213 redor 1 180
214 not 1 213
215 ite 22 214 212 183
216 state 1 wrapper.uut.writeBack_arbitration_isValid
217 state 1 wrapper.uut.memory_to_writeBack_MEMORY_ENABLE
218 and 1 216 217
219 ite 22 218 215 139
220 ite 22 129 219 30
221 redor 1 220
222 not 1 221
223 ite 1 108 222 138
224 ite 1 118 223 137
225 not 1 224
226 and 1 121 225
227 state 1
228 state 1
229 state 25 wrapper.uut.memory_to_writeBack_FORMAL_MEM_WMASK
230 redor 1 229
231 not 1 230
232 ite 1 108 231 228
233 ite 1 118 232 227
234 not 1 233
235 and 1 121 234
236 state 1
237 state 1
238 redor 1 33
239 not 1 238
240 slice 35 127 19 15
241 ite 35 32 240 126
242 redor 1 241
243 not 1 242
244 ite 1 243 239 237
245 state 1
246 ite 1 108 245 244
247 ite 1 118 246 236
248 ite 1 243 5 6
249 ite 1 108 6 248
250 ite 1 118 249 6
251 not 1 247
252 and 1 250 251
253 state 1
254 state 1
255 state 22 wrapper.uut.memory_to_writeBack_RS2
256 state 1 wrapper.uut.memory_to_writeBack_RS2_USE
257 ite 22 256 255 30
258 redor 1 257
259 not 1 258
260 slice 35 127 24 20
261 ite 35 256 260 126
262 redor 1 261
263 not 1 262
264 ite 1 263 259 254
265 state 1
266 ite 1 108 265 264
267 ite 1 118 266 253
268 ite 1 263 5 6
269 ite 1 108 6 268
270 ite 1 118 269 6
271 not 1 267
272 and 1 270 271
273 state 1
274 state 1
275 eq 1 36 241
276 ite 1 37 275 274
277 state 1
278 slice 1 99 0 0
279 ite 1 278 277 276
280 state 1
281 ite 1 108 280 279
282 ite 1 118 281 273
283 ite 1 37 5 6
284 ite 1 278 6 283
285 ite 1 108 6 284
286 ite 1 118 285 6
287 not 1 282
288 and 1 286 287
289 state 1
290 not 1 289
291 and 1 6 290
292 state 1
293 slice 35 34 11 7
294 eq 1 293 130
295 state 1
296 ite 1 278 295 294
297 state 1
298 ite 1 108 297 296
299 ite 1 118 298 292
300 ite 1 278 6 5
301 ite 1 108 6 300
302 ite 1 118 301 6
303 not 1 299
304 and 1 302 303
305 state 1
306 const 23 000
307 slice 89 104 28 0
308 concat 22 307 306
309 srl 22 140 308
310 slice 51 309 15 0
311 slice 1 310 15 15
312 concat 54 311 310
313 slice 1 310 15 15
314 concat 57 313 312
315 slice 1 310 15 15
316 concat 60 315 314
317 slice 1 310 15 15
318 concat 63 317 316
319 slice 1 310 15 15
320 concat 66 319 318
321 slice 1 310 15 15
322 concat 69 321 320
323 slice 1 310 15 15
324 concat 72 323 322
325 slice 1 310 15 15
326 concat 75 325 324
327 slice 1 310 15 15
328 concat 78 327 326
329 slice 1 310 15 15
330 concat 81 329 328
331 slice 1 310 15 15
332 concat 84 331 330
333 slice 1 310 15 15
334 concat 27 333 332
335 slice 1 310 15 15
336 concat 89 335 334
337 slice 1 310 15 15
338 concat 92 337 336
339 slice 1 310 15 15
340 concat 95 339 338
341 slice 1 310 15 15
342 concat 22 341 340
343 redor 1 293
344 ite 22 343 342 30
345 eq 1 344 220
346 state 1
347 ite 1 278 346 345
348 state 1
349 ite 1 108 348 347
350 ite 1 118 349 305
351 not 1 350
352 and 1 302 351
353 state 1
354 state 22 wrapper.uut.memory_to_writeBack_PC
355 const 23 100
356 uext 22 355 29
357 add 22 354 356
358 state 22 wrapper.uut.memory_to_writeBack_FORMAL_PC_NEXT
359 eq 1 357 358
360 state 1
361 ite 1 278 360 359
362 state 1
363 ite 1 108 362 361
364 ite 1 118 363 353
365 not 1 364
366 and 1 302 365
367 state 1
368 state 1
369 state 22 wrapper.uut.memory_to_writeBack_FORMAL_MEM_ADDR
370 eq 1 103 369
371 const 25 0000
372 redor 1 371
373 redor 1 106
374 or 1 372 373
375 ite 1 374 370 368
376 state 1
377 ite 1 278 376 375
378 state 1
379 ite 1 108 378 377
380 ite 1 118 379 367
381 ite 1 374 5 6
382 ite 1 278 6 381
383 ite 1 108 6 382
384 ite 1 118 383 6
385 not 1 380
386 and 1 384 385
387 state 1
388 state 1
389 state 25 wrapper.uut.memory_to_writeBack_FORMAL_MEM_RMASK
390 slice 1 389 0 0
391 slice 1 229 0 0
392 ite 1 391 390 388
393 state 1
394 ite 1 278 393 392
395 state 1
396 ite 1 108 395 394
397 ite 1 118 396 387
398 ite 1 391 5 6
399 ite 1 278 6 398
400 ite 1 108 6 399
401 ite 1 118 400 6
402 not 1 397
403 and 1 401 402
404 state 1
405 state 1
406 slice 1 389 1 1
407 slice 1 229 1 1
408 ite 1 407 406 405
409 state 1
410 ite 1 278 409 408
411 state 1
412 ite 1 108 411 410
413 ite 1 118 412 404
414 ite 1 407 5 6
415 ite 1 278 6 414
416 ite 1 108 6 415
417 ite 1 118 416 6
418 not 1 413
419 and 1 417 418
420 state 1
421 state 1
422 slice 1 389 2 2
423 slice 1 229 2 2
424 ite 1 423 422 421
425 state 1
426 ite 1 278 425 424
427 state 1
428 ite 1 108 427 426
429 ite 1 118 428 420
430 ite 1 423 5 6
431 ite 1 278 6 430
432 ite 1 108 6 431
433 ite 1 118 432 6
434 not 1 429
435 and 1 433 434
436 state 1
437 state 1
438 slice 1 389 3 3
439 slice 1 229 3 3
440 ite 1 439 438 437
441 state 1
442 ite 1 278 441 440
443 state 1
444 ite 1 108 443 442
445 ite 1 118 444 436
446 ite 1 439 5 6
447 ite 1 278 6 446
448 ite 1 108 6 447
449 ite 1 118 448 6
450 not 1 445
451 and 1 449 450
452 state 1
453 state 1
454 state 22 wrapper.uut.memory_to_writeBack_FORMAL_MEM_WDATA
455 slice 110 454 7 0
456 eq 1 141 455
457 ite 1 391 456 453
458 state 1
459 ite 1 278 458 457
460 state 1
461 ite 1 108 460 459
462 ite 1 118 461 452
463 not 1 462
464 and 1 401 463
465 state 1
466 state 1
467 slice 110 454 15 8
468 eq 1 151 467
469 ite 1 407 468 466
470 state 1
471 ite 1 278 470 469
472 state 1
473 ite 1 108 472 471
474 ite 1 118 473 465
475 not 1 474
476 and 1 417 475
477 state 1
478 state 1
479 slice 110 454 23 16
480 eq 1 147 479
481 ite 1 423 480 478
482 state 1
483 ite 1 278 482 481
484 state 1
485 ite 1 108 484 483
486 ite 1 118 485 477
487 not 1 486
488 and 1 433 487
489 state 1
490 state 1
491 slice 110 454 31 24
492 eq 1 142 491
493 ite 1 439 492 490
494 state 1
495 ite 1 278 494 493
496 state 1
497 ite 1 108 496 495
498 ite 1 118 497 489
499 not 1 498
500 and 1 449 499
501 state 1
502 state 1
503 slice 1 106 0 0
504 ite 1 503 390 502
505 state 1
506 ite 1 278 505 504
507 state 1
508 ite 1 108 507 506
509 ite 1 118 508 501
510 ite 1 503 5 6
511 ite 1 278 6 510
512 ite 1 108 6 511
513 ite 1 118 512 6
514 not 1 509
515 and 1 513 514
516 state 1
517 state 1
518 slice 1 106 1 1
519 ite 1 518 406 517
520 state 1
521 ite 1 278 520 519
522 state 1
523 ite 1 108 522 521
524 ite 1 118 523 516
525 ite 1 518 5 6
526 ite 1 278 6 525
527 ite 1 108 6 526
528 ite 1 118 527 6
529 not 1 524
530 and 1 528 529
531 state 1
532 state 1
533 slice 1 106 2 2
534 ite 1 533 422 532
535 state 1
536 ite 1 278 535 534
537 state 1
538 ite 1 108 537 536
539 ite 1 118 538 531
540 ite 1 533 5 6
541 ite 1 278 6 540
542 ite 1 108 6 541
543 ite 1 118 542 6
544 not 1 539
545 and 1 543 544
546 state 1
547 state 1
548 slice 1 106 3 3
549 ite 1 548 438 547
550 state 1
551 ite 1 278 550 549
552 state 1
553 ite 1 108 552 551
554 ite 1 118 553 546
555 ite 1 548 5 6
556 ite 1 278 6 555
557 ite 1 108 6 556
558 ite 1 118 557 6
559 not 1 554
560 and 1 558 559
561 state 1
562 eq 1 278 21
563 state 1
564 ite 1 108 563 562
565 ite 1 118 564 561
566 ite 1 108 6 5
567 ite 1 118 566 6
568 not 1 565
569 and 1 567 568
570 state 1
571 ite 1 20 5 216
572 state 1 wrapper.uut.writeBack_FormalPlugin_haltFired
573 ite 1 572 6 571
574 and 1 117 573
575 slice 23 34 14 12
576 uext 23 5 2
577 eq 1 575 576
578 and 1 574 577
579 sort bitvec 7
580 slice 579 34 6 0
581 uext 579 144 5
582 eq 1 580 581
583 and 1 578 582
584 ite 1 118 583 570
585 ite 1 118 5 6
586 not 1 585
587 or 1 584 586
588 constraint 587
589 uext 1 289 0 _witness_.anyseq_auto_setundef_cc_533_execute_2862
590 uext 1 570 0 _witness_.anyseq_auto_setundef_cc_533_execute_2864
591 uext 1 19 0 _witness_.anyseq_auto_setundef_cc_533_execute_2866
592 uext 1 18 0 _witness_.anyseq_auto_setundef_cc_533_execute_2868
593 uext 1 125 0 _witness_.anyseq_auto_setundef_cc_533_execute_2870
594 uext 1 124 0 _witness_.anyseq_auto_setundef_cc_533_execute_2872
595 uext 1 138 0 _witness_.anyseq_auto_setundef_cc_533_execute_2874
596 uext 1 137 0 _witness_.anyseq_auto_setundef_cc_533_execute_2876
597 uext 1 228 0 _witness_.anyseq_auto_setundef_cc_533_execute_2878
598 uext 1 227 0 _witness_.anyseq_auto_setundef_cc_533_execute_2880
599 uext 1 237 0 _witness_.anyseq_auto_setundef_cc_533_execute_2882
600 uext 1 245 0 _witness_.anyseq_auto_setundef_cc_533_execute_2884
601 uext 1 236 0 _witness_.anyseq_auto_setundef_cc_533_execute_2886
602 uext 1 254 0 _witness_.anyseq_auto_setundef_cc_533_execute_2888
603 uext 1 265 0 _witness_.anyseq_auto_setundef_cc_533_execute_2890
604 uext 1 253 0 _witness_.anyseq_auto_setundef_cc_533_execute_2892
605 uext 1 274 0 _witness_.anyseq_auto_setundef_cc_533_execute_2894
606 uext 1 277 0 _witness_.anyseq_auto_setundef_cc_533_execute_2896
607 uext 1 280 0 _witness_.anyseq_auto_setundef_cc_533_execute_2898
608 uext 1 273 0 _witness_.anyseq_auto_setundef_cc_533_execute_2900
609 uext 1 295 0 _witness_.anyseq_auto_setundef_cc_533_execute_2902
610 uext 1 297 0 _witness_.anyseq_auto_setundef_cc_533_execute_2904
611 uext 1 292 0 _witness_.anyseq_auto_setundef_cc_533_execute_2906
612 uext 1 346 0 _witness_.anyseq_auto_setundef_cc_533_execute_2908
613 uext 1 348 0 _witness_.anyseq_auto_setundef_cc_533_execute_2910
614 uext 1 305 0 _witness_.anyseq_auto_setundef_cc_533_execute_2912
615 uext 1 360 0 _witness_.anyseq_auto_setundef_cc_533_execute_2914
616 uext 1 362 0 _witness_.anyseq_auto_setundef_cc_533_execute_2916
617 uext 1 353 0 _witness_.anyseq_auto_setundef_cc_533_execute_2918
618 uext 1 368 0 _witness_.anyseq_auto_setundef_cc_533_execute_2920
619 uext 1 376 0 _witness_.anyseq_auto_setundef_cc_533_execute_2922
620 uext 1 378 0 _witness_.anyseq_auto_setundef_cc_533_execute_2924
621 uext 1 367 0 _witness_.anyseq_auto_setundef_cc_533_execute_2926
622 uext 1 388 0 _witness_.anyseq_auto_setundef_cc_533_execute_2928
623 uext 1 393 0 _witness_.anyseq_auto_setundef_cc_533_execute_2930
624 uext 1 395 0 _witness_.anyseq_auto_setundef_cc_533_execute_2932
625 uext 1 387 0 _witness_.anyseq_auto_setundef_cc_533_execute_2934
626 uext 1 453 0 _witness_.anyseq_auto_setundef_cc_533_execute_2936
627 uext 1 458 0 _witness_.anyseq_auto_setundef_cc_533_execute_2938
628 uext 1 460 0 _witness_.anyseq_auto_setundef_cc_533_execute_2940
629 uext 1 452 0 _witness_.anyseq_auto_setundef_cc_533_execute_2942
630 uext 1 502 0 _witness_.anyseq_auto_setundef_cc_533_execute_2944
631 uext 1 505 0 _witness_.anyseq_auto_setundef_cc_533_execute_2946
632 uext 1 507 0 _witness_.anyseq_auto_setundef_cc_533_execute_2948
633 uext 1 501 0 _witness_.anyseq_auto_setundef_cc_533_execute_2950
634 uext 1 405 0 _witness_.anyseq_auto_setundef_cc_533_execute_2952
635 uext 1 409 0 _witness_.anyseq_auto_setundef_cc_533_execute_2954
636 uext 1 411 0 _witness_.anyseq_auto_setundef_cc_533_execute_2956
637 uext 1 404 0 _witness_.anyseq_auto_setundef_cc_533_execute_2958
638 uext 1 466 0 _witness_.anyseq_auto_setundef_cc_533_execute_2960
639 uext 1 470 0 _witness_.anyseq_auto_setundef_cc_533_execute_2962
640 uext 1 472 0 _witness_.anyseq_auto_setundef_cc_533_execute_2964
641 uext 1 465 0 _witness_.anyseq_auto_setundef_cc_533_execute_2966
642 uext 1 517 0 _witness_.anyseq_auto_setundef_cc_533_execute_2968
643 uext 1 520 0 _witness_.anyseq_auto_setundef_cc_533_execute_2970
644 uext 1 522 0 _witness_.anyseq_auto_setundef_cc_533_execute_2972
645 uext 1 516 0 _witness_.anyseq_auto_setundef_cc_533_execute_2974
646 uext 1 421 0 _witness_.anyseq_auto_setundef_cc_533_execute_2976
647 uext 1 425 0 _witness_.anyseq_auto_setundef_cc_533_execute_2978
648 uext 1 427 0 _witness_.anyseq_auto_setundef_cc_533_execute_2980
649 uext 1 420 0 _witness_.anyseq_auto_setundef_cc_533_execute_2982
650 uext 1 478 0 _witness_.anyseq_auto_setundef_cc_533_execute_2984
651 uext 1 482 0 _witness_.anyseq_auto_setundef_cc_533_execute_2986
652 uext 1 484 0 _witness_.anyseq_auto_setundef_cc_533_execute_2988
653 uext 1 477 0 _witness_.anyseq_auto_setundef_cc_533_execute_2990
654 uext 1 532 0 _witness_.anyseq_auto_setundef_cc_533_execute_2992
655 uext 1 535 0 _witness_.anyseq_auto_setundef_cc_533_execute_2994
656 uext 1 537 0 _witness_.anyseq_auto_setundef_cc_533_execute_2996
657 uext 1 531 0 _witness_.anyseq_auto_setundef_cc_533_execute_2998
658 uext 1 437 0 _witness_.anyseq_auto_setundef_cc_533_execute_3000
659 uext 1 441 0 _witness_.anyseq_auto_setundef_cc_533_execute_3002
660 uext 1 443 0 _witness_.anyseq_auto_setundef_cc_533_execute_3004
661 uext 1 436 0 _witness_.anyseq_auto_setundef_cc_533_execute_3006
662 uext 1 490 0 _witness_.anyseq_auto_setundef_cc_533_execute_3008
663 uext 1 494 0 _witness_.anyseq_auto_setundef_cc_533_execute_3010
664 uext 1 496 0 _witness_.anyseq_auto_setundef_cc_533_execute_3012
665 uext 1 489 0 _witness_.anyseq_auto_setundef_cc_533_execute_3014
666 uext 1 547 0 _witness_.anyseq_auto_setundef_cc_533_execute_3016
667 uext 1 550 0 _witness_.anyseq_auto_setundef_cc_533_execute_3018
668 uext 1 552 0 _witness_.anyseq_auto_setundef_cc_533_execute_3020
669 uext 1 546 0 _witness_.anyseq_auto_setundef_cc_533_execute_3022
670 uext 1 563 0 _witness_.anyseq_auto_setundef_cc_533_execute_3024
671 uext 1 561 0 _witness_.anyseq_auto_setundef_cc_533_execute_3026
672 state 22
673 uext 22 672 0 _witness_.anyseq_auto_setundef_cc_533_execute_3028
674 state 22
675 uext 22 674 0 _witness_.anyseq_auto_setundef_cc_533_execute_3030
676 state 35
677 uext 35 676 0 _witness_.anyseq_auto_setundef_cc_533_execute_3032
678 sort bitvec 55
679 state 678
680 uext 678 679 0 _witness_.anyseq_auto_setundef_cc_533_execute_3034
681 state 188
682 uext 188 681 0 _witness_.anyseq_auto_setundef_cc_533_execute_3036
683 uext 1 2 0 checker_inst.check ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.22-16.27
684 uext 1 3 0 checker_inst.clock ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.8-16.13
685 uext 1 21 0 checker_inst.halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:28.50-28.54
686 uext 22 34 0 checker_inst.insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:26.34-26.38
687 uext 1 5 0 checker_inst.insn_pma_x ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.8-97.18
688 uext 22 99 0 checker_inst.insn_spec.addr ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:45.17-45.21|rvfi_insn_check.sv:71.16-95.4
689 uext 23 575 0 checker_inst.insn_spec.insn_funct3 ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:32.14-32.25|rvfi_insn_check.sv:71.16-95.4
690 uext 22 98 0 checker_inst.insn_spec.insn_imm ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:30.17-30.25|rvfi_insn_check.sv:71.16-95.4
691 uext 579 580 0 checker_inst.insn_spec.insn_opcode ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:34.14-34.25|rvfi_insn_check.sv:71.16-95.4
692 uext 22 30 0 checker_inst.insn_spec.insn_padding ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:29.17-29.29|rvfi_insn_check.sv:71.16-95.4
693 uext 35 293 0 checker_inst.insn_spec.insn_rd ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:33.14-33.21|rvfi_insn_check.sv:71.16-95.4
694 uext 35 36 0 checker_inst.insn_spec.insn_rs1 ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:31.14-31.22|rvfi_insn_check.sv:71.16-95.4
695 uext 1 5 0 checker_inst.insn_spec.misa_ok ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:40.8-40.15|rvfi_insn_check.sv:71.16-95.4
696 uext 51 310 0 checker_inst.insn_spec.result ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:46.15-46.21|rvfi_insn_check.sv:71.16-95.4
697 uext 22 34 0 checker_inst.insn_spec.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:5.25-5.34|rvfi_insn_check.sv:71.16-95.4
698 uext 22 140 0 checker_inst.insn_spec.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:9.25-9.39|rvfi_insn_check.sv:71.16-95.4
699 uext 22 354 0 checker_inst.insn_spec.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:6.25-6.38|rvfi_insn_check.sv:71.16-95.4
700 uext 22 38 0 checker_inst.insn_spec.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:7.25-7.39|rvfi_insn_check.sv:71.16-95.4
701 uext 22 30 0 checker_inst.insn_spec.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:8.25-8.39|rvfi_insn_check.sv:71.16-95.4
702 uext 1 574 0 checker_inst.insn_spec.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:4.41-4.51|rvfi_insn_check.sv:71.16-95.4
703 uext 22 103 0 checker_inst.insn_spec.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:22.25-22.38|rvfi_insn_check.sv:71.16-95.4
704 uext 25 106 0 checker_inst.insn_spec.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:23.25-23.39|rvfi_insn_check.sv:71.16-95.4
705 uext 22 30 0 checker_inst.insn_spec.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:25.25-25.39|rvfi_insn_check.sv:71.16-95.4
706 uext 25 371 0 checker_inst.insn_spec.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:24.25-24.39|rvfi_insn_check.sv:71.16-95.4
707 uext 22 357 0 checker_inst.insn_spec.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:21.25-21.38|rvfi_insn_check.sv:71.16-95.4
708 uext 35 293 0 checker_inst.insn_spec.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:19.41-19.53|rvfi_insn_check.sv:71.16-95.4
709 uext 22 344 0 checker_inst.insn_spec.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:20.25-20.38|rvfi_insn_check.sv:71.16-95.4
710 uext 35 36 0 checker_inst.insn_spec.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:17.41-17.54|rvfi_insn_check.sv:71.16-95.4
711 uext 35 126 0 checker_inst.insn_spec.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:18.41-18.54|rvfi_insn_check.sv:71.16-95.4
712 uext 1 278 0 checker_inst.insn_spec.spec_trap ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:16.41-16.50|rvfi_insn_check.sv:71.16-95.4
713 uext 1 583 0 checker_inst.insn_spec.spec_valid ; rvfi_testbench.sv:40.18-59.3|insn_lh.v:15.41-15.51|rvfi_insn_check.sv:71.16-95.4
714 uext 1 6 0 checker_inst.intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:29.50-29.54
715 uext 1 108 0 checker_inst.mem_access_fault ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:126.8-126.24
716 uext 22 369 0 checker_inst.mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:39.34-39.42
717 uext 1 5 0 checker_inst.mem_pma_r ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.20-97.29
718 uext 1 5 0 checker_inst.mem_pma_w ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.31-97.40
719 uext 22 140 0 checker_inst.mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:42.34-42.43
720 uext 25 389 0 checker_inst.mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:40.34-40.43
721 uext 22 454 0 checker_inst.mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:43.34-43.43
722 uext 25 229 0 checker_inst.mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:41.34-41.43
723 uext 22 354 0 checker_inst.pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:36.34-36.42
724 uext 22 358 0 checker_inst.pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:37.34-37.42
725 uext 35 130 0 checker_inst.rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:34.50-34.57
726 uext 22 220 0 checker_inst.rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:35.34-35.42
727 uext 1 116 0 checker_inst.reset ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.15-16.20
728 uext 35 241 0 checker_inst.rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:30.50-30.58
729 uext 22 33 0 checker_inst.rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:32.34-32.43
730 uext 22 38 0 checker_inst.rs1_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:68.34-68.51
731 uext 35 261 0 checker_inst.rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:31.50-31.58
732 uext 22 257 0 checker_inst.rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:33.34-33.43
733 uext 22 30 0 checker_inst.rs2_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:69.34-69.51
734 uext 1 21 0 checker_inst.rvfi_halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.270-17.279
735 uext 22 34 0 checker_inst.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.150-17.159
736 uext 1 6 0 checker_inst.rvfi_intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.330-17.339
737 const 100 01
738 uext 100 737 0 checker_inst.rvfi_ixl ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.450-17.458
739 uext 22 369 0 checker_inst.rvfi_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.894-17.907
740 uext 22 140 0 checker_inst.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1026-17.1040
741 uext 25 389 0 checker_inst.rvfi_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.938-17.952
742 uext 22 454 0 checker_inst.rvfi_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1070-17.1084
743 uext 25 229 0 checker_inst.rvfi_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.982-17.996
744 uext 100 144 0 checker_inst.rvfi_mode ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.390-17.399
745 sort bitvec 64
746 state 745 wrapper.uut.writeBack_FormalPlugin_order
747 uext 745 746 0 checker_inst.rvfi_order ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.106-17.116
748 uext 22 354 0 checker_inst.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.806-17.819
749 uext 22 358 0 checker_inst.rvfi_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.850-17.863
750 uext 35 130 0 checker_inst.rvfi_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.718-17.730
751 uext 22 220 0 checker_inst.rvfi_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.762-17.775
752 uext 35 241 0 checker_inst.rvfi_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.510-17.523
753 uext 22 33 0 checker_inst.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.614-17.628
754 uext 35 261 0 checker_inst.rvfi_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.570-17.583
755 uext 22 257 0 checker_inst.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.658-17.672
756 uext 1 21 0 checker_inst.rvfi_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.210-17.219
757 uext 1 573 0 checker_inst.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.46-17.56
758 uext 22 103 0 checker_inst.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:63.34-63.47
759 uext 25 106 0 checker_inst.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:64.34-64.48
760 uext 22 30 0 checker_inst.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:66.34-66.48
761 uext 25 371 0 checker_inst.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:65.34-65.48
762 uext 22 357 0 checker_inst.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:62.34-62.47
763 uext 35 293 0 checker_inst.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:60.50-60.62
764 uext 22 344 0 checker_inst.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:61.34-61.47
765 uext 35 36 0 checker_inst.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:58.50-58.63
766 uext 35 126 0 checker_inst.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:59.50-59.63
767 uext 1 278 0 checker_inst.spec_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:57.50-57.59
768 uext 1 583 0 checker_inst.spec_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:56.50-56.60
769 uext 1 21 0 checker_inst.trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:27.50-27.54
770 uext 1 574 0 checker_inst.valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:25.19-25.24
771 uext 110 114 0 cycle ; rvfi_testbench.sv:34.13-34.18
772 uext 1 21 0 rvfi_halt ; rvfi_testbench.sv:26.320-26.329
773 uext 22 34 0 rvfi_insn ; rvfi_testbench.sv:26.180-26.189
774 uext 1 6 0 rvfi_intr ; rvfi_testbench.sv:26.390-26.399
775 uext 100 737 0 rvfi_ixl ; rvfi_testbench.sv:26.530-26.538
776 uext 22 369 0 rvfi_mem_addr ; rvfi_testbench.sv:26.1064-26.1077
777 uext 22 140 0 rvfi_mem_rdata ; rvfi_testbench.sv:26.1226-26.1240
778 uext 25 389 0 rvfi_mem_rmask ; rvfi_testbench.sv:26.1118-26.1132
779 uext 22 454 0 rvfi_mem_wdata ; rvfi_testbench.sv:26.1280-26.1294
780 uext 25 229 0 rvfi_mem_wmask ; rvfi_testbench.sv:26.1172-26.1186
781 uext 100 144 0 rvfi_mode ; rvfi_testbench.sv:26.460-26.469
782 uext 745 746 0 rvfi_order ; rvfi_testbench.sv:26.126-26.136
783 uext 22 354 0 rvfi_pc_rdata ; rvfi_testbench.sv:26.956-26.969
784 uext 22 358 0 rvfi_pc_wdata ; rvfi_testbench.sv:26.1010-26.1023
785 uext 35 130 0 rvfi_rd_addr ; rvfi_testbench.sv:26.848-26.860
786 uext 22 220 0 rvfi_rd_wdata ; rvfi_testbench.sv:26.902-26.915
787 uext 35 241 0 rvfi_rs1_addr ; rvfi_testbench.sv:26.600-26.613
788 uext 22 33 0 rvfi_rs1_rdata ; rvfi_testbench.sv:26.724-26.738
789 uext 35 261 0 rvfi_rs2_addr ; rvfi_testbench.sv:26.670-26.683
790 uext 22 257 0 rvfi_rs2_rdata ; rvfi_testbench.sv:26.778-26.792
791 uext 1 21 0 rvfi_trap ; rvfi_testbench.sv:26.250-26.259
792 uext 1 573 0 rvfi_valid ; rvfi_testbench.sv:26.56-26.66
793 uext 1 3 0 wrapper.clock ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:2.16-2.21
794 state 22 wrapper.uut.decode_to_execute_SRC1
795 state 22 wrapper.uut.decode_to_execute_SRC2
796 not 22 795
797 state 1 wrapper.uut.decode_to_execute_SRC_USE_SUB_LESS
798 ite 22 797 796 795
799 add 22 794 798
800 ite 1 797 5 6
801 const 95 0000000000000000000000000000000
802 concat 22 801 800
803 add 22 799 802
804 state 1 wrapper.uut.decode_to_execute_SRC2_FORCE_ZERO
805 ite 22 804 794 803
806 uext 22 805 0 wrapper.dBus_cmd_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:18.25-18.49
807 state 22 wrapper.uut.decode_to_execute_RS2
808 slice 51 807 15 0
809 slice 51 807 15 0
810 concat 22 809 808
811 state 22 wrapper.uut.decode_to_execute_INSTRUCTION
812 slice 100 811 13 12
813 uext 100 5 1
814 eq 1 812 813
815 ite 22 814 810 807
816 slice 110 807 7 0
817 slice 110 807 7 0
818 concat 51 817 816
819 slice 110 807 7 0
820 concat 75 819 818
821 slice 110 807 7 0
822 concat 22 821 820
823 redor 1 812
824 not 1 823
825 ite 22 824 822 815
826 uext 22 825 0 wrapper.dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:19.25-19.46
827 uext 100 812 0 wrapper.dBus_cmd_payload_size ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:20.24-20.45
828 state 1 wrapper.uut.decode_to_execute_MEMORY_STORE
829 uext 1 828 0 wrapper.dBus_cmd_payload_wr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:17.19-17.38
830 state 1
831 uext 1 830 0 wrapper.dBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:21.22-21.36
832 state 1 wrapper.uut.execute_arbitration_isValid
833 state 1 wrapper.uut.decode_to_execute_MEMORY_ENABLE
834 and 1 832 833
835 state 1 wrapper.uut.execute_to_memory_ALIGNEMENT_FAULT
836 ite 1 835 5 6
837 state 1 wrapper.uut.memory_arbitration_isValid
838 state 1 wrapper.uut.execute_to_memory_MEMORY_ENABLE
839 and 1 837 838
840 ite 1 839 836 6
841 ite 1 840 5 6
842 state 1 wrapper.uut.execute_to_memory_MEMORY_STORE
843 not 1 842
844 and 1 839 843
845 state 1
846 not 1 845
847 and 1 844 846
848 ite 1 847 5 841
849 not 1 848
850 and 1 834 849
851 state 1 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_hit
852 state 1 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_hazard
853 not 1 852
854 and 1 851 853
855 state 100 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_line_branchWish
856 slice 1 855 1 1
857 and 1 854 856
858 state 1 wrapper.uut.execute_to_memory_BRANCH_DO
859 neq 1 857 858
860 state 1 wrapper.uut.execute_to_memory_TARGET_MISSMATCH2
861 and 1 858 860
862 or 1 859 861
863 and 1 837 862
864 ite 1 863 5 6
865 not 1 864
866 and 1 850 865
867 eq 1 812 148
868 slice 100 805 1 0
869 redor 1 868
870 and 1 867 869
871 slice 1 805 0 0
872 and 1 814 871
873 or 1 870 872
874 ite 1 873 5 6
875 not 1 874
876 and 1 866 875
877 uext 1 876 0 wrapper.dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:16.19-16.33
878 state 22
879 uext 22 878 0 wrapper.dBus_rsp_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:23.31-23.44
880 uext 1 845 0 wrapper.dBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:22.25-22.39
881 state 22 wrapper.uut.IBusSimplePlugin_fetchPc_pcReg
882 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_inc
883 concat 23 882 101
884 uext 22 883 29
885 add 22 881 884
886 slice 1 885 1 1
887 ite 1 882 6 886
888 slice 1 885 0 0
889 concat 100 887 888
890 slice 92 885 31 2
891 concat 22 890 889
892 state 22 wrapper.uut.IBusSimplePlugin_predictor_line_target
893 state 100 wrapper.uut.IBusSimplePlugin_predictor_line_branchWish
894 slice 1 893 1 1
895 state 63 wrapper.uut.IBusSimplePlugin_predictor_line_source
896 state 22 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_payload
897 slice 63 896 31 12
898 eq 1 895 897
899 state 1 wrapper.uut.IBusSimplePlugin_predictor_line_last2Bytes
900 not 1 899
901 slice 1 896 1 1
902 and 1 900 901
903 ite 1 902 6 898
904 and 1 894 903
905 state 1 wrapper.uut.IBusSimplePlugin_predictor_buffer_hazard_regNextWhen
906 state 1 wrapper.uut.IBusSimplePlugin_predictor_buffer_pcCorrected
907 or 1 905 906
908 not 1 907
909 and 1 904 908
910 state 1 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_valid
911 and 1 909 910
912 ite 22 911 892 891
913 state 1 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesReg
914 ite 1 913 5 901
915 slice 1 896 0 0
916 concat 100 914 915
917 slice 92 896 31 2
918 concat 22 917 916
919 state 1
920 state 1 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy
921 ite 1 920 5 919
922 state 23 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter
923 redor 1 922
924 not 1 923
925 and 1 921 924
926 and 1 910 925
927 and 1 903 908
928 and 1 927 894
929 and 1 926 928
930 and 1 929 899
931 state 22
932 sort bitvec 33
933 state 932 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error_2
934 slice 22 933 32 1
935 ite 22 920 934 931
936 slice 100 935 1 0
937 neq 1 936 144
938 slice 100 935 17 16
939 neq 1 938 144
940 not 1 939
941 and 1 937 940
942 or 1 913 901
943 state 1 wrapper.uut.IBusSimplePlugin_decompressor_bufferValid
944 or 1 942 943
945 ite 1 944 940 941
946 and 1 930 945
947 ite 1 946 5 6
948 ite 22 947 918 912
949 state 22 wrapper.uut.execute_to_memory_NEXT_PC2
950 state 22 wrapper.uut.execute_to_memory_BRANCH_CALC
951 ite 22 858 950 949
952 ite 22 863 951 948
953 slice 92 952 31 2
954 concat 22 953 101
955 uext 22 954 0 wrapper.iBus_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:10.25-10.44
956 state 1
957 uext 1 956 0 wrapper.iBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:11.22-11.36
958 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_booted
959 state 1 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_valid
960 state 22 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst
961 sort bitvec 6
962 slice 961 960 5 0
963 slice 100 960 14 13
964 concat 110 963 962
965 const 961 100011
966 uext 110 965 2
967 eq 1 964 966
968 slice 579 960 6 0
969 slice 1 960 13 13
970 concat 110 969 968
971 uext 110 144 6
972 eq 1 970 971
973 slice 579 960 6 0
974 slice 23 960 14 12
975 concat 188 974 973
976 slice 35 960 29 25
977 concat 48 976 975
978 slice 1 960 31 31
979 concat 51 978 977
980 const 961 110011
981 uext 51 980 10
982 eq 1 979 981
983 const 188 1010110011
984 uext 51 983 6
985 eq 1 979 984
986 slice 579 960 6 0
987 slice 579 960 31 25
988 concat 45 987 986
989 uext 45 980 8
990 eq 1 988 989
991 slice 579 960 6 0
992 slice 100 960 14 13
993 concat 186 992 991
994 const 25 1111
995 uext 186 994 5
996 eq 1 993 995
997 slice 100 960 1 0
998 slice 25 960 6 3
999 concat 961 998 997
1000 slice 23 960 14 12
1001 concat 186 1000 999
1002 uext 186 980 3
1003 eq 1 1001 1002
1004 slice 35 960 4 0
1005 slice 1 960 6 6
1006 concat 961 1005 1004
1007 slice 1 960 12 12
1008 concat 579 1007 1006
1009 slice 1 960 14 14
1010 concat 110 1009 1008
1011 uext 110 144 6
1012 eq 1 1010 1011
1013 slice 579 960 6 0
1014 slice 23 960 14 12
1015 concat 188 1014 1013
1016 slice 25 960 29 26
1017 concat 45 1016 1015
1018 slice 1 960 31 31
1019 concat 48 1018 1017
1020 const 188 1010010011
1021 uext 48 1020 5
1022 eq 1 1019 1021
1023 slice 579 960 6 0
1024 slice 100 960 13 12
1025 concat 186 1024 1023
1026 slice 961 960 31 26
1027 concat 48 1026 1025
1028 const 110 10010011
1029 uext 48 1028 7
1030 eq 1 1027 1029
1031 eq 1 970 1028
1032 slice 579 960 6 0
1033 slice 1 960 14 14
1034 concat 110 1033 1032
1035 const 110 11100011
1036 eq 1 1034 1035
1037 slice 25 960 3 0
1038 slice 100 960 6 5
1039 concat 961 1038 1037
1040 slice 1 960 12 12
1041 concat 579 1040 1039
1042 uext 579 144 5
1043 eq 1 1041 1042
1044 slice 579 960 6 0
1045 const 579 1101111
1046 eq 1 1044 1045
1047 slice 35 960 4 0
1048 slice 1 960 6 6
1049 concat 961 1048 1047
1050 const 35 10111
1051 uext 961 1050 1
1052 eq 1 1049 1051
1053 concat 100 972 967
1054 concat 23 982 1053
1055 concat 25 985 1054
1056 concat 35 990 1055
1057 concat 961 996 1056
1058 concat 579 1003 1057
1059 concat 110 1012 1058
1060 concat 186 1022 1059
1061 concat 188 1030 1060
1062 concat 190 1031 1061
1063 concat 39 1036 1062
1064 concat 42 1043 1063
1065 concat 45 1046 1064
1066 concat 48 1052 1065
1067 redor 1 1066
1068 not 1 1067
1069 and 1 959 1068
1070 ite 1 1069 5 6
1071 state 35 wrapper.uut.HazardSimplePlugin_writeBackBuffer_payload_address
1072 slice 35 960 19 15
1073 eq 1 1071 1072
1074 ite 1 1073 5 6
1075 state 1 wrapper.uut.HazardSimplePlugin_writeBackBuffer_valid
1076 ite 1 1075 1074 6
1077 eq 1 128 1072
1078 ite 1 1077 5 1076
1079 and 1 129 216
1080 ite 1 1079 1078 1076
1081 state 22 wrapper.uut.execute_to_memory_INSTRUCTION
1082 slice 35 1081 11 7
1083 eq 1 1082 1072
1084 ite 1 1083 5 1080
1085 state 1 wrapper.uut.execute_to_memory_REGFILE_WRITE_VALID
1086 and 1 837 1085
1087 ite 1 1086 1084 1080
1088 slice 35 811 11 7
1089 eq 1 1088 1072
1090 ite 1 1089 5 1087
1091 state 1 wrapper.uut.decode_to_execute_REGFILE_WRITE_VALID
1092 and 1 832 1091
1093 ite 1 1092 1090 1087
1094 const 89 00000000000000000000000000000
1095 slice 1 960 2 2
1096 concat 23 1095 101
1097 concat 22 1094 1096
1098 redor 1 1097
1099 not 1 1098
1100 const 84 000000000000000000000000000
1101 slice 100 960 4 3
1102 concat 35 1101 306
1103 concat 22 1100 1102
1104 redor 1 1103
1105 not 1 1104
1106 concat 100 1105 1099
1107 redor 1 1106
1108 ite 1 1107 1093 6
1109 slice 35 960 24 20
1110 eq 1 1071 1109
1111 ite 1 1110 5 6
1112 ite 1 1075 1111 6
1113 eq 1 128 1109
1114 ite 1 1113 5 1112
1115 ite 1 1079 1114 1112
1116 eq 1 1082 1109
1117 ite 1 1116 5 1115
1118 ite 1 1086 1117 1115
1119 eq 1 1088 1109
1120 ite 1 1119 5 1118
1121 ite 1 1092 1120 1118
1122 slice 1 960 2 2
1123 slice 1 960 5 5
1124 concat 100 1123 1122
1125 eq 1 1124 148
1126 ite 1 1125 1121 6
1127 or 1 1108 1126
1128 and 1 959 1127
1129 ite 1 1128 5 6
1130 not 1 830
1131 and 1 834 1130
1132 and 1 1131 875
1133 ite 1 1132 5 6
1134 or 1 1133 848
1135 or 1 1134 848
1136 or 1 1129 1135
1137 or 1 1070 1136
1138 not 1 1137
1139 not 1 910
1140 and 1 943 939
1141 not 1 1140
1142 not 1 944
1143 and 1 1142 937
1144 and 1 1143 939
1145 not 1 1144
1146 and 1 1141 1145
1147 or 1 1139 1146
1148 and 1 1138 1147
1149 not 1 942
1150 and 1 1149 937
1151 or 1 943 1150
1152 and 1 899 1151
1153 ite 1 1152 6 903
1154 and 1 894 1153
1155 and 1 1154 908
1156 not 1 947
1157 and 1 926 1156
1158 not 1 943
1159 and 1 942 1158
1160 and 1 1159 940
1161 not 1 1160
1162 and 1 1157 1161
1163 and 1 1162 1138
1164 and 1 1155 1163
1165 ite 1 1164 5 1148
1166 and 1 926 1165
1167 ite 1 910 1166 1165
1168 state 23 wrapper.uut.IBusSimplePlugin_pending_value
1169 const 23 111
1170 neq 1 1168 1169
1171 and 1 1167 1170
1172 and 1 958 1171
1173 uext 1 1172 0 wrapper.iBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:9.25-9.39
1174 uext 22 931 0 wrapper.iBus_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:13.29-13.42
1175 uext 1 919 0 wrapper.iBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:12.22-12.36
1176 uext 1 4 0 wrapper.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:3.16-3.21
1177 uext 1 21 0 wrapper.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.275-4.284
1178 uext 22 34 0 wrapper.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.153-4.162
1179 uext 1 6 0 wrapper.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.336-4.345
1180 uext 100 737 0 wrapper.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.458-4.466
1181 uext 22 369 0 wrapper.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.911-4.924
1182 uext 22 140 0 wrapper.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1046-4.1060
1183 uext 25 389 0 wrapper.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.956-4.970
1184 uext 22 454 0 wrapper.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1091-4.1105
1185 uext 25 229 0 wrapper.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1001-4.1015
1186 uext 100 144 0 wrapper.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.397-4.406
1187 uext 745 746 0 wrapper.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.108-4.118
1188 uext 22 354 0 wrapper.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.821-4.834
1189 uext 22 358 0 wrapper.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.866-4.879
1190 uext 35 130 0 wrapper.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.731-4.743
1191 uext 22 220 0 wrapper.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.776-4.789
1192 uext 35 241 0 wrapper.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.519-4.532
1193 uext 22 33 0 wrapper.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.625-4.639
1194 uext 35 261 0 wrapper.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.580-4.593
1195 uext 22 257 0 wrapper.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.670-4.684
1196 uext 1 21 0 wrapper.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.214-4.223
1197 uext 1 573 0 wrapper.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.47-4.57
1198 state 1
1199 uext 1 1198 0 wrapper.trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:6.18-6.22
1200 uext 22 951 0 wrapper.uut.BranchPlugin_jumpInterface_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:458.23-458.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1201 uext 1 863 0 wrapper.uut.BranchPlugin_jumpInterface_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:457.23-457.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1202 state 22 wrapper.uut.execute_to_memory_REGFILE_WRITE_DATA
1203 uext 22 1202 0 wrapper.uut.DBusSimplePlugin_memoryExceptionPort_payload_badAddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:453.23-453.75|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1204 uext 1 840 0 wrapper.uut.DBusSimplePlugin_memoryExceptionPort_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:451.23-451.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1205 uext 1 1073 0 wrapper.uut.HazardSimplePlugin_addr0Match ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:782.23-782.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1206 uext 1 1110 0 wrapper.uut.HazardSimplePlugin_addr1Match ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:783.23-783.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1207 uext 1 1108 0 wrapper.uut.HazardSimplePlugin_src0Hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:774.23-774.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1208 uext 1 1126 0 wrapper.uut.HazardSimplePlugin_src1Hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:775.23-775.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1209 uext 35 128 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:777.23-777.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1210 uext 22 219 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:778.23-778.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1211 uext 1 1079 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:776.23-776.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1212 uext 1 1171 0 wrapper.uut.IBusSimplePlugin_cmdFork_canEmit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:695.23-695.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1213 and 1 1172 956
1214 uext 1 1213 0 wrapper.uut.IBusSimplePlugin_cmd_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:697.23-697.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1215 uext 22 954 0 wrapper.uut.IBusSimplePlugin_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:690.23-690.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1216 uext 1 956 0 wrapper.uut.IBusSimplePlugin_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:689.23-689.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1217 uext 1 1172 0 wrapper.uut.IBusSimplePlugin_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:688.23-688.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1218 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decodePc_injectedDecode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:505.23-505.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1219 state 22 wrapper.uut.IBusSimplePlugin_decodePc_pcReg
1220 const 23 010
1221 state 1 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc
1222 ite 23 1221 1220 355
1223 uext 22 1222 29
1224 add 22 1219 1223
1225 uext 22 1224 0 wrapper.uut.IBusSimplePlugin_decodePc_pcPlus ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:504.23-504.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1226 state 22 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_line_target
1227 uext 22 1226 0 wrapper.uut.IBusSimplePlugin_decodePc_predictionPcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:508.23-508.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1228 state 100 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_line_branchWish
1229 slice 1 1228 1 1
1230 state 1 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_hit
1231 and 1 1229 1230
1232 state 1 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_hazard
1233 not 1 1232
1234 and 1 1231 1233
1235 and 1 959 1138
1236 and 1 1234 1235
1237 uext 1 1236 0 wrapper.uut.IBusSimplePlugin_decodePc_predictionPcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:507.23-507.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1238 state 51 wrapper.uut.IBusSimplePlugin_decompressor_bufferData
1239 and 1 1143 940
1240 and 1 943 940
1241 or 1 1239 1240
1242 slice 51 935 15 0
1243 slice 51 935 31 16
1244 state 1 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesLatch
1245 ite 1 1157 942 1244
1246 ite 51 1245 1243 1242
1247 slice 51 935 31 16
1248 concat 22 1247 1246
1249 slice 51 935 15 0
1250 concat 22 1249 1238
1251 state 1 wrapper.uut.IBusSimplePlugin_decompressor_bufferValidLatch
1252 ite 1 1157 943 1251
1253 ite 22 1252 1250 1248
1254 slice 100 1253 1 0
1255 neq 1 1254 144
1256 not 1 1255
1257 and 1 942 1256
1258 and 1 1257 940
1259 or 1 1241 1258
1260 uext 1 1259 0 wrapper.uut.IBusSimplePlugin_decompressor_bufferFill ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:599.23-599.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1261 uext 1 1252 0 wrapper.uut.IBusSimplePlugin_decompressor_bufferValidPatched ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:563.23-563.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1262 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decompressor_consumeCurrent ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:553.23-553.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1263 const 186 000100011
1264 const 110 00010010
1265 slice 23 1253 11 9
1266 concat 39 1265 1263
1267 concat 63 1264 1266
1268 slice 35 1253 6 2
1269 concat 78 1268 1267
1270 slice 1 1253 12 12
1271 concat 81 1270 1269
1272 slice 100 1253 8 7
1273 concat 27 1272 1271
1274 concat 22 371 1273
1275 slice 23 1253 15 13
1276 slice 100 1253 1 0
1277 concat 35 1276 1275
1278 const 35 10110
1279 eq 1 1277 1278
1280 ite 22 1279 1274 672
1281 const 579 0110011
1282 slice 35 1253 11 7
1283 slice 1 1253 12 12
1284 ite 35 1283 1282 126
1285 slice 35 1253 11 7
1286 concat 39 1285 1281
1287 concat 48 306 1286
1288 concat 63 1284 1287
1289 slice 35 1253 6 2
1290 concat 78 1289 1288
1291 const 579 1100111
1292 ite 1 1283 5 6
1293 const 579 0000000
1294 concat 110 1292 1291
1295 concat 48 1293 1294
1296 slice 35 1253 11 7
1297 concat 63 1296 1295
1298 concat 78 126 1297
1299 slice 35 1253 6 2
1300 redor 1 1299
1301 not 1 1300
1302 ite 78 1301 1298 1290
1303 const 78 0000100000000000001110011
1304 slice 190 1253 12 2
1305 const 190 10000000000
1306 eq 1 1304 1305
1307 ite 78 1306 1303 1302
1308 concat 22 1293 1307
1309 const 35 10100
1310 eq 1 1277 1309
1311 ite 22 1310 1308 1280
1312 const 579 0000011
1313 const 188 0000010010
1314 slice 35 1253 11 7
1315 concat 39 1314 1312
1316 concat 69 1313 1315
1317 slice 23 1253 6 4
1318 concat 78 1317 1316
1319 slice 1 1253 12 12
1320 concat 81 1319 1318
1321 slice 100 1253 3 2
1322 concat 27 1321 1320
1323 concat 22 371 1322
1324 const 35 10010
1325 eq 1 1277 1324
1326 ite 22 1325 1323 1311
1327 const 579 0010011
1328 const 23 001
1329 slice 35 1253 11 7
1330 concat 39 1329 1327
1331 concat 48 1328 1330
1332 slice 35 1253 11 7
1333 concat 63 1332 1331
1334 slice 35 1253 6 2
1335 concat 78 1334 1333
1336 concat 22 1293 1335
1337 const 35 10000
1338 eq 1 1277 1337
1339 ite 22 1338 1336 1326
1340 const 579 1100011
1341 const 579 0000001
1342 slice 1 1253 12 12
1343 concat 110 1342 1340
1344 slice 100 1253 4 3
1345 concat 188 1344 1343
1346 slice 100 1253 11 10
1347 concat 39 1346 1345
1348 concat 48 1328 1347
1349 slice 23 1253 9 7
1350 concat 57 1349 1348
1351 concat 78 1341 1350
1352 slice 1 1253 2 2
1353 concat 81 1352 1351
1354 slice 100 1253 6 5
1355 concat 27 1354 1353
1356 slice 1 1253 12 12
1357 concat 89 1356 1355
1358 slice 1 1253 12 12
1359 concat 92 1358 1357
1360 slice 1 1253 12 12
1361 concat 95 1360 1359
1362 slice 1 1253 12 12
1363 concat 22 1362 1361
1364 uext 35 994 1
1365 eq 1 1277 1364
1366 ite 22 1365 1363 1339
1367 slice 1 1253 12 12
1368 concat 110 1367 1340
1369 slice 100 1253 4 3
1370 concat 188 1369 1368
1371 slice 100 1253 11 10
1372 concat 39 1371 1370
1373 concat 48 306 1372
1374 slice 23 1253 9 7
1375 concat 57 1374 1373
1376 concat 78 1341 1375
1377 slice 1 1253 2 2
1378 concat 81 1377 1376
1379 slice 100 1253 6 5
1380 concat 27 1379 1378
1381 slice 1 1253 12 12
1382 concat 89 1381 1380
1383 slice 1 1253 12 12
1384 concat 92 1383 1382
1385 slice 1 1253 12 12
1386 concat 95 1385 1384
1387 slice 1 1253 12 12
1388 concat 22 1387 1386
1389 const 25 1110
1390 uext 35 1389 1
1391 eq 1 1277 1390
1392 ite 22 1391 1388 1366
1393 const 39 000001101111
1394 slice 1 1253 12 12
1395 concat 42 1394 1393
1396 slice 1 1253 12 12
1397 concat 45 1396 1395
1398 slice 1 1253 12 12
1399 concat 48 1398 1397
1400 slice 1 1253 12 12
1401 concat 51 1400 1399
1402 slice 1 1253 12 12
1403 concat 54 1402 1401
1404 slice 1 1253 12 12
1405 concat 57 1404 1403
1406 slice 1 1253 12 12
1407 concat 60 1406 1405
1408 slice 1 1253 12 12
1409 concat 63 1408 1407
1410 slice 1 1253 12 12
1411 concat 66 1410 1409
1412 slice 23 1253 5 3
1413 concat 75 1412 1411
1414 slice 1 1253 11 11
1415 concat 78 1414 1413
1416 slice 1 1253 2 2
1417 concat 81 1416 1415
1418 slice 1 1253 7 7
1419 concat 84 1418 1417
1420 slice 1 1253 6 6
1421 concat 27 1420 1419
1422 slice 100 1253 10 9
1423 concat 92 1422 1421
1424 slice 1 1253 8 8
1425 concat 95 1424 1423
1426 slice 1 1253 12 12
1427 concat 22 1426 1425
1428 const 25 1101
1429 uext 35 1428 1
1430 eq 1 1277 1429
1431 ite 22 1430 1427 1392
1432 const 961 010011
1433 slice 100 1253 11 10
1434 neq 1 1433 144
1435 ite 961 1434 1432 980
1436 const 23 110
1437 slice 100 1253 6 5
1438 eq 1 1437 148
1439 ite 23 1438 1436 1169
1440 uext 100 5 1
1441 eq 1 1437 1440
1442 ite 23 1441 355 1439
1443 redor 1 1437
1444 not 1 1443
1445 ite 23 1444 306 1442
1446 eq 1 1433 148
1447 ite 23 1446 1169 1445
1448 const 23 101
1449 uext 100 5 1
1450 eq 1 1433 1449
1451 redor 1 1433
1452 not 1 1451
1453 concat 100 1452 1450
1454 redor 1 1453
1455 ite 23 1454 1448 1447
1456 slice 23 1253 4 2
1457 concat 35 737 1456
1458 slice 1 1253 11 11
1459 not 1 1458
1460 or 1 1459 1434
1461 ite 35 1460 1299 1457
1462 eq 1 1433 144
1463 and 1 1462 1444
1464 or 1 1450 1463
1465 concat 961 1464 126
1466 concat 579 6 1465
1467 slice 1 1253 12 12
1468 slice 1 1253 12 12
1469 concat 100 1468 1467
1470 slice 1 1253 12 12
1471 concat 23 1470 1469
1472 slice 1 1253 12 12
1473 concat 25 1472 1471
1474 slice 1 1253 12 12
1475 concat 35 1474 1473
1476 slice 1 1253 12 12
1477 concat 961 1476 1475
1478 slice 1 1253 12 12
1479 concat 579 1478 1477
1480 ite 579 1446 1479 1466
1481 concat 579 6 1435
1482 slice 23 1253 9 7
1483 concat 188 1482 1481
1484 concat 39 737 1483
1485 concat 48 1455 1484
1486 slice 23 1253 9 7
1487 concat 57 1486 1485
1488 concat 63 737 1487
1489 concat 78 1461 1488
1490 concat 22 1480 1489
1491 const 25 1100
1492 uext 35 1491 1
1493 eq 1 1277 1492
1494 ite 22 1493 1490 1431
1495 const 579 0110111
1496 slice 35 1253 11 7
1497 concat 39 1496 1495
1498 slice 35 1253 6 2
1499 concat 54 1498 1497
1500 slice 1 1253 12 12
1501 concat 57 1500 1499
1502 slice 1 1253 12 12
1503 concat 60 1502 1501
1504 slice 1 1253 12 12
1505 concat 63 1504 1503
1506 slice 1 1253 12 12
1507 concat 66 1506 1505
1508 slice 1 1253 12 12
1509 concat 69 1508 1507
1510 slice 1 1253 12 12
1511 concat 72 1510 1509
1512 slice 1 1253 12 12
1513 concat 75 1512 1511
1514 slice 1 1253 12 12
1515 concat 78 1514 1513
1516 slice 1 1253 12 12
1517 concat 81 1516 1515
1518 slice 1 1253 12 12
1519 concat 84 1518 1517
1520 slice 1 1253 12 12
1521 concat 27 1520 1519
1522 slice 1 1253 12 12
1523 concat 89 1522 1521
1524 slice 35 1253 11 7
1525 concat 39 1524 1327
1526 concat 48 306 1525
1527 slice 35 1253 11 7
1528 concat 63 1527 1526
1529 concat 75 371 1528
1530 slice 1 1253 6 6
1531 concat 78 1530 1529
1532 slice 1 1253 2 2
1533 concat 81 1532 1531
1534 slice 1 1253 5 5
1535 concat 84 1534 1533
1536 slice 100 1253 4 3
1537 concat 89 1536 1535
1538 uext 35 148 3
1539 eq 1 1282 1538
1540 ite 89 1539 1537 1523
1541 slice 1 1253 12 12
1542 concat 92 1541 1540
1543 slice 1 1253 12 12
1544 concat 95 1543 1542
1545 slice 1 1253 12 12
1546 concat 22 1545 1544
1547 const 25 1011
1548 uext 35 1547 1
1549 eq 1 1277 1548
1550 ite 22 1549 1546 1494
1551 slice 35 1253 11 7
1552 concat 39 1551 1327
1553 concat 63 111 1552
1554 slice 35 1253 6 2
1555 concat 78 1554 1553
1556 slice 1 1253 12 12
1557 concat 81 1556 1555
1558 slice 1 1253 12 12
1559 concat 84 1558 1557
1560 slice 1 1253 12 12
1561 concat 27 1560 1559
1562 slice 1 1253 12 12
1563 concat 89 1562 1561
1564 slice 1 1253 12 12
1565 concat 92 1564 1563
1566 slice 1 1253 12 12
1567 concat 95 1566 1565
1568 slice 1 1253 12 12
1569 concat 22 1568 1567
1570 const 25 1010
1571 uext 35 1570 1
1572 eq 1 1277 1571
1573 ite 22 1572 1569 1550
1574 const 39 000011101111
1575 slice 1 1253 12 12
1576 concat 42 1575 1574
1577 slice 1 1253 12 12
1578 concat 45 1577 1576
1579 slice 1 1253 12 12
1580 concat 48 1579 1578
1581 slice 1 1253 12 12
1582 concat 51 1581 1580
1583 slice 1 1253 12 12
1584 concat 54 1583 1582
1585 slice 1 1253 12 12
1586 concat 57 1585 1584
1587 slice 1 1253 12 12
1588 concat 60 1587 1586
1589 slice 1 1253 12 12
1590 concat 63 1589 1588
1591 slice 1 1253 12 12
1592 concat 66 1591 1590
1593 slice 23 1253 5 3
1594 concat 75 1593 1592
1595 slice 1 1253 11 11
1596 concat 78 1595 1594
1597 slice 1 1253 2 2
1598 concat 81 1597 1596
1599 slice 1 1253 7 7
1600 concat 84 1599 1598
1601 slice 1 1253 6 6
1602 concat 27 1601 1600
1603 slice 100 1253 10 9
1604 concat 92 1603 1602
1605 slice 1 1253 8 8
1606 concat 95 1605 1604
1607 slice 1 1253 12 12
1608 concat 22 1607 1606
1609 const 25 1001
1610 uext 35 1609 1
1611 eq 1 1277 1610
1612 ite 22 1611 1608 1573
1613 slice 35 1253 11 7
1614 concat 39 1613 1327
1615 concat 48 306 1614
1616 slice 35 1253 11 7
1617 concat 63 1616 1615
1618 slice 35 1253 6 2
1619 concat 78 1618 1617
1620 slice 1 1253 12 12
1621 concat 81 1620 1619
1622 slice 1 1253 12 12
1623 concat 84 1622 1621
1624 slice 1 1253 12 12
1625 concat 27 1624 1623
1626 slice 1 1253 12 12
1627 concat 89 1626 1625
1628 slice 1 1253 12 12
1629 concat 92 1628 1627
1630 slice 1 1253 12 12
1631 concat 95 1630 1629
1632 slice 1 1253 12 12
1633 concat 22 1632 1631
1634 const 25 1000
1635 uext 35 1634 1
1636 eq 1 1277 1635
1637 ite 22 1636 1633 1612
1638 slice 1 1253 6 6
1639 concat 188 1638 1263
1640 slice 100 1253 11 10
1641 concat 39 1640 1639
1642 concat 48 1220 1641
1643 slice 23 1253 9 7
1644 concat 57 1643 1642
1645 concat 63 737 1644
1646 slice 23 1253 4 2
1647 concat 72 1646 1645
1648 concat 78 737 1647
1649 slice 1 1253 12 12
1650 concat 81 1649 1648
1651 slice 1 1253 5 5
1652 concat 84 1651 1650
1653 concat 22 126 1652
1654 uext 35 1436 2
1655 eq 1 1277 1654
1656 ite 22 1655 1653 1637
1657 const 35 01001
1658 const 25 0001
1659 slice 23 1253 4 2
1660 concat 188 1659 1312
1661 concat 48 1657 1660
1662 slice 23 1253 9 7
1663 concat 57 1662 1661
1664 concat 69 1658 1663
1665 slice 1 1253 6 6
1666 concat 72 1665 1664
1667 slice 23 1253 12 10
1668 concat 81 1667 1666
1669 slice 1 1253 5 5
1670 concat 84 1669 1668
1671 concat 22 126 1670
1672 uext 35 148 3
1673 eq 1 1277 1672
1674 ite 22 1673 1671 1656
1675 const 39 000001000001
1676 slice 23 1253 4 2
1677 concat 188 1676 1327
1678 concat 69 1675 1677
1679 slice 1 1253 6 6
1680 concat 72 1679 1678
1681 slice 1 1253 5 5
1682 concat 75 1681 1680
1683 slice 100 1253 12 11
1684 concat 81 1683 1682
1685 slice 25 1253 10 7
1686 concat 92 1685 1684
1687 concat 22 101 1686
1688 redor 1 1277
1689 not 1 1688
1690 ite 22 1689 1687 1674
1691 uext 22 1690 0 wrapper.uut.IBusSimplePlugin_decompressor_decompressed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:568.23-568.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1692 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decompressor_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:552.23-552.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1693 uext 22 896 0 wrapper.uut.IBusSimplePlugin_decompressor_input_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:542.23-542.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1694 uext 22 935 0 wrapper.uut.IBusSimplePlugin_decompressor_input_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:544.23-544.75|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1695 uext 1 1165 0 wrapper.uut.IBusSimplePlugin_decompressor_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:541.23-541.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1696 uext 1 1157 0 wrapper.uut.IBusSimplePlugin_decompressor_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:540.23-540.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1697 uext 1 939 0 wrapper.uut.IBusSimplePlugin_decompressor_isInputHighRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:557.23-557.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1698 uext 1 937 0 wrapper.uut.IBusSimplePlugin_decompressor_isInputLowRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:556.23-556.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1699 uext 1 1255 0 wrapper.uut.IBusSimplePlugin_decompressor_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:566.23-566.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1700 uext 1 1163 0 wrapper.uut.IBusSimplePlugin_decompressor_output_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:598.23-598.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1701 uext 1 1163 0 wrapper.uut.IBusSimplePlugin_decompressor_output_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:686.23-686.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1702 uext 1 1255 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:551.23-551.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1703 uext 22 896 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:548.23-548.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1704 ite 22 1255 1690 1253
1705 uext 22 1704 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:550.23-550.76|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1706 uext 1 1138 0 wrapper.uut.IBusSimplePlugin_decompressor_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:547.23-547.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1707 uext 1 1162 0 wrapper.uut.IBusSimplePlugin_decompressor_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:546.23-546.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1708 uext 22 1253 0 wrapper.uut.IBusSimplePlugin_decompressor_raw ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:565.23-565.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1709 uext 1 942 0 wrapper.uut.IBusSimplePlugin_decompressor_throw2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:559.23-559.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1710 uext 1 1245 0 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesPatched ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:564.23-564.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1711 uext 1 944 0 wrapper.uut.IBusSimplePlugin_decompressor_unaligned ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:560.23-560.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1712 uext 1 864 0 wrapper.uut.IBusSimplePlugin_externalFlush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:478.23-478.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1713 ite 1 911 5 6
1714 ite 1 947 5 1713
1715 ite 1 863 5 1714
1716 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_correctionReg
1717 or 1 1715 1716
1718 uext 1 1717 0 wrapper.uut.IBusSimplePlugin_fetchPc_corrected ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:488.23-488.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1719 uext 1 1715 0 wrapper.uut.IBusSimplePlugin_fetchPc_correction ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:485.23-485.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1720 not 1 1171
1721 not 1 956
1722 or 1 1720 1721
1723 and 1 958 1722
1724 ite 1 1723 5 6
1725 not 1 1724
1726 and 1 1167 1725
1727 and 1 958 1726
1728 uext 1 1727 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:487.23-487.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1729 uext 1 1727 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:493.23-493.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1730 slice 95 952 31 1
1731 concat 22 1730 6
1732 uext 22 1731 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:483.23-483.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1733 uext 1 1726 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:482.23-482.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1734 uext 1 958 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:481.23-481.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1735 uext 22 1731 0 wrapper.uut.IBusSimplePlugin_fetchPc_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:495.23-495.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1736 uext 1 6 0 wrapper.uut.IBusSimplePlugin_fetchPc_pcRegPropagate ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:489.23-489.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1737 uext 22 892 0 wrapper.uut.IBusSimplePlugin_fetchPc_predictionPcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:497.23-497.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1738 uext 1 911 0 wrapper.uut.IBusSimplePlugin_fetchPc_predictionPcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:496.23-496.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1739 uext 22 918 0 wrapper.uut.IBusSimplePlugin_fetchPc_redo_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:499.23-499.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1740 uext 1 947 0 wrapper.uut.IBusSimplePlugin_fetchPc_redo_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:498.23-498.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1741 uext 1 857 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_cmd_hadBranch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:442.23-442.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1742 uext 22 950 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_rsp_finalPc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:445.23-445.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1743 state 22 wrapper.uut.execute_to_memory_PC
1744 state 1 wrapper.uut.execute_to_memory_IS_RVC
1745 not 1 1744
1746 slice 1 1743 1 1
1747 and 1 1745 1746
1748 ite 22 1747 949 1743
1749 uext 22 1748 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_rsp_sourceLastWord ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:446.23-446.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1750 uext 1 6 0 wrapper.uut.IBusSimplePlugin_fetcherHalt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:440.23-440.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1751 or 1 864 947
1752 uext 1 1751 0 wrapper.uut.IBusSimplePlugin_iBusRsp_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:527.23-527.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1753 uext 22 896 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:536.23-536.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1754 uext 22 935 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:538.23-538.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1755 uext 1 1165 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:535.23-535.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1756 uext 1 926 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:534.23-534.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1757 uext 1 947 0 wrapper.uut.IBusSimplePlugin_iBusRsp_redoFetch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:510.23-510.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1758 uext 1 1724 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:517.23-517.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1759 uext 22 1731 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:513.23-513.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1760 uext 1 1726 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:512.23-512.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1761 uext 1 958 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:511.23-511.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1762 uext 22 896 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:530.23-530.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1763 uext 1 1167 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:529.23-529.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1764 uext 1 910 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:528.23-528.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1765 uext 22 1731 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:516.23-516.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1766 uext 1 1167 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:515.23-515.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1767 and 1 958 1725
1768 uext 1 1767 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:514.23-514.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1769 uext 1 6 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:524.23-524.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1770 uext 22 896 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:520.23-520.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1771 uext 1 1167 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:519.23-519.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1772 uext 1 910 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:518.23-518.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1773 uext 22 896 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:523.23-523.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1774 uext 1 1167 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:522.23-522.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1775 uext 1 910 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:521.23-521.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1776 uext 1 1235 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:685.23-685.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1777 uext 1 1221 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_payload_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:608.23-608.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1778 uext 22 960 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:607.23-607.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1779 uext 1 1138 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:604.23-604.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1780 uext 1 959 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:603.23-603.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1781 state 22 wrapper.uut.IBusSimplePlugin_injector_formal_rawInDecode
1782 uext 22 951 0 wrapper.uut.IBusSimplePlugin_jump_pcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:480.23-480.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1783 uext 1 863 0 wrapper.uut.IBusSimplePlugin_jump_pcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:479.23-479.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1784 redor 1 922
1785 or 1 1784 1751
1786 or 1 1166 1785
1787 and 1 921 1786
1788 uext 1 1787 0 wrapper.uut.IBusSimplePlugin_pending_dec ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:692.23-692.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1789 uext 1 1213 0 wrapper.uut.IBusSimplePlugin_pending_inc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:691.23-691.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1790 uext 23 1213 2
1791 add 23 1168 1790
1792 uext 23 1787 2
1793 sub 23 1791 1792
1794 uext 23 1793 0 wrapper.uut.IBusSimplePlugin_pending_next ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:694.23-694.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1795 state 1 wrapper.uut.IBusSimplePlugin_predictor_writeLast_valid
1796 state 188 wrapper.uut.IBusSimplePlugin_predictor_writeLast_payload_address
1797 slice 188 896 11 2
1798 eq 1 1796 1797
1799 and 1 1795 1798
1800 uext 1 1799 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:648.23-648.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1801 state 678 wrapper.uut._zz_IBusSimplePlugin_predictor_history_port1
1802 slice 100 1801 21 20
1803 uext 100 1802 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:643.23-643.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1804 slice 1 1801 22 22
1805 uext 1 1804 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:644.23-644.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1806 slice 63 1801 19 0
1807 uext 63 1806 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:642.23-642.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1808 slice 22 1801 54 23
1809 uext 22 1808 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:645.23-645.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1810 uext 1 928 0 wrapper.uut.IBusSimplePlugin_predictor_compressor_predictionBranch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:682.23-682.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1811 uext 1 946 0 wrapper.uut.IBusSimplePlugin_predictor_compressor_unalignedWordIssue ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:683.23-683.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1812 uext 1 907 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:657.23-657.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1813 uext 1 903 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:658.23-658.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1814 uext 100 893 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:660.23-660.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1815 uext 1 899 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:661.23-661.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1816 uext 63 895 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:659.23-659.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1817 uext 22 892 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:662.23-662.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1818 uext 1 907 0 wrapper.uut.IBusSimplePlugin_predictor_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:654.23-654.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1819 slice 188 1748 11 2
1820 ite 188 946 1797 1819
1821 uext 188 5 9
1822 sub 188 1820 1821
1823 uext 188 1822 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:624.23-624.90|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1824 eq 1 855 148
1825 uext 100 1824 1
1826 add 100 855 1825
1827 uext 100 5 1
1828 eq 1 855 1827
1829 uext 100 1828 1
1830 sub 100 1826 1829
1831 uext 100 856 1
1832 sub 100 855 1831
1833 not 1 856
1834 uext 100 1833 1
1835 add 100 1832 1834
1836 ite 100 851 1835 148
1837 ite 100 862 1836 1830
1838 ite 100 946 101 1837
1839 uext 100 1838 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:626.23-626.98|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1840 and 1 1746 1744
1841 uext 1 1840 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:627.23-627.98|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1842 slice 63 1748 31 12
1843 uext 63 1842 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:625.23-625.94|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1844 uext 22 950 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:628.23-628.94|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1845 ite 1 862 5 851
1846 and 1 837 849
1847 not 1 1846
1848 or 1 852 1847
1849 ite 1 1848 6 1845
1850 ite 1 946 5 1849
1851 uext 1 1850 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:623.23-623.80|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1852 uext 188 1820 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:630.23-630.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1853 uext 100 1838 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:632.23-632.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1854 uext 1 1840 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:633.23-633.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1855 uext 63 1842 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:631.23-631.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1856 uext 22 950 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:634.23-634.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1857 uext 1 1850 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:629.23-629.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1858 uext 1 903 0 wrapper.uut.IBusSimplePlugin_predictor_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:655.23-655.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1859 uext 1 907 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:663.23-663.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1860 uext 1 1153 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:664.23-664.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1861 uext 100 893 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:666.23-666.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1862 uext 1 899 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:667.23-667.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1863 uext 63 895 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:665.23-665.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1864 uext 22 892 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:668.23-668.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1865 uext 1 1232 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:675.23-675.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1866 uext 1 1230 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:676.23-676.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1867 uext 100 1228 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:678.23-678.81|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1868 uext 22 1226 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:680.23-680.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1869 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_exceptionDetected ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:720.23-720.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1870 uext 22 896 0 wrapper.uut.IBusSimplePlugin_rspJoin_fetchRsp_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:709.23-709.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1871 uext 22 935 0 wrapper.uut.IBusSimplePlugin_rspJoin_fetchRsp_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:711.23-711.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1872 uext 1 1166 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:721.23-721.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1873 uext 1 1166 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:722.23-722.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1874 uext 22 896 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:716.23-716.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1875 uext 22 935 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:718.23-718.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1876 uext 1 1165 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:715.23-715.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1877 uext 1 926 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:714.23-714.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1878 uext 932 933 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3708.23-3708.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1879 uext 932 933 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3711.23-3711.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1880 uext 1 3 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3687.23-3687.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1881 uext 1 920 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.full ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3703.23-3703.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1882 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3685.23-3685.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1883 uext 1 920 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_occupancy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3686.23-3686.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1884 uext 22 935 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3684.23-3684.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1885 uext 1 1786 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3682.23-3682.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1886 uext 1 921 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3681.23-3681.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1887 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3679.23-3679.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1888 uext 22 931 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3680.23-3680.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1889 not 1 920
1890 uext 1 1889 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3678.23-3678.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1891 uext 1 919 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3677.23-3677.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1892 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popPtr_willClear ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3697.23-3697.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1893 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popPtr_willOverflowIfInc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3698.23-3698.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1894 uext 1 1787 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popping ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3705.23-3705.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1895 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.ptrMatch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3700.23-3700.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1896 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushPtr_willClear ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3693.23-3693.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1897 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushPtr_willOverflowIfInc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3694.23-3694.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1898 and 1 919 1889
1899 uext 1 1898 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushing ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3704.23-3704.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1900 slice 1 933 0 0
1901 uext 1 1900 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.readed_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3706.23-3706.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1902 uext 22 934 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.readed_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3707.23-3707.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1903 uext 1 4 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3688.23-3688.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1904 ite 1 1898 5 6
1905 uext 1 1904 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Phase_l623 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3691.23-3691.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1906 uext 1 920 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Stream_l1019 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3709.23-3709.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1907 neq 1 1898 1787
1908 uext 1 1907 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Stream_l1032 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3710.23-3710.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1909 uext 1 920 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_occupancy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:78.23-78.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1910 uext 1 1787 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:708.23-708.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1911 uext 22 935 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:77.23-77.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1912 uext 1 1786 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:70.23-70.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1913 uext 1 921 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:75.23-75.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1914 uext 1 1889 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_push_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:74.23-74.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1915 uext 1 1785 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:707.23-707.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1916 uext 22 935 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:701.23-701.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1917 uext 1 1166 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:699.23-699.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1918 uext 1 925 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:698.23-698.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1919 state 1 wrapper.uut._zz_3
1920 ite 1 1919 5 1079
1921 ite 1 1920 5 6
1922 uext 1 1921 0 wrapper.uut._zz_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:344.23-344.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1923 ite 1 1850 5 6
1924 uext 1 1923 0 wrapper.uut._zz_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:375.23-375.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1925 concat 22 1094 1222
1926 uext 22 1925 0 wrapper.uut._zz_IBusSimplePlugin_decodePc_pcPlus ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:98.23-98.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1927 uext 23 1222 0 wrapper.uut._zz_IBusSimplePlugin_decodePc_pcPlus_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:99.23-99.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1928 slice 51 1253 15 0
1929 uext 51 1928 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:567.23-567.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1930 slice 23 1253 9 7
1931 concat 35 737 1930
1932 uext 35 1931 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:569.23-569.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1933 slice 1 1253 12 12
1934 slice 1 1253 12 12
1935 concat 100 1934 1933
1936 slice 1 1253 12 12
1937 concat 23 1936 1935
1938 slice 1 1253 12 12
1939 concat 25 1938 1937
1940 slice 1 1253 12 12
1941 concat 35 1940 1939
1942 slice 1 1253 12 12
1943 concat 961 1942 1941
1944 slice 1 1253 12 12
1945 concat 579 1944 1943
1946 slice 1 1253 12 12
1947 concat 110 1946 1945
1948 slice 1 1253 12 12
1949 concat 186 1948 1947
1950 slice 1 1253 12 12
1951 concat 188 1950 1949
1952 slice 1 1253 12 12
1953 concat 190 1952 1951
1954 slice 1 1253 12 12
1955 concat 39 1954 1953
1956 slice 1 1253 12 12
1957 concat 42 1956 1955
1958 slice 1 1253 12 12
1959 concat 45 1958 1957
1960 slice 1 1253 12 12
1961 concat 48 1960 1959
1962 uext 48 1961 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:578.23-578.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1963 uext 1 1283 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:579.23-579.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1964 slice 1 1253 12 12
1965 slice 1 1253 12 12
1966 concat 100 1965 1964
1967 slice 1 1253 12 12
1968 concat 23 1967 1966
1969 uext 23 1968 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_12 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:580.23-580.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1970 uext 1 1283 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:581.23-581.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1971 slice 1 1253 12 12
1972 slice 1 1253 12 12
1973 concat 100 1972 1971
1974 slice 1 1253 12 12
1975 concat 23 1974 1973
1976 slice 1 1253 12 12
1977 concat 25 1976 1975
1978 slice 1 1253 12 12
1979 concat 35 1978 1977
1980 slice 1 1253 12 12
1981 concat 961 1980 1979
1982 slice 1 1253 12 12
1983 concat 579 1982 1981
1984 slice 1 1253 12 12
1985 concat 110 1984 1983
1986 slice 1 1253 12 12
1987 concat 186 1986 1985
1988 slice 1 1253 12 12
1989 concat 188 1988 1987
1990 uext 188 1989 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_14 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:582.23-582.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1991 slice 23 1253 5 3
1992 concat 25 1991 6
1993 slice 1 1253 11 11
1994 concat 35 1993 1992
1995 slice 1 1253 2 2
1996 concat 961 1995 1994
1997 slice 1 1253 7 7
1998 concat 579 1997 1996
1999 slice 1 1253 6 6
2000 concat 110 1999 1998
2001 slice 100 1253 10 9
2002 concat 188 2001 2000
2003 slice 1 1253 8 8
2004 concat 190 2003 2002
2005 slice 1 1253 12 12
2006 concat 39 2005 2004
2007 slice 1 1253 12 12
2008 concat 42 2007 2006
2009 slice 1 1253 12 12
2010 concat 45 2009 2008
2011 slice 1 1253 12 12
2012 concat 48 2011 2010
2013 slice 1 1253 12 12
2014 concat 51 2013 2012
2015 slice 1 1253 12 12
2016 concat 54 2015 2014
2017 slice 1 1253 12 12
2018 concat 57 2017 2016
2019 slice 1 1253 12 12
2020 concat 60 2019 2018
2021 slice 1 1253 12 12
2022 concat 63 2021 2020
2023 slice 1 1253 12 12
2024 concat 66 2023 2022
2025 uext 66 2024 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_15 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:583.23-583.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2026 uext 1 1283 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:584.23-584.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2027 slice 1 1253 12 12
2028 slice 1 1253 12 12
2029 concat 100 2028 2027
2030 slice 1 1253 12 12
2031 concat 23 2030 2029
2032 slice 1 1253 12 12
2033 concat 25 2032 2031
2034 slice 1 1253 12 12
2035 concat 35 2034 2033
2036 uext 35 2035 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_17 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:585.23-585.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2037 slice 100 1253 4 3
2038 concat 23 2037 6
2039 slice 100 1253 11 10
2040 concat 35 2039 2038
2041 slice 1 1253 2 2
2042 concat 961 2041 2040
2043 slice 100 1253 6 5
2044 concat 110 2043 2042
2045 slice 1 1253 12 12
2046 concat 186 2045 2044
2047 slice 1 1253 12 12
2048 concat 188 2047 2046
2049 slice 1 1253 12 12
2050 concat 190 2049 2048
2051 slice 1 1253 12 12
2052 concat 39 2051 2050
2053 slice 1 1253 12 12
2054 concat 42 2053 2052
2055 uext 42 2054 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_18 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:586.23-586.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2056 uext 35 126 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_19 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:587.23-587.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2057 uext 35 1457 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:570.23-570.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2058 const 35 00001
2059 uext 35 2058 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_20 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:588.23-588.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2060 const 35 00010
2061 uext 35 2060 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_21 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:589.23-589.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2062 uext 1 1434 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:591.23-591.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2063 uext 23 1445 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_23 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:594.23-594.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2064 uext 23 1455 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_24 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:595.23-595.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2065 uext 1 1283 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:596.23-596.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2066 uext 579 1479 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_26 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:597.23-597.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2067 const 39 000000000000
2068 slice 35 1253 6 2
2069 concat 54 2068 2067
2070 slice 1 1253 12 12
2071 concat 57 2070 2069
2072 slice 1 1253 12 12
2073 concat 60 2072 2071
2074 slice 1 1253 12 12
2075 concat 63 2074 2073
2076 slice 1 1253 12 12
2077 concat 66 2076 2075
2078 slice 1 1253 12 12
2079 concat 69 2078 2077
2080 slice 1 1253 12 12
2081 concat 72 2080 2079
2082 slice 1 1253 12 12
2083 concat 75 2082 2081
2084 slice 1 1253 12 12
2085 concat 78 2084 2083
2086 slice 1 1253 12 12
2087 concat 81 2086 2085
2088 slice 1 1253 12 12
2089 concat 84 2088 2087
2090 slice 1 1253 12 12
2091 concat 27 2090 2089
2092 slice 1 1253 12 12
2093 concat 89 2092 2091
2094 slice 1 1253 12 12
2095 concat 92 2094 2093
2096 slice 1 1253 12 12
2097 concat 95 2096 2095
2098 slice 1 1253 12 12
2099 concat 22 2098 2097
2100 uext 22 2099 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_27 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:100.23-100.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2101 uext 1 1450 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_28 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:101.23-101.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2102 uext 1 1463 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:102.23-102.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2103 slice 1 1253 6 6
2104 concat 23 2103 101
2105 slice 23 1253 12 10
2106 concat 961 2105 2104
2107 slice 1 1253 5 5
2108 concat 579 2107 2106
2109 concat 39 126 2108
2110 uext 39 2109 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:571.23-571.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2111 uext 579 1293 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_30 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:103.23-103.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2112 uext 35 1299 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:104.23-104.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2113 uext 1 1283 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_32 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:105.23-105.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2114 uext 35 1282 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_33 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:106.23-106.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2115 slice 25 1253 12 9
2116 concat 961 2115 101
2117 slice 100 1253 8 7
2118 concat 110 2117 2116
2119 concat 39 371 2118
2120 uext 39 2119 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:107.23-107.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2121 uext 39 2119 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_35 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:108.23-108.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2122 uext 1 1283 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:572.23-572.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2123 slice 35 1253 6 2
2124 slice 1 1253 12 12
2125 concat 961 2124 2123
2126 slice 1 1253 12 12
2127 concat 579 2126 2125
2128 slice 1 1253 12 12
2129 concat 110 2128 2127
2130 slice 1 1253 12 12
2131 concat 186 2130 2129
2132 slice 1 1253 12 12
2133 concat 188 2132 2131
2134 slice 1 1253 12 12
2135 concat 190 2134 2133
2136 slice 1 1253 12 12
2137 concat 39 2136 2135
2138 uext 39 2137 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:573.23-573.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2139 uext 1 1283 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:574.23-574.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2140 uext 188 1989 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:575.23-575.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2141 uext 66 2024 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:576.23-576.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2142 uext 1 1283 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:577.23-577.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2143 concat 23 882 101
2144 concat 22 1094 2143
2145 uext 22 2144 0 wrapper.uut._zz_IBusSimplePlugin_fetchPc_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:96.23-96.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2146 uext 23 883 0 wrapper.uut._zz_IBusSimplePlugin_fetchPc_pc_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:97.23-97.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2147 uext 1 5 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:723.23-723.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2148 uext 1 1725 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:525.23-525.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2149 uext 1 5 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_1_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:526.23-526.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2150 uext 23 1791 0 wrapper.uut._zz_IBusSimplePlugin_pending_next ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:128.23-128.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2151 concat 23 101 1213
2152 uext 23 2151 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:129.23-129.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2153 uext 1 1213 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:130.23-130.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2154 concat 23 101 1787
2155 uext 23 2154 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:131.23-131.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2156 uext 1 1787 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:132.23-132.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2157 uext 188 1797 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:114.23-114.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2158 slice 92 896 31 2
2159 uext 92 2158 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_hazard_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:115.23-115.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2160 slice 92 952 31 2
2161 uext 92 2160 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:641.23-641.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2162 uext 678 1801 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_line_source_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:646.23-646.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2163 uext 92 2158 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:127.23-127.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2164 uext 100 1826 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:117.23-117.90|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2165 concat 100 6 1824
2166 uext 100 2165 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:118.23-118.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2167 uext 1 1824 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:119.23-119.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2168 concat 100 6 1828
2169 uext 100 2168 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:120.23-120.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2170 uext 1 1828 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:121.23-121.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2171 uext 100 1832 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:122.23-122.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2172 slice 1 855 1 1
2173 concat 100 6 2172
2174 uext 100 2173 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:123.23-123.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2175 uext 1 856 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:124.23-124.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2176 concat 100 6 1833
2177 uext 100 2176 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:125.23-125.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2178 uext 1 1833 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:126.23-126.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2179 slice 63 1748 31 12
2180 concat 69 1838 2179
2181 concat 72 1840 2180
2182 concat 678 950 2181
2183 uext 678 2182 0 wrapper.uut._zz_IBusSimplePlugin_predictor_history_port ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:111.23-111.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2184 uext 63 897 0 wrapper.uut._zz_IBusSimplePlugin_predictor_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:116.23-116.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2185 and 1 921 1784
2186 concat 23 101 2185
2187 uext 23 2186 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:133.23-133.76|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2188 uext 1 2185 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:134.23-134.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2189 uext 23 2154 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:135.23-135.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2190 uext 1 1787 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:136.23-136.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2191 state 22 wrapper.uut._zz_RegFilePlugin_regFile_port0
2192 state 22 wrapper.uut._zz_RegFilePlugin_regFile_port1
2193 slice 188 952 11 2
2194 uext 188 2193 0 wrapper.uut._zz__zz_IBusSimplePlugin_predictor_buffer_line_source_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:113.23-113.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2195 slice 23 960 4 2
2196 concat 35 2195 101
2197 concat 22 1100 2196
2198 uext 22 2197 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:138.23-138.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2199 const 22 00000000000000000000000000000100
2200 uext 22 2199 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:139.23-139.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2201 slice 1 960 12 12
2202 uext 1 2201 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:148.23-148.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2203 const 60 0000000000000000000
2204 slice 1 960 12 12
2205 concat 42 2204 2067
2206 concat 22 2203 2205
2207 uext 22 2206 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:149.23-149.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2208 const 22 00000000000000000001000000000000
2209 uext 22 2208 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_12 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:150.23-150.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2210 slice 1 960 2 2
2211 slice 1 960 6 6
2212 concat 100 2211 2210
2213 uext 100 5 1
2214 eq 1 2212 2213
2215 slice 1 960 2 2
2216 slice 1 960 4 4
2217 concat 100 2216 2215
2218 uext 100 5 1
2219 eq 1 2217 2218
2220 eq 1 2212 148
2221 slice 1 960 2 2
2222 slice 1 960 4 4
2223 concat 100 2222 2221
2224 slice 1 960 13 13
2225 concat 23 2224 2223
2226 eq 1 2225 1436
2227 slice 1 960 2 2
2228 slice 100 960 5 4
2229 concat 23 2228 2227
2230 slice 1 960 30 30
2231 concat 25 2230 2229
2232 eq 1 2231 1389
2233 concat 100 2226 2220
2234 concat 23 2232 2233
2235 redor 1 2234
2236 const 78 0000000000000000000000000
2237 slice 100 960 4 3
2238 concat 35 2237 306
2239 concat 961 6 2238
2240 slice 1 960 6 6
2241 concat 579 2240 2239
2242 concat 22 2236 2241
2243 redor 1 2242
2244 not 1 2243
2245 slice 1 960 2 2
2246 slice 1 960 4 4
2247 concat 100 2246 2245
2248 slice 100 960 14 13
2249 concat 25 2248 2247
2250 uext 25 1436 1
2251 eq 1 2249 2250
2252 slice 1 960 2 2
2253 slice 1 960 4 4
2254 concat 100 2253 2252
2255 slice 1 960 14 14
2256 concat 23 2255 2254
2257 eq 1 2256 1436
2258 const 81 00000000000000000000000000
2259 slice 1 960 5 5
2260 concat 961 2259 126
2261 concat 22 2258 2260
2262 redor 1 2261
2263 not 1 2262
2264 slice 1 960 2 2
2265 concat 100 2264 2263
2266 redor 1 2265
2267 slice 23 960 6 4
2268 uext 23 148 1
2269 eq 1 2267 2268
2270 slice 1 960 2 2
2271 concat 100 2270 2269
2272 redor 1 2271
2273 slice 1 960 3 3
2274 slice 1 960 6 6
2275 concat 100 2274 2273
2276 eq 1 2275 144
2277 slice 1 960 3 3
2278 concat 25 2277 306
2279 concat 35 6 2278
2280 slice 1 960 5 5
2281 concat 961 2280 2279
2282 concat 22 2258 2281
2283 redor 1 2282
2284 not 1 2283
2285 slice 100 960 3 2
2286 uext 100 5 1
2287 eq 1 2285 2286
2288 concat 100 2284 2276
2289 concat 23 2287 2288
2290 slice 1 960 4 4
2291 concat 25 2290 2289
2292 redor 1 2291
2293 input 1
2294 input 1
2295 slice 1 960 12 12
2296 slice 1 960 14 14
2297 concat 100 2296 2295
2298 uext 100 5 1
2299 eq 1 2297 2298
2300 slice 1 960 4 4
2301 slice 1 960 13 13
2302 concat 100 2301 2300
2303 eq 1 2302 148
2304 concat 100 2303 2299
2305 redor 1 2304
2306 slice 100 960 13 12
2307 eq 1 2306 148
2308 concat 100 2219 2214
2309 concat 23 2235 2308
2310 concat 25 2244 2309
2311 concat 35 1107 2310
2312 concat 961 2251 2311
2313 concat 579 2257 2312
2314 concat 110 2266 2313
2315 concat 186 2272 2314
2316 concat 188 2292 2315
2317 concat 190 2293 2316
2318 slice 100 960 5 4
2319 concat 42 2318 2317
2320 concat 45 2294 2319
2321 concat 48 1125 2320
2322 concat 51 2305 2321
2323 concat 54 2307 2322
2324 uext 54 2323 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:151.23-151.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2325 uext 1 2307 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_14 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:152.23-152.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2326 uext 100 2304 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_15 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:153.23-153.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2327 const 22 00000000000000000010000000010000
2328 uext 22 2327 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:154.23-154.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2329 const 22 00000000000000000101000000000000
2330 uext 22 2329 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_17 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:155.23-155.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2331 uext 1 1125 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_18 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:156.23-156.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2332 const 22 00000000000000000000000000100100
2333 uext 22 2332 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_19 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:157.23-157.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2334 slice 1 960 3 3
2335 concat 25 2334 306
2336 concat 961 101 2335
2337 slice 1 960 6 6
2338 concat 579 2337 2336
2339 concat 22 2236 2338
2340 uext 22 2339 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:140.23-140.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2341 input 1
2342 uext 1 2341 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_20 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:158.23-158.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2343 input 1
2344 concat 100 2219 2214
2345 concat 23 2235 2344
2346 concat 25 2244 2345
2347 concat 35 1107 2346
2348 concat 961 2251 2347
2349 concat 579 2257 2348
2350 concat 110 2266 2349
2351 concat 186 2272 2350
2352 concat 188 2292 2351
2353 concat 190 2343 2352
2354 slice 100 960 5 4
2355 concat 42 2354 2353
2356 uext 42 2355 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:160.23-160.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2357 slice 1 960 5 5
2358 uext 1 2357 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_23 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:161.23-161.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2359 slice 1 960 4 4
2360 uext 1 2359 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_24 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:162.23-162.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2361 input 1
2362 uext 1 2361 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:163.23-163.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2363 uext 1 2292 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_28 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:166.23-166.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2364 uext 1 2276 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:167.23-167.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2365 const 22 00000000000000000000000001000000
2366 uext 22 2365 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:141.23-141.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2367 concat 100 2287 2284
2368 uext 100 2367 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_30 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:168.23-168.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2369 slice 100 960 3 2
2370 concat 25 2369 101
2371 concat 22 28 2370
2372 uext 22 2371 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:169.23-169.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2373 uext 22 2199 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_32 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:170.23-170.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2374 uext 22 2282 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_33 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:171.23-171.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2375 uext 22 30 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:172.23-172.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2376 concat 100 2219 2214
2377 concat 23 2235 2376
2378 concat 25 2244 2377
2379 concat 35 1107 2378
2380 concat 961 2251 2379
2381 concat 579 2257 2380
2382 concat 110 2266 2381
2383 concat 186 2272 2382
2384 uext 186 2383 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_35 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:173.23-173.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2385 slice 1 960 2 2
2386 uext 1 2385 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_36 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:174.23-174.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2387 uext 1 2269 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_37 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:175.23-175.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2388 const 22 00000000000000000000000001110000
2389 uext 22 2388 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_38 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:176.23-176.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2390 uext 100 2265 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_39 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:177.23-177.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2391 slice 1 960 2 2
2392 slice 1 960 4 4
2393 concat 100 2392 2391
2394 slice 23 960 14 12
2395 concat 35 2394 2393
2396 eq 1 2395 1278
2397 uext 1 2396 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:142.23-142.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2398 uext 22 2261 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_40 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:178.23-178.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2399 uext 22 30 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_41 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:179.23-179.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2400 uext 1 2257 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_42 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:180.23-180.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2401 const 186 000000000
2402 const 54 00000000000000000
2403 slice 1 960 2 2
2404 concat 23 2403 101
2405 concat 25 6 2404
2406 slice 1 960 4 4
2407 concat 35 2406 2405
2408 concat 45 2401 2407
2409 slice 1 960 14 14
2410 concat 48 2409 2408
2411 concat 22 2402 2410
2412 uext 22 2411 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_43 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:181.23-181.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2413 const 22 00000000000000000100000000010000
2414 uext 22 2413 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_44 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:182.23-182.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2415 uext 1 2251 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_45 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:183.23-183.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2416 uext 1 2251 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_46 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:184.23-184.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2417 concat 100 2219 2214
2418 concat 23 2235 2417
2419 concat 25 2244 2418
2420 concat 35 1107 2419
2421 uext 35 2420 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_47 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:185.23-185.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2422 concat 100 1099 1105
2423 uext 100 2422 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_48 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:186.23-186.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2424 uext 22 2199 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_49 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:187.23-187.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2425 uext 35 1436 2
2426 eq 1 2395 2425
2427 slice 1 960 2 2
2428 slice 1 960 4 4
2429 concat 100 2428 2427
2430 slice 100 960 13 12
2431 concat 25 2430 2429
2432 slice 1 960 30 30
2433 concat 35 2432 2431
2434 eq 1 2433 1278
2435 concat 100 2434 2426
2436 uext 100 2435 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:143.23-143.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2437 uext 1 2244 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_50 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:188.23-188.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2438 const 22 00000000000000000000000001011000
2439 uext 22 2438 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_51 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:189.23-189.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2440 uext 1 2235 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_52 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:190.23-190.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2441 uext 1 2220 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_53 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:191.23-191.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2442 uext 1 2226 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_54 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:192.23-192.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2443 uext 1 2232 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_55 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:193.23-193.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2444 concat 100 2219 2214
2445 uext 100 2444 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_56 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:194.23-194.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2446 uext 1 2219 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_57 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:195.23-195.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2447 uext 1 2214 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:196.23-196.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2448 const 22 01000000000000000011000000010100
2449 uext 22 2448 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:144.23-144.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2450 const 22 00000000000000000111000000010100
2451 uext 22 2450 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:145.23-145.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2452 slice 1 960 2 2
2453 slice 100 960 6 5
2454 concat 23 2453 2452
2455 uext 23 144 1
2456 eq 1 2454 2455
2457 uext 1 2456 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:146.23-146.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2458 const 22 00000000000000000000000001100100
2459 uext 22 2458 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:147.23-147.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2460 uext 22 1925 0 wrapper.uut._zz__zz_decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:109.23-109.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2461 uext 23 1222 0 wrapper.uut._zz__zz_decode_FORMAL_PC_NEXT_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:110.23-110.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2462 uext 23 1222 0 wrapper.uut._zz__zz_decode_SRC1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:202.23-202.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2463 uext 35 1072 0 wrapper.uut._zz__zz_decode_SRC1_1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:203.23-203.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2464 slice 35 960 11 7
2465 slice 579 960 31 25
2466 concat 39 2465 2464
2467 uext 39 2466 0 wrapper.uut._zz__zz_decode_SRC2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:204.23-204.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2468 slice 188 811 30 21
2469 slice 1 811 20 20
2470 concat 190 2469 2468
2471 slice 110 811 19 12
2472 concat 60 2471 2470
2473 slice 1 811 31 31
2474 concat 63 2473 2472
2475 uext 63 2474 0 wrapper.uut._zz__zz_execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:212.23-212.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2476 slice 25 811 11 8
2477 slice 961 811 30 25
2478 concat 188 2477 2476
2479 slice 1 811 7 7
2480 concat 190 2479 2478
2481 slice 1 811 31 31
2482 concat 39 2481 2480
2483 uext 39 2482 0 wrapper.uut._zz__zz_execute_BRANCH_SRC22_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:213.23-213.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2484 slice 1 794 31 31
2485 slice 1 795 31 31
2486 state 1 wrapper.uut.decode_to_execute_SRC_LESS_UNSIGNED
2487 ite 1 2486 2485 2484
2488 slice 1 805 31 31
2489 eq 1 2484 2485
2490 ite 1 2489 2488 2487
2491 uext 1 2490 0 wrapper.uut._zz__zz_execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:201.23-201.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2492 uext 22 825 0 wrapper.uut._zz_dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:726.23-726.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2493 uext 1 6 0 wrapper.uut._zz_dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:724.23-724.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2494 slice 1 960 12 12
2495 concat 100 2494 2307
2496 uext 100 2495 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:256.23-256.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2497 uext 100 2495 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:350.23-350.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2498 uext 100 2495 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:748.23-748.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2499 concat 100 2257 2251
2500 uext 100 2499 0 wrapper.uut._zz_decode_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:268.23-268.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2501 uext 100 2499 0 wrapper.uut._zz_decode_ALU_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:352.23-352.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2502 uext 100 2499 0 wrapper.uut._zz_decode_ALU_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:746.23-746.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2503 eq 1 2275 148
2504 slice 23 960 4 2
2505 uext 23 5 2
2506 eq 1 2504 2505
2507 concat 100 2506 2276
2508 redor 1 2507
2509 concat 100 2508 2503
2510 uext 100 2509 0 wrapper.uut._zz_decode_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:246.23-246.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2511 uext 100 2509 0 wrapper.uut._zz_decode_BRANCH_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:348.23-348.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2512 input 1
2513 input 1
2514 redor 1 2435
2515 concat 100 2219 2214
2516 concat 23 2235 2515
2517 concat 25 2244 2516
2518 concat 35 1107 2517
2519 concat 961 2251 2518
2520 concat 579 2257 2519
2521 concat 110 2266 2520
2522 concat 186 2272 2521
2523 concat 188 2292 2522
2524 concat 190 2512 2523
2525 slice 100 960 5 4
2526 concat 42 2525 2524
2527 concat 45 2513 2526
2528 concat 48 1125 2527
2529 concat 51 2305 2528
2530 concat 54 2307 2529
2531 slice 1 960 12 12
2532 concat 57 2531 2530
2533 concat 60 2456 2532
2534 concat 63 2514 2533
2535 concat 66 2396 2534
2536 concat 69 2503 2535
2537 concat 72 2508 2536
2538 uext 72 2537 0 wrapper.uut._zz_decode_BRANCH_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:740.23-740.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2539 uext 1 1105 0 wrapper.uut._zz_decode_BRANCH_CTRL_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:741.23-741.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2540 uext 1 2385 0 wrapper.uut._zz_decode_BRANCH_CTRL_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:742.23-742.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2541 uext 1 2276 0 wrapper.uut._zz_decode_BRANCH_CTRL_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:743.23-743.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2542 uext 1 2359 0 wrapper.uut._zz_decode_BRANCH_CTRL_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:744.23-744.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2543 uext 100 2509 0 wrapper.uut._zz_decode_BRANCH_CTRL_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:750.23-750.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2544 ite 22 1236 1226 1224
2545 uext 22 2544 0 wrapper.uut._zz_decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:378.23-378.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2546 const 22 00000000000000000100000001111111
2547 uext 22 2546 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:84.23-84.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2548 const 961 000000
2549 const 57 000000000000000000
2550 slice 579 960 6 0
2551 concat 42 2548 2550
2552 slice 1 960 13 13
2553 concat 45 2552 2551
2554 concat 22 2549 2553
2555 uext 22 2554 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:85.23-85.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2556 uext 1 1030 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:94.23-94.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2557 concat 100 985 982
2558 uext 100 2557 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:95.23-95.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2559 const 22 00000000000000000010000000010011
2560 uext 22 2559 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:86.23-86.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2561 uext 1 967 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:87.23-87.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2562 uext 1 972 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:88.23-88.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2563 concat 100 985 982
2564 concat 23 1030 2563
2565 concat 25 1022 2564
2566 concat 35 990 2565
2567 concat 961 996 2566
2568 concat 579 1003 2567
2569 concat 110 1012 2568
2570 uext 110 2569 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:89.23-89.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2571 const 22 00000000000000000110000001111111
2572 uext 22 2571 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:90.23-90.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2573 slice 579 960 6 0
2574 concat 78 2549 2573
2575 slice 579 960 31 25
2576 concat 22 2575 2574
2577 uext 22 2576 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:91.23-91.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2578 const 22 00000000000000000000000000110011
2579 uext 22 2578 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:92.23-92.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2580 uext 1 1022 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:93.23-93.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2581 uext 1 5 0 wrapper.uut._zz_decode_RegFilePlugin_rs1Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:198.23-198.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2582 uext 1 5 0 wrapper.uut._zz_decode_RegFilePlugin_rs2Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:200.23-200.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2583 concat 100 2396 2514
2584 uext 100 2583 0 wrapper.uut._zz_decode_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:252.23-252.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2585 uext 100 2583 0 wrapper.uut._zz_decode_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:349.23-349.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2586 uext 100 2583 0 wrapper.uut._zz_decode_SHIFT_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:749.23-749.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2587 uext 22 2191 0 wrapper.uut._zz_decode_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:331.23-331.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2588 slice 35 960 19 15
2589 concat 22 1100 2588
2590 slice 63 960 31 12
2591 concat 22 2590 2067
2592 uext 100 5 1
2593 eq 1 2444 2592
2594 ite 22 2593 2591 2589
2595 eq 1 2444 148
2596 ite 22 2595 1925 2594
2597 redor 1 2444
2598 not 1 2597
2599 ite 22 2598 2191 2596
2600 uext 22 2599 0 wrapper.uut._zz_decode_SRC1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:762.23-762.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2601 uext 100 2444 0 wrapper.uut._zz_decode_SRC1_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:333.23-333.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2602 uext 100 2444 0 wrapper.uut._zz_decode_SRC1_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:353.23-353.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2603 uext 100 2444 0 wrapper.uut._zz_decode_SRC1_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:745.23-745.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2604 uext 22 1219 0 wrapper.uut._zz_decode_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:327.23-327.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2605 uext 22 2192 0 wrapper.uut._zz_decode_SRC2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:328.23-328.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2606 slice 1 960 31 31
2607 uext 1 2606 0 wrapper.uut._zz_decode_SRC2_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:763.23-763.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2608 slice 1 960 31 31
2609 slice 1 960 31 31
2610 concat 100 2609 2608
2611 slice 1 960 31 31
2612 concat 23 2611 2610
2613 slice 1 960 31 31
2614 concat 25 2613 2612
2615 slice 1 960 31 31
2616 concat 35 2615 2614
2617 slice 1 960 31 31
2618 concat 961 2617 2616
2619 slice 1 960 31 31
2620 concat 579 2619 2618
2621 slice 1 960 31 31
2622 concat 110 2621 2620
2623 slice 1 960 31 31
2624 concat 186 2623 2622
2625 slice 1 960 31 31
2626 concat 188 2625 2624
2627 slice 1 960 31 31
2628 concat 190 2627 2626
2629 slice 1 960 31 31
2630 concat 39 2629 2628
2631 slice 1 960 31 31
2632 concat 42 2631 2630
2633 slice 1 960 31 31
2634 concat 45 2633 2632
2635 slice 1 960 31 31
2636 concat 48 2635 2634
2637 slice 1 960 31 31
2638 concat 51 2637 2636
2639 slice 1 960 31 31
2640 concat 54 2639 2638
2641 slice 1 960 31 31
2642 concat 57 2641 2640
2643 slice 1 960 31 31
2644 concat 60 2643 2642
2645 slice 1 960 31 31
2646 concat 63 2645 2644
2647 uext 63 2646 0 wrapper.uut._zz_decode_SRC2_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:764.23-764.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2648 uext 1 2606 0 wrapper.uut._zz_decode_SRC2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:765.23-765.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2649 uext 63 2646 0 wrapper.uut._zz_decode_SRC2_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:766.23-766.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2650 slice 35 960 11 7
2651 slice 579 960 31 25
2652 concat 39 2651 2650
2653 slice 1 960 31 31
2654 concat 42 2653 2652
2655 slice 1 960 31 31
2656 concat 45 2655 2654
2657 slice 1 960 31 31
2658 concat 48 2657 2656
2659 slice 1 960 31 31
2660 concat 51 2659 2658
2661 slice 1 960 31 31
2662 concat 54 2661 2660
2663 slice 1 960 31 31
2664 concat 57 2663 2662
2665 slice 1 960 31 31
2666 concat 60 2665 2664
2667 slice 1 960 31 31
2668 concat 63 2667 2666
2669 slice 1 960 31 31
2670 concat 66 2669 2668
2671 slice 1 960 31 31
2672 concat 69 2671 2670
2673 slice 1 960 31 31
2674 concat 72 2673 2672
2675 slice 1 960 31 31
2676 concat 75 2675 2674
2677 slice 1 960 31 31
2678 concat 78 2677 2676
2679 slice 1 960 31 31
2680 concat 81 2679 2678
2681 slice 1 960 31 31
2682 concat 84 2681 2680
2683 slice 1 960 31 31
2684 concat 27 2683 2682
2685 slice 1 960 31 31
2686 concat 89 2685 2684
2687 slice 1 960 31 31
2688 concat 92 2687 2686
2689 slice 1 960 31 31
2690 concat 95 2689 2688
2691 slice 1 960 31 31
2692 concat 22 2691 2690
2693 concat 100 2272 2266
2694 eq 1 2693 148
2695 ite 22 2694 2692 1219
2696 slice 39 960 31 20
2697 slice 1 960 31 31
2698 concat 42 2697 2696
2699 slice 1 960 31 31
2700 concat 45 2699 2698
2701 slice 1 960 31 31
2702 concat 48 2701 2700
2703 slice 1 960 31 31
2704 concat 51 2703 2702
2705 slice 1 960 31 31
2706 concat 54 2705 2704
2707 slice 1 960 31 31
2708 concat 57 2707 2706
2709 slice 1 960 31 31
2710 concat 60 2709 2708
2711 slice 1 960 31 31
2712 concat 63 2711 2710
2713 slice 1 960 31 31
2714 concat 66 2713 2712
2715 slice 1 960 31 31
2716 concat 69 2715 2714
2717 slice 1 960 31 31
2718 concat 72 2717 2716
2719 slice 1 960 31 31
2720 concat 75 2719 2718
2721 slice 1 960 31 31
2722 concat 78 2721 2720
2723 slice 1 960 31 31
2724 concat 81 2723 2722
2725 slice 1 960 31 31
2726 concat 84 2725 2724
2727 slice 1 960 31 31
2728 concat 27 2727 2726
2729 slice 1 960 31 31
2730 concat 89 2729 2728
2731 slice 1 960 31 31
2732 concat 92 2731 2730
2733 slice 1 960 31 31
2734 concat 95 2733 2732
2735 slice 1 960 31 31
2736 concat 22 2735 2734
2737 uext 100 5 1
2738 eq 1 2693 2737
2739 ite 22 2738 2736 2695
2740 redor 1 2693
2741 not 1 2740
2742 ite 22 2741 2192 2739
2743 uext 22 2742 0 wrapper.uut._zz_decode_SRC2_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:767.23-767.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2744 uext 100 2693 0 wrapper.uut._zz_decode_SRC2_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:330.23-330.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2745 uext 100 2693 0 wrapper.uut._zz_decode_SRC2_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:351.23-351.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2746 uext 100 2693 0 wrapper.uut._zz_decode_SRC2_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:747.23-747.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2747 uext 100 2495 0 wrapper.uut._zz_decode_to_execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:257.23-257.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2748 uext 100 2495 0 wrapper.uut._zz_decode_to_execute_ALU_BITWISE_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:258.23-258.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2749 uext 100 2499 0 wrapper.uut._zz_decode_to_execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:269.23-269.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2750 uext 100 2499 0 wrapper.uut._zz_decode_to_execute_ALU_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:270.23-270.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2751 uext 100 2509 0 wrapper.uut._zz_decode_to_execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:247.23-247.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2752 uext 100 2509 0 wrapper.uut._zz_decode_to_execute_BRANCH_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:248.23-248.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2753 uext 100 2583 0 wrapper.uut._zz_decode_to_execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:253.23-253.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2754 uext 100 2583 0 wrapper.uut._zz_decode_to_execute_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:254.23-254.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2755 state 100 wrapper.uut.decode_to_execute_ALU_BITWISE_CTRL
2756 uext 100 2755 0 wrapper.uut._zz_execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:343.23-343.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2757 state 100 wrapper.uut.decode_to_execute_ALU_CTRL
2758 uext 100 2757 0 wrapper.uut._zz_execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:339.23-339.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2759 state 100 wrapper.uut.decode_to_execute_BRANCH_CTRL
2760 uext 100 2759 0 wrapper.uut._zz_execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:309.23-309.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2761 not 1 2490
2762 slice 1 811 12 12
2763 slice 1 811 14 14
2764 concat 100 2763 2762
2765 eq 1 2764 144
2766 ite 1 2765 2761 2490
2767 eq 1 794 795
2768 not 1 2767
2769 slice 23 811 14 12
2770 uext 23 5 2
2771 eq 1 2769 2770
2772 ite 1 2771 2768 2766
2773 redor 1 2769
2774 not 1 2773
2775 ite 1 2774 2767 2772
2776 uext 1 2775 0 wrapper.uut._zz_execute_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:801.23-801.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2777 eq 1 2759 144
2778 eq 1 2759 148
2779 concat 100 2778 2777
2780 redor 1 2779
2781 ite 1 2780 5 2775
2782 redor 1 2759
2783 not 1 2782
2784 ite 1 2783 6 2781
2785 uext 1 2784 0 wrapper.uut._zz_execute_BRANCH_DO_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:802.23-802.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2786 slice 1 811 31 31
2787 uext 1 2786 0 wrapper.uut._zz_execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:804.23-804.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2788 slice 1 811 31 31
2789 slice 1 811 31 31
2790 concat 100 2789 2788
2791 slice 1 811 31 31
2792 concat 23 2791 2790
2793 slice 1 811 31 31
2794 concat 25 2793 2792
2795 slice 1 811 31 31
2796 concat 35 2795 2794
2797 slice 1 811 31 31
2798 concat 961 2797 2796
2799 slice 1 811 31 31
2800 concat 579 2799 2798
2801 slice 1 811 31 31
2802 concat 110 2801 2800
2803 slice 1 811 31 31
2804 concat 186 2803 2802
2805 slice 1 811 31 31
2806 concat 188 2805 2804
2807 slice 1 811 31 31
2808 concat 190 2807 2806
2809 uext 190 2808 0 wrapper.uut._zz_execute_BRANCH_SRC22_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:805.23-805.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2810 uext 1 2786 0 wrapper.uut._zz_execute_BRANCH_SRC22_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:806.23-806.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2811 slice 1 811 31 31
2812 slice 1 811 31 31
2813 concat 100 2812 2811
2814 slice 1 811 31 31
2815 concat 23 2814 2813
2816 slice 1 811 31 31
2817 concat 25 2816 2815
2818 slice 1 811 31 31
2819 concat 35 2818 2817
2820 slice 1 811 31 31
2821 concat 961 2820 2819
2822 slice 1 811 31 31
2823 concat 579 2822 2821
2824 slice 1 811 31 31
2825 concat 110 2824 2823
2826 slice 1 811 31 31
2827 concat 186 2826 2825
2828 slice 1 811 31 31
2829 concat 188 2828 2827
2830 slice 1 811 31 31
2831 concat 190 2830 2829
2832 slice 1 811 31 31
2833 concat 39 2832 2831
2834 slice 1 811 31 31
2835 concat 42 2834 2833
2836 slice 1 811 31 31
2837 concat 45 2836 2835
2838 slice 1 811 31 31
2839 concat 48 2838 2837
2840 slice 1 811 31 31
2841 concat 51 2840 2839
2842 slice 1 811 31 31
2843 concat 54 2842 2841
2844 slice 1 811 31 31
2845 concat 57 2844 2843
2846 slice 1 811 31 31
2847 concat 60 2846 2845
2848 slice 1 811 31 31
2849 concat 63 2848 2847
2850 uext 63 2849 0 wrapper.uut._zz_execute_BRANCH_SRC22_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:807.23-807.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2851 uext 1 2786 0 wrapper.uut._zz_execute_BRANCH_SRC22_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:808.23-808.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2852 slice 1 811 31 31
2853 slice 1 811 31 31
2854 concat 100 2853 2852
2855 slice 1 811 31 31
2856 concat 23 2855 2854
2857 slice 1 811 31 31
2858 concat 25 2857 2856
2859 slice 1 811 31 31
2860 concat 35 2859 2858
2861 slice 1 811 31 31
2862 concat 961 2861 2860
2863 slice 1 811 31 31
2864 concat 579 2863 2862
2865 slice 1 811 31 31
2866 concat 110 2865 2864
2867 slice 1 811 31 31
2868 concat 186 2867 2866
2869 slice 1 811 31 31
2870 concat 188 2869 2868
2871 slice 1 811 31 31
2872 concat 190 2871 2870
2873 slice 1 811 31 31
2874 concat 39 2873 2872
2875 slice 1 811 31 31
2876 concat 42 2875 2874
2877 slice 1 811 31 31
2878 concat 45 2877 2876
2879 slice 1 811 31 31
2880 concat 48 2879 2878
2881 slice 1 811 31 31
2882 concat 51 2881 2880
2883 slice 1 811 31 31
2884 concat 54 2883 2882
2885 slice 1 811 31 31
2886 concat 57 2885 2884
2887 slice 1 811 31 31
2888 concat 60 2887 2886
2889 uext 60 2888 0 wrapper.uut._zz_execute_BRANCH_SRC22_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:809.23-809.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2890 slice 25 811 11 8
2891 concat 35 2890 6
2892 slice 961 811 30 25
2893 concat 190 2892 2891
2894 slice 1 811 7 7
2895 concat 39 2894 2893
2896 slice 1 811 31 31
2897 concat 42 2896 2895
2898 slice 1 811 31 31
2899 concat 45 2898 2897
2900 slice 1 811 31 31
2901 concat 48 2900 2899
2902 slice 1 811 31 31
2903 concat 51 2902 2901
2904 slice 1 811 31 31
2905 concat 54 2904 2903
2906 slice 1 811 31 31
2907 concat 57 2906 2905
2908 slice 1 811 31 31
2909 concat 60 2908 2907
2910 slice 1 811 31 31
2911 concat 63 2910 2909
2912 slice 39 811 31 20
2913 slice 1 811 31 31
2914 concat 42 2913 2912
2915 slice 1 811 31 31
2916 concat 45 2915 2914
2917 slice 1 811 31 31
2918 concat 48 2917 2916
2919 slice 1 811 31 31
2920 concat 51 2919 2918
2921 slice 1 811 31 31
2922 concat 54 2921 2920
2923 slice 1 811 31 31
2924 concat 57 2923 2922
2925 slice 1 811 31 31
2926 concat 60 2925 2924
2927 slice 1 811 31 31
2928 concat 63 2927 2926
2929 ite 63 2777 2928 2911
2930 slice 188 811 30 21
2931 concat 190 2930 6
2932 slice 1 811 20 20
2933 concat 39 2932 2931
2934 slice 110 811 19 12
2935 concat 63 2934 2933
2936 ite 63 2778 2935 2929
2937 slice 1 811 31 31
2938 concat 66 2937 2936
2939 slice 1 811 31 31
2940 concat 69 2939 2938
2941 slice 1 811 31 31
2942 concat 72 2941 2940
2943 slice 1 811 31 31
2944 concat 75 2943 2942
2945 slice 1 811 31 31
2946 concat 78 2945 2944
2947 slice 1 811 31 31
2948 concat 81 2947 2946
2949 slice 1 811 31 31
2950 concat 84 2949 2948
2951 slice 1 811 31 31
2952 concat 27 2951 2950
2953 slice 1 811 31 31
2954 concat 89 2953 2952
2955 slice 1 811 31 31
2956 concat 92 2955 2954
2957 slice 1 811 31 31
2958 concat 95 2957 2956
2959 slice 1 811 31 31
2960 concat 22 2959 2958
2961 uext 22 2960 0 wrapper.uut._zz_execute_BRANCH_SRC22_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:810.23-810.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2962 const 25 0011
2963 ite 25 814 2962 994
2964 ite 25 824 1658 2963
2965 uext 25 2964 0 wrapper.uut._zz_execute_DBusSimplePlugin_formalMask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:728.23-728.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2966 slice 1 794 31 31
2967 slice 1 794 30 30
2968 concat 100 2967 2966
2969 slice 1 794 29 29
2970 concat 23 2969 2968
2971 slice 1 794 28 28
2972 concat 25 2971 2970
2973 slice 1 794 27 27
2974 concat 35 2973 2972
2975 slice 1 794 26 26
2976 concat 961 2975 2974
2977 slice 1 794 25 25
2978 concat 579 2977 2976
2979 slice 1 794 24 24
2980 concat 110 2979 2978
2981 slice 1 794 23 23
2982 concat 186 2981 2980
2983 slice 1 794 22 22
2984 concat 188 2983 2982
2985 slice 1 794 21 21
2986 concat 190 2985 2984
2987 slice 1 794 20 20
2988 concat 39 2987 2986
2989 slice 1 794 19 19
2990 concat 42 2989 2988
2991 slice 1 794 18 18
2992 concat 45 2991 2990
2993 slice 1 794 17 17
2994 concat 48 2993 2992
2995 slice 1 794 16 16
2996 concat 51 2995 2994
2997 slice 1 794 15 15
2998 concat 54 2997 2996
2999 slice 1 794 14 14
3000 concat 57 2999 2998
3001 slice 1 794 13 13
3002 concat 60 3001 3000
3003 slice 1 794 12 12
3004 concat 63 3003 3002
3005 slice 1 794 11 11
3006 concat 66 3005 3004
3007 slice 1 794 10 10
3008 concat 69 3007 3006
3009 slice 1 794 9 9
3010 concat 72 3009 3008
3011 slice 1 794 8 8
3012 concat 75 3011 3010
3013 slice 1 794 7 7
3014 concat 78 3013 3012
3015 slice 1 794 6 6
3016 concat 81 3015 3014
3017 slice 1 794 5 5
3018 concat 84 3017 3016
3019 slice 1 794 4 4
3020 concat 27 3019 3018
3021 slice 1 794 3 3
3022 concat 89 3021 3020
3023 slice 1 794 2 2
3024 concat 92 3023 3022
3025 slice 1 794 1 1
3026 concat 95 3025 3024
3027 slice 1 794 0 0
3028 concat 22 3027 3026
3029 uext 22 3028 0 wrapper.uut._zz_execute_FullBarrelShifterPlugin_reversed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:771.23-771.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3030 state 1 wrapper.uut.decode_to_execute_IS_RVC
3031 ite 23 3030 1220 355
3032 concat 22 1094 3031
3033 uext 22 3032 0 wrapper.uut._zz_execute_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:79.23-79.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3034 uext 23 3031 0 wrapper.uut._zz_execute_NEXT_PC2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:80.23-80.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3035 concat 22 801 2490
3036 uext 100 5 1
3037 eq 1 2757 3036
3038 ite 22 3037 3035 805
3039 xor 22 794 795
3040 or 22 794 795
3041 uext 100 5 1
3042 eq 1 2755 3041
3043 ite 22 3042 3040 3039
3044 and 22 794 795
3045 eq 1 2755 148
3046 ite 22 3045 3044 3043
3047 eq 1 2757 148
3048 ite 22 3047 3046 3038
3049 uext 22 3048 0 wrapper.uut._zz_execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:761.23-761.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3050 state 100 wrapper.uut.decode_to_execute_SHIFT_CTRL
3051 uext 100 3050 0 wrapper.uut._zz_execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:323.23-323.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3052 uext 100 5 1
3053 eq 1 3050 3052
3054 ite 22 3053 3028 794
3055 eq 1 3050 144
3056 slice 1 3054 31 31
3057 and 1 3055 3056
3058 concat 932 3057 3054
3059 slice 35 795 4 0
3060 uext 932 3059 28
3061 sra 932 3058 3060
3062 slice 22 3061 31 0
3063 uext 22 3062 0 wrapper.uut._zz_execute_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:81.23-81.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3064 input 1
3065 concat 932 3064 3062
3066 uext 932 3065 0 wrapper.uut._zz_execute_SHIFT_RIGHT_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:82.23-82.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3067 uext 932 3058 0 wrapper.uut._zz_execute_SHIFT_RIGHT_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:83.23-83.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3068 uext 22 803 0 wrapper.uut._zz_execute_SrcPlugin_addSub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:205.23-205.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3069 uext 22 799 0 wrapper.uut._zz_execute_SrcPlugin_addSub_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:206.23-206.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3070 uext 22 794 0 wrapper.uut._zz_execute_SrcPlugin_addSub_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:207.23-207.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3071 uext 22 798 0 wrapper.uut._zz_execute_SrcPlugin_addSub_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:208.23-208.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3072 uext 22 802 0 wrapper.uut._zz_execute_SrcPlugin_addSub_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:209.23-209.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3073 const 22 00000000000000000000000000000001
3074 uext 22 3073 0 wrapper.uut._zz_execute_SrcPlugin_addSub_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:210.23-210.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3075 uext 22 30 0 wrapper.uut._zz_execute_SrcPlugin_addSub_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:211.23-211.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3076 uext 100 3050 0 wrapper.uut._zz_execute_to_memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:249.23-249.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3077 uext 100 3050 0 wrapper.uut._zz_execute_to_memory_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:250.23-250.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3078 state 100 wrapper.uut.execute_to_memory_SHIFT_CTRL
3079 uext 100 3078 0 wrapper.uut._zz_memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:321.23-321.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3080 state 22 wrapper.uut.execute_to_memory_FORMAL_PC_NEXT
3081 ite 22 863 951 3080
3082 uext 22 3081 0 wrapper.uut._zz_memory_to_writeBack_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:376.23-376.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3083 state 22 wrapper.uut.execute_to_memory_SHIFT_RIGHT
3084 eq 1 3078 148
3085 eq 1 3078 144
3086 concat 100 3085 3084
3087 redor 1 3086
3088 ite 22 3087 3083 1202
3089 slice 1 3083 31 31
3090 slice 1 3083 30 30
3091 concat 100 3090 3089
3092 slice 1 3083 29 29
3093 concat 23 3092 3091
3094 slice 1 3083 28 28
3095 concat 25 3094 3093
3096 slice 1 3083 27 27
3097 concat 35 3096 3095
3098 slice 1 3083 26 26
3099 concat 961 3098 3097
3100 slice 1 3083 25 25
3101 concat 579 3100 3099
3102 slice 1 3083 24 24
3103 concat 110 3102 3101
3104 slice 1 3083 23 23
3105 concat 186 3104 3103
3106 slice 1 3083 22 22
3107 concat 188 3106 3105
3108 slice 1 3083 21 21
3109 concat 190 3108 3107
3110 slice 1 3083 20 20
3111 concat 39 3110 3109
3112 slice 1 3083 19 19
3113 concat 42 3112 3111
3114 slice 1 3083 18 18
3115 concat 45 3114 3113
3116 slice 1 3083 17 17
3117 concat 48 3116 3115
3118 slice 1 3083 16 16
3119 concat 51 3118 3117
3120 slice 1 3083 15 15
3121 concat 54 3120 3119
3122 slice 1 3083 14 14
3123 concat 57 3122 3121
3124 slice 1 3083 13 13
3125 concat 60 3124 3123
3126 slice 1 3083 12 12
3127 concat 63 3126 3125
3128 slice 1 3083 11 11
3129 concat 66 3128 3127
3130 slice 1 3083 10 10
3131 concat 69 3130 3129
3132 slice 1 3083 9 9
3133 concat 72 3132 3131
3134 slice 1 3083 8 8
3135 concat 75 3134 3133
3136 slice 1 3083 7 7
3137 concat 78 3136 3135
3138 slice 1 3083 6 6
3139 concat 81 3138 3137
3140 slice 1 3083 5 5
3141 concat 84 3140 3139
3142 slice 1 3083 4 4
3143 concat 27 3142 3141
3144 slice 1 3083 3 3
3145 concat 89 3144 3143
3146 slice 1 3083 2 2
3147 concat 92 3146 3145
3148 slice 1 3083 1 1
3149 concat 95 3148 3147
3150 slice 1 3083 0 0
3151 concat 22 3150 3149
3152 uext 100 5 1
3153 eq 1 3078 3152
3154 ite 22 3153 3151 3088
3155 ite 22 837 3154 1202
3156 uext 22 3155 0 wrapper.uut._zz_memory_to_writeBack_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:319.23-319.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3157 uext 22 3151 0 wrapper.uut._zz_memory_to_writeBack_REGFILE_WRITE_DATA_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:773.23-773.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3158 uext 1 129 0 wrapper.uut._zz_rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:386.23-386.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3159 uext 22 219 0 wrapper.uut._zz_rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:385.23-385.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3160 input 579
3161 concat 22 3160 127
3162 uext 22 3161 0 wrapper.uut._zz_rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:388.23-388.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3163 uext 1 32 0 wrapper.uut._zz_rvfi_rs1_addr_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:389.23-389.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3164 uext 1 256 0 wrapper.uut._zz_rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:387.23-387.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3165 state 1 wrapper.uut.memory_to_writeBack_FORMAL_HALT
3166 uext 1 3165 0 wrapper.uut._zz_when_FormalPlugin_l114 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:381.23-381.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3167 state 1 wrapper.uut.execute_to_memory_FORMAL_HALT
3168 ite 1 840 5 3167
3169 uext 1 3168 0 wrapper.uut._zz_when_FormalPlugin_l114_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:382.23-382.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3170 state 1 wrapper.uut.decode_to_execute_FORMAL_HALT
3171 ite 1 864 6 3170
3172 uext 1 3171 0 wrapper.uut._zz_when_FormalPlugin_l114_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:383.23-383.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3173 ite 1 864 6 1070
3174 uext 1 3173 0 wrapper.uut._zz_when_FormalPlugin_l114_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:384.23-384.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3175 uext 1 185 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:734.23-734.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3176 uext 22 212 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:735.23-735.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3177 uext 1 162 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:736.23-736.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3178 uext 22 179 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:737.23-737.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3179 uext 1 3 0 wrapper.uut.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:44.23-44.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3180 uext 22 805 0 wrapper.uut.dBus_cmd_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:38.23-38.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3181 uext 22 825 0 wrapper.uut.dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:39.23-39.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3182 uext 100 812 0 wrapper.uut.dBus_cmd_payload_size ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:40.23-40.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3183 uext 1 828 0 wrapper.uut.dBus_cmd_payload_wr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:37.23-37.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3184 uext 1 830 0 wrapper.uut.dBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:36.23-36.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3185 uext 1 876 0 wrapper.uut.dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:35.23-35.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3186 uext 22 878 0 wrapper.uut.dBus_rsp_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:43.23-43.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3187 uext 1 6 0 wrapper.uut.dBus_rsp_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:42.23-42.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3188 uext 1 845 0 wrapper.uut.dBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:41.23-41.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3189 uext 22 960 0 wrapper.uut.decodeExceptionPort_payload_badAddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:456.23-456.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3190 const 25 0010
3191 uext 25 3190 0 wrapper.uut.decodeExceptionPort_payload_code ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:455.23-455.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3192 uext 1 1069 0 wrapper.uut.decodeExceptionPort_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:454.23-454.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3193 uext 100 2495 0 wrapper.uut.decode_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:255.23-255.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3194 uext 100 2499 0 wrapper.uut.decode_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:267.23-267.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3195 uext 100 2509 0 wrapper.uut.decode_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:245.23-245.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3196 uext 1 2361 0 wrapper.uut.decode_BYPASSABLE_EXECUTE_STAGE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:266.23-266.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3197 uext 1 2359 0 wrapper.uut.decode_BYPASSABLE_MEMORY_STAGE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:265.23-265.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3198 uext 1 6 0 wrapper.uut.decode_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:298.23-298.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3199 uext 22 1781 0 wrapper.uut.decode_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:294.23-294.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3200 uext 22 2544 0 wrapper.uut.decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:290.23-290.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3201 uext 22 960 0 wrapper.uut.decode_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:379.23-379.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3202 ite 22 1137 960 1704
3203 uext 22 3202 0 wrapper.uut.decode_INSTRUCTION_ANTICIPATED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:345.23-345.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3204 uext 1 1221 0 wrapper.uut.decode_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:380.23-380.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3205 uext 1 1067 0 wrapper.uut.decode_LEGAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:347.23-347.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3206 uext 1 2244 0 wrapper.uut.decode_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:274.23-274.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3207 uext 1 2357 0 wrapper.uut.decode_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:263.23-263.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3208 uext 22 1219 0 wrapper.uut.decode_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:377.23-377.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3209 uext 1 1232 0 wrapper.uut.decode_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:281.23-281.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3210 uext 1 1230 0 wrapper.uut.decode_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:282.23-282.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3211 uext 100 1228 0 wrapper.uut.decode_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:284.23-284.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3212 uext 22 1226 0 wrapper.uut.decode_PREDICTION_CONTEXT_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:286.23-286.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3213 slice 35 960 11 7
3214 redor 1 3213
3215 not 1 3214
3216 ite 1 3215 6 2292
3217 uext 1 3216 0 wrapper.uut.decode_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:346.23-346.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3218 uext 22 2191 0 wrapper.uut.decode_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:244.23-244.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3219 uext 1 1107 0 wrapper.uut.decode_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:311.23-311.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3220 uext 22 2192 0 wrapper.uut.decode_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:241.23-241.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3221 uext 1 1125 0 wrapper.uut.decode_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:310.23-310.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3222 slice 35 3202 19 15
3223 uext 35 3222 0 wrapper.uut.decode_RegFilePlugin_regFileReadAddress1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:752.23-752.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3224 slice 35 3202 24 20
3225 uext 35 3224 0 wrapper.uut.decode_RegFilePlugin_regFileReadAddress2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:753.23-753.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3226 uext 22 2191 0 wrapper.uut.decode_RegFilePlugin_rs1Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:754.23-754.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3227 uext 22 2192 0 wrapper.uut.decode_RegFilePlugin_rs2Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:755.23-755.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3228 uext 100 2583 0 wrapper.uut.decode_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:251.23-251.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3229 uext 22 2599 0 wrapper.uut.decode_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:237.23-237.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3230 uext 100 2444 0 wrapper.uut.decode_SRC1_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:332.23-332.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3231 uext 22 2742 0 wrapper.uut.decode_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:236.23-236.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3232 uext 100 2693 0 wrapper.uut.decode_SRC2_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:329.23-329.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3233 not 1 2235
3234 and 1 2456 3233
3235 uext 1 3234 0 wrapper.uut.decode_SRC2_FORCE_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:238.23-238.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3236 uext 1 2456 0 wrapper.uut.decode_SRC_ADD_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:335.23-335.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3237 uext 1 2305 0 wrapper.uut.decode_SRC_LESS_UNSIGNED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:259.23-259.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3238 uext 1 2235 0 wrapper.uut.decode_SRC_USE_SUB_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:334.23-334.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3239 uext 1 6 0 wrapper.uut.decode_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:395.23-395.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3240 uext 1 6 0 wrapper.uut.decode_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:396.23-396.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3241 uext 1 1129 0 wrapper.uut.decode_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:393.23-393.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3242 uext 1 1070 0 wrapper.uut.decode_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:392.23-392.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3243 ite 1 864 5 6
3244 not 1 3243
3245 and 1 1235 3244
3246 uext 1 3245 0 wrapper.uut.decode_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:402.23-402.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3247 uext 1 864 0 wrapper.uut.decode_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:400.23-400.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3248 uext 1 1137 0 wrapper.uut.decode_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:398.23-398.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3249 uext 1 1136 0 wrapper.uut.decode_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:399.23-399.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3250 uext 1 959 0 wrapper.uut.decode_arbitration_isValid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:397.23-397.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3251 uext 1 3243 0 wrapper.uut.decode_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:394.23-394.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3252 state 22 wrapper.uut.decode_to_execute_FORMAL_INSTRUCTION
3253 state 22 wrapper.uut.decode_to_execute_FORMAL_PC_NEXT
3254 state 22 wrapper.uut.decode_to_execute_PC
3255 state 1 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_hazard
3256 state 1 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_hit
3257 state 100 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_line_branchWish
3258 state 22 wrapper.uut.decode_to_execute_RS1
3259 state 1 wrapper.uut.decode_to_execute_RS1_USE
3260 state 1 wrapper.uut.decode_to_execute_RS2_USE
3261 uext 1 873 0 wrapper.uut.execute_ALIGNEMENT_FAULT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:366.23-366.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3262 uext 100 2755 0 wrapper.uut.execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:342.23-342.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3263 uext 100 2757 0 wrapper.uut.execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:338.23-338.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3264 ite 22 2777 3258 3254
3265 add 22 3264 2960
3266 slice 95 3265 31 1
3267 concat 22 3266 6
3268 uext 22 3267 0 wrapper.uut.execute_BRANCH_CALC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:303.23-303.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3269 uext 100 2759 0 wrapper.uut.execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:308.23-308.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3270 uext 1 2784 0 wrapper.uut.execute_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:218.23-218.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3271 uext 22 2960 0 wrapper.uut.execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:305.23-305.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3272 uext 22 3265 0 wrapper.uut.execute_BranchPlugin_branchAdder ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:811.23-811.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3273 uext 22 3264 0 wrapper.uut.execute_BranchPlugin_branch_src1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:803.23-803.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3274 uext 1 2767 0 wrapper.uut.execute_BranchPlugin_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:799.23-799.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3275 uext 25 868 2
3276 sll 25 2964 3275
3277 uext 25 3276 0 wrapper.uut.execute_DBusSimplePlugin_formalMask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:729.23-729.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3278 uext 1 874 0 wrapper.uut.execute_DBusSimplePlugin_skipCmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:725.23-725.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3279 uext 1 3170 0 wrapper.uut.execute_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:297.23-297.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3280 uext 22 3252 0 wrapper.uut.execute_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:293.23-293.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3281 slice 92 805 31 2
3282 concat 22 3281 101
3283 uext 22 3282 0 wrapper.uut.execute_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:233.23-233.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3284 not 1 828
3285 and 1 876 3284
3286 ite 25 3285 3276 371
3287 uext 25 3286 0 wrapper.uut.execute_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:227.23-227.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3288 uext 22 825 0 wrapper.uut.execute_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:224.23-224.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3289 and 1 876 828
3290 ite 25 3289 3276 371
3291 uext 25 3290 0 wrapper.uut.execute_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:230.23-230.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3292 uext 22 3253 0 wrapper.uut.execute_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:289.23-289.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3293 uext 35 3059 0 wrapper.uut.execute_FullBarrelShifterPlugin_amplitude ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:770.23-770.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3294 uext 22 3054 0 wrapper.uut.execute_FullBarrelShifterPlugin_reversed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:772.23-772.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3295 uext 22 811 0 wrapper.uut.execute_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:363.23-363.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3296 uext 1 3030 0 wrapper.uut.execute_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:304.23-304.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3297 uext 22 3046 0 wrapper.uut.execute_IntAluPlugin_bitwise ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:760.23-760.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3298 uext 100 868 0 wrapper.uut.execute_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:235.23-235.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3299 uext 1 833 0 wrapper.uut.execute_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:365.23-365.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3300 uext 1 828 0 wrapper.uut.execute_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:364.23-364.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3301 uext 22 3031 29
3302 add 22 3254 3301
3303 uext 22 3302 0 wrapper.uut.execute_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:217.23-217.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3304 uext 22 3254 0 wrapper.uut.execute_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:306.23-306.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3305 uext 1 3255 0 wrapper.uut.execute_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:275.23-275.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3306 uext 1 3256 0 wrapper.uut.execute_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:276.23-276.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3307 uext 100 3257 0 wrapper.uut.execute_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:278.23-278.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3308 uext 22 3048 0 wrapper.uut.execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:221.23-221.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3309 uext 1 1091 0 wrapper.uut.execute_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:312.23-312.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3310 uext 22 3258 0 wrapper.uut.execute_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:307.23-307.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3311 uext 1 3259 0 wrapper.uut.execute_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:273.23-273.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3312 uext 22 807 0 wrapper.uut.execute_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:362.23-362.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3313 uext 1 3260 0 wrapper.uut.execute_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:262.23-262.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3314 uext 100 3050 0 wrapper.uut.execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:322.23-322.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3315 uext 22 3062 0 wrapper.uut.execute_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:219.23-219.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3316 uext 22 794 0 wrapper.uut.execute_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:341.23-341.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3317 uext 22 795 0 wrapper.uut.execute_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:340.23-340.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3318 uext 1 804 0 wrapper.uut.execute_SRC2_FORCE_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:325.23-325.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3319 uext 22 805 0 wrapper.uut.execute_SRC_ADD ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:361.23-361.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3320 uext 22 805 0 wrapper.uut.execute_SRC_ADD_SUB ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:336.23-336.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3321 uext 1 2490 0 wrapper.uut.execute_SRC_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:337.23-337.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3322 uext 1 2486 0 wrapper.uut.execute_SRC_LESS_UNSIGNED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:324.23-324.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3323 uext 1 797 0 wrapper.uut.execute_SRC_USE_SUB_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:326.23-326.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3324 uext 22 805 0 wrapper.uut.execute_SrcPlugin_addSub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:768.23-768.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3325 uext 1 2490 0 wrapper.uut.execute_SrcPlugin_less ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:769.23-769.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3326 neq 1 1219 3267
3327 uext 1 3326 0 wrapper.uut.execute_TARGET_MISSMATCH2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:216.23-216.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3328 uext 1 6 0 wrapper.uut.execute_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:406.23-406.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3329 uext 1 6 0 wrapper.uut.execute_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:407.23-407.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3330 uext 1 6 0 wrapper.uut.execute_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:404.23-404.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3331 uext 1 1133 0 wrapper.uut.execute_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:403.23-403.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3332 uext 1 864 0 wrapper.uut.execute_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:411.23-411.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3333 uext 1 1134 0 wrapper.uut.execute_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:409.23-409.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3334 uext 1 848 0 wrapper.uut.execute_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:410.23-410.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3335 uext 1 3243 0 wrapper.uut.execute_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:405.23-405.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3336 state 22 wrapper.uut.execute_to_memory_FORMAL_INSTRUCTION
3337 state 22 wrapper.uut.execute_to_memory_FORMAL_MEM_ADDR
3338 state 25 wrapper.uut.execute_to_memory_FORMAL_MEM_RMASK
3339 state 22 wrapper.uut.execute_to_memory_FORMAL_MEM_WDATA
3340 state 25 wrapper.uut.execute_to_memory_FORMAL_MEM_WMASK
3341 state 100 wrapper.uut.execute_to_memory_MEMORY_ADDRESS_LOW
3342 state 22 wrapper.uut.execute_to_memory_RS1
3343 state 1 wrapper.uut.execute_to_memory_RS1_USE
3344 state 22 wrapper.uut.execute_to_memory_RS2
3345 state 1 wrapper.uut.execute_to_memory_RS2_USE
3346 uext 22 954 0 wrapper.uut.iBus_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:31.23-31.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3347 uext 1 956 0 wrapper.uut.iBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:30.23-30.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3348 uext 1 1172 0 wrapper.uut.iBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:29.23-29.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3349 uext 1 6 0 wrapper.uut.iBus_rsp_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:33.23-33.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3350 uext 22 931 0 wrapper.uut.iBus_rsp_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:34.23-34.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3351 uext 1 6 0 wrapper.uut.iBus_rsp_toStream_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:705.23-705.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3352 uext 22 931 0 wrapper.uut.iBus_rsp_toStream_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:706.23-706.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3353 uext 1 1889 0 wrapper.uut.iBus_rsp_toStream_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:704.23-704.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3354 uext 1 919 0 wrapper.uut.iBus_rsp_toStream_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:703.23-703.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3355 uext 1 919 0 wrapper.uut.iBus_rsp_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:32.23-32.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3356 uext 22 3161 0 wrapper.uut.lastStageInstruction ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:436.23-436.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3357 uext 1 216 0 wrapper.uut.lastStageIsFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:439.23-439.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3358 uext 1 216 0 wrapper.uut.lastStageIsValid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:438.23-438.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3359 uext 22 354 0 wrapper.uut.lastStagePc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:437.23-437.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3360 ite 35 1919 126 128
3361 uext 35 3360 0 wrapper.uut.lastStageRegFileWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:757.23-757.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3362 ite 22 1919 30 219
3363 uext 22 3362 0 wrapper.uut.lastStageRegFileWrite_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:758.23-758.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3364 uext 1 1920 0 wrapper.uut.lastStageRegFileWrite_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:756.23-756.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3365 uext 1 835 0 wrapper.uut.memory_ALIGNEMENT_FAULT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:357.23-357.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3366 uext 22 950 0 wrapper.uut.memory_BRANCH_CALC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:300.23-300.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3367 uext 1 858 0 wrapper.uut.memory_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:302.23-302.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3368 uext 1 862 0 wrapper.uut.memory_BranchPlugin_predictionMissmatch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:812.23-812.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3369 uext 1 3167 0 wrapper.uut.memory_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:296.23-296.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3370 uext 22 3336 0 wrapper.uut.memory_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:292.23-292.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3371 uext 22 3337 0 wrapper.uut.memory_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:232.23-232.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3372 uext 25 3338 0 wrapper.uut.memory_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:226.23-226.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3373 uext 22 3339 0 wrapper.uut.memory_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:223.23-223.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3374 uext 25 3340 0 wrapper.uut.memory_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:229.23-229.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3375 uext 22 3080 0 wrapper.uut.memory_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:288.23-288.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3376 uext 22 1081 0 wrapper.uut.memory_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:315.23-315.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3377 uext 1 1744 0 wrapper.uut.memory_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:367.23-367.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3378 uext 100 3341 0 wrapper.uut.memory_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:234.23-234.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3379 uext 1 838 0 wrapper.uut.memory_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:360.23-360.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3380 uext 22 878 0 wrapper.uut.memory_MEMORY_READ_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:215.23-215.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3381 uext 1 842 0 wrapper.uut.memory_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:359.23-359.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3382 uext 22 949 0 wrapper.uut.memory_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:299.23-299.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3383 uext 22 1743 0 wrapper.uut.memory_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:368.23-368.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3384 uext 1 852 0 wrapper.uut.memory_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:369.23-369.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3385 uext 1 851 0 wrapper.uut.memory_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:370.23-370.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3386 uext 100 855 0 wrapper.uut.memory_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:372.23-372.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3387 uext 22 1202 0 wrapper.uut.memory_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:358.23-358.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3388 uext 1 1085 0 wrapper.uut.memory_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:314.23-314.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3389 uext 22 3342 0 wrapper.uut.memory_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:243.23-243.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3390 uext 1 3343 0 wrapper.uut.memory_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:272.23-272.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3391 uext 22 3344 0 wrapper.uut.memory_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:240.23-240.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3392 uext 1 3345 0 wrapper.uut.memory_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:261.23-261.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3393 uext 100 3078 0 wrapper.uut.memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:320.23-320.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3394 uext 22 3083 0 wrapper.uut.memory_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:318.23-318.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3395 uext 1 860 0 wrapper.uut.memory_TARGET_MISSMATCH2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:301.23-301.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3396 uext 1 6 0 wrapper.uut.memory_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:417.23-417.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3397 uext 1 864 0 wrapper.uut.memory_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:418.23-418.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3398 uext 1 6 0 wrapper.uut.memory_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:415.23-415.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3399 uext 1 848 0 wrapper.uut.memory_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:414.23-414.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3400 uext 1 1846 0 wrapper.uut.memory_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:424.23-424.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3401 uext 1 6 0 wrapper.uut.memory_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:422.23-422.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3402 uext 1 848 0 wrapper.uut.memory_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:420.23-420.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3403 uext 1 6 0 wrapper.uut.memory_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:421.23-421.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3404 uext 1 6 0 wrapper.uut.memory_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:416.23-416.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3405 uext 22 3161 0 wrapper.uut.memory_to_writeBack_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:830.23-830.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3406 uext 1 4 0 wrapper.uut.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:45.23-45.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3407 uext 1 21 0 wrapper.uut.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:12.23-12.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3408 uext 22 34 0 wrapper.uut.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:10.23-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3409 uext 1 6 0 wrapper.uut.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:13.23-13.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3410 uext 100 737 0 wrapper.uut.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:15.23-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3411 uext 22 369 0 wrapper.uut.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:24.23-24.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3412 uext 22 140 0 wrapper.uut.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:27.23-27.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3413 uext 25 389 0 wrapper.uut.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:25.23-25.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3414 uext 22 454 0 wrapper.uut.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:28.23-28.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3415 uext 25 229 0 wrapper.uut.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:26.23-26.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3416 uext 100 144 0 wrapper.uut.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:14.23-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3417 uext 745 746 0 wrapper.uut.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:9.23-9.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3418 uext 22 354 0 wrapper.uut.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:22.23-22.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3419 uext 22 358 0 wrapper.uut.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:23.23-23.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3420 uext 35 130 0 wrapper.uut.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:20.23-20.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3421 uext 22 220 0 wrapper.uut.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:21.23-21.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3422 uext 35 241 0 wrapper.uut.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:16.23-16.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3423 uext 22 33 0 wrapper.uut.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:17.23-17.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3424 uext 35 261 0 wrapper.uut.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:18.23-18.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3425 uext 22 257 0 wrapper.uut.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:19.23-19.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3426 uext 1 21 0 wrapper.uut.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:11.23-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3427 uext 1 573 0 wrapper.uut.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:8.23-8.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3428 uext 100 1433 0 wrapper.uut.switch_Misc_l211 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:592.23-592.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3429 uext 100 1437 0 wrapper.uut.switch_Misc_l211_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:593.23-593.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3430 uext 100 180 0 wrapper.uut.switch_Misc_l211_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:733.23-733.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3431 uext 23 2769 0 wrapper.uut.switch_Misc_l211_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:800.23-800.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3432 uext 35 1277 0 wrapper.uut.switch_Misc_l44 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:590.23-590.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3433 uext 1 1132 0 wrapper.uut.when_DBusSimplePlugin_l428 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:727.23-727.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3434 uext 1 847 0 wrapper.uut.when_DBusSimplePlugin_l482 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:730.23-730.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3435 uext 1 218 0 wrapper.uut.when_DBusSimplePlugin_l558 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:739.23-739.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3436 uext 1 1715 0 wrapper.uut.when_Fetcher_l131 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:492.23-492.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3437 not 1 958
3438 and 1 3437 1726
3439 uext 1 3438 0 wrapper.uut.when_Fetcher_l131_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:494.23-494.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3440 or 1 1726 1715
3441 and 1 958 3440
3442 uext 1 3441 0 wrapper.uut.when_Fetcher_l158 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:501.23-501.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3443 uext 1 3245 0 wrapper.uut.when_Fetcher_l180 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:506.23-506.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3444 or 1 1138 3243
3445 and 1 863 3444
3446 uext 1 3445 0 wrapper.uut.when_Fetcher_l192 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:509.23-509.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3447 and 1 1138 1157
3448 uext 1 3447 0 wrapper.uut.when_Fetcher_l283 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:600.23-600.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3449 uext 1 3447 0 wrapper.uut.when_Fetcher_l286 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:601.23-601.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3450 uext 1 864 0 wrapper.uut.when_Fetcher_l291 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:602.23-602.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3451 uext 1 5 0 wrapper.uut.when_Fetcher_l329 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:615.23-615.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3452 uext 1 5 0 wrapper.uut.when_Fetcher_l329_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:621.23-621.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3453 uext 1 902 0 wrapper.uut.when_Fetcher_l550 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:656.23-656.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3454 uext 1 1848 0 wrapper.uut.when_Fetcher_l596 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:681.23-681.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3455 uext 1 1152 0 wrapper.uut.when_Fetcher_l611 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:684.23-684.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3456 uext 1 1164 0 wrapper.uut.when_Fetcher_l617 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:687.23-687.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3457 and 1 959 3173
3458 uext 1 3457 0 wrapper.uut.when_FormalPlugin_l114 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:461.23-461.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3459 and 1 832 3171
3460 uext 1 3459 0 wrapper.uut.when_FormalPlugin_l114_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:463.23-463.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3461 and 1 837 3168
3462 uext 1 3461 0 wrapper.uut.when_FormalPlugin_l114_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:465.23-465.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3463 and 1 216 3165
3464 uext 1 3463 0 wrapper.uut.when_FormalPlugin_l114_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:467.23-467.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3465 not 1 832
3466 not 1 837
3467 and 1 3465 3466
3468 not 1 216
3469 and 1 3467 3468
3470 uext 1 3469 0 wrapper.uut.when_FormalPlugin_l115 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:462.23-462.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3471 and 1 3466 3468
3472 uext 1 3471 0 wrapper.uut.when_FormalPlugin_l115_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:464.23-464.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3473 uext 1 5 0 wrapper.uut.when_FormalPlugin_l115_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:468.23-468.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3474 and 1 573 21
3475 uext 1 3474 0 wrapper.uut.when_FormalPlugin_l127 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:475.23-475.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3476 uext 1 1069 0 wrapper.uut.when_HaltOnExceptionPlugin_l34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:476.23-476.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3477 uext 1 840 0 wrapper.uut.when_HaltOnExceptionPlugin_l34_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:477.23-477.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3478 uext 1 1128 0 wrapper.uut.when_HazardSimplePlugin_l113 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:798.23-798.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3479 uext 1 1079 0 wrapper.uut.when_HazardSimplePlugin_l57 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:786.23-786.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3480 uext 1 1086 0 wrapper.uut.when_HazardSimplePlugin_l57_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:790.23-790.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3481 uext 1 1092 0 wrapper.uut.when_HazardSimplePlugin_l57_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:794.23-794.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3482 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:787.23-787.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3483 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:791.23-791.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3484 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:795.23-795.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3485 uext 1 1077 0 wrapper.uut.when_HazardSimplePlugin_l59 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:784.23-784.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3486 uext 1 1083 0 wrapper.uut.when_HazardSimplePlugin_l59_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:788.23-788.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3487 uext 1 1089 0 wrapper.uut.when_HazardSimplePlugin_l59_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:792.23-792.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3488 uext 1 1113 0 wrapper.uut.when_HazardSimplePlugin_l62 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:785.23-785.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3489 uext 1 1116 0 wrapper.uut.when_HazardSimplePlugin_l62_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:789.23-789.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3490 uext 1 1119 0 wrapper.uut.when_HazardSimplePlugin_l62_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:793.23-793.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3491 uext 1 1723 0 wrapper.uut.when_IBusSimplePlugin_l305 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:696.23-696.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3492 uext 1 5 0 wrapper.uut.when_Pipeline_l124_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:839.23-839.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3493 uext 1 5 0 wrapper.uut.when_Pipeline_l124_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:845.23-845.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3494 uext 1 5 0 wrapper.uut.when_Pipeline_l124_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:817.23-817.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3495 uext 1 5 0 wrapper.uut.when_Pipeline_l124_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:867.23-867.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3496 uext 1 5 0 wrapper.uut.when_Pipeline_l124_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:873.23-873.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3497 uext 1 5 0 wrapper.uut.when_Pipeline_l124_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:881.23-881.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3498 uext 1 5 0 wrapper.uut.when_Pipeline_l124_37 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:897.23-897.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3499 uext 1 5 0 wrapper.uut.when_Pipeline_l124_45 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:913.23-913.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3500 uext 1 5 0 wrapper.uut.when_Pipeline_l124_48 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:919.23-919.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3501 uext 1 5 0 wrapper.uut.when_Pipeline_l124_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:823.23-823.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3502 uext 1 5 0 wrapper.uut.when_Pipeline_l124_54 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:931.23-931.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3503 uext 1 5 0 wrapper.uut.when_Pipeline_l124_56 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:935.23-935.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3504 uext 1 5 0 wrapper.uut.when_Pipeline_l124_58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:939.23-939.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3505 uext 1 5 0 wrapper.uut.when_Pipeline_l124_60 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:943.23-943.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3506 uext 1 5 0 wrapper.uut.when_Pipeline_l124_62 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:947.23-947.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3507 uext 1 5 0 wrapper.uut.when_Pipeline_l124_64 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:951.23-951.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3508 uext 1 5 0 wrapper.uut.when_Pipeline_l124_70 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:963.23-963.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3509 uext 1 5 0 wrapper.uut.when_Pipeline_l124_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:829.23-829.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3510 not 1 1134
3511 or 1 3510 3243
3512 uext 1 3511 0 wrapper.uut.when_Pipeline_l151 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:965.23-965.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3513 uext 1 5 0 wrapper.uut.when_Pipeline_l151_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:969.23-969.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3514 and 1 1138 3244
3515 uext 1 3514 0 wrapper.uut.when_Pipeline_l154 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:966.23-966.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3516 and 1 3510 3244
3517 uext 1 3516 0 wrapper.uut.when_Pipeline_l154_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:968.23-968.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3518 uext 1 3215 0 wrapper.uut.when_RegFilePlugin_l63 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:751.23-751.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3519 uext 22 215 0 wrapper.uut.writeBack_DBusSimplePlugin_rspFormated ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:738.23-738.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3520 uext 22 158 0 wrapper.uut.writeBack_DBusSimplePlugin_rspShifted ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:732.23-732.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3521 uext 1 3165 0 wrapper.uut.writeBack_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:295.23-295.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3522 uext 22 34 0 wrapper.uut.writeBack_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:291.23-291.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3523 uext 22 369 0 wrapper.uut.writeBack_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:231.23-231.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3524 uext 22 140 0 wrapper.uut.writeBack_FORMAL_MEM_RDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:214.23-214.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3525 uext 25 389 0 wrapper.uut.writeBack_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:225.23-225.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3526 uext 22 454 0 wrapper.uut.writeBack_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:222.23-222.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3527 uext 25 229 0 wrapper.uut.writeBack_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:228.23-228.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3528 uext 22 358 0 wrapper.uut.writeBack_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:287.23-287.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3529 ite 1 3469 5 6
3530 ite 1 3457 3529 6
3531 ite 1 3471 5 3530
3532 ite 1 3459 3531 3530
3533 ite 1 216 3532 5
3534 ite 1 3461 3533 3532
3535 ite 1 3463 5 3534
3536 uext 1 3535 0 wrapper.uut.writeBack_FormalPlugin_haltRequest ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:460.23-460.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3537 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_1
3538 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_2
3539 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_3
3540 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_4
3541 uext 22 3161 0 wrapper.uut.writeBack_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:391.23-391.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3542 uext 100 143 0 wrapper.uut.writeBack_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:355.23-355.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3543 uext 1 217 0 wrapper.uut.writeBack_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:354.23-354.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3544 uext 22 140 0 wrapper.uut.writeBack_MEMORY_READ_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:356.23-356.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3545 uext 22 354 0 wrapper.uut.writeBack_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:390.23-390.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3546 uext 22 139 0 wrapper.uut.writeBack_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:220.23-220.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3547 uext 1 129 0 wrapper.uut.writeBack_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:317.23-317.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3548 uext 22 31 0 wrapper.uut.writeBack_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:242.23-242.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3549 uext 1 32 0 wrapper.uut.writeBack_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:271.23-271.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3550 uext 22 255 0 wrapper.uut.writeBack_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:239.23-239.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3551 uext 1 256 0 wrapper.uut.writeBack_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:260.23-260.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3552 uext 1 6 0 wrapper.uut.writeBack_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:428.23-428.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3553 uext 1 6 0 wrapper.uut.writeBack_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:429.23-429.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3554 uext 1 6 0 wrapper.uut.writeBack_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:426.23-426.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3555 uext 1 6 0 wrapper.uut.writeBack_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:425.23-425.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3556 uext 1 216 0 wrapper.uut.writeBack_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:435.23-435.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3557 uext 1 6 0 wrapper.uut.writeBack_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:433.23-433.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3558 uext 1 5 0 wrapper.uut.writeBack_arbitration_isMoving ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:434.23-434.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3559 uext 1 6 0 wrapper.uut.writeBack_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:431.23-431.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3560 uext 1 6 0 wrapper.uut.writeBack_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:432.23-432.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3561 uext 1 6 0 wrapper.uut.writeBack_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:427.23-427.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3562 ite 1 4 6 3540
3563 next 1 20 3562
3564 next 22 31 3342
3565 next 1 32 3343
3566 next 22 34 3336
3567 const 110 11111111
3568 neq 1 112 3567
3569 uext 110 3568 7
3570 add 110 112 3569
3571 const 110 00000001
3572 ite 110 4 3571 3570
3573 next 110 112 3572
3574 slice 78 1081 24 0
3575 next 78 127 3574
3576 next 1 129 1085
3577 next 22 139 3155
3578 next 22 140 878
3579 next 100 143 3341
3580 ite 1 848 6 837
3581 ite 1 4 6 3580
3582 next 1 216 3581
3583 next 1 217 838
3584 next 25 229 3340
3585 next 22 255 3344
3586 next 1 256 3345
3587 next 22 354 1743
3588 next 22 358 3081
3589 next 22 369 3337
3590 next 25 389 3338
3591 next 22 454 3339
3592 ite 1 3474 5 572
3593 ite 1 4 6 3592
3594 next 1 572 3593
3595 uext 745 5 63
3596 add 745 746 3595
3597 ite 745 216 3596 746
3598 const 745 0000000000000000000000000000000000000000000000000000000000000000
3599 ite 745 4 3598 3597
3600 next 745 746 3599
3601 ite 22 1134 794 2599
3602 next 22 794 3601
3603 ite 22 1134 795 2742
3604 next 22 795 3603
3605 ite 1 1134 797 2235
3606 next 1 797 3605
3607 ite 1 1134 804 3234
3608 next 1 804 3607
3609 ite 22 1134 807 2192
3610 next 22 807 3609
3611 ite 22 1134 811 960
3612 next 22 811 3611
3613 ite 1 1134 828 2357
3614 next 1 828 3613
3615 ite 1 3511 6 832
3616 ite 1 3514 959 3615
3617 ite 1 4 6 3616
3618 next 1 832 3617
3619 ite 1 1134 833 2244
3620 next 1 833 3619
3621 ite 1 848 835 873
3622 next 1 835 3621
3623 ite 1 848 837 6
3624 ite 1 3516 832 3623
3625 ite 1 4 6 3624
3626 next 1 837 3625
3627 ite 1 848 838 833
3628 next 1 838 3627
3629 ite 1 848 842 828
3630 next 1 842 3629
3631 ite 1 848 851 3256
3632 next 1 851 3631
3633 ite 1 848 852 3255
3634 next 1 852 3633
3635 ite 100 848 855 3257
3636 next 100 855 3635
3637 ite 1 848 858 2784
3638 next 1 858 3637
3639 ite 1 848 860 3326
3640 next 1 860 3639
3641 ite 22 3441 1731 881
3642 ite 22 4 30 3641
3643 next 22 881 3642
3644 ite 1 1715 6 882
3645 ite 1 1727 5 3644
3646 ite 1 3438 6 3645
3647 ite 1 4 6 3646
3648 next 1 882 3647
3649 ite 22 1167 1808 892
3650 next 22 892 3649
3651 ite 100 1167 1802 893
3652 next 100 893 3651
3653 ite 63 1167 1806 895
3654 next 63 895 3653
3655 ite 22 1167 1731 896
3656 next 22 896 3655
3657 ite 1 1167 1804 899
3658 next 1 899 3657
3659 ite 1 1167 1799 905
3660 next 1 905 3659
3661 ite 1 1726 1717 906
3662 next 1 906 3661
3663 ite 1 1751 6 910
3664 ite 1 1167 1767 3663
3665 ite 1 4 6 3664
3666 next 1 910 3665
3667 or 1 1144 1140
3668 ite 1 1163 3667 913
3669 ite 1 864 6 3668
3670 ite 1 1164 6 3669
3671 ite 1 4 6 3670
3672 next 1 913 3671
3673 ite 1 1907 1898 920
3674 ite 1 4 6 3673
3675 next 1 920 3674
3676 uext 23 2185 2
3677 sub 23 922 3676
3678 uext 23 1787 2
3679 sub 23 1168 3678
3680 ite 23 1751 3679 3677
3681 ite 23 4 306 3680
3682 next 23 922 3681
3683 concat 932 931 6
3684 ite 932 1904 3683 933
3685 next 932 933 3684
3686 ite 1 3447 6 943
3687 ite 1 1259 5 3686
3688 ite 1 3447 3687 3686
3689 ite 1 864 6 3688
3690 ite 1 1164 6 3689
3691 ite 1 4 6 3690
3692 next 1 943 3691
3693 ite 22 848 949 3302
3694 next 22 949 3693
3695 ite 22 848 950 3267
3696 next 22 950 3695
3697 ite 1 4 6 5
3698 next 1 958 3697
3699 and 1 1162 865
3700 ite 1 3243 6 959
3701 ite 1 1137 3700 3699
3702 ite 1 4 6 3701
3703 next 1 959 3702
3704 next 22 960 3202
3705 next 35 1071 128
3706 ite 1 4 6 1079
3707 next 1 1075 3706
3708 ite 22 848 1081 811
3709 next 22 1081 3708
3710 ite 1 848 1085 1091
3711 next 1 1085 3710
3712 ite 1 1134 1091 3216
3713 next 1 1091 3712
3714 ite 23 4 306 1793
3715 next 23 1168 3714
3716 ite 22 848 1202 3048
3717 next 22 1202 3716
3718 ite 22 3245 1224 1219
3719 ite 22 1236 1226 3718
3720 ite 22 3445 951 3719
3721 ite 22 4 30 3720
3722 next 22 1219 3721
3723 ite 1 1137 1221 1255
3724 next 1 1221 3723
3725 ite 22 1137 1226 892
3726 next 22 1226 3725
3727 ite 100 1137 1228 893
3728 next 100 1228 3727
3729 ite 1 1137 1230 1153
3730 next 1 1230 3729
3731 ite 1 1137 1232 907
3732 next 1 1232 3731
3733 ite 51 3447 1243 1238
3734 next 51 1238 3733
3735 next 1 1244 1245
3736 next 1 1251 1252
3737 ite 1 1715 5 1716
3738 ite 1 1727 6 3737
3739 ite 1 4 6 3738
3740 next 1 1716 3739
3741 ite 22 848 1743 3254
3742 next 22 1743 3741
3743 ite 1 848 1744 3030
3744 next 1 1744 3743
3745 ite 22 1137 1781 1253
3746 next 22 1781 3745
3747 ite 1 1167 1850 1795
3748 next 1 1795 3747
3749 ite 188 1167 1822 1796
3750 next 188 1796 3749
3751 sort array 188 678
3752 state 3751 wrapper.uut.IBusSimplePlugin_predictor_history
3753 read 678 3752 2193
3754 ite 678 1167 3753 1801
3755 next 678 1801 3754
3756 ite 1 4 5 6
3757 next 1 1919 3756
3758 sort array 35 22
3759 state 3758 wrapper.uut.RegFilePlugin_regFile
3760 read 22 3759 3224
3761 read 22 3759 3222
3762 next 22 2191 3761
3763 next 22 2192 3760
3764 ite 1 1134 2486 2305
3765 next 1 2486 3764
3766 ite 100 1134 2755 2495
3767 next 100 2755 3766
3768 ite 100 1134 2757 2499
3769 next 100 2757 3768
3770 ite 100 1134 2759 2509
3771 next 100 2759 3770
3772 ite 1 1134 3030 1221
3773 next 1 3030 3772
3774 ite 100 1134 3050 2583
3775 next 100 3050 3774
3776 ite 100 848 3078 3050
3777 next 100 3078 3776
3778 ite 22 848 3080 3253
3779 next 22 3080 3778
3780 ite 22 848 3083 3062
3781 next 22 3083 3780
3782 next 1 3165 3168
3783 ite 1 848 3167 3171
3784 next 1 3167 3783
3785 ite 1 1134 3170 3173
3786 next 1 3170 3785
3787 ite 22 1134 3252 1781
3788 next 22 3252 3787
3789 ite 22 1134 3253 2544
3790 next 22 3253 3789
3791 ite 22 1134 3254 1219
3792 next 22 3254 3791
3793 ite 1 1134 3255 1232
3794 next 1 3255 3793
3795 ite 1 1134 3256 1230
3796 next 1 3256 3795
3797 ite 100 1134 3257 1228
3798 next 100 3257 3797
3799 ite 22 1134 3258 2191
3800 next 22 3258 3799
3801 ite 1 1134 3259 1107
3802 next 1 3259 3801
3803 ite 1 1134 3260 1125
3804 next 1 3260 3803
3805 ite 22 848 3336 3252
3806 next 22 3336 3805
3807 ite 22 848 3337 3282
3808 next 22 3337 3807
3809 ite 25 848 3338 3286
3810 next 25 3338 3809
3811 ite 22 848 3339 825
3812 next 22 3339 3811
3813 ite 25 848 3340 3290
3814 next 25 3340 3813
3815 ite 100 848 3341 868
3816 next 100 3341 3815
3817 ite 22 848 3342 3258
3818 next 22 3342 3817
3819 ite 1 848 3343 3259
3820 next 1 3343 3819
3821 ite 22 848 3344 807
3822 next 22 3344 3821
3823 ite 1 848 3345 3260
3824 next 1 3345 3823
3825 ite 1 4 6 3535
3826 next 1 3537 3825
3827 ite 1 4 6 3537
3828 next 1 3538 3827
3829 ite 1 4 6 3538
3830 next 1 3539 3829
3831 ite 1 4 6 3539
3832 next 1 3540 3831
3833 ite 188 1923 1822 681
3834 ite 678 1923 2182 679
3835 ite 1 1923 5 6
3836 concat 100 3835 3835
3837 concat 23 3835 3836
3838 concat 25 3835 3837
3839 concat 35 3835 3838
3840 concat 961 3835 3839
3841 concat 579 3835 3840
3842 concat 110 3835 3841
3843 concat 186 3835 3842
3844 concat 188 3835 3843
3845 concat 190 3835 3844
3846 concat 39 3835 3845
3847 concat 42 3835 3846
3848 concat 45 3835 3847
3849 concat 48 3835 3848
3850 concat 51 3835 3849
3851 concat 54 3835 3850
3852 concat 57 3835 3851
3853 concat 60 3835 3852
3854 concat 63 3835 3853
3855 concat 66 3835 3854
3856 concat 69 3835 3855
3857 concat 72 3835 3856
3858 concat 75 3835 3857
3859 concat 78 3835 3858
3860 concat 81 3835 3859
3861 concat 84 3835 3860
3862 concat 27 3835 3861
3863 concat 89 3835 3862
3864 concat 92 3835 3863
3865 concat 95 3835 3864
3866 concat 22 3835 3865
3867 concat 932 3835 3866
3868 sort bitvec 34
3869 concat 3868 3835 3867
3870 sort bitvec 35
3871 concat 3870 3835 3869
3872 sort bitvec 36
3873 concat 3872 3835 3871
3874 sort bitvec 37
3875 concat 3874 3835 3873
3876 sort bitvec 38
3877 concat 3876 3835 3875
3878 sort bitvec 39
3879 concat 3878 3835 3877
3880 sort bitvec 40
3881 concat 3880 3835 3879
3882 sort bitvec 41
3883 concat 3882 3835 3881
3884 sort bitvec 42
3885 concat 3884 3835 3883
3886 sort bitvec 43
3887 concat 3886 3835 3885
3888 sort bitvec 44
3889 concat 3888 3835 3887
3890 sort bitvec 45
3891 concat 3890 3835 3889
3892 sort bitvec 46
3893 concat 3892 3835 3891
3894 sort bitvec 47
3895 concat 3894 3835 3893
3896 sort bitvec 48
3897 concat 3896 3835 3895
3898 sort bitvec 49
3899 concat 3898 3835 3897
3900 sort bitvec 50
3901 concat 3900 3835 3899
3902 sort bitvec 51
3903 concat 3902 3835 3901
3904 sort bitvec 52
3905 concat 3904 3835 3903
3906 sort bitvec 53
3907 concat 3906 3835 3905
3908 sort bitvec 54
3909 concat 3908 3835 3907
3910 concat 678 3835 3909
3911 read 678 3752 3833
3912 not 678 3910
3913 and 678 3911 3912
3914 and 678 3834 3910
3915 or 678 3914 3913
3916 write 3751 3752 3833 3915
3917 redor 1 3910
3918 ite 3751 3917 3916 3752
3919 next 3751 3752 3918 wrapper.uut.IBusSimplePlugin_predictor_history ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1023.14-1023.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3920 ite 35 1921 3360 676
3921 ite 22 1921 3362 674
3922 ite 1 1921 5 6
3923 concat 100 3922 3922
3924 concat 23 3922 3923
3925 concat 25 3922 3924
3926 concat 35 3922 3925
3927 concat 961 3922 3926
3928 concat 579 3922 3927
3929 concat 110 3922 3928
3930 concat 186 3922 3929
3931 concat 188 3922 3930
3932 concat 190 3922 3931
3933 concat 39 3922 3932
3934 concat 42 3922 3933
3935 concat 45 3922 3934
3936 concat 48 3922 3935
3937 concat 51 3922 3936
3938 concat 54 3922 3937
3939 concat 57 3922 3938
3940 concat 60 3922 3939
3941 concat 63 3922 3940
3942 concat 66 3922 3941
3943 concat 69 3922 3942
3944 concat 72 3922 3943
3945 concat 75 3922 3944
3946 concat 78 3922 3945
3947 concat 81 3922 3946
3948 concat 84 3922 3947
3949 concat 27 3922 3948
3950 concat 89 3922 3949
3951 concat 92 3922 3950
3952 concat 95 3922 3951
3953 concat 22 3922 3952
3954 read 22 3759 3920
3955 not 22 3953
3956 and 22 3954 3955
3957 and 22 3921 3953
3958 or 22 3957 3956
3959 write 3758 3759 3920 3958
3960 redor 1 3953
3961 ite 3758 3960 3959 3759
3962 next 3758 3759 3961 wrapper.uut.RegFilePlugin_regFile ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1024.14-1024.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3963 or 1 123 136
3964 or 1 226 235
3965 or 1 252 272
3966 or 1 288 291
3967 or 1 304 352
3968 or 1 366 386
3969 or 1 403 419
3970 or 1 435 451
3971 or 1 464 476
3972 or 1 488 500
3973 or 1 515 530
3974 or 1 545 560
3975 or 1 3963 3964
3976 or 1 3965 3966
3977 or 1 3967 3968
3978 or 1 3969 3970
3979 or 1 3971 3972
3980 or 1 3973 3974
3981 or 1 3975 3976
3982 or 1 3977 3978
3983 or 1 3979 3980
3984 or 1 3981 3982
3985 or 1 3983 569
3986 or 1 3984 3985
3987 bad 3986
; end of yosys output
