Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 13c7beef8cba47ffa90589701ec6fe4f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mul_tb_behav xil_defaultlib.mul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port mul [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/mul_tb.sv:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_tb_behav
