Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date         : Sun Apr  3 18:05:23 2022
| Host         : SnowLion7520 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file zturn_wrapper_timing_summary_routed.rpt -pb zturn_wrapper_timing_summary_routed.pb -rpx zturn_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zturn_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.357     -263.362                    997                37427        0.008        0.000                      0                37427        2.353        0.000                       0                 18667  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.333}        6.666           150.015         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.357     -263.362                    997                37427        0.008        0.000                      0                37427        2.353        0.000                       0                 18667  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          997  Failing Endpoints,  Worst Slack       -1.357ns,  Total Violation     -263.362ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.357ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 4.669ns (59.413%)  route 3.190ns (40.587%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 9.549 - 6.666 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.956     3.250    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X97Y124        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y124        FDRE (Prop_fdre_C_Q)         0.456     3.706 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.601     4.307    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X97Y125        LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.366     4.797    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X94Y124        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     5.358 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.572     5.930    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     8.230 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.603     8.833    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X93Y128        LUT3 (Prop_lut3_I1_O)        0.124     8.957 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           1.048    10.005    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X67Y127        LUT5 (Prop_lut5_I3_O)        0.124    10.129 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000    10.129    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X67Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.661 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X67Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.775 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X67Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.109 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.109    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[9]
    SLICE_X67Y129        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.704     9.549    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X67Y129        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.247     9.796    
                         clock uncertainty           -0.106     9.690    
    SLICE_X67Y129        FDRE (Setup_fdre_C_D)        0.062     9.752    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                          9.752    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                 -1.357    

Slack (VIOLATED) :        -1.268ns  (required time - arrival time)
  Source:                 zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.796ns  (logic 4.650ns (59.647%)  route 3.146ns (40.353%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 9.543 - 6.666 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.824     3.118    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X33Y125        FDRE                                         r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDRE (Prop_fdre_C_Q)         0.456     3.574 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.449     4.023    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X32Y125        LUT3 (Prop_lut3_I0_O)        0.124     4.147 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.362     4.509    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X35Y125        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     5.045 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.381     5.427    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     7.733 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.503     9.236    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X54Y119        LUT3 (Prop_lut3_I1_O)        0.124     9.360 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.450     9.810    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X55Y119        LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     9.934    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.466 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.914 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.914    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[9]
    SLICE_X55Y121        FDRE                                         r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.698     9.543    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X55Y121        FDRE                                         r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.147     9.690    
                         clock uncertainty           -0.106     9.584    
    SLICE_X55Y121        FDRE (Setup_fdre_C_D)        0.062     9.646    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                          9.646    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                 -1.268    

Slack (VIOLATED) :        -1.262ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 4.574ns (58.916%)  route 3.190ns (41.084%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 9.549 - 6.666 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.956     3.250    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X97Y124        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y124        FDRE (Prop_fdre_C_Q)         0.456     3.706 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.601     4.307    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X97Y125        LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.366     4.797    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X94Y124        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     5.358 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.572     5.930    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     8.230 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.603     8.833    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X93Y128        LUT3 (Prop_lut3_I1_O)        0.124     8.957 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           1.048    10.005    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X67Y127        LUT5 (Prop_lut5_I3_O)        0.124    10.129 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000    10.129    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X67Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.661 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X67Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.775 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X67Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.014 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.014    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[10]
    SLICE_X67Y129        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.704     9.549    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X67Y129        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                         clock pessimism              0.247     9.796    
                         clock uncertainty           -0.106     9.690    
    SLICE_X67Y129        FDRE (Setup_fdre_C_D)        0.062     9.752    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]
  -------------------------------------------------------------------
                         required time                          9.752    
                         arrival time                         -11.014    
  -------------------------------------------------------------------
                         slack                                 -1.262    

Slack (VIOLATED) :        -1.253ns  (required time - arrival time)
  Source:                 zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 4.652ns (59.388%)  route 3.181ns (40.612%))
  Logic Levels:           21  (CARRY4=17 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 9.470 - 6.666 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.782     3.076    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/ap_clk
    SLICE_X100Y24        FDRE                                         r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y24        FDRE (Prop_fdre_C_Q)         0.518     3.594 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/Q
                         net (fo=2, routed)           0.788     4.382    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff1_reg__1_n_101
    SLICE_X98Y24         LUT3 (Prop_lut3_I0_O)        0.153     4.535 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2/O
                         net (fo=2, routed)           0.679     5.215    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff1_reg__1_3[3]
    SLICE_X98Y24         LUT4 (Prop_lut4_I3_O)        0.331     5.546 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_6/O
                         net (fo=1, routed)           0.000     5.546    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111_n_906
    SLICE_X98Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.922 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.931    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[56]_i_1_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.048 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.048    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[60]_i_1_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.165 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.165    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[64]_i_1_n_0
    SLICE_X98Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.282 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[66]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.282    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[66]_i_1_n_0
    SLICE_X98Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.399 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[74]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.399    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[74]_i_6_n_0
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.516 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[78]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.516    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[78]_i_6_n_0
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.633 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[82]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.633    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[82]_i_6_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.750 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[86]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.750    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[86]_i_7_n_0
    SLICE_X98Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[90]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.867    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[90]_i_10_n_0
    SLICE_X98Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.984 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[94]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.984    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[94]_i_10_n_0
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[98]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.101    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[98]_i_2_0[0]
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.330 f  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[129]_i_7/CO[2]
                         net (fo=60, routed)          1.059     8.389    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[129]_i_7_n_1
    SLICE_X99Y39         LUT3 (Prop_lut3_I0_O)        0.335     8.724 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[114]_i_5/O
                         net (fo=2, routed)           0.645     9.369    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff1_reg_1[0]
    SLICE_X99Y40         LUT4 (Prop_lut4_I3_O)        0.332     9.701 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[114]_i_9/O
                         net (fo=1, routed)           0.000     9.701    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111_n_889
    SLICE_X99Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.233 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[114]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.233    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[114]_i_1_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[118]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.347    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[118]_i_1_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[122]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.461    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[122]_i_1_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[126]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.575    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[129]_0[0]
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.909 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[129]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.909    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff1_reg__4[128]
    SLICE_X99Y44         FDRE                                         r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.625     9.470    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/ap_clk
    SLICE_X99Y44         FDRE                                         r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[128]/C
                         clock pessimism              0.230     9.700    
                         clock uncertainty           -0.106     9.594    
    SLICE_X99Y44         FDRE (Setup_fdre_C_D)        0.062     9.656    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[128]
  -------------------------------------------------------------------
                         required time                          9.656    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                 -1.253    

Slack (VIOLATED) :        -1.246ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 4.558ns (58.831%)  route 3.190ns (41.169%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 9.549 - 6.666 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.956     3.250    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X97Y124        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y124        FDRE (Prop_fdre_C_Q)         0.456     3.706 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.601     4.307    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X97Y125        LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.366     4.797    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X94Y124        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     5.358 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.572     5.930    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     8.230 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.603     8.833    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X93Y128        LUT3 (Prop_lut3_I1_O)        0.124     8.957 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           1.048    10.005    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X67Y127        LUT5 (Prop_lut5_I3_O)        0.124    10.129 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000    10.129    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X67Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.661 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X67Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.775 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X67Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.998 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.998    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[8]
    SLICE_X67Y129        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.704     9.549    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X67Y129        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/C
                         clock pessimism              0.247     9.796    
                         clock uncertainty           -0.106     9.690    
    SLICE_X67Y129        FDRE (Setup_fdre_C_D)        0.062     9.752    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]
  -------------------------------------------------------------------
                         required time                          9.752    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                 -1.246    

Slack (VIOLATED) :        -1.244ns  (required time - arrival time)
  Source:                 zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[56]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 4.874ns (63.488%)  route 2.803ns (36.512%))
  Logic Levels:           23  (CARRY4=19 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 9.453 - 6.666 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.797     3.091    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/ap_clk
    SLICE_X96Y35         FDRE                                         r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[56]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.518     3.609 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[56]_i_2_psdsp_2/Q
                         net (fo=2, routed)           0.789     4.398    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff1_reg__1_n_101
    SLICE_X95Y35         LUT3 (Prop_lut3_I0_O)        0.154     4.552 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[56]_i_2/O
                         net (fo=2, routed)           0.688     5.240    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff1_reg__1_3[3]
    SLICE_X95Y35         LUT4 (Prop_lut4_I3_O)        0.327     5.567 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[56]_i_6/O
                         net (fo=1, routed)           0.000     5.567    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111_n_766
    SLICE_X95Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.968 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.968    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[56]_i_1_n_0
    SLICE_X95Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.082 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.082    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[60]_i_1_n_0
    SLICE_X95Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.196 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.196    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[64]_i_1_n_0
    SLICE_X95Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.310 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[66]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.310    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[66]_i_1_n_0
    SLICE_X95Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.424 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[74]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.424    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[74]_i_6_n_0
    SLICE_X95Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[78]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.538    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[78]_i_6_n_0
    SLICE_X95Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[82]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.652    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[82]_i_6_n_0
    SLICE_X95Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.766 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[86]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.766    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[86]_i_7_n_0
    SLICE_X95Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[90]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.880    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[90]_i_10_n_0
    SLICE_X95Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[94]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.994    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[94]_i_10_n_0
    SLICE_X95Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[98]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.108    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[98]_i_2_0[0]
    SLICE_X95Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.336 f  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[129]_i_7/CO[2]
                         net (fo=60, routed)          0.731     8.067    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[129]_i_7_n_1
    SLICE_X97Y46         LUT3 (Prop_lut3_I0_O)        0.338     8.405 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[106]_i_5/O
                         net (fo=2, routed)           0.594     8.999    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff1_reg_7[0]
    SLICE_X97Y47         LUT4 (Prop_lut4_I3_O)        0.332     9.331 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[106]_i_9/O
                         net (fo=1, routed)           0.000     9.331    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111_n_817
    SLICE_X97Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.863 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[106]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[106]_i_1_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[110]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[110]_i_1_n_0
    SLICE_X97Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.091 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[114]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.092    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[114]_i_1_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.206 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[118]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.206    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[118]_i_1_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.320 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[122]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.320    zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[122]_i_1_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.434 r  zturn_i/multivariate_0/inst/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[126]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.434    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[129]_1[0]
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.768 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[129]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.768    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff1_reg__4[128]
    SLICE_X97Y53         FDRE                                         r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.608     9.453    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/ap_clk
    SLICE_X97Y53         FDRE                                         r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[128]/C
                         clock pessimism              0.115     9.568    
                         clock uncertainty           -0.106     9.462    
    SLICE_X97Y53         FDRE (Setup_fdre_C_D)        0.062     9.524    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[128]
  -------------------------------------------------------------------
                         required time                          9.524    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                 -1.244    

Slack (VIOLATED) :        -1.244ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 4.555ns (58.815%)  route 3.190ns (41.185%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 9.548 - 6.666 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.956     3.250    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X97Y124        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y124        FDRE (Prop_fdre_C_Q)         0.456     3.706 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.601     4.307    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X97Y125        LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.366     4.797    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X94Y124        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     5.358 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.572     5.930    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     8.230 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.603     8.833    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X93Y128        LUT3 (Prop_lut3_I1_O)        0.124     8.957 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           1.048    10.005    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X67Y127        LUT5 (Prop_lut5_I3_O)        0.124    10.129 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000    10.129    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X67Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.661 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X67Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.995 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.995    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[5]
    SLICE_X67Y128        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.703     9.548    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X67Y128        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                         clock pessimism              0.247     9.795    
                         clock uncertainty           -0.106     9.689    
    SLICE_X67Y128        FDRE (Setup_fdre_C_D)        0.062     9.751    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]
  -------------------------------------------------------------------
                         required time                          9.751    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                 -1.244    

Slack (VIOLATED) :        -1.223ns  (required time - arrival time)
  Source:                 zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.724ns  (logic 4.534ns (58.703%)  route 3.190ns (41.297%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 9.548 - 6.666 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.956     3.250    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X97Y124        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y124        FDRE (Prop_fdre_C_Q)         0.456     3.706 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.601     4.307    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X97Y125        LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.366     4.797    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X94Y124        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     5.358 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.572     5.930    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     8.230 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.603     8.833    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X93Y128        LUT3 (Prop_lut3_I1_O)        0.124     8.957 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           1.048    10.005    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X67Y127        LUT5 (Prop_lut5_I3_O)        0.124    10.129 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000    10.129    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X67Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.661 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X67Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.974 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.974    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[7]
    SLICE_X67Y128        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.703     9.548    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X67Y128        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.247     9.795    
                         clock uncertainty           -0.106     9.689    
    SLICE_X67Y128        FDRE (Setup_fdre_C_D)        0.062     9.751    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          9.751    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                 -1.223    

Slack (VIOLATED) :        -1.173ns  (required time - arrival time)
  Source:                 zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 4.555ns (59.149%)  route 3.146ns (40.851%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 9.543 - 6.666 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.824     3.118    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X33Y125        FDRE                                         r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDRE (Prop_fdre_C_Q)         0.456     3.574 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.449     4.023    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X32Y125        LUT3 (Prop_lut3_I0_O)        0.124     4.147 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.362     4.509    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X35Y125        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     5.045 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.381     5.427    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     7.733 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.503     9.236    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X54Y119        LUT3 (Prop_lut3_I1_O)        0.124     9.360 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.450     9.810    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X55Y119        LUT5 (Prop_lut5_I3_O)        0.124     9.934 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     9.934    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.466 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.819 r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.819    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[10]
    SLICE_X55Y121        FDRE                                         r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.698     9.543    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X55Y121        FDRE                                         r  zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                         clock pessimism              0.147     9.690    
                         clock uncertainty           -0.106     9.584    
    SLICE_X55Y121        FDRE (Setup_fdre_C_D)        0.062     9.646    zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]
  -------------------------------------------------------------------
                         required time                          9.646    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                 -1.173    

Slack (VIOLATED) :        -1.158ns  (required time - arrival time)
  Source:                 zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 4.557ns (58.890%)  route 3.181ns (41.110%))
  Logic Levels:           21  (CARRY4=17 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 9.470 - 6.666 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.782     3.076    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/ap_clk
    SLICE_X100Y24        FDRE                                         r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y24        FDRE (Prop_fdre_C_Q)         0.518     3.594 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/Q
                         net (fo=2, routed)           0.788     4.382    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff1_reg__1_n_101
    SLICE_X98Y24         LUT3 (Prop_lut3_I0_O)        0.153     4.535 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2/O
                         net (fo=2, routed)           0.679     5.215    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff1_reg__1_3[3]
    SLICE_X98Y24         LUT4 (Prop_lut4_I3_O)        0.331     5.546 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_6/O
                         net (fo=1, routed)           0.000     5.546    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111_n_906
    SLICE_X98Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.922 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.931    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[56]_i_1_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.048 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.048    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[60]_i_1_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.165 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.165    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[64]_i_1_n_0
    SLICE_X98Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.282 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[66]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.282    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[66]_i_1_n_0
    SLICE_X98Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.399 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[74]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.399    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[74]_i_6_n_0
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.516 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[78]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.516    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[78]_i_6_n_0
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.633 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[82]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.633    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[82]_i_6_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.750 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[86]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.750    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[86]_i_7_n_0
    SLICE_X98Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.867 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[90]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.867    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[90]_i_10_n_0
    SLICE_X98Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.984 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[94]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.984    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[94]_i_10_n_0
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[98]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.101    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[98]_i_2_0[0]
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.330 f  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[129]_i_7/CO[2]
                         net (fo=60, routed)          1.059     8.389    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[129]_i_7_n_1
    SLICE_X99Y39         LUT3 (Prop_lut3_I0_O)        0.335     8.724 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[114]_i_5/O
                         net (fo=2, routed)           0.645     9.369    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff1_reg_1[0]
    SLICE_X99Y40         LUT4 (Prop_lut4_I3_O)        0.332     9.701 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[114]_i_9/O
                         net (fo=1, routed)           0.000     9.701    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111_n_889
    SLICE_X99Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.233 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[114]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.233    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[114]_i_1_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[118]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.347    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[118]_i_1_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[122]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.461    zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[122]_i_1_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  zturn_i/multivariate_0/inst/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[126]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.575    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[129]_0[0]
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.814 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[129]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.814    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff1_reg__4[129]
    SLICE_X99Y44         FDRE                                         r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       1.625     9.470    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/ap_clk
    SLICE_X99Y44         FDRE                                         r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[129]/C
                         clock pessimism              0.230     9.700    
                         clock uncertainty           -0.106     9.594    
    SLICE_X99Y44         FDRE (Setup_fdre_C_D)        0.062     9.656    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[129]
  -------------------------------------------------------------------
                         required time                          9.656    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                 -1.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.355ns (76.688%)  route 0.108ns (23.312%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.580     0.916    zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/aclk
    SLICE_X65Y99         FDRE                                         r  zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=9, routed)           0.107     1.164    zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]
    SLICE_X64Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.209 r  zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, routed)           0.000     1.209    zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_2_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.324 r  zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.325    zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.379 r  zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.379    zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/EXP[8]
    SLICE_X64Y100        FDRE                                         r  zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.935     1.301    zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X64Y100        FDRE                                         r  zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105     1.371    zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.366ns (77.229%)  route 0.108ns (22.771%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.580     0.916    zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/aclk
    SLICE_X65Y99         FDRE                                         r  zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=9, routed)           0.107     1.164    zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]
    SLICE_X64Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.209 r  zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, routed)           0.000     1.209    zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_2_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.324 r  zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.325    zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.390 r  zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.390    zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/EXP[10]
    SLICE_X64Y100        FDRE                                         r  zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.935     1.301    zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X64Y100        FDRE                                         r  zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105     1.371    zturn_i/multivariate_0/inst/sitodp_32ns_64_6_no_dsp_1_U51/multivariate_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.659     0.995    zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.170     1.306    zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y99         SRL16E                                       r  zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.844     1.210    zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.252ns (62.621%)  route 0.150ns (37.379%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.557     0.893    zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X44Y50         FDRE                                         r  zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.150     1.184    zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/opt_has_pipe.first_q_reg[24]
    SLICE_X45Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.229 r  zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/CHAIN_GEN[25].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     1.229    zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/sum_rnd2[25]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.295 r  zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.295    zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/q_int[25]
    SLICE_X45Y49         FDRE                                         r  zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.830     1.196    zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X45Y49         FDRE                                         r  zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.105     1.271    zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_34_reg_2751_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_34_reg_2751_pp0_iter65_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.523%)  route 0.207ns (59.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.555     0.891    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X49Y94         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_34_reg_2751_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_34_reg_2751_reg[38]/Q
                         net (fo=1, routed)           0.207     1.239    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_34_reg_2751[38]
    SLICE_X50Y92         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_34_reg_2751_pp0_iter65_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.819     1.185    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X50Y92         FDRE                                         r  zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_34_reg_2751_pp0_iter65_reg_reg[38]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.063     1.213    zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/ret_V_34_reg_2751_pp0_iter65_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.659     0.995    zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.170     1.306    zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y99         SRL16E                                       r  zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.844     1.210    zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    zturn_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.256ns (62.652%)  route 0.153ns (37.348%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.557     0.893    zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X44Y50         FDRE                                         r  zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.153     1.186    zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/opt_has_pipe.first_q_reg[22]_0
    SLICE_X45Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.231 r  zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     1.231    zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/sum_rnd2[23]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.301 r  zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.301    zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/q_int[23]
    SLICE_X45Y49         FDRE                                         r  zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.830     1.196    zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X45Y49         FDRE                                         r  zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.105     1.271    zturn_i/multivariate_0/inst/uitodp_32ns_64_6_no_dsp_1_U50/multivariate_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/multivariate_mul_12s_80ns_90_5_1_Multiplier_8_U/buff1_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/multivariate_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.411%)  route 0.217ns (60.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.559     0.895    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/multivariate_mul_12s_80ns_90_5_1_Multiplier_8_U/ap_clk
    SLICE_X47Y37         FDRE                                         r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/multivariate_mul_12s_80ns_90_5_1_Multiplier_8_U/buff1_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/multivariate_mul_12s_80ns_90_5_1_Multiplier_8_U/buff1_reg[11]__0/Q
                         net (fo=1, routed)           0.217     1.252    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/multivariate_mul_12s_80ns_90_5_1_Multiplier_8_U/buff1_reg[11]__0_n_0
    SLICE_X51Y37         FDRE                                         r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/multivariate_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.821     1.187    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/multivariate_mul_12s_80ns_90_5_1_Multiplier_8_U/ap_clk
    SLICE_X51Y37         FDRE                                         r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/multivariate_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[11]__0/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y37         FDRE (Hold_fdre_C_D)         0.070     1.222    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_12s_80ns_90_5_1_U9/multivariate_mul_12s_80ns_90_5_1_Multiplier_8_U/buff2_reg[11]__0
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.768%)  route 0.205ns (59.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.624     0.960    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X48Y125        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.205     1.306    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/first_q[1]
    SLICE_X51Y126        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.891     1.257    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X51Y126        FDRE                                         r  zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                         clock pessimism             -0.039     1.218    
    SLICE_X51Y126        FDRE (Hold_fdre_C_D)         0.055     1.273    zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln657_reg_2469_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln657_reg_2469_pp0_iter10_reg_reg[15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.592     0.928    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X21Y12         FDRE                                         r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln657_reg_2469_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln657_reg_2469_reg[15]/Q
                         net (fo=1, routed)           0.114     1.183    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln657_reg_2469[15]
    SLICE_X22Y11         SRL16E                                       r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln657_reg_2469_pp0_iter10_reg_reg[15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zturn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zturn_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18681, routed)       0.861     1.227    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/ap_clk
    SLICE_X22Y11         SRL16E                                       r  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln657_reg_2469_pp0_iter10_reg_reg[15]_srl4/CLK
                         clock pessimism             -0.263     0.964    
    SLICE_X22Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.147    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln657_reg_2469_pp0_iter10_reg_reg[15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { zturn_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X0Y12     zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_73ns_6ns_79_5_1_U3/pnq_mul_73ns_6ns_79_5_1_Multiplier_2_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X2Y0      zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_83ns_6ns_89_5_1_U4/multivariate_mul_83ns_6ns_89_5_1_Multiplier_3_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X1Y13     zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_54s_6ns_54_5_1_U1/multivariate_mul_54s_6ns_54_5_1_Multiplier_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X0Y4      zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_83ns_6ns_89_5_1_U4/pnq_mul_83ns_6ns_89_5_1_Multiplier_3_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X2Y31     zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_49ns_44ns_93_5_1_U13/pnq_mul_49ns_44ns_93_5_1_Multiplier_12_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y29     zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_49ns_44ns_93_5_1_U13/pnq_mul_49ns_44ns_93_5_1_Multiplier_12_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X1Y4      zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_71ns_4ns_75_5_1_U2/multivariate_mul_71ns_4ns_75_5_1_Multiplier_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X4Y30     zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_49ns_44ns_93_5_1_U13/pnq_mul_49ns_44ns_93_5_1_Multiplier_12_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X2Y23     zturn_i/pnq_0/inst/grp_pow_generic_double_s_fu_111/mul_77ns_6ns_83_5_1_U8/pnq_mul_77ns_6ns_83_5_1_Multiplier_7_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X4Y39     zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_43ns_36ns_79_3_1_U14/multivariate_mul_43ns_36ns_79_3_1_Multiplier_13_U/buff0_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X58Y15    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/or_ln407_reg_2413_pp0_iter33_reg_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X104Y127  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/Z2_V_reg_2896_pp0_iter76_reg_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X104Y127  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/Z2_V_reg_2896_pp0_iter76_reg_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X104Y127  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/Z2_V_reg_2896_pp0_iter76_reg_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X104Y127  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/Z2_V_reg_2896_pp0_iter76_reg_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X104Y127  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/Z2_V_reg_2896_pp0_iter76_reg_reg[4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X104Y127  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/Z2_V_reg_2896_pp0_iter76_reg_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X104Y127  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/Z2_V_reg_2896_pp0_iter76_reg_reg[6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X104Y127  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/Z2_V_reg_2896_pp0_iter76_reg_reg[7]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         3.333       2.353      SLICE_X58Y15    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/a_2_reg_2532_pp0_iter45_reg_reg[1]_srl22/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X22Y18    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_ln682_reg_2456_pp0_iter10_reg_reg[50]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X22Y18    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_ln682_reg_2456_pp0_iter10_reg_reg[51]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X22Y18    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_ln682_reg_2456_pp0_iter10_reg_reg[52]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X34Y10    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/or_ln407_reg_2413_pp0_iter15_reg_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X58Y10    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/or_ln407_reg_2413_pp0_iter21_reg_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X58Y10    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/or_ln407_reg_2413_pp0_iter27_reg_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X50Y25    zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/or_ln407_reg_2413_pp0_iter45_reg_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X104Y129  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/Z2_V_reg_2896_pp0_iter71_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X104Y129  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/Z2_V_reg_2896_pp0_iter71_reg_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         3.333       2.353      SLICE_X104Y129  zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/Z2_V_reg_2896_pp0_iter71_reg_reg[2]_srl2/CLK



