

================================================================
== Vivado HLS Report for 'PE_wrapper_8_17_s'
================================================================
* Date:           Thu May 27 10:32:09 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40| 0.133 us | 0.133 us |   40|   40|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                     |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_PE_8_17_s_fu_24  |PE_8_17_s  |       39|       39| 0.130 us | 0.130 us |   39|   39|   none  |
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        2|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      5|     3026|     2309|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       69|    -|
|Register             |        -|      -|        4|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      5|     3030|     2380|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------+---------+-------+------+------+-----+
    |       Instance      |   Module  | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------+-----------+---------+-------+------+------+-----+
    |grp_PE_8_17_s_fu_24  |PE_8_17_s  |        0|      5|  3026|  2309|    0|
    +---------------------+-----------+---------+-------+------+------+-----+
    |Total                |           |        0|      5|  3026|  2309|    0|
    +---------------------+-----------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  15|          3|    1|          3|
    |ap_done                   |   9|          2|    1|          2|
    |fifo_L_drain_out_V_write  |   9|          2|    1|          2|
    |fifo_U_tmp_1_in_V_read    |   9|          2|    1|          2|
    |fifo_U_tmp_1_out_V_write  |   9|          2|    1|          2|
    |fifo_V_in_V_read          |   9|          2|    1|          2|
    |fifo_V_out_V_write        |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  69|         15|    7|         15|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  2|   0|    2|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |grp_PE_8_17_s_fu_24_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  4|   0|    4|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  PE_wrapper<8, 17> | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  PE_wrapper<8, 17> | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  PE_wrapper<8, 17> | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  PE_wrapper<8, 17> | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  PE_wrapper<8, 17> | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  PE_wrapper<8, 17> | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  PE_wrapper<8, 17> | return value |
|fifo_V_in_V_dout           |  in |   32|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_in_V_empty_n        |  in |    1|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_in_V_read           | out |    1|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_out_V_din           | out |   32|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_V_out_V_full_n        |  in |    1|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_V_out_V_write         | out |    1|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_U_tmp_1_in_V_dout     |  in |   32|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_in_V_empty_n  |  in |    1|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_in_V_read     | out |    1|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_out_V_din     | out |   32|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_U_tmp_1_out_V_full_n  |  in |    1|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_U_tmp_1_out_V_write   | out |    1|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_L_drain_out_V_din     | out |   32|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
|fifo_L_drain_out_V_full_n  |  in |    1|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
|fifo_L_drain_out_V_write   | out |    1|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

