make[1]: Entering directory `/home/raid7_2/userb10/b10054/DSD/DSD_Final/Src'
vcs Final_tb.v slow_memory.v ../Syn/CHIP_syn.v  -v /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/Verilog/tsmc13.v -full64 -R -debug_access+all +v2k +define+compression \
+define+SDF  +define+SDF_FILE=\"../Syn/CHIP_syn.sdf\" +define+CYCLE=3 +neg_tchk 
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Sat Jun 15 01:21:07 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'Final_tb.v'
Parsing included file '../Extension/Compression/DEADxF625/TestBed_compression.v'.
Back to file 'Final_tb.v'.
Parsing design file 'slow_memory.v'
Parsing design file '../Syn/CHIP_syn.v'
Parsing library file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/Verilog/tsmc13.v'
Top Level Modules:
       Final_tb
TimeScale is 1 ns / 1 ps

Warning-[PCWM-W] Port connection width mismatch
Final_tb.v, 192
"TestBed testbed( .clk (clk),  .rst (rst_n),  .addr (DCACHE_addr),  .data (DCACHE_wdata),  .wen (DCACHE_wen),  .PC (PC),  .error_num (error_num),  .duration (duration),  .finish (finish));"
  The following 9-bit expression is connected to 8-bit port "error_num" of 
  module "TestBed", instance "testbed".
  Expression: error_num
  Instantiated module defined at: 
  "../Extension/Compression/DEADxF625/TestBed_compression.v", 7
  Use +lint=PCWM for more details.


   ***   $sdf_annotate() version 1.2R
   ***    SDF file: "../Syn/CHIP_syn.sdf"
   ***    Annotation scope: Final_tb.chip0
   ***    No MTM selection argument specified
   ***    No SCALE FACTORS argument specified
   ***    No SCALE TYPE argument specified
   ***    MTM selection defaulted to "TOOL_CONTROL":
               (+typdelays compiled, TYPICAL delays selected)
   ***    SCALE FACTORS defaulted to "1.0:1.0:1.0":
   ***    SCALE TYPE defaulted to: "FROM_MTM"
   ***    Turnoff delay: "FROM_FILE"
   ***    Approximation (mipd) policy: "MAXIMUM"

   ***    SDF annotation begin: Sat Jun 15 01:21:10 2024


SDF Info: +pulse_r/100, +pulse_e/100 in effect

Warning-[SDFCOM_SWC] Simple Wire Connection
../Syn/CHIP_syn.sdf, 38783
module: NAND2X8, "instance: Final_tb.chip0.U15380"
  SDF Warning: The path from U15380.Y to \i_RISCV/mul_inst .U290.AN doesn't 
  have a simple wire connection, delay will still be annotated.


          Total errors: 0
          Total warnings: 1
   ***    SDF annotation completed: Sat Jun 15 01:21:10 2024


Starting vcs inline pass...
165 modules and 3 UDPs read.
recompiling module TestBed
recompiling module Final_tb
Both modules done.
	However, due to incremental compilation, only 2 modules need to be compiled. 
make[2]: Entering directory `/home/raid7_2/userb10/b10054/DSD/DSD_Final/Src/csrc'
make[2]: Warning: File `filelist.cu' has modification time 174 s in the future
make[3]: Warning: File `filelist.cu' has modification time 174 s in the future
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
make[3]: warning:  Clock skew detected.  Your build may be incomplete.
make[3]: Warning: File `filelist.cu' has modification time 174 s in the future
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
make[3]: warning:  Clock skew detected.  Your build may be incomplete.
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/cad/synopsys/vcs/2022.06/linux64/lib -L/usr/cad/synopsys/vcs/2022.06/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _25238_archive_1.so _prev_archive_1.so _cuarc0.so objs/udps/U7Vwg.o objs/udps/CjLsY.o objs/udps/exIG1.o  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o /usr/cad/synopsys/verdi/2022.06//share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[2]: warning:  Clock skew detected.  Your build may be incomplete.
make[2]: Leaving directory `/home/raid7_2/userb10/b10054/DSD/DSD_Final/Src/csrc'
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Jun 15 01:21 2024
Doing SDF annotation ...... Done
-----------------------------------------------------

START!!! Simulation Start .....

CYCLE TIME is           3 ns

-----------------------------------------------------

*Verdi* Loading libsscore_vcs202206.so
FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'Final.fsdb'
*Verdi* : Begin traversing the scope (Final_tb), layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
-----------------------------------------------------

CACHE Informations: 

DCache Stalled Cycles: read          z, write          z

ICache Read Miss Rate: -nan%

ICache Stalled Cycles: read          z, write          z

-----------------------------------------------------

Branch Prediction Informations: 

Total prediction:          z

Prediction Correct:          x

Prediction Wrong:          z

Prediction Correct Rate: -nan%

-----------------------------------------------------

--------------------------- Simulation FINISH !!---------------------------
============================================================================

 \(^o^)/ CONGRATULATIONS!!  The simulation result is PASS!!!

============================================================================
$finish called from file "Final_tb.v", line 320.
$finish at simulation time              1795500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1795500 ps
CPU Time:      2.230 seconds;       Data structure size:   6.0Mb
Sat Jun 15 01:21:20 2024
CPU time: 5.328 seconds to compile + 1.844 seconds to elab + .928 seconds to link + 2.279 seconds in simulation
# ncverilog Final_tb.v slow_memory.v ../Syn/CHIP_syn.v  -v /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/Verilog/tsmc13.v +access+wrc +v2k +define+compression \
# +define+SDF  +define+SDF_FILE=\"../Syn/CHIP_syn.sdf\" +define+CYCLE=3 +neg_tchk
make[1]: Leaving directory `/home/raid7_2/userb10/b10054/DSD/DSD_Final/Src'
