$date
   Sat Sep 13 13:31:07 2025
$end

$version
  2023.2
  $dumpfile ("freq_divider_tb.vcd") 
$end

$timescale
  1ps
$end

$scope module freq_divider_tb $end
$var reg 1 ! clk_in $end
$var reg 1 " rst $end
$var wire 1 # clk_out $end
$scope module uut $end
$var wire 1 $ clk_in $end
$var wire 1 % rst $end
$var reg 1 & clk_out $end
$var integer 32 ' counter [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
1"
0#
0$
1%
0&
b0 '
$end

#5000
1!
1$

#10000
0!
0$

#15000
1!
1$

#20000
0!
0"
0$
0%

#25000
1!
1$
b1 '

#30000
0!
0$

#35000
1!
1$
b10 '

#40000
0!
0$

#45000
1!
1$
b11 '

#50000
0!
0$

#55000
1!
1$
b100 '

#60000
0!
0$

#65000
1!
1#
1$
1&
b0 '

#70000
0!
0$

#75000
1!
1$
b1 '

#80000
0!
0$

#85000
1!
1$
b10 '

#90000
0!
0$

#95000
1!
1$
b11 '

#100000
0!
0$

#105000
1!
1$
b100 '

#110000
0!
0$

#115000
1!
0#
1$
0&
b0 '

#120000
0!
0$

#125000
1!
1$
b1 '

#130000
0!
0$

#135000
1!
1$
b10 '

#140000
0!
0$

#145000
1!
1$
b11 '

#150000
0!
0$

#155000
1!
1$
b100 '

#160000
0!
0$

#165000
1!
1#
1$
1&
b0 '

#170000
0!
0$

#175000
1!
1$
b1 '

#180000
0!
0$

#185000
1!
1$
b10 '

#190000
0!
0$

#195000
1!
1$
b11 '

#200000
0!
0$

#205000
1!
1$
b100 '

#210000
0!
0$

#215000
1!
0#
1$
0&
b0 '

#220000
0!
1"
0$
1%

#225000
1!
1$

#230000
0!
0$

#235000
1!
1$

#240000
0!
0"
0$
0%

#245000
1!
1$
b1 '

#250000
0!
0$

#255000
1!
1$
b10 '

#260000
0!
0$

#265000
1!
1$
b11 '

#270000
0!
0$

#275000
1!
1$
b100 '

#280000
0!
0$

#285000
1!
1#
1$
1&
b0 '

#290000
0!
0$

#295000
1!
1$
b1 '

#300000
0!
0$

#305000
1!
1$
b10 '

#310000
0!
0$

#315000
1!
1$
b11 '

#320000
0!
0$

#325000
1!
1$
b100 '

#330000
0!
0$

#335000
1!
0#
1$
0&
b0 '

#340000
0!
0$

#345000
1!
1$
b1 '

#350000
0!
0$

#355000
1!
1$
b10 '

#360000
0!
0$

#365000
1!
1$
b11 '

#370000
0!
0$

#375000
1!
1$
b100 '

#380000
0!
0$

#385000
1!
1#
1$
1&
b0 '

#390000
0!
0$

#395000
1!
1$
b1 '

#400000
0!
0$

#405000
1!
1$
b10 '

#410000
0!
0$

#415000
1!
1$
b11 '

#420000
0!
0$

#425000
1!
1$
b100 '

#430000
0!
0$

#435000
1!
0#
1$
0&
b0 '
