Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto f99f8762203c42939d9ebf5ee43a9ddc --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simple_tb_behav xil_defaultlib.simple_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 45 into mem is out of bounds [/home/in_ankith/project/project_supreme_phase3/project_supreme_phase3.srcs/sources_1/new/ak_mem_access.sv:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/in_ankith/project/project_supreme_phase3/project_supreme_phase3.srcs/sources_1/new/ak_mem_access.sv" Line 1. Module aim doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/in_ankith/project/project_supreme_phase3/project_supreme_phase3.srcs/sources_1/new/ak_inst_execute.sv" Line 24. Module akie doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_13.pkg_addsub
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.aim
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity div_gen_v5_1_13.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_13.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_13.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_13.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_13.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_13.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_13.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_13.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=64,depth=64,...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=64,depth=6...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module blk_mem_gen_v8_4_1.beh_vlog_ff_clr_v8_4(INIT=1'b0)
Compiling module blk_mem_gen_v8_4_1.beh_vlog_ff_pre_v8_4(INIT=1'b1)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b111101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_1.write_netlist_v8_4_default
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_1.beh_vlog_ff_ce_clr_v8_4(INIT=1'b...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_1.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_1.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.akie
Compiling module xil_defaultlib.top_file
Compiling module xil_defaultlib.simple_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_tb_behav
