Analysis & Synthesis report for test_single_channel_generic_reframer_w_8b10b_decode
Sun Feb 19 18:31:07 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Protected by Synthesis
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst
 13. Source assignments for single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst
 14. Parameter Settings for User Entity Instance: Top-level Entity: |test_single_channel_generic_reframer_w_8b10b_decode
 15. Parameter Settings for User Entity Instance: Serial_Markov_Sequence_Generator:Markov_PN15_Serial_gen_inst
 16. Parameter Settings for User Entity Instance: encode_lower_bits_of_frame_with_8b_10b_generic:encode_lower_bits_of_frame_with_8b_10b_generic_inst
 17. Parameter Settings for User Entity Instance: data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst
 18. Parameter Settings for User Entity Instance: single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst
 19. Parameter Settings for User Entity Instance: single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst
 20. Parameter Settings for User Entity Instance: single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst
 21. Parameter Settings for User Entity Instance: single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst
 22. Parameter Settings for User Entity Instance: single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst
 23. Parameter Settings for User Entity Instance: single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|controlled_parallelize_input_data:controlled_parallelize_input_data_inst
 24. Port Connectivity Checks: "single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst"
 25. Port Connectivity Checks: "single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst"
 26. Port Connectivity Checks: "single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst"
 27. Port Connectivity Checks: "Serial_Markov_Sequence_Generator:Markov_PN15_Serial_gen_inst"
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                             ;
+------------------------------------+-----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 19 18:31:07 2017               ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition        ;
; Revision Name                      ; test_single_channel_generic_reframer_w_8b10b_decode ;
; Top-level Entity Name              ; test_single_channel_generic_reframer_w_8b10b_decode ;
; Family                             ; Cyclone III                                         ;
; Total logic elements               ; 484                                                 ;
;     Total combinational functions  ; 385                                                 ;
;     Dedicated logic registers      ; 291                                                 ;
; Total registers                    ; 291                                                 ;
; Total pins                         ; 300                                                 ;
; Total virtual pins                 ; 0                                                   ;
; Total memory bits                  ; 0                                                   ;
; Embedded Multiplier 9-bit elements ; 0                                                   ;
; Total PLLs                         ; 0                                                   ;
+------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                                            ;
+--------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+
; Option                                                       ; Setting                                             ; Default Value                                       ;
+--------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+
; Top-level entity name                                        ; test_single_channel_generic_reframer_w_8b10b_decode ; test_single_channel_generic_reframer_w_8b10b_decode ;
; Family name                                                  ; Cyclone III                                         ; Stratix II                                          ;
; Verilog Show LMF Mapping Messages                            ; Off                                                 ;                                                     ;
; Verilog Version                                              ; SystemVerilog_2005                                  ; Verilog_2001                                        ;
; Optimization Technique                                       ; Speed                                               ; Balanced                                            ;
; Use Generated Physical Constraints File                      ; Off                                                 ;                                                     ;
; Use smart compilation                                        ; Off                                                 ; Off                                                 ;
; Restructure Multiplexers                                     ; Auto                                                ; Auto                                                ;
; Create Debugging Nodes for IP Cores                          ; Off                                                 ; Off                                                 ;
; Preserve fewer node names                                    ; On                                                  ; On                                                  ;
; Disable OpenCore Plus hardware evaluation                    ; Off                                                 ; Off                                                 ;
; VHDL Version                                                 ; VHDL93                                              ; VHDL93                                              ;
; State Machine Processing                                     ; Auto                                                ; Auto                                                ;
; Safe State Machine                                           ; Off                                                 ; Off                                                 ;
; Extract Verilog State Machines                               ; On                                                  ; On                                                  ;
; Extract VHDL State Machines                                  ; On                                                  ; On                                                  ;
; Ignore Verilog initial constructs                            ; Off                                                 ; Off                                                 ;
; Iteration limit for constant Verilog loops                   ; 5000                                                ; 5000                                                ;
; Iteration limit for non-constant Verilog loops               ; 250                                                 ; 250                                                 ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                                                  ; On                                                  ;
; Parallel Synthesis                                           ; Off                                                 ; Off                                                 ;
; DSP Block Balancing                                          ; Auto                                                ; Auto                                                ;
; NOT Gate Push-Back                                           ; On                                                  ; On                                                  ;
; Power-Up Don't Care                                          ; On                                                  ; On                                                  ;
; Remove Redundant Logic Cells                                 ; Off                                                 ; Off                                                 ;
; Remove Duplicate Registers                                   ; On                                                  ; On                                                  ;
; Ignore CARRY Buffers                                         ; Off                                                 ; Off                                                 ;
; Ignore CASCADE Buffers                                       ; Off                                                 ; Off                                                 ;
; Ignore GLOBAL Buffers                                        ; Off                                                 ; Off                                                 ;
; Ignore ROW GLOBAL Buffers                                    ; Off                                                 ; Off                                                 ;
; Ignore LCELL Buffers                                         ; Off                                                 ; Off                                                 ;
; Ignore SOFT Buffers                                          ; On                                                  ; On                                                  ;
; Limit AHDL Integers to 32 Bits                               ; Off                                                 ; Off                                                 ;
; Carry Chain Length                                           ; 70                                                  ; 70                                                  ;
; Auto Carry Chains                                            ; On                                                  ; On                                                  ;
; Auto Open-Drain Pins                                         ; On                                                  ; On                                                  ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                                                 ; Off                                                 ;
; Auto ROM Replacement                                         ; On                                                  ; On                                                  ;
; Auto RAM Replacement                                         ; On                                                  ; On                                                  ;
; Auto DSP Block Replacement                                   ; On                                                  ; On                                                  ;
; Auto Shift Register Replacement                              ; Auto                                                ; Auto                                                ;
; Auto Clock Enable Replacement                                ; On                                                  ; On                                                  ;
; Strict RAM Replacement                                       ; Off                                                 ; Off                                                 ;
; Allow Synchronous Control Signals                            ; On                                                  ; On                                                  ;
; Force Use of Synchronous Clear Signals                       ; Off                                                 ; Off                                                 ;
; Auto RAM Block Balancing                                     ; On                                                  ; On                                                  ;
; Auto RAM to Logic Cell Conversion                            ; Off                                                 ; Off                                                 ;
; Auto Resource Sharing                                        ; Off                                                 ; Off                                                 ;
; Allow Any RAM Size For Recognition                           ; Off                                                 ; Off                                                 ;
; Allow Any ROM Size For Recognition                           ; Off                                                 ; Off                                                 ;
; Allow Any Shift Register Size For Recognition                ; Off                                                 ; Off                                                 ;
; Use LogicLock Constraints during Resource Balancing          ; On                                                  ; On                                                  ;
; Ignore translate_off and synthesis_off directives            ; Off                                                 ; Off                                                 ;
; Timing-Driven Synthesis                                      ; Off                                                 ; Off                                                 ;
; Show Parameter Settings Tables in Synthesis Report           ; On                                                  ; On                                                  ;
; Ignore Maximum Fan-Out Assignments                           ; Off                                                 ; Off                                                 ;
; Synchronization Register Chain Length                        ; 2                                                   ; 2                                                   ;
; PowerPlay Power Optimization                                 ; Normal compilation                                  ; Normal compilation                                  ;
; HDL message level                                            ; Level2                                              ; Level2                                              ;
; Suppress Register Optimization Related Messages              ; Off                                                 ; Off                                                 ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                                                 ; 100                                                 ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                                                 ; 100                                                 ;
; Clock MUX Protection                                         ; On                                                  ; On                                                  ;
; Auto Gated Clock Conversion                                  ; Off                                                 ; Off                                                 ;
; Block Design Naming                                          ; Auto                                                ; Auto                                                ;
; SDC constraint protection                                    ; Off                                                 ; Off                                                 ;
; Synthesis Effort                                             ; Auto                                                ; Auto                                                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                                                  ; On                                                  ;
; Analysis & Synthesis Message Level                           ; Medium                                              ; Medium                                              ;
+--------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+---------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                     ;
+---------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; ../rtl/single_8b10b_rx_w_parallelizer.v                 ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.max10_devkit_testbed/tsbs/common_rtl_library/tsb/ip/rtl/single_8b10b_rx_w_parallelizer.v                      ;
; ../rtl/controlled_parallelize_input_data.v              ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.max10_devkit_testbed/tsbs/common_rtl_library/tsb/ip/rtl/controlled_parallelize_input_data.v                   ;
; ../rtl/Serial_Markov_Sequence_Generator.v               ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.max10_devkit_testbed/tsbs/common_rtl_library/tsb/ip/rtl/Serial_Markov_Sequence_Generator.v                    ;
; ../rtl/encode_lower_bits_of_frame_with_8b_10b_generic.v ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.max10_devkit_testbed/tsbs/common_rtl_library/tsb/ip/rtl/encode_lower_bits_of_frame_with_8b_10b_generic.v      ;
; test_single_channel_generic_reframer_w_8b10b_decode.v   ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.max10_devkit_testbed/tsbs/common_rtl_library/tsb/ip/rtl/test_single_channel_generic_reframer_w_8b10b_decode.v ;
; encoder_8b10b.v                                         ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.max10_devkit_testbed/tsbs/common_rtl_library/tsb/ip/rtl/encoder_8b10b.v                                       ;
; data_chooser_according_to_frame_position.v              ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.max10_devkit_testbed/tsbs/common_rtl_library/tsb/ip/rtl/data_chooser_according_to_frame_position.v            ;
; single_channel_generic_reframer_w_8b10b_decode.v        ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.max10_devkit_testbed/tsbs/common_rtl_library/tsb/ip/rtl/single_channel_generic_reframer_w_8b10b_decode.v      ;
; decode_lower_10_bits_of_frame_with_8b_10b_generic.v     ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.max10_devkit_testbed/tsbs/common_rtl_library/tsb/ip/rtl/decode_lower_10_bits_of_frame_with_8b_10b_generic.v   ;
; decoder_8b10b.v                                         ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.max10_devkit_testbed/tsbs/common_rtl_library/tsb/ip/rtl/decoder_8b10b.v                                       ;
; wait_and_check_for_lock_and_scan.v                      ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.max10_devkit_testbed/tsbs/common_rtl_library/tsb/ip/rtl/wait_and_check_for_lock_and_scan.v                    ;
+---------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 484             ;
;                                             ;                 ;
; Total combinational functions               ; 385             ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 133             ;
;     -- 3 input functions                    ; 170             ;
;     -- <=2 input functions                  ; 82              ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 323             ;
;     -- arithmetic mode                      ; 62              ;
;                                             ;                 ;
; Total registers                             ; 291             ;
;     -- Dedicated logic registers            ; 291             ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 300             ;
; Maximum fan-out node                        ; frame_clk~input ;
; Maximum fan-out                             ; 291             ;
; Total fan-out                               ; 2556            ;
; Average fan-out                             ; 2.00            ;
+---------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Library Name ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |test_single_channel_generic_reframer_w_8b10b_decode                                                        ; 385 (25)          ; 291 (37)     ; 0           ; 0            ; 0       ; 0         ; 300  ; 0            ; |test_single_channel_generic_reframer_w_8b10b_decode                                                                                                                                                                                                                                                                                                         ; work         ;
;    |Serial_Markov_Sequence_Generator:Markov_PN15_Serial_gen_inst|                                           ; 6 (6)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_single_channel_generic_reframer_w_8b10b_decode|Serial_Markov_Sequence_Generator:Markov_PN15_Serial_gen_inst                                                                                                                                                                                                                                            ; work         ;
;    |data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|                 ; 40 (40)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_single_channel_generic_reframer_w_8b10b_decode|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst                                                                                                                                                                                                                  ; work         ;
;    |encode_lower_bits_of_frame_with_8b_10b_generic:encode_lower_bits_of_frame_with_8b_10b_generic_inst|     ; 51 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_single_channel_generic_reframer_w_8b10b_decode|encode_lower_bits_of_frame_with_8b_10b_generic:encode_lower_bits_of_frame_with_8b_10b_generic_inst                                                                                                                                                                                                      ; work         ;
;       |encoder_8b10b:encoder_8b10b_inst|                                                                    ; 51 (51)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_single_channel_generic_reframer_w_8b10b_decode|encode_lower_bits_of_frame_with_8b_10b_generic:encode_lower_bits_of_frame_with_8b_10b_generic_inst|encoder_8b10b:encoder_8b10b_inst                                                                                                                                                                     ; work         ;
;    |single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|                                     ; 263 (0)           ; 199 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_single_channel_generic_reframer_w_8b10b_decode|single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst                                                                                                                                                                                                                                      ; work         ;
;       |controlled_parallelize_input_data:controlled_parallelize_input_data_inst|                            ; 42 (42)           ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_single_channel_generic_reframer_w_8b10b_decode|single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|controlled_parallelize_input_data:controlled_parallelize_input_data_inst                                                                                                                                                             ; work         ;
;       |single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|  ; 221 (50)          ; 107 (59)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_single_channel_generic_reframer_w_8b10b_decode|single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst                                                                                                                                   ; work         ;
;          |data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|           ; 40 (40)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_single_channel_generic_reframer_w_8b10b_decode|single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst                                            ; work         ;
;          |decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst| ; 78 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_single_channel_generic_reframer_w_8b10b_decode|single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst                                  ; work         ;
;             |decoder_8b10b:decoder_8b10b_inst|                                                              ; 78 (78)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_single_channel_generic_reframer_w_8b10b_decode|single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst ; work         ;
;          |wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst|                           ; 53 (53)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_single_channel_generic_reframer_w_8b10b_decode|single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst                                                            ; work         ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[0] ; yes                                                              ; yes                                        ;
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[1] ; yes                                                              ; yes                                        ;
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[2] ; yes                                                              ; yes                                        ;
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[3] ; yes                                                              ; yes                                        ;
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[4] ; yes                                                              ; yes                                        ;
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[5] ; yes                                                              ; yes                                        ;
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[6] ; yes                                                              ; yes                                        ;
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[7] ; yes                                                              ; yes                                        ;
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[8] ; yes                                                              ; yes                                        ;
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[9] ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[0]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[1]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[2]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[3]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[4]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[5]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[6]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[7]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[8]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[9]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                                                                                                               ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst|state[3,8..15]                                                 ; Stuck at GND due to stuck port data_in ;
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|pipeline_delay_of_uncoded_bits[0..1] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 11                                                                                                                                                                                                                                                                      ;                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 291   ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 55    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 60    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                  ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|coding_err ; 2       ;
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|derr78     ; 1       ;
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|derr56     ; 1       ;
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|derr12     ; 1       ;
; single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|derr34     ; 1       ;
; Total number of inverted registers = 5                                                                                                                                                                                                                                                                             ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test_single_channel_generic_reframer_w_8b10b_decode|single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|controlled_parallelize_input_data:controlled_parallelize_input_data_inst|current_byte_enable[2]                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test_single_channel_generic_reframer_w_8b10b_decode|single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst|scan_counter[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_single_channel_generic_reframer_w_8b10b_decode|single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|Mux9 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_single_channel_generic_reframer_w_8b10b_decode|single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|Mux9 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_single_channel_generic_reframer_w_8b10b_decode|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|Mux9                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_single_channel_generic_reframer_w_8b10b_decode|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|Mux9                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[9]                                   ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[8]                                   ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[7]                                   ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[6]                                   ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[5]                                   ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[4]                                   ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[3]                                   ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[2]                                   ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[1]                                   ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[0]                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[9]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[8]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[7]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[6]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[5]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[4]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[3]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[2]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[1]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[0]                                                                                                                                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |test_single_channel_generic_reframer_w_8b10b_decode ;
+-----------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                    ; Value ; Type                                                                    ;
+-----------------------------------+-------+-------------------------------------------------------------------------+
; lock_wait_counter_bits            ; 9     ; Signed Integer                                                          ;
; num_bits_in_raw_frame             ; 8     ; Signed Integer                                                          ;
; num_bits_in_coded_frame           ; 10    ; Signed Integer                                                          ;
; output_data_parallelization_ratio ; 4     ; Signed Integer                                                          ;
; valid_output_word_counter_bits    ; 32    ; Signed Integer                                                          ;
; control_code_counter_numbits      ; 16    ; Signed Integer                                                          ;
; insert_control_code_every         ; 9     ; Signed Integer                                                          ;
+-----------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Serial_Markov_Sequence_Generator:Markov_PN15_Serial_gen_inst ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; LFSR_LENGTH    ; 15    ; Signed Integer                                                                   ;
; lfsr_init_val  ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: encode_lower_bits_of_frame_with_8b_10b_generic:encode_lower_bits_of_frame_with_8b_10b_generic_inst ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; input_frame_length  ; 8     ; Signed Integer                                                                                                    ;
; output_frame_length ; 10    ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------+
; numbits_dataout ; 10    ; Signed Integer                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst ;
+-----------------------------------+-------+---------------------------------------------------------------------+
; Parameter Name                    ; Value ; Type                                                                ;
+-----------------------------------+-------+---------------------------------------------------------------------+
; lock_wait_counter_bits            ; 9     ; Signed Integer                                                      ;
; num_bits_in_raw_frame             ; 8     ; Signed Integer                                                      ;
; num_bits_in_coded_frame           ; 10    ; Signed Integer                                                      ;
; output_data_parallelization_ratio ; 4     ; Signed Integer                                                      ;
; valid_output_word_counter_bits    ; 32    ; Signed Integer                                                      ;
+-----------------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                              ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lock_wait_counter_bits ; 9     ; Signed Integer                                                                                                                                                                    ;
; numbits_datain         ; 10    ; Signed Integer                                                                                                                                                                    ;
; numbits_dataout        ; 8     ; Signed Integer                                                                                                                                                                    ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; numbits_dataout ; 10    ; Signed Integer                                                                                                                                                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input_frame_length  ; 10    ; Signed Integer                                                                                                                                                                                                                                                                        ;
; output_frame_length ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wait_counter_bits ; 9     ; Signed Integer                                                                                                                                                                                                                                                ;
; scan_counter_bits ; 4     ; Signed Integer                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|controlled_parallelize_input_data:controlled_parallelize_input_data_inst ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; parallelization_ratio          ; 4     ; Signed Integer                                                                                                                                  ;
; num_input_data_bits            ; 8     ; Signed Integer                                                                                                                                  ;
; valid_output_word_counter_bits ; 32    ; Signed Integer                                                                                                                                  ;
; num_output_data_bits           ; 32    ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state                 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (4 bits) it drives; bit(s) "state[15..4]" have no fanouts                                                                                                   ;
; max_scan_offset       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                           ;
; max_scan_offset[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; max_scan_offset[3]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                 ;
; max_scan_offset[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                 ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst" ;
+--------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                                                                                                                                                       ;
+--------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pipeline_delay_of_uncoded_bits ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (2 bits) it drives; bit(s) "pipeline_delay_of_uncoded_bits[7..2]" have no fanouts                                                                                             ;
+--------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst"                                   ;
+----------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                   ; Type   ; Severity ; Details                                                                                                                                                                ;
+----------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; decoder_pipeline_delay_of_uncoded_bits ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (10 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
; raw_data_out                           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; raw_decoder_control_character_detected ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+----------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Serial_Markov_Sequence_Generator:Markov_PN15_Serial_gen_inst"                                                                                         ;
+----------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                                                                   ;
+----------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; LFSR_Transition_Matrix[210..209] ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[223..211] ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; LFSR_Transition_Matrix[208..194] ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; LFSR_Transition_Matrix[192..178] ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; LFSR_Transition_Matrix[176..162] ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; LFSR_Transition_Matrix[160..146] ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; LFSR_Transition_Matrix[144..130] ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; LFSR_Transition_Matrix[128..114] ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; LFSR_Transition_Matrix[112..98]  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; LFSR_Transition_Matrix[96..82]   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; LFSR_Transition_Matrix[80..66]   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; LFSR_Transition_Matrix[64..50]   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; LFSR_Transition_Matrix[48..34]   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; LFSR_Transition_Matrix[32..18]   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; LFSR_Transition_Matrix[16..2]    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; LFSR_Transition_Matrix[224]      ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[193]      ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[177]      ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[161]      ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[145]      ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[129]      ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[113]      ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[97]       ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[81]       ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[65]       ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[49]       ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[33]       ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[17]       ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[1]        ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; LFSR_Transition_Matrix[0]        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; lfsr                             ; Output ; Warning  ; Output or bidir port (15 bits) is wider than the port expression (8 bits) it drives; bit(s) "lfsr[14..8]" have no fanouts ;
; reset                            ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; serial_output                    ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; reverse_serial_output            ; Input  ; Info     ; Explicitly unconnected                                                                                                    ;
+----------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Feb 19 18:31:02 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_single_channel_generic_reframer_w_8b10b_decode -c test_single_channel_generic_reframer_w_8b10b_decode
Info: Found 1 design units, including 1 entities, in source file ../rtl/single_8b10b_rx_w_parallelizer.v
    Info: Found entity 1: single_8b10b_rx_w_parallelizer
Info: Found 1 design units, including 1 entities, in source file ../rtl/controlled_parallelize_input_data.v
    Info: Found entity 1: controlled_parallelize_input_data
Info: Found 1 design units, including 1 entities, in source file ../rtl/decode_lower_10_bits_of_frame_with_8b_10b.v
    Info: Found entity 1: decode_lower_10_bits_of_frame_with_8b_10b
Info: Found 1 design units, including 1 entities, in source file ../rtl/Serial_Markov_Sequence_Generator.v
    Info: Found entity 1: Serial_Markov_Sequence_Generator
Info: Found 1 design units, including 1 entities, in source file ../rtl/encode_lower_bits_of_frame_with_8b_10b_generic.v
    Info: Found entity 1: encode_lower_bits_of_frame_with_8b_10b_generic
Warning: Using design file ../rtl/test_single_channel_generic_reframer_w_8b10b_decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: test_single_channel_generic_reframer_w_8b10b_decode
Info: Elaborating entity "test_single_channel_generic_reframer_w_8b10b_decode" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at test_single_channel_generic_reframer_w_8b10b_decode.v(128): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at test_single_channel_generic_reframer_w_8b10b_decode.v(168): truncated value with size 30 to match size of target (20)
Info: Elaborating entity "Serial_Markov_Sequence_Generator" for hierarchy "Serial_Markov_Sequence_Generator:Markov_PN15_Serial_gen_inst"
Info: Elaborating entity "encode_lower_bits_of_frame_with_8b_10b_generic" for hierarchy "encode_lower_bits_of_frame_with_8b_10b_generic:encode_lower_bits_of_frame_with_8b_10b_generic_inst"
Warning (10230): Verilog HDL assignment warning at encode_lower_bits_of_frame_with_8b_10b_generic.v(47): truncated value with size 18 to match size of target (10)
Warning: Using design file ../rtl/encoder_8b10b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: encoder_8b10b
Info: Elaborating entity "encoder_8b10b" for hierarchy "encode_lower_bits_of_frame_with_8b_10b_generic:encode_lower_bits_of_frame_with_8b_10b_generic_inst|encoder_8b10b:encoder_8b10b_inst"
Warning (10036): Verilog HDL or VHDL warning at encoder_8b10b.v(93): object "illegalk" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at encoder_8b10b.v(112): object "tst" assigned a value but never read
Warning: Using design file ../rtl/data_chooser_according_to_frame_position.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: data_chooser_according_to_frame_position
Info: Elaborating entity "data_chooser_according_to_frame_position" for hierarchy "data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst"
Info: Elaborating entity "single_8b10b_rx_w_parallelizer" for hierarchy "single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst"
Warning: Using design file ../rtl/single_channel_generic_reframer_w_8b10b_decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: single_channel_generic_reframer_w_8b10b_decode
Info: Elaborating entity "single_channel_generic_reframer_w_8b10b_decode" for hierarchy "single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst"
Warning: Using design file ../rtl/decode_lower_10_bits_of_frame_with_8b_10b_generic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: decode_lower_10_bits_of_frame_with_8b_10b_generic
Info: Elaborating entity "decode_lower_10_bits_of_frame_with_8b_10b_generic" for hierarchy "single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst"
Warning (10230): Verilog HDL assignment warning at decode_lower_10_bits_of_frame_with_8b_10b_generic.v(25): truncated value with size 10 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at decode_lower_10_bits_of_frame_with_8b_10b_generic.v(57): truncated value with size 16 to match size of target (8)
Warning: Using design file ../rtl/decoder_8b10b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: decoder_8b10b
Info: Elaborating entity "decoder_8b10b" for hierarchy "single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst"
Warning: Using design file ../rtl/wait_and_check_for_lock_and_scan.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wait_and_check_for_lock_and_scan
Info: Elaborating entity "wait_and_check_for_lock_and_scan" for hierarchy "single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst"
Warning (10230): Verilog HDL assignment warning at wait_and_check_for_lock_and_scan.v(99): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at wait_and_check_for_lock_and_scan.v(115): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "controlled_parallelize_input_data" for hierarchy "single_8b10b_rx_w_parallelizer:single_8b10b_rx_w_parallelizer_inst|controlled_parallelize_input_data:controlled_parallelize_input_data_inst"
Warning (10230): Verilog HDL assignment warning at controlled_parallelize_input_data.v(41): truncated value with size 32 to match size of target (4)
Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "lock_wait_machine_state_num[3]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[0]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[1]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[2]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[3]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[4]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[5]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[6]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[7]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[8]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[9]" is stuck at GND
    Warning (13410): Pin "current_control_character[0]" is stuck at GND
    Warning (13410): Pin "current_control_character[1]" is stuck at GND
    Warning (13410): Pin "current_control_character[2]" is stuck at VCC
    Warning (13410): Pin "current_control_character[3]" is stuck at VCC
    Warning (13410): Pin "current_control_character[4]" is stuck at VCC
    Warning (13410): Pin "current_control_character[5]" is stuck at VCC
    Warning (13410): Pin "current_control_character[6]" is stuck at VCC
    Warning (13410): Pin "current_control_character[7]" is stuck at VCC
Info: Generated suppressed messages file C:/rapidia/rapidia.max10_devkit_testbed/tsbs/common_rtl_library/tsb/ip/sim/test_single_channel_generic_reframer_w_8b10b_decode.map.smsg
Info: Implemented 803 device resources after synthesis - the final resource count might be different
    Info: Implemented 21 input pins
    Info: Implemented 279 output pins
    Info: Implemented 503 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 229 megabytes
    Info: Processing ended: Sun Feb 19 18:31:07 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/rapidia/rapidia.max10_devkit_testbed/tsbs/common_rtl_library/tsb/ip/sim/test_single_channel_generic_reframer_w_8b10b_decode.map.smsg.


