// Seed: 292541625
module module_0;
  function void id_1;
    output id_2;
    if (1) id_2[1] = id_1;
  endfunction : SymbolIdentifier
endmodule
module module_1 (
    input wor id_0
);
  wire  id_2;
  logic id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd17
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wor id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  module_0 modCall_1 ();
  real id_6;
  assign id_5 = -1;
  logic id_7;
  logic [7:0][id_1  ** ""] id_8;
endmodule
