
---------- Begin Simulation Statistics ----------
simSeconds                                   0.049286                       # Number of seconds simulated (Second)
simTicks                                  49286361306                       # Number of ticks simulated (Tick)
finalTick                                7203456370110                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  14259.25                       # Real time elapsed on the host (Second)
hostTickRate                                  3456447                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   71692804                       # Number of bytes of host memory used (Byte)
simInsts                                    790626057                       # Number of instructions simulated (Count)
simOps                                      905202410                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    55447                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      63482                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data     53473682                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         53473682                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data     53473717                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        53473717                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data      6590153                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        6590153                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data      6590166                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       6590166                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data  44094216957                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  44094216957                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data  44094216957                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  44094216957                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::switch_cpus0.data     60063835                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     60063835                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data     60063883                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     60063883                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.109719                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.109719                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.109719                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.109719                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data  6690.924620                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total  6690.924620                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data  6690.911421                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total  6690.911421                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      1650987                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       606305                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs      2.723030                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.unusedPrefetches          10716988                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu0.dcache.writebacks::writebacks       758748                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           758748                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data      1485890                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      1485890                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data      1485890                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      1485890                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data      5104263                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      5104263                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0          147                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers1     11233589                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data      5104276                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total     16338012                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data           36                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total           36                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data  35841362275                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  35841362275                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      4021289                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1  67025260758                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data  35841486763                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 102870768810                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::switch_cpus0.data       921102                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::total       921102                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.084981                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.084981                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.084981                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.272011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data  7021.848654                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total  7021.848654                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 27355.707483                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1  5966.504628                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data  7021.855159                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total  6296.406736                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::switch_cpus0.data 25586.166667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::total 25586.166667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.dcache.replacements              16337727                       # number of replacements (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0          147                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers1     11233589                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::total     11233736                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      4021289                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers1  67025260758                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissLatency::total  67029282047                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 27355.707483                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1  5966.504628                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::total  5966.784518                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.hits::switch_cpus0.data           35                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total           35                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::switch_cpus0.data           13                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total           13                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::switch_cpus0.data       124488                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total       124488                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::switch_cpus0.data           48                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total           48                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::switch_cpus0.data     0.270833                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.270833                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::switch_cpus0.data         9576                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total         9576                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::switch_cpus0.data           13                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total           13                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data     38345563                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       38345563                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data      5498469                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      5498469                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data  37092739320                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  37092739320                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data     43844032                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     43844032                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.125410                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.125410                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data  6746.012266                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total  6746.012266                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::switch_cpus0.data      1023710                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      1023710                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data      4474759                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      4474759                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::switch_cpus0.data           24                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::total           24                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data  31230461535                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  31230461535                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::switch_cpus0.data       921102                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::total       921102                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.102061                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.102061                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data  6979.249952                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total  6979.249952                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 38379.250000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::total 38379.250000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.hits::switch_cpus0.data           35                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.hits::total           35                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.misses::switch_cpus0.data           13                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.misses::total           13                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.accesses::switch_cpus0.data           48                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.accesses::total           48                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.missRate::switch_cpus0.data     0.270833                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.missRate::total     0.270833                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.mshrMisses::switch_cpus0.data           13                       # number of SoftPFExReq MSHR misses (Count)
system.cpu0.dcache.SoftPFExReq.mshrMisses::total           13                       # number of SoftPFExReq MSHR misses (Count)
system.cpu0.dcache.SoftPFExReq.mshrMissLatency::switch_cpus0.data       124488                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFExReq.mshrMissLatency::total       124488                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFExReq.mshrMissRate::switch_cpus0.data     0.270833                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.mshrMissRate::total     0.270833                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus0.data         9576                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.avgMshrMissLatency::total         9576                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::switch_cpus0.data           48                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total           48                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.accesses::switch_cpus0.data           48                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total           48                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data     15128119                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      15128119                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data      1091684                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total      1091684                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data   7001477637                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   7001477637                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data     16219803                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     16219803                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.067306                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.067306                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data  6413.465469                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total  6413.465469                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::switch_cpus0.data       462180                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total       462180                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data       629504                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       629504                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data           12                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total           12                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data   4610900740                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   4610900740                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.038811                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.038811                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data  7324.656777                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total  7324.656777                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.prefetchers0.pfIssued          344                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfIdentified         1962                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfBufferHit         1305                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfSpanPage          198                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.prefetchers1.pfIssued     15804705                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfIdentified     25541392                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfBufferHit      5007860                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfRemovedFull       203572                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfSpanPage       819272                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.996782                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            70382606                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs          16338842                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              4.307686                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0     0.040832                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers1   624.883196                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::switch_cpus0.data   399.072754                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.000040                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers1     0.610237                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.389719                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1022          623                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.occupanciesTaskId::1024          401                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1022::0          431                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1022::1          192                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          222                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          136                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           43                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1022     0.608398                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.391602                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         256593734                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        256593734                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.icache.demandHits::switch_cpus0.inst      5860497                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          5860497                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst      5860497                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         5860497                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst       848470                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total         848470                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst       848470                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total        848470                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst   4657315026                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total   4657315026                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst   4657315026                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total   4657315026                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::switch_cpus0.inst      6708967                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      6708967                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst      6708967                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      6708967                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.126468                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.126468                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.126468                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.126468                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst  5489.074482                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total  5489.074482                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst  5489.074482                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total  5489.074482                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks       848273                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total           848273                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::switch_cpus0.inst          197                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          197                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::switch_cpus0.inst          197                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          197                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst       848273                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total       848273                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst       848273                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total       848273                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst   4649955492                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total   4649955492                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst   4649955492                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total   4649955492                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.126439                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.126439                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.126439                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.126439                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst  5481.673343                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total  5481.673343                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst  5481.673343                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total  5481.673343                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                848273                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst      5860497                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        5860497                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst       848470                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total       848470                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst   4657315026                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total   4657315026                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst      6708967                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      6708967                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.126468                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.126468                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst  5489.074482                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total  5489.074482                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::switch_cpus0.inst          197                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          197                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst       848273                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total       848273                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst   4649955492                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total   4649955492                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.126439                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.126439                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst  5481.673343                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total  5481.673343                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                 503                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             7036261                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs            848776                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs              8.289892                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.occupancies::switch_cpus0.inst          501                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.003906                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.978516                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.982422                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          503                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           37                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          265                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          196                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.982422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          27684141                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         27684141                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.dcache.prefetcher.prefetchers0           74                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.dcache.prefetcher.prefetchers1     11118691                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.inst       847669                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.data      5098056                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.dtb.walker      8349008                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.itb.walker           81                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total        25413579                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.dcache.prefetcher.prefetchers0           74                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.dcache.prefetcher.prefetchers1     11118691                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.inst       847669                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.data      5098056                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.dtb.walker      8349008                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.itb.walker           81                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total       25413579                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.dcache.prefetcher.prefetchers0           73                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.dcache.prefetcher.prefetchers1       114898                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.inst          604                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.data         6014                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.dtb.walker          520                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.itb.walker           28                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total        122137                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.dcache.prefetcher.prefetchers0           73                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.dcache.prefetcher.prefetchers1       114898                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.inst          604                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.data         6014                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.dtb.walker          520                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.itb.walker           28                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total       122137                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.dcache.prefetcher.prefetchers0      3563988                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.dcache.prefetcher.prefetchers1   6923749494                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.inst     64359477                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.data    819173880                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.dtb.walker     64553307                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.itb.walker      2849301                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total   7878249447                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.dcache.prefetcher.prefetchers0      3563988                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.dcache.prefetcher.prefetchers1   6923749494                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.inst     64359477                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.data    819173880                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.dtb.walker     64553307                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.itb.walker      2849301                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total   7878249447                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.dcache.prefetcher.prefetchers0          147                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.dcache.prefetcher.prefetchers1     11233589                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.inst       848273                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.data      5104070                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.dtb.walker      8349528                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.itb.walker          109                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total     25535716                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.dcache.prefetcher.prefetchers0          147                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.dcache.prefetcher.prefetchers1     11233589                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.inst       848273                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.data      5104070                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.dtb.walker      8349528                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.itb.walker          109                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total     25535716                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.dcache.prefetcher.prefetchers0     0.496599                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.dcache.prefetcher.prefetchers1     0.010228                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.inst     0.000712                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.data     0.001178                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.dtb.walker     0.000062                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.itb.walker     0.256881                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.004783                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.dcache.prefetcher.prefetchers0     0.496599                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.dcache.prefetcher.prefetchers1     0.010228                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.inst     0.000712                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.data     0.001178                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.dtb.walker     0.000062                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.itb.walker     0.256881                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.004783                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 48821.753425                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 60259.965308                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.inst 106555.425497                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.data 136211.153974                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 124140.975000                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.itb.walker 101760.750000                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 64503.381015                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 48821.753425                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 60259.965308                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.inst 106555.425497                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.data 136211.153974                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 124140.975000                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.itb.walker 101760.750000                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 64503.381015                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs        29990                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs          529                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs    56.691871                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.unusedPrefetches              616                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu0.l2cache.writebacks::writebacks        54377                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total           54377                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrHits::cpu0.dcache.prefetcher.prefetchers1          590                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::switch_cpus0.data            5                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::total          595                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::cpu0.dcache.prefetcher.prefetchers1          590                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::switch_cpus0.data            5                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::total          595                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers0           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers1       114308                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.inst          604                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.data         6009                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.dtb.walker          520                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.itb.walker           28                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total       121542                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0           73                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers1       114308                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers0       134309                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers1           25                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.inst          604                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.data         6009                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.dtb.walker          520                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.itb.walker           28                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total       255876                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::switch_cpus0.data           36                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::total           36                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      3563988                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1   6863259448                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.inst     64359477                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.data    819151221                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker     64553307                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.itb.walker      2849301                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total   7817736742                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      3563988                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1   6863259448                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0  13814059761                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1       969670                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.inst     64359477                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.data    819151221                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker     64553307                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.itb.walker      2849301                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total  21632766173                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::switch_cpus0.data       881790                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::total       881790                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.496599                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.010176                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.inst     0.000712                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.data     0.001177                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.000062                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.256881                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.004760                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.496599                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.010176                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.inst     0.000712                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.data     0.001177                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.000062                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.256881                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.010020                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 48821.753425                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 60041.812017                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.inst 106555.425497                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.data 136320.722416                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 124140.975000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 101760.750000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 64321.277764                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 48821.753425                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 60041.812017                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 102852.822678                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1 38786.800000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.inst 106555.425497                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.data 136320.722416                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 124140.975000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 101760.750000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 84543.943836                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::switch_cpus0.data 24494.166667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::total 24494.166667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.replacements               252785                       # number of replacements (Count)
system.cpu0.l2cache.HardPFReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers0       134309                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers1           25                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMisses::total       134334                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0  13814059761                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1       969670                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::total  13815029431                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 102852.822678                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1 38786.800000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::total 102840.899780                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.hits::switch_cpus0.data           14                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total           14                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::switch_cpus0.data            2                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total            2                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.accesses::switch_cpus0.data           16                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total           16                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::switch_cpus0.data     0.125000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.125000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMisses::switch_cpus0.data            2                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::switch_cpus0.data        27300                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total        27300                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::switch_cpus0.data     0.125000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.125000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus0.data        13650                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total        13650                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::switch_cpus0.inst       847669                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total       847669                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::switch_cpus0.inst          604                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total          604                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::switch_cpus0.inst     64359477                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total     64359477                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::switch_cpus0.inst       848273                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total       848273                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::switch_cpus0.inst     0.000712                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.000712                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::switch_cpus0.inst 106555.425497                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 106555.425497                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::switch_cpus0.inst          604                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total          604                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus0.inst     64359477                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total     64359477                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::switch_cpus0.inst     0.000712                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.000712                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus0.inst 106555.425497                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 106555.425497                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.dcache.prefetcher.prefetchers1          480                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::switch_cpus0.data       628979                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total       629459                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::switch_cpus0.data         1395                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total         1395                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::switch_cpus0.data    162873983                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total    162873983                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.dcache.prefetcher.prefetchers1          480                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::switch_cpus0.data       630374                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total       630854                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::switch_cpus0.data     0.002213                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.002211                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::switch_cpus0.data 116755.543369                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 116755.543369                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::switch_cpus0.data         1395                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total         1395                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::switch_cpus0.data    162873983                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total    162873983                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::switch_cpus0.data     0.002213                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.002211                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus0.data 116755.543369                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 116755.543369                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.dtb.walker      8349008                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.itb.walker           81                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::total       8349089                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.dtb.walker          520                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.itb.walker           28                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::total          548                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.dtb.walker     64553307                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.itb.walker      2849301                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::total     67402608                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.dtb.walker      8349528                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.itb.walker          109                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::total      8349637                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.dtb.walker     0.000062                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.itb.walker     0.256881                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::total     0.000066                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 124140.975000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb.walker 101760.750000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::total 122997.459854                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb.walker          520                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb.walker           28                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::total          548                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::switch_cpus0.data           24                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::total           24                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker     64553307                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb.walker      2849301                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::total     67402608                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus0.data       881790                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::total       881790                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.000062                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.256881                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::total     0.000066                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 124140.975000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker 101760.750000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::total 122997.459854                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 36741.250000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::total 36741.250000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers0           74                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers1     11118211                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::switch_cpus0.data      4469077                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total     15587362                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers0           73                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers1       114898                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::switch_cpus0.data         4619                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total       119590                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers0      3563988                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers1   6923749494                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::switch_cpus0.data    656299897                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total   7583613379                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers0          147                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers1     11233109                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::switch_cpus0.data      4473696                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total     15706952                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers0     0.496599                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers1     0.010229                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::switch_cpus0.data     0.001032                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.007614                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers0 48821.753425                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers1 60259.965308                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::switch_cpus0.data 142087.009526                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 63413.440748                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrHits::cpu0.dcache.prefetcher.prefetchers1          590                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::switch_cpus0.data            5                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::total          595                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0           73                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers1       114308                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::switch_cpus0.data         4614                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total       118995                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      3563988                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers1   6863259448                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus0.data    656277238                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total   7523100674                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.496599                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.010176                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.001031                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.007576                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 48821.753425                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 60041.812017                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 142236.072388                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 63221.989781                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::switch_cpus0.data          145                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total          145                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::switch_cpus0.data           53                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total           53                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::switch_cpus0.data      1289925                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total      1289925                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::switch_cpus0.data          198                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total          198                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::switch_cpus0.data     0.267677                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.267677                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::switch_cpus0.data 24338.207547                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 24338.207547                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::switch_cpus0.data           53                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total           53                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::switch_cpus0.data      1289925                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total      1289925                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::switch_cpus0.data     0.267677                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.267677                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 24338.207547                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 24338.207547                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WriteReq.mshrUncacheable::switch_cpus0.data           12                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WriteReq.mshrUncacheable::total           12                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WritebackClean.hits::writebacks       848267                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total       848267                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks       848267                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total       848267                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks       758748                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total       758748                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks       758748                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total       758748                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.prefetchers0.pfIssued       137046                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfIdentified       299057                       # number of prefetch candidates identified (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfBufferHit       145073                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfRemovedFull          166                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfSpanPage        81651                       # number of prefetches that crossed the page (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.prefetchers1.pfIssued           42                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfIdentified          115                       # number of prefetch candidates identified (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfBufferHit           52                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfSpanPage           47                       # number of prefetches that crossed the page (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       32708.767294                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs           44638384                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs           285674                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs           156.256376                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks   195.625376                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data            8                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0    11.919437                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers1 13386.064907                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers0 15690.442862                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers1     2.543554                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.mmu.dtb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.mmu.itb.walker     2.039231                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.inst   283.953718                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.data  2896.797078                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.dtb.walker   219.621553                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.itb.walker     7.759578                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.005970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.000244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.000364                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers1     0.408510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers0     0.478834                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers1     0.000078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.mmu.itb.walker     0.000062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.inst     0.008666                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.data     0.088403                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.006702                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.000237                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.998192                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1022        31376                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.occupanciesTaskId::1023          229                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.occupanciesTaskId::1024         1163                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::1          435                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::2         4478                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::3        26312                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::4          148                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::2           18                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::3           89                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::4          122                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2           95                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3          711                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4          355                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1022     0.957520                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.ratioOccsTaskId::1023     0.006989                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.035492                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses        342032193                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses       342032193                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu0.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu0.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu0.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu0.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu0.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu0.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu0.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu0.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF  54367667991                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadReq        8349661                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadResp      24904927                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteReq            12                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteResp           12                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty       813266                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean       848273                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict     16040967                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::HardPFReq       257011                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq          298                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeReq           12                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp          198                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq       630874                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp       630854                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq       848273                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq     15709653                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq           16                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp           16                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2544819                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     49013880                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.itb.walker.dma::system.cpu0.l2cache.cpu_side_port          218                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.dtb.walker.dma::system.cpu0.l2cache.cpu_side_port     16699056                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total          68257973                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    108578944                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1094182224                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.itb.walker.dma::system.cpu0.l2cache.cpu_side_port          872                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.dtb.walker.dma::system.cpu0.l2cache.cpu_side_port     66796224                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total         1269558264                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                     776391                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic              3491776                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples     26312533                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.000153                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.012369                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0           26308525     99.98%     99.98% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               4002      0.02%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  6      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total       26312533                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy   13467799147                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.3                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy    729841176                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy  13401969148                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.3                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer2.occupancy        68489                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer3.occupancy   4898316887                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer3.utilization          0.1                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy        33851                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests     34372665                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests     17186466                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         3998                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         3992                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data     83534648                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         83534648                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data     83562228                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        83562228                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data      1198981                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        1198981                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data      1200698                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       1200698                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data  17100423435                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  17100423435                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data  17100423435                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  17100423435                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::switch_cpus1.data     84733629                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     84733629                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data     84762926                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     84762926                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.014150                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.014150                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.014165                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.014165                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data 14262.464072                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 14262.464072                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data 14242.068726                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 14242.068726                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs         7822                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         2224                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs          249                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           95                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     31.413655                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    23.410526                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.unusedPrefetches            946317                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu1.dcache.writebacks::writebacks       509385                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           509385                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::switch_cpus1.data       579901                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       579901                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::switch_cpus1.data       579901                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       579901                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data       619080                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       619080                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers1      1198229                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data       620759                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      1818988                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data          757                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total          757                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data   7593158607                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   7593158607                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1  15312076506                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data   7614963390                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  22927039896                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::switch_cpus1.data     84880341                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total     84880341                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.007306                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.007306                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.007323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.021460                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data 12265.230030                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 12265.230030                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 12778.923316                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data 12267.181612                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 12604.283204                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::switch_cpus1.data 112127.266843                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total 112127.266843                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.dcache.replacements               1816924                       # number of replacements (Count)
system.cpu1.dcache.CleanSharedReq.mshrMisses::switch_cpus1.data           64                       # number of CleanSharedReq MSHR misses (Count)
system.cpu1.dcache.CleanSharedReq.mshrMisses::total           64                       # number of CleanSharedReq MSHR misses (Count)
system.cpu1.dcache.CleanSharedReq.mshrMissLatency::switch_cpus1.data        87360                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu1.dcache.CleanSharedReq.mshrMissLatency::total        87360                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu1.dcache.CleanSharedReq.mshrMissRate::switch_cpus1.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu1.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu1.dcache.CleanSharedReq.avgMshrMissLatency::switch_cpus1.data         1365                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.CleanSharedReq.avgMshrMissLatency::total         1365                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.HardPFReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1      1198229                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMisses::total      1198229                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1  15312076506                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissLatency::total  15312076506                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 12778.923316                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::total 12778.923316                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.hits::switch_cpus1.data         1335                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total         1335                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::switch_cpus1.data           57                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total           57                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::switch_cpus1.data      1571388                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total      1571388                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::switch_cpus1.data         1392                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total         1392                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::switch_cpus1.data     0.040948                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.040948                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::switch_cpus1.data 27568.210526                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total 27568.210526                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::switch_cpus1.data           49                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total           49                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::switch_cpus1.data            8                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total            8                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::switch_cpus1.data       548730                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total       548730                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::switch_cpus1.data     0.005747                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.005747                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus1.data 68591.250000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total 68591.250000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data     53643945                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       53643945                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data      1026337                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      1026337                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data  14118185991                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  14118185991                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data     54670282                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     54670282                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.018773                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.018773                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data 13755.896933                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 13755.896933                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::switch_cpus1.data       451603                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       451603                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data       574734                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       574734                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::switch_cpus1.data          380                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total          380                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data   7140370965                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   7140370965                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::switch_cpus1.data     84880341                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total     84880341                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.010513                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.010513                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data 12423.783811                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 12423.783811                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 223369.318421                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total 223369.318421                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.hits::switch_cpus1.data          348                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.hits::total          348                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.misses::switch_cpus1.data           48                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.misses::total           48                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.accesses::switch_cpus1.data          396                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.accesses::total          396                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.missRate::switch_cpus1.data     0.121212                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.missRate::total     0.121212                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.mshrMisses::switch_cpus1.data           45                       # number of SoftPFExReq MSHR misses (Count)
system.cpu1.dcache.SoftPFExReq.mshrMisses::total           45                       # number of SoftPFExReq MSHR misses (Count)
system.cpu1.dcache.SoftPFExReq.mshrMissLatency::switch_cpus1.data       989625                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFExReq.mshrMissLatency::total       989625                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFExReq.mshrMissRate::switch_cpus1.data     0.113636                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.mshrMissRate::total     0.113636                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus1.data 21991.666667                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.avgMshrMissLatency::total 21991.666667                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::switch_cpus1.data        27232                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total        27232                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::switch_cpus1.data         1669                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total         1669                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::switch_cpus1.data        28901                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total        28901                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::switch_cpus1.data     0.057749                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.057749                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::switch_cpus1.data         1634                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total         1634                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::switch_cpus1.data     20815158                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total     20815158                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::switch_cpus1.data     0.056538                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.056538                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus1.data 12738.774786                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 12738.774786                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::switch_cpus1.data         1077                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total         1077                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::switch_cpus1.data            1                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total            1                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.missLatency::switch_cpus1.data         4914                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.missLatency::total         4914                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.accesses::switch_cpus1.data         1078                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total         1078                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::switch_cpus1.data     0.000928                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.000928                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMissLatency::switch_cpus1.data         4914                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMissLatency::total         4914                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.mshrMisses::switch_cpus1.data            1                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::total            1                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::switch_cpus1.data         4914                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::total         4914                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissRate::switch_cpus1.data     0.000928                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.mshrMissRate::total     0.000928                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus1.data         4914                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::total         4914                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.hits::switch_cpus1.data           35                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.hits::total           35                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.misses::switch_cpus1.data          154                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.misses::total          154                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.missLatency::switch_cpus1.data      4330000                       # number of WriteLineReq miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.missLatency::total      4330000                       # number of WriteLineReq miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.accesses::switch_cpus1.data          189                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.accesses::total          189                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.missRate::switch_cpus1.data     0.814815                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.missRate::total     0.814815                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.avgMissLatency::switch_cpus1.data 28116.883117                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.avgMissLatency::total 28116.883117                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.mshrHits::switch_cpus1.data           68                       # number of WriteLineReq MSHR hits (Count)
system.cpu1.dcache.WriteLineReq.mshrHits::total           68                       # number of WriteLineReq MSHR hits (Count)
system.cpu1.dcache.WriteLineReq.mshrMisses::switch_cpus1.data           86                       # number of WriteLineReq MSHR misses (Count)
system.cpu1.dcache.WriteLineReq.mshrMisses::total           86                       # number of WriteLineReq MSHR misses (Count)
system.cpu1.dcache.WriteLineReq.mshrMissLatency::switch_cpus1.data      2066557                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.mshrMissLatency::total      2066557                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.mshrMissRate::switch_cpus1.data     0.455026                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.mshrMissRate::total     0.455026                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus1.data 24029.732558                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.avgMshrMissLatency::total 24029.732558                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data     29890668                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total      29890668                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data       172490                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       172490                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data   2977907444                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   2977907444                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data     30063158                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total     30063158                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.005738                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.005738                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data 17264.232384                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 17264.232384                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::switch_cpus1.data       128230                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total       128230                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data        44260                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        44260                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data          377                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total          377                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data    450721085                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    450721085                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.001472                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.001472                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data 10183.485879                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 10183.485879                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.prefetchers0.pfIssued            0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.prefetchers1.pfIssued      2371796                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfIdentified      4614031                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfBufferHit       749591                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfRemovedFull            5                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfSpanPage       182125                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1023.776260                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            89460682                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1818040                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             49.207213                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data     0.033016                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers1   584.754673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::switch_cpus1.data   438.988571                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.000032                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers1     0.571049                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.428700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.999782                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1022          556                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.occupanciesTaskId::1024          468                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1022::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1022::2          299                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1022::3          228                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1022::4           28                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          172                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3          217                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4           78                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1022     0.542969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.457031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         340878856                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        340878856                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.icache.demandHits::switch_cpus1.inst     28810338                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         28810338                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst     28810338                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        28810338                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst      1707663                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total        1707663                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst      1707663                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total       1707663                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst   9467156517                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total   9467156517                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst   9467156517                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total   9467156517                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::switch_cpus1.inst     30518001                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     30518001                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst     30518001                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     30518001                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.055956                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.055956                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.055956                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.055956                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst  5543.925539                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total  5543.925539                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst  5543.925539                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total  5543.925539                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks      1650888                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total          1650888                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::switch_cpus1.inst        56775                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total        56775                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::switch_cpus1.inst        56775                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total        56775                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst      1650888                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total      1650888                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst      1650888                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total      1650888                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst   9223633965                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total   9223633965                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst   9223633965                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total   9223633965                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.054096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.054096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.054096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.054096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst  5587.074329                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total  5587.074329                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst  5587.074329                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total  5587.074329                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements               1650888                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst     28810338                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       28810338                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst      1707663                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total      1707663                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst   9467156517                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total   9467156517                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst     30518001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     30518001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.055956                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.055956                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst  5543.925539                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total  5543.925539                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::switch_cpus1.inst        56775                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total        56775                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst      1650888                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total      1650888                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst   9223633965                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total   9223633965                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.054096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.054096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst  5587.074329                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total  5587.074329                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                 512                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            30719929                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs           1651400                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs             18.602355                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::switch_cpus1.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          173                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          255                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4           78                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         123722892                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        123722892                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.dcache.prefetcher.prefetchers1      1096560                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.inst      1640978                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.data       571360                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.dtb.walker      1411863                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.itb.walker       309745                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total         5030506                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.dcache.prefetcher.prefetchers1      1096560                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.inst      1640978                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.data       571360                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.dtb.walker      1411863                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.itb.walker       309745                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total        5030506                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.dcache.prefetcher.prefetchers1       101669                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.inst         9910                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.data        46033                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.dtb.walker         2019                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.itb.walker          120                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total        159751                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.dcache.prefetcher.prefetchers1       101669                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.inst         9910                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.data        46033                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.dtb.walker         2019                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.itb.walker          120                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total       159751                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.dcache.prefetcher.prefetchers1  10217140079                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.inst    827125845                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.data   4077926303                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.dtb.walker    220429209                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.itb.walker     12982515                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total  15355603951                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.dcache.prefetcher.prefetchers1  10217140079                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.inst    827125845                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.data   4077926303                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.dtb.walker    220429209                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.itb.walker     12982515                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total  15355603951                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.dcache.prefetcher.prefetchers1      1198229                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.inst      1650888                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.data       617393                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.dtb.walker      1413882                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.itb.walker       309865                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total      5190257                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.dcache.prefetcher.prefetchers1      1198229                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.inst      1650888                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.data       617393                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.dtb.walker      1413882                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.itb.walker       309865                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total      5190257                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.dcache.prefetcher.prefetchers1     0.084849                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.inst     0.006003                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.data     0.074560                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.dtb.walker     0.001428                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.itb.walker     0.000387                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.030779                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.dcache.prefetcher.prefetchers1     0.084849                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.inst     0.006003                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.data     0.074560                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.dtb.walker     0.001428                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.itb.walker     0.000387                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.030779                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 100494.153370                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.inst 83463.758325                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.data 88587.020246                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker 109177.419019                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.itb.walker 108187.625000                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 96122.114735                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 100494.153370                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.inst 83463.758325                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.data 88587.020246                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker 109177.419019                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.itb.walker 108187.625000                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 96122.114735                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs         1576                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs           28                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs    56.285714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.unusedPrefetches              601                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu1.l2cache.writebacks::writebacks        21112                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total           21112                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrHits::cpu1.dcache.prefetcher.prefetchers1          927                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.demandMshrHits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.demandMshrHits::switch_cpus1.data           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.demandMshrHits::switch_cpus1.mmu.itb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.demandMshrHits::total          951                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::cpu1.dcache.prefetcher.prefetchers1          927                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::switch_cpus1.inst            2                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::switch_cpus1.data           21                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::switch_cpus1.mmu.itb.walker            1                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::total          951                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers1       100742                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.inst         9908                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.data        46012                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.dtb.walker         2019                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.itb.walker          119                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total       158800                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers1       100742                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers0         3224                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers1           18                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.inst         9908                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.data        46012                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.dtb.walker         2019                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.itb.walker          119                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total       162042                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::switch_cpus1.data          757                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::total          757                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1  10153098698                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.inst    826706517                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.data   4077193844                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker    220429209                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.itb.walker     12904983                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total  15290333251                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1  10153098698                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0    377203937                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1       882635                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.inst    826706517                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.data   4077193844                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker    220429209                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.itb.walker     12904983                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total  15668419823                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::switch_cpus1.data     84257901                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::total     84257901                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.084076                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.inst     0.006002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.data     0.074526                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.001428                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.000384                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.030596                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.084076                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.inst     0.006002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.data     0.074526                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.001428                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.000384                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.031220                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 100783.175815                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.inst 83438.283912                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.data 88611.532731                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 109177.419019                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 108445.235294                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 96286.733319                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 100783.175815                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 116998.739764                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 49035.277778                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.inst 83438.283912                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.data 88611.532731                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 109177.419019                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 108445.235294                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 96693.572179                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::switch_cpus1.data 111305.021136                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::total 111305.021136                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.l2cache.replacements               148799                       # number of replacements (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::writebacks           44                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::total           44                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.HardPFReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers0         3224                       # number of HardPFReq MSHR misses (Count)
system.cpu1.l2cache.HardPFReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers1           18                       # number of HardPFReq MSHR misses (Count)
system.cpu1.l2cache.HardPFReq.mshrMisses::total         3242                       # number of HardPFReq MSHR misses (Count)
system.cpu1.l2cache.HardPFReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0    377203937                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.l2cache.HardPFReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1       882635                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.l2cache.HardPFReq.mshrMissLatency::total    378086572                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.l2cache.HardPFReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.l2cache.HardPFReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.l2cache.HardPFReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 116998.739764                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.HardPFReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 49035.277778                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.HardPFReq.avgMshrMissLatency::total 116621.397903                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.hits::switch_cpus1.data         1461                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.hits::total         1461                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.misses::switch_cpus1.data          259                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.misses::total          259                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.missLatency::switch_cpus1.data       156429                       # number of InvalidateReq miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.missLatency::total       156429                       # number of InvalidateReq miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.accesses::switch_cpus1.data         1720                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total         1720                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.missRate::switch_cpus1.data     0.150581                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.missRate::total     0.150581                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMissLatency::switch_cpus1.data   603.972973                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMissLatency::total   603.972973                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.mshrHits::switch_cpus1.data            4                       # number of InvalidateReq MSHR hits (Count)
system.cpu1.l2cache.InvalidateReq.mshrHits::total            4                       # number of InvalidateReq MSHR hits (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::switch_cpus1.data          255                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::total          255                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::switch_cpus1.data      6170891                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::total      6170891                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::switch_cpus1.data     0.148256                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::total     0.148256                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 24199.572549                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::total 24199.572549                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.hits::switch_cpus1.inst      1640978                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.hits::total      1640978                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.misses::switch_cpus1.inst         9910                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total         9910                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::switch_cpus1.inst    827125845                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total    827125845                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::switch_cpus1.inst      1650888                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total      1650888                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::switch_cpus1.inst     0.006003                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total     0.006003                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::switch_cpus1.inst 83463.758325                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 83463.758325                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrHits::switch_cpus1.inst            2                       # number of ReadCleanReq MSHR hits (Count)
system.cpu1.l2cache.ReadCleanReq.mshrHits::total            2                       # number of ReadCleanReq MSHR hits (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::switch_cpus1.inst         9908                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total         9908                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus1.inst    826706517                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total    826706517                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::switch_cpus1.inst     0.006002                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total     0.006002                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus1.inst 83438.283912                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 83438.283912                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.dcache.prefetcher.prefetchers1           53                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::switch_cpus1.data        39533                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total        39586                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.dcache.prefetcher.prefetchers1            5                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::switch_cpus1.data         2038                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total         2043                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.dcache.prefetcher.prefetchers1       491127                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::switch_cpus1.data    191595768                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total    192086895                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.dcache.prefetcher.prefetchers1           58                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::switch_cpus1.data        41571                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total        41629                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.dcache.prefetcher.prefetchers1     0.086207                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::switch_cpus1.data     0.049025                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.049076                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers1 98225.400000                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::switch_cpus1.data 94011.662414                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 94021.975037                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrHits::switch_cpus1.data           13                       # number of ReadExReq MSHR hits (Count)
system.cpu1.l2cache.ReadExReq.mshrHits::total           13                       # number of ReadExReq MSHR hits (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1            5                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::switch_cpus1.data         2025                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total         2030                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1       491127                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::switch_cpus1.data    191112831                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total    191603958                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.086207                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::switch_cpus1.data     0.048712                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.048764                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 98225.400000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus1.data 94376.706667                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 94386.186207                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.dtb.walker      1411863                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.itb.walker       309745                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::total       1721608                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.dtb.walker         2019                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.itb.walker          120                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::total         2139                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.dtb.walker    220429209                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.itb.walker     12982515                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::total    233411724                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.dtb.walker      1413882                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.itb.walker       309865                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::total      1723747                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.dtb.walker     0.001428                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.itb.walker     0.000387                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::total     0.001241                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.dtb.walker 109177.419019                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.itb.walker 108187.625000                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::total 109121.890603                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.mshrHits::switch_cpus1.mmu.itb.walker            1                       # number of ReadReq MSHR hits (Count)
system.cpu1.l2cache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.dtb.walker         2019                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.itb.walker          119                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::total         2138                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::switch_cpus1.data          380                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::total          380                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker    220429209                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.itb.walker     12904983                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::total    233334192                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus1.data     84257901                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::total     84257901                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.001428                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.000384                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::total     0.001240                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 109177.419019                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker 108445.235294                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::total 109136.666043                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 221731.318421                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::total 221731.318421                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers1      1096507                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::switch_cpus1.data       531827                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total      1628334                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers1       101664                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::switch_cpus1.data        43995                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total       145659                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers1  10216648952                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::switch_cpus1.data   3886330535                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total  14102979487                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers1      1198171                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::switch_cpus1.data       575822                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total      1773993                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers1     0.084849                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::switch_cpus1.data     0.076404                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.082108                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers1 100494.264951                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::switch_cpus1.data 88335.732129                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 96821.888706                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrHits::cpu1.dcache.prefetcher.prefetchers1          927                       # number of ReadSharedReq MSHR hits (Count)
system.cpu1.l2cache.ReadSharedReq.mshrHits::switch_cpus1.data            8                       # number of ReadSharedReq MSHR hits (Count)
system.cpu1.l2cache.ReadSharedReq.mshrHits::total          935                       # number of ReadSharedReq MSHR hits (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1       100737                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::switch_cpus1.data        43987                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total       144724                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1  10152607571                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus1.data   3886081013                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total  14038688584                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.084076                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.076390                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.081581                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 100783.302769                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 88346.125287                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 97003.182499                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits (Count)
system.cpu1.l2cache.SCUpgradeReq.hits::total            1                       # number of SCUpgradeReq hits (Count)
system.cpu1.l2cache.SCUpgradeReq.accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.hits::switch_cpus1.data         2012                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total         2012                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.accesses::switch_cpus1.data         2012                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total         2012                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.WriteReq.mshrUncacheable::switch_cpus1.data          377                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WriteReq.mshrUncacheable::total          377                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WritebackClean.hits::writebacks      1645546                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total      1645546                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks      1645546                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total      1645546                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks       509385                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total       509385                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks       509385                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total       509385                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.prefetchers0.pfIssued         6683                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfIdentified        15160                       # number of prefetch candidates identified (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfBufferHit         7336                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfSpanPage         5404                       # number of prefetches that crossed the page (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.prefetchers1.pfIssued          192                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfIdentified          339                       # number of prefetch candidates identified (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfBufferHit          123                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfSpanPage        50046                       # number of prefetches that crossed the page (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse       32295.250798                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs            8806232                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs           183128                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs            48.087851                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks   312.381831                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst     0.803212                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data     3.193897                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers1 17440.273424                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers0   741.027130                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers1     1.435115                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.mmu.dtb.walker     4.711664                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.mmu.itb.walker            4                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.inst  3730.807090                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.data  9241.141039                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.dtb.walker   736.737044                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.itb.walker    78.739352                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.009533                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.000025                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.000097                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers1     0.532235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers0     0.022614                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers1     0.000044                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.000144                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.mmu.itb.walker     0.000122                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.inst     0.113855                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.data     0.282017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.022483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.002403                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.985573                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1022        19829                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.occupanciesTaskId::1023          771                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.occupanciesTaskId::1024        12160                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::2          294                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::3         4940                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::4        14595                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::3           39                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::4          731                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2          133                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3         2305                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4         9722                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1022     0.605133                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.ratioOccsTaskId::1023     0.023529                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.371094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses         69376875                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses        69376875                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu1.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu1.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu1.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu1.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu1.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu1.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu1.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu1.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF  54367667991                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadReq        1724129                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadResp       5149010                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadRespWithInvalidate            1                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteReq           377                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteResp          377                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty       530614                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean      1650888                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict      1577517                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::HardPFReq        14869                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq         2124                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::SCUpgradeReq           12                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp         2013                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq        41655                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp        41629                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq      1650888                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq      1775989                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanSharedReq           64                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq         1720                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp         1720                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4952664                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5457213                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.itb.walker.dma::system.cpu1.l2cache.cpu_side_port       619730                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.dtb.walker.dma::system.cpu1.l2cache.cpu_side_port      2827766                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total          13857373                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port    211313664                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    148802098                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.itb.walker.dma::system.cpu1.l2cache.cpu_side_port      2478920                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.dtb.walker.dma::system.cpu1.l2cache.cpu_side_port     11311056                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total          373905738                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                     308223                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic              1358672                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples      5503051                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.003338                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.057707                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0            5484688     99.67%     99.67% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1              18355      0.33%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  8      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total        5503051                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy    3559770098                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy   1366115262                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy   1522544248                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer2.occupancy    172351190                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer3.occupancy    778374970                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests      6938609                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests      3470631                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests        10172                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops         7720                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops         7712                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.dcache.demandHits::switch_cpus2.data     48570200                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         48570200                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::switch_cpus2.data     48570248                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        48570248                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::switch_cpus2.data      8461829                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        8461829                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::switch_cpus2.data      8461853                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       8461853                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::switch_cpus2.data 191805490225                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 191805490225                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::switch_cpus2.data 191805490225                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 191805490225                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::switch_cpus2.data     57032029                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     57032029                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::switch_cpus2.data     57032101                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     57032101                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::switch_cpus2.data     0.148370                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.148370                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::switch_cpus2.data     0.148370                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.148370                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::switch_cpus2.data 22667.143265                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMissLatency::total 22667.143265                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::switch_cpus2.data 22667.078975                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::total 22667.078975                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     14142981                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs      2360800                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs      5.990758                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.unusedPrefetches           5031781                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu2.dcache.writebacks::writebacks     11965074                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total         11965074                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::switch_cpus2.data      2328945                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      2328945                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::switch_cpus2.data      2328945                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      2328945                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::switch_cpus2.data      6132884                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total      6132884                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0     10552741                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::switch_cpus2.data      6132908                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total     16685649                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrUncacheable::switch_cpus2.data           36                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.overallMshrUncacheable::total           36                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.demandMshrMissLatency::switch_cpus2.data  85996184586                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  85996184586                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 199370182043                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::switch_cpus2.data  85997336373                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total 285367518416                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::switch_cpus2.data       871143                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::total       871143                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::switch_cpus2.data     0.107534                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.107534                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::switch_cpus2.data     0.107534                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.292566                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::switch_cpus2.data 14022.144327                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 14022.144327                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 18892.739056                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::switch_cpus2.data 14022.277258                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 17102.572301                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::switch_cpus2.data 24198.416667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::total 24198.416667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.dcache.replacements              15406496                       # number of replacements (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0     10552741                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::total     10552741                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 199370182043                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissLatency::total 199370182043                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 18892.739056                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::total 18892.739056                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.hits::switch_cpus2.data           48                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.hits::total           48                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.misses::switch_cpus2.data           36                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.misses::total           36                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.missLatency::switch_cpus2.data      1371279                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.missLatency::total      1371279                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.accesses::switch_cpus2.data           84                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.accesses::total           84                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.missRate::switch_cpus2.data     0.428571                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.missRate::total     0.428571                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMissLatency::switch_cpus2.data 38091.083333                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMissLatency::total 38091.083333                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.mshrHits::switch_cpus2.data           24                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrHits::total           24                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::switch_cpus2.data           12                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::total           12                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::switch_cpus2.data       219492                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::total       219492                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::switch_cpus2.data     0.142857                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus2.data        18291                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::total        18291                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.hits::switch_cpus2.data     30879927                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       30879927                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::switch_cpus2.data      2772178                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      2772178                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::switch_cpus2.data 128823902571                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 128823902571                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::switch_cpus2.data     33652105                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     33652105                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::switch_cpus2.data     0.082378                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.082378                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::switch_cpus2.data 46470.285303                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 46470.285303                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::switch_cpus2.data      2269407                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      2269407                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::switch_cpus2.data       502771                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       502771                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::switch_cpus2.data           24                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::total           24                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::switch_cpus2.data  23935959411                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  23935959411                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::switch_cpus2.data       871143                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::total       871143                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::switch_cpus2.data     0.014940                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.014940                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::switch_cpus2.data 47608.074871                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 47608.074871                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 36297.625000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::total 36297.625000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.SoftPFExReq.hits::switch_cpus2.data           48                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.hits::total           48                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.misses::switch_cpus2.data           24                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.misses::total           24                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.accesses::switch_cpus2.data           72                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.accesses::total           72                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.missRate::switch_cpus2.data     0.333333                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.missRate::total     0.333333                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.mshrMisses::switch_cpus2.data           24                       # number of SoftPFExReq MSHR misses (Count)
system.cpu2.dcache.SoftPFExReq.mshrMisses::total           24                       # number of SoftPFExReq MSHR misses (Count)
system.cpu2.dcache.SoftPFExReq.mshrMissLatency::switch_cpus2.data      1151787                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFExReq.mshrMissLatency::total      1151787                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFExReq.mshrMissRate::switch_cpus2.data     0.333333                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.mshrMissRate::total     0.333333                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus2.data 47991.125000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFExReq.avgMshrMissLatency::total 47991.125000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.hits::switch_cpus2.data           72                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.hits::total           72                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.misses::switch_cpus2.data           12                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.misses::total           12                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.missLatency::switch_cpus2.data       303030                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.missLatency::total       303030                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.accesses::switch_cpus2.data           84                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.accesses::total           84                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.missRate::switch_cpus2.data     0.142857                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.missRate::total     0.142857                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMissLatency::switch_cpus2.data 25252.500000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMissLatency::total 25252.500000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.mshrMisses::switch_cpus2.data           12                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMisses::total           12                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::switch_cpus2.data       303030                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::total       303030                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissRate::switch_cpus2.data     0.142857                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.mshrMissRate::total     0.142857                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus2.data 25252.500000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::total 25252.500000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::switch_cpus2.data     17690273                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total      17690273                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::switch_cpus2.data      5689651                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total      5689651                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::switch_cpus2.data  62981587654                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  62981587654                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::switch_cpus2.data     23379924                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total     23379924                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::switch_cpus2.data     0.243356                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.243356                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::switch_cpus2.data 11069.499281                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 11069.499281                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::switch_cpus2.data        59538                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total        59538                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::switch_cpus2.data      5630113                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total      5630113                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::switch_cpus2.data           12                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::total           12                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::switch_cpus2.data  62060225175                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  62060225175                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::switch_cpus2.data     0.240810                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.240810                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::switch_cpus2.data 11022.909340                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 11022.909340                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.prefetchers0.pfIssued     30089153                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfIdentified    180965840                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfBufferHit     64092919                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfRemovedFull     85574517                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfSpanPage    179589436                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.prefetchers1.pfIssued            0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse                1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            65316461                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs          15407520                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              4.239259                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0   668.685519                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::switch_cpus2.data   355.314481                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.653013                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::switch_cpus2.data     0.346987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1022          665                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.occupanciesTaskId::1024          359                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1022::0          665                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::0          355                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1022     0.649414                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.350586                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         243535572                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        243535572                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.icache.demandHits::switch_cpus2.inst     15702036                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total         15702036                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::switch_cpus2.inst     15702036                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total        15702036                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::switch_cpus2.inst         1175                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           1175                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::switch_cpus2.inst         1175                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          1175                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::switch_cpus2.inst     34152027                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     34152027                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::switch_cpus2.inst     34152027                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     34152027                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::switch_cpus2.inst     15703211                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total     15703211                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::switch_cpus2.inst     15703211                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total     15703211                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::switch_cpus2.inst     0.000075                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000075                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::switch_cpus2.inst     0.000075                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000075                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::switch_cpus2.inst 29065.554894                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMissLatency::total 29065.554894                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::switch_cpus2.inst 29065.554894                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::total 29065.554894                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         1117                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             1117                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::switch_cpus2.inst           54                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           54                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::switch_cpus2.inst           54                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           54                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::switch_cpus2.inst         1121                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total         1121                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::switch_cpus2.inst         1121                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total         1121                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::switch_cpus2.inst     33164313                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     33164313                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::switch_cpus2.inst     33164313                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     33164313                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::switch_cpus2.inst     0.000071                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000071                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::switch_cpus2.inst     0.000071                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000071                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::switch_cpus2.inst 29584.578947                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 29584.578947                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::switch_cpus2.inst 29584.578947                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 29584.578947                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.replacements                  1117                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::switch_cpus2.inst     15702036                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total       15702036                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::switch_cpus2.inst         1175                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         1175                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::switch_cpus2.inst     34152027                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     34152027                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::switch_cpus2.inst     15703211                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total     15703211                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::switch_cpus2.inst     0.000075                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000075                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::switch_cpus2.inst 29065.554894                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 29065.554894                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::switch_cpus2.inst           54                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           54                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::switch_cpus2.inst         1121                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total         1121                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::switch_cpus2.inst     33164313                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     33164313                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::switch_cpus2.inst     0.000071                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000071                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::switch_cpus2.inst 29584.578947                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 29584.578947                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          371.743495                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs            16438006                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              1489                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          11039.627938                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.occupancies::switch_cpus2.inst   368.743495                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.005859                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::switch_cpus2.inst     0.720202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.726062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          372                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::3           64                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          308                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.726562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          62813965                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         62813965                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.demandHits::cpu2.dcache.prefetcher.prefetchers0      5867159                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.inst          776                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.data      2940114                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.mmu.dtb.walker       309006                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.mmu.itb.walker            7                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::total         9117062                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.overallHits::cpu2.dcache.prefetcher.prefetchers0      5867159                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.inst          776                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.data      2940114                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.mmu.dtb.walker       309006                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.mmu.itb.walker            7                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::total        9117062                       # number of overall hits (Count)
system.cpu2.l2cache.demandMisses::cpu2.dcache.prefetcher.prefetchers0      4685582                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.inst          345                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.data      1913614                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.mmu.dtb.walker        13662                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.mmu.itb.walker           11                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::total       6613214                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.dcache.prefetcher.prefetchers0      4685582                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.inst          345                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.data      1913614                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.mmu.dtb.walker        13662                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.mmu.itb.walker           11                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::total      6613214                       # number of overall misses (Count)
system.cpu2.l2cache.demandMissLatency::cpu2.dcache.prefetcher.prefetchers0 165308984716                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.inst     28699944                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.data  57365442813                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.mmu.dtb.walker    422995199                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.mmu.itb.walker      1003275                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::total 223127125947                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.dcache.prefetcher.prefetchers0 165308984716                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.inst     28699944                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.data  57365442813                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.mmu.dtb.walker    422995199                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.mmu.itb.walker      1003275                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::total 223127125947                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.demandAccesses::cpu2.dcache.prefetcher.prefetchers0     10552741                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.inst         1121                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.data      4853728                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.mmu.dtb.walker       322668                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.mmu.itb.walker           18                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::total     15730276                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.dcache.prefetcher.prefetchers0     10552741                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.inst         1121                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.data      4853728                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.mmu.dtb.walker       322668                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.mmu.itb.walker           18                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::total     15730276                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.demandMissRate::cpu2.dcache.prefetcher.prefetchers0     0.444016                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.inst     0.307761                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.data     0.394257                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.mmu.dtb.walker     0.042341                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.mmu.itb.walker     0.611111                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::total     0.420413                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.dcache.prefetcher.prefetchers0     0.444016                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.inst     0.307761                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.data     0.394257                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.mmu.dtb.walker     0.042341                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.mmu.itb.walker     0.611111                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::total     0.420413                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 35280.352519                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.inst 83188.243478                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.data 29977.541350                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 30961.440419                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.mmu.itb.walker 91206.818182                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::total 33739.589547                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 35280.352519                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.inst 83188.243478                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.data 29977.541350                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 30961.440419                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.mmu.itb.walker 91206.818182                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::total 33739.589547                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.blockedCycles::no_mshrs       107149                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCauses::no_mshrs         6686                       # number of times access was blocked (Count)
system.cpu2.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.avgBlocked::no_mshrs    16.025875                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.unusedPrefetches               36                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu2.l2cache.writebacks::writebacks      5136289                       # number of writebacks (Count)
system.cpu2.l2cache.writebacks::total         5136289                       # number of writebacks (Count)
system.cpu2.l2cache.demandMshrHits::cpu2.dcache.prefetcher.prefetchers0        22663                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::switch_cpus2.data         4724                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::total        27387                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::cpu2.dcache.prefetcher.prefetchers0        22663                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::switch_cpus2.data         4724                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::total        27387                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers0      4662919                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.inst          345                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.data      1908890                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.mmu.dtb.walker        13662                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.mmu.itb.walker           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::total      6585827                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0      4662919                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers0       275969                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers1         3327                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.inst          345                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.data      1908890                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.mmu.dtb.walker        13662                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.mmu.itb.walker           11                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::total      6865123                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::switch_cpus2.data           36                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::total           36                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 164409315875                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.inst     28699944                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.data  57119583412                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker    422995199                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.mmu.itb.walker      1003275                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::total 221981597705                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 164409315875                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0  10385811403                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1     55986624                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.inst     28699944                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.data  57119583412                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker    422995199                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.mmu.itb.walker      1003275                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::total 232423395732                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::switch_cpus2.data       831831                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::total       831831                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.441868                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.inst     0.307761                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.data     0.393283                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.042341                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.611111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::total     0.418672                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.441868                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.inst     0.307761                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.data     0.393283                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.042341                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.611111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::total     0.436427                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 35258.883089                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.inst 83188.243478                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.data 29922.930819                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 30961.440419                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 91206.818182                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::total 33705.956398                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 35258.883089                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 37633.978465                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1 16827.960325                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.inst 83188.243478                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.data 29922.930819                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 30961.440419                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 91206.818182                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::total 33855.678293                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::switch_cpus2.data 23106.416667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::total 23106.416667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.replacements              6866057                       # number of replacements (Count)
system.cpu2.l2cache.CleanEvict.mshrMisses::writebacks           73                       # number of CleanEvict MSHR misses (Count)
system.cpu2.l2cache.CleanEvict.mshrMisses::total           73                       # number of CleanEvict MSHR misses (Count)
system.cpu2.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu2.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu2.l2cache.HardPFReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers0       275969                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers1         3327                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMisses::total       279296                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0  10385811403                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1     55986624                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::total  10441798027                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 37633.978465                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1 16827.960325                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::total 37386.135236                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.hits::switch_cpus2.data           16                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.hits::total           16                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.misses::switch_cpus2.data           12                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.misses::total           12                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.accesses::switch_cpus2.data           28                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.accesses::total           28                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.missRate::switch_cpus2.data     0.428571                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.missRate::total     0.428571                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMisses::switch_cpus2.data           12                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMisses::total           12                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::switch_cpus2.data       253344                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::total       253344                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::switch_cpus2.data     0.428571                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::total     0.428571                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus2.data        21112                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::total        21112                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.hits::switch_cpus2.inst          776                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.hits::total          776                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.misses::switch_cpus2.inst          345                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::total          345                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.missLatency::switch_cpus2.inst     28699944                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.missLatency::total     28699944                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.accesses::switch_cpus2.inst         1121                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::total         1121                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.missRate::switch_cpus2.inst     0.307761                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::total     0.307761                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::switch_cpus2.inst 83188.243478                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::total 83188.243478                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.mshrMisses::switch_cpus2.inst          345                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::total          345                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus2.inst     28699944                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::total     28699944                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::switch_cpus2.inst     0.307761                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::total     0.307761                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus2.inst 83188.243478                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::total 83188.243478                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.hits::cpu2.dcache.prefetcher.prefetchers0           59                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::switch_cpus2.data      2871523                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::total      2871582                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.misses::cpu2.dcache.prefetcher.prefetchers0          271                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::switch_cpus2.data      1479423                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::total      1479694                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.missLatency::cpu2.dcache.prefetcher.prefetchers0      3550638                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::switch_cpus2.data  34651117118                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::total  34654667756                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.accesses::cpu2.dcache.prefetcher.prefetchers0          330                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::switch_cpus2.data      4350946                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::total      4351276                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.missRate::cpu2.dcache.prefetcher.prefetchers0     0.821212                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::switch_cpus2.data     0.340023                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::total     0.340060                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers0 13101.985240                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::switch_cpus2.data 23422.048405                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::total 23420.158327                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.mshrHits::switch_cpus2.data         3983                       # number of ReadExReq MSHR hits (Count)
system.cpu2.l2cache.ReadExReq.mshrHits::total         3983                       # number of ReadExReq MSHR hits (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0          271                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::switch_cpus2.data      1475440                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::total      1475711                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0      3550638                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::switch_cpus2.data  34457594270                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::total  34461144908                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.821212                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::switch_cpus2.data     0.339108                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::total     0.339144                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 13101.985240                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus2.data 23354.114210                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::total 23352.231506                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.hits::switch_cpus2.mmu.dtb.walker       309006                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::switch_cpus2.mmu.itb.walker            7                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::total        309013                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.misses::switch_cpus2.mmu.dtb.walker        13662                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::switch_cpus2.mmu.itb.walker           11                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::total        13673                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.missLatency::switch_cpus2.mmu.dtb.walker    422995199                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::switch_cpus2.mmu.itb.walker      1003275                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::total    423998474                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.accesses::switch_cpus2.mmu.dtb.walker       322668                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::switch_cpus2.mmu.itb.walker           18                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::total       322686                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.missRate::switch_cpus2.mmu.dtb.walker     0.042341                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::switch_cpus2.mmu.itb.walker     0.611111                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::total     0.042372                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 30961.440419                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::switch_cpus2.mmu.itb.walker 91206.818182                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::total 31009.908140                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.mshrMisses::switch_cpus2.mmu.dtb.walker        13662                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::switch_cpus2.mmu.itb.walker           11                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::total        13673                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::switch_cpus2.data           24                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::total           24                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker    422995199                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.itb.walker      1003275                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::total    423998474                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus2.data       831831                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::total       831831                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.042341                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.611111                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::total     0.042372                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 30961.440419                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker 91206.818182                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::total 31009.908140                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 34659.625000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::total 34659.625000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers0      5867100                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::switch_cpus2.data        68591                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::total      5935691                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers0      4685311                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::switch_cpus2.data       434191                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::total      5119502                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers0 165305434078                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::switch_cpus2.data  22714325695                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::total 188019759773                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers0     10552411                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::switch_cpus2.data       502782                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::total     11055193                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers0     0.444004                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::switch_cpus2.data     0.863577                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::total     0.463086                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers0 35281.635323                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::switch_cpus2.data 52314.132939                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::total 36726.181526                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers0        22663                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrHits::switch_cpus2.data          741                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrHits::total        23404                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0      4662648                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::switch_cpus2.data       433450                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::total      5096098                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 164405765237                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus2.data  22661989142                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::total 187067754379                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.441856                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.862103                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::total     0.460969                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 35260.170881                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 52282.821876                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::total 36708.037086                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.misses::switch_cpus2.data           12                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.misses::total           12                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.missLatency::switch_cpus2.data       283374                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.missLatency::total       283374                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.accesses::switch_cpus2.data           12                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.accesses::total           12                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.missRate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::switch_cpus2.data 23614.500000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::total 23614.500000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::switch_cpus2.data           12                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::total           12                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::switch_cpus2.data       283374                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::total       283374                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::switch_cpus2.data 23614.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::total 23614.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.hits::switch_cpus2.data      1312790                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.hits::total      1312790                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.misses::switch_cpus2.data          114                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.misses::total          114                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.missLatency::switch_cpus2.data      2357080                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.missLatency::total      2357080                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.accesses::switch_cpus2.data      1312904                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.accesses::total      1312904                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.missRate::switch_cpus2.data     0.000087                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.missRate::total     0.000087                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMissLatency::switch_cpus2.data 20676.140351                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMissLatency::total 20676.140351                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.mshrMisses::switch_cpus2.data          114                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMisses::total          114                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::switch_cpus2.data      2357080                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::total      2357080                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::switch_cpus2.data     0.000087                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::total     0.000087                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus2.data 20676.140351                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::total 20676.140351                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.WriteReq.mshrUncacheable::switch_cpus2.data           12                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WriteReq.mshrUncacheable::total           12                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WritebackClean.hits::writebacks         1117                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.hits::total         1117                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.accesses::writebacks         1117                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackClean.accesses::total         1117                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.hits::writebacks     11965072                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.hits::total     11965072                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.accesses::writebacks     11965072                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.accesses::total     11965072                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.prefetchers0.pfIssued       433457                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfIdentified       733446                       # number of prefetch candidates identified (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfBufferHit       285066                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfRemovedFull          518                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfSpanPage       341058                       # number of prefetches that crossed the page (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.prefetchers1.pfIssued        65526                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfIdentified        76984                       # number of prefetch candidates identified (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfBufferHit         8835                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfSpanPage      4205559                       # number of prefetches that crossed the page (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.tags.tagsInUse       32767.996454                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.l2cache.tags.totalRefs           32819076                       # Total number of references to valid blocks. (Count)
system.cpu2.l2cache.tags.sampledRefs          6898841                       # Sample count of references to valid blocks. (Count)
system.cpu2.l2cache.tags.avgRefs             4.757187                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.l2cache.tags.occupancies::writebacks     4.131217                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0 22214.133551                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers0  1314.783584                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers1    16.068119                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.mmu.dtb.walker            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.inst     1.474923                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.data  9153.762443                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.mmu.dtb.walker    62.595088                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.mmu.itb.walker     0.047528                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.avgOccs::writebacks     0.000126                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.677922                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers0     0.040124                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers1     0.000490                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.inst     0.000045                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.data     0.279351                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.001910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::total      1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.occupanciesTaskId::1022        23506                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.occupanciesTaskId::1023           67                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.occupanciesTaskId::1024         9195                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::0         1030                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::1         9281                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::2        13195                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::1           26                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::2           35                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::0          363                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::1         3905                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::2         4927                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ratioOccsTaskId::1022     0.717346                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.ratioOccsTaskId::1023     0.002045                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.ratioOccsTaskId::1024     0.280609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.tagAccesses        266472625                       # Number of tag accesses (Count)
system.cpu2.l2cache.tags.dataAccesses       266472625                       # Number of data accesses (Count)
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu2.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu2.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu2.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu2.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu2.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu2.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu2.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu2.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF  54367667991                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.toL2Bus.transDist::ReadReq         322710                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadResp      11379149                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteReq            12                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteResp           12                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackDirty     17101361                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackClean         1117                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::CleanEvict      5172664                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::HardPFReq       512707                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeReq      1312905                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeReq           12                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeResp      1312916                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExReq      4351276                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExResp      4351275                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadCleanReq         1121                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadSharedReq     11056815                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateReq           28                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateResp           28                       # Transaction distribution (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         3359                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     48845516                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.itb.walker.dma::system.cpu2.l2cache.cpu_side_port           36                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.dtb.walker.dma::system.cpu2.l2cache.cpu_side_port       645336                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount::total          49494247                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktSize_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       143232                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1751786704                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.itb.walker.dma::system.cpu2.l2cache.cpu_side_port          144                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.dtb.walker.dma::system.cpu2.l2cache.cpu_side_port      2581344                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize::total         1754511424                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.snoops                    7381986                       # Total snoops (Count)
system.cpu2.toL2Bus.snoopTraffic            328730496                       # Total snoop traffic (Byte)
system.cpu2.toL2Bus.snoopFanout::samples     24426962                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::mean        0.000207                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::stdev       0.014400                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::0           24421899     99.98%     99.98% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::1               5062      0.02%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::2                  1      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::total       24426962                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.toL2Bus.reqLayer0.occupancy   16350980064                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.reqLayer0.utilization          0.3                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer0.occupancy      1012755                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer1.occupancy  13990421048                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer1.utilization          0.3                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer2.occupancy        12820                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer3.occupancy    197929656                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoopLayer0.occupancy       102921                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoop_filter.totRequests     32133121                       # Total number of requests made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleRequests     16723796                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiRequests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.totSnoops         5051                       # Total number of snoops made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleSnoops         5050                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.dcache.demandHits::switch_cpus3.data    123366831                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total        123366831                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::switch_cpus3.data    123378455                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total       123378455                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::switch_cpus3.data      2002611                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        2002611                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::switch_cpus3.data      2002616                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       2002616                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::switch_cpus3.data  11747126100                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  11747126100                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::switch_cpus3.data  11747126100                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  11747126100                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::switch_cpus3.data    125369442                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total    125369442                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::switch_cpus3.data    125381071                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total    125381071                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::switch_cpus3.data     0.015974                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.015974                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::switch_cpus3.data     0.015972                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.015972                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::switch_cpus3.data  5865.905111                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMissLatency::total  5865.905111                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::switch_cpus3.data  5865.890465                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::total  5865.890465                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.blockedCycles::no_mshrs        12483                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs         5861                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs      2.129841                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.unusedPrefetches           2047565                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu3.dcache.writebacks::writebacks       379208                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           379208                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::switch_cpus3.data      1164002                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      1164002                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::switch_cpus3.data      1164002                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      1164002                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::switch_cpus3.data       838609                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       838609                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0          333                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers1      2541301                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::switch_cpus3.data       838614                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total      3380248                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrUncacheable::switch_cpus3.data           36                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.overallMshrUncacheable::total           36                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.demandMshrMissLatency::switch_cpus3.data   5525473862                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total   5525473862                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0      5988911                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1  14006353419                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::switch_cpus3.data   5525521364                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  19537863694                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::switch_cpus3.data       893256                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::total       893256                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::switch_cpus3.data     0.006689                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.006689                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::switch_cpus3.data     0.006689                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.026960                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::switch_cpus3.data  6588.855905                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total  6588.855905                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 17984.717718                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1  5511.489359                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::switch_cpus3.data  6588.873265                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total  5780.008950                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::switch_cpus3.data 24812.666667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::total 24812.666667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.dcache.replacements               3379797                       # number of replacements (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0          333                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers1      2541301                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::total      2541634                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0      5988911                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers1  14006353419                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissLatency::total  14012342330                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 17984.717718                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1  5511.489359                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::total  5513.123577                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.hits::switch_cpus3.data           59                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.hits::total           59                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.misses::switch_cpus3.data            5                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.misses::total            5                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.missLatency::switch_cpus3.data        47502                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.missLatency::total        47502                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.accesses::switch_cpus3.data           64                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.accesses::total           64                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.missRate::switch_cpus3.data     0.078125                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.missRate::total     0.078125                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMissLatency::switch_cpus3.data  9500.400000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMissLatency::total  9500.400000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.mshrHits::switch_cpus3.data            5                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrHits::total            5                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.hits::switch_cpus3.data     70391938                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       70391938                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::switch_cpus3.data      1401268                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      1401268                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::switch_cpus3.data   8425932060                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total   8425932060                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::switch_cpus3.data     71793206                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     71793206                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::switch_cpus3.data     0.019518                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.019518                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::switch_cpus3.data  6013.076770                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total  6013.076770                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::switch_cpus3.data       675467                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       675467                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::switch_cpus3.data       725801                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       725801                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::switch_cpus3.data           24                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::total           24                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::switch_cpus3.data   4747357524                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total   4747357524                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::switch_cpus3.data       893256                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::total       893256                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::switch_cpus3.data     0.010110                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.010110                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::switch_cpus3.data  6540.852829                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total  6540.852829                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data        37219                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::total        37219                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.SoftPFExReq.hits::switch_cpus3.data           59                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.hits::total           59                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.misses::switch_cpus3.data            5                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.misses::total            5                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.accesses::switch_cpus3.data           64                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.accesses::total           64                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.missRate::switch_cpus3.data     0.078125                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.missRate::total     0.078125                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.mshrMisses::switch_cpus3.data            5                       # number of SoftPFExReq MSHR misses (Count)
system.cpu3.dcache.SoftPFExReq.mshrMisses::total            5                       # number of SoftPFExReq MSHR misses (Count)
system.cpu3.dcache.SoftPFExReq.mshrMissLatency::switch_cpus3.data        47502                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFExReq.mshrMissLatency::total        47502                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFExReq.mshrMissRate::switch_cpus3.data     0.078125                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.mshrMissRate::total     0.078125                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus3.data  9500.400000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFExReq.avgMshrMissLatency::total  9500.400000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::switch_cpus3.data        11565                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total        11565                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.accesses::switch_cpus3.data        11565                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total        11565                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.hits::switch_cpus3.data           58                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.hits::total           58                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.accesses::switch_cpus3.data           58                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.accesses::total           58                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.hits::switch_cpus3.data     52974893                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total      52974893                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::switch_cpus3.data       601343                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       601343                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::switch_cpus3.data   3321194040                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   3321194040                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::switch_cpus3.data     53576236                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total     53576236                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::switch_cpus3.data     0.011224                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.011224                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::switch_cpus3.data  5522.961172                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total  5522.961172                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::switch_cpus3.data       488535                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total       488535                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::switch_cpus3.data       112808                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       112808                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::switch_cpus3.data           12                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::total           12                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::switch_cpus3.data    778116338                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total    778116338                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::switch_cpus3.data     0.002106                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.002106                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::switch_cpus3.data  6897.705287                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total  6897.705287                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.prefetchers0.pfIssued        58660                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfIdentified      1991877                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfBufferHit      1108306                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfSpanPage          696                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.prefetchers1.pfIssued      5969060                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfIdentified     13842000                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfBufferHit      5269525                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfRemovedFull          226                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfSpanPage      5842590                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          950.944333                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs           138758479                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs           3380947                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             41.041306                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data     1.672288                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0    11.882163                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers1   503.173877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::switch_cpus3.data   434.216004                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.001633                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.011604                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers1     0.491381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::switch_cpus3.data     0.424039                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.928657                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1022          580                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.occupanciesTaskId::1024          404                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1022::0          223                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1022::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1022::3          253                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1022::4           97                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0           82                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3          114                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4          204                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1022     0.566406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.394531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses         504905020                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses        504905020                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.icache.demandHits::switch_cpus3.inst     36963590                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total         36963590                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::switch_cpus3.inst     36963590                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total        36963590                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::switch_cpus3.inst       208398                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total         208398                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::switch_cpus3.inst       208398                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total        208398                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::switch_cpus3.inst   1063250643                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total   1063250643                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::switch_cpus3.inst   1063250643                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total   1063250643                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::switch_cpus3.inst     37171988                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total     37171988                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::switch_cpus3.inst     37171988                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total     37171988                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::switch_cpus3.inst     0.005606                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.005606                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::switch_cpus3.inst     0.005606                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.005606                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::switch_cpus3.inst  5102.019420                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMissLatency::total  5102.019420                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::switch_cpus3.inst  5102.019420                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::total  5102.019420                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks       201920                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total           201920                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::switch_cpus3.inst         6478                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total         6478                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::switch_cpus3.inst         6478                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total         6478                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::switch_cpus3.inst       201920                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total       201920                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::switch_cpus3.inst       201920                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total       201920                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::switch_cpus3.inst   1051064196                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total   1051064196                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::switch_cpus3.inst   1051064196                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total   1051064196                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::switch_cpus3.inst     0.005432                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.005432                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::switch_cpus3.inst     0.005432                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.005432                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::switch_cpus3.inst  5205.349624                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total  5205.349624                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::switch_cpus3.inst  5205.349624                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total  5205.349624                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.replacements                201920                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::switch_cpus3.inst     36963590                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total       36963590                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::switch_cpus3.inst       208398                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total       208398                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::switch_cpus3.inst   1063250643                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total   1063250643                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::switch_cpus3.inst     37171988                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total     37171988                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::switch_cpus3.inst     0.005606                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.005606                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::switch_cpus3.inst  5102.019420                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total  5102.019420                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::switch_cpus3.inst         6478                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total         6478                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::switch_cpus3.inst       201920                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total       201920                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::switch_cpus3.inst   1051064196                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total   1051064196                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::switch_cpus3.inst     0.005432                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.005432                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::switch_cpus3.inst  5205.349624                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total  5205.349624                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                 504                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs            39841886                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs            202424                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            196.823924                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst     2.043737                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.occupancies::switch_cpus3.inst   501.956263                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.003992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::switch_cpus3.inst     0.980383                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.984375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          504                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::0           35                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          253                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          216                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.984375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses         148889872                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses        148889872                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.demandHits::cpu3.dcache.prefetcher.prefetchers0          301                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::cpu3.dcache.prefetcher.prefetchers1      2540003                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.inst       201906                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.data       829166                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.mmu.dtb.walker      1860207                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.mmu.itb.walker         2250                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::total         5433833                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.overallHits::cpu3.dcache.prefetcher.prefetchers0          301                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::cpu3.dcache.prefetcher.prefetchers1      2540003                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.inst       201906                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.data       829166                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.mmu.dtb.walker      1860207                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.mmu.itb.walker         2250                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::total        5433833                       # number of overall hits (Count)
system.cpu3.l2cache.demandMisses::cpu3.dcache.prefetcher.prefetchers0           32                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.dcache.prefetcher.prefetchers1         1298                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.inst           14                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.data           76                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.mmu.dtb.walker            1                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.mmu.itb.walker            1                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::total          1422                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.dcache.prefetcher.prefetchers0           32                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.dcache.prefetcher.prefetchers1         1298                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.inst           14                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.data           76                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.mmu.dtb.walker            1                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.mmu.itb.walker            1                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::total         1422                       # number of overall misses (Count)
system.cpu3.l2cache.demandMissLatency::cpu3.dcache.prefetcher.prefetchers0      4318031                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::cpu3.dcache.prefetcher.prefetchers1    177132136                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.inst      1667211                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.data      8357895                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.mmu.dtb.walker        89271                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.mmu.itb.walker       121758                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::total    191686302                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.dcache.prefetcher.prefetchers0      4318031                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.dcache.prefetcher.prefetchers1    177132136                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.inst      1667211                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.data      8357895                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.mmu.dtb.walker        89271                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.mmu.itb.walker       121758                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::total    191686302                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.demandAccesses::cpu3.dcache.prefetcher.prefetchers0          333                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.dcache.prefetcher.prefetchers1      2541301                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.inst       201920                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.data       829242                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.mmu.dtb.walker      1860208                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.mmu.itb.walker         2251                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::total      5435255                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.dcache.prefetcher.prefetchers0          333                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.dcache.prefetcher.prefetchers1      2541301                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.inst       201920                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.data       829242                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.mmu.dtb.walker      1860208                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.mmu.itb.walker         2251                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::total      5435255                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.demandMissRate::cpu3.dcache.prefetcher.prefetchers0     0.096096                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.dcache.prefetcher.prefetchers1     0.000511                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.inst     0.000069                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.data     0.000092                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.mmu.dtb.walker     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.mmu.itb.walker     0.000444                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::total     0.000262                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.dcache.prefetcher.prefetchers0     0.096096                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.dcache.prefetcher.prefetchers1     0.000511                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.inst     0.000069                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.data     0.000092                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.mmu.dtb.walker     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.mmu.itb.walker     0.000444                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::total     0.000262                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 134938.468750                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 136465.436055                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.inst 119086.500000                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.data 109972.302632                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker        89271                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.mmu.itb.walker       121758                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::total 134800.493671                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 134938.468750                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 136465.436055                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.inst 119086.500000                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.data 109972.302632                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker        89271                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.mmu.itb.walker       121758                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::total 134800.493671                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.unusedPrefetches                2                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu3.l2cache.demandMshrHits::switch_cpus3.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::switch_cpus3.data            1                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers0           32                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers1         1298                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.data           75                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.mmu.dtb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.mmu.itb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::total         1421                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0           32                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers1         1298                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.l2cache.prefetcher.prefetchers1            3                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.inst           14                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.data           75                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.mmu.dtb.walker            1                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.mmu.itb.walker            1                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::total         1424                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrUncacheable::switch_cpus3.data           36                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.l2cache.overallMshrUncacheable::total           36                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0      4318031                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1    177132136                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.inst      1667211                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.data      8333052                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker        89271                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.mmu.itb.walker       121758                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::total    191661459                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0      4318031                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1    177132136                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1        90080                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.inst      1667211                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.data      8333052                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker        89271                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.mmu.itb.walker       121758                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::total    191751539                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrUncacheableLatency::switch_cpus3.data       853944                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.overallMshrUncacheableLatency::total       853944                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.096096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.000511                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.inst     0.000069                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.data     0.000090                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.000444                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::total     0.000261                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.096096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.000511                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.l2cache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.inst     0.000069                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.data     0.000090                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.000444                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::total     0.000262                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 134938.468750                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 136465.436055                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.inst 119086.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.data 111107.360000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker        89271                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker       121758                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::total 134877.874032                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 134938.468750                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 136465.436055                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1 30026.666667                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.inst 119086.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.data 111107.360000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker        89271                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker       121758                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::total 134656.979635                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrUncacheableLatency::switch_cpus3.data 23720.666667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrUncacheableLatency::total 23720.666667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.l2cache.replacements                    0                       # number of replacements (Count)
system.cpu3.l2cache.HardPFReq.mshrMisses::cpu3.l2cache.prefetcher.prefetchers1            3                       # number of HardPFReq MSHR misses (Count)
system.cpu3.l2cache.HardPFReq.mshrMisses::total            3                       # number of HardPFReq MSHR misses (Count)
system.cpu3.l2cache.HardPFReq.mshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1        90080                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.l2cache.HardPFReq.mshrMissLatency::total        90080                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.l2cache.HardPFReq.mshrMissRate::cpu3.l2cache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.l2cache.HardPFReq.avgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1 30026.666667                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.HardPFReq.avgMshrMissLatency::total 30026.666667                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.hits::switch_cpus3.data         9372                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.hits::total         9372                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.accesses::switch_cpus3.data         9372                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.accesses::total         9372                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.hits::switch_cpus3.inst       201906                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.hits::total       201906                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.misses::switch_cpus3.inst           14                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.misses::total           14                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.missLatency::switch_cpus3.inst      1667211                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.missLatency::total      1667211                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.accesses::switch_cpus3.inst       201920                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.accesses::total       201920                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.missRate::switch_cpus3.inst     0.000069                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.missRate::total     0.000069                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::switch_cpus3.inst 119086.500000                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::total 119086.500000                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.mshrMisses::switch_cpus3.inst           14                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMisses::total           14                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus3.inst      1667211                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::total      1667211                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::switch_cpus3.inst     0.000069                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::total     0.000069                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus3.inst 119086.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::total 119086.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.hits::cpu3.dcache.prefetcher.prefetchers1           27                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::switch_cpus3.data       103441                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::total       103468                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.misses::switch_cpus3.data           24                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::total           24                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.missLatency::switch_cpus3.data      1606059                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::total      1606059                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.accesses::cpu3.dcache.prefetcher.prefetchers1           27                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::switch_cpus3.data       103465                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::total       103492                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.missRate::switch_cpus3.data     0.000232                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::total     0.000232                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMissLatency::switch_cpus3.data 66919.125000                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::total 66919.125000                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.mshrMisses::switch_cpus3.data           24                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::total           24                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::switch_cpus3.data      1606059                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::total      1606059                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissRate::switch_cpus3.data     0.000232                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::total     0.000232                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus3.data 66919.125000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::total 66919.125000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.hits::switch_cpus3.mmu.dtb.walker      1860207                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::switch_cpus3.mmu.itb.walker         2250                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::total       1862457                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.misses::switch_cpus3.mmu.dtb.walker            1                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::switch_cpus3.mmu.itb.walker            1                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::total            2                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.missLatency::switch_cpus3.mmu.dtb.walker        89271                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.missLatency::switch_cpus3.mmu.itb.walker       121758                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.missLatency::total       211029                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.accesses::switch_cpus3.mmu.dtb.walker      1860208                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::switch_cpus3.mmu.itb.walker         2251                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::total      1862459                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.missRate::switch_cpus3.mmu.dtb.walker     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::switch_cpus3.mmu.itb.walker     0.000444                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.avgMissLatency::switch_cpus3.mmu.dtb.walker        89271                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMissLatency::switch_cpus3.mmu.itb.walker       121758                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMissLatency::total 105514.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.mshrMisses::switch_cpus3.mmu.dtb.walker            1                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::switch_cpus3.mmu.itb.walker            1                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::total            2                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrUncacheable::switch_cpus3.data           24                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.l2cache.ReadReq.mshrUncacheable::total           24                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.l2cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker        89271                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.itb.walker       121758                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissLatency::total       211029                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus3.data       853944                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrUncacheableLatency::total       853944                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.000444                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.mshrMissRate::total     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker        89271                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker       121758                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::total 105514.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data        35581                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrUncacheableLatency::total        35581                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers0          301                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers1      2539976                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::switch_cpus3.data       725725                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::total      3266002                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers0           32                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers1         1298                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::switch_cpus3.data           52                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::total         1382                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers0      4318031                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers1    177132136                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::switch_cpus3.data      6751836                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::total    188202003                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers0          333                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers1      2541274                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::switch_cpus3.data       725777                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::total      3267384                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers0     0.096096                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers1     0.000511                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::switch_cpus3.data     0.000072                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::total     0.000423                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers0 134938.468750                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers1 136465.436055                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::switch_cpus3.data       129843                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::total 136180.899421                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.mshrHits::switch_cpus3.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0           32                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers1         1298                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::switch_cpus3.data           51                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::total         1381                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0      4318031                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers1    177132136                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus3.data      6726993                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::total    188177160                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.096096                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.000511                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.000070                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::total     0.000423                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 134938.468750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 136465.436055                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 131901.823529                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::total 136261.520637                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.WriteReq.mshrUncacheable::switch_cpus3.data           12                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.l2cache.WriteReq.mshrUncacheable::total           12                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.l2cache.WritebackClean.hits::writebacks       196324                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.hits::total       196324                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.accesses::writebacks       196324                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackClean.accesses::total       196324                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.hits::writebacks       379208                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.hits::total       379208                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.accesses::writebacks       379208                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.accesses::total       379208                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.prefetchers0.pfIssued            0                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.prefetchers1.pfIssued           10                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfIdentified           16                       # number of prefetch candidates identified (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfBufferHit            4                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfSpanPage            2                       # number of prefetches that crossed the page (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.tags.tagsInUse        2610.992134                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.l2cache.tags.totalRefs            9206331                       # Total number of references to valid blocks. (Count)
system.cpu3.l2cache.tags.sampledRefs            12415                       # Sample count of references to valid blocks. (Count)
system.cpu3.l2cache.tags.avgRefs           741.549013                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.l2cache.tags.occupancies::writebacks    10.569543                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.inst            6                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.data            6                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0    27.395499                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers1   942.045356                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.l2cache.prefetcher.prefetchers1     0.225827                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.mmu.dtb.walker            5                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.mmu.itb.walker            5                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.inst   768.798358                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.data   746.676351                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.mmu.dtb.walker    52.217700                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.mmu.itb.walker    41.063501                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.avgOccs::writebacks     0.000323                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.inst     0.000183                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.data     0.000183                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.000836                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers1     0.028749                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.l2cache.prefetcher.prefetchers1     0.000007                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.000153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.mmu.itb.walker     0.000153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.inst     0.023462                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.data     0.022787                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.001594                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.001253                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::total      0.079681                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.occupanciesTaskId::1022         1204                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.occupanciesTaskId::1023          105                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.occupanciesTaskId::1024         1551                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::3           71                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::4         1128                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::4          104                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::4         1545                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ratioOccsTaskId::1022     0.036743                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.ratioOccsTaskId::1023     0.003204                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.ratioOccsTaskId::1024     0.047333                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.tagAccesses         71137759                       # Number of tag accesses (Count)
system.cpu3.l2cache.tags.dataAccesses        71137759                       # Number of data accesses (Count)
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu3.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu3.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu3.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu3.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu3.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu3.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu3.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu3.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu3.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu3.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu3.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu3.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF  54367667991                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.toL2Bus.transDist::ReadReq        1862483                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadResp       5331787                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WriteReq            12                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WriteResp           12                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackDirty       379363                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackClean       201920                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::CleanEvict      3004770                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::HardPFReq         1922                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeReq          167                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::SCUpgradeReq           11                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExReq       103518                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExResp       103495                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadCleanReq       201920                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadSharedReq      3271113                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateReq         9372                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateResp         9372                       # Transaction distribution (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       605760                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     10140368                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.mmu.itb.walker.dma::system.cpu3.l2cache.cpu_side_port         4502                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.mmu.dtb.walker.dma::system.cpu3.l2cache.cpu_side_port      3720416                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount::total          14471046                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktSize_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port     25845760                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    240005712                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.mmu.itb.walker.dma::system.cpu3.l2cache.cpu_side_port        18008                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.mmu.dtb.walker.dma::system.cpu3.l2cache.cpu_side_port     14881664                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize::total          280751144                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.snoops                      10194                       # Total snoops (Count)
system.cpu3.toL2Bus.snoopTraffic                10112                       # Total snoop traffic (Byte)
system.cpu3.toL2Bus.snoopFanout::samples      5454854                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::mean        0.025807                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::stdev       0.158558                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::0            5314082     97.42%     97.42% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::1             140772      2.58%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::total        5454854                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.toL2Bus.reqLayer0.occupancy    2836100064                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer0.occupancy    173432851                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer1.occupancy   2763659388                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer2.occupancy      1288599                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer3.occupancy   1048046927                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoopLayer0.occupancy         2457                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoop_filter.totRequests      7163885                       # Total number of requests made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleRequests      3581724                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiRequests       135474                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.totSnoops         5291                       # Total number of snoops made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleSnoops         5291                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       273                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   356                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  356                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  365                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 365                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio         1442                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         1442                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     1442                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio         1442                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         1442                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1442                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy             1385607                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             1077000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu0.dcache.prefetcher.prefetchers0           46                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.dcache.prefetcher.prefetchers1        72468                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.l2cache.prefetcher.prefetchers0        43686                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.dcache.prefetcher.prefetchers1        30474                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.l2cache.prefetcher.prefetchers0          758                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.l2cache.prefetcher.prefetchers1            9                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.dcache.prefetcher.prefetchers0      3786835                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.l2cache.prefetcher.prefetchers0       220256                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.l2cache.prefetcher.prefetchers1         3093                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.dcache.prefetcher.prefetchers1          143                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.inst             6                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.data           573                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.mmu.dtb.walker            1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.mmu.itb.walker            1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.inst          3076                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.data         20067                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.mmu.dtb.walker          217                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.mmu.itb.walker           10                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.inst            91                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.data       1628963                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.mmu.dtb.walker        10661                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.data            15                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                   5821450                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.dcache.prefetcher.prefetchers0           46                       # number of overall hits (Count)
system.l3.overallHits::cpu0.dcache.prefetcher.prefetchers1        72468                       # number of overall hits (Count)
system.l3.overallHits::cpu0.l2cache.prefetcher.prefetchers0        43686                       # number of overall hits (Count)
system.l3.overallHits::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of overall hits (Count)
system.l3.overallHits::cpu1.dcache.prefetcher.prefetchers1        30474                       # number of overall hits (Count)
system.l3.overallHits::cpu1.l2cache.prefetcher.prefetchers0          758                       # number of overall hits (Count)
system.l3.overallHits::cpu1.l2cache.prefetcher.prefetchers1            9                       # number of overall hits (Count)
system.l3.overallHits::cpu2.dcache.prefetcher.prefetchers0      3786835                       # number of overall hits (Count)
system.l3.overallHits::cpu2.l2cache.prefetcher.prefetchers0       220256                       # number of overall hits (Count)
system.l3.overallHits::cpu2.l2cache.prefetcher.prefetchers1         3093                       # number of overall hits (Count)
system.l3.overallHits::cpu3.dcache.prefetcher.prefetchers1          143                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.inst            6                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.data          573                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.mmu.dtb.walker            1                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.mmu.itb.walker            1                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.inst         3076                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.data        20067                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.mmu.dtb.walker          217                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.mmu.itb.walker           10                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.inst           91                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.data      1628963                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.mmu.dtb.walker        10661                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.data           15                       # number of overall hits (Count)
system.l3.overallHits::total                  5821450                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.dcache.prefetcher.prefetchers0           27                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.dcache.prefetcher.prefetchers1        41828                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.l2cache.prefetcher.prefetchers0        90587                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.l2cache.prefetcher.prefetchers1            7                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.dcache.prefetcher.prefetchers1        70259                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.l2cache.prefetcher.prefetchers0         2447                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.l2cache.prefetcher.prefetchers1            5                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.dcache.prefetcher.prefetchers0       876306                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.l2cache.prefetcher.prefetchers0        55490                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.l2cache.prefetcher.prefetchers1          217                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.dcache.prefetcher.prefetchers0           32                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.dcache.prefetcher.prefetchers1         1122                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.l2cache.prefetcher.prefetchers1            1                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.inst          598                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.data         5411                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.mmu.dtb.walker          519                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.mmu.itb.walker           27                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.inst         6832                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.data        25915                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.mmu.dtb.walker         1802                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.mmu.itb.walker          109                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.inst          254                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.data       279929                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.mmu.dtb.walker         3001                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.mmu.itb.walker           11                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.inst           14                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.data           47                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.mmu.dtb.walker            1                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.mmu.itb.walker            1                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                 1462799                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.dcache.prefetcher.prefetchers0           27                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.dcache.prefetcher.prefetchers1        41828                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.l2cache.prefetcher.prefetchers0        90587                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.l2cache.prefetcher.prefetchers1            7                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.dcache.prefetcher.prefetchers1        70259                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.l2cache.prefetcher.prefetchers0         2447                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.l2cache.prefetcher.prefetchers1            5                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.dcache.prefetcher.prefetchers0       876306                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.l2cache.prefetcher.prefetchers0        55490                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.l2cache.prefetcher.prefetchers1          217                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.dcache.prefetcher.prefetchers0           32                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.dcache.prefetcher.prefetchers1         1122                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.l2cache.prefetcher.prefetchers1            1                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.inst          598                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.data         5411                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.mmu.dtb.walker          519                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.mmu.itb.walker           27                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.inst         6832                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.data        25915                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.mmu.dtb.walker         1802                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.mmu.itb.walker          109                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.inst          254                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.data       279929                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.mmu.dtb.walker         3001                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.mmu.itb.walker           11                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.inst           14                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.data           47                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.mmu.dtb.walker            1                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.mmu.itb.walker            1                       # number of overall misses (Count)
system.l3.overallMisses::total                1462799                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.dcache.prefetcher.prefetchers0      2702675                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.dcache.prefetcher.prefetchers1   5496709729                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.l2cache.prefetcher.prefetchers0  13227799270                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.l2cache.prefetcher.prefetchers1       852033                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.dcache.prefetcher.prefetchers1   9386134188                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.l2cache.prefetcher.prefetchers0    365645295                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.l2cache.prefetcher.prefetchers1       760919                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.dcache.prefetcher.prefetchers0 111511875584                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.l2cache.prefetcher.prefetchers0   7793458298                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.l2cache.prefetcher.prefetchers1     26100215                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.dcache.prefetcher.prefetchers0      4189741                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.dcache.prefetcher.prefetchers1    164346934                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.l2cache.prefetcher.prefetchers1        54327                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.inst     61942392                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.data    772183325                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.mmu.dtb.walker     61663475                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.mmu.itb.walker      2729727                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.inst    757985940                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.data   3633562799                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.mmu.dtb.walker    209291836                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.mmu.itb.walker     12323617                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.inst     26277888                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.data  35160724044                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.mmu.dtb.walker    277773412                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.mmu.itb.walker       955227                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.inst      1610700                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.data      7779673                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.mmu.dtb.walker        85449                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.mmu.itb.walker       117936                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total       188967636648                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.dcache.prefetcher.prefetchers0      2702675                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.dcache.prefetcher.prefetchers1   5496709729                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.l2cache.prefetcher.prefetchers0  13227799270                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.l2cache.prefetcher.prefetchers1       852033                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.dcache.prefetcher.prefetchers1   9386134188                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.l2cache.prefetcher.prefetchers0    365645295                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.l2cache.prefetcher.prefetchers1       760919                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.dcache.prefetcher.prefetchers0 111511875584                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.l2cache.prefetcher.prefetchers0   7793458298                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.l2cache.prefetcher.prefetchers1     26100215                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.dcache.prefetcher.prefetchers0      4189741                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.dcache.prefetcher.prefetchers1    164346934                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.l2cache.prefetcher.prefetchers1        54327                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.inst     61942392                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.data    772183325                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.mmu.dtb.walker     61663475                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.mmu.itb.walker      2729727                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.inst    757985940                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.data   3633562799                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.mmu.dtb.walker    209291836                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.mmu.itb.walker     12323617                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.inst     26277888                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.data  35160724044                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.mmu.dtb.walker    277773412                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.mmu.itb.walker       955227                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.inst      1610700                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.data      7779673                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.mmu.dtb.walker        85449                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.mmu.itb.walker       117936                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total      188967636648                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.dcache.prefetcher.prefetchers0           73                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.dcache.prefetcher.prefetchers1       114296                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.l2cache.prefetcher.prefetchers0       134273                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.l2cache.prefetcher.prefetchers1            8                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.dcache.prefetcher.prefetchers1       100733                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.l2cache.prefetcher.prefetchers0         3205                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.l2cache.prefetcher.prefetchers1           14                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.dcache.prefetcher.prefetchers0      4663141                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.l2cache.prefetcher.prefetchers0       275746                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.l2cache.prefetcher.prefetchers1         3310                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.dcache.prefetcher.prefetchers0           32                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.dcache.prefetcher.prefetchers1         1265                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.l2cache.prefetcher.prefetchers1            1                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.inst          604                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.data         5984                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.mmu.dtb.walker          520                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.mmu.itb.walker           28                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.inst         9908                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.data        45982                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.mmu.dtb.walker         2019                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.mmu.itb.walker          119                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.inst          345                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.data      1908892                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.mmu.dtb.walker        13662                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.mmu.itb.walker           11                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.data           62                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.mmu.dtb.walker            1                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.mmu.itb.walker            1                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               7284249                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.dcache.prefetcher.prefetchers0           73                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.dcache.prefetcher.prefetchers1       114296                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.l2cache.prefetcher.prefetchers0       134273                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.l2cache.prefetcher.prefetchers1            8                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.dcache.prefetcher.prefetchers1       100733                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.l2cache.prefetcher.prefetchers0         3205                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.l2cache.prefetcher.prefetchers1           14                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.dcache.prefetcher.prefetchers0      4663141                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.l2cache.prefetcher.prefetchers0       275746                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.l2cache.prefetcher.prefetchers1         3310                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.dcache.prefetcher.prefetchers0           32                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.dcache.prefetcher.prefetchers1         1265                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.l2cache.prefetcher.prefetchers1            1                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.inst          604                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.data         5984                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.mmu.dtb.walker          520                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.mmu.itb.walker           28                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.inst         9908                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.data        45982                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.mmu.dtb.walker         2019                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.mmu.itb.walker          119                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.inst          345                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.data      1908892                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.mmu.dtb.walker        13662                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.mmu.itb.walker           11                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.data           62                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.mmu.dtb.walker            1                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.mmu.itb.walker            1                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              7284249                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.dcache.prefetcher.prefetchers0     0.369863                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.dcache.prefetcher.prefetchers1     0.365962                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.674648                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.875000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.dcache.prefetcher.prefetchers1     0.697477                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.763495                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.357143                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.dcache.prefetcher.prefetchers0     0.187922                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.201236                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.l2cache.prefetcher.prefetchers1     0.065559                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.dcache.prefetcher.prefetchers0            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.dcache.prefetcher.prefetchers1     0.886957                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.l2cache.prefetcher.prefetchers1            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.inst     0.990066                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.data     0.904245                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.mmu.dtb.walker     0.998077                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.mmu.itb.walker     0.964286                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.inst     0.689544                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.data     0.563590                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.mmu.dtb.walker     0.892521                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.mmu.itb.walker     0.915966                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.inst     0.736232                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.data     0.146645                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.mmu.dtb.walker     0.219660                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.inst            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.data     0.758065                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.200817                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.dcache.prefetcher.prefetchers0     0.369863                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.dcache.prefetcher.prefetchers1     0.365962                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.674648                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.875000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.dcache.prefetcher.prefetchers1     0.697477                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.763495                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.357143                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.dcache.prefetcher.prefetchers0     0.187922                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.201236                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.l2cache.prefetcher.prefetchers1     0.065559                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.dcache.prefetcher.prefetchers0            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.dcache.prefetcher.prefetchers1     0.886957                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.l2cache.prefetcher.prefetchers1            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.inst     0.990066                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.data     0.904245                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.mmu.dtb.walker     0.998077                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.mmu.itb.walker     0.964286                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.inst     0.689544                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.data     0.563590                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.mmu.dtb.walker     0.892521                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.mmu.itb.walker     0.915966                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.inst     0.736232                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.data     0.146645                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.mmu.dtb.walker     0.219660                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.inst            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.data     0.758065                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.200817                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 100099.074074                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 131412.205437                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 146023.151998                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers1       121719                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 133593.335914                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers0 149425.948100                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers1 152183.800000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 127252.210511                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 140447.977978                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers1 120277.488479                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 130929.406250                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 146476.768271                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.l2cache.prefetcher.prefetchers1        54327                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.inst 103582.595318                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.data 142706.214193                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 118812.090559                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.mmu.itb.walker       101101                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.inst 110946.419789                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.data 140210.796797                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker 116144.193119                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.mmu.itb.walker 113060.706422                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.inst 103456.251969                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.data 125605.864501                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 92560.283905                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.mmu.itb.walker 86838.818182                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.inst       115050                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.data 165524.957447                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker        85449                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.mmu.itb.walker       117936                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    129182.229854                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 100099.074074                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 131412.205437                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 146023.151998                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers1       121719                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 133593.335914                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers0 149425.948100                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers1 152183.800000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 127252.210511                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 140447.977978                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers1 120277.488479                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 130929.406250                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 146476.768271                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.l2cache.prefetcher.prefetchers1        54327                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.inst 103582.595318                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.data 142706.214193                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 118812.090559                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.mmu.itb.walker       101101                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.inst 110946.419789                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.data 140210.796797                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker 116144.193119                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.mmu.itb.walker 113060.706422                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.inst 103456.251969                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.data 125605.864501                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 92560.283905                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.mmu.itb.walker 86838.818182                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.inst       115050                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.data 165524.957447                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker        85449                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.mmu.itb.walker       117936                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   129182.229854                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs             1837367                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs               54088                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs              33.969956                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.unusedPrefetches                      97847                       # number of HardPF blocks evicted w/o reference (Count)
system.l3.writebacks::writebacks              1774349                       # number of writebacks (Count)
system.l3.writebacks::total                   1774349                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.dcache.prefetcher.prefetchers0            1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu0.dcache.prefetcher.prefetchers1          573                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu0.l2cache.prefetcher.prefetchers0        10558                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.dcache.prefetcher.prefetchers1         3003                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.l2cache.prefetcher.prefetchers0          700                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.dcache.prefetcher.prefetchers0       339490                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.l2cache.prefetcher.prefetchers0        20377                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.l2cache.prefetcher.prefetchers1          118                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.dcache.prefetcher.prefetchers0            2                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.dcache.prefetcher.prefetchers1          112                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.l2cache.prefetcher.prefetchers1            1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.data           19                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.inst          230                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.data         1487                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.mmu.dtb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.data        43721                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.mmu.dtb.walker            9                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                420407                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.dcache.prefetcher.prefetchers0            1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu0.dcache.prefetcher.prefetchers1          573                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu0.l2cache.prefetcher.prefetchers0        10558                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.dcache.prefetcher.prefetchers1         3003                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.l2cache.prefetcher.prefetchers0          700                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.dcache.prefetcher.prefetchers0       339490                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.l2cache.prefetcher.prefetchers0        20377                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.l2cache.prefetcher.prefetchers1          118                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.dcache.prefetcher.prefetchers0            2                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.dcache.prefetcher.prefetchers1          112                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.l2cache.prefetcher.prefetchers1            1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.data           19                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.inst          230                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.data         1487                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.mmu.dtb.walker            2                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.inst            3                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.data        43721                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.mmu.dtb.walker            9                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total               420407                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers0           26                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers1        41255                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.l2cache.prefetcher.prefetchers0        80029                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.l2cache.prefetcher.prefetchers1            6                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers1        67256                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.l2cache.prefetcher.prefetchers0         1747                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.l2cache.prefetcher.prefetchers1            5                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers0       536816                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.l2cache.prefetcher.prefetchers0        35113                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.l2cache.prefetcher.prefetchers1           99                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers0           30                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers1         1010                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.inst          598                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.data         5392                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.mmu.dtb.walker          519                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.mmu.itb.walker           27                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.inst         6602                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.data        24428                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.mmu.dtb.walker         1800                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.mmu.itb.walker          109                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.inst          251                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.data       236208                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.mmu.dtb.walker         2992                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.mmu.itb.walker           11                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.data           47                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.mmu.dtb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.mmu.itb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total             1042392                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0           26                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers1        41255                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers0        80029                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers1            6                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers1        67256                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers0         1747                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers1            5                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0       536816                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers0        35113                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers1           99                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0           30                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers1         1010                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::l3.prefetcher.prefetchers0       197234                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::l3.prefetcher.prefetchers1      2034393                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::l3.prefetcher.prefetchers2       670102                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.inst          598                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.data         5392                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.mmu.dtb.walker          519                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.mmu.itb.walker           27                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.inst         6602                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.data        24428                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.mmu.dtb.walker         1800                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.mmu.itb.walker          109                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.inst          251                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.data       236208                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.mmu.dtb.walker         2992                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.mmu.itb.walker           11                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.inst           14                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.data           47                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.mmu.dtb.walker            1                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.mmu.itb.walker            1                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total            3944121                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::switch_cpus0.data           36                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus1.data          757                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus2.data           36                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus3.data           36                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total           865                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      2622715                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1   5452712686                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0  12664156228                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1       851342                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1   9172139057                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0    300169743                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1       760217                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0  83203905103                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0   5981106387                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1     15789562                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0      4088724                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1    156448331                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.inst     61858783                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.data    770193551                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker     61590083                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.mmu.itb.walker      2726061                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.inst    744296108                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.data   3539119337                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker    208918785                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.mmu.itb.walker     12308568                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.inst     25974473                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.data  31751211184                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker    276890869                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.mmu.itb.walker       953834                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.inst      1608479                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.data      7774034                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker        85427                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.mmu.itb.walker       117788                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total   154420377459                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      2622715                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1   5452712686                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0  12664156228                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1       851342                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1   9172139057                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0    300169743                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1       760217                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0  83203905103                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0   5981106387                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1     15789562                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0      4088724                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1    156448331                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::l3.prefetcher.prefetchers0  25343264621                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::l3.prefetcher.prefetchers1 315246967082                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::l3.prefetcher.prefetchers2  98919544285                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.inst     61858783                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.data    770193551                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker     61590083                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.mmu.itb.walker      2726061                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.inst    744296108                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.data   3539119337                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker    208918785                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.mmu.itb.walker     12308568                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.inst     25974473                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.data  31751211184                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker    276890869                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.mmu.itb.walker       953834                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.inst      1608479                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.data      7774034                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker        85427                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.mmu.itb.walker       117788                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total  593930153447                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus0.data       760552                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus1.data     81868392                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus2.data       711588                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus3.data       731662                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total     84072194                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.356164                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.360949                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.596017                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.750000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.667666                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.545086                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.357143                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.115119                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.127338                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.l2cache.prefetcher.prefetchers1     0.029909                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.937500                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.798419                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.inst     0.990066                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.data     0.901070                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.998077                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.964286                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.inst     0.666330                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.data     0.531251                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.891530                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.915966                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.inst     0.727536                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.data     0.123741                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.219002                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.data     0.758065                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.143102                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.356164                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.360949                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.596017                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.750000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.667666                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.545086                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.357143                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.115119                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.127338                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers1     0.029909                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.937500                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.798419                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::l3.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::l3.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::l3.prefetcher.prefetchers2          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.inst     0.990066                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.data     0.901070                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.998077                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.964286                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.inst     0.666330                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.data     0.531251                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.891530                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.915966                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.inst     0.727536                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.data     0.123741                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.219002                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.data     0.758065                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.541459                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 100873.653846                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 132170.953484                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 158244.589186                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1 141890.333333                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 136376.517441                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 171820.116199                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 152043.400000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 154995.203390                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 170338.802922                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1 159490.525253                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 136290.800000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 154899.337624                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.inst 103442.780936                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.data 142840.050260                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 118670.680154                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 100965.222222                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.inst 112737.974553                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.data 144879.619167                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 116065.991667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 112922.642202                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.inst 103483.956175                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.data 134420.558084                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 92543.739639                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 86712.181818                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.inst 114891.357143                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.data 165404.978723                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker        85427                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker       117788                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 148140.409231                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 100873.653846                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 132170.953484                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 158244.589186                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1 141890.333333                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 136376.517441                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 171820.116199                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 152043.400000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 154995.203390                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 170338.802922                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1 159490.525253                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 136290.800000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 154899.337624                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::l3.prefetcher.prefetchers0 128493.386642                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::l3.prefetcher.prefetchers1 154958.735644                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::l3.prefetcher.prefetchers2 147618.637588                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.inst 103442.780936                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.data 142840.050260                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 118670.680154                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 100965.222222                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.inst 112737.974553                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.data 144879.619167                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 116065.991667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 112922.642202                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.inst 103483.956175                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.data 134420.558084                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 92543.739639                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 86712.181818                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.inst 114891.357143                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.data 165404.978723                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker        85427                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker       117788                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 150586.189787                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus0.data 21126.444444                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus1.data 108148.470277                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus2.data 19766.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus3.data 20323.944444                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 97193.287861                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                        4005491                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks       293521                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total         293521                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.HardPFReq.mshrMisses::l3.prefetcher.prefetchers0       197234                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMisses::l3.prefetcher.prefetchers1      2034393                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMisses::l3.prefetcher.prefetchers2       670102                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMisses::total         2901729                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMissLatency::l3.prefetcher.prefetchers0  25343264621                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissLatency::l3.prefetcher.prefetchers1 315246967082                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissLatency::l3.prefetcher.prefetchers2  98919544285                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissLatency::total 439509775988                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissRate::l3.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.mshrMissRate::l3.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.mshrMissRate::l3.prefetcher.prefetchers2          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.mshrMissRate::total           inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.avgMshrMissLatency::l3.prefetcher.prefetchers0 128493.386642                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.HardPFReq.avgMshrMissLatency::l3.prefetcher.prefetchers1 154958.735644                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.HardPFReq.avgMshrMissLatency::l3.prefetcher.prefetchers2 147618.637588                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.HardPFReq.avgMshrMissLatency::total 151464.790815                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.hits::switch_cpus0.data            2                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::switch_cpus1.data           94                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::total                96                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.misses::switch_cpus1.data          161                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus2.data           12                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total             173                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.missLatency::switch_cpus1.data       696521                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.missLatency::total       696521                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.accesses::switch_cpus0.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus1.data          255                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus2.data           12                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total           269                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::switch_cpus1.data     0.631373                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus2.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total      0.643123                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMissLatency::switch_cpus1.data  4326.217391                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMissLatency::total  4026.132948                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.mshrHits::switch_cpus1.data           13                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrHits::total            13                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus1.data          148                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus2.data           12                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total          160                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus1.data      2928573                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus2.data       205381                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total      3133954                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::switch_cpus1.data     0.580392                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus2.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total     0.594796                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 19787.655405                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus2.data 17115.083333                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total 19587.212500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu1.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu2.dcache.prefetcher.prefetchers0          269                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus0.data          246                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus1.data          799                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus2.data      1331483                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus3.data           13                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total               1332811                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu1.dcache.prefetcher.prefetchers1            4                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu2.dcache.prefetcher.prefetchers0            2                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus0.data         1148                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus1.data         1223                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus2.data       143971                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus3.data            9                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total              146357                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu1.dcache.prefetcher.prefetchers1       461916                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu2.dcache.prefetcher.prefetchers0       214305                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus0.data    153684241                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus1.data    171953527                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus2.data  16848529022                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus3.data      1339876                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total    17176182887                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu1.dcache.prefetcher.prefetchers1            5                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu2.dcache.prefetcher.prefetchers0          271                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus0.data         1394                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus1.data         2022                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus2.data      1475454                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus3.data           22                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total           1479168                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu1.dcache.prefetcher.prefetchers1     0.800000                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu2.dcache.prefetcher.prefetchers0     0.007380                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus0.data     0.823529                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus1.data     0.604847                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus2.data     0.097577                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus3.data     0.409091                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.098945                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers1       115479                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers0 107152.500000                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus0.data 133871.290070                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus1.data 140599.776778                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus2.data 117027.241750                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus3.data 148875.111111                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 117358.123540                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrHits::switch_cpus1.data           56                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrHits::switch_cpus2.data        14527                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrHits::total             14583                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1            4                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0            2                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus0.data         1148                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus1.data         1167                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus2.data       129444                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus3.data            9                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total          131774                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1       461454                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0       214136                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus0.data    153529866                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus1.data    169170310                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus2.data  15792048927                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus3.data      1339207                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total  16116763900                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.800000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.007380                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus0.data     0.823529                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus1.data     0.577151                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus2.data     0.087732                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus3.data     0.409091                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.089087                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 115363.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0       107068                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus0.data 133736.817073                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus1.data 144961.705227                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus2.data 121999.080120                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus3.data 148800.777778                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 122306.099079                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadReq.mshrUncacheable::switch_cpus0.data           24                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus1.data          380                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus2.data           24                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus3.data           24                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total          452                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus0.data       760552                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus1.data     81868392                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus2.data       711588                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus3.data       731662                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total     84072194                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 31689.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 215443.136842                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 29649.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 30485.916667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 186000.429204                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers0           46                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers1        72468                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.l2cache.prefetcher.prefetchers0        43686                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers1        30473                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.l2cache.prefetcher.prefetchers0          758                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.l2cache.prefetcher.prefetchers1            9                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers0      3786566                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.l2cache.prefetcher.prefetchers0       220256                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.l2cache.prefetcher.prefetchers1         3093                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers1          143                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.inst            6                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.data          327                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.mmu.dtb.walker            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.mmu.itb.walker            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.inst         3076                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.data        19268                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.mmu.dtb.walker          217                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.mmu.itb.walker           10                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.inst           91                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.data       297480                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.mmu.dtb.walker        10661                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.data            2                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total           4488639                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers0           27                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers1        41828                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.l2cache.prefetcher.prefetchers0        90587                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.l2cache.prefetcher.prefetchers1            7                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers1        70255                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.l2cache.prefetcher.prefetchers0         2447                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.l2cache.prefetcher.prefetchers1            5                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers0       876304                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.l2cache.prefetcher.prefetchers0        55490                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.l2cache.prefetcher.prefetchers1          217                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers0           32                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers1         1122                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.l2cache.prefetcher.prefetchers1            1                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.inst          598                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.data         4263                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.mmu.dtb.walker          519                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.mmu.itb.walker           27                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.inst         6832                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.data        24692                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.mmu.dtb.walker         1802                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.mmu.itb.walker          109                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.inst          254                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.data       135958                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.mmu.dtb.walker         3001                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.mmu.itb.walker           11                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.inst           14                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.data           38                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.mmu.dtb.walker            1                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.mmu.itb.walker            1                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total         1316442                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers0      2702675                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers1   5496709729                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.l2cache.prefetcher.prefetchers0  13227799270                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.l2cache.prefetcher.prefetchers1       852033                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers1   9385672272                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.l2cache.prefetcher.prefetchers0    365645295                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.l2cache.prefetcher.prefetchers1       760919                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers0 111511661279                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.l2cache.prefetcher.prefetchers0   7793458298                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.l2cache.prefetcher.prefetchers1     26100215                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers0      4189741                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers1    164346934                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.l2cache.prefetcher.prefetchers1        54327                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.inst     61942392                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.data    618499084                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.mmu.dtb.walker     61663475                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.mmu.itb.walker      2729727                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.inst    757985940                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.data   3461609272                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.mmu.dtb.walker    209291836                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.mmu.itb.walker     12323617                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.inst     26277888                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.data  18312195022                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.mmu.dtb.walker    277773412                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.mmu.itb.walker       955227                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.inst      1610700                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.data      6439797                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.mmu.dtb.walker        85449                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.mmu.itb.walker       117936                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total 171791453761                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers0           73                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers1       114296                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.l2cache.prefetcher.prefetchers0       134273                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.l2cache.prefetcher.prefetchers1            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers1       100728                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.l2cache.prefetcher.prefetchers0         3205                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.l2cache.prefetcher.prefetchers1           14                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers0      4662870                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.l2cache.prefetcher.prefetchers0       275746                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.l2cache.prefetcher.prefetchers1         3310                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers0           32                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers1         1265                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.l2cache.prefetcher.prefetchers1            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.inst          604                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.data         4590                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.mmu.dtb.walker          520                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.mmu.itb.walker           28                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.inst         9908                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.data        43960                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.mmu.dtb.walker         2019                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.mmu.itb.walker          119                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.inst          345                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.data       433438                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.mmu.dtb.walker        13662                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.mmu.itb.walker           11                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.inst           14                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.data           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.mmu.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.mmu.itb.walker            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total       5805081                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers0     0.369863                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers1     0.365962                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.l2cache.prefetcher.prefetchers0     0.674648                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.l2cache.prefetcher.prefetchers1     0.875000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers1     0.697472                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.l2cache.prefetcher.prefetchers0     0.763495                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.l2cache.prefetcher.prefetchers1     0.357143                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers0     0.187932                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.l2cache.prefetcher.prefetchers0     0.201236                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.l2cache.prefetcher.prefetchers1     0.065559                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers0            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers1     0.886957                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.l2cache.prefetcher.prefetchers1            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.inst     0.990066                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.data     0.928758                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.mmu.dtb.walker     0.998077                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.mmu.itb.walker     0.964286                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.inst     0.689544                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.data     0.561692                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.mmu.dtb.walker     0.892521                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.mmu.itb.walker     0.915966                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.inst     0.736232                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.data     0.313673                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.mmu.dtb.walker     0.219660                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.data     0.950000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.226774                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers0 100099.074074                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers1 131412.205437                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 146023.151998                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.l2cache.prefetcher.prefetchers1       121719                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers1 133594.367262                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.l2cache.prefetcher.prefetchers0 149425.948100                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.l2cache.prefetcher.prefetchers1 152183.800000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers0 127252.256385                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 140447.977978                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.l2cache.prefetcher.prefetchers1 120277.488479                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers0 130929.406250                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers1 146476.768271                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.l2cache.prefetcher.prefetchers1        54327                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.inst 103582.595318                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.data 145085.405583                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 118812.090559                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.itb.walker       101101                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.inst 110946.419789                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.data 140191.530536                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.dtb.walker 116144.193119                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.itb.walker 113060.706422                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.inst 103456.251969                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.data 134690.088277                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 92560.283905                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.itb.walker 86838.818182                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.inst       115050                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.data 169468.342105                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.dtb.walker        85449                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.itb.walker       117936                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 130496.788891                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.dcache.prefetcher.prefetchers0            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu0.dcache.prefetcher.prefetchers1          573                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu0.l2cache.prefetcher.prefetchers0        10558                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.dcache.prefetcher.prefetchers1         3003                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.l2cache.prefetcher.prefetchers0          700                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers0       339490                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.l2cache.prefetcher.prefetchers0        20377                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.l2cache.prefetcher.prefetchers1          118                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers0            2                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers1          112                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.l2cache.prefetcher.prefetchers1            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.data           19                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.inst          230                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.data         1431                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.mmu.dtb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.inst            3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.data        29194                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.mmu.dtb.walker            9                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total        405824                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0           26                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers1        41255                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers0        80029                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers1            6                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1        67252                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers0         1747                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers1            5                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0       536814                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers0        35113                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers1           99                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0           30                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers1         1010                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.inst          598                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.data         4244                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.mmu.dtb.walker          519                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.mmu.itb.walker           27                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.inst         6602                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.data        23261                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.mmu.dtb.walker         1800                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.mmu.itb.walker          109                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.inst          251                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.data       106764                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.mmu.dtb.walker         2992                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.mmu.itb.walker           11                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.inst           14                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.data           38                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.mmu.itb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       910618                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      2622715                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers1   5452712686                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0  12664156228                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1       851342                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1   9171677603                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0    300169743                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1       760217                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0  83203690967                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0   5981106387                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1     15789562                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0      4088724                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers1    156448331                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.inst     61858783                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.data    616663685                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker     61590083                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.itb.walker      2726061                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.inst    744296108                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.data   3369949027                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker    208918785                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.itb.walker     12308568                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.inst     25974473                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.data  15959162257                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker    276890869                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.itb.walker       953834                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.inst      1608479                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.data      6434827                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker        85427                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.itb.walker       117788                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total 138303613559                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.356164                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.360949                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.596017                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.750000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.667659                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.545086                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.357143                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.115125                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.127338                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers1     0.029909                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.937500                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.798419                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.inst     0.990066                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.924619                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.998077                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.964286                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.inst     0.666330                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.529140                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.891530                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.915966                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.inst     0.727536                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.246319                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.219002                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.950000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.156866                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 100873.653846                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 132170.953484                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 158244.589186                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1 141890.333333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 136377.767249                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 171820.116199                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 152043.400000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 154995.381952                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 170338.802922                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1 159490.525253                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 136290.800000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 154899.337624                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.inst 103442.780936                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 145302.470547                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 118670.680154                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker 100965.222222                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.inst 112737.974553                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 144875.500924                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 116065.991667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker 112922.642202                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.inst 103483.956175                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 149480.744980                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 92543.739639                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker 86712.181818                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.inst 114891.357143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 169337.552632                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker        85427                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker       117788                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 151878.848825                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::total                  3                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.misses::total                9                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.missLatency::switch_cpus2.data       199017                       # number of SCUpgradeReq miss ticks (Tick)
system.l3.SCUpgradeReq.missLatency::total       199017                       # number of SCUpgradeReq miss ticks (Tick)
system.l3.SCUpgradeReq.accesses::switch_cpus2.data           12                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.missRate::switch_cpus2.data     0.750000                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.missRate::total       0.750000                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.avgMissLatency::switch_cpus2.data        22113                       # average SCUpgradeReq miss latency ((Tick/Count))
system.l3.SCUpgradeReq.avgMissLatency::total        22113                       # average SCUpgradeReq miss latency ((Tick/Count))
system.l3.SCUpgradeReq.mshrMisses::switch_cpus2.data            9                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMisses::total            9                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMissLatency::switch_cpus2.data       197883                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissLatency::total       197883                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissRate::switch_cpus2.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.mshrMissRate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.avgMshrMissLatency::switch_cpus2.data        21987                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.avgMshrMissLatency::total        21987                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::switch_cpus0.data           10                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::switch_cpus2.data           62                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                   72                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::switch_cpus0.data           43                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::switch_cpus2.data           51                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                 94                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.missLatency::switch_cpus0.data        88998                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::switch_cpus2.data      1098825                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::total       1187823                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.accesses::switch_cpus0.data           53                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::switch_cpus2.data          113                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total              166                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::switch_cpus0.data     0.811321                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::switch_cpus2.data     0.451327                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.566265                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMissLatency::switch_cpus0.data  2069.720930                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::switch_cpus2.data 21545.588235                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::total 12636.414894                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.mshrMisses::switch_cpus0.data           43                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::switch_cpus2.data           51                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total             94                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::switch_cpus0.data       949789                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::switch_cpus2.data      1113390                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total      2063179                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::switch_cpus0.data     0.811321                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::switch_cpus2.data     0.451327                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.566265                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 22088.116279                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::switch_cpus2.data 21831.176471                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total 21948.712766                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WriteReq.mshrUncacheable::switch_cpus0.data           12                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus1.data          377                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus2.data           12                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus3.data           12                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total          413                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks      5211778                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total          5211778                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks      5211778                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total      5211778                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.pfIssued                       0                       # number of hwpf issued (Count)
system.l3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers0.pfIssued       444502                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers0.pfIdentified       496263                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers0.pfBufferHit        32873                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers0.pfRemovedFull          462                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers0.pfSpanPage       540531                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers1.pfIssued      5131889                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers1.pfIdentified     10374695                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers1.pfBufferHit      4627489                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers1.pfRemovedFull       150594                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers1.pfSpanPage     11176065                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers2.pfIssued      4276962                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers2.pfIdentified      7675623                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers2.pfBufferHit      2679956                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers2.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers2.pfRemovedFull       145519                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers2.pfSpanPage      2438101                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers2.ampm.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers2.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 262143.660689                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                     17521140                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                    4267740                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       4.105484                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks    3425.128177                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0     1.132751                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.dcache.prefetcher.prefetchers1  1934.944304                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers0  3949.032634                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers1     0.372495                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.dcache.prefetcher.prefetchers1  3330.018162                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers0    85.477941                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers1     0.339955                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0 35808.755794                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers0  2676.337436                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers1     5.977486                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0     1.238768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.dcache.prefetcher.prefetchers1    45.019835                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::l3.prefetcher.prefetchers0 12048.813885                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::l3.prefetcher.prefetchers1 131809.594825                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::l3.prefetcher.prefetchers2 40420.050059                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.inst    30.526952                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.data   732.292806                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.mmu.dtb.walker    24.761144                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.mmu.itb.walker     1.279499                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.inst   315.068361                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.data  1503.061488                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.mmu.dtb.walker    87.710746                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.mmu.itb.walker     5.364193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.inst    15.745035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.data 23681.545954                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.mmu.dtb.walker   197.091837                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.mmu.itb.walker     0.724037                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.inst     2.086643                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.data     3.954525                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.mmu.dtb.walker     0.095975                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.mmu.itb.walker     0.116987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.013066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers1     0.007381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers0     0.015064                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers1     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers1     0.012703                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers0     0.000326                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers1     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.136600                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers0     0.010209                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers1     0.000023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers1     0.000172                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::l3.prefetcher.prefetchers0     0.045963                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::l3.prefetcher.prefetchers1     0.502814                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::l3.prefetcher.prefetchers2     0.154190                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.inst     0.000116                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.data     0.002793                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.000094                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.inst     0.001202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.data     0.005734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.000335                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.000020                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.inst     0.000060                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.data     0.090338                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.000752                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.inst     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.data     0.000015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1022         244164                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1023            205                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1024          17775                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1022::0                  654                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::1                 6682                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::2                64627                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::3               172199                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::4                    2                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::1                    2                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::2                   65                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::3                  138                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::0                   47                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  466                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 4513                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                12748                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                    1                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1022         0.931412                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1023         0.000782                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1024         0.067806                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                  236752060                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                 236752060                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1774349.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.dcache.prefetcher.prefetchers0::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.dcache.prefetcher.prefetchers1::samples     41445.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.l2cache.prefetcher.prefetchers0::samples     85059.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.l2cache.prefetcher.prefetchers1::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.dcache.prefetcher.prefetchers1::samples     67455.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.l2cache.prefetcher.prefetchers0::samples      1819.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.l2cache.prefetcher.prefetchers1::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.dcache.prefetcher.prefetchers0::samples    551519.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.l2cache.prefetcher.prefetchers0::samples     37044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.l2cache.prefetcher.prefetchers1::samples       102.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.dcache.prefetcher.prefetchers0::samples        31.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.dcache.prefetcher.prefetchers1::samples      1037.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l3.prefetcher.prefetchers0::samples    194698.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l3.prefetcher.prefetchers1::samples   2017857.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l3.prefetcher.prefetchers2::samples    655571.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples       598.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.data::samples      5393.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.dtb.walker::samples       519.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.itb.walker::samples        27.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.inst::samples      6608.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.data::samples     24662.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.dtb.walker::samples      1800.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.itb.walker::samples       109.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.inst::samples       251.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.data::samples    237030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.dtb.walker::samples      2992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.itb.walker::samples        11.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.data::samples        47.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.dtb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000028205610                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        82278                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        82278                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4960755                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1707823                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     3933749                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1774349                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   3933749                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1774349                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                      14.23                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      63.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3933749                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1774349                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  176795                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  164980                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  157766                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  148476                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  143219                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  138700                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  136018                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                  134071                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                  131741                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                  129733                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                 128681                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                 127229                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                 125727                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                 124098                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                 122945                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                 122301                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                 124368                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                 122853                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                 117110                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                 118745                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                 122819                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                 130927                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                 200034                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                 366015                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                 101331                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                  88939                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                  75251                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                  62291                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                  53102                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                  33215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                   2850                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                   1408                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  23675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  26857                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  31669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  36504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  40943                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  45550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  49923                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  54374                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  57858                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  62403                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  66823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  69602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  71187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  71714                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  71380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  73447                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  74683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  74941                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                  48857                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                  45536                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                  42920                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                  40511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                  38431                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                  35901                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                  34093                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                  32001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                  29749                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                  28237                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                  26750                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                  25155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                  23678                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                  22205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                  20933                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                  19292                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                  18313                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                  17326                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                  16144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                  15132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                  14150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                  13202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                  12600                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                  11591                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                  10838                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                  10313                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                   9371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                   8861                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                   8230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                   7537                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                   7102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                   6754                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                   6632                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                   6421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                   6243                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                  6113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                  5876                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                  5687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                  5334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                  4946                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                  4673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                  4342                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                  4085                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                  4340                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                  2516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                   659                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                   502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                   306                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                   198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                   107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                    14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        82278                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      47.810472                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     29.513831                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     36.871456                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15          19475     23.67%     23.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31         12046     14.64%     38.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47         11237     13.66%     51.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63         13913     16.91%     68.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79         12864     15.63%     84.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95          5006      6.08%     90.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111         2642      3.21%     93.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127         2543      3.09%     96.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143         1455      1.77%     98.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159          387      0.47%     99.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175          191      0.23%     99.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191          198      0.24%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207          141      0.17%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223           47      0.06%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239           33      0.04%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255           44      0.05%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271           23      0.03%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            4      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            3      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            9      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            3      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::336-351            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-383            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-399            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::400-415            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-527            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::528-543            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         82278                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        82278                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      21.565388                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     20.373402                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      8.477349                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            38516     46.81%     46.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             1851      2.25%     49.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             4354      5.29%     54.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             3875      4.71%     59.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             3385      4.11%     63.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             2987      3.63%     66.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22             2612      3.17%     69.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23             2358      2.87%     72.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24             2207      2.68%     75.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25             1984      2.41%     77.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26             1892      2.30%     80.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27             1806      2.19%     82.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28             1435      1.74%     84.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29             1345      1.63%     85.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30             1109      1.35%     87.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31             1021      1.24%     88.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32              952      1.16%     89.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33              817      0.99%     90.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34              834      1.01%     91.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35              684      0.83%     92.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36              637      0.77%     93.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37              574      0.70%     93.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38              513      0.62%     94.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39              465      0.57%     95.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40              401      0.49%     95.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::41              363      0.44%     95.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42              332      0.40%     96.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::43              298      0.36%     96.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44              255      0.31%     97.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::45              232      0.28%     97.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46              222      0.27%     97.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::47              203      0.25%     97.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48              194      0.24%     98.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::49              157      0.19%     98.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50              151      0.18%     98.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::51              137      0.17%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52              107      0.13%     98.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::53              104      0.13%     98.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54              111      0.13%     99.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::55              102      0.12%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56               79      0.10%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::57               79      0.10%     99.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::58               84      0.10%     99.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::59               49      0.06%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60               50      0.06%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::61               39      0.05%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::62               47      0.06%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::63               43      0.05%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64               40      0.05%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::65               39      0.05%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66               21      0.03%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::67               20      0.02%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68               21      0.03%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::69               19      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::70               11      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::71               16      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72               11      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::73                8      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::74                5      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::75                4      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76                7      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::77                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::79                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         82278                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               251759936                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            113558336                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              5108105555.54953098                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2304051932.23658991                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   49286244000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       8634.44                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.dcache.prefetcher.prefetchers0         1664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.dcache.prefetcher.prefetchers1      2652480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.l2cache.prefetcher.prefetchers0      5443776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.l2cache.prefetcher.prefetchers1          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.dcache.prefetcher.prefetchers1      4317120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.l2cache.prefetcher.prefetchers0       116416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.l2cache.prefetcher.prefetchers1          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.dcache.prefetcher.prefetchers0     35297216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.l2cache.prefetcher.prefetchers0      2370816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.l2cache.prefetcher.prefetchers1         6528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.dcache.prefetcher.prefetchers0         1984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.dcache.prefetcher.prefetchers1        66368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l3.prefetcher.prefetchers0     12460672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l3.prefetcher.prefetchers1    129142848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l3.prefetcher.prefetchers2     41956544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst        38272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.data       345152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.dtb.walker        33216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.itb.walker         1728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.inst       422912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.data      1578368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.dtb.walker       115200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.itb.walker         6976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.inst        16064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.data     15169920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.dtb.walker       191488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.itb.walker          704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.data         3008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.dtb.walker           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.itb.walker           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    113558848                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.dcache.prefetcher.prefetchers0 33761.875616438112                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.dcache.prefetcher.prefetchers1 53817728.266279898584                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.l2cache.prefetcher.prefetchers0 110451976.079177275300                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.l2cache.prefetcher.prefetchers1 9089.735742887184                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.dcache.prefetcher.prefetchers1 87592589.219493567944                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.l2cache.prefetcher.prefetchers0 2362032.759473112412                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.l2cache.prefetcher.prefetchers1 6492.668387776559                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.dcache.prefetcher.prefetchers0 716165995.311628103256                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.l2cache.prefetcher.prefetchers0 48102881.551358975470                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.l2cache.prefetcher.prefetchers1 132450.435110641818                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.dcache.prefetcher.prefetchers0 40254.544004214666                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.dcache.prefetcher.prefetchers1 1346579.423624858493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l3.prefetcher.prefetchers0 252821909.952664107084                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l3.prefetcher.prefetchers1 2620255270.990728855133                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l3.prefetcher.prefetchers2 851281021.528613328934                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 776523.139178076526                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.data 7002992.123055797070                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.dtb.walker 673938.978651206824                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.itb.walker 35060.409293993420                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.inst 8580710.541285501793                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.data 32024437.555869102478                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.dtb.walker 2337360.619599561207                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.itb.walker 141540.170853529009                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.inst 325931.953066383256                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.data 307791437.590935587883                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.dtb.walker 3885212.763245493174                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.itb.walker 14283.870453108431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.inst 18179.471485774367                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.data 61031.082845099656                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.dtb.walker 1298.533677555312                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.itb.walker 1298.533677555312                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2304062320.506010532379                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.dcache.prefetcher.prefetchers0           26                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.dcache.prefetcher.prefetchers1        41445                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.l2cache.prefetcher.prefetchers0        85059                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.l2cache.prefetcher.prefetchers1            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.dcache.prefetcher.prefetchers1        67456                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.l2cache.prefetcher.prefetchers0         1825                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.l2cache.prefetcher.prefetchers1            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.dcache.prefetcher.prefetchers0       551519                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.l2cache.prefetcher.prefetchers0        37044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.l2cache.prefetcher.prefetchers1          102                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.dcache.prefetcher.prefetchers0           31                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.dcache.prefetcher.prefetchers1         1037                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l3.prefetcher.prefetchers0       194700                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l3.prefetcher.prefetchers1      2017858                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l3.prefetcher.prefetchers2       655572                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst          598                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.data         5393                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.dtb.walker          519                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.itb.walker           27                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.inst         6608                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.data        24662                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.dtb.walker         1800                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.itb.walker          109                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.inst          251                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.data       237030                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.dtb.walker         2992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.itb.walker           11                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.data           47                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.dtb.walker            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.itb.walker            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1774349                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.dcache.prefetcher.prefetchers0      1282543                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.dcache.prefetcher.prefetchers1   3472889568                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.l2cache.prefetcher.prefetchers0   8335807677                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.l2cache.prefetcher.prefetchers1       513402                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.dcache.prefetcher.prefetchers1   6096546339                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.l2cache.prefetcher.prefetchers0    209600166                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.l2cache.prefetcher.prefetchers1       503500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.dcache.prefetcher.prefetchers0  59991838046                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.l2cache.prefetcher.prefetchers0   4359295894                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.l2cache.prefetcher.prefetchers1     11485951                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.dcache.prefetcher.prefetchers0      2551078                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.dcache.prefetcher.prefetchers1    101754311                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l3.prefetcher.prefetchers0  18617845084                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l3.prefetcher.prefetchers1 247514537925                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l3.prefetcher.prefetchers2  76748838882                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst     34353577                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.data    488478624                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.dtb.walker     37947450                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.itb.walker      1475620                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.inst    458611130                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.data   2378563222                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.dtb.walker    131587926                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.itb.walker      7478839                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.inst     14823474                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.data  21801883218                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.dtb.walker    155690444                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.itb.walker       498261                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.inst       942413                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.data      5578386                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.dtb.walker        45812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.itb.walker        72805                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3047968618284                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.dcache.prefetcher.prefetchers0     49328.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.dcache.prefetcher.prefetchers1     83795.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.l2cache.prefetcher.prefetchers0     98000.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.l2cache.prefetcher.prefetchers1     73343.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.dcache.prefetcher.prefetchers1     90378.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.l2cache.prefetcher.prefetchers0    114849.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.l2cache.prefetcher.prefetchers1    100700.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.dcache.prefetcher.prefetchers0    108775.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.l2cache.prefetcher.prefetchers0    117678.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.l2cache.prefetcher.prefetchers1    112607.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.dcache.prefetcher.prefetchers0     82292.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.dcache.prefetcher.prefetchers1     98123.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l3.prefetcher.prefetchers0     95623.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l3.prefetcher.prefetchers1    122662.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l3.prefetcher.prefetchers2    117071.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     57447.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.data     90576.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.dtb.walker     73116.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.itb.walker     54652.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.inst     69402.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.data     96446.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.dtb.walker     73104.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.itb.walker     68613.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.inst     59057.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.data     91979.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.dtb.walker     52035.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.itb.walker     45296.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.inst     67315.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.data    118689.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.dtb.walker     45812.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.itb.walker     72805.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1717795.44                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.dcache.prefetcher.prefetchers0         1664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.dcache.prefetcher.prefetchers1      2652480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.l2cache.prefetcher.prefetchers0      5443776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.l2cache.prefetcher.prefetchers1          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.dcache.prefetcher.prefetchers1      4317184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.l2cache.prefetcher.prefetchers0       116800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.l2cache.prefetcher.prefetchers1          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.dcache.prefetcher.prefetchers0     35297216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.l2cache.prefetcher.prefetchers0      2370816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.l2cache.prefetcher.prefetchers1         6528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.dcache.prefetcher.prefetchers0         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.dcache.prefetcher.prefetchers1        66368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l3.prefetcher.prefetchers0     12460800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l3.prefetcher.prefetchers1    129142912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l3.prefetcher.prefetchers2     41956608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst        38272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.data       345152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.dtb.walker        33216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.itb.walker         1728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.inst       422912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.data      1578368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.dtb.walker       115200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.itb.walker         6976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.inst        16064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.data     15169984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.dtb.walker       191488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.itb.walker          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.data         3008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.dtb.walker           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.itb.walker           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      251760000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst        38272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus1.inst       422912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus2.inst        16064                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus3.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       478144                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    113558336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    113558336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.dcache.prefetcher.prefetchers0           26                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.dcache.prefetcher.prefetchers1        41445                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.l2cache.prefetcher.prefetchers0        85059                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.l2cache.prefetcher.prefetchers1            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.dcache.prefetcher.prefetchers1        67456                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.l2cache.prefetcher.prefetchers0         1825                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.l2cache.prefetcher.prefetchers1            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.dcache.prefetcher.prefetchers0       551519                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.l2cache.prefetcher.prefetchers0        37044                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.l2cache.prefetcher.prefetchers1          102                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.dcache.prefetcher.prefetchers0           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.dcache.prefetcher.prefetchers1         1037                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l3.prefetcher.prefetchers0       194700                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l3.prefetcher.prefetchers1      2017858                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l3.prefetcher.prefetchers2       655572                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.inst          598                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.data         5393                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.dtb.walker          519                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.itb.walker           27                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.inst         6608                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.data        24662                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.dtb.walker         1800                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.itb.walker          109                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.inst          251                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.data       237031                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.dtb.walker         2992                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.itb.walker           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.data           47                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.dtb.walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.itb.walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         3933750                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1774349                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1774349                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.dcache.prefetcher.prefetchers0        33762                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.dcache.prefetcher.prefetchers1     53817728                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.l2cache.prefetcher.prefetchers0    110451976                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.l2cache.prefetcher.prefetchers1         9090                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.dcache.prefetcher.prefetchers1     87593888                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.l2cache.prefetcher.prefetchers0      2369824                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.l2cache.prefetcher.prefetchers1         6493                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.dcache.prefetcher.prefetchers0    716165995                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.l2cache.prefetcher.prefetchers0     48102882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.l2cache.prefetcher.prefetchers1       132450                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.dcache.prefetcher.prefetchers0        40255                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.dcache.prefetcher.prefetchers1      1346579                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l3.prefetcher.prefetchers0    252824507                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l3.prefetcher.prefetchers1   2620256570                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l3.prefetcher.prefetchers2    851282320                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.inst       776523                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.data      7002992                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.dtb.walker       673939                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.itb.walker        35060                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.inst      8580711                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.data     32024438                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.dtb.walker      2337361                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.itb.walker       141540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.inst       325932                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.data    307792736                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.dtb.walker      3885213                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.itb.walker        14284                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.inst        18179                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.data        61031                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.dtb.walker         1299                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.itb.walker         1299                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        5108106854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst       776523                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus1.inst      8580711                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus2.inst       325932                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus3.inst        18179                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       9701345                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2304051932                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2304051932                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2304051932                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.dcache.prefetcher.prefetchers0        33762                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.dcache.prefetcher.prefetchers1     53817728                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.l2cache.prefetcher.prefetchers0    110451976                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.l2cache.prefetcher.prefetchers1         9090                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.dcache.prefetcher.prefetchers1     87593888                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.l2cache.prefetcher.prefetchers0      2369824                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.l2cache.prefetcher.prefetchers1         6493                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.dcache.prefetcher.prefetchers0    716165995                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.l2cache.prefetcher.prefetchers0     48102882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.l2cache.prefetcher.prefetchers1       132450                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.dcache.prefetcher.prefetchers0        40255                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.dcache.prefetcher.prefetchers1      1346579                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l3.prefetcher.prefetchers0    252824507                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l3.prefetcher.prefetchers1   2620256570                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l3.prefetcher.prefetchers2    851282320                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst       776523                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.data      7002992                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.dtb.walker       673939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.itb.walker        35060                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.inst      8580711                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.data     32024438                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.dtb.walker      2337361                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.itb.walker       141540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.inst       325932                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.data    307792736                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.dtb.walker      3885213                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.itb.walker        14284                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.inst        18179                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.data        61031                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.dtb.walker         1299                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.itb.walker         1299                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       7412158786                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              3933738                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1774357                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       122304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       122431                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       123134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       123114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       126663                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       123366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       122544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       123557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       123608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       123131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       124114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       123768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       123532                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       124176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       123057                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       122971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       122805                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       122770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       121948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       123583                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       122025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       122784                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       124328                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       122987                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       123136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       122529                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       121983                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       121630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       122088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       121340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       120957                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       121375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        55635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        55836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        55927                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        55840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        56352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        55862                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        55704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        55714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        55760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        55396                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        55743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        55625                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        55782                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        55694                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        55446                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        55160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        55082                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        55032                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        54849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        55038                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        55122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        55321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        55541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        54999                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        55246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        55453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        55076                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        54923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        55179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        55389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        55160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        55471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            382174376471                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           13107215016                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       450983321567                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                97152.98                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat          114644.98                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             3554468                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1484596                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.36                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           83.67                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       669051                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   546.023499                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   359.205851                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   393.381048                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       118923     17.77%     17.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       103298     15.44%     33.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        67634     10.11%     43.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        49379      7.38%     50.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        37740      5.64%     56.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        28983      4.33%     60.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        24544      3.67%     64.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        23418      3.50%     67.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       215132     32.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       669051                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             251759232                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten          113558848                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW             5108.091272                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2304.062321                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   38.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               26.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              12.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.28                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    524678564.591999                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    926237442.765604                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   5419133071.363193                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  2103244685.471987                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4278165628.968218                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 21610671658.245651                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1169517701.721614                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  36031648753.127831                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   731.067334                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3298664950                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2215500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43776767268                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    518857413.984000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    915977390.428803                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   5371472399.260790                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  2082864800.687998                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4278165628.968218                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 21388204264.811966                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1323100611.974422                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  35878642510.116013                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   727.962900                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3769560764                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2215500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  43305875387                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  452                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             3802135                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 413                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                413                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1774349                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2120006                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               107                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq               9                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             132074                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            132072                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3801679                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            164                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.bridge.cpu_side_port         1442                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.realview.gic.pio          288                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port     11762143                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total     11763873                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                11763873                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.bridge.cpu_side_port         1442                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.realview.gic.pio          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port    365318656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total    365320674                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                365320674                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                6                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3934898                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3934898    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3934898                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1493393                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer11.occupancy             254660                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer14.occupancy        16771712922                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer14.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        19913277581                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        7828389                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3897336                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               180536122                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded              101915740                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded             532                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued             109640291                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued          4049                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined        71887                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined       166197                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples    180335978                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      0.607978                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     1.280949                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0        132521816     73.49%     73.49% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1         21081371     11.69%     85.18% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2         10104692      5.60%     90.78% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3          5532138      3.07%     93.85% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4          6397384      3.55%     97.39% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5          2858715      1.59%     98.98% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6          1213211      0.67%     99.65% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7           422463      0.23%     99.89% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8           204188      0.11%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total    180335978                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu          16874      0.14%      0.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult            46      0.00%      0.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv            597      0.00%      0.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd        44693      0.36%      0.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt            0      0.00%      0.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult      3937198     31.84%     32.34% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc      2054046     16.61%     48.95% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     48.95% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc      3043597     24.61%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd             0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu             0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt             0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead       3007006     24.32%     97.88% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite       262073      2.12%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass           12      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu      5677955      5.18%      5.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult          462      0.00%      5.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv          115      0.00%      5.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd     11078411     10.10%     15.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp       181563      0.17%     15.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt          213      0.00%     15.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult      7775397      7.09%     22.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc     14130830     12.89%     35.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv        49517      0.05%     35.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc      2724974      2.49%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead     51383945     46.87%     84.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite     16636897     15.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total    109640291                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                0.607304                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   12366130                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.112788                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads       219137327                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites       16721940                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses     16699043                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads       192849417                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites       85268968                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses     85171843                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses           19951730                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses          102054679                       # Number of vector alu accesses (Count)
system.switch_cpus0.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.squashCycles                 3250                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.blockCycles                558881                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.unblockCycles            85710076                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.dispatchedInsts         101916568                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.dispSquashedInsts             974                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.dispLoadInsts            44047917                       # Number of dispatched load instructions (Count)
system.switch_cpus0.dispStoreInsts           16230432                       # Number of dispatched store instructions (Count)
system.switch_cpus0.dispNonSpecInsts              380                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iqFullEvents                23672                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.lsqFullEvents            85639846                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.memOrderViolationEvents         2811                       # Number of memory order violations (Count)
system.switch_cpus0.predictedTakenIncorrect           61                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.predictedNotTakenIncorrect          483                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.branchMispredicts             544                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.numInsts                104753736                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts             46912703                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts             6196                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                        296                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                  63136076                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches                887291                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts            16223373                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  0.580237                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.instsToCommit           101873669                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.writebackCount          101870886                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.producerInst             68778732                       # Number of instructions producing a value (Count)
system.switch_cpus0.consumerInst             79526197                       # Number of instructions consuming a value (Count)
system.switch_cpus0.wbRate                   0.564269                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.wbFanout                 0.864856                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.timesIdled                   8845                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                 200144                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.committedInsts           99999995                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps            101844414                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      1.805361                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 1.805361                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      0.553906                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 0.553906                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads          93026241                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites         14765405                       # Number of integer regfile writes (Count)
system.switch_cpus0.vecRegfileReads          97547396                       # number of vector regfile reads (Count)
system.switch_cpus0.vecRegfileWrites         70168075                       # number of vector regfile writes (Count)
system.switch_cpus0.ccRegfileReads             999996                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites           1098000                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads       1410206519                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites        33259170                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads     44047917                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores     16230432                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads       703146                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores       126205                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups         890247                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted       452671                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect          630                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups       271647                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBHits         271259                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.998572                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed         135149                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect           27                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups        99727                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits        99428                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses          299                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted           64                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts        72054                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls          492                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts          468                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples    180325043                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     0.564784                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     1.784231                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0    157792887     87.50%     87.50% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1      3960378      2.20%     89.70% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2      3795232      2.10%     91.81% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3      2423744      1.34%     93.15% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4      2200860      1.22%     94.37% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      1418010      0.79%     95.16% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      1063297      0.59%     95.75% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7       615778      0.34%     96.09% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8      7054857      3.91%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total    180325043                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted    100000229                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted     101844648                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs           60238415                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads             44018547                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars                264                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches            886072                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions     85152771                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer           65379725                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls       134482                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu      5672860      5.57%      5.57% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult          408      0.00%      5.57% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv           72      0.00%      5.57% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd     11075288     10.87%     16.45% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp       181563      0.18%     16.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt          211      0.00%     16.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult      7774010      7.63%     24.26% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc     14128512     13.87%     38.13% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv        49517      0.05%     38.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc      2723792      2.67%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     40.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead     44018547     43.22%     84.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite     16219868     15.93%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total    101844648                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples      7054857                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles        18344036                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles    148843600                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles          9751665                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles      3393427                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles          3250                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved       270702                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred          164                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts     101944303                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts          608                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles     34397205                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts             100135382                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches             890247                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches       505836                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles            145924160                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles           6824                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles              5052                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles         5863                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles          286                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.cacheLines          6708967                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes         1570                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes              17                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples    180335978                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     0.565520                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     2.015838                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0       166686758     92.43%     92.43% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1           18133      0.01%     92.44% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2          267751      0.15%     92.59% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3          167742      0.09%     92.68% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4          989778      0.55%     93.23% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5          134567      0.07%     93.31% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6          128042      0.07%     93.38% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7           19097      0.01%     93.39% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8        11924110      6.61%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total    180335978                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.004931                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               0.554656                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.lsq0.forwLoads             195482                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads          29374                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation         2811                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores         10558                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads           54                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache        509511                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.dtb.readHits         44041235                       # DTB read hits (Count)
system.switch_cpus0.mmu.dtb.readMisses        4467285                       # DTB read misses (Count)
system.switch_cpus0.mmu.dtb.writeHits        16223373                       # DTB write hits (Count)
system.switch_cpus0.mmu.dtb.writeMisses        413082                       # DTB write misses (Count)
system.switch_cpus0.mmu.dtb.inserts           2783191                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.dtb.prefetchFaults           24                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.dtb.permsFaults            59                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.readAccesses     48508520                       # DTB read accesses (Count)
system.switch_cpus0.mmu.dtb.writeAccesses     16636455                       # DTB write accesses (Count)
system.switch_cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.dtb.hits             60264608                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.misses            4880367                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.accesses         65144975                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.dtb.walker.walks      4880367                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongDescriptor      4880364                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           24                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3      2783167                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb.walker.squashedBefore      2097175                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::samples      2783192                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::mean 66965.469708                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::stdev 62510.811737                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::0-131071      2294679     82.45%     82.45% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::131072-262143       487771     17.53%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::262144-393215          359      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::393216-524287          169      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::524288-655359          138      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::655360-786431           53      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::786432-917503           15      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::917504-1.04858e+06            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::1.04858e+06-1.17965e+06            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::total      2783192                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::samples      4879259                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::mean 68505.145550                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::gmean 48375.117901                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::stdev 54979.079182                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::0-131071      4195780     85.99%     85.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::131072-262143       682414     13.99%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::262144-393215          577      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::393216-524287          228      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::524288-655359          157      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::655360-786431           72      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::786432-917503           20      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::917504-1.04858e+06            8      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::1.04858e+06-1.17965e+06            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::total      4879259                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::samples  49286381781                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::mean     6.681895                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::stdev     6.710195                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::0-1  14519567244     29.46%     29.46% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::2-3   6144690279     12.47%     41.93% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::4-5   6209641893     12.60%     54.53% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::6-7   5909312409     11.99%     66.52% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::8-9   4071285309      8.26%     74.78% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::10-11   1872683904      3.80%     78.58% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::12-13   1813373289      3.68%     82.26% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::14-15   2388950382      4.85%     87.10% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::16-17   1896497694      3.85%     90.95% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::18-19   1801652034      3.66%     94.61% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::20-21    383975592      0.78%     95.38% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::22-23    620038965      1.26%     96.64% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::24-25   1101647820      2.24%     98.88% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::26-27    114350418      0.23%     99.11% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::28-29     92872416      0.19%     99.30% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::30-31    345842133      0.70%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::total  49286381781                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pageSizes::4KiB      2783167    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.pageSizes::1GiB           24      0.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.pageSizes::total      2783191                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::Data      4880364                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::total      4880364                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::Data      2783191                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::total      2783191                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin::total      7663555                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.instHits          6708998                       # ITB inst hits (Count)
system.switch_cpus0.mmu.itb.instMisses             40                       # ITB inst misses (Count)
system.switch_cpus0.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus0.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus0.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus0.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus0.mmu.itb.inserts                36                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.itb.permsFaults            15                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.itb.instAccesses      6709038                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.itb.hits              6708998                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.misses                 40                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.accesses          6709038                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.walker.walks           40                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb.walker.walksLongDescriptor           40                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.itb.walker.walksLongTerminatedAtLevel::Level3           36                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb.walker.squashedBefore            3                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::samples           37                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::0           37    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::total           37                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::samples           39                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::mean        84560                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::gmean 58252.935109                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::stdev 73328.294226                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::0-32767           11     28.21%     28.21% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::32768-65535            1      2.56%     30.77% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::65536-98303           14     35.90%     66.67% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::98304-131071            8     20.51%     87.18% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::131072-163839            3      7.69%     94.87% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::163840-196607            1      2.56%     97.44% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::425984-458751            1      2.56%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::total           39                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::samples  -2069213209                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::mean     1.000176                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::gmean          inf                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::0       376740     -0.02%     -0.02% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::1  -2069602507    100.02%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::2        12558     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::total  -2069213209                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pageSizes::4KiB           36    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb.walker.pageSizes::total           36                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::Inst           40                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::total           40                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::Inst           36                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::total           36                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin::total           76                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  54367678365                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles          3250                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles        20118733                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles       86449813                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      2902617                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles         11313211                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles     59548354                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts     101930235                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents       1559313                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents      56958511                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents       1238919                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.renamedOperands    119367192                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups          382246921                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups        80176553                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.vecLookups        97196155                       # Number of vector rename lookups (Count)
system.switch_cpus0.rename.committedMaps    119264874                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps          102387                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing          35690                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing          373                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts         26241384                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads               275186612                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes              203844371                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts        99999995                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps         101844414                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               180536124                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded              212839163                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded            2810                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued             208657426                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued        194957                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined     23210118                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined     13109787                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved          779                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    176906352                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      1.179480                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     1.692229                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0         92849826     52.49%     52.49% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1         31969314     18.07%     70.56% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2         19857146     11.22%     81.78% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3         12491667      7.06%     88.84% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4          8578397      4.85%     93.69% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5          5426076      3.07%     96.76% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6          3125502      1.77%     98.53% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7          1565553      0.88%     99.41% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8          1042871      0.59%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    176906352                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu         370248      7.49%      7.49% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult            46      0.00%      7.49% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv            502      0.01%      7.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd            0      0.00%      7.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%      7.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt            0      0.00%      7.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%      7.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%      7.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%      7.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc           90      0.00%      7.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%      7.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd             0      0.00%      7.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%      7.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu           104      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp            35      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%      7.51% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead       2467758     49.92%     57.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite      2104432     42.57%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass         2682      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu    117473682     56.30%     56.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       162654      0.08%     56.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        19448      0.01%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd          862      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp         2252      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt          919      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult          561      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc          180      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv           87      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc         3149      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd         3400      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu         5963      0.00%     56.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp         4058      0.00%     56.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt            0      0.00%     56.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc        18786      0.01%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            3      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     56.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead     58217276     27.90%     84.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite     32741464     15.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total    208657426                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                1.155766                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                    4943215                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.023691                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads       598986657                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites      235879098                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses    204483602                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads          372719                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites         196358                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses       164548                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses          213408534                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses             189425                       # Number of vector alu accesses (Count)
system.switch_cpus1.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.squashCycles              1102101                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.blockCycles               4330596                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.unblockCycles             7020645                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.dispatchedInsts         212856070                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.dispSquashedInsts          512076                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.dispLoadInsts            58052769                       # Number of dispatched load instructions (Count)
system.switch_cpus1.dispStoreInsts           33537082                       # Number of dispatched store instructions (Count)
system.switch_cpus1.dispNonSpecInsts             2340                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iqFullEvents                20478                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.lsqFullEvents             7011862                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.memOrderViolationEvents        25069                       # Number of memory order violations (Count)
system.switch_cpus1.predictedTakenIncorrect       493216                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.predictedNotTakenIncorrect       697508                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.branchMispredicts         1190724                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.numInsts                206620745                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts             56980472                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts           972012                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                      14097                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                  89321081                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              32354559                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts            32340609                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  1.144484                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.instsToCommit           204867614                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.writebackCount          204648150                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.producerInst            110212381                       # Number of instructions producing a value (Count)
system.switch_cpus1.consumerInst            180585985                       # Number of instructions consuming a value (Count)
system.switch_cpus1.wbRate                   1.133558                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.wbFanout                 0.610304                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.timesIdled                 256961                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                3629772                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.committedInsts          167890342                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps            189631936                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      1.075322                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 1.075322                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      0.929954                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 0.929954                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads         234090303                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites        147818463                       # Number of integer regfile writes (Count)
system.switch_cpus1.vecRegfileReads            157835                       # number of vector regfile reads (Count)
system.switch_cpus1.vecRegfileWrites            58428                       # number of vector regfile writes (Count)
system.switch_cpus1.ccRegfileReads           49549599                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites          49975070                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads       1480165038                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites            9857                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads     58052769                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores     33537082                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads      1316656                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores      1804872                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups       35577075                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted     25949530                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect      1218269                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups     16961420                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBHits       16201803                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.955215                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed        2129872                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         5993                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups      2006684                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits      1694712                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses       311972                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted       271813                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts     23302699                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls         2031                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts      1081896                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    173239381                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     1.094635                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     2.147847                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0    110974057     64.06%     64.06% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1     28563983     16.49%     80.55% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2     10291935      5.94%     86.49% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3      3933931      2.27%     88.76% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4      3870489      2.23%     90.99% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5      2092853      1.21%     92.20% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6      1499474      0.87%     93.07% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7      2360124      1.36%     94.43% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8      9652535      5.57%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    173239381                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted    167892265                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted     189633859                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs           82010922                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads             51951771                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars               1858                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          30137391                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions       150392                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer          174132120                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls      1858528                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1165      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu    107416827     56.64%     56.64% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       147876      0.08%     56.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        18944      0.01%     56.73% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd          857      0.00%     56.73% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp         2131      0.00%     56.73% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt          910      0.00%     56.73% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult          510      0.00%     56.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc          180      0.00%     56.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv           83      0.00%     56.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc         2899      0.00%     56.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     56.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd         3171      0.00%     56.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu         5574      0.00%     56.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp         3816      0.00%     56.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     56.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc        17994      0.01%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead     51951771     27.40%     84.15% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite     30059151     15.85%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total    189633859                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples      9652535                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles       109914233                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles     22565502                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles         43127238                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles       197278                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles       1102101                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     16067552                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred       140444                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts     217678489                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       399955                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles    112550467                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts             195903007                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches           35577075                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     20026387                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles             59755291                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles        2479698                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles           3336796                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles         1638                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles        16957                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         5354                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.cacheLines         30518001                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes       906412                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes           31953                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    176906352                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     1.252815                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     2.556273                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0       132385704     74.83%     74.83% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         6289619      3.56%     78.39% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2         6441626      3.64%     82.03% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3         2827339      1.60%     83.63% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4         5722975      3.24%     86.86% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5         2268569      1.28%     88.15% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6         3053930      1.73%     89.87% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7         1914946      1.08%     90.95% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8        16001644      9.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    176906352                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.197063                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               1.085118                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.lsq0.forwLoads            1659249                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads        6101028                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses         4359                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation        25069                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores       3477947                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads       646534                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache           212                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.dtb.readHits         57041159                       # DTB read hits (Count)
system.switch_cpus1.mmu.dtb.readMisses         902299                       # DTB read misses (Count)
system.switch_cpus1.mmu.dtb.writeHits        32347967                       # DTB write hits (Count)
system.switch_cpus1.mmu.dtb.writeMisses        163990                       # DTB write misses (Count)
system.switch_cpus1.mmu.dtb.inserts            461704                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.dtb.prefetchFaults         7680                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.dtb.permsFaults           475                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.readAccesses     57943458                       # DTB read accesses (Count)
system.switch_cpus1.mmu.dtb.writeAccesses     32511957                       # DTB write accesses (Count)
system.switch_cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.dtb.hits             89389126                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.misses            1066289                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.accesses         90455415                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.dtb.walker.walks      1066289                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongDescriptor      1066289                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           41                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level2            4                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3       461659                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.squashedBefore       575064                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::samples       491225                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::mean  2331.363591                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::stdev  9285.451611                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::0-32767       487843     99.31%     99.31% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::32768-65535         1033      0.21%     99.52% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::65536-98303          685      0.14%     99.66% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::98304-131071         1085      0.22%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::131072-163839          538      0.11%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::163840-196607           18      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::196608-229375            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::229376-262143            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::262144-294911            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::294912-327679            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::327680-360447            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::360448-393215            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::458752-491519            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::491520-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::total       491225                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::samples       976356                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::mean 13874.337039                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::gmean 11913.416518                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::stdev 12537.721055                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::0-65535       967845     99.13%     99.13% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::65536-131071         6079      0.62%     99.75% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::131072-196607         2090      0.21%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::196608-262143          163      0.02%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::262144-327679           40      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::327680-393215           50      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::393216-458751           44      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::458752-524287           31      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::524288-589823           14      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::total       976356                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::samples  49283967096                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::mean     0.638708                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::stdev     0.922947                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::0-3  48601887243     98.62%     98.62% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::4-7    561049125      1.14%     99.75% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::8-11     90202749      0.18%     99.94% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::12-15     24944283      0.05%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::16-19      2378103      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::20-23      1102920      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::24-27      1374555      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::28-31       450723      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::32-35       394212      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::36-39       118482      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::40-43        64701      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::total  49283967096                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pageSizes::4KiB       461659     99.99%     99.99% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::2MiB            4      0.00%     99.99% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::1GiB           41      0.01%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::total       461704                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::Data      1066289                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::total      1066289                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::Data       461704                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::total       461704                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin::total      1527993                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.instHits         30549971                       # ITB inst hits (Count)
system.switch_cpus1.mmu.itb.instMisses         108653                       # ITB inst misses (Count)
system.switch_cpus1.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus1.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus1.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus1.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus1.mmu.itb.inserts            102739                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.itb.permsFaults          1202                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.itb.instAccesses     30658624                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.itb.hits             30549971                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.misses             108653                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.accesses         30658624                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.walker.walks       108653                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb.walker.walksLongDescriptor       108653                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.itb.walker.walksLongTerminatedAtLevel::Level2           17                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb.walker.walksLongTerminatedAtLevel::Level3       102722                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb.walker.squashedBefore         4213                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::samples       104440                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::mean   165.932976                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::stdev  1650.104991                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::0-16383       104421     99.98%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::16384-32767            4      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::49152-65535            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::65536-81919            4      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::81920-98303            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::98304-114687            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::114688-131071            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::180224-196607            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::total       104440                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::samples       106952                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::mean 12657.082214                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::gmean 12352.248316                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::stdev  5335.912038                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::0-32767       106822     99.88%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::32768-65535            3      0.00%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::65536-98303           29      0.03%     99.91% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::98304-131071           61      0.06%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::131072-163839           22      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::163840-196607            5      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::196608-229375            1      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::229376-262143            3      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::360448-393215            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::393216-425983            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::425984-458751            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::458752-491519            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::491520-524287            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::total       106952                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::samples  29261407334                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::mean     0.953307                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::stdev     0.212155                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::0   1373459178      4.69%      4.69% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::1  27880885100     95.28%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::2      6955494      0.02%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::3       107562      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::total  29261407334                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pageSizes::4KiB       102722     99.98%     99.98% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.pageSizes::2MiB           17      0.02%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.pageSizes::total       102739                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::Inst       108653                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::total       108653                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::Inst       102739                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::total       102739                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin::total       211392                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  54367678365                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles       1102101                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles       110464779                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles       12570800                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      2021080                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles         42721316                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles      8026276                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts     215779861                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        61846                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents        345657                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents       6943974                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents        782292                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.renamedOperands    208870704                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups          298471786                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups       244212855                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.vecLookups          159483                       # Number of vector rename lookups (Count)
system.switch_cpus1.rename.committedMaps    182838730                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps        26032032                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing          42835                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing         2265                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts          2593221                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads               376523007                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes              429552335                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts       167890342                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps         189631936                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               180536122                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded              246266335                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded             883                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued             260372786                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued          9521                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined       457169                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined      1035879                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved          115                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    180481499                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      1.442656                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     2.060949                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0        102768938     56.94%     56.94% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1         13799102      7.65%     64.59% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2         18002721      9.97%     74.56% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3         12271113      6.80%     81.36% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4         13277288      7.36%     88.72% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5          8060157      4.47%     93.18% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6          7891321      4.37%     97.56% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7          2289832      1.27%     98.82% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8          2121027      1.18%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    180481499                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu            148      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult            94      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv            756      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd      4344034      8.38%      8.39% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%      8.39% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            0      0.00%      8.39% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult     31899547     61.57%     69.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%     69.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv      7558203     14.59%     84.55% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc      4715799      9.10%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu             0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt             0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     93.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead       3155001      6.09%     99.74% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite       133822      0.26%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass           13      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu     12028697      4.62%      4.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult          540      0.00%      4.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv          144      0.00%      4.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd     98422545     37.80%     42.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     42.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt            0      0.00%     42.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult     59546233     22.87%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv      1941657      0.75%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc     15562705      5.98%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead     49389990     18.97%     90.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite     23480262      9.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total    260372786                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                1.442220                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                   51807404                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.198974                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads       212617633                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites       14277006                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses     14177596                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads       540426360                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites      232448243                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses    231824257                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses           16301533                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses          295878644                       # Number of vector alu accesses (Count)
system.switch_cpus2.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.squashCycles                 9315                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.blockCycles              45515822                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.unblockCycles             3464039                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.dispatchedInsts         246267548                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.dispSquashedInsts             145                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.dispLoadInsts            35165871                       # Number of dispatched load instructions (Count)
system.switch_cpus2.dispStoreInsts           23439055                       # Number of dispatched store instructions (Count)
system.switch_cpus2.dispNonSpecInsts              522                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iqFullEvents               956456                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.lsqFullEvents             2188738                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.memOrderViolationEvents          862                       # Number of memory order violations (Count)
system.switch_cpus2.predictedTakenIncorrect          605                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.predictedNotTakenIncorrect         7840                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.branchMispredicts            8445                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.numInsts                260028791                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts             49135858                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts             9519                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                        330                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                  72531560                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches               2032930                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts            23395702                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  1.440314                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.instsToCommit           246005654                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.writebackCount          246001853                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.producerInst            203679177                       # Number of instructions producing a value (Count)
system.switch_cpus2.consumerInst            283327216                       # Number of instructions consuming a value (Count)
system.switch_cpus2.wbRate                   1.362618                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.wbFanout                 0.718883                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.timesIdled                    443                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                  54623                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.committedInsts          235439083                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps            245810091                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.766806                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.766806                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      1.304111                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 1.304111                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads          83579573                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites         11421848                       # Number of integer regfile writes (Count)
system.switch_cpus2.vecRegfileReads         354230397                       # number of vector regfile reads (Count)
system.switch_cpus2.vecRegfileWrites        211768752                       # number of vector regfile writes (Count)
system.switch_cpus2.ccRegfileReads            2064087                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites           2064384                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads       2252818365                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites       159863848                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads     35165871                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores     23439055                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads      2570731                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores      1122203                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups        2039895                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted      2029735                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect         8688                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups       687078                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBHits         686411                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.999029                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed           4389                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect           48                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups          300                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits          222                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses           78                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted           49                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts       459358                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls          768                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts         8418                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    180420539                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     1.362430                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.702645                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0    134627379     74.62%     74.62% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1      6487678      3.60%     78.21% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2      3669644      2.03%     80.25% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3      3887531      2.15%     82.40% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4      3153131      1.75%     84.15% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      4148969      2.30%     86.45% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6      3475373      1.93%     88.38% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7      1655483      0.92%     89.29% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8     19315351     10.71%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    180420539                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted    235439347                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted     245810355                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs           58449975                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads             35069953                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars                504                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches           2029024                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions    231704376                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer           67783908                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls         2940                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu     11963540      4.87%      4.87% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult          432      0.00%      4.87% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv           72      0.00%      4.87% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd     98377275     40.02%     44.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     44.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     44.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult     59544148     24.22%     69.11% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.11% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv      1941657      0.79%     69.90% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc     15533256      6.32%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead     35069953     14.27%     90.49% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite     23380022      9.51%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total    245810355                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples     19315351                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles        24927972                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles    123540480                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles         22890545                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles      9113187                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles          9315                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved       685060                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred          270                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts     246340891                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts         1064                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles     47164751                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts             236049366                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches            2039895                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches       691022                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles            133303829                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles          19170                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles               610                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles         1845                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles          879                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.cacheLines         15703211                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes         1906                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes              13                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    180481499                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     1.365926                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     2.964857                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0       148330692     82.19%     82.19% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1           10961      0.01%     82.19% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2           90260      0.05%     82.24% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3           10378      0.01%     82.25% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4         1307804      0.72%     82.97% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5          657335      0.36%     83.34% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6         1400167      0.78%     84.11% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7            8315      0.00%     84.12% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8        28665587     15.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    180481499                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.011299                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               1.307491                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.lsq0.forwLoads            1501711                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads          95925                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation          862                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores         59039                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads          230                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache       2106594                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.dtb.readHits         35163972                       # DTB read hits (Count)
system.switch_cpus2.mmu.dtb.readMisses         251066                       # DTB read misses (Count)
system.switch_cpus2.mmu.dtb.writeHits        23395713                       # DTB write hits (Count)
system.switch_cpus2.mmu.dtb.writeMisses         83407                       # DTB write misses (Count)
system.switch_cpus2.mmu.dtb.inserts            107557                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.dtb.prefetchFaults           36                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.dtb.permsFaults            15                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.dtb.readAccesses     35415038                       # DTB read accesses (Count)
system.switch_cpus2.mmu.dtb.writeAccesses     23479120                       # DTB write accesses (Count)
system.switch_cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.dtb.hits             58559685                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.dtb.misses             334473                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.dtb.accesses         58894158                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.dtb.walker.walks       334473                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongDescriptor       334473                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           24                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3       107533                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb.walker.squashedBefore       226895                       # Table walks squashed before starting (Count)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::samples       107578                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::mean    23.643691                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::stdev  1620.755118                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::0-16383       107554     99.98%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::49152-65535            2      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::65536-81919            8      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::81920-98303            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::98304-114687            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::114688-131071            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::131072-147455            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::147456-163839            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::163840-180223            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::total       107578                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::samples       334444                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::mean 18080.984177                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::gmean 14411.593833                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::stdev 24514.410663                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::0-65535       319185     95.44%     95.44% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::65536-131071        13114      3.92%     99.36% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::131072-196607         1405      0.42%     99.78% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::196608-262143          191      0.06%     99.84% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::262144-327679          176      0.05%     99.89% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::327680-393215          194      0.06%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::393216-458751           95      0.03%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::458752-524287           41      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::589824-655359           43      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::total       334444                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::samples  49288111509                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::mean     0.820392                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::stdev     1.016443                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::0-1  48870757026     99.15%     99.15% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::2-3     24985506      0.05%     99.20% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::4-5     89286288      0.18%     99.39% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::6-7     22251957      0.05%     99.43% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::8-9     87421152      0.18%     99.61% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::10-11     10739274      0.02%     99.63% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::12-13     86822190      0.18%     99.81% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::14-15     84734832      0.17%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::16-17       582855      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::18-19      2368821      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::20-21       622440      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::22-23       861315      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::24-25       292383      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::26-27       942123      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::28-29      3973242      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::30-31      1470105      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::total  49288111509                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pageSizes::4KiB       107533     99.98%     99.98% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.pageSizes::1GiB           24      0.02%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.pageSizes::total       107557                       # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::Data       334473                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::total       334473                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::Data       107557                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::total       107557                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin::total       442030                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.instHits         15703234                       # ITB inst hits (Count)
system.switch_cpus2.mmu.itb.instMisses             14                       # ITB inst misses (Count)
system.switch_cpus2.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus2.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus2.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus2.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus2.mmu.itb.inserts                 2                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.itb.permsFaults            21                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.itb.instAccesses     15703248                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.itb.hits             15703234                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.itb.misses                 14                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.itb.accesses         15703248                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.walker.walks           14                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.itb.walker.walksLongDescriptor           14                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus2.mmu.itb.walker.walksLongTerminatedAtLevel::Level3            2                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::samples           14                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::mean 12772.500000                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::stdev 47790.318973                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::0-16383           13     92.86%     92.86% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::163840-180223            1      7.14%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::total           14                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::samples            2                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::mean       266994                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::gmean 266030.760919                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::stdev 32044.665110                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::229376-262143            1     50.00%     50.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::262144-294911            1     50.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::total            2                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.pageSizes::4KiB            2    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.pageSizes::total            2                       # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::Inst           14                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::total           14                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::Inst            2                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin::total           16                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  54367678365                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles          9315                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles        28677582                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles       54904390                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles       360003                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles         28088900                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles     68441309                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts     246288857                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents        57496                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents      17175044                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents        717789                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents      48231433                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.renamedOperands    385544148                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups         1050240935                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups        69435606                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.vecLookups       354501543                       # Number of vector rename lookups (Count)
system.switch_cpus2.rename.committedMaps    384923078                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps          621078                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing           3357                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing          520                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts         51292924                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads               407374613                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes              492600353                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts       235439083                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps         245810091                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles               180536122                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded              304102162                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded             629                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued             309191525                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued        281617                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined     11749782                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined     12295286                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples    180524534                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      1.712740                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     1.976618                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0         68667107     38.04%     38.04% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1         37333058     20.68%     58.72% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2         26783026     14.84%     73.55% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3         12475895      6.91%     80.47% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4         14027059      7.77%     88.24% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5          9694122      5.37%     93.61% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6          6766801      3.75%     97.35% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7          2534650      1.40%     98.76% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8          2242816      1.24%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total    180524534                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu          60924      0.77%      0.77% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult            18      0.00%      0.77% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv            564      0.01%      0.77% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd         2088      0.03%      0.80% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp         1919      0.02%      0.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt        14010      0.18%      1.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult       256070      3.22%      4.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc       534274      6.71%     10.93% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv       106385      1.34%     12.27% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc       112099      1.41%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu             0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt             0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     13.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead       5020440     63.08%     76.75% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite      1850593     23.25%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass           12      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu    141941144     45.91%     45.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       755260      0.24%     46.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv           99      0.00%     46.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd      4533331      1.47%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp      4816521      1.56%     49.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt       983079      0.32%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult      4764701      1.54%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc      8672978      2.81%     53.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv       446720      0.14%     53.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc      1364963      0.44%     54.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt        28888      0.01%     54.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd            0      0.00%     54.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu            0      0.00%     54.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp            0      0.00%     54.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt            0      0.00%     54.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc        34740      0.01%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd        11556      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     54.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead     85716441     27.72%     82.17% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite     55121092     17.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total    309191525                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                1.712630                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                    7959384                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.025743                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads       703061954                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites      261823792                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses    249534963                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads       104086632                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites       54050624                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses     49476617                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses          264075611                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses           53075286                       # Number of vector alu accesses (Count)
system.switch_cpus3.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.squashCycles               514867                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.blockCycles               2086322                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.unblockCycles             4233059                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.dispatchedInsts         304103088                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.dispSquashedInsts          653000                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.dispLoadInsts            77710084                       # Number of dispatched load instructions (Count)
system.switch_cpus3.dispStoreInsts           55520255                       # Number of dispatched store instructions (Count)
system.switch_cpus3.dispNonSpecInsts              469                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iqFullEvents                94083                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.lsqFullEvents             4120398                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.memOrderViolationEvents        22065                       # Number of memory order violations (Count)
system.switch_cpus3.predictedTakenIncorrect       190936                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.predictedNotTakenIncorrect       324636                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.branchMispredicts          515572                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.numInsts                306483204                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts             83521286                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts           461144                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                        297                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                 138342358                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches              35672536                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts            54821072                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  1.697628                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.instsToCommit           299044955                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.writebackCount          299011580                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.producerInst            164835027                       # Number of instructions producing a value (Count)
system.switch_cpus3.consumerInst            263124926                       # Number of instructions consuming a value (Count)
system.switch_cpus3.wbRate                   1.656242                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.wbFanout                 0.626452                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.timesIdled                   1661                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                  11588                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.committedInsts          222002755                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps            292353011                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      0.813216                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 0.813216                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      1.229686                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 1.229686                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads         331305429                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites        188162190                       # Number of integer regfile writes (Count)
system.switch_cpus3.vecRegfileReads          61793317                       # number of vector regfile reads (Count)
system.switch_cpus3.vecRegfileWrites         47050651                       # number of vector regfile writes (Count)
system.switch_cpus3.ccRegfileReads           31158879                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites          35836260                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads       2347920311                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites        24473233                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads     77710084                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores     55520255                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads      3558008                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores     10735867                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups       37190408                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted     22474482                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect       536160                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups     16670996                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBHits       16519242                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.990897                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed        5167262                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect         3013                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups      1941092                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits      1914419                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses        26673                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted        72877                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts     11765325                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls          544                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts       500228                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples    178783895                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     1.635233                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.661536                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0    106153786     59.38%     59.38% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1     20612684     11.53%     70.90% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2      9587766      5.36%     76.27% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3      8128928      4.55%     80.81% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4      7098677      3.97%     84.78% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5      3412403      1.91%     86.69% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6      2457402      1.37%     88.07% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7      2680879      1.50%     89.57% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8     18651370     10.43%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total    178783895                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted    222002992                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted     292353248                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs          128474302                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads             74897994                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars                286                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches          35011673                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions     48266593                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer          252409648                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls      5039360                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu    138060310     47.22%     47.22% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       743422      0.25%     47.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv           72      0.00%     47.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd      4484469      1.53%     49.01% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp      4768146      1.63%     50.64% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt       933881      0.32%     50.96% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult      4581365      1.57%     52.53% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc      8498543      2.91%     55.44% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv       446683      0.15%     55.59% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc      1291419      0.44%     56.03% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt        24412      0.01%     56.04% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc        34668      0.01%     56.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd        11556      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead     74897994     25.62%     81.67% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite     53576308     18.33%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total    292353248                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples     18651370                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles       105451211                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles     17000011                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles         56412709                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles      1145736                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles        514867                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved     16394651                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred        35934                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts     307740986                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts       197524                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles    114308588                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts             235822816                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches           37190408                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches     23600923                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles             65633332                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles        1101598                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             30081                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles          509                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles          338                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles          887                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.cacheLines         37171988                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes       396921                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes             145                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples    180524534                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     1.716594                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     2.904807                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0       121318544     67.20%     67.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1         8197007      4.54%     71.74% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2         6855565      3.80%     75.54% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3         3308133      1.83%     77.37% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4         5352932      2.97%     80.34% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5         6239577      3.46%     83.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6         2324373      1.29%     85.08% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7         3928328      2.18%     87.26% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8        23000075     12.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total    180524534                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.206000                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               1.306236                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.lsq0.forwLoads            5139782                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads        2812092                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses          539                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation        22065                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores       1943947                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads      6889739                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache            88                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.dtb.readHits         83880919                       # DTB read hits (Count)
system.switch_cpus3.mmu.dtb.readMisses        2021767                       # DTB read misses (Count)
system.switch_cpus3.mmu.dtb.writeHits        54827419                       # DTB write hits (Count)
system.switch_cpus3.mmu.dtb.writeMisses        242582                       # DTB write misses (Count)
system.switch_cpus3.mmu.dtb.inserts            596698                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.dtb.prefetchFaults         5793                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.dtb.permsFaults            10                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.dtb.readAccesses     85902686                       # DTB read accesses (Count)
system.switch_cpus3.mmu.dtb.writeAccesses     55070001                       # DTB write accesses (Count)
system.switch_cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.dtb.hits            138708338                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.dtb.misses            2264349                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.dtb.accesses        140972687                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.dtb.walker.walks      2264349                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongDescriptor      2264349                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           24                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3       596674                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb.walker.squashedBefore      1597486                       # Table walks squashed before starting (Count)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::samples       666863                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::mean  2543.208350                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::stdev  5395.179285                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::0-8191       573522     86.00%     86.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::8192-16383        64028      9.60%     95.60% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::16384-24575        28482      4.27%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::24576-32767          830      0.12%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::90112-98303            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::total       666863                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::samples      2041681                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::mean 12351.028186                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::gmean 10514.358421                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::stdev  6808.573907                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::0-8191       605195     29.64%     29.64% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::8192-16383      1010208     49.48%     79.12% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::16384-24575       294645     14.43%     93.55% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::24576-32767       100444      4.92%     98.47% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::32768-40959        31143      1.53%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::40960-49151           36      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::98304-106495            8      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::106496-114687            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::total      2041681                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::samples  49286218527                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::mean     0.945767                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::stdev     1.558773                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::0-1  45408411321     92.13%     92.13% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::2-3   1410186960      2.86%     94.99% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::4-5    822681951      1.67%     96.66% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::6-7    858061932      1.74%     98.40% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::8-9    487935903      0.99%     99.39% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::10-11    188487117      0.38%     99.78% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::12-13     81834207      0.17%     99.94% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::14-15      6785688      0.01%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::16-17      5997264      0.01%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::18-19      5954403      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::20-21      5671302      0.01%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::22-23      4072887      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::24-25         3276      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::26-27         6552      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::28-29       127764      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::total  49286218527                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pageSizes::4KiB       596674    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.pageSizes::1GiB           24      0.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.pageSizes::total       596698                       # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::Data      2264349                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::total      2264349                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::Data       596698                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::total       596698                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin::total      2861047                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.instHits         37172084                       # ITB inst hits (Count)
system.switch_cpus3.mmu.itb.instMisses            813                       # ITB inst misses (Count)
system.switch_cpus3.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus3.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus3.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus3.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus3.mmu.itb.inserts               717                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.itb.permsFaults            22                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.itb.instAccesses     37172897                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.itb.hits             37172084                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.itb.misses                813                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.itb.accesses         37172897                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.walker.walks          813                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.itb.walker.walksLongDescriptor          813                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus3.mmu.itb.walker.walksLongTerminatedAtLevel::Level3          717                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.itb.walker.squashedBefore           18                       # Table walks squashed before starting (Count)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::samples          795                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::mean   323.822642                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::stdev  3789.894583                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::0-8191          792     99.62%     99.62% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::8192-16383            2      0.25%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::98304-106495            1      0.13%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::total          795                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::samples          735                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::mean 13142.257143                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::gmean 12671.797701                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::stdev  6125.110718                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::0-16383          708     96.33%     96.33% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::16384-32767           25      3.40%     99.73% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::98304-114687            1      0.14%     99.86% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::131072-147455            1      0.14%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::total          735                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::samples  -3255801362                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::mean     1.001424                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::gmean          inf                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::0      4651920     -0.14%     -0.14% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::1  -3260469662    100.14%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::2        16380     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::total  -3255801362                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pageSizes::4KiB          717    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.pageSizes::total          717                       # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::Inst          813                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::total          813                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::Inst          717                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::total          717                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin::total         1530                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  54367678365                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles        514867                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles       106385582                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles        8346369                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles        77079                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles         56477733                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles      8722904                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts     306511359                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents         3701                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents       2362198                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents       4833393                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents       1635612                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.renamedOperands    303889208                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups          554852907                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups       329413532                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.vecLookups        64340661                       # Number of vector rename lookups (Count)
system.switch_cpus3.rename.committedMaps    289857364                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps        14031857                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing           3077                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing          439                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts          9589204                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads               464250822                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes              609978714                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts       222002755                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps         292353011                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol3bus.transDist::ReadReq                 452                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp            5805737                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq                413                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp               413                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty      6986127                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict          4284895                       # Transaction distribution (Count)
system.tol3bus.transDist::HardPFReq           5266026                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq              168                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeReq             12                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp             180                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq           1479174                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp          1479175                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq       5805282                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateReq           269                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateResp          269                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port       763550                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port       474746                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port     20595698                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port         2872                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total               21836866                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port     19850576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port     11719538                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port    768089680                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port        88208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total               799748002                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                         9271726                       # Total snoops (Count)
system.tol3bus.snoopTraffic                 113571584                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples          16588772                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.027626                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.172478                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                16145890     97.33%     97.33% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                  434707      2.62%     99.95% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                    2236      0.01%     99.96% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::3                    4646      0.03%     99.99% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::4                    1293      0.01%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               4                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total            16588772                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 7203456370110                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy         6853404372                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         212292640                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy         134869044                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer2.occupancy        5625332671                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer2.utilization             0.1                       # Layer utilization (Ratio)
system.tol3bus.respLayer3.occupancy           1195089                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests      14597809                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests      7278284                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests         7574                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops          438449                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops       433979                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops         4470                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
