// Seed: 1538944565
module module_0;
  parameter id_1 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd44
) (
    output supply0 id_0,
    output uwire id_1,
    input uwire _id_2,
    input wand id_3,
    output supply1 id_4,
    output tri0 id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri1 id_9
);
  assign id_4 = !id_6;
  logic [1 : id_2] id_11;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd37
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7(1),
        .id_8(-1),
        .id_9(-1)
    )
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  inout wire id_2;
  inout wire _id_1;
  wire [id_1 : (  ~  1  )] id_10;
  assign id_5 = id_10;
endmodule
