<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>I2C_Drivers (ARM): TSL2591.h File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">I2C_Drivers (ARM)
   &#160;<span id="projectnumber">0.7</span>
   </div>
   <div id="projectbrief">SMFSW collection of HAL I2C Drivers for ARM</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">TSL2591.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>TSL2591 Driver.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;sarmfsw.h&quot;</code><br />
<code>#include &quot;<a class="el" href="../../d6/dd6/_i2_c__component_8h_source.html">I2C_component.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="../../dc/d24/_t_s_l2591__ex_8h_source.html">TSL2591_ex.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="../../d7/d6e/_t_s_l2591__proc_8h_source.html">TSL2591_proc.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for TSL2591.h:</div>
<div class="dyncontent">
<div class="center"><img src="../../d9/d52/_t_s_l2591_8h__incl.png" border="0" usemap="#_t_s_l2591_8h" alt=""/></div>
<map name="_t_s_l2591_8h" id="_t_s_l2591_8h">
<area shape="rect" id="node3" href="../../d6/dd6/_i2_c__component_8h.html" title="Base I2C component. " alt="" coords="25,80,150,107"/>
<area shape="rect" id="node4" href="../../dc/d24/_t_s_l2591__ex_8h.html" title="TSL2591 Driver extensions. " alt="" coords="174,80,281,107"/>
<area shape="rect" id="node5" href="../../d7/d6e/_t_s_l2591__proc_8h.html" title="TSL2591 Driver procedures. " alt="" coords="305,80,421,107"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="../../d2/dc1/_t_s_l2591_8h__dep__incl.png" border="0" usemap="#_t_s_l2591_8hdep" alt=""/></div>
<map name="_t_s_l2591_8hdep" id="_t_s_l2591_8hdep">
<area shape="rect" id="node2" href="../../d2/d68/_t_s_l2591_8c.html" title="TSL2591 Driver. " alt="" coords="5,80,91,107"/>
<area shape="rect" id="node3" href="../../dc/d24/_t_s_l2591__ex_8h.html" title="TSL2591 Driver extensions. " alt="" coords="115,80,221,107"/>
<area shape="rect" id="node4" href="../../d7/d6e/_t_s_l2591__proc_8h.html" title="TSL2591 Driver procedures. " alt="" coords="245,80,361,107"/>
<area shape="rect" id="node5" href="../../d0/d23/_t_s_l2591__ex_8c.html" title="TSL2591 Driver extensions. " alt="" coords="387,80,493,107"/>
<area shape="rect" id="node6" href="../../db/dba/_t_s_l2591__proc_8c.html" title="TSL2591 Driver procedures. " alt="" coords="517,80,633,107"/>
</map>
</div>
</div>
<p><a href="../../da/d96/_t_s_l2591_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/db0/unionu_t_s_l2591___c_m_d.html">uTSL2591_CMD</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Union for COMMAND register of TSL2591.  <a href="../../d0/db0/unionu_t_s_l2591___c_m_d.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de4/unionu_t_s_l2591___r_e_g_____e_n_a_b_l_e.html">uTSL2591_REG__ENABLE</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Union for ENABLE register of TSL2591.  <a href="../../d4/de4/unionu_t_s_l2591___r_e_g_____e_n_a_b_l_e.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d41/unionu_t_s_l2591___r_e_g_____c_o_n_f_i_g.html">uTSL2591_REG__CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Union for CONFIG register of TSL2591.  <a href="../../d6/d41/unionu_t_s_l2591___r_e_g_____c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d1f/unionu_t_s_l2591___r_e_g_____p_e_r_s_i_s_t.html">uTSL2591_REG__PERSIST</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Union for PERSIST register of TSL2591.  <a href="../../d9/d1f/unionu_t_s_l2591___r_e_g_____p_e_r_s_i_s_t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d68/unionu_t_s_l2591___r_e_g_____s_t_a_t_u_s.html">uTSL2591_REG__STATUS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Union for STATUS register of TSL2591.  <a href="../../db/d68/unionu_t_s_l2591___r_e_g_____s_t_a_t_u_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a8679f20fc3755c195e9d5b1191e5881f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a8679f20fc3755c195e9d5b1191e5881f">TSL2591_BASE_ADDR</a>&#160;&#160;&#160;0x29</td></tr>
<tr class="memdesc:a8679f20fc3755c195e9d5b1191e5881f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSL2591 Base address.  <a href="#a8679f20fc3755c195e9d5b1191e5881f">More...</a><br /></td></tr>
<tr class="separator:a8679f20fc3755c195e9d5b1191e5881f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:af61ba386e82e3c9af21e394ca6f05f7d"><td class="memItemLeft" align="right" valign="top">typedef enum PACK__ <a class="el" href="../../da/d96/_t_s_l2591_8h.html#a1d392a07845de9f8f6cc30ccb4fa942c">TSL2591_reg_map</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#af61ba386e82e3c9af21e394ca6f05f7d">TSL2591_reg</a></td></tr>
<tr class="separator:af61ba386e82e3c9af21e394ca6f05f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d39ba4402e2d52fdba7937144d7db71"><td class="memItemLeft" align="right" valign="top">typedef enum PACK__ <a class="el" href="../../da/d96/_t_s_l2591_8h.html#a7d39ba4402e2d52fdba7937144d7db71">TSL2591_transaction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a7d39ba4402e2d52fdba7937144d7db71">TSL2591_transaction</a></td></tr>
<tr class="separator:a7d39ba4402e2d52fdba7937144d7db71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9d5f339d9927e8518b2b63ce3c1fc9"><td class="memItemLeft" align="right" valign="top">typedef enum PACK__ <a class="el" href="../../da/d96/_t_s_l2591_8h.html#acb9d5f339d9927e8518b2b63ce3c1fc9">TSL2591_spec_func</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#acb9d5f339d9927e8518b2b63ce3c1fc9">TSL2591_spec_func</a></td></tr>
<tr class="separator:acb9d5f339d9927e8518b2b63ce3c1fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19845c4b1697d882d86e9ebdde38361a"><td class="memItemLeft" align="right" valign="top">typedef enum PACK__ <a class="el" href="../../da/d96/_t_s_l2591_8h.html#a19845c4b1697d882d86e9ebdde38361a">TSL2591_gain</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a19845c4b1697d882d86e9ebdde38361a">TSL2591_gain</a></td></tr>
<tr class="separator:a19845c4b1697d882d86e9ebdde38361a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947751b5d7bc862aa392de436b7b1b92"><td class="memItemLeft" align="right" valign="top">typedef enum PACK__ <a class="el" href="../../da/d96/_t_s_l2591_8h.html#a947751b5d7bc862aa392de436b7b1b92">TSL2591_integ</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a947751b5d7bc862aa392de436b7b1b92">TSL2591_integ</a></td></tr>
<tr class="separator:a947751b5d7bc862aa392de436b7b1b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe9075285d955a0bb0cedf0b672f5c2"><td class="memItemLeft" align="right" valign="top">typedef enum PACK__ <a class="el" href="../../da/d96/_t_s_l2591_8h.html#afbe9075285d955a0bb0cedf0b672f5c2">TSL2591_it_persist</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#afbe9075285d955a0bb0cedf0b672f5c2">TSL2591_it_persist</a></td></tr>
<tr class="separator:afbe9075285d955a0bb0cedf0b672f5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc70dfe290b38e836bf593819bd860d"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../d0/db0/unionu_t_s_l2591___c_m_d.html">uTSL2591_CMD</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a0cc70dfe290b38e836bf593819bd860d">uTSL2591_CMD</a></td></tr>
<tr class="separator:a0cc70dfe290b38e836bf593819bd860d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d2b377a08e0d579decc5f349048ffb5"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../d4/de4/unionu_t_s_l2591___r_e_g_____e_n_a_b_l_e.html">uTSL2591_REG__ENABLE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a5d2b377a08e0d579decc5f349048ffb5">uTSL2591_REG__ENABLE</a></td></tr>
<tr class="separator:a5d2b377a08e0d579decc5f349048ffb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4befd1d7e9878c205dcab7be88c6a22f"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../d6/d41/unionu_t_s_l2591___r_e_g_____c_o_n_f_i_g.html">uTSL2591_REG__CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a4befd1d7e9878c205dcab7be88c6a22f">uTSL2591_REG__CONFIG</a></td></tr>
<tr class="separator:a4befd1d7e9878c205dcab7be88c6a22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a516473f4a67289fd83bd2e8df9c2c1"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../d9/d1f/unionu_t_s_l2591___r_e_g_____p_e_r_s_i_s_t.html">uTSL2591_REG__PERSIST</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a5a516473f4a67289fd83bd2e8df9c2c1">uTSL2591_REG__PERSIST</a></td></tr>
<tr class="separator:a5a516473f4a67289fd83bd2e8df9c2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e81bf053b349b49c75bc10f6f30b422"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../db/d68/unionu_t_s_l2591___r_e_g_____s_t_a_t_u_s.html">uTSL2591_REG__STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a2e81bf053b349b49c75bc10f6f30b422">uTSL2591_REG__STATUS</a></td></tr>
<tr class="separator:a2e81bf053b349b49c75bc10f6f30b422"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a9bc4ce5e43fdba854c35561c3712164c"><td class="memItemLeft" align="right" valign="top">__WEAK FctERR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a9bc4ce5e43fdba854c35561c3712164c">TSL2591_Init</a> (void)</td></tr>
<tr class="memdesc:a9bc4ce5e43fdba854c35561c3712164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialization for TSL2591 peripheral.  <a href="#a9bc4ce5e43fdba854c35561c3712164c">More...</a><br /></td></tr>
<tr class="separator:a9bc4ce5e43fdba854c35561c3712164c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9fd710dcb7c1c55ac8e3e50d2d2d89"><td class="memItemLeft" align="right" valign="top">FctERR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a3d9fd710dcb7c1c55ac8e3e50d2d2d89">TSL2591_Write</a> (const uint8_t *data, const uint16_t addr, const uint16_t nb)</td></tr>
<tr class="memdesc:a3d9fd710dcb7c1c55ac8e3e50d2d2d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Write function for TSL2591.  <a href="#a3d9fd710dcb7c1c55ac8e3e50d2d2d89">More...</a><br /></td></tr>
<tr class="separator:a3d9fd710dcb7c1c55ac8e3e50d2d2d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca44c4d37228b9136168ee2bab22880"><td class="memItemLeft" align="right" valign="top">FctERR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a8ca44c4d37228b9136168ee2bab22880">TSL2591_Read</a> (uint8_t *data, const uint16_t addr, const uint16_t nb)</td></tr>
<tr class="memdesc:a8ca44c4d37228b9136168ee2bab22880"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Read function for TSL2591.  <a href="#a8ca44c4d37228b9136168ee2bab22880">More...</a><br /></td></tr>
<tr class="separator:a8ca44c4d37228b9136168ee2bab22880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57247829a5806d3c15215703e1892f9c"><td class="memItemLeft" align="right" valign="top">FctERR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a57247829a5806d3c15215703e1892f9c">TSL2591_Write_Word</a> (const uint16_t *data, const uint16_t addr)</td></tr>
<tr class="memdesc:a57247829a5806d3c15215703e1892f9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Word Write (low endian) function for TSL2591.  <a href="#a57247829a5806d3c15215703e1892f9c">More...</a><br /></td></tr>
<tr class="separator:a57247829a5806d3c15215703e1892f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c10de848bda662b20841c1e832238b"><td class="memItemLeft" align="right" valign="top">FctERR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a77c10de848bda662b20841c1e832238b">TSL2591_Read_Word</a> (uint16_t *data, const uint16_t addr)</td></tr>
<tr class="memdesc:a77c10de848bda662b20841c1e832238b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Word Read (low endian) function for TSL2591.  <a href="#a77c10de848bda662b20841c1e832238b">More...</a><br /></td></tr>
<tr class="separator:a77c10de848bda662b20841c1e832238b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed40846f2a653c92ba250beeea3824e"><td class="memItemLeft" align="right" valign="top">FctERR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#afed40846f2a653c92ba250beeea3824e">TSL2591_Write_Special</a> (const <a class="el" href="../../da/d96/_t_s_l2591_8h.html#acb9d5f339d9927e8518b2b63ce3c1fc9">TSL2591_spec_func</a> func)</td></tr>
<tr class="memdesc:afed40846f2a653c92ba250beeea3824e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Special function Write function for TSL2591.  <a href="#afed40846f2a653c92ba250beeea3824e">More...</a><br /></td></tr>
<tr class="separator:afed40846f2a653c92ba250beeea3824e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a016b92edfb44b0c3b68bdfcccdc8633b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/dd6/_i2_c__component_8h.html#a5bb7f9cd708e57b2a07f329626eaa7a1">I2C_slave</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a016b92edfb44b0c3b68bdfcccdc8633b">TSL2591_hal</a></td></tr>
<tr class="memdesc:a016b92edfb44b0c3b68bdfcccdc8633b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSL2591 Slave structure.  <a href="#a016b92edfb44b0c3b68bdfcccdc8633b">More...</a><br /></td></tr>
<tr class="separator:a016b92edfb44b0c3b68bdfcccdc8633b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d392a07845de9f8f6cc30ccb4fa942c"><td class="memItemLeft" align="right" valign="top">enum PACK__&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a1d392a07845de9f8f6cc30ccb4fa942c">TSL2591_reg_map</a></td></tr>
<tr class="separator:a1d392a07845de9f8f6cc30ccb4fa942c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434643b198837cc9cc4e50253e3aae24"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a434643b198837cc9cc4e50253e3aae24">TSL2591__ENABLE</a> = 0</td></tr>
<tr class="memdesc:a434643b198837cc9cc4e50253e3aae24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables states and interrupts.  <a href="#a434643b198837cc9cc4e50253e3aae24">More...</a><br /></td></tr>
<tr class="separator:a434643b198837cc9cc4e50253e3aae24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c66f1c99a55db181ea4263fbe9ba4f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a14c66f1c99a55db181ea4263fbe9ba4f">TSL2591__CONFIG</a></td></tr>
<tr class="memdesc:a14c66f1c99a55db181ea4263fbe9ba4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALS gain and integration time configuration.  <a href="#a14c66f1c99a55db181ea4263fbe9ba4f">More...</a><br /></td></tr>
<tr class="separator:a14c66f1c99a55db181ea4263fbe9ba4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d884bab9407e546a969fb115f9a9c48"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a6d884bab9407e546a969fb115f9a9c48">TSL2591__AILTL</a> = 0x04</td></tr>
<tr class="memdesc:a6d884bab9407e546a969fb115f9a9c48"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALS interrupt low threshold low byte.  <a href="#a6d884bab9407e546a969fb115f9a9c48">More...</a><br /></td></tr>
<tr class="separator:a6d884bab9407e546a969fb115f9a9c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefcd2cc97823d0a305927cc1194e5028"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#aefcd2cc97823d0a305927cc1194e5028">TSL2591__AILTH</a></td></tr>
<tr class="memdesc:aefcd2cc97823d0a305927cc1194e5028"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALS interrupt low threshold high byte.  <a href="#aefcd2cc97823d0a305927cc1194e5028">More...</a><br /></td></tr>
<tr class="separator:aefcd2cc97823d0a305927cc1194e5028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378ec0f2f651910bcbacd92ee4c6d2fb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a378ec0f2f651910bcbacd92ee4c6d2fb">TSL2591__AIHTL</a></td></tr>
<tr class="memdesc:a378ec0f2f651910bcbacd92ee4c6d2fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALS interrupt high threshold low byte.  <a href="#a378ec0f2f651910bcbacd92ee4c6d2fb">More...</a><br /></td></tr>
<tr class="separator:a378ec0f2f651910bcbacd92ee4c6d2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64def984263e28fb65ac9fc7d4629517"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a64def984263e28fb65ac9fc7d4629517">TSL2591__AIHTH</a></td></tr>
<tr class="memdesc:a64def984263e28fb65ac9fc7d4629517"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALS interrupt high threshold high byte.  <a href="#a64def984263e28fb65ac9fc7d4629517">More...</a><br /></td></tr>
<tr class="separator:a64def984263e28fb65ac9fc7d4629517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d5a5c6e9e1e931413a9f6cf529a66e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a38d5a5c6e9e1e931413a9f6cf529a66e">TSL2591__NPAILTL</a></td></tr>
<tr class="memdesc:a38d5a5c6e9e1e931413a9f6cf529a66e"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Persist ALS interrupt low threshold low byte.  <a href="#a38d5a5c6e9e1e931413a9f6cf529a66e">More...</a><br /></td></tr>
<tr class="separator:a38d5a5c6e9e1e931413a9f6cf529a66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9edb2826ff947413c29361bf565aec00"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a9edb2826ff947413c29361bf565aec00">TSL2591__NPAILTH</a></td></tr>
<tr class="memdesc:a9edb2826ff947413c29361bf565aec00"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Persist ALS interrupt low threshold high byte.  <a href="#a9edb2826ff947413c29361bf565aec00">More...</a><br /></td></tr>
<tr class="separator:a9edb2826ff947413c29361bf565aec00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0ba6205c461d7d14fce12ba9834131"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#adc0ba6205c461d7d14fce12ba9834131">TSL2591__NPAIHTL</a></td></tr>
<tr class="memdesc:adc0ba6205c461d7d14fce12ba9834131"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Persist ALS interrupt high threshold low byte.  <a href="#adc0ba6205c461d7d14fce12ba9834131">More...</a><br /></td></tr>
<tr class="separator:adc0ba6205c461d7d14fce12ba9834131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16934bc2795d6b1d8e5bebf9fdba4e9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#ae16934bc2795d6b1d8e5bebf9fdba4e9">TSL2591__NPAIHTH</a></td></tr>
<tr class="memdesc:ae16934bc2795d6b1d8e5bebf9fdba4e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Persist ALS interrupt high threshold high byte.  <a href="#ae16934bc2795d6b1d8e5bebf9fdba4e9">More...</a><br /></td></tr>
<tr class="separator:ae16934bc2795d6b1d8e5bebf9fdba4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7257568a86a3a3dd4a61cf3f1d32f070"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a7257568a86a3a3dd4a61cf3f1d32f070">TSL2591__PERSIST</a></td></tr>
<tr class="memdesc:a7257568a86a3a3dd4a61cf3f1d32f070"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt persistence filter.  <a href="#a7257568a86a3a3dd4a61cf3f1d32f070">More...</a><br /></td></tr>
<tr class="separator:a7257568a86a3a3dd4a61cf3f1d32f070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf5a151bbb1fa934ff4ac8588bb08bf9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#abf5a151bbb1fa934ff4ac8588bb08bf9">TSL2591__PID</a> = 0x11</td></tr>
<tr class="memdesc:abf5a151bbb1fa934ff4ac8588bb08bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Package ID.  <a href="#abf5a151bbb1fa934ff4ac8588bb08bf9">More...</a><br /></td></tr>
<tr class="separator:abf5a151bbb1fa934ff4ac8588bb08bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06dcf802ba94404474556127f61bc77d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a06dcf802ba94404474556127f61bc77d">TSL2591__ID</a></td></tr>
<tr class="memdesc:a06dcf802ba94404474556127f61bc77d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device ID.  <a href="#a06dcf802ba94404474556127f61bc77d">More...</a><br /></td></tr>
<tr class="separator:a06dcf802ba94404474556127f61bc77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3ea459fc50384b481eb2b4eceab8b78"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#aa3ea459fc50384b481eb2b4eceab8b78">TSL2591__STATUS</a></td></tr>
<tr class="memdesc:aa3ea459fc50384b481eb2b4eceab8b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device status.  <a href="#aa3ea459fc50384b481eb2b4eceab8b78">More...</a><br /></td></tr>
<tr class="separator:aa3ea459fc50384b481eb2b4eceab8b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc454e69ae1b76558f44347c6bd55c8d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#adc454e69ae1b76558f44347c6bd55c8d">TSL2591__C0DATAL</a></td></tr>
<tr class="memdesc:adc454e69ae1b76558f44347c6bd55c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CH0 ADC low data byte.  <a href="#adc454e69ae1b76558f44347c6bd55c8d">More...</a><br /></td></tr>
<tr class="separator:adc454e69ae1b76558f44347c6bd55c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5050fe10a9151df1e54f7c556afe126"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#af5050fe10a9151df1e54f7c556afe126">TSL2591__C0DATAH</a></td></tr>
<tr class="memdesc:af5050fe10a9151df1e54f7c556afe126"><td class="mdescLeft">&#160;</td><td class="mdescRight">CH0 ADC high data byte.  <a href="#af5050fe10a9151df1e54f7c556afe126">More...</a><br /></td></tr>
<tr class="separator:af5050fe10a9151df1e54f7c556afe126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc3c7c16fd9dbc96addac15989585146"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#acc3c7c16fd9dbc96addac15989585146">TSL2591__C1DATAL</a></td></tr>
<tr class="memdesc:acc3c7c16fd9dbc96addac15989585146"><td class="mdescLeft">&#160;</td><td class="mdescRight">CH1 ADC low data byte.  <a href="#acc3c7c16fd9dbc96addac15989585146">More...</a><br /></td></tr>
<tr class="separator:acc3c7c16fd9dbc96addac15989585146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59bae19fdc2bc7dd1ab8b1600c33624d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a59bae19fdc2bc7dd1ab8b1600c33624d">TSL2591__TRANS_NORMAL_OP</a> = 1</td></tr>
<tr class="memdesc:a59bae19fdc2bc7dd1ab8b1600c33624d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal operation.  <a href="#a59bae19fdc2bc7dd1ab8b1600c33624d">More...</a><br /></td></tr>
<tr class="separator:a59bae19fdc2bc7dd1ab8b1600c33624d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad70ab8edef5c95715a148780b813accd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#ad70ab8edef5c95715a148780b813accd">TSL2591__TRANS_SPECIAL_FUNC</a> = 3</td></tr>
<tr class="memdesc:ad70ab8edef5c95715a148780b813accd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Function.  <a href="#ad70ab8edef5c95715a148780b813accd">More...</a><br /></td></tr>
<tr class="separator:ad70ab8edef5c95715a148780b813accd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a888990be5a0881a98f5398d341724f51"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a888990be5a0881a98f5398d341724f51">TSL2591__SF_FORCE_IT</a> = 4</td></tr>
<tr class="memdesc:a888990be5a0881a98f5398d341724f51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt set (forces an interrupt)  <a href="#a888990be5a0881a98f5398d341724f51">More...</a><br /></td></tr>
<tr class="separator:a888990be5a0881a98f5398d341724f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca5f8a8214e3517a906c34bbb1f4c3f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#adca5f8a8214e3517a906c34bbb1f4c3f">TSL2591__SF_CLR_ALS_IT</a> = 6</td></tr>
<tr class="memdesc:adca5f8a8214e3517a906c34bbb1f4c3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears ALS interrupt.  <a href="#adca5f8a8214e3517a906c34bbb1f4c3f">More...</a><br /></td></tr>
<tr class="separator:adca5f8a8214e3517a906c34bbb1f4c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721d3bc78e82fbca61f69b5db2d76856"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a721d3bc78e82fbca61f69b5db2d76856">TSL2591__SF_CLR_ALS_AND_NO_PERS</a> = 7</td></tr>
<tr class="memdesc:a721d3bc78e82fbca61f69b5db2d76856"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears ALS and no persist ALS interrupt.  <a href="#a721d3bc78e82fbca61f69b5db2d76856">More...</a><br /></td></tr>
<tr class="separator:a721d3bc78e82fbca61f69b5db2d76856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1812b8bba776811d9d1ca32e9d1ebef5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a1812b8bba776811d9d1ca32e9d1ebef5">TSL2591__LOW_GAIN</a> = 0</td></tr>
<tr class="memdesc:a1812b8bba776811d9d1ca32e9d1ebef5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low gain mode (x1)  <a href="#a1812b8bba776811d9d1ca32e9d1ebef5">More...</a><br /></td></tr>
<tr class="separator:a1812b8bba776811d9d1ca32e9d1ebef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7264fce6df9f594c568862e2d15a6f79"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a7264fce6df9f594c568862e2d15a6f79">TSL2591__MEDIUM_GAIN</a></td></tr>
<tr class="memdesc:a7264fce6df9f594c568862e2d15a6f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Medium gain mode (x25)  <a href="#a7264fce6df9f594c568862e2d15a6f79">More...</a><br /></td></tr>
<tr class="separator:a7264fce6df9f594c568862e2d15a6f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefddfac59a0f0a3982040e132abcaf9c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#aefddfac59a0f0a3982040e132abcaf9c">TSL2591__HIGH_GAIN</a></td></tr>
<tr class="memdesc:aefddfac59a0f0a3982040e132abcaf9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">High gain mode (x428)  <a href="#aefddfac59a0f0a3982040e132abcaf9c">More...</a><br /></td></tr>
<tr class="separator:aefddfac59a0f0a3982040e132abcaf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ee6a9ec26c7ceebe0bddecc4a0819f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a31ee6a9ec26c7ceebe0bddecc4a0819f">TSL2591__INTEG_100MS</a> = 0</td></tr>
<tr class="memdesc:a31ee6a9ec26c7ceebe0bddecc4a0819f"><td class="mdescLeft">&#160;</td><td class="mdescRight">100ms integration time  <a href="#a31ee6a9ec26c7ceebe0bddecc4a0819f">More...</a><br /></td></tr>
<tr class="separator:a31ee6a9ec26c7ceebe0bddecc4a0819f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a8c2b4bfee2c9b770d87ffa306cbae9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a6a8c2b4bfee2c9b770d87ffa306cbae9">TSL2591__INTEG_200MS</a></td></tr>
<tr class="memdesc:a6a8c2b4bfee2c9b770d87ffa306cbae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">200ms integration time  <a href="#a6a8c2b4bfee2c9b770d87ffa306cbae9">More...</a><br /></td></tr>
<tr class="separator:a6a8c2b4bfee2c9b770d87ffa306cbae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ffa55524c3f9a40a0ad7b9fc8c2154c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a6ffa55524c3f9a40a0ad7b9fc8c2154c">TSL2591__INTEG_300MS</a></td></tr>
<tr class="memdesc:a6ffa55524c3f9a40a0ad7b9fc8c2154c"><td class="mdescLeft">&#160;</td><td class="mdescRight">300ms integration time  <a href="#a6ffa55524c3f9a40a0ad7b9fc8c2154c">More...</a><br /></td></tr>
<tr class="separator:a6ffa55524c3f9a40a0ad7b9fc8c2154c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7f9b6e3c9b79f6cbca78ded93bc48f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#afe7f9b6e3c9b79f6cbca78ded93bc48f">TSL2591__INTEG_400MS</a></td></tr>
<tr class="memdesc:afe7f9b6e3c9b79f6cbca78ded93bc48f"><td class="mdescLeft">&#160;</td><td class="mdescRight">400ms integration time  <a href="#afe7f9b6e3c9b79f6cbca78ded93bc48f">More...</a><br /></td></tr>
<tr class="separator:afe7f9b6e3c9b79f6cbca78ded93bc48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3449e363f43cad69265dfa00cd24fd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#abd3449e363f43cad69265dfa00cd24fd">TSL2591__INTEG_500MS</a></td></tr>
<tr class="memdesc:abd3449e363f43cad69265dfa00cd24fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">500ms integration time  <a href="#abd3449e363f43cad69265dfa00cd24fd">More...</a><br /></td></tr>
<tr class="separator:abd3449e363f43cad69265dfa00cd24fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48cfc8e9c75aef9f598c2a0e1c576c05"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a48cfc8e9c75aef9f598c2a0e1c576c05">TSL2591__PERSIST_EVERY_ADC_CYCLE</a> = 0</td></tr>
<tr class="memdesc:a48cfc8e9c75aef9f598c2a0e1c576c05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Every ADC cycle generates interrupt.  <a href="#a48cfc8e9c75aef9f598c2a0e1c576c05">More...</a><br /></td></tr>
<tr class="separator:a48cfc8e9c75aef9f598c2a0e1c576c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b389cce679d8856f675910817f350a1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a0b389cce679d8856f675910817f350a1">TSL2591__PERSIST_ANY_OUTSIDE_THRESHOLD</a></td></tr>
<tr class="memdesc:a0b389cce679d8856f675910817f350a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Any value outside of threshold range.  <a href="#a0b389cce679d8856f675910817f350a1">More...</a><br /></td></tr>
<tr class="separator:a0b389cce679d8856f675910817f350a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac43668d3dff1d82b96b07fa6ad389e2a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#ac43668d3dff1d82b96b07fa6ad389e2a">TSL2591__PERSIST_2_IT_PERIODS</a></td></tr>
<tr class="memdesc:ac43668d3dff1d82b96b07fa6ad389e2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">2 integration time periods out of range  <a href="#ac43668d3dff1d82b96b07fa6ad389e2a">More...</a><br /></td></tr>
<tr class="separator:ac43668d3dff1d82b96b07fa6ad389e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abefabdd63e579e82f3c7d2120c2caec2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#abefabdd63e579e82f3c7d2120c2caec2">TSL2591__PERSIST_3_IT_PERIODS</a></td></tr>
<tr class="memdesc:abefabdd63e579e82f3c7d2120c2caec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 integration time periods out of range  <a href="#abefabdd63e579e82f3c7d2120c2caec2">More...</a><br /></td></tr>
<tr class="separator:abefabdd63e579e82f3c7d2120c2caec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7051eb08f75b7244d4c68f35562e86bf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a7051eb08f75b7244d4c68f35562e86bf">TSL2591__PERSIST_5_IT_PERIODS</a></td></tr>
<tr class="memdesc:a7051eb08f75b7244d4c68f35562e86bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">5 integration time periods out of range  <a href="#a7051eb08f75b7244d4c68f35562e86bf">More...</a><br /></td></tr>
<tr class="separator:a7051eb08f75b7244d4c68f35562e86bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78e4f42a5405027c16935baffec06bd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#aa78e4f42a5405027c16935baffec06bd">TSL2591__PERSIST_10_IT_PERIODS</a></td></tr>
<tr class="memdesc:aa78e4f42a5405027c16935baffec06bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">10 integration time periods out of range  <a href="#aa78e4f42a5405027c16935baffec06bd">More...</a><br /></td></tr>
<tr class="separator:aa78e4f42a5405027c16935baffec06bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de9b68639b87bd41c815d164e35c351"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a6de9b68639b87bd41c815d164e35c351">TSL2591__PERSIST_15_IT_PERIODS</a></td></tr>
<tr class="memdesc:a6de9b68639b87bd41c815d164e35c351"><td class="mdescLeft">&#160;</td><td class="mdescRight">15 integration time periods out of range  <a href="#a6de9b68639b87bd41c815d164e35c351">More...</a><br /></td></tr>
<tr class="separator:a6de9b68639b87bd41c815d164e35c351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7622c7ab664c6fff3e909a4a88afa2b1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a7622c7ab664c6fff3e909a4a88afa2b1">TSL2591__PERSIST_20_IT_PERIODS</a></td></tr>
<tr class="memdesc:a7622c7ab664c6fff3e909a4a88afa2b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">20 integration time periods out of range  <a href="#a7622c7ab664c6fff3e909a4a88afa2b1">More...</a><br /></td></tr>
<tr class="separator:a7622c7ab664c6fff3e909a4a88afa2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d067d1ddbb6db52b4b7d5783062eba"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a77d067d1ddbb6db52b4b7d5783062eba">TSL2591__PERSIST_25_IT_PERIODS</a></td></tr>
<tr class="memdesc:a77d067d1ddbb6db52b4b7d5783062eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">25 integration time periods out of range  <a href="#a77d067d1ddbb6db52b4b7d5783062eba">More...</a><br /></td></tr>
<tr class="separator:a77d067d1ddbb6db52b4b7d5783062eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9b45569c8c61d1130cb87a6edd7613"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a6f9b45569c8c61d1130cb87a6edd7613">TSL2591__PERSIST_30_IT_PERIODS</a></td></tr>
<tr class="memdesc:a6f9b45569c8c61d1130cb87a6edd7613"><td class="mdescLeft">&#160;</td><td class="mdescRight">30 integration time periods out of range  <a href="#a6f9b45569c8c61d1130cb87a6edd7613">More...</a><br /></td></tr>
<tr class="separator:a6f9b45569c8c61d1130cb87a6edd7613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314555cd60befc3eb2629cdc72d048e5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a314555cd60befc3eb2629cdc72d048e5">TSL2591__PERSIST_35_IT_PERIODS</a></td></tr>
<tr class="memdesc:a314555cd60befc3eb2629cdc72d048e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">35 integration time periods out of range  <a href="#a314555cd60befc3eb2629cdc72d048e5">More...</a><br /></td></tr>
<tr class="separator:a314555cd60befc3eb2629cdc72d048e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7306066a68031995923590ae257f283"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#af7306066a68031995923590ae257f283">TSL2591__PERSIST_40_IT_PERIODS</a></td></tr>
<tr class="memdesc:af7306066a68031995923590ae257f283"><td class="mdescLeft">&#160;</td><td class="mdescRight">40 integration time periods out of range  <a href="#af7306066a68031995923590ae257f283">More...</a><br /></td></tr>
<tr class="separator:af7306066a68031995923590ae257f283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f84441f387bde1ff49a6bdd8226c0d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#ab3f84441f387bde1ff49a6bdd8226c0d">TSL2591__PERSIST_45_IT_PERIODS</a></td></tr>
<tr class="memdesc:ab3f84441f387bde1ff49a6bdd8226c0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">45 integration time periods out of range  <a href="#ab3f84441f387bde1ff49a6bdd8226c0d">More...</a><br /></td></tr>
<tr class="separator:ab3f84441f387bde1ff49a6bdd8226c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7dddd38f83298027b85cadff13a22dc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#aa7dddd38f83298027b85cadff13a22dc">TSL2591__PERSIST_50_IT_PERIODS</a></td></tr>
<tr class="memdesc:aa7dddd38f83298027b85cadff13a22dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">50 integration time periods out of range  <a href="#aa7dddd38f83298027b85cadff13a22dc">More...</a><br /></td></tr>
<tr class="separator:aa7dddd38f83298027b85cadff13a22dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9017d6b0a68933b6691875cd7cf5f693"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#a9017d6b0a68933b6691875cd7cf5f693">TSL2591__PERSIST_55_IT_PERIODS</a></td></tr>
<tr class="memdesc:a9017d6b0a68933b6691875cd7cf5f693"><td class="mdescLeft">&#160;</td><td class="mdescRight">55 integration time periods out of range  <a href="#a9017d6b0a68933b6691875cd7cf5f693">More...</a><br /></td></tr>
<tr class="separator:a9017d6b0a68933b6691875cd7cf5f693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb0bd377c2c82016210edbeb0afbf84"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d96/_t_s_l2591_8h.html#affb0bd377c2c82016210edbeb0afbf84">TSL2591__PERSIST_60_IT_PERIODS</a></td></tr>
<tr class="memdesc:affb0bd377c2c82016210edbeb0afbf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">60 integration time periods out of range  <a href="#affb0bd377c2c82016210edbeb0afbf84">More...</a><br /></td></tr>
<tr class="separator:affb0bd377c2c82016210edbeb0afbf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>TSL2591 Driver. </p>
<dl class="section author"><dt>Author</dt><dd>SMFSW </dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd>MIT (c) 2017-2018, SMFSW</dd></dl>
<p>TSL2591: Very-high sensitivity light-to-digital converter </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a8679f20fc3755c195e9d5b1191e5881f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8679f20fc3755c195e9d5b1191e5881f">&#9670;&nbsp;</a></span>TSL2591_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSL2591_BASE_ADDR&#160;&#160;&#160;0x29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TSL2591 Base address. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a19845c4b1697d882d86e9ebdde38361a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19845c4b1697d882d86e9ebdde38361a">&#9670;&nbsp;</a></span>TSL2591_gain</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum PACK__ <a class="el" href="../../da/d96/_t_s_l2591_8h.html#a19845c4b1697d882d86e9ebdde38361a">TSL2591_gain</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a947751b5d7bc862aa392de436b7b1b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a947751b5d7bc862aa392de436b7b1b92">&#9670;&nbsp;</a></span>TSL2591_integ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum PACK__ <a class="el" href="../../da/d96/_t_s_l2591_8h.html#a947751b5d7bc862aa392de436b7b1b92">TSL2591_integ</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbe9075285d955a0bb0cedf0b672f5c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe9075285d955a0bb0cedf0b672f5c2">&#9670;&nbsp;</a></span>TSL2591_it_persist</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum PACK__ <a class="el" href="../../da/d96/_t_s_l2591_8h.html#afbe9075285d955a0bb0cedf0b672f5c2">TSL2591_it_persist</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af61ba386e82e3c9af21e394ca6f05f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af61ba386e82e3c9af21e394ca6f05f7d">&#9670;&nbsp;</a></span>TSL2591_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum PACK__ <a class="el" href="../../da/d96/_t_s_l2591_8h.html#a1d392a07845de9f8f6cc30ccb4fa942c">TSL2591_reg_map</a>  <a class="el" href="../../da/d96/_t_s_l2591_8h.html#af61ba386e82e3c9af21e394ca6f05f7d">TSL2591_reg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb9d5f339d9927e8518b2b63ce3c1fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb9d5f339d9927e8518b2b63ce3c1fc9">&#9670;&nbsp;</a></span>TSL2591_spec_func</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum PACK__ <a class="el" href="../../da/d96/_t_s_l2591_8h.html#acb9d5f339d9927e8518b2b63ce3c1fc9">TSL2591_spec_func</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d39ba4402e2d52fdba7937144d7db71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d39ba4402e2d52fdba7937144d7db71">&#9670;&nbsp;</a></span>TSL2591_transaction</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum PACK__ <a class="el" href="../../da/d96/_t_s_l2591_8h.html#a7d39ba4402e2d52fdba7937144d7db71">TSL2591_transaction</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cc70dfe290b38e836bf593819bd860d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc70dfe290b38e836bf593819bd860d">&#9670;&nbsp;</a></span>uTSL2591_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="../../d0/db0/unionu_t_s_l2591___c_m_d.html">uTSL2591_CMD</a>  <a class="el" href="../../d0/db0/unionu_t_s_l2591___c_m_d.html">uTSL2591_CMD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4befd1d7e9878c205dcab7be88c6a22f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4befd1d7e9878c205dcab7be88c6a22f">&#9670;&nbsp;</a></span>uTSL2591_REG__CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="../../d6/d41/unionu_t_s_l2591___r_e_g_____c_o_n_f_i_g.html">uTSL2591_REG__CONFIG</a>  <a class="el" href="../../d6/d41/unionu_t_s_l2591___r_e_g_____c_o_n_f_i_g.html">uTSL2591_REG__CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d2b377a08e0d579decc5f349048ffb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d2b377a08e0d579decc5f349048ffb5">&#9670;&nbsp;</a></span>uTSL2591_REG__ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="../../d4/de4/unionu_t_s_l2591___r_e_g_____e_n_a_b_l_e.html">uTSL2591_REG__ENABLE</a>  <a class="el" href="../../d4/de4/unionu_t_s_l2591___r_e_g_____e_n_a_b_l_e.html">uTSL2591_REG__ENABLE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a516473f4a67289fd83bd2e8df9c2c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a516473f4a67289fd83bd2e8df9c2c1">&#9670;&nbsp;</a></span>uTSL2591_REG__PERSIST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="../../d9/d1f/unionu_t_s_l2591___r_e_g_____p_e_r_s_i_s_t.html">uTSL2591_REG__PERSIST</a>  <a class="el" href="../../d9/d1f/unionu_t_s_l2591___r_e_g_____p_e_r_s_i_s_t.html">uTSL2591_REG__PERSIST</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e81bf053b349b49c75bc10f6f30b422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e81bf053b349b49c75bc10f6f30b422">&#9670;&nbsp;</a></span>uTSL2591_REG__STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="../../db/d68/unionu_t_s_l2591___r_e_g_____s_t_a_t_u_s.html">uTSL2591_REG__STATUS</a>  <a class="el" href="../../db/d68/unionu_t_s_l2591___r_e_g_____s_t_a_t_u_s.html">uTSL2591_REG__STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a9bc4ce5e43fdba854c35561c3712164c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bc4ce5e43fdba854c35561c3712164c">&#9670;&nbsp;</a></span>TSL2591_Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__WEAK FctERR TSL2591_Init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialization for TSL2591 peripheral. </p>
<dl class="weak"><dt><b><a class="el" href="../../d0/d58/weak.html#_weak000039">Weak Functions:</a></b></dt><dd>TSL2591 Base address may be changed if user implemented </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>FctERR - error code </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../da/d96/_t_s_l2591_8h_a9bc4ce5e43fdba854c35561c3712164c_cgraph.png" border="0" usemap="#da/d96/_t_s_l2591_8h_a9bc4ce5e43fdba854c35561c3712164c_cgraph" alt=""/></div>
<map name="da/d96/_t_s_l2591_8h_a9bc4ce5e43fdba854c35561c3712164c_cgraph" id="da/d96/_t_s_l2591_8h_a9bc4ce5e43fdba854c35561c3712164c_cgraph">
<area shape="rect" id="node2" href="../../d7/d97/_i2_c__component_8c.html#a0156af69fdc6459a92678bdb7d6300ab" title="I2C Slave device initialization. " alt="" coords="182,107,287,133"/>
<area shape="rect" id="node3" href="../../db/dba/_t_s_l2591__proc_8c.html#a173a41e96227df10b5d51ec369d30d01" title="Initialization Sequence for TSL2591 peripheral. " alt="" coords="153,157,317,184"/>
<area shape="rect" id="node20" href="../../d6/dd6/_i2_c__component_8h.html#a0fd045e910b4d2c5aecdca250e9d3379" title="Set I2C Slave device disabled/enabled state. " alt="" coords="178,208,291,235"/>
<area shape="rect" id="node4" href="../../dc/d24/_t_s_l2591__ex_8h.html#a5a888b3eb2b765295d3fe5d2b0aab898" title="Get TSL2591 chip ID. " alt="" coords="366,309,517,336"/>
<area shape="rect" id="node8" href="../../dc/d24/_t_s_l2591__ex_8h.html#a3620298f32e28909dac511cb250f5b59" title="Write TSL2591 Enable register. " alt="" coords="819,309,954,336"/>
<area shape="rect" id="node10" href="../../dc/d24/_t_s_l2591__ex_8h.html#ae72d186d4b315b2ec3a6c0353a9919d6" title="Write TSL2591 Config. " alt="" coords="371,208,511,235"/>
<area shape="rect" id="node15" href="../../db/dba/_t_s_l2591__proc_8c.html#aa1c267d052d8e883081c54ec41c70f60" title="Set proper CPL value (Counts per kiloLux) " alt="" coords="819,157,954,184"/>
<area shape="rect" id="node17" href="../../dc/d24/_t_s_l2591__ex_8h.html#a84c8fe94e73baf19b41814a3bf7ee137" title="ALS interrupt low threshold configuration. " alt="" coords="373,5,509,32"/>
<area shape="rect" id="node19" href="../../dc/d24/_t_s_l2591__ex_8h.html#a015869a2b54f2824c9af5c96e2338816" title="ALS interrupt high threshold configuration. " alt="" coords="372,56,511,83"/>
<area shape="rect" id="node5" href="../../d2/d68/_t_s_l2591_8c.html#a8ca44c4d37228b9136168ee2bab22880" title="I2C Read function for TSL2591. " alt="" coords="831,259,943,285"/>
<area shape="rect" id="node6" href="../../d6/dd6/_i2_c__component_8h.html#a437cd675cf7727f6b1973b9f8b65ce5c" title="Get I2C Slave device enabled state. " alt="" coords="1163,183,1275,209"/>
<area shape="rect" id="node7" href="../../d6/dd6/_i2_c__component_8h.html#ad7df3913e303944aafee09aceaeb0f29" title="Set I2C Slave bus/device business. " alt="" coords="1167,233,1270,260"/>
<area shape="rect" id="node9" href="../../d2/d68/_t_s_l2591_8c.html#a3d9fd710dcb7c1c55ac8e3e50d2d2d89" title="I2C Write function for TSL2591. " alt="" coords="1003,157,1115,184"/>
<area shape="rect" id="node11" href="../../dc/d24/_t_s_l2591__ex_8h.html#ae2c53653525cafb839072265649cd4ce" title="Oscillator Enable / Disable. " alt="" coords="599,259,737,285"/>
<area shape="rect" id="node12" href="../../dc/d24/_t_s_l2591__ex_8h.html#a1dd2d9682015cdcc486ec70f8e4e864f" title="ALS module Enable / Disable. " alt="" coords="600,309,736,336"/>
<area shape="rect" id="node13" href="../../dc/d24/_t_s_l2591__ex_8h.html#a2b626330e1adaaa690d6e42c689abbf2" title="ALS interrupt module Enable / Disable. " alt="" coords="598,411,738,437"/>
<area shape="rect" id="node14" href="../../dc/d24/_t_s_l2591__ex_8h.html#ac74ab2e15ea7d6a42590063ee0100081" title="Gain configuration. " alt="" coords="601,157,735,184"/>
<area shape="rect" id="node16" href="../../dc/d24/_t_s_l2591__ex_8h.html#aafe7708c01dcaebd60ff3af4af3334db" title="Integration time configuration. " alt="" coords="565,208,771,235"/>
<area shape="rect" id="node18" href="../../d2/d68/_t_s_l2591_8c.html#a57247829a5806d3c15215703e1892f9c" title="I2C Word Write (low endian) function for TSL2591. " alt="" coords="593,5,743,32"/>
</map>
</div>

</div>
</div>
<a id="a8ca44c4d37228b9136168ee2bab22880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca44c4d37228b9136168ee2bab22880">&#9670;&nbsp;</a></span>TSL2591_Read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FctERR TSL2591_Read </td>
          <td>(</td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>nb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Read function for TSL2591. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in,out]</td><td class="paramname">data</td><td>- pointer to read to </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>- Address to read from </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">nb</td><td>- Number of bytes to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>FctERR - error code </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../da/d96/_t_s_l2591_8h_a8ca44c4d37228b9136168ee2bab22880_cgraph.png" border="0" usemap="#da/d96/_t_s_l2591_8h_a8ca44c4d37228b9136168ee2bab22880_cgraph" alt=""/></div>
<map name="da/d96/_t_s_l2591_8h_a8ca44c4d37228b9136168ee2bab22880_cgraph" id="da/d96/_t_s_l2591_8h_a8ca44c4d37228b9136168ee2bab22880_cgraph">
<area shape="rect" id="node2" href="../../d6/dd6/_i2_c__component_8h.html#a437cd675cf7727f6b1973b9f8b65ce5c" title="Get I2C Slave device enabled state. " alt="" coords="165,5,277,32"/>
<area shape="rect" id="node3" href="../../d6/dd6/_i2_c__component_8h.html#ad7df3913e303944aafee09aceaeb0f29" title="Set I2C Slave bus/device business. " alt="" coords="170,56,273,83"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../da/d96/_t_s_l2591_8h_a8ca44c4d37228b9136168ee2bab22880_icgraph.png" border="0" usemap="#da/d96/_t_s_l2591_8h_a8ca44c4d37228b9136168ee2bab22880_icgraph" alt=""/></div>
<map name="da/d96/_t_s_l2591_8h_a8ca44c4d37228b9136168ee2bab22880_icgraph" id="da/d96/_t_s_l2591_8h_a8ca44c4d37228b9136168ee2bab22880_icgraph">
<area shape="rect" id="node2" href="../../da/d96/_t_s_l2591_8h.html#a77c10de848bda662b20841c1e832238b" title="I2C Word Read (low endian) function for TSL2591. " alt="" coords="193,31,343,57"/>
<area shape="rect" id="node5" href="../../dc/d24/_t_s_l2591__ex_8h.html#ae2c53653525cafb839072265649cd4ce" title="Oscillator Enable / Disable. " alt="" coords="199,81,337,108"/>
<area shape="rect" id="node9" href="../../dc/d24/_t_s_l2591__ex_8h.html#a1dd2d9682015cdcc486ec70f8e4e864f" title="ALS module Enable / Disable. " alt="" coords="200,132,336,159"/>
<area shape="rect" id="node10" href="../../dc/d24/_t_s_l2591__ex_8h.html#a2b626330e1adaaa690d6e42c689abbf2" title="ALS interrupt module Enable / Disable. " alt="" coords="198,183,338,209"/>
<area shape="rect" id="node11" href="../../dc/d24/_t_s_l2591__ex_8h.html#ac74ab2e15ea7d6a42590063ee0100081" title="Gain configuration. " alt="" coords="201,233,335,260"/>
<area shape="rect" id="node12" href="../../dc/d24/_t_s_l2591__ex_8h.html#aafe7708c01dcaebd60ff3af4af3334db" title="Integration time configuration. " alt="" coords="165,284,371,311"/>
<area shape="rect" id="node13" href="../../dc/d24/_t_s_l2591__ex_8h.html#a5a888b3eb2b765295d3fe5d2b0aab898" title="Get TSL2591 chip ID. " alt="" coords="419,284,570,311"/>
<area shape="rect" id="node14" href="../../d7/d6e/_t_s_l2591__proc_8h.html#a40f7ffaf77bb8d7dec9d676e4b9d1428" title="Handler for TSL2591 peripheral. " alt="" coords="207,385,329,412"/>
<area shape="rect" id="node3" href="../../dc/d24/_t_s_l2591__ex_8h.html#a136f79bc0d6634b3db2c453e9b0b7c19" title="Get Full conversion (Channel 0) " alt="" coords="429,5,560,32"/>
<area shape="rect" id="node4" href="../../dc/d24/_t_s_l2591__ex_8h.html#ae562b72f441ddb59e5451b158ddbd273" title="Get IR conversion (Channel 1) " alt="" coords="433,56,556,83"/>
<area shape="rect" id="node6" href="../../dc/d24/_t_s_l2591__ex_8h.html#ae72d186d4b315b2ec3a6c0353a9919d6" title="Write TSL2591 Config. " alt="" coords="425,208,565,235"/>
<area shape="rect" id="node7" href="../../d7/d6e/_t_s_l2591__proc_8h.html#a173a41e96227df10b5d51ec369d30d01" title="Initialization Sequence for TSL2591 peripheral. " alt="" coords="619,247,783,273"/>
<area shape="rect" id="node8" href="../../da/d96/_t_s_l2591_8h.html#a9bc4ce5e43fdba854c35561c3712164c" title="Initialization for TSL2591 peripheral. " alt="" coords="832,247,931,273"/>
</map>
</div>

</div>
</div>
<a id="a77c10de848bda662b20841c1e832238b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c10de848bda662b20841c1e832238b">&#9670;&nbsp;</a></span>TSL2591_Read_Word()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FctERR TSL2591_Read_Word </td>
          <td>(</td>
          <td class="paramtype">uint16_t *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Word Read (low endian) function for TSL2591. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in,out]</td><td class="paramname">data</td><td>- pointer to read to </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>- Address to read from </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>FctERR - error code </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../da/d96/_t_s_l2591_8h_a77c10de848bda662b20841c1e832238b_cgraph.png" border="0" usemap="#da/d96/_t_s_l2591_8h_a77c10de848bda662b20841c1e832238b_cgraph" alt=""/></div>
<map name="da/d96/_t_s_l2591_8h_a77c10de848bda662b20841c1e832238b_cgraph" id="da/d96/_t_s_l2591_8h_a77c10de848bda662b20841c1e832238b_cgraph">
<area shape="rect" id="node2" href="../../d2/d68/_t_s_l2591_8c.html#a8ca44c4d37228b9136168ee2bab22880" title="I2C Read function for TSL2591. " alt="" coords="205,31,317,57"/>
<area shape="rect" id="node3" href="../../d6/dd6/_i2_c__component_8h.html#a437cd675cf7727f6b1973b9f8b65ce5c" title="Get I2C Slave device enabled state. " alt="" coords="365,5,477,32"/>
<area shape="rect" id="node4" href="../../d6/dd6/_i2_c__component_8h.html#ad7df3913e303944aafee09aceaeb0f29" title="Set I2C Slave bus/device business. " alt="" coords="370,56,473,83"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../da/d96/_t_s_l2591_8h_a77c10de848bda662b20841c1e832238b_icgraph.png" border="0" usemap="#da/d96/_t_s_l2591_8h_a77c10de848bda662b20841c1e832238b_icgraph" alt=""/></div>
<map name="da/d96/_t_s_l2591_8h_a77c10de848bda662b20841c1e832238b_icgraph" id="da/d96/_t_s_l2591_8h_a77c10de848bda662b20841c1e832238b_icgraph">
<area shape="rect" id="node2" href="../../dc/d24/_t_s_l2591__ex_8h.html#a136f79bc0d6634b3db2c453e9b0b7c19" title="Get Full conversion (Channel 0) " alt="" coords="205,5,336,32"/>
<area shape="rect" id="node3" href="../../dc/d24/_t_s_l2591__ex_8h.html#ae562b72f441ddb59e5451b158ddbd273" title="Get IR conversion (Channel 1) " alt="" coords="209,56,332,83"/>
</map>
</div>

</div>
</div>
<a id="a3d9fd710dcb7c1c55ac8e3e50d2d2d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d9fd710dcb7c1c55ac8e3e50d2d2d89">&#9670;&nbsp;</a></span>TSL2591_Write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FctERR TSL2591_Write </td>
          <td>(</td>
          <td class="paramtype">const uint8_t *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>nb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Write function for TSL2591. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>- pointer to write from </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>- Address to write to </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">nb</td><td>- Number of bytes to write </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>FctERR - error code </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../da/d96/_t_s_l2591_8h_a3d9fd710dcb7c1c55ac8e3e50d2d2d89_cgraph.png" border="0" usemap="#da/d96/_t_s_l2591_8h_a3d9fd710dcb7c1c55ac8e3e50d2d2d89_cgraph" alt=""/></div>
<map name="da/d96/_t_s_l2591_8h_a3d9fd710dcb7c1c55ac8e3e50d2d2d89_cgraph" id="da/d96/_t_s_l2591_8h_a3d9fd710dcb7c1c55ac8e3e50d2d2d89_cgraph">
<area shape="rect" id="node2" href="../../d6/dd6/_i2_c__component_8h.html#a437cd675cf7727f6b1973b9f8b65ce5c" title="Get I2C Slave device enabled state. " alt="" coords="165,5,277,32"/>
<area shape="rect" id="node3" href="../../d6/dd6/_i2_c__component_8h.html#ad7df3913e303944aafee09aceaeb0f29" title="Set I2C Slave bus/device business. " alt="" coords="170,56,273,83"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../da/d96/_t_s_l2591_8h_a3d9fd710dcb7c1c55ac8e3e50d2d2d89_icgraph.png" border="0" usemap="#da/d96/_t_s_l2591_8h_a3d9fd710dcb7c1c55ac8e3e50d2d2d89_icgraph" alt=""/></div>
<map name="da/d96/_t_s_l2591_8h_a3d9fd710dcb7c1c55ac8e3e50d2d2d89_icgraph" id="da/d96/_t_s_l2591_8h_a3d9fd710dcb7c1c55ac8e3e50d2d2d89_icgraph">
<area shape="rect" id="node2" href="../../da/d96/_t_s_l2591_8h.html#a57247829a5806d3c15215703e1892f9c" title="I2C Word Write (low endian) function for TSL2591. " alt="" coords="419,56,570,83"/>
<area shape="rect" id="node9" href="../../dc/d24/_t_s_l2591__ex_8h.html#ac74ab2e15ea7d6a42590063ee0100081" title="Gain configuration. " alt="" coords="201,107,335,133"/>
<area shape="rect" id="node10" href="../../dc/d24/_t_s_l2591__ex_8h.html#ae72d186d4b315b2ec3a6c0353a9919d6" title="Write TSL2591 Config. " alt="" coords="629,208,769,235"/>
<area shape="rect" id="node11" href="../../dc/d24/_t_s_l2591__ex_8h.html#aafe7708c01dcaebd60ff3af4af3334db" title="Integration time configuration. " alt="" coords="165,208,371,235"/>
<area shape="rect" id="node12" href="../../dc/d24/_t_s_l2591__ex_8h.html#a3620298f32e28909dac511cb250f5b59" title="Write TSL2591 Enable register. " alt="" coords="201,284,335,311"/>
<area shape="rect" id="node17" href="../../dc/d24/_t_s_l2591__ex_8h.html#a389acc6b44964618f61177c7af614ad3" title="ALS interrupt thresholds configuration. " alt="" coords="203,335,333,361"/>
<area shape="rect" id="node18" href="../../dc/d24/_t_s_l2591__ex_8h.html#ad8a85ba616f0ca994fa59882412f707e" title="ALS interrupt Persist threshold filters configuration. " alt="" coords="194,385,342,412"/>
<area shape="rect" id="node3" href="../../dc/d24/_t_s_l2591__ex_8h.html#a84c8fe94e73baf19b41814a3bf7ee137" title="ALS interrupt low threshold configuration. " alt="" coords="631,5,767,32"/>
<area shape="rect" id="node6" href="../../dc/d24/_t_s_l2591__ex_8h.html#a015869a2b54f2824c9af5c96e2338816" title="ALS interrupt high threshold configuration. " alt="" coords="629,56,768,83"/>
<area shape="rect" id="node7" href="../../dc/d24/_t_s_l2591__ex_8h.html#ab45c6cfe6d0d91bd0e9c4b54ecf9a5cd" title="ALS interrupt Persist Low threshold filter configuration. " alt="" coords="621,107,776,133"/>
<area shape="rect" id="node8" href="../../dc/d24/_t_s_l2591__ex_8h.html#ae929a367e88b5515218f79e056057a21" title="ALS interrupt Persist High threshold filter configuration. " alt="" coords="619,157,778,184"/>
<area shape="rect" id="node4" href="../../d7/d6e/_t_s_l2591__proc_8h.html#a173a41e96227df10b5d51ec369d30d01" title="Initialization Sequence for TSL2591 peripheral. " alt="" coords="827,132,991,159"/>
<area shape="rect" id="node5" href="../../da/d96/_t_s_l2591_8h.html#a9bc4ce5e43fdba854c35561c3712164c" title="Initialization for TSL2591 peripheral. " alt="" coords="1040,132,1139,159"/>
<area shape="rect" id="node13" href="../../dc/d24/_t_s_l2591__ex_8h.html#ae2c53653525cafb839072265649cd4ce" title="Oscillator Enable / Disable. " alt="" coords="426,259,563,285"/>
<area shape="rect" id="node14" href="../../dc/d24/_t_s_l2591__ex_8h.html#a1dd2d9682015cdcc486ec70f8e4e864f" title="ALS module Enable / Disable. " alt="" coords="427,309,563,336"/>
<area shape="rect" id="node15" href="../../dc/d24/_t_s_l2591__ex_8h.html#a2b626330e1adaaa690d6e42c689abbf2" title="ALS interrupt module Enable / Disable. " alt="" coords="425,360,565,387"/>
<area shape="rect" id="node16" href="../../dc/d24/_t_s_l2591__ex_8h.html#a9f319291876e0384b045bf2788f1a804" title="Reset TSL2591 chip. " alt="" coords="437,461,553,488"/>
</map>
</div>

</div>
</div>
<a id="afed40846f2a653c92ba250beeea3824e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed40846f2a653c92ba250beeea3824e">&#9670;&nbsp;</a></span>TSL2591_Write_Special()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FctERR TSL2591_Write_Special </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../da/d96/_t_s_l2591_8h.html#acb9d5f339d9927e8518b2b63ce3c1fc9">TSL2591_spec_func</a>&#160;</td>
          <td class="paramname"><em>func</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Special function Write function for TSL2591. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">func</td><td>- special function to execute </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>FctERR - error code </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../da/d96/_t_s_l2591_8h_afed40846f2a653c92ba250beeea3824e_cgraph.png" border="0" usemap="#da/d96/_t_s_l2591_8h_afed40846f2a653c92ba250beeea3824e_cgraph" alt=""/></div>
<map name="da/d96/_t_s_l2591_8h_afed40846f2a653c92ba250beeea3824e_cgraph" id="da/d96/_t_s_l2591_8h_afed40846f2a653c92ba250beeea3824e_cgraph">
<area shape="rect" id="node2" href="../../d6/dd6/_i2_c__component_8h.html#ad7df3913e303944aafee09aceaeb0f29" title="Set I2C Slave bus/device business. " alt="" coords="217,5,319,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../da/d96/_t_s_l2591_8h_afed40846f2a653c92ba250beeea3824e_icgraph.png" border="0" usemap="#da/d96/_t_s_l2591_8h_afed40846f2a653c92ba250beeea3824e_icgraph" alt=""/></div>
<map name="da/d96/_t_s_l2591_8h_afed40846f2a653c92ba250beeea3824e_icgraph" id="da/d96/_t_s_l2591_8h_afed40846f2a653c92ba250beeea3824e_icgraph">
<area shape="rect" id="node2" href="../../dc/d24/_t_s_l2591__ex_8h.html#ab1943c7b53f83232b7a2379c96f223bf" title="Force ALS interruption. " alt="" coords="237,5,395,32"/>
<area shape="rect" id="node3" href="../../dc/d24/_t_s_l2591__ex_8h.html#adda532a39d0d5730c69d82583f031335" title="Clear pending ALS interruption. " alt="" coords="239,56,393,83"/>
<area shape="rect" id="node4" href="../../dc/d24/_t_s_l2591__ex_8h.html#a8e009e136314c9d5304080b53cc3a7ed" title="Clear pending ALS &amp; Persistence interruptions. " alt="" coords="217,107,415,133"/>
<area shape="rect" id="node5" href="../../dc/d24/_t_s_l2591__ex_8h.html#aefc03b292239ab1c41b1992bb22df26d" title="Clear pending Persistence interruption. " alt="" coords="226,157,406,184"/>
</map>
</div>

</div>
</div>
<a id="a57247829a5806d3c15215703e1892f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57247829a5806d3c15215703e1892f9c">&#9670;&nbsp;</a></span>TSL2591_Write_Word()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FctERR TSL2591_Write_Word </td>
          <td>(</td>
          <td class="paramtype">const uint16_t *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Word Write (low endian) function for TSL2591. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>- pointer to write from </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>- Address to write to </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>FctERR - error code </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../da/d96/_t_s_l2591_8h_a57247829a5806d3c15215703e1892f9c_cgraph.png" border="0" usemap="#da/d96/_t_s_l2591_8h_a57247829a5806d3c15215703e1892f9c_cgraph" alt=""/></div>
<map name="da/d96/_t_s_l2591_8h_a57247829a5806d3c15215703e1892f9c_cgraph" id="da/d96/_t_s_l2591_8h_a57247829a5806d3c15215703e1892f9c_cgraph">
<area shape="rect" id="node2" href="../../d2/d68/_t_s_l2591_8c.html#a3d9fd710dcb7c1c55ac8e3e50d2d2d89" title="I2C Write function for TSL2591. " alt="" coords="205,31,317,57"/>
<area shape="rect" id="node3" href="../../d6/dd6/_i2_c__component_8h.html#a437cd675cf7727f6b1973b9f8b65ce5c" title="Get I2C Slave device enabled state. " alt="" coords="365,5,477,32"/>
<area shape="rect" id="node4" href="../../d6/dd6/_i2_c__component_8h.html#ad7df3913e303944aafee09aceaeb0f29" title="Set I2C Slave bus/device business. " alt="" coords="370,56,473,83"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../da/d96/_t_s_l2591_8h_a57247829a5806d3c15215703e1892f9c_icgraph.png" border="0" usemap="#da/d96/_t_s_l2591_8h_a57247829a5806d3c15215703e1892f9c_icgraph" alt=""/></div>
<map name="da/d96/_t_s_l2591_8h_a57247829a5806d3c15215703e1892f9c_icgraph" id="da/d96/_t_s_l2591_8h_a57247829a5806d3c15215703e1892f9c_icgraph">
<area shape="rect" id="node2" href="../../dc/d24/_t_s_l2591__ex_8h.html#a84c8fe94e73baf19b41814a3bf7ee137" title="ALS interrupt low threshold configuration. " alt="" coords="217,5,353,32"/>
<area shape="rect" id="node5" href="../../dc/d24/_t_s_l2591__ex_8h.html#a015869a2b54f2824c9af5c96e2338816" title="ALS interrupt high threshold configuration. " alt="" coords="216,56,355,83"/>
<area shape="rect" id="node6" href="../../dc/d24/_t_s_l2591__ex_8h.html#ab45c6cfe6d0d91bd0e9c4b54ecf9a5cd" title="ALS interrupt Persist Low threshold filter configuration. " alt="" coords="208,107,363,133"/>
<area shape="rect" id="node7" href="../../dc/d24/_t_s_l2591__ex_8h.html#ae929a367e88b5515218f79e056057a21" title="ALS interrupt Persist High threshold filter configuration. " alt="" coords="206,157,365,184"/>
<area shape="rect" id="node3" href="../../d7/d6e/_t_s_l2591__proc_8h.html#a173a41e96227df10b5d51ec369d30d01" title="Initialization Sequence for TSL2591 peripheral. " alt="" coords="414,31,578,57"/>
<area shape="rect" id="node4" href="../../da/d96/_t_s_l2591_8h.html#a9bc4ce5e43fdba854c35561c3712164c" title="Initialization for TSL2591 peripheral. " alt="" coords="627,31,725,57"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a64def984263e28fb65ac9fc7d4629517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64def984263e28fb65ac9fc7d4629517">&#9670;&nbsp;</a></span>TSL2591__AIHTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__AIHTH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ALS interrupt high threshold high byte. </p>

</div>
</div>
<a id="a378ec0f2f651910bcbacd92ee4c6d2fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a378ec0f2f651910bcbacd92ee4c6d2fb">&#9670;&nbsp;</a></span>TSL2591__AIHTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__AIHTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ALS interrupt high threshold low byte. </p>

</div>
</div>
<a id="aefcd2cc97823d0a305927cc1194e5028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefcd2cc97823d0a305927cc1194e5028">&#9670;&nbsp;</a></span>TSL2591__AILTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__AILTH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ALS interrupt low threshold high byte. </p>

</div>
</div>
<a id="a6d884bab9407e546a969fb115f9a9c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d884bab9407e546a969fb115f9a9c48">&#9670;&nbsp;</a></span>TSL2591__AILTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__AILTL = 0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ALS interrupt low threshold low byte. </p>

</div>
</div>
<a id="af5050fe10a9151df1e54f7c556afe126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5050fe10a9151df1e54f7c556afe126">&#9670;&nbsp;</a></span>TSL2591__C0DATAH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__C0DATAH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CH0 ADC high data byte. </p>

</div>
</div>
<a id="adc454e69ae1b76558f44347c6bd55c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc454e69ae1b76558f44347c6bd55c8d">&#9670;&nbsp;</a></span>TSL2591__C0DATAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__C0DATAL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CH0 ADC low data byte. </p>

</div>
</div>
<a id="acc3c7c16fd9dbc96addac15989585146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc3c7c16fd9dbc96addac15989585146">&#9670;&nbsp;</a></span>TSL2591__C1DATAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__C1DATAL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CH1 ADC low data byte. </p>

</div>
</div>
<a id="a14c66f1c99a55db181ea4263fbe9ba4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c66f1c99a55db181ea4263fbe9ba4f">&#9670;&nbsp;</a></span>TSL2591__CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ALS gain and integration time configuration. </p>

</div>
</div>
<a id="a434643b198837cc9cc4e50253e3aae24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434643b198837cc9cc4e50253e3aae24">&#9670;&nbsp;</a></span>TSL2591__ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__ENABLE = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables states and interrupts. </p>

</div>
</div>
<a id="aefddfac59a0f0a3982040e132abcaf9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefddfac59a0f0a3982040e132abcaf9c">&#9670;&nbsp;</a></span>TSL2591__HIGH_GAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__HIGH_GAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High gain mode (x428) </p>

</div>
</div>
<a id="a06dcf802ba94404474556127f61bc77d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06dcf802ba94404474556127f61bc77d">&#9670;&nbsp;</a></span>TSL2591__ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__ID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device ID. </p>

</div>
</div>
<a id="a31ee6a9ec26c7ceebe0bddecc4a0819f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31ee6a9ec26c7ceebe0bddecc4a0819f">&#9670;&nbsp;</a></span>TSL2591__INTEG_100MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__INTEG_100MS = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>100ms integration time </p>

</div>
</div>
<a id="a6a8c2b4bfee2c9b770d87ffa306cbae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a8c2b4bfee2c9b770d87ffa306cbae9">&#9670;&nbsp;</a></span>TSL2591__INTEG_200MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__INTEG_200MS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>200ms integration time </p>

</div>
</div>
<a id="a6ffa55524c3f9a40a0ad7b9fc8c2154c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ffa55524c3f9a40a0ad7b9fc8c2154c">&#9670;&nbsp;</a></span>TSL2591__INTEG_300MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__INTEG_300MS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>300ms integration time </p>

</div>
</div>
<a id="afe7f9b6e3c9b79f6cbca78ded93bc48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe7f9b6e3c9b79f6cbca78ded93bc48f">&#9670;&nbsp;</a></span>TSL2591__INTEG_400MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__INTEG_400MS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>400ms integration time </p>

</div>
</div>
<a id="abd3449e363f43cad69265dfa00cd24fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd3449e363f43cad69265dfa00cd24fd">&#9670;&nbsp;</a></span>TSL2591__INTEG_500MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__INTEG_500MS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>500ms integration time </p>

</div>
</div>
<a id="a1812b8bba776811d9d1ca32e9d1ebef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1812b8bba776811d9d1ca32e9d1ebef5">&#9670;&nbsp;</a></span>TSL2591__LOW_GAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__LOW_GAIN = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low gain mode (x1) </p>

</div>
</div>
<a id="a7264fce6df9f594c568862e2d15a6f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7264fce6df9f594c568862e2d15a6f79">&#9670;&nbsp;</a></span>TSL2591__MEDIUM_GAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__MEDIUM_GAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Medium gain mode (x25) </p>

</div>
</div>
<a id="ae16934bc2795d6b1d8e5bebf9fdba4e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae16934bc2795d6b1d8e5bebf9fdba4e9">&#9670;&nbsp;</a></span>TSL2591__NPAIHTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__NPAIHTH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No Persist ALS interrupt high threshold high byte. </p>

</div>
</div>
<a id="adc0ba6205c461d7d14fce12ba9834131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc0ba6205c461d7d14fce12ba9834131">&#9670;&nbsp;</a></span>TSL2591__NPAIHTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__NPAIHTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No Persist ALS interrupt high threshold low byte. </p>

</div>
</div>
<a id="a9edb2826ff947413c29361bf565aec00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9edb2826ff947413c29361bf565aec00">&#9670;&nbsp;</a></span>TSL2591__NPAILTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__NPAILTH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No Persist ALS interrupt low threshold high byte. </p>

</div>
</div>
<a id="a38d5a5c6e9e1e931413a9f6cf529a66e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38d5a5c6e9e1e931413a9f6cf529a66e">&#9670;&nbsp;</a></span>TSL2591__NPAILTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__NPAILTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No Persist ALS interrupt low threshold low byte. </p>

</div>
</div>
<a id="a7257568a86a3a3dd4a61cf3f1d32f070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7257568a86a3a3dd4a61cf3f1d32f070">&#9670;&nbsp;</a></span>TSL2591__PERSIST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt persistence filter. </p>

</div>
</div>
<a id="aa78e4f42a5405027c16935baffec06bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78e4f42a5405027c16935baffec06bd">&#9670;&nbsp;</a></span>TSL2591__PERSIST_10_IT_PERIODS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_10_IT_PERIODS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10 integration time periods out of range </p>

</div>
</div>
<a id="a6de9b68639b87bd41c815d164e35c351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6de9b68639b87bd41c815d164e35c351">&#9670;&nbsp;</a></span>TSL2591__PERSIST_15_IT_PERIODS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_15_IT_PERIODS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>15 integration time periods out of range </p>

</div>
</div>
<a id="a7622c7ab664c6fff3e909a4a88afa2b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7622c7ab664c6fff3e909a4a88afa2b1">&#9670;&nbsp;</a></span>TSL2591__PERSIST_20_IT_PERIODS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_20_IT_PERIODS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>20 integration time periods out of range </p>

</div>
</div>
<a id="a77d067d1ddbb6db52b4b7d5783062eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d067d1ddbb6db52b4b7d5783062eba">&#9670;&nbsp;</a></span>TSL2591__PERSIST_25_IT_PERIODS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_25_IT_PERIODS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>25 integration time periods out of range </p>

</div>
</div>
<a id="ac43668d3dff1d82b96b07fa6ad389e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac43668d3dff1d82b96b07fa6ad389e2a">&#9670;&nbsp;</a></span>TSL2591__PERSIST_2_IT_PERIODS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_2_IT_PERIODS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2 integration time periods out of range </p>

</div>
</div>
<a id="a6f9b45569c8c61d1130cb87a6edd7613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f9b45569c8c61d1130cb87a6edd7613">&#9670;&nbsp;</a></span>TSL2591__PERSIST_30_IT_PERIODS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_30_IT_PERIODS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>30 integration time periods out of range </p>

</div>
</div>
<a id="a314555cd60befc3eb2629cdc72d048e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314555cd60befc3eb2629cdc72d048e5">&#9670;&nbsp;</a></span>TSL2591__PERSIST_35_IT_PERIODS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_35_IT_PERIODS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>35 integration time periods out of range </p>

</div>
</div>
<a id="abefabdd63e579e82f3c7d2120c2caec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abefabdd63e579e82f3c7d2120c2caec2">&#9670;&nbsp;</a></span>TSL2591__PERSIST_3_IT_PERIODS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_3_IT_PERIODS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 integration time periods out of range </p>

</div>
</div>
<a id="af7306066a68031995923590ae257f283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7306066a68031995923590ae257f283">&#9670;&nbsp;</a></span>TSL2591__PERSIST_40_IT_PERIODS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_40_IT_PERIODS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>40 integration time periods out of range </p>

</div>
</div>
<a id="ab3f84441f387bde1ff49a6bdd8226c0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f84441f387bde1ff49a6bdd8226c0d">&#9670;&nbsp;</a></span>TSL2591__PERSIST_45_IT_PERIODS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_45_IT_PERIODS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>45 integration time periods out of range </p>

</div>
</div>
<a id="aa7dddd38f83298027b85cadff13a22dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7dddd38f83298027b85cadff13a22dc">&#9670;&nbsp;</a></span>TSL2591__PERSIST_50_IT_PERIODS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_50_IT_PERIODS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>50 integration time periods out of range </p>

</div>
</div>
<a id="a9017d6b0a68933b6691875cd7cf5f693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9017d6b0a68933b6691875cd7cf5f693">&#9670;&nbsp;</a></span>TSL2591__PERSIST_55_IT_PERIODS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_55_IT_PERIODS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>55 integration time periods out of range </p>

</div>
</div>
<a id="a7051eb08f75b7244d4c68f35562e86bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7051eb08f75b7244d4c68f35562e86bf">&#9670;&nbsp;</a></span>TSL2591__PERSIST_5_IT_PERIODS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_5_IT_PERIODS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>5 integration time periods out of range </p>

</div>
</div>
<a id="affb0bd377c2c82016210edbeb0afbf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb0bd377c2c82016210edbeb0afbf84">&#9670;&nbsp;</a></span>TSL2591__PERSIST_60_IT_PERIODS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_60_IT_PERIODS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>60 integration time periods out of range </p>

</div>
</div>
<a id="a0b389cce679d8856f675910817f350a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b389cce679d8856f675910817f350a1">&#9670;&nbsp;</a></span>TSL2591__PERSIST_ANY_OUTSIDE_THRESHOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_ANY_OUTSIDE_THRESHOLD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Any value outside of threshold range. </p>

</div>
</div>
<a id="a48cfc8e9c75aef9f598c2a0e1c576c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48cfc8e9c75aef9f598c2a0e1c576c05">&#9670;&nbsp;</a></span>TSL2591__PERSIST_EVERY_ADC_CYCLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PERSIST_EVERY_ADC_CYCLE = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Every ADC cycle generates interrupt. </p>

</div>
</div>
<a id="abf5a151bbb1fa934ff4ac8588bb08bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf5a151bbb1fa934ff4ac8588bb08bf9">&#9670;&nbsp;</a></span>TSL2591__PID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__PID = 0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Package ID. </p>

</div>
</div>
<a id="a721d3bc78e82fbca61f69b5db2d76856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721d3bc78e82fbca61f69b5db2d76856">&#9670;&nbsp;</a></span>TSL2591__SF_CLR_ALS_AND_NO_PERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__SF_CLR_ALS_AND_NO_PERS = 7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears ALS and no persist ALS interrupt. </p>

</div>
</div>
<a id="adca5f8a8214e3517a906c34bbb1f4c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca5f8a8214e3517a906c34bbb1f4c3f">&#9670;&nbsp;</a></span>TSL2591__SF_CLR_ALS_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__SF_CLR_ALS_IT = 6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears ALS interrupt. </p>

</div>
</div>
<a id="a888990be5a0881a98f5398d341724f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a888990be5a0881a98f5398d341724f51">&#9670;&nbsp;</a></span>TSL2591__SF_FORCE_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__SF_FORCE_IT = 4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt set (forces an interrupt) </p>

</div>
</div>
<a id="aa3ea459fc50384b481eb2b4eceab8b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3ea459fc50384b481eb2b4eceab8b78">&#9670;&nbsp;</a></span>TSL2591__STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device status. </p>

</div>
</div>
<a id="a59bae19fdc2bc7dd1ab8b1600c33624d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59bae19fdc2bc7dd1ab8b1600c33624d">&#9670;&nbsp;</a></span>TSL2591__TRANS_NORMAL_OP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__TRANS_NORMAL_OP = 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normal operation. </p>

</div>
</div>
<a id="ad70ab8edef5c95715a148780b813accd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad70ab8edef5c95715a148780b813accd">&#9670;&nbsp;</a></span>TSL2591__TRANS_SPECIAL_FUNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TSL2591__TRANS_SPECIAL_FUNC = 3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Special Function. </p>

</div>
</div>
<a id="a016b92edfb44b0c3b68bdfcccdc8633b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016b92edfb44b0c3b68bdfcccdc8633b">&#9670;&nbsp;</a></span>TSL2591_hal</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/dd6/_i2_c__component_8h.html#a5bb7f9cd708e57b2a07f329626eaa7a1">I2C_slave</a> TSL2591_hal</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TSL2591 Slave structure. </p>

</div>
</div>
<a id="a1d392a07845de9f8f6cc30ccb4fa942c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d392a07845de9f8f6cc30ccb4fa942c">&#9670;&nbsp;</a></span>TSL2591_reg_map</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum PACK__ TSL2591_reg_map</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
