<def f='llvm/llvm/include/llvm/MCA/Stages/Stage.h' l='42' type='bool llvm::mca::Stage::isAvailable(const llvm::mca::InstRef &amp; IR) const'/>
<use f='llvm/llvm/include/llvm/MCA/Stages/Stage.h' l='63' u='c' c='_ZNK4llvm3mca5Stage14checkNextStageERKNS0_7InstRefE'/>
<ovr f='llvm/llvm/include/llvm/MCA/Stages/MicroOpQueueStage.h' l='67' c='_ZNK4llvm3mca17MicroOpQueueStage11isAvailableERKNS0_7InstRefE'/>
<doc f='llvm/llvm/include/llvm/MCA/Stages/Stage.h' l='41'>/// Returns true if it can execute IR during this cycle.</doc>
<use f='llvm/llvm/lib/MCA/Pipeline.cpp' l='62' u='c' c='_ZN4llvm3mca8Pipeline8runCycleEv'/>
<ovr f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='158' c='_ZNK4llvm3mca13DispatchStage11isAvailableERKNS0_7InstRefE'/>
<ovr f='llvm/llvm/lib/MCA/Stages/EntryStage.cpp' l='25' c='_ZNK4llvm3mca10EntryStage11isAvailableERKNS0_7InstRefE'/>
<ovr f='llvm/llvm/lib/MCA/Stages/ExecuteStage.cpp' l='43' c='_ZNK4llvm3mca12ExecuteStage11isAvailableERKNS0_7InstRefE'/>
