A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE     1


MACRO ASSEMBLER A51 V8.2.5.0
OBJECT MODULE PLACED IN .\Objects\projeto00_padrao.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE projeto00_padrao.a51 SET(SMALL) DEBUG PRINT(.\Listings\projeto00_padrao
                      .lst) OBJECT(.\Objects\projeto00_padrao.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     

                       2     

                       3     

                       4     

                       5     

                       6     

                       7     

                       8     

                       9     

                      10     $nomod51 

                      11     ;#include <at89c5131.h>

                +1    12     

                +1    13     

                +1    14     

                +1    15     

                +1    16     

                +1    17     

                +1    18     

                +1    19     

                +1    20     

                +1    21     

                +1    22     

                +1    23     

                +1    24     

                +1    25     

                +1    26     

                +1    27     

                +1    28     

                +1    29     

                +1    30     

                +1    31     

                +1    32     

                +1    33     

                +1    34     

                +1    35     

                +1    36     

                +1    37     

                +1    38     

                +1    39     

                +1    40     

  00E0          +1    41     sfr ACC = 0xE0 ;        /* Sfr ( ACC, bit addressable)*/

  00F0          +1    42     sfr B = 0xF0 ;        /* Sfr ( B,   bit addressable)*/

  00D0          +1    43     sfr PSW = 0xD0 ;        /* Sfr ( PSW, bit addressable)*/

  0081          +1    44     sfr SP = 0x81 ;

  0082          +1    45     sfr DPL = 0x82 ;

  0083          +1    46     sfr DPH = 0x83 ;

                +1    47     

                +1    48     

                +1    49     

                +1    50     

                +1    51     

                +1    52     

  0080          +1    53     sfr P0 = 0x80 ;        /* Sfr ( P0, bit addressable)*/

                +1    54     

  0087          +1    55     sbit P0_7 = P0 ^ 7 ;

  0086          +1    56     sbit P0_6 = P0 ^ 6 ;

  0085          +1    57     sbit P0_5 = P0 ^ 5 ;

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE     2

  0084          +1    58     sbit P0_4 = P0 ^ 4 ;

  0083          +1    59     sbit P0_3 = P0 ^ 3 ;

  0082          +1    60     sbit P0_2 = P0 ^ 2 ;

  0081          +1    61     sbit P0_1 = P0 ^ 1 ;

  0080          +1    62     sbit P0_0 = P0 ^ 0 ;

                +1    63     

  0090          +1    64     sfr P1 = 0x90 ;        /* Sfr ( P1, bit addressable)*/

                +1    65     

  0097          +1    66     sbit P1_7 = P1 ^ 7 ;

  0096          +1    67     sbit P1_6 = P1 ^ 6 ;

  0095          +1    68     sbit P1_5 = P1 ^ 5 ;

  0094          +1    69     sbit P1_4 = P1 ^ 4 ;

  0093          +1    70     sbit P1_3 = P1 ^ 3 ;

  0092          +1    71     sbit P1_2 = P1 ^ 2 ;

  0091          +1    72     sbit P1_1 = P1 ^ 1 ;

  0090          +1    73     sbit P1_0 = P1 ^ 0 ;

                +1    74     

  00A0          +1    75     sfr P2 = 0xA0 ;        /* Sfr ( P2, bit addressable)*/

                +1    76     

  00A7          +1    77     sbit P2_7 = P2 ^ 7 ;

  00A6          +1    78     sbit P2_6 = P2 ^ 6 ;

  00A5          +1    79     sbit P2_5 = P2 ^ 5 ;

  00A4          +1    80     sbit P2_4 = P2 ^ 4 ;

  00A3          +1    81     sbit P2_3 = P2 ^ 3 ;

  00A2          +1    82     sbit P2_2 = P2 ^ 2 ;

  00A1          +1    83     sbit P2_1 = P2 ^ 1 ;

  00A0          +1    84     sbit P2_0 = P2 ^ 0 ;

                +1    85     

  00B0          +1    86     sfr P3 = 0xB0 ;        /* Sfr ( P3, bit addressable)*/

                +1    87     

  00B7          +1    88     sbit P3_7 = P3 ^ 7 ;

  00B6          +1    89     sbit P3_6 = P3 ^ 6 ;

  00B5          +1    90     sbit P3_5 = P3 ^ 5 ;

  00B4          +1    91     sbit P3_4 = P3 ^ 4 ;

  00B3          +1    92     sbit P3_3 = P3 ^ 3 ;

  00B2          +1    93     sbit P3_2 = P3 ^ 2 ;

  00B1          +1    94     sbit P3_1 = P3 ^ 1 ;

  00B0          +1    95     sbit P3_0 = P3 ^ 0 ;

                +1    96     

  00C0          +1    97     sfr P4 = 0xC0 ;        /* Sfr ( P4, bit addressable)*/

                +1    98     

  00C1          +1    99     sbit P4_1 = P4 ^ 1 ;

  00C0          +1   100     sbit P4_0 = P4 ^ 0 ;

                +1   101     

                +1   102     

                +1   103     

                +1   104     

  008C          +1   105     sfr TH0 = 0x8C ; 

  008A          +1   106     sfr TL0 = 0x8A ;

  008D          +1   107     sfr TH1 = 0x8D ;

  008B          +1   108     sfr TL1 = 0x8B ;

  00CD          +1   109     sfr TH2 = 0xCD ;

  00CC          +1   110     sfr TL2 = 0xCC ;

  0088          +1   111     sfr TCON = 0x88 ;        /* Sfr ( TCON,  bit addressable)*/

  0089          +1   112     sfr TMOD = 0x89 ;

  00C8          +1   113     sfr T2CON = 0xC8 ;        /* Sfr ( T2CON, bit addressable)*/

  00C9          +1   114     sfr T2MOD = 0xC9 ;

  00CB          +1   115     sfr RCAP2H = 0xCB ;

  00CA          +1   116     sfr RCAP2L = 0xCA ;

  00A6          +1   117     sfr WDTRST = 0xA6 ;

  00A7          +1   118     sfr WDTPRG = 0xA7 ;

                +1   119     

                +1   120                                 

  008F          +1   121     sbit TF1 = TCON ^ 7 ;

  008E          +1   122     sbit TR1 = TCON ^ 6 ;

  008D          +1   123     sbit TF0 = TCON ^ 5 ;

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE     3

  008C          +1   124     sbit TR0 = TCON ^ 4 ;

  008B          +1   125     sbit IE1_ = TCON ^ 3 ;

  008A          +1   126     sbit IT1 = TCON ^ 2 ;

  0089          +1   127     sbit IE0_ = TCON ^ 1 ;

  0088          +1   128     sbit IT0 = TCON ^ 0 ;

                +1   129                                 

  00CF          +1   130     sbit TF2 = T2CON ^ 7 ;

  00CE          +1   131     sbit EXF2 = T2CON ^ 6 ;

  00CD          +1   132     sbit RCLK = T2CON ^ 5 ;

  00CC          +1   133     sbit TCLK = T2CON ^ 4 ;

  00CB          +1   134     sbit EXEN2 = T2CON ^ 3 ;

  00CA          +1   135     sbit TR2 = T2CON ^ 2 ;

  00C9          +1   136     sbit C_T2 = T2CON ^ 1 ;

  00C8          +1   137     sbit CP_RL2 = T2CON ^ 0 ;

                +1   138     

                +1   139     

                +1   140     

                +1   141     

  0098          +1   142     sfr SCON = 0x98 ;

  0099          +1   143     sfr SBUF = 0x99 ;

  00B9          +1   144     sfr SADEN = 0xB9 ;

  00A9          +1   145     sfr SADDR = 0xA9 ;

                +1   146     

  009F          +1   147     sbit FE_SM0 = SCON ^ 7 ;

  009E          +1   148     sbit SM1 = SCON ^ 6 ;

  009D          +1   149     sbit SM2 = SCON ^ 5 ;

  009C          +1   150     sbit REN = SCON ^ 4 ;

  009B          +1   151     sbit TB8 = SCON ^ 3 ;

  009A          +1   152     sbit RB8 = SCON ^ 2 ;

  0099          +1   153     sbit TI = SCON ^ 1 ;

  0098          +1   154     sbit RI = SCON ^ 0 ;

                +1   155     

                +1   156     

                +1   157     

  009A          +1   158     sfr BRL = 0x9A ;

  009B          +1   159     sfr BDRCON = 0x9B ;

                +1   160     

                +1   161     

                +1   162     

  00D8          +1   163     sfr CCON = 0xD8 ;      /* Sfr ( CCON, bit addressable)*/

  00D9          +1   164     sfr CMOD = 0xD9 ;

  00E9          +1   165     sfr CL = 0xE9 ;

  00F9          +1   166     sfr CH = 0xF9 ;

  00DA          +1   167     sfr CCAPM0 = 0xDA ;

  00DB          +1   168     sfr CCAPM1 = 0xDB ;

  00DC          +1   169     sfr CCAPM2 = 0xDC ;

  00DD          +1   170     sfr CCAPM3 = 0xDD ;

  00DE          +1   171     sfr CCAPM4 = 0xDE ;

  00FA          +1   172     sfr CCAP0H = 0xFA ;

  00FB          +1   173     sfr CCAP1H = 0xFB ;

  00FC          +1   174     sfr CCAP2H = 0xFC ;

  00FD          +1   175     sfr CCAP3H = 0xFD ;

  00FE          +1   176     sfr CCAP4H = 0xFE ;

  00EA          +1   177     sfr CCAP0L = 0xEA ;

  00EB          +1   178     sfr CCAP1L = 0xEB ;

  00EC          +1   179     sfr CCAP2L = 0xEC ;

  00ED          +1   180     sfr CCAP3L = 0xED ;

  00EE          +1   181     sfr CCAP4L = 0xEE ;

                +1   182     

                +1   183                                  

  00DF          +1   184     sbit CF = CCON ^ 7 ;

  00DE          +1   185     sbit CR = CCON ^ 6 ;

  00DC          +1   186     sbit CCF4 = CCON ^ 4 ;

  00DB          +1   187     sbit CCF3 = CCON ^ 3 ;

  00DA          +1   188     sbit CCF2 = CCON ^ 2 ;

  00D9          +1   189     sbit CCF1 = CCON ^ 1 ;

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE     4

  00D8          +1   190     sbit CCF0 = CCON ^ 0 ;

                +1   191     

                +1   192     

                +1   193     

                +1   194     

  00A8          +1   195     sfr IEN0 = 0xA8 ;       /* Sfr ( IEN0,  bit addressable                 */

  00B1          +1   196     sfr IEN1 = 0xB1 ;

  00B8          +1   197     sfr IPL0 = 0xB8 ;       /* Sfr ( IPL0, bit addressable          */

  00B7          +1   198     sfr IPH0 = 0xB7 ;

  00B2          +1   199     sfr IPL1 = 0xB2 ;

  00B3          +1   200     sfr IPH1 = 0xB3 ;

                +1   201     

                +1   202                                  

  00AF          +1   203     sbit EA = IEN0 ^ 7 ;

  00AE          +1   204     sbit EC = IEN0 ^ 6 ;

  00AD          +1   205     sbit ET2 = IEN0 ^ 5 ;

  00AC          +1   206     sbit ES = IEN0 ^ 4 ;

  00AB          +1   207     sbit ET1 = IEN0 ^ 3 ;

  00AA          +1   208     sbit EX1 = IEN0 ^ 2 ;

  00A9          +1   209     sbit ET0 = IEN0 ^ 1 ;

  00A8          +1   210     sbit EX0 = IEN0 ^ 0 ;

                +1   211                                  

  00BE          +1   212     sbit PPCL = IPL0 ^ 6 ;

  00BD          +1   213     sbit PT2L = IPL0 ^ 5 ;

  00BC          +1   214     sbit PSL = IPL0 ^ 4 ;

  00BB          +1   215     sbit PTIL = IPL0 ^ 3 ;

  00BA          +1   216     sbit PXIL = IPL0 ^ 2 ;

  00B9          +1   217     sbit PT0L = IPL0 ^ 1 ;

  00B8          +1   218     sbit PX0L = IPL0 ^ 0 ;

                +1   219     

                +1   220     

                +1   221     

  00A3          +1   222     sfr PLLCON = 0xA3 ;

  00A4          +1   223     sfr PLLDIV = 0xA4 ;

                +1   224     

                +1   225     

                +1   226     

  009E          +1   227     sfr KBF = 0x9E ;

  009D          +1   228     sfr KBE = 0x9D ;

  009C          +1   229     sfr KBLS = 0x9C ;

                +1   230     

                +1   231     

                +1   232     

  0093          +1   233     sfr SSCON = 0x93 ;

  0094          +1   234     sfr SSCS = 0x94 ;

  0095          +1   235     sfr SSDAT = 0x95 ;

  0096          +1   236     sfr SSADR = 0x96 ;

                +1   237     

                +1   238     

                +1   239     

  00C3          +1   240     sfr SPCON = 0xC3 ;

  00C4          +1   241     sfr SPSTA = 0xC4 ;

  00C5          +1   242     sfr SPDAT = 0xC5 ;

                +1   243     

                +1   244     

                +1   245     

  00BC          +1   246     sfr USBCON = 0xBC ;

  00C6          +1   247     sfr USBADDR = 0xC6 ;

  00BD          +1   248     sfr USBINT = 0xBD ;

  00BE          +1   249     sfr USBIEN = 0xBE ;

  00C7          +1   250     sfr UEPNUM = 0xC7 ;

  00D4          +1   251     sfr UEPCONX = 0xD4 ;

  00CE          +1   252     sfr UEPSTAX = 0xCE ;

  00D5          +1   253     sfr UEPRST = 0xD5 ;

  00F8          +1   254     sfr UEPINT = 0xF8 ;         /* Sfr ( UEPINT, bit addressable) */

  00C2          +1   255     sfr UEPIEN = 0xC2 ;

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE     5

  00CF          +1   256     sfr UEPDATX = 0xCF ;

  00E2          +1   257     sfr UBYCTLX = 0xE2 ;

  00E3          +1   258     sfr UBYCTHX = 0xE3 ;

  00D6          +1   259     sfr UDPADDL = 0xD6 ;

  00D7          +1   260     sfr UDPADDH = 0xD7 ;

  00BA          +1   261     sfr UFNUML = 0xBA ;

  00BB          +1   262     sfr UFNUMH = 0xBB ;

                +1   263                                     

  00FE          +1   264     sbit EP6INT = UEPINT ^ 6 ;

  00FD          +1   265     sbit EP5INT = UEPINT ^ 5 ;

  00FC          +1   266     sbit EP4INT = UEPINT ^ 4 ;

  00FB          +1   267     sbit EP3INT = UEPINT ^ 3 ;

  00FA          +1   268     sbit EP2INT = UEPINT ^ 2 ;

  00F9          +1   269     sbit EP1INT = UEPINT ^ 1 ;

  00F8          +1   270     sbit EP0INT = UEPINT ^ 0 ;

                +1   271     

                +1   272     

                +1   273     

  0087          +1   274     sfr PCON = 0x87 ;

  008E          +1   275     sfr AUXR = 0x8E ;

  00A2          +1   276     sfr AUXR1 = 0xA2 ;

  008F          +1   277     sfr CKCON0 = 0x8F ;

  00AF          +1   278     sfr CKCON1 = 0xAF ;

  0085          +1   279     sfr CKSEL = 0x85 ;

  00F1          +1   280     sfr LEDCON = 0xF1 ;

  00D1          +1   281     sfr FCON = 0xD1 ;

  00D2          +1   282     sfr EECON = 0xD2 ;

                +1   283     

                +1   284     

                +1   285     

                +1   286     

                     287     

                     288     ;#include "lcd16x2.a51"

                +1   289     

                +1   290     

                +1   291     

                +1   292     

                +1   293     

                +1   294     

                +1   295     

                +1   296     

                +1   297     

                +1   298     

                +1   299     

                +1   300     

                +1   301     

                +1   302     

                +1   303     

                +1   304     

                +1   305     

  0080          +1   306     DISPLAY EQU P0

  0087          +1   307     BUSYF   EQU     P0.7                     

                +1   308     

  00A5          +1   309     RS              EQU     P2.5                     

  00A7          +1   310     E_LCD   EQU     P2.7                     

  00A6          +1   311     RW              EQU     P2.6                     

                +1   312     

                +1   313     

                +1   314     

                +1   315     

                +1   316     

                +1   317     

                +1   318     

                +1   319     

                +1   320     

                +1   321     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE     6

0000            +1   322     INIDISP:

0000 7838       +1   323             MOV     R0,#38h           

0002 7A05       +1   324             MOV     R2,#05h           

0004 111F       +1   325             CALL    ESCINST           

                +1   326             

0006 7838       +1   327                     MOV     R0,#38h           

0008 7A01       +1   328             MOV     R2,#01h           

000A 111F       +1   329             CALL    ESCINST           

                +1   330             

000C 7806       +1   331                     MOV     R0,#06h           

000E 7A01       +1   332             MOV     R2,#01h           

0010 111F       +1   333             CALL    ESCINST           

                +1   334             

0012 780C       +1   335                     MOV     R0,#0Ch           

0014 7A01       +1   336             MOV     R2,#01h           

0016 111F       +1   337             CALL    ESCINST           

                +1   338             

0018 7801       +1   339                     MOV     R0,#01h           

001A 7A02       +1   340             MOV     R2,#02h           

001C 111F       +1   341             CALL    ESCINST           

                +1   342             

001E 22         +1   343                     RET

                +1   344                     

                +1   345     

                +1   346     

                +1   347     

                +1   348     

                +1   349     

                +1   350     

                +1   351     

                +1   352     

                +1   353     

001F            +1   354     ESCINST:  

001F C2A6       +1   355                     CLR             RW                               

0021 C2A5       +1   356                     CLR     RS               

0023 D2A7       +1   357                     SETB    E_LCD            

                +1   358                     

0025 8880       +1   359                     MOV     DISPLAY, R0      

                +1   360                     

0027 C2A7       +1   361                     CLR     E_LCD            

                +1   362                     

0029 7580FF     +1   363                     MOV             DISPLAY,#0xFF    

                +1   364                     

002C D2A6       +1   365                     SETB    RW                               

002E D2A7       +1   366                     SETB    E_LCD            

                +1   367     

0030 2087FD     +1   368                     JB              BUSYF, $                 

                +1   369                     

0033 C2A7       +1   370                     CLR     E_LCD            

                +1   371             

0035 22         +1   372                     RET

                +1   373                     

                +1   374     

                +1   375     

                +1   376     

                +1   377     

                +1   378     

                +1   379     

                +1   380     

                +1   381     

0036            +1   382     GOTOXY: 

0036 C0E0       +1   383                     PUSH    ACC

                +1   384             

0038 7480       +1   385                     MOV     A, #80h

003A B80102     +1   386             CJNE    R0, #01h, GT1       

                +1   387             

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE     7

003D 74C0       +1   388                     MOV     A, #0C0h

                +1   389                     

003F 49         +1   390     GT1:    ORL     A, R1              

0040 F8         +1   391             MOV     R0, A

0041 7A01       +1   392             MOV     R2, #01h           

                +1   393             

0043 111F       +1   394                     CALL    ESCINST            

                +1   395             

0045 D0E0       +1   396                     POP     ACC

                +1   397             

0047 22         +1   398                     RET

                +1   399             

                +1   400     

                +1   401     

                +1   402     

                +1   403     

                +1   404     

                +1   405     

                +1   406     

                +1   407     

0048            +1   408     CLR1L:    

0048 C0E0       +1   409             PUSH   ACC

                +1   410             

004A 7800       +1   411                     MOV    R0, #00h               

004C 7900       +1   412             MOV    R1, #00h

                +1   413             

004E 1136       +1   414                     CALL   GOTOXY

                +1   415             

0050 7910       +1   416                     MOV    R1, #16              

                +1   417     

0052 7420       +1   418     CLR1L1: MOV    A,#' '               

                +1   419             

0054 117A       +1   420                     CALL   ESCDADO

                +1   421             

0056 D9FA       +1   422                     DJNZ   R1, CLR1L1

0058 7800       +1   423             MOV    R0, #00               

005A 7900       +1   424             MOV    R1, #00

                +1   425             

005C 1136       +1   426                     CALL   GOTOXY

                +1   427             

005E D0E0       +1   428                     POP    ACC

                +1   429             

0060 22         +1   430                     RET

                +1   431                     

                +1   432     

                +1   433     

                +1   434     

                +1   435     

                +1   436     

                +1   437     

                +1   438     

                +1   439     

0061            +1   440     CLR2L:    

0061 C0E0       +1   441             PUSH   ACC

                +1   442             

0063 7801       +1   443                     MOV    R0,#01               

0065 7900       +1   444             MOV    R1,#00

                +1   445             

0067 1136       +1   446                     CALL   GOTOXY

                +1   447             

0069 7910       +1   448                     MOV    R1,#16               

                +1   449     

006B 7420       +1   450     CLR2L1: MOV    A,#' '               

                +1   451             

006D 117A       +1   452                     CALL   ESCDADO

                +1   453             

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE     8

006F D9FA       +1   454                     DJNZ   R1,CLR2L1

0071 7801       +1   455             MOV    R0,#01               

0073 7900       +1   456             MOV    R1,#00

                +1   457             

0075 1136       +1   458                     CALL   GOTOXY

                +1   459             

0077 D0E0       +1   460                     POP    ACC

                +1   461             

0079 22         +1   462                     RET

                +1   463                

                +1   464     

                +1   465     

                +1   466     

                +1   467     

                +1   468     

                +1   469     

                +1   470     

007A            +1   471     ESCDADO:  

007A C2A6       +1   472                     CLR             RW                               

007C D2A5       +1   473             SETB    RS               

007E D2A7       +1   474             SETB    E_LCD            

                +1   475                     

0080 F580       +1   476             MOV     DISPLAY, A       

                +1   477             

0082 C2A7       +1   478                     CLR     E_LCD            

                +1   479                     

0084 7580FF     +1   480                     MOV             DISPLAY,#0xFF    

                +1   481                     

0087 D2A6       +1   482                     SETB    RW                               

0089 C2A5       +1   483                     CLR             RS                               

008B D2A7       +1   484                     SETB    E_LCD            

                +1   485     

008D 2087FD     +1   486                     JB              BUSYF, $                 

                +1   487     

0090 C2A7       +1   488                     CLR     E_LCD            

                +1   489     

0092 22         +1   490             RET

                +1   491                     

                +1   492     

                +1   493     

                +1   494     

                +1   495     

                +1   496     

                +1   497     

                +1   498     

                +1   499     

                +1   500     

0093            +1   501     MSTRING:  

0093 C0E0       +1   502                     PUSH    ACC

                +1   503                     

0095 E4         +1   504                     CLR     A

                +1   505                       

0096 93         +1   506             MOVC    A, @A+DPTR       

                +1   507               

0097 6006       +1   508                     JZ      MSTR1

                +1   509               

0099 12007A     +1   510                     LCALL   ESCDADO         

                +1   511               

009C A3         +1   512                     INC     DPTR

                +1   513               

009D 80F4       +1   514                     SJMP    MSTRING

                +1   515                       

009F            +1   516     MSTR1:  

009F D0E0       +1   517                     POP             ACC

                +1   518                     

00A1 22         +1   519                     RET

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE     9

                +1   520                

                +1   521     

                +1   522     

                +1   523     

                +1   524     

                +1   525     

                +1   526     

                +1   527     

                +1   528     

                +1   529     

00A2            +1   530     MSTRINGX: 

00A2 E0         +1   531                     MOVX    A, @DPTR         

                +1   532               

00A3 6006       +1   533                     JZ      MSTR21

                +1   534               

00A5 12007A     +1   535                     LCALL   ESCDADO         

                +1   536               

00A8 A3         +1   537                     INC     DPTR

                +1   538               

00A9 80F7       +1   539                     SJMP    MSTRINGX

                +1   540     

00AB            +1   541     MSTR21:   

00AB 22         +1   542                     RET

                +1   543     

                +1   544     

                +1   545     

                +1   546     

                +1   547     

                +1   548     

                +1   549     

                +1   550     

                +1   551     

                +1   552     

00AC            +1   553     ESC_STR1: 

                +1   554                       

00AC 7800       +1   555                       MOV    R0, #00         

00AE 7900       +1   556               MOV    R1, #00

00B0 8004       +1   557                       JMP    ESC_S

                +1   558               

                +1   559     

                +1   560     

                +1   561     

                +1   562     

                +1   563     

                +1   564     

                +1   565     

                +1   566     

                +1   567     

00B2            +1   568     ESC_STR2: 

                +1   569                       

00B2 7801       +1   570                       MOV    R0,#01         

00B4 7900       +1   571               MOV    R1,#00

                +1   572                       

00B6 120036     +1   573     ESC_S:    LCALL  GOTOXY          

                +1   574               

00B9 120093     +1   575                       LCALL  MSTRING

                +1   576               

00BC 22         +1   577                       RET

                +1   578     

                +1   579     

                +1   580     

                +1   581     

                +1   582     

                +1   583     

                +1   584     

                +1   585     ; DESTROI: R0,R2                                                                        //

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    10

                +1   586     

00BD            +1   587     CUR_ON:   

00BD 780F       +1   588                       MOV    R0,#0Fh               

00BF 8002       +1   589               SJMP   CUR1

                +1   590                       

00C1            +1   591     CUR_OFF:  

00C1 780C       +1   592                       MOV    R0,#0Ch               

                +1   593                       

00C3 7A01       +1   594     CUR1:     MOV    R2,#01

                +1   595               

00C5 111F       +1   596                       CALL   ESCINST               

                +1   597               

00C7 22         +1   598                       RET

                +1   599                       

                +1   600     

                +1   601     

                +1   602     

                +1   603     

                +1   604     

                +1   605     

                +1   606     

00C8            +1   607     ESCREVE_ASTERISCO:

00C8 C0E0       +1   608                     PUSH    ACC

                +1   609                     

00CA 742A       +1   610                     MOV     A, #2Ah  

00CC 117A       +1   611                     CALL    ESCDADO

                +1   612             

00CE D0E0       +1   613                     POP             ACC

                +1   614             

00D0 22         +1   615                     RET

                     616     

                     617     ;#include "display_7_segmentos.a51"

                +1   618     

                +1   619     

                +1   620     

                +1   621     

                +1   622     

                +1   623     

                +1   624     

                +1   625     

                +1   626     

                +1   627     

                +1   628     

                +1   629     

                +1   630     

                +1   631     

                +1   632     

                +1   633     

                +1   634     

                +1   635     

                +1   636     

                +1   637     

                +1   638     

  0080          +1   639     PORT_DISPLAY                            EQU     P0

  0090          +1   640     DISPLAY_UNIDADE                         EQU P1.0

  0091          +1   641     DISPLAY_DEZENA                          EQU P1.1

  0092          +1   642     DISPLAY_CENTENA                         EQU     P1.2

                +1   643             

  0100          +1   644     QTD_DIGITOS                                     EQU 0100h

                +1   645             

                +1   646     

                +1   647     

                +1   648     

                +1   649     

00D1            +1   650     TAB7SEG:

00D1 3F065B4F   +1   651             DB 3Fh, 06h, 5Bh, 4Fh, 66h, 6Dh, 7Dh, 07h, 7Fh, 6Fh, 77h, 7Ch, 39h, 5Eh, 79h, 71h

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    11

00D5 666D7D07                
00D9 7F6F777C                
00DD 395E7971                
                +1   652                     

                +1   653     

                +1   654     

                +1   655     

                +1   656     

                +1   657     

                +1   658     

                +1   659     

00E1            +1   660     MOSTRA_DIGITO_DISPLAY:

00E1 C083       +1   661                     PUSH    DPH

00E3 C082       +1   662                     PUSH    DPL

                +1   663     

00E5 9000D1     +1   664                     MOV     DPTR, #TAB7SEG   

                +1   665                     

00E8 93         +1   666                     MOVC    A, @A + DPTR     

00E9 F4         +1   667             CPL     A                

00EA F580       +1   668                     MOV     PORT_DISPLAY, A  

                +1   669                     

00EC D082       +1   670                     POP     DPL

00EE D083       +1   671                     POP     DPH

                +1   672                     

00F0 22         +1   673                     RET

                +1   674                     

                +1   675     

                +1   676     

                +1   677     

                +1   678     

                +1   679     

                +1   680     

                +1   681     

                +1   682     

                +1   683     

                +1   684     

                +1   685     

                +1   686     

                +1   687     

                +1   688     

                +1   689     

00F1            +1   690     BINARIO_BCD:

00F1 C0E0       +1   691                     PUSH    ACC

00F3 C0F0       +1   692                     PUSH    B

                +1   693     

00F5 C290       +1   694                     CLR             DISPLAY_UNIDADE

00F7 C291       +1   695                     CLR             DISPLAY_DEZENA

00F9 C292       +1   696                     CLR             DISPLAY_CENTENA

                +1   697                     

                +1   698                     

00FB E9         +1   699                     MOV             A, R1

00FC FB         +1   700                     MOV             R3, A

                +1   701     

00FD            +1   702     CONTINUA_BINARIO_BCD:

00FD E8         +1   703                     MOV     A, R0

00FE 75F064     +1   704                     MOV     B, #100d  

                +1   705                     

0101 84         +1   706                     DIV     AB

0102 D290       +1   707                     SETB    DISPLAY_UNIDADE

0104 11E1       +1   708                     ACALL   MOSTRA_DIGITO_DISPLAY

                +1   709                     

0106 7801       +1   710                     MOV             R0,     #01h

0108 120145     +1   711                     LCALL   TIMER_DELAY_1_MS

                +1   712                     

010B E5F0       +1   713                     MOV     A, B

010D 75F00A     +1   714                     MOV     B, #10d

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    12

                +1   715                     

0110 84         +1   716                     DIV     AB

0111 C290       +1   717                     CLR     DISPLAY_UNIDADE

0113 D291       +1   718                     SETB    DISPLAY_DEZENA

0115 11E1       +1   719                     ACALL   MOSTRA_DIGITO_DISPLAY

                +1   720                     

0117 7801       +1   721                     MOV             R0,     #01h

0119 120145     +1   722                     LCALL   TIMER_DELAY_1_MS

                +1   723                     

011C E5F0       +1   724                     MOV     A, B

                +1   725                     

011E C291       +1   726                     CLR     DISPLAY_DEZENA

0120 D292       +1   727                     SETB    DISPLAY_CENTENA

0122 11E1       +1   728                     ACALL   MOSTRA_DIGITO_DISPLAY

                +1   729                     

0124 7801       +1   730                     MOV             R0,     #01h

0126 120145     +1   731                     LCALL   TIMER_DELAY_1_MS

                +1   732                     

0129 C292       +1   733                     CLR             DISPLAY_CENTENA

                +1   734                     

                +1   735                     

012B D9D0       +1   736                     DJNZ    R1, CONTINUA_BINARIO_BCD

                +1   737                     

012D EB         +1   738                     MOV             A, R3

012E F9         +1   739                     MOV             R1, A

                +1   740                     

012F DACC       +1   741                     DJNZ    R2, CONTINUA_BINARIO_BCD  

                +1   742                     

0131 D0F0       +1   743                     POP     B

0133 D0E0       +1   744                     POP             ACC

                +1   745                     

0135 22         +1   746                     RET

                     747     

                     748     ;#include "timer.a51"

                +1   749     

                +1   750     

                +1   751     

                +1   752     

                +1   753     

                +1   754     

                +1   755     

                +1   756     

                +1   757     

                +1   758     

                +1   759     

                +1   760     

                +1   761     

                +1   762     

                +1   763     

                +1   764     

                +1   765     

                +1   766     

                +1   767     

                +1   768     

0136            +1   769     TIMER_CONFIGURA_TIMER_SEM_INT:

0136 8F89       +1   770                     MOV     TMOD, R7  

                +1   771                     

0138 313B       +1   772                     ACALL   SETA_VALORES_TIMER_SEM_INT

                +1   773                     

013A 22         +1   774                     RET

                +1   775                     

                +1   776     

                +1   777     

                +1   778     

                +1   779     

                +1   780     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    13

                +1   781     

                +1   782     

                +1   783     

013B            +1   784     SETA_VALORES_TIMER_SEM_INT:

                +1   785                     

013B 8E8C       +1   786                     MOV     TH0, R6

013D 8D8A       +1   787                     MOV     TL0, R5

                +1   788                     

013F 22         +1   789                     RET

                +1   790     

                +1   791     

                +1   792     

                +1   793     

                +1   794     

                +1   795     

                +1   796     

                +1   797     

0140            +1   798     TIMER_DELAY_10_US: 

0140 7E02       +1   799                     MOV     R6, #02d     

0142 DEFE       +1   800                     DJNZ    R6, $

                +1   801                     

0144 22         +1   802                     RET

                +1   803                     

                +1   804     

                +1   805     

                +1   806     

                +1   807     

                +1   808     

                +1   809     

                +1   810     

                +1   811     

                +1   812     

                +1   813     

0145            +1   814     TIMER_DELAY_1_MS:

                +1   815                     

0145 7F01       +1   816                     MOV             R7, #00000001b

0147 7EF8       +1   817                     MOV     R6, #HIGH(65535 - 1978)

0149 7D45       +1   818                     MOV     R5, #LOW(65535 - 1978)

014B 3136       +1   819                     ACALL   TIMER_CONFIGURA_TIMER_SEM_INT

                +1   820     

014D            +1   821     CONTINUA_TIMER_1_MS:

014D C28D       +1   822                     CLR     TF0

014F D28C       +1   823                     SETB    TR0

                +1   824             

0151 308DFD     +1   825                     JNB     TF0, $

                +1   826                             

0154 313B       +1   827                     ACALL   SETA_VALORES_TIMER_SEM_INT

                +1   828                     

0156 C28D       +1   829                     CLR     TF0

0158 C28C       +1   830                     CLR     TR0

                +1   831             

015A D8F1       +1   832                     DJNZ    R0, CONTINUA_TIMER_1_MS

                +1   833             

015C 22         +1   834                     RET

                +1   835     

                +1   836     

                +1   837     

                +1   838     

                +1   839     

                +1   840     

                +1   841     

                +1   842     

015D            +1   843     TIMER_DELAY_200_MS:

015D 78C8       +1   844                     MOV             R0, #0C8h 

                +1   845     

015F 3145       +1   846                     ACALL   TIMER_DELAY_1_MS

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    14

                +1   847                     

0161 D9FA       +1   848                     DJNZ    R1, TIMER_DELAY_200_MS

                +1   849             

0163 22         +1   850                     RET

                +1   851             

                +1   852     

                +1   853     

                +1   854     

                +1   855     

                +1   856     

                +1   857     

                +1   858     

0164            +1   859     TIMER_DELAY_1_S:

0164 7905       +1   860                     MOV             R1, #05h

0166 315D       +1   861                     ACALL   TIMER_DELAY_200_MS

                +1   862                     

0168 DAFA       +1   863                     DJNZ    R2, TIMER_DELAY_1_S

                +1   864             

016A 22         +1   865                     RET

                +1   866                     

                +1   867     

                +1   868     

                +1   869     

                +1   870     

                +1   871     

                +1   872     

                +1   873     

                +1   874     

                +1   875     

                +1   876     

                +1   877     

                +1   878     

016B            +1   879     TIMER_DELAY:

016B C0E0       +1   880                     PUSH    ACC

016D C0F0       +1   881                     PUSH    B

                +1   882     

016F BA0013     +1   883                     CJNE    R2, #00h, CHAMA_TIMER_1_S

                +1   884     

0172            +1   885     VERIFICA_R1:

0172 B90009     +1   886                     CJNE    R1, #00h, CHAMA_TIMER_200_MS

                +1   887                     

0175            +1   888     VERIFICA_R0:

0175 B80002     +1   889                     CJNE    R0, #00h, CHAMA_TIMER_1_MS

                +1   890                     

0178 218F       +1   891                     AJMP    FINALIZA_TIMER_DELAY

                +1   892                     

017A            +1   893     CHAMA_TIMER_1_MS:

017A 3145       +1   894                     ACALL   TIMER_DELAY_1_MS

017C 218F       +1   895                     AJMP    FINALIZA_TIMER_DELAY

                +1   896     

017E            +1   897     CHAMA_TIMER_200_MS:

017E EE         +1   898                     MOV             A, R6

017F E8         +1   899                     MOV             A, R0

                +1   900                     

0180 315D       +1   901                     ACALL   TIMER_DELAY_200_MS

                +1   902                     

0182 F8         +1   903                     MOV             R0, A

                +1   904                     

0183 2175       +1   905                     AJMP    VERIFICA_R0

                +1   906                     

0185            +1   907     CHAMA_TIMER_1_S:

0185 E8         +1   908                     MOV             A, R0

0186 89F0       +1   909                     MOV             B, R1

                +1   910     

0188 3164       +1   911                     ACALL   TIMER_DELAY_1_S

                +1   912                     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    15

018A F8         +1   913                     MOV             R0, A

018B A9F0       +1   914                     MOV             R1, B

                +1   915                     

018D 2172       +1   916                     AJMP    VERIFICA_R1

                +1   917     

018F            +1   918     FINALIZA_TIMER_DELAY:

018F D0F0       +1   919                     POP             B

0191 D0E0       +1   920                     POP     ACC

                +1   921                     

0193 22         +1   922                     RET

                     923     

                     924     ;#include "teclado_matricial_4x4.a51"

                +1   925     

                +1   926     

                +1   927     

                +1   928     

                +1   929     

                +1   930     

                +1   931     

                +1   932     

                +1   933     

                +1   934     

                +1   935     

  0090          +1   936     TECLADO         EQU     P1

                +1   937             

                +1   938     

  0090          +1   939     COL1            EQU P1.0

  0091          +1   940     COL2            EQU P1.1

  0092          +1   941     COL3            EQU P1.2

  0093          +1   942     COL4            EQU P1.3

                +1   943             

  0094          +1   944     LIN1            EQU P1.4

  0095          +1   945     LIN2            EQU P1.5

  0096          +1   946     LIN3            EQU P1.6

  0097          +1   947     LIN4            EQU P1.7

                +1   948     

                +1   949     

                +1   950     

                +1   951     

                +1   952     

                +1   953     

                +1   954     

                +1   955     

0194            +1   956     PRESS_ENT:

0194 75907F     +1   957                     MOV             TECLADO, #01111111b              

                +1   958                     

0197            +1   959     VARRE_ENT:

0197 309302     +1   960                     JNB     COL4, CONTINUA_PROG      

                +1   961                     

019A 80FB       +1   962                     JMP     VARRE_ENT

019C            +1   963     CONTINUA_PROG:

019C 22         +1   964                     RET

                +1   965                     

                +1   966     

                +1   967     

                +1   968     

                +1   969     

                +1   970     

                +1   971     

                +1   972     

019D            +1   973     VARREDURA_TECLADO:

019D C294       +1   974                     CLR     LIN1

019F D295       +1   975                     SETB    LIN2

01A1 D296       +1   976                     SETB    LIN3

01A3 D297       +1   977                     SETB    LIN4

                +1   978                     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    16

01A5 309129     +1   979                     JNB     COL2, DIGITO1

01A8 30922A     +1   980                     JNB     COL3, DIGITO2

01AB 30932B     +1   981                     JNB     COL4, DIGITO3

                +1   982                     

01AE C295       +1   983                     CLR     LIN2

01B0 D294       +1   984                     SETB    LIN1

                +1   985                     

01B2 309128     +1   986                     JNB     COL2, DIGITO4

01B5 309229     +1   987                     JNB     COL3, DIGITO5

01B8 30932A     +1   988                     JNB     COL4, DIGITO6

                +1   989                     

01BB C296       +1   990                     CLR     LIN3

01BD D295       +1   991                     SETB    LIN2

                +1   992                     

01BF 309127     +1   993                     JNB     COL2, DIGITO7

01C2 309228     +1   994                     JNB     COL3, DIGITO8

01C5 309329     +1   995                     JNB     COL4, DIGITO9

                +1   996                     

01C8 C297       +1   997                     CLR     LIN4

01CA D296       +1   998                     SETB    LIN3

                +1   999                     

                +1  1000                     

01CC 309226     +1  1001                     JNB     COL3, DIGITO0

                +1  1002                     

                +1  1003                     

01CF 80CC       +1  1004                     JMP     VARREDURA_TECLADO

                +1  1005                     

                +1  1006     

                +1  1007     

                +1  1008     

                +1  1009     

                +1  1010     

                +1  1011     

                +1  1012     

                +1  1013     

01D1            +1  1014     DIGITO1: 

01D1 7401       +1  1015                     MOV A, #1h

01D3 21F9       +1  1016                     AJMP GRAVA_DIGITO

01D5            +1  1017     DIGITO2:

01D5 7402       +1  1018                     MOV A, #2h

01D7 21F9       +1  1019                     AJMP GRAVA_DIGITO

01D9            +1  1020     DIGITO3: 

01D9 7403       +1  1021                     MOV A, #3h

01DB 21F9       +1  1022                     AJMP GRAVA_DIGITO

01DD            +1  1023     DIGITO4:

01DD 7404       +1  1024                     MOV A, #4h

01DF 21F9       +1  1025                     AJMP GRAVA_DIGITO

01E1            +1  1026     DIGITO5:

01E1 7405       +1  1027                     MOV A, #5h

01E3 21F9       +1  1028                     AJMP GRAVA_DIGITO

01E5            +1  1029     DIGITO6:

01E5 7406       +1  1030                     MOV A, #6h

01E7 21F9       +1  1031                     AJMP GRAVA_DIGITO

01E9            +1  1032     DIGITO7:

01E9 7407       +1  1033                     MOV A, #7h

01EB 21F9       +1  1034                     AJMP GRAVA_DIGITO

01ED            +1  1035     DIGITO8:

01ED 7408       +1  1036                     MOV A, #8h

01EF 21F9       +1  1037                     AJMP GRAVA_DIGITO

01F1            +1  1038     DIGITO9:

01F1 7409       +1  1039                     MOV A, #9h

01F3 21F9       +1  1040                     AJMP GRAVA_DIGITO

01F5            +1  1041     DIGITO0:

01F5 7400       +1  1042                     MOV A, #0h

01F7 21F9       +1  1043                     AJMP GRAVA_DIGITO

                +1  1044                      

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    17

01F9            +1  1045     GRAVA_DIGITO:

01F9 F7         +1  1046                     MOV @R1, A

                +1  1047             

01FA 22         +1  1048                     RET

                    1049     

                    1050     ;#include "motor_de_passos.a51"

                +1  1051     

                +1  1052     

                +1  1053     

                +1  1054     

                +1  1055     

                +1  1056     

                +1  1057     

                +1  1058     

                +1  1059     

                +1  1060     

                +1  1061     

                +1  1062     

                +1  1063     

  00B1          +1  1064     ESTADO_UM               EQU P3.1

  00B2          +1  1065     ESTADO_DOIS     EQU P3.2

  00B3          +1  1066     ESTADO_TRES     EQU P3.3

  00B4          +1  1067     ESTADO_QUATRO   EQU P3.4

                +1  1068     

                +1  1069     

                +1  1070     

                +1  1071     

                +1  1072     

                +1  1073     

                +1  1074     

                +1  1075     

                +1  1076     

                +1  1077     

                +1  1078     

                +1  1079     

01FB            +1  1080     INICIA_MOTOR_DE_PASSOS:

01FB D2B1       +1  1081                     SETB    ESTADO_UM

01FD C2B2       +1  1082                     CLR             ESTADO_DOIS

01FF C2B3       +1  1083                     CLR             ESTADO_TRES

0201 C2B4       +1  1084                     CLR             ESTADO_QUATRO

                +1  1085                     

0203 316B       +1  1086                     ACALL   TIMER_DELAY

                +1  1087                     

0205 C2B1       +1  1088                     CLR             ESTADO_UM

0207 D2B2       +1  1089                     SETB    ESTADO_DOIS

                +1  1090                     

0209 316B       +1  1091                     ACALL   TIMER_DELAY

                +1  1092                     

020B C2B2       +1  1093                     CLR             ESTADO_DOIS

020D D2B3       +1  1094                     SETB    ESTADO_TRES

                +1  1095                     

020F 316B       +1  1096                     ACALL   TIMER_DELAY

                +1  1097                     

0211 C2B3       +1  1098                     CLR             ESTADO_TRES

0213 D2B4       +1  1099                     SETB    ESTADO_QUATRO

                +1  1100                     

0215 316B       +1  1101                     ACALL   TIMER_DELAY

                +1  1102                     

0217 DBE2       +1  1103                     DJNZ    R3, INICIA_MOTOR_DE_PASSOS

                +1  1104                     

0219 22         +1  1105                     RET

                +1  1106     

                +1  1107     

                +1  1108     

                +1  1109     

                +1  1110     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    18

                +1  1111     

                +1  1112     

                +1  1113     

                +1  1114     

                +1  1115     

                +1  1116     

                +1  1117     

021A            +1  1118     RETORNA_MOTOR_DE_PASSOS:

021A C2B1       +1  1119                     CLR             ESTADO_UM

021C C2B2       +1  1120                     CLR             ESTADO_DOIS

021E C2B3       +1  1121                     CLR             ESTADO_TRES

0220 D2B4       +1  1122                     SETB    ESTADO_QUATRO

                +1  1123                     

0222 316B       +1  1124                     ACALL   TIMER_DELAY

                +1  1125                     

0224 D2B3       +1  1126                     SETB    ESTADO_TRES

0226 C2B4       +1  1127                     CLR             ESTADO_QUATRO

                +1  1128                     

0228 316B       +1  1129                     ACALL   TIMER_DELAY

                +1  1130                     

022A D2B2       +1  1131                     SETB    ESTADO_DOIS

022C C2B3       +1  1132                     CLR             ESTADO_TRES

                +1  1133                     

022E 316B       +1  1134                     ACALL   TIMER_DELAY

                +1  1135                     

0230 D2B1       +1  1136                     SETB    ESTADO_UM

0232 C2B2       +1  1137                     CLR             ESTADO_DOIS

                +1  1138                     

0234 316B       +1  1139                     ACALL   TIMER_DELAY

                +1  1140                     

0236 DBE2       +1  1141                     DJNZ    R3, RETORNA_MOTOR_DE_PASSOS

                +1  1142     

0238 22         +1  1143                     RET

                +1  1144     

                +1  1145     

                +1  1146     

                +1  1147     

                +1  1148     

                +1  1149     

                +1  1150     

                +1  1151     

                    1152     

                    1153     ;#include "serial.a51"

                +1  1154     

                +1  1155     

                +1  1156     

                +1  1157     

                +1  1158     

                +1  1159     

                +1  1160     

                +1  1161     

                +1  1162             

                +1  1163     

                +1  1164     

                +1  1165     

                +1  1166     

                +1  1167     

                +1  1168     

                +1  1169     

                +1  1170     

                +1  1171     

                +1  1172     

                +1  1173     

0239            +1  1174     CONFIGURA_SERIAL:

0239 8887       +1  1175                     MOV     PCON, R0

023B 8998       +1  1176                     MOV     SCON, R1

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    19

                +1  1177                     

023D C298       +1  1178                     CLR             RI

023F C299       +1  1179                     CLR             TI

                +1  1180     

0241 22         +1  1181                     RET

                +1  1182             

                +1  1183     

                +1  1184     

                +1  1185     

                +1  1186     

                +1  1187     

                +1  1188     

                +1  1189     

                +1  1190     

                +1  1191     

                +1  1192     

0242            +1  1193     CONFIGURA_BAUD_RATE:

0242 8889       +1  1194                     MOV     TMOD, R0  

0244 888D       +1  1195                     MOV     TH1, R0   

                +1  1196                     

0246 D28E       +1  1197                     SETB    TR1

                +1  1198     

0248 22         +1  1199                     RET

                +1  1200                     

                +1  1201     

                +1  1202     

                +1  1203     

                +1  1204     

                +1  1205     

                +1  1206     

                +1  1207     

0249            +1  1208     RECEBE_DADO:

0249 3098FD     +1  1209                     JNB             RI, $

                +1  1210                     

024C C298       +1  1211                     CLR             RI

                +1  1212                     

024E E599       +1  1213                     MOV             A, SBUF

                +1  1214     

0250 22         +1  1215                     RET

                +1  1216     

                +1  1217     

                +1  1218     

                +1  1219     

                +1  1220     

                +1  1221     

                +1  1222     

                +1  1223     

0251            +1  1224     ENVIA_DADO:

0251 F599       +1  1225                     MOV             SBUF, A

                +1  1226                     

0253 3099FD     +1  1227                     JNB             TI, $

                +1  1228                     

0256 C299       +1  1229                     CLR             TI

                +1  1230                     

0258 22         +1  1231                     RET

                +1  1232     

                +1  1233     

                +1  1234     

                +1  1235     

                +1  1236     

                +1  1237     

                +1  1238     

                +1  1239     

0259            +1  1240     ENVIA_OK:

0259 C0E0       +1  1241                     PUSH    ACC

                +1  1242     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    20

025B C299       +1  1243                     CLR     TI

                +1  1244                     

025D 744F       +1  1245                     MOV     A, #'O'

025F F599       +1  1246                     MOV             SBUF, A

                +1  1247                     

0261 3099FD     +1  1248                     JNB             TI, $

                +1  1249                     

0264 C299       +1  1250                     CLR             TI      

                +1  1251                     

0266 744B       +1  1252                     MOV     A, #'K'

0268 F599       +1  1253                     MOV     SBUF, A

                +1  1254                     

026A 3099FD     +1  1255                     JNB     TI, $

                +1  1256                     

026D C299       +1  1257                     CLR             TI

                +1  1258                     

026F D0E0       +1  1259                     POP             ACC

                +1  1260                     

0271 22         +1  1261                     RET

                    1262     

                    1263     

                    1264     

                    1265     

                    1266     ;#include "hc_sr0x.a51"

                    1267     

                    1268     

                    1269     

                    1270     

                    1271     

                    1272     

                    1273     

                    1274     

0000                1275     ORG 0000h  

0000 020046         1276                     LJMP __STARTUP__

                    1277     

0003                1278     ORG 0003h  

0003 020051         1279                     LJMP INT_INT0

                    1280     

000B                1281     ORG 000Bh  

000B 020052         1282                     LJMP INT_TIMER0

                    1283     

0013                1284     ORG 0013h  

0013 020053         1285                     LJMP INT_INT1

                    1286     

001B                1287     ORG 001Bh  

001B 020054         1288                     LJMP INT_TIMER1

                    1289     

0023                1290     ORG 0023h  

0023 020055         1291                     LJMP INT_SERIAL

                    1292     

0043                1293     ORG     0043h

0043 020056         1294                     LJMP INT_I2C_TWI

                    1295             

0046                1296     __STARTUP__:

0046 7832           1297                     MOV             R0, #050d

0048 7905           1298                     MOV             R1, #005d

004A 7A02           1299                     MOV             R2, #002d

004C 12016B         1300                     LCALL   TIMER_DELAY

                    1301                     

004F 80F5           1302                     JMP     __STARTUP__

                    1303     

                    1304     

                    1305     

                    1306     

                    1307     

                    1308     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    21

                    1309     

                    1310     

                    1311     

                    1312     

                    1313     

                    1314     

0051                1315     INT_INT0:

0051 32             1316                     RETI

                    1317     

                    1318     

                    1319     

                    1320     

                    1321     

                    1322     

                    1323     

                    1324     

0052                1325     INT_TIMER0:

0052 32             1326                     RETI

                    1327             

                    1328     

                    1329     

                    1330     

                    1331     

                    1332     

                    1333     

                    1334     

0053                1335     INT_INT1:

0053 32             1336                     RETI

                    1337     

                    1338     

                    1339     

                    1340     

                    1341     

                    1342     

                    1343     

                    1344     

0054                1345     INT_TIMER1:

0054 32             1346                     RETI

                    1347             

                    1348     

                    1349     

                    1350     

                    1351     

                    1352     

                    1353     

                    1354     

0055                1355     INT_SERIAL:

0055 32             1356                     RETI

                    1357             

                    1358     

                    1359     

                    1360     

                    1361     

                    1362     

                    1363     

                    1364     

0056                1365     INT_I2C_TWI:

0056 32             1366                     RETI

                    1367     

                    1368                     END

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    22

SYMBOL TABLE LISTING
------ ----- -------


N A M E                        T Y P E  V A L U E   ATTRIBUTES

ACC . . . . . . . . . . . . .  D ADDR   00E0H   A   
AUXR. . . . . . . . . . . . .  D ADDR   008EH   A   
AUXR1 . . . . . . . . . . . .  D ADDR   00A2H   A   
B . . . . . . . . . . . . . .  D ADDR   00F0H   A   
BDRCON. . . . . . . . . . . .  D ADDR   009BH   A   
BINARIO_BCD . . . . . . . . .  C ADDR   00F1H   A   
BRL . . . . . . . . . . . . .  D ADDR   009AH   A   
BUSYF . . . . . . . . . . . .  B ADDR   0080H.7 A   
CCAP0H. . . . . . . . . . . .  D ADDR   00FAH   A   
CCAP0L. . . . . . . . . . . .  D ADDR   00EAH   A   
CCAP1H. . . . . . . . . . . .  D ADDR   00FBH   A   
CCAP1L. . . . . . . . . . . .  D ADDR   00EBH   A   
CCAP2H. . . . . . . . . . . .  D ADDR   00FCH   A   
CCAP2L. . . . . . . . . . . .  D ADDR   00ECH   A   
CCAP3H. . . . . . . . . . . .  D ADDR   00FDH   A   
CCAP3L. . . . . . . . . . . .  D ADDR   00EDH   A   
CCAP4H. . . . . . . . . . . .  D ADDR   00FEH   A   
CCAP4L. . . . . . . . . . . .  D ADDR   00EEH   A   
CCAPM0. . . . . . . . . . . .  D ADDR   00DAH   A   
CCAPM1. . . . . . . . . . . .  D ADDR   00DBH   A   
CCAPM2. . . . . . . . . . . .  D ADDR   00DCH   A   
CCAPM3. . . . . . . . . . . .  D ADDR   00DDH   A   
CCAPM4. . . . . . . . . . . .  D ADDR   00DEH   A   
CCF0. . . . . . . . . . . . .  B ADDR   00D8H.0 A   
CCF1. . . . . . . . . . . . .  B ADDR   00D8H.1 A   
CCF2. . . . . . . . . . . . .  B ADDR   00D8H.2 A   
CCF3. . . . . . . . . . . . .  B ADDR   00D8H.3 A   
CCF4. . . . . . . . . . . . .  B ADDR   00D8H.4 A   
CCON. . . . . . . . . . . . .  D ADDR   00D8H   A   
CF. . . . . . . . . . . . . .  B ADDR   00D8H.7 A   
CH. . . . . . . . . . . . . .  D ADDR   00F9H   A   
CHAMA_TIMER_1_MS. . . . . . .  C ADDR   017AH   A   
CHAMA_TIMER_1_S . . . . . . .  C ADDR   0185H   A   
CHAMA_TIMER_200_MS. . . . . .  C ADDR   017EH   A   
CKCON0. . . . . . . . . . . .  D ADDR   008FH   A   
CKCON1. . . . . . . . . . . .  D ADDR   00AFH   A   
CKSEL . . . . . . . . . . . .  D ADDR   0085H   A   
CL. . . . . . . . . . . . . .  D ADDR   00E9H   A   
CLR1L . . . . . . . . . . . .  C ADDR   0048H   A   
CLR1L1. . . . . . . . . . . .  C ADDR   0052H   A   
CLR2L . . . . . . . . . . . .  C ADDR   0061H   A   
CLR2L1. . . . . . . . . . . .  C ADDR   006BH   A   
CMOD. . . . . . . . . . . . .  D ADDR   00D9H   A   
COL1. . . . . . . . . . . . .  B ADDR   0090H.0 A   
COL2. . . . . . . . . . . . .  B ADDR   0090H.1 A   
COL3. . . . . . . . . . . . .  B ADDR   0090H.2 A   
COL4. . . . . . . . . . . . .  B ADDR   0090H.3 A   
CONFIGURA_BAUD_RATE . . . . .  C ADDR   0242H   A   
CONFIGURA_SERIAL. . . . . . .  C ADDR   0239H   A   
CONTINUA_BINARIO_BCD. . . . .  C ADDR   00FDH   A   
CONTINUA_PROG . . . . . . . .  C ADDR   019CH   A   
CONTINUA_TIMER_1_MS . . . . .  C ADDR   014DH   A   
CP_RL2. . . . . . . . . . . .  B ADDR   00C8H.0 A   
CR. . . . . . . . . . . . . .  B ADDR   00D8H.6 A   
CUR1. . . . . . . . . . . . .  C ADDR   00C3H   A   
CUR_OFF . . . . . . . . . . .  C ADDR   00C1H   A   
CUR_ON. . . . . . . . . . . .  C ADDR   00BDH   A   
C_T2. . . . . . . . . . . . .  B ADDR   00C8H.1 A   
DIGITO0 . . . . . . . . . . .  C ADDR   01F5H   A   
DIGITO1 . . . . . . . . . . .  C ADDR   01D1H   A   
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    23

DIGITO2 . . . . . . . . . . .  C ADDR   01D5H   A   
DIGITO3 . . . . . . . . . . .  C ADDR   01D9H   A   
DIGITO4 . . . . . . . . . . .  C ADDR   01DDH   A   
DIGITO5 . . . . . . . . . . .  C ADDR   01E1H   A   
DIGITO6 . . . . . . . . . . .  C ADDR   01E5H   A   
DIGITO7 . . . . . . . . . . .  C ADDR   01E9H   A   
DIGITO8 . . . . . . . . . . .  C ADDR   01EDH   A   
DIGITO9 . . . . . . . . . . .  C ADDR   01F1H   A   
DISPLAY . . . . . . . . . . .  D ADDR   0080H   A   
DISPLAY_CENTENA . . . . . . .  B ADDR   0090H.2 A   
DISPLAY_DEZENA. . . . . . . .  B ADDR   0090H.1 A   
DISPLAY_UNIDADE . . . . . . .  B ADDR   0090H.0 A   
DPH . . . . . . . . . . . . .  D ADDR   0083H   A   
DPL . . . . . . . . . . . . .  D ADDR   0082H   A   
EA. . . . . . . . . . . . . .  B ADDR   00A8H.7 A   
EC. . . . . . . . . . . . . .  B ADDR   00A8H.6 A   
EECON . . . . . . . . . . . .  D ADDR   00D2H   A   
ENVIA_DADO. . . . . . . . . .  C ADDR   0251H   A   
ENVIA_OK. . . . . . . . . . .  C ADDR   0259H   A   
EP0INT. . . . . . . . . . . .  B ADDR   00F8H.0 A   
EP1INT. . . . . . . . . . . .  B ADDR   00F8H.1 A   
EP2INT. . . . . . . . . . . .  B ADDR   00F8H.2 A   
EP3INT. . . . . . . . . . . .  B ADDR   00F8H.3 A   
EP4INT. . . . . . . . . . . .  B ADDR   00F8H.4 A   
EP5INT. . . . . . . . . . . .  B ADDR   00F8H.5 A   
EP6INT. . . . . . . . . . . .  B ADDR   00F8H.6 A   
ES. . . . . . . . . . . . . .  B ADDR   00A8H.4 A   
ESCDADO . . . . . . . . . . .  C ADDR   007AH   A   
ESCINST . . . . . . . . . . .  C ADDR   001FH   A   
ESCREVE_ASTERISCO . . . . . .  C ADDR   00C8H   A   
ESC_S . . . . . . . . . . . .  C ADDR   00B6H   A   
ESC_STR1. . . . . . . . . . .  C ADDR   00ACH   A   
ESC_STR2. . . . . . . . . . .  C ADDR   00B2H   A   
ESTADO_DOIS . . . . . . . . .  B ADDR   00B0H.2 A   
ESTADO_QUATRO . . . . . . . .  B ADDR   00B0H.4 A   
ESTADO_TRES . . . . . . . . .  B ADDR   00B0H.3 A   
ESTADO_UM . . . . . . . . . .  B ADDR   00B0H.1 A   
ET0 . . . . . . . . . . . . .  B ADDR   00A8H.1 A   
ET1 . . . . . . . . . . . . .  B ADDR   00A8H.3 A   
ET2 . . . . . . . . . . . . .  B ADDR   00A8H.5 A   
EX0 . . . . . . . . . . . . .  B ADDR   00A8H.0 A   
EX1 . . . . . . . . . . . . .  B ADDR   00A8H.2 A   
EXEN2 . . . . . . . . . . . .  B ADDR   00C8H.3 A   
EXF2. . . . . . . . . . . . .  B ADDR   00C8H.6 A   
E_LCD . . . . . . . . . . . .  B ADDR   00A0H.7 A   
FCON. . . . . . . . . . . . .  D ADDR   00D1H   A   
FE_SM0. . . . . . . . . . . .  B ADDR   0098H.7 A   
FINALIZA_TIMER_DELAY. . . . .  C ADDR   018FH   A   
GOTOXY. . . . . . . . . . . .  C ADDR   0036H   A   
GRAVA_DIGITO. . . . . . . . .  C ADDR   01F9H   A   
GT1 . . . . . . . . . . . . .  C ADDR   003FH   A   
IE0_. . . . . . . . . . . . .  B ADDR   0088H.1 A   
IE1_. . . . . . . . . . . . .  B ADDR   0088H.3 A   
IEN0. . . . . . . . . . . . .  D ADDR   00A8H   A   
IEN1. . . . . . . . . . . . .  D ADDR   00B1H   A   
INICIA_MOTOR_DE_PASSOS. . . .  C ADDR   01FBH   A   
INIDISP . . . . . . . . . . .  C ADDR   0000H   A   
INT_I2C_TWI . . . . . . . . .  C ADDR   0056H   A   
INT_INT0. . . . . . . . . . .  C ADDR   0051H   A   
INT_INT1. . . . . . . . . . .  C ADDR   0053H   A   
INT_SERIAL. . . . . . . . . .  C ADDR   0055H   A   
INT_TIMER0. . . . . . . . . .  C ADDR   0052H   A   
INT_TIMER1. . . . . . . . . .  C ADDR   0054H   A   
IPH0. . . . . . . . . . . . .  D ADDR   00B7H   A   
IPH1. . . . . . . . . . . . .  D ADDR   00B3H   A   
IPL0. . . . . . . . . . . . .  D ADDR   00B8H   A   
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    24

IPL1. . . . . . . . . . . . .  D ADDR   00B2H   A   
IT0 . . . . . . . . . . . . .  B ADDR   0088H.0 A   
IT1 . . . . . . . . . . . . .  B ADDR   0088H.2 A   
KBE . . . . . . . . . . . . .  D ADDR   009DH   A   
KBF . . . . . . . . . . . . .  D ADDR   009EH   A   
KBLS. . . . . . . . . . . . .  D ADDR   009CH   A   
LEDCON. . . . . . . . . . . .  D ADDR   00F1H   A   
LIN1. . . . . . . . . . . . .  B ADDR   0090H.4 A   
LIN2. . . . . . . . . . . . .  B ADDR   0090H.5 A   
LIN3. . . . . . . . . . . . .  B ADDR   0090H.6 A   
LIN4. . . . . . . . . . . . .  B ADDR   0090H.7 A   
MOSTRA_DIGITO_DISPLAY . . . .  C ADDR   00E1H   A   
MSTR1 . . . . . . . . . . . .  C ADDR   009FH   A   
MSTR21. . . . . . . . . . . .  C ADDR   00ABH   A   
MSTRING . . . . . . . . . . .  C ADDR   0093H   A   
MSTRINGX. . . . . . . . . . .  C ADDR   00A2H   A   
P0. . . . . . . . . . . . . .  D ADDR   0080H   A   
P0_0. . . . . . . . . . . . .  B ADDR   0080H.0 A   
P0_1. . . . . . . . . . . . .  B ADDR   0080H.1 A   
P0_2. . . . . . . . . . . . .  B ADDR   0080H.2 A   
P0_3. . . . . . . . . . . . .  B ADDR   0080H.3 A   
P0_4. . . . . . . . . . . . .  B ADDR   0080H.4 A   
P0_5. . . . . . . . . . . . .  B ADDR   0080H.5 A   
P0_6. . . . . . . . . . . . .  B ADDR   0080H.6 A   
P0_7. . . . . . . . . . . . .  B ADDR   0080H.7 A   
P1. . . . . . . . . . . . . .  D ADDR   0090H   A   
P1_0. . . . . . . . . . . . .  B ADDR   0090H.0 A   
P1_1. . . . . . . . . . . . .  B ADDR   0090H.1 A   
P1_2. . . . . . . . . . . . .  B ADDR   0090H.2 A   
P1_3. . . . . . . . . . . . .  B ADDR   0090H.3 A   
P1_4. . . . . . . . . . . . .  B ADDR   0090H.4 A   
P1_5. . . . . . . . . . . . .  B ADDR   0090H.5 A   
P1_6. . . . . . . . . . . . .  B ADDR   0090H.6 A   
P1_7. . . . . . . . . . . . .  B ADDR   0090H.7 A   
P2. . . . . . . . . . . . . .  D ADDR   00A0H   A   
P2_0. . . . . . . . . . . . .  B ADDR   00A0H.0 A   
P2_1. . . . . . . . . . . . .  B ADDR   00A0H.1 A   
P2_2. . . . . . . . . . . . .  B ADDR   00A0H.2 A   
P2_3. . . . . . . . . . . . .  B ADDR   00A0H.3 A   
P2_4. . . . . . . . . . . . .  B ADDR   00A0H.4 A   
P2_5. . . . . . . . . . . . .  B ADDR   00A0H.5 A   
P2_6. . . . . . . . . . . . .  B ADDR   00A0H.6 A   
P2_7. . . . . . . . . . . . .  B ADDR   00A0H.7 A   
P3. . . . . . . . . . . . . .  D ADDR   00B0H   A   
P3_0. . . . . . . . . . . . .  B ADDR   00B0H.0 A   
P3_1. . . . . . . . . . . . .  B ADDR   00B0H.1 A   
P3_2. . . . . . . . . . . . .  B ADDR   00B0H.2 A   
P3_3. . . . . . . . . . . . .  B ADDR   00B0H.3 A   
P3_4. . . . . . . . . . . . .  B ADDR   00B0H.4 A   
P3_5. . . . . . . . . . . . .  B ADDR   00B0H.5 A   
P3_6. . . . . . . . . . . . .  B ADDR   00B0H.6 A   
P3_7. . . . . . . . . . . . .  B ADDR   00B0H.7 A   
P4. . . . . . . . . . . . . .  D ADDR   00C0H   A   
P4_0. . . . . . . . . . . . .  B ADDR   00C0H.0 A   
P4_1. . . . . . . . . . . . .  B ADDR   00C0H.1 A   
PCON. . . . . . . . . . . . .  D ADDR   0087H   A   
PLLCON. . . . . . . . . . . .  D ADDR   00A3H   A   
PLLDIV. . . . . . . . . . . .  D ADDR   00A4H   A   
PORT_DISPLAY. . . . . . . . .  D ADDR   0080H   A   
PPCL. . . . . . . . . . . . .  B ADDR   00B8H.6 A   
PRESS_ENT . . . . . . . . . .  C ADDR   0194H   A   
PSL . . . . . . . . . . . . .  B ADDR   00B8H.4 A   
PSW . . . . . . . . . . . . .  D ADDR   00D0H   A   
PT0L. . . . . . . . . . . . .  B ADDR   00B8H.1 A   
PT2L. . . . . . . . . . . . .  B ADDR   00B8H.5 A   
PTIL. . . . . . . . . . . . .  B ADDR   00B8H.3 A   
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    25

PX0L. . . . . . . . . . . . .  B ADDR   00B8H.0 A   
PXIL. . . . . . . . . . . . .  B ADDR   00B8H.2 A   
QTD_DIGITOS . . . . . . . . .  N NUMB   0100H   A   
RB8 . . . . . . . . . . . . .  B ADDR   0098H.2 A   
RCAP2H. . . . . . . . . . . .  D ADDR   00CBH   A   
RCAP2L. . . . . . . . . . . .  D ADDR   00CAH   A   
RCLK. . . . . . . . . . . . .  B ADDR   00C8H.5 A   
RECEBE_DADO . . . . . . . . .  C ADDR   0249H   A   
REN . . . . . . . . . . . . .  B ADDR   0098H.4 A   
RETORNA_MOTOR_DE_PASSOS . . .  C ADDR   021AH   A   
RI. . . . . . . . . . . . . .  B ADDR   0098H.0 A   
RS. . . . . . . . . . . . . .  B ADDR   00A0H.5 A   
RW. . . . . . . . . . . . . .  B ADDR   00A0H.6 A   
SADDR . . . . . . . . . . . .  D ADDR   00A9H   A   
SADEN . . . . . . . . . . . .  D ADDR   00B9H   A   
SBUF. . . . . . . . . . . . .  D ADDR   0099H   A   
SCON. . . . . . . . . . . . .  D ADDR   0098H   A   
SETA_VALORES_TIMER_SEM_INT. .  C ADDR   013BH   A   
SM1 . . . . . . . . . . . . .  B ADDR   0098H.6 A   
SM2 . . . . . . . . . . . . .  B ADDR   0098H.5 A   
SP. . . . . . . . . . . . . .  D ADDR   0081H   A   
SPCON . . . . . . . . . . . .  D ADDR   00C3H   A   
SPDAT . . . . . . . . . . . .  D ADDR   00C5H   A   
SPSTA . . . . . . . . . . . .  D ADDR   00C4H   A   
SSADR . . . . . . . . . . . .  D ADDR   0096H   A   
SSCON . . . . . . . . . . . .  D ADDR   0093H   A   
SSCS. . . . . . . . . . . . .  D ADDR   0094H   A   
SSDAT . . . . . . . . . . . .  D ADDR   0095H   A   
T2CON . . . . . . . . . . . .  D ADDR   00C8H   A   
T2MOD . . . . . . . . . . . .  D ADDR   00C9H   A   
TAB7SEG . . . . . . . . . . .  C ADDR   00D1H   A   
TB8 . . . . . . . . . . . . .  B ADDR   0098H.3 A   
TCLK. . . . . . . . . . . . .  B ADDR   00C8H.4 A   
TCON. . . . . . . . . . . . .  D ADDR   0088H   A   
TECLADO . . . . . . . . . . .  D ADDR   0090H   A   
TF0 . . . . . . . . . . . . .  B ADDR   0088H.5 A   
TF1 . . . . . . . . . . . . .  B ADDR   0088H.7 A   
TF2 . . . . . . . . . . . . .  B ADDR   00C8H.7 A   
TH0 . . . . . . . . . . . . .  D ADDR   008CH   A   
TH1 . . . . . . . . . . . . .  D ADDR   008DH   A   
TH2 . . . . . . . . . . . . .  D ADDR   00CDH   A   
TI. . . . . . . . . . . . . .  B ADDR   0098H.1 A   
TIMER_CONFIGURA_TIMER_SEM_INT  C ADDR   0136H   A   
TIMER_DELAY . . . . . . . . .  C ADDR   016BH   A   
TIMER_DELAY_10_US . . . . . .  C ADDR   0140H   A   
TIMER_DELAY_1_MS. . . . . . .  C ADDR   0145H   A   
TIMER_DELAY_1_S . . . . . . .  C ADDR   0164H   A   
TIMER_DELAY_200_MS. . . . . .  C ADDR   015DH   A   
TL0 . . . . . . . . . . . . .  D ADDR   008AH   A   
TL1 . . . . . . . . . . . . .  D ADDR   008BH   A   
TL2 . . . . . . . . . . . . .  D ADDR   00CCH   A   
TMOD. . . . . . . . . . . . .  D ADDR   0089H   A   
TR0 . . . . . . . . . . . . .  B ADDR   0088H.4 A   
TR1 . . . . . . . . . . . . .  B ADDR   0088H.6 A   
TR2 . . . . . . . . . . . . .  B ADDR   00C8H.2 A   
UBYCTHX . . . . . . . . . . .  D ADDR   00E3H   A   
UBYCTLX . . . . . . . . . . .  D ADDR   00E2H   A   
UDPADDH . . . . . . . . . . .  D ADDR   00D7H   A   
UDPADDL . . . . . . . . . . .  D ADDR   00D6H   A   
UEPCONX . . . . . . . . . . .  D ADDR   00D4H   A   
UEPDATX . . . . . . . . . . .  D ADDR   00CFH   A   
UEPIEN. . . . . . . . . . . .  D ADDR   00C2H   A   
UEPINT. . . . . . . . . . . .  D ADDR   00F8H   A   
UEPNUM. . . . . . . . . . . .  D ADDR   00C7H   A   
UEPRST. . . . . . . . . . . .  D ADDR   00D5H   A   
UEPSTAX . . . . . . . . . . .  D ADDR   00CEH   A   
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:15:48 PAGE    26

UFNUMH. . . . . . . . . . . .  D ADDR   00BBH   A   
UFNUML. . . . . . . . . . . .  D ADDR   00BAH   A   
USBADDR . . . . . . . . . . .  D ADDR   00C6H   A   
USBCON. . . . . . . . . . . .  D ADDR   00BCH   A   
USBIEN. . . . . . . . . . . .  D ADDR   00BEH   A   
USBINT. . . . . . . . . . . .  D ADDR   00BDH   A   
VARREDURA_TECLADO . . . . . .  C ADDR   019DH   A   
VARRE_ENT . . . . . . . . . .  C ADDR   0197H   A   
VERIFICA_R0 . . . . . . . . .  C ADDR   0175H   A   
VERIFICA_R1 . . . . . . . . .  C ADDR   0172H   A   
WDTPRG. . . . . . . . . . . .  D ADDR   00A7H   A   
WDTRST. . . . . . . . . . . .  D ADDR   00A6H   A   
__STARTUP__ . . . . . . . . .  C ADDR   0046H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
