<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NEORV32 - Software Framework Documentation: README</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="neorv32_logo_transparent_small.png"/></td>
  <td id="projectalign">
   <div id="projectname">NEORV32 - Software Framework Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div><div class="header">
  <div class="headertitle"><div class="title">README </div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p ><a href="https://github.com/stnolting/neorv32"><img src="https://raw.githubusercontent.com/stnolting/neorv32/main/docs/figures/neorv32_logo_dark.png" alt="NEORV32" class="inline"/></a></p>
<h1><a class="anchor" id="autotoc_md0"></a>
The NEORV32 RISC-V Processor</h1>
<p ><a href="https://github.com/stnolting/neorv32/releases/tag/nightly"><img src="https://img.shields.io/badge/data%20sheet-PDF-ffbd00?longCache=true&amp;style=flat-square&amp;logo=asciidoctor" alt="datasheet (pdf)" class="inline"/></a> <a href="https://stnolting.github.io/neorv32"><img src="https://img.shields.io/badge/-HTML-ffbd00?longCache=true&amp;style=flat-square" alt="datasheet (html)" class="inline"/></a> <a href="https://github.com/stnolting/neorv32/releases/tag/nightly"><img src="https://img.shields.io/badge/user%20guide-PDF-ffbd00?longCache=true&amp;style=flat-square&amp;logo=asciidoctor" alt="userguide (pdf)" class="inline"/></a> <a href="https://stnolting.github.io/neorv32/ug"><img src="https://img.shields.io/badge/-HTML-ffbd00?longCache=true&amp;style=flat-square" alt="userguide (html)" class="inline"/></a> <a href="https://stnolting.github.io/neorv32/sw/files.html"><img src="https://img.shields.io/badge/doxygen-HTML-ffbd00?longCache=true&amp;style=flat-square&amp;logo=Doxygen" alt="doxygen" class="inline"/></a> <a href="https://gitter.im/neorv32/community?utm_source=badge&amp;utm_medium=badge&amp;utm_campaign=pr-badge&amp;utm_content=badge"><img src="https://img.shields.io/badge/Chat-on%20gitter-4db797.svg?longCache=true&amp;style=flat-square&amp;logo=gitter&amp;logoColor=e8ecef" alt="Gitter" style="pointer-events: none;" class="inline"/></a></p>
<ol type="1">
<li>Overview<ul>
<li>Key Features</li>
<li>Status</li>
</ul>
</li>
<li>Processor/SoC Features<ul>
<li>FPGA Implementation Results</li>
</ul>
</li>
<li>CPU Features<ul>
<li>Available ISA Extensions</li>
<li>FPGA Implementation Results</li>
<li>Performance</li>
</ul>
</li>
<li>Software Framework &amp; Tooling</li>
<li>**Getting Started** :rocket:</li>
</ol>
<h2><a class="anchor" id="autotoc_md1"></a>
1. Overview</h2>
<p ><img src="https://raw.githubusercontent.com/stnolting/neorv32/main/docs/figures/neorv32_processor.png" alt="neorv32 Overview" class="inline"/></p>
<p >The NEORV32 Processor is a <b>customizable microcontroller-like system on chip (SoC)</b> that is based on the <a href="https://riscv.org/">RISC-V</a> NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as <em>ready-to-go</em> stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.</p>
<p >Special focus is paid on <b>execution safety</b> to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed. Whenever an unexpected situation occurs the application code is informed via precise and resumable hardware exceptions.</p>
<p >:interrobang: Want to know more? Check out the <a href="https://stnolting.github.io/neorv32/#_rationale">project's rationale</a>.</p>
<p >:books: For detailed information take a look at the <a href="https://stnolting.github.io/neorv32/">NEORV32 online documentation</a>. The latest <em>pdf</em> versions can be found <a href="https://github.com/stnolting/neorv32/releases/tag/nightly">here</a>.</p>
<p >:label: The project's change log is available in <a href="https://github.com/stnolting/neorv32/blob/main/CHANGELOG.md"><code>CHANGELOG.md</code></a>. To see the changes between <em>official releases</em> visit the project's <a href="https://github.com/stnolting/neorv32/releases">release page</a>.</p>
<p >:package: <a href="https://github.com/stnolting/neorv32-setups"><b>Exemplary setups</b></a> targeting various FPGA boards and toolchains to get you started.</p>
<p >:kite: Supported by upstream <a href="https://docs.zephyrproject.org/latest/boards/riscv/neorv32/doc/index.html">Zephyr OS</a> and FreeRTOS.</p>
<p >:bulb: Feel free to open a <a href="https://github.com/stnolting/neorv32/issues">new issue</a> or start a <a href="https://github.com/stnolting/neorv32/discussions">new discussion</a> if you have questions, comments, ideas or if something is not working as expected. Or have a chat on our <a href="https://gitter.im/neorv32/community">gitter channel</a>. See how to <a href="https://github.com/stnolting/neorv32/blob/main/CONTRIBUTING.md">contribute</a>.</p>
<p >:rocket: Check out the quick links below or directly jump to the <a href="https://stnolting.github.io/neorv32/ug/"><em>User Guide</em></a> to get started setting up your NEORV32 setup!</p>
<h3><a class="anchor" id="autotoc_md2"></a>
Project Key Features</h3>
<ul>
<li>[x] all-in-one package: <b>CPU</b> plus <b>SoC</b> plus <b>Software Framework &amp; Tooling</b></li>
<li>[x] completely described in behavioral, platform-independent VHDL - no primitives, macros, etc.</li>
<li>[x] be as small as possible while being as RISC-V-compliant as possible</li>
<li>[x] from zero to <code>printf("hello world!");</code> - completely open source and documented</li>
<li>[x] easy to use even for FPGA/RISC-V starters â€“ intended to work <em>out of the box</em></li>
</ul>
<h3><a class="anchor" id="autotoc_md3"></a>
Status</h3>
<p ><a href="https://github.com/stnolting/neorv32/releases"><img src="https://img.shields.io/github/v/release/stnolting/neorv32?longCache=true&amp;style=flat-square&amp;logo=GitHub" alt="release" class="inline"/></a> <a href="https://stnolting.github.io/neorv32"><img src="https://img.shields.io/website.svg?label=stnolting.github.io%2Fneorv32&amp;longCache=true&amp;style=flat-square&amp;url=http%3A%2F%2Fstnolting.github.io%2Fneorv32%2Findex.html&amp;logo=GitHub" alt="GitHub Pages" style="pointer-events: none;" class="inline"/></a> \ <a href="https://github.com/stnolting/neorv32/actions?query=workflow%3ADocumentation"><img src="https://img.shields.io/github/workflow/status/stnolting/neorv32/Documentation/main?longCache=true&amp;style=flat-square&amp;label=Documentation&amp;logo=Github%20Actions&amp;logoColor=fff" alt="Documentation" class="inline"/></a> <a href="https://github.com/stnolting/neorv32/actions?query=workflow%3Ariscv-arch-test"><img src="https://img.shields.io/github/workflow/status/stnolting/neorv32/riscv-arch-test/main?longCache=true&amp;style=flat-square&amp;label=riscv-arch-test&amp;logo=Github%20Actions&amp;logoColor=fff" alt="riscv-arch-test" class="inline"/></a> <a href="https://github.com/stnolting/neorv32/actions?query=workflow%3AProcessor"><img src="https://img.shields.io/github/workflow/status/stnolting/neorv32/Processor/main?longCache=true&amp;style=flat-square&amp;label=Processor&amp;logo=Github%20Actions&amp;logoColor=fff" alt="Processor" class="inline"/></a></p>
<p >[back to top]</p>
<h2><a class="anchor" id="autotoc_md4"></a>
2. NEORV32 Processor Features</h2>
<p >The NEORV32 Processor provides a full-featured microcontroller-like SoC build around the NEORV32 CPU. It is highly configurable via generics to allow a flexible customization according to your needs. Note that all modules listed below are <em>optional</em>.</p>
<p ><b>Memory</b></p>
<ul>
<li>processor-internal data and instruction memories (<a href="https://stnolting.github.io/neorv32/#_data_memory_dmem">DMEM</a> / <a href="https://stnolting.github.io/neorv32/#_instruction_memory_imem">IMEM</a>) &amp; cache (<a href="https://stnolting.github.io/neorv32/#_processor_internal_instruction_cache_icache">iCACHE</a>)</li>
<li>pre-installed bootloader (<a href="https://stnolting.github.io/neorv32/#_bootloader_rom_bootrom">BOOTLDROM</a>) with serial user interface<ul>
<li>allows booting application code via UART or from external SPI flash</li>
</ul>
</li>
</ul>
<p ><b>Timers</b></p>
<ul>
<li>machine system timer, 64-bit (<a href="https://stnolting.github.io/neorv32/#_machine_system_timer_mtime">MTIME</a>), RISC-V spec. compatible</li>
<li>general purpose 32-bit timer (<a href="https://stnolting.github.io/neorv32/#_general_purpose_timer_gptmr">GPTMR</a>)</li>
<li>watchdog timer (<a href="https://stnolting.github.io/neorv32/#_watchdog_timer_wdt">WDT</a>)</li>
</ul>
<p ><b>Input/Output</b></p>
<ul>
<li>standard serial interfaces (<a href="https://stnolting.github.io/neorv32/#_primary_universal_asynchronous_receiver_and_transmitter_uart0">UART</a>, <a href="https://stnolting.github.io/neorv32/#_serial_peripheral_interface_controller_spi">SPI</a>, <a href="https://stnolting.github.io/neorv32/#_two_wire_serial_interface_controller_twi">TWI</a>)</li>
<li>general purpose <a href="https://stnolting.github.io/neorv32/#_general_purpose_input_and_output_port_gpio">GPIO</a> and <a href="https://stnolting.github.io/neorv32/#_pulse_width_modulation_controller_pwm">PWM</a></li>
<li>smart LED interface (<a href="https://stnolting.github.io/neorv32/#_smart_led_interface_neoled">NEOLED</a>) to directly control NeoPixel(TM) LEDs</li>
</ul>
<p ><b>SoC Connectivity</b></p>
<ul>
<li>32-bit external bus interface, Wishbone b4 compatible (<a href="https://stnolting.github.io/neorv32/#_processor_external_memory_interface_wishbone_axi4_lite">WISHBONE</a>)<ul>
<li><a href="https://github.com/stnolting/neorv32/blob/main/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd">wrapper</a> for AXI4-Lite host interface</li>
<li><a href="https://github.com/stnolting/neorv32/blob/main/rtl/system_integration/neorv32_SystemTop_AvalonMM.vhd">wrapper</a> for Avalon-MM host interface</li>
</ul>
</li>
<li>32-bit stream link interface with up to 8 independent RX and TX links (<a href="https://stnolting.github.io/neorv32/#_stream_link_interface_slink">SLINK</a>)<ul>
<li>AXI4-Stream compatible</li>
</ul>
</li>
<li>external interrupt controller with up to 32 channels (<a href="https://stnolting.github.io/neorv32/#_external_interrupt_controller_xirq">XIRQ</a>)</li>
</ul>
<p ><b>Advanced</b></p>
<ul>
<li>on-chip debugger (<a href="https://stnolting.github.io/neorv32/#_on_chip_debugger_ocd">OCD</a>) accessible via JTAG interface - compliant to the "Minimal RISC-V Debug Specification Version 0.13.2" and compatible with <b>OpenOCD</b> + <b>gdb</b> and <b>Segger Embedded Studio</b>; includes RISC-V <em>hardware trigger module</em></li>
<li><em>true random</em> number generator (<a href="https://stnolting.github.io/neorv32/#_true_random_number_generator_trng">TRNG</a>)</li>
<li>execute in place module (<a href="https://stnolting.github.io/neorv32/#_execute_in_place_module_xip">XIP</a>) to directly execute code from SPI flash</li>
<li>custom functions subsystem (<a href="https://stnolting.github.io/neorv32/#_custom_functions_subsystem_cfs">CFS</a>) for tightly-coupled custom accelerators and interfaces</li>
<li>custom functions unit (<a href="https://stnolting.github.io/neorv32/#_custom_functions_unit_cfu">CFU</a>) for up to 1024 <em>custom RISC-V instructions</em></li>
</ul>
<p >[back to top]</p>
<h3><a class="anchor" id="autotoc_md5"></a>
FPGA Implementation Results - Processor</h3>
<p >The hardware resources used by a specific processor setup is defined by the implemented CPU extensions, the configuration of the peripheral modules and some "glue logic". Section <a href="https://stnolting.github.io/neorv32/#_processor_modules"><em>FPGA Implementation Results - Processor Modules</em></a> of the online datasheet shows the resource utilization of each optional processor module to allow an estimation of the actual setup's hardware requirements.</p>
<p >:bulb: The <a href="https://github.com/stnolting/neorv32-setups"><code>neorv32-setups</code></a> repository provides exemplary FPGA setups targeting various FPGA boards and toolchains. The latest bitstreams and utilization reports for those setups can be found in the assets of the <a href="https://github.com/stnolting/neorv32-setups/actions/workflows/Implementation.yml">Implementation Workflow</a>.</p>
<p >[back to top]</p>
<h2><a class="anchor" id="autotoc_md6"></a>
3. NEORV32 CPU Features</h2>
<p >The NEORV32 CPU implements the RISC-V 32-bit <code>rv32i</code> ISA with optional extensions (see below). It is compatible to subsets of the <em>Unprivileged ISA Specification</em> <a href="https://github.com/stnolting/neorv32/blob/main/docs/references/riscv-spec.pdf">(Version 2.2)</a> and the <em>Privileged Architecture Specification</em> <a href="https://github.com/stnolting/neorv32/blob/main/docs/references/riscv-privileged.pdf">(Version 1.12-draft)</a>. Compatibility is checked by passing the <a href="https://github.com/riscv/riscv-arch-test">official RISC-V architecture tests</a>.</p>
<p >The core is a little-endian Von-Neumann machine implemented as multi-cycle architecture. However, the CPU's_front end (instruction fetch) and back end (instruction execution) can work independently to increase performance. Currently, two privilege levels "machine-mode" and optional "user-mode" are supported. The CPU implements all three standard RISC-V machine interrupts (MTI, MEI, MSI) plus 16 <em>fast interrupt requests</em> as custom extensions. It also supports <b>all</b> standard RISC-V exceptions (instruction/load/store misaligned address &amp; bus access fault, illegal instruction, breakpoint, environment calls).</p>
<p >:books: In-depth detailed information regarding the CPU can be found in the <a href="https://stnolting.github.io/neorv32/#_neorv32_central_processing_unit_cpu"><em>Data Sheet: NEORV32 Central Processing Unit</em></a>.</p>
<h3><a class="anchor" id="autotoc_md7"></a>
Available ISA Extensions</h3>
<p >Currently, the following <em>optional</em> RISC-V-compatible ISA extensions are implemented (linked to the according documentation section).</p>
<p >**RV32 [<a href="https://stnolting.github.io/neorv32/#_i_base_integer_isa"><code>I</code></a>/ <a href="https://stnolting.github.io/neorv32/#_e_embedded_cpu"><code>E</code></a>] [<a href="https://stnolting.github.io/neorv32/#_a_atomic_memory_access"><code>A</code></a>] [<a href="https://stnolting.github.io/neorv32/#_b_bit_manipulation_operations"><code>B</code></a>] [<a href="https://stnolting.github.io/neorv32/#_c_compressed_instructions"><code>C</code></a>] [<a href="https://stnolting.github.io/neorv32/#_m_integer_multiplication_and_division"><code>M</code></a>] [<a href="https://stnolting.github.io/neorv32/#_u_less_privileged_user_mode"><code>U</code></a>] [<a href="https://stnolting.github.io/neorv32/#_x_neorv32_specific_custom_extensions"><code>X</code></a>] [<a href="https://stnolting.github.io/neorv32/#_zfinx_single_precision_floating_point_operations"><code>Zfinx</code></a>] [<a href="https://stnolting.github.io/neorv32/#_zicsr_control_and_status_register_access_privileged_architecture"><code>Zicsr</code></a>] [<a href="https://stnolting.github.io/neorv32/#_zicntr_cpu_base_counters"><code>Zicntr</code></a>] [<a href="https://stnolting.github.io/neorv32/#_zihpm_hardware_performance_monitors"><code>Zihpm</code></a>] [<a href="https://stnolting.github.io/neorv32/#_zifencei_instruction_stream_synchronization"><code>Zifencei</code></a>] [<a href="https://stnolting.github.io/neorv32/#_zmmul_integer_multiplication"><code>Zmmul</code></a>] [<a href="https://stnolting.github.io/neorv32/#_zxcfu_custom_instructions_extension_cfu"><code>Zxcfu</code></a>] [<a href="https://stnolting.github.io/neorv32/#_pmp_physical_memory_protection"><code>PMP</code></a>] [<a href="https://stnolting.github.io/neorv32/#_cpu_debug_mode"><code>DEBUG</code></a>]**</p>
<p >:warning: The <code>B</code>, <code>Zfinx</code> and <code>Zmmul</code> RISC-V are frozen and officially ratified but there is no upstream gcc support yet. To circumvent this, the NEORV32 software framework provides <em>intrinsic libraries</em> for the <code>B</code> and <code>Zfinx</code> extensions.</p>
<p >[back to top]</p>
<h3><a class="anchor" id="autotoc_md8"></a>
FPGA Implementation Results - CPU</h3>
<p >Implementation results for <em>exemplary</em> CPU configuration generated for an <b>Intel Cyclone IV E</b> <code>EP4CE22F17C6</code> FPGA using <b>Intel Quartus Prime Lite 21.1</b> (no timing constrains, <em>balanced optimization</em>, f_max from <em>Slow 1200mV 0C Model</em>).</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">CPU Configuration (version <a href="https://github.com/stnolting/neorv32/blob/main/CHANGELOG.md">1.6.8.3</a>)   </th><th class="markdownTableHeadCenter">LEs   </th><th class="markdownTableHeadCenter">FFs   </th><th class="markdownTableHeadCenter">Memory bits   </th><th class="markdownTableHeadCenter">DSPs   </th><th class="markdownTableHeadCenter">f_max    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><code>rv32i_Zicsr</code>   </td><td class="markdownTableBodyCenter">1425   </td><td class="markdownTableBodyCenter">673   </td><td class="markdownTableBodyCenter">1024   </td><td class="markdownTableBodyCenter">0   </td><td class="markdownTableBodyCenter">118 MHz    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><code>rv32i_Zicsr_Zicntr</code>   </td><td class="markdownTableBodyCenter">1778   </td><td class="markdownTableBodyCenter">803   </td><td class="markdownTableBodyCenter">1024   </td><td class="markdownTableBodyCenter">0   </td><td class="markdownTableBodyCenter">118 MHz    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><code>rv32imac_Zicsr_Zicntr</code>   </td><td class="markdownTableBodyCenter">2453   </td><td class="markdownTableBodyCenter">994   </td><td class="markdownTableBodyCenter">1024   </td><td class="markdownTableBodyCenter">0   </td><td class="markdownTableBodyCenter">118 MHz   </td></tr>
</table>
<p >:bulb: An incremental list of the CPUs ISA extension's hardware utilization can found in the <a href="https://stnolting.github.io/neorv32/#_cpu"><em>Data Sheet: FPGA Implementation Results - CPU</em></a>.</p>
<p >[back to top]</p>
<h3><a class="anchor" id="autotoc_md9"></a>
Performance</h3>
<p >The NEORV32 CPU is based on a two-stages pipeline architecture (fetch and execute). The average CPI (cycles per instruction) depends on the instruction mix of a specific applications and also on the available CPU extensions.</p>
<p >The following table shows the performance results (scores and average CPI) for exemplary CPU configurations executing 2000 iterations of the <a href="https://github.com/stnolting/neorv32/blob/main/sw/example/coremark">CoreMark</a> CPU benchmark (using plain GCC10 rv32i built-in libraries only!).</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">CPU Configuration (version <a href="https://github.com/stnolting/neorv32/blob/main/CHANGELOG.md">1.5.7.10</a>)   </th><th class="markdownTableHeadCenter">CoreMark Score   </th><th class="markdownTableHeadCenter">CoreMarks/MHz   </th><th class="markdownTableHeadCenter">Average CPI    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><em>small</em> (<code>rv32i_Zicsr</code>)   </td><td class="markdownTableBodyCenter">33.89   </td><td class="markdownTableBodyCenter"><b>0.3389</b>   </td><td class="markdownTableBodyCenter"><b>4.04</b>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><em>medium</em> (<code>rv32imc_Zicsr</code>)   </td><td class="markdownTableBodyCenter">62.50   </td><td class="markdownTableBodyCenter"><b>0.6250</b>   </td><td class="markdownTableBodyCenter"><b>5.34</b>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><em>performance</em> (<code>rv32imc_Zicsr</code> + perf. options)   </td><td class="markdownTableBodyCenter">95.23   </td><td class="markdownTableBodyCenter"><b>0.9523</b>   </td><td class="markdownTableBodyCenter"><b>3.54</b>   </td></tr>
</table>
<p >:bulb: More information regarding the CPU performance can be found in the <a href="https://stnolting.github.io/neorv32/#_cpu_performance"><em>Data Sheet: CPU Performance</em></a>.</p>
<p >[back to top]</p>
<h2><a class="anchor" id="autotoc_md10"></a>
4. Software Framework and Tooling</h2>
<ul>
<li><a href="https://github.com/stnolting/neorv32/tree/main/sw/lib">core libraries</a> for high-level usage of the provided functions and peripherals</li>
<li>application compilation based on GNU makefiles</li>
<li>gcc-based toolchain (<a href="https://github.com/stnolting/riscv-gcc-prebuilt">pre-compiled toolchains available</a>)</li>
<li><a href="https://github.com/stnolting/neorv32/tree/main/sw/svd">SVD file</a> for advanced debugging and IDE integration</li>
<li>bootloader with UART interface console</li>
<li>runtime environment for handling traps</li>
<li>several <a href="https://github.com/stnolting/neorv32/tree/main/sw/example">example programs</a> to get started including CoreMark, FreeRTOS and Conway's Game of Life</li>
<li>doxygen-based documentation, available on <a href="https://stnolting.github.io/neorv32/sw/files.html">GitHub pages</a></li>
<li>supports implementation using open source tooling (<a href="https://github.com/ghdl/ghdl">GHDL</a>, Yosys, nextpnr, ...) - both, software and hardware can be developed and debugged with open source tooling</li>
<li><a href="https://github.com/stnolting/neorv32/actions">continuous integration</a> is available for:<ul>
<li>allowing users to see the expected execution/output of the tools</li>
<li>ensuring specification compliance</li>
<li>catching regressions</li>
<li>providing ready-to-use and up-to-date bitstreams and documentation</li>
</ul>
</li>
</ul>
<p >:books: Want to know more? Check out <a href="https://stnolting.github.io/neorv32/#_software_framework"><em>Data Sheet: Software Framework</em></a>.</p>
<p >[back to top]</p>
<h2><a class="anchor" id="autotoc_md11"></a>
5. Getting Started</h2>
<p >This overview provides some <em>quick links</em> to the most important sections of the <a href="https://stnolting.github.io/neorv32">online Data Sheet</a> and the <a href="https://stnolting.github.io/neorv32/ug">online User Guide</a>.</p>
<h3><a class="anchor" id="autotoc_md12"></a>
:electric_plug: Hardware Overview</h3>
<ul>
<li><a href="https://stnolting.github.io/neorv32/#_rationale">Rationale</a> - NEORV32: why? how come? what for?</li>
<li><a href="https://stnolting.github.io/neorv32/#_neorv32_processor_soc">NEORV32 Processor</a> - the SoC<ul>
<li><a href="https://stnolting.github.io/neorv32/#_processor_top_entity_signals">Top Entity - Signals</a> - how to connect to the processor</li>
<li><a href="https://stnolting.github.io/neorv32/#_processor_top_entity_generics">Top Entity - Generics</a> - configuration options</li>
<li><a href="https://stnolting.github.io/neorv32/#_address_space">Address Space</a> - memory layout and boot configuration</li>
<li><a href="https://stnolting.github.io/neorv32/#_processor_internal_modules">SoC Modules</a> - available peripheral modules and memories</li>
<li><a href="https://stnolting.github.io/neorv32/#_on_chip_debugger_ocd">On-Chip Debugger</a> - online &amp; in-system debugging of the processor via JTAG</li>
</ul>
</li>
<li><a href="https://stnolting.github.io/neorv32/#_neorv32_central_processing_unit_cpu">NEORV32 CPU</a> - the CPU<ul>
<li><a href="https://stnolting.github.io/neorv32/#_risc_v_compatibility">RISC-V compatibility</a> - what is compatible to the specs. and what is not</li>
<li><a href="https://stnolting.github.io/neorv32/#_full_virtualization">Full Virtualization</a> - hardware execution safety</li>
<li><a href="https://stnolting.github.io/neorv32/#_instruction_sets_and_extensions">ISA and Extensions</a> - available RISC-V ISA extensions</li>
<li><a href="https://stnolting.github.io/neorv32/#_control_and_status_registers_csrs">CSRs</a> - control and status registers</li>
<li><a href="https://stnolting.github.io/neorv32/#_traps_exceptions_and_interrupts">Traps</a> - interrupts and exceptions</li>
</ul>
</li>
</ul>
<h3><a class="anchor" id="autotoc_md13"></a>
:floppy_disk: Software Overview</h3>
<ul>
<li><a href="https://github.com/stnolting/neorv32/tree/main/sw/example">Example Programs</a> - test program execution on your setup</li>
<li><a href="https://stnolting.github.io/neorv32/#_core_libraries">Core Libraries</a> - high-level functions for accessing the processor's peripherals<ul>
<li><a href="https://stnolting.github.io/neorv32/sw/files.html">Software Framework Documentation</a> - <em>doxygen</em>-based documentation</li>
</ul>
</li>
<li><a href="https://stnolting.github.io/neorv32/#_application_makefile">Application Makefiles</a> - turning your application into an executable</li>
<li><a href="https://stnolting.github.io/neorv32/#_bootloader">Bootloader</a> - the build-in NEORV32 bootloader</li>
</ul>
<h3><a class="anchor" id="autotoc_md14"></a>
:rocket: User Guide</h3>
<ul>
<li><a href="https://stnolting.github.io/neorv32/ug/#_software_toolchain_setup">Toolchain Setup</a> - install and setup RISC-V gcc</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_general_hardware_setup">General Hardware Setup</a> - setup a new NEORV32 EDA project</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_general_software_framework_setup">General Software Setup</a> - configure the software framework</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_application_program_compilation">Application Compilation</a> - compile an application using "make"</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_uploading_and_starting_of_a_binary_executable_image_via_uart">Upload via Bootloader</a> - upload and execute executables</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_application_specific_processor_configuration">Application-Specific Processor Configuration</a> - tailor the processor to your needs</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_adding_custom_hardware_modules">Adding Custom Hardware Modules</a> - add <em>your</em> custom hardware</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_debugging_using_the_on_chip_debugger">Debugging via the On-Chip Debugger</a> - step through code <em>online</em> and <em>in-system</em></li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_simulating_the_processor">Simulation</a> - simulate the whole SoC<ul>
<li><a href="https://stnolting.github.io/neorv32/ug/index.html#_hello_world">Hello World!</a> - run a quick _"hello world"_ simulation</li>
</ul>
</li>
</ul>
<h3><a class="anchor" id="autotoc_md15"></a>
:copyright: Legal</h3>
<p ><a href="https://github.com/stnolting/neorv32/blob/main/LICENSE"><img src="https://img.shields.io/github/license/stnolting/neorv32?longCache=true&amp;style=flat" alt="license" class="inline"/></a> <a href="https://doi.org/10.5281/zenodo.5018888"><img src="https://zenodo.org/badge/DOI/10.5281/zenodo.5018888.svg" alt="DOI" style="pointer-events: none;" class="inline"/></a></p>
<ul>
<li><a href="https://stnolting.github.io/neorv32/#_legal">Overview</a> - license, disclaimer, limitation of liability for external links, proprietary notice, ...</li>
<li><a href="https://stnolting.github.io/neorv32/#_citing">Citing</a> - citing information</li>
<li><a href="https://github.com/stnolting/neorv32/blob/main/docs/impressum.md">Impressum</a> - imprint</li>
</ul>
<p >This is an open-source project that is free of charge. Use this project in any way you like (as long as it complies to the permissive <a href="https://github.com/stnolting/neorv32/blob/main/LICENSE">license</a>). Please quote it appropriately. :+1:</p>
<p >[back to top]</p>
<hr  />
<p ><b>A big shout-out goes to the community and all the <a href="https://github.com/stnolting/neorv32/graphs/contributors">contributors</a>, who helped improving this project! :heart:</b> </p>
</div></div><!-- contents -->
</div><!-- PageDoc -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
