Analysis & Synthesis report for Pipeline
Sat Dec 09 15:16:39 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Dec 09 15:16:39 2017          ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; Pipeline                                   ;
; Top-level Entity Name              ; Pipeline                                   ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Pipeline           ; Pipeline           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------+-------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File                                       ;
+--------+--------------+---------+--------------+--------------+------------------------+-------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Pipeline|mdata:md_mem ; C:/Users/bruno/Documents/TrabFinal/pipeline/mdata.vhd ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Pipeline|minst:mi_if  ; C:/Users/bruno/Documents/TrabFinal/pipeline/minst.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------+-------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sat Dec 09 15:16:38 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c Pipeline
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file ula_mips.vhd
    Info (12022): Found design unit 1: ula_mips-rt1
    Info (12023): Found entity 1: ula_mips
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: somador-somador_arq
    Info (12023): Found entity 1: somador
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc-behavioral
    Info (12023): Found entity 1: pc
Info (12021): Found 2 design units, including 1 entities, in source file bregmips.vhd
    Info (12022): Found design unit 1: bregmips-breg_arch
    Info (12023): Found entity 1: bregmips
Info (12021): Found 2 design units, including 1 entities, in source file pipeline.vhd
    Info (12022): Found design unit 1: Pipeline-behavior
    Info (12023): Found entity 1: Pipeline
Warning (12019): Can't analyze file -- file mux.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file minst.vhd
    Info (12022): Found design unit 1: minst-SYN
    Info (12023): Found entity 1: minst
Info (12021): Found 2 design units, including 1 entities, in source file mdata.vhd
    Info (12022): Found design unit 1: mdata-SYN
    Info (12023): Found entity 1: mdata
Info (12021): Found 2 design units, including 1 entities, in source file controle_ula.vhd
    Info (12022): Found design unit 1: controle_ula-behav
    Info (12023): Found entity 1: controle_ula
Info (12021): Found 2 design units, including 1 entities, in source file controle.vhd
    Info (12022): Found design unit 1: controle-arq_controle
    Info (12023): Found entity 1: controle
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend-sign_extend_arch
    Info (12023): Found entity 1: sign_extend
Info (12021): Found 2 design units, including 1 entities, in source file if_id.vhd
    Info (12022): Found design unit 1: if_id-behavioral
    Info (12023): Found entity 1: if_id
Info (12021): Found 2 design units, including 1 entities, in source file id_ex.vhd
    Info (12022): Found design unit 1: id_ex-behavioral
    Info (12023): Found entity 1: id_ex
Info (12021): Found 2 design units, including 1 entities, in source file ex_mem.vhd
    Info (12022): Found design unit 1: ex_mem-behavioral
    Info (12023): Found entity 1: ex_mem
Info (12021): Found 2 design units, including 1 entities, in source file mem_wb.vhd
    Info (12022): Found design unit 1: mem_wb-behavioral
    Info (12023): Found entity 1: mem_wb
Info (12021): Found 2 design units, including 1 entities, in source file conversor_7seg.vhd
    Info (12022): Found design unit 1: conversor_7seg-behavior
    Info (12023): Found entity 1: conversor_7seg
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: mux4-behavioral
    Info (12023): Found entity 1: mux4
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: comparador-behavior
    Info (12023): Found entity 1: comparador
Info (12127): Elaborating entity "Pipeline" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Pipeline.vhd(11): used implicit default value for signal "Saida_FPGA_7seg_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Pipeline.vhd(12): used implicit default value for signal "Saida_FPGA_7seg_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Pipeline.vhd(13): used implicit default value for signal "Saida_FPGA_7seg_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Pipeline.vhd(14): used implicit default value for signal "Saida_FPGA_7seg_3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Pipeline.vhd(15): used implicit default value for signal "Saida_FPGA_7seg_4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Pipeline.vhd(16): used implicit default value for signal "Saida_FPGA_7seg_5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Pipeline.vhd(17): used implicit default value for signal "Saida_FPGA_7seg_6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Pipeline.vhd(18): used implicit default value for signal "Saida_FPGA_7seg_7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at Pipeline.vhd(216): object "id_ctrl_alusrc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pipeline.vhd(220): object "id_ctrl_aluop" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pipeline.vhd(222): object "id_ctrl_regdst" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at Pipeline.vhd(223): used explicit default value for signal "id_ctrl_ex" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at Pipeline.vhd(226): object "id_ctrl_regwrite" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pipeline.vhd(241): object "ex_reg_dst" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pipeline.vhd(248): object "ex_rt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pipeline.vhd(249): object "ex_rd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pipeline.vhd(252): object "ex_ula_ovfl" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at Pipeline.vhd(256): used explicit default value for signal "ex_mux_reg_dst" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at Pipeline.vhd(262): object "mem_read_mem" assigned a value but never read
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:mux4_if"
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc_if"
Info (12128): Elaborating entity "somador" for hierarchy "somador:somador_if"
Info (12128): Elaborating entity "minst" for hierarchy "minst:mi_if"
Info (12128): Elaborating entity "altsyncram" for hierarchy "minst:mi_if|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "minst:mi_if|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "minst:mi_if|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memInstrucoes.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ht71.tdf
    Info (12023): Found entity 1: altsyncram_ht71
Info (12128): Elaborating entity "altsyncram_ht71" for hierarchy "minst:mi_if|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated"
Info (12128): Elaborating entity "if_id" for hierarchy "if_id:reg_ifid"
Info (12128): Elaborating entity "bregmips" for hierarchy "bregmips:breg_id"
Info (12128): Elaborating entity "comparador" for hierarchy "comparador:comparador_id"
Info (12128): Elaborating entity "controle" for hierarchy "controle:controle_id"
Warning (10631): VHDL Process Statement warning at controle.vhd(42): inferring latch(es) for signal or variable "Jump", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Jump" at controle.vhd(42)
Info (12128): Elaborating entity "id_ex" for hierarchy "id_ex:reg_idex"
Warning (12125): Using design file mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux2-behavioral
    Info (12023): Found entity 1: mux2
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:mux2_ex_A"
Info (12128): Elaborating entity "ula_mips" for hierarchy "ula_mips:ula_ex"
Warning (10492): VHDL Process Statement warning at ula_mips.vhd(35): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ex_mem" for hierarchy "ex_mem:reg_exmem"
Info (12128): Elaborating entity "mdata" for hierarchy "mdata:md_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mdata:md_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "mdata:md_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "mdata:md_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memDados.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gec1.tdf
    Info (12023): Found entity 1: altsyncram_gec1
Info (12128): Elaborating entity "altsyncram_gec1" for hierarchy "mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated"
Info (12128): Elaborating entity "mem_wb" for hierarchy "mem_wb:reg_memwb"
Error (10385): VHDL error at mem_wb.vhd(32): index value 2 is outside the range (1 downto 0) of object "in_wb" File: C:/Users/bruno/Documents/TrabFinal/pipeline/mem_wb.vhd Line: 32
Error (12152): Can't elaborate user hierarchy "mem_wb:reg_memwb" File: C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd Line: 478
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings
    Error: Peak virtual memory: 522 megabytes
    Error: Processing ended: Sat Dec 09 15:16:40 2017
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


