# TCL File Generated by Component Editor 17.1
# Wed Jul 22 17:28:38 CEST 2020
# DO NOT MODIFY


# 
# Pitch_dummy "Pitch_dummy" v1.0
#  2020.07.22.17:28:38
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Pitch_dummy
# 
set_module_property DESCRIPTION ""
set_module_property NAME Pitch_dummy
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Pitch_dummy
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL pitch_dummy
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file pitch_dummy.vhd VHDL PATH ip/Pitch_dummy/hdl/pitch_dummy.vhd TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter dat_len_avl NATURAL 31
set_parameter_property dat_len_avl DEFAULT_VALUE 31
set_parameter_property dat_len_avl DISPLAY_NAME dat_len_avl
set_parameter_property dat_len_avl TYPE NATURAL
set_parameter_property dat_len_avl UNITS None
set_parameter_property dat_len_avl ALLOWED_RANGES 0:2147483647
set_parameter_property dat_len_avl HDL_PARAMETER true
add_parameter data_freq STD_LOGIC_VECTOR 64000
set_parameter_property data_freq DEFAULT_VALUE 64000
set_parameter_property data_freq DISPLAY_NAME data_freq
set_parameter_property data_freq WIDTH 32
set_parameter_property data_freq TYPE STD_LOGIC_VECTOR
set_parameter_property data_freq UNITS None
set_parameter_property data_freq ALLOWED_RANGES 0:4294967295
set_parameter_property data_freq HDL_PARAMETER true
add_parameter delay_thres STD_LOGIC_VECTOR 3
set_parameter_property delay_thres DEFAULT_VALUE 3
set_parameter_property delay_thres DISPLAY_NAME delay_thres
set_parameter_property delay_thres WIDTH 32
set_parameter_property delay_thres TYPE STD_LOGIC_VECTOR
set_parameter_property delay_thres UNITS None
set_parameter_property delay_thres ALLOWED_RANGES 0:4294967295
set_parameter_property delay_thres HDL_PARAMETER true
add_parameter data_freq1 STD_LOGIC_VECTOR 32000
set_parameter_property data_freq1 DEFAULT_VALUE 32000
set_parameter_property data_freq1 DISPLAY_NAME data_freq1
set_parameter_property data_freq1 WIDTH 32
set_parameter_property data_freq1 TYPE STD_LOGIC_VECTOR
set_parameter_property data_freq1 UNITS None
set_parameter_property data_freq1 ALLOWED_RANGES 0:4294967295
set_parameter_property data_freq1 HDL_PARAMETER true


# 
# display items
# 


# 
# connection point sp
# 
add_interface sp avalon end
set_interface_property sp addressUnits WORDS
set_interface_property sp associatedClock clock
set_interface_property sp associatedReset reset
set_interface_property sp bitsPerSymbol 8
set_interface_property sp burstOnBurstBoundariesOnly false
set_interface_property sp burstcountUnits WORDS
set_interface_property sp explicitAddressSpan 0
set_interface_property sp holdTime 0
set_interface_property sp linewrapBursts false
set_interface_property sp maximumPendingReadTransactions 0
set_interface_property sp maximumPendingWriteTransactions 0
set_interface_property sp readLatency 0
set_interface_property sp readWaitTime 1
set_interface_property sp setupTime 0
set_interface_property sp timingUnits Cycles
set_interface_property sp writeWaitTime 0
set_interface_property sp ENABLED true
set_interface_property sp EXPORT_OF ""
set_interface_property sp PORT_NAME_MAP ""
set_interface_property sp CMSIS_SVD_VARIABLES ""
set_interface_property sp SVD_ADDRESS_GROUP ""

add_interface_port sp avs_sP_address address Input 2
add_interface_port sp avs_sP_readdata readdata Output "(dat_len_avl) - (0) + 1"
add_interface_port sp avs_sP_write write Input 1
add_interface_port sp avs_sP_writedata writedata Input "(dat_len_avl) - (0) + 1"
set_interface_assignment sp embeddedsw.configuration.isFlash 0
set_interface_assignment sp embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment sp embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment sp embeddedsw.configuration.isPrintableDevice 0


# 
# connection point conduit_end_0
# 
add_interface conduit_end_0 conduit end
set_interface_property conduit_end_0 associatedClock clock
set_interface_property conduit_end_0 associatedReset reset
set_interface_property conduit_end_0 ENABLED true
set_interface_property conduit_end_0 EXPORT_OF ""
set_interface_property conduit_end_0 PORT_NAME_MAP ""
set_interface_property conduit_end_0 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_0 SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_0 coe_led_gli export Output 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset rsi_reset_n reset_n Input 1


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock csi_clk clk Input 1


# 
# connection point conduit_end
# 
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock clock
set_interface_property conduit_end associatedReset reset
set_interface_property conduit_end ENABLED true
set_interface_property conduit_end EXPORT_OF ""
set_interface_property conduit_end PORT_NAME_MAP ""
set_interface_property conduit_end CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end SVD_ADDRESS_GROUP ""

add_interface_port conduit_end coe_led_delay export Output 1

