Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 29 02:17:29 2023
| Host         : LAPTOP-OLOKS0CM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DemoTop_control_sets_placed.rpt
| Design       : DemoTop
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    51 |
| Unused register locations in slices containing registers |   161 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           36 |
| No           | No                    | Yes                    |              11 |           10 |
| No           | Yes                   | No                     |              76 |           22 |
| Yes          | No                    | No                     |              58 |           18 |
| Yes          | No                    | Yes                    |             363 |           99 |
| Yes          | Yes                   | No                     |              57 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------+----------------------------+------------------+----------------+
|               Clock Signal              |            Enable Signal            |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------------------+-------------------------------------+----------------------------+------------------+----------------+
|  dst/sse/current_script_reg_i_1_n_0     |                                     | sd/s0/prev_tx_reg[2]       |                1 |              1 |
|  clk_IBUF_BUFG                          | sd/s1/key_flag                      | sd/b3/delay_cnt_reg[0]_0   |                1 |              1 |
|  clk_IBUF_BUFG                          | sd/s2/key_flag                      | sd/b3/delay_cnt_reg[0]_0   |                1 |              1 |
|  clk_IBUF_BUFG                          | sd/b0/key_flag                      | sd/b3/delay_cnt_reg[0]_0   |                1 |              1 |
|  clk_IBUF_BUFG                          | sd/s5/key_flag                      | sd/b3/delay_cnt_reg[0]_0   |                1 |              1 |
|  clk_IBUF_BUFG                          | sd/b1/key_flag                      | sd/b3/delay_cnt_reg[0]_0   |                1 |              1 |
|  script_mem_module/cnt_reg[0]           |                                     |                            |                1 |              1 |
|  clk_IBUF_BUFG                          | sd/b2/key_flag                      | sd/b3/delay_cnt_reg[0]_0   |                1 |              1 |
|  clk_IBUF_BUFG                          | sd/s3/key_flag                      | sd/b3/delay_cnt_reg[0]_0   |                1 |              1 |
|  clk_IBUF_BUFG                          | sd/b3/key_flag                      | sd/b3/delay_cnt_reg[0]_0   |                1 |              1 |
|  dst/sse/switch_init_reg_i_1_n_0        |                                     | sd/s0/prev_tx_reg[2]       |                1 |              1 |
|  clk_IBUF_BUFG                          | sd/b4/key_flag                      | sd/b3/delay_cnt_reg[0]_0   |                1 |              1 |
|  clk_IBUF_BUFG                          | sd/s4/key_flag                      | sd/b3/delay_cnt_reg[0]_0   |                1 |              1 |
|  clk_IBUF_BUFG                          | sd/s0/key_flag                      | sd/b3/delay_cnt_reg[0]_0   |                1 |              1 |
|  script_mem_module/send_out_reg[2][0]   |                                     |                            |                1 |              2 |
|  clk_IBUF_BUFG                          |                                     |                            |                3 |              3 |
|  uart_clk_16_BUFG                       | dst/sp/send_out_0                   | dst/sp/send_out[7]_i_1_n_0 |                2 |              4 |
|  uart_clk_16_BUFG                       | dst/sp/send_out_0                   |                            |                2 |              4 |
|  uart_clk_16_BUFG                       |                                     | uart_module/rx/spacing     |                1 |              4 |
|  uart_clk_16_BUFG                       | uart_module/rx/state[3]_i_1__0_n_0  |                            |                1 |              4 |
|  sd/b4/new_state_reg[5][0]              |                                     |                            |                2 |              6 |
|  uart_clk_16_BUFG                       |                                     | sd/b3/delay_cnt_reg[0]_0   |                3 |              6 |
|  uart_clk_16_BUFG                       | dst/script_en                       | sd/b3/delay_cnt_reg[0]_0   |                3 |              6 |
|  uart_clk_16_BUFG                       | dst/mt/tsm/available_for_encoder    |                            |                1 |              6 |
|  dst/trg/new_target_machine_reg[0]_1[0] |                                     |                            |                2 |              6 |
|  uart_clk_16_BUFG                       | dst/mt/state_reg[5][0]              | sd/b3/delay_cnt_reg[0]_0   |                1 |              6 |
|  uart_clk_16_BUFG                       | dst/sp/pc[7]_i_1_n_0                | sd/b3/delay_cnt_reg[0]_0   |                3 |              7 |
|  uart_clk_16_BUFG                       | uart_module/rx/tick                 |                            |                3 |              8 |
|  clk_IBUF_BUFG                          | dst/sp/ws/u/i[7]_i_2_n_0            | dst/sp/ws/u/i[7]_i_1_n_0   |                2 |              8 |
|  uart_clk_16_BUFG                       | uart_module/E[0]                    |                            |                3 |              8 |
|  uart_clk_16_BUFG                       | uart_module/script_size_reg[0]      |                            |                2 |              8 |
|  uart_clk_16_BUFG                       | dst/mt/E[0]                         |                            |                3 |              8 |
|  uart_clk_16_BUFG                       | dst/mt/prev_op_activated[9]_i_2_n_0 | sd/b3/SR[0]                |                3 |             10 |
|  clk_IBUF_BUFG                          |                                     | sd/b3/delay_cnt_reg[0]_0   |               10 |             11 |
|  uart_clk_16_BUFG                       | uart_module/tx/state[3]_i_1_n_0     |                            |                3 |             12 |
|  uart_clk_16_BUFG                       | dst/sp/counter[15]_i_1_n_0          | sd/b3/delay_cnt_reg[0]_0   |                4 |             16 |
|  dataOut_valid_BUFG                     |                                     |                            |               10 |             21 |
|  clk_IBUF_BUFG                          |                                     | c/clear                    |                8 |             32 |
|  clk_IBUF_BUFG                          |                                     | dst/sp/ws/u/cnt[0]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG                          | sd/b2/delay_cnt[0]_i_1__7_n_0       | sd/b3/delay_cnt_reg[0]_0   |                8 |             32 |
|  clk_IBUF_BUFG                          | sd/b3/delay_cnt[0]_i_1__8_n_0       | sd/b3/delay_cnt_reg[0]_0   |                8 |             32 |
|  clk_IBUF_BUFG                          | sd/b4/delay_cnt[0]_i_1__9_n_0       | sd/b3/delay_cnt_reg[0]_0   |                8 |             32 |
|  clk_IBUF_BUFG                          | sd/s0/delay_cnt[0]_i_1_n_0          | sd/b3/delay_cnt_reg[0]_0   |                8 |             32 |
|  clk_IBUF_BUFG                          | sd/s1/delay_cnt[0]_i_1__0_n_0       | sd/b3/delay_cnt_reg[0]_0   |                8 |             32 |
|  clk_IBUF_BUFG                          | sd/b0/delay_cnt[0]_i_1__5_n_0       | sd/b3/delay_cnt_reg[0]_0   |                8 |             32 |
|  clk_IBUF_BUFG                          | sd/s5/delay_cnt[0]_i_1__4_n_0       | sd/b3/delay_cnt_reg[0]_0   |                8 |             32 |
|  clk_IBUF_BUFG                          | sd/b1/delay_cnt[0]_i_1__6_n_0       | sd/b3/delay_cnt_reg[0]_0   |                8 |             32 |
|  clk_IBUF_BUFG                          | sd/s4/delay_cnt[0]_i_1__3_n_0       | sd/b3/delay_cnt_reg[0]_0   |                8 |             32 |
|  clk_IBUF_BUFG                          | sd/s3/delay_cnt[0]_i_1__2_n_0       | sd/b3/delay_cnt_reg[0]_0   |                8 |             32 |
|  clk_IBUF_BUFG                          | sd/s2/delay_cnt[0]_i_1__1_n_0       | sd/b3/delay_cnt_reg[0]_0   |                8 |             32 |
|  uart_clk_16_BUFG                       |                                     |                            |               17 |             43 |
+-----------------------------------------+-------------------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    14 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     4 |
| 6      |                     6 |
| 7      |                     1 |
| 8      |                     5 |
| 10     |                     1 |
| 11     |                     1 |
| 12     |                     1 |
| 16+    |                    16 |
+--------+-----------------------+


