
<!--
  ~ (C) Copyright  2014 @max6cn
  ~ All rights reserved. This program and the accompanying materials
  ~ are made available under the terms of the GNU Lesser General Public License
  ~ (LGPL) version 2.1 which accompanies this distribution, and is available at
  ~ http://www.gnu.org/licenses/lgpl-2.1.html
  ~ This library is distributed in the hope that it will be useful,
  ~ but WITHOUT ANY WARRANTY; without even the implied warranty of
  ~ MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  ~ Lesser General Public License for more details.
  ~
  ~ Contributors:
  ~      @max6cn
  -->

<HTML>
<HEAD>
    <TITLE>Verilog Formal Syntax Specification</TITLE>
    <link rel="shortcut icon" href="favicon.ico">
    <link rel="icon" type="image/gif" href="animated_favicon1.gif">
</HEAD>
<BODY>
------ From: Chris Satterlee, Wed, May 3, 1995 ------ <HTML>
<H1>Verilog Formal Syntax Specification</H1>
The basis for this formal syntax specification was obtained from the
home page of <A href="http://www.ece.cmu.edu/~thomas/"> Professor Don
    Thomas</a>, who obtained it from the Verilog Language Reference
Manual, Version 2.0, available from Open Verilog International (OVI)
and is used with their permission. <p>
    The specification printed here is edited somewhat based on the ongoing
    Verilog standardization process which is being carried out by the IEEE
    1364 Working Group. Thus, the specification printed here may be
    partially inaccurate. The result of this standardization process may
    be obtained from the IEEE or from OVI, whose offices are at 15466 Los
    Gatos Blvd, Suite 109071, Los Gatos, CA 95032 (408) 353-8899.<BR>
    <BR>
    This .html file was generated by Chris Satterlee who has allowed us to make
    it available to you. This is the same BNF that was distributed with the
    first and second edition of the book (pre-IEEE-standardization). Try it
    out with your favorite net surfer. For more information, contact:<BR>
    <BR>
    Chris Satterlee<BR>
    RAS System Level Design Engineer<BR>
    Silicon Graphics Computer Systems<BR>
    Mountain View, CA<BR>
    csatt@sgi.com<BR>
    <BR>
<HR>
<PRE>
     <A HREF="VerilogBNF.html#REF0">1. Source Text</A>
     <A HREF="VerilogBNF.html#REF37">2. Declarations</A>
     <A HREF="VerilogBNF.html#REF68">3. Primitive Instances</A>
     <A HREF="VerilogBNF.html#REF79">4. Module  Instantiations</A>
     <A HREF="VerilogBNF.html#REF89">5. Behavioral Statements</A>
     <A HREF="VerilogBNF.html#REF107">6. Specify Section</A>
     <A HREF="VerilogBNF.html#REF144">7. Expressions</A>
     <A HREF="VerilogBNF.html#REF164">8. General </A>


<B>Definition of Items in Formal Syntax Specifications:</B>
+-----------------------+------------------------------------------------------------+
|      <B>Item</B>            |               <B>Meaning</B>                                     |
+-----------------------+------------------------------------------------------------+
| White space           | may be used to separate lexical tokens                     |
+-----------------------+------------------------------------------------------------+
| Angle brackets        | surround each description item and are not literal sym-    |
|                       | bols. That is, they do not appear in the source descrip-   |
|                       | tion. Any text outside angle brackets is literal.          |
+-----------------------+------------------------------------------------------------+
| &lt;name&gt; in lower case  | is a syntax construct item                                 |
+-----------------------+------------------------------------------------------------+
| &lt;NAME&gt; in upper case  | is a lexical token item. Its definition is a terminal node |
|                       | in the description hierarchy -- that is, its definition    |
|                       | does not contain any syntax construct items                |
+-----------------------+------------------------------------------------------------+
| &lt;name&gt;?               | is an optional item                                        |
+-----------------------+------------------------------------------------------------+
| &lt;name&gt;*               | is zero, one, or more items                                |
+-----------------------+------------------------------------------------------------+
| &lt;name&gt;+               | is one or more items                                       |
+-----------------------+------------------------------------------------------------+
| &lt;name&gt;&lt;,&lt;name&gt;&gt;*      | is a comma-separated list of items with at least one       |
|                       | item in the list                                           |
+-----------------------+------------------------------------------------------------+
| &lt;name&gt;::=             | gives a syntax definition to an item                       |
+-----------------------+------------------------------------------------------------+
| ||=                   | introduces an alternative syntax definition                |
+-----------------------+------------------------------------------------------------+

</PRE>
<H2><A NAME="REF0"></A>1. Source Text</H2>
<PRE>

<A NAME="REF1"></A><B><A HREF="VerilogBNF.html#REF1">&lt;source_text&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF2">description</A>&gt;*

<A NAME="REF2"></A><B><A HREF="VerilogBNF.html#REF2">&lt;description&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF3">module</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF12">UDP</A>&gt;

<A NAME="REF3"></A><B><A HREF="VerilogBNF.html#REF3">&lt;module&gt;</A></B>
	::= module &lt;<A HREF="VerilogBNF.html#REF81">name_of_module</A>&gt; &lt;<A HREF="VerilogBNF.html#REF5">list_of_ports</A>&gt;? ;
		&lt;<A HREF="VerilogBNF.html#REF11">module_item</A>&gt;*
		endmodule
	||= macromodule &lt;<A HREF="VerilogBNF.html#REF81">name_of_module</A>&gt; &lt;<A HREF="VerilogBNF.html#REF5">list_of_ports</A>&gt;? ;
		&lt;<A HREF="VerilogBNF.html#REF11">module_item</A>&gt;*
		endmodule

<A NAME="REF4"></A><B><A HREF="VerilogBNF.html#REF4">&lt;name_of_module&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;

<A NAME="REF5"></A><B><A HREF="VerilogBNF.html#REF5">&lt;list_of_ports&gt;</A></B>
	::= ( &lt;<A HREF="VerilogBNF.html#REF6">port</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF6">port</A>&gt;&gt;* )

<A NAME="REF6"></A><B><A HREF="VerilogBNF.html#REF6">&lt;port&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF7">port_expression</A>&gt;?
	||= . &lt;<A HREF="VerilogBNF.html#REF9">name_of_port</A>&gt; ( &lt;<A HREF="VerilogBNF.html#REF7">port_expression</A>&gt;? )

<A NAME="REF7"></A><B><A HREF="VerilogBNF.html#REF7">&lt;port_expression&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF8">port_reference</A>&gt;
	||= { &lt;<A HREF="VerilogBNF.html#REF8">port_reference</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF8">port_reference</A>&gt;&gt;* }

<A NAME="REF8"></A><B><A HREF="VerilogBNF.html#REF8">&lt;port_reference&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF56">name_of_variable</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF56">name_of_variable</A>&gt; [ &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; ]
	||= &lt;<A HREF="VerilogBNF.html#REF56">name_of_variable</A>&gt; [ &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; :&lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; ]

<A NAME="REF9"></A><B><A HREF="VerilogBNF.html#REF9">&lt;name_of_port&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;

<A NAME="REF10"></A><B><A HREF="VerilogBNF.html#REF10">&lt;name_of_variable&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;

<A NAME="REF11"></A><B><A HREF="VerilogBNF.html#REF11">&lt;module_item&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF38">parameter_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF41">input_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF42">output_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF43">inout_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF44">net_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF48">reg_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF49">time_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF50">integer_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF51">real_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF52">event_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF69">gate_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF74">UDP_instantiation</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF80">module_instantiation</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF54">parameter_override</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF53">continuous_assign</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF108">specify_block</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF90">initial_statement</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF91">always_statement</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF31">task</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF33">function</A>&gt;

<A NAME="REF12"></A><B><A HREF="VerilogBNF.html#REF12">&lt;UDP&gt;</A></B>
	::= primitive &lt;<A HREF="VerilogBNF.html#REF75">name_of_UDP</A>&gt; ( &lt;<A HREF="VerilogBNF.html#REF56">name_of_variable</A>&gt;
		&lt;,&lt;<A HREF="VerilogBNF.html#REF56">name_of_variable</A>&gt;&gt;* ) ;
		&lt;<A HREF="VerilogBNF.html#REF14">UDP_declaration</A>&gt;+
		&lt;<A HREF="VerilogBNF.html#REF15">UDP_initial_statement</A>&gt;?
		&lt;<A HREF="VerilogBNF.html#REF18">table_definition</A>&gt;
		endprimitive

<A NAME="REF13"></A><B><A HREF="VerilogBNF.html#REF13">&lt;name_of_UDP&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;

<A NAME="REF14"></A><B><A HREF="VerilogBNF.html#REF14">&lt;UDP_declaration&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF42">output_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF48">reg_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF41">input_declaration</A>&gt;

<A NAME="REF15"></A><B><A HREF="VerilogBNF.html#REF15">&lt;UDP_initial_statement&gt;</A></B>
	::= initial &lt;<A HREF="VerilogBNF.html#REF17">output_terminal_name</A>&gt; = &lt;<A HREF="VerilogBNF.html#REF16">init_val</A>&gt; ;

<A NAME="REF16"></A><B><A HREF="VerilogBNF.html#REF16">&lt;init_val&gt;</A></B>
	::= 1'b0
	||= 1'b1
	||= 1'bx
	||= 1'bX
	||= 1'B0
	||= 1'B1
	||= 1'Bx
	||= 1'BX
	||= 1
	||= 0

<A NAME="REF17"></A><B><A HREF="VerilogBNF.html#REF17">&lt;output_terminal_name&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF56">name_of_variable</A>&gt;

<A NAME="REF18"></A><B><A HREF="VerilogBNF.html#REF18">&lt;table_definition&gt;</A></B>
	::= table &lt;<A HREF="VerilogBNF.html#REF19">table_entries</A>&gt; endtable

<A NAME="REF19"></A><B><A HREF="VerilogBNF.html#REF19">&lt;table_entries&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF20">combinational_entry</A>&gt;+
	||= &lt;<A HREF="VerilogBNF.html#REF21">sequential_entry</A>&gt;+

<A NAME="REF20"></A><B><A HREF="VerilogBNF.html#REF20">&lt;combinational_entry&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF23">level_input_list</A>&gt; : &lt;<A HREF="VerilogBNF.html#REF28">OUTPUT_SYMBOL</A>&gt; ;

<A NAME="REF21"></A><B><A HREF="VerilogBNF.html#REF21">&lt;sequential_entry&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF22">input_list</A>&gt; : &lt;<A HREF="VerilogBNF.html#REF26">state</A>&gt; : &lt;<A HREF="VerilogBNF.html#REF27">next_state</A>&gt; ;

<A NAME="REF22"></A><B><A HREF="VerilogBNF.html#REF22">&lt;input_list&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF23">level_input_list</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF24">edge_input_list</A>&gt;

<A NAME="REF23"></A><B><A HREF="VerilogBNF.html#REF23">&lt;level_input_list&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF29">LEVEL_SYMBOL</A>&gt;+

<A NAME="REF24"></A><B><A HREF="VerilogBNF.html#REF24">&lt;edge_input_list&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF29">LEVEL_SYMBOL</A>&gt;* &lt;<A HREF="VerilogBNF.html#REF25">edge</A>&gt; &lt;<A HREF="VerilogBNF.html#REF29">LEVEL_SYMBOL</A>&gt;*

<A NAME="REF25"></A><B><A HREF="VerilogBNF.html#REF25">&lt;edge&gt;</A></B>
	::= ( &lt;<A HREF="VerilogBNF.html#REF29">LEVEL_SYMBOL</A>&gt; &lt;<A HREF="VerilogBNF.html#REF29">LEVEL_SYMBOL</A>&gt; )
	||= &lt;<A HREF="VerilogBNF.html#REF30">EDGE_SYMBOL</A>&gt;

<A NAME="REF26"></A><B><A HREF="VerilogBNF.html#REF26">&lt;state&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF29">LEVEL_SYMBOL</A>&gt;

<A NAME="REF27"></A><B><A HREF="VerilogBNF.html#REF27">&lt;next_state&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF28">OUTPUT_SYMBOL</A>&gt;
	||= - (This is a literal hyphen, see Chapter 5 for details).

<A NAME="REF28"></A><B><A HREF="VerilogBNF.html#REF28">&lt;OUTPUT_SYMBOL&gt;</A></B> is one of the following characters:
	0   1   x   X

<A NAME="REF29"></A><B><A HREF="VerilogBNF.html#REF29">&lt;LEVEL_SYMBOL&gt;</A></B> is one of the following characters:
	0   1   x   X   ?   b   B

<A NAME="REF30"></A><B><A HREF="VerilogBNF.html#REF30">&lt;EDGE_SYMBOL&gt;</A></B> is one of the following characters:
	r   R   f   F   p   P   n   N   *


<A NAME="REF31"></A><B><A HREF="VerilogBNF.html#REF31">&lt;task&gt;</A></B>
	::= task &lt;<A HREF="VerilogBNF.html#REF32">name_of_task</A>&gt; ;
		&lt;<A HREF="VerilogBNF.html#REF36">tf_declaration</A>&gt;*
		&lt;<A HREF="VerilogBNF.html#REF92">statement_or_null</A>&gt;
		endtask

<A NAME="REF32"></A><B><A HREF="VerilogBNF.html#REF32">&lt;name_of_task&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;

<A NAME="REF33"></A><B><A HREF="VerilogBNF.html#REF33">&lt;function&gt;</A></B>
	::= function &lt;<A HREF="VerilogBNF.html#REF34">range_or_type</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF162">name_of_function</A>&gt; ;
		&lt;<A HREF="VerilogBNF.html#REF36">tf_declaration</A>&gt;+
		&lt;<A HREF="VerilogBNF.html#REF93">statement</A>&gt;
		endfunction

<A NAME="REF34"></A><B><A HREF="VerilogBNF.html#REF34">&lt;range_or_type&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF66">range</A>&gt;
	||= integer
	||= real

<A NAME="REF35"></A><B><A HREF="VerilogBNF.html#REF35">&lt;name_of_function&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;

<A NAME="REF36"></A><B><A HREF="VerilogBNF.html#REF36">&lt;tf_declaration&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF38">parameter_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF41">input_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF42">output_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF43">inout_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF48">reg_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF49">time_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF50">integer_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF51">real_declaration</A>&gt;


</PRE>
<H2><A NAME="REF37"></A>2. Declarations</H2>
<PRE>

<A NAME="REF38"></A><B><A HREF="VerilogBNF.html#REF38">&lt;parameter_declaration&gt;</A></B>
	::= parameter &lt;<A HREF="VerilogBNF.html#REF111">list_of_param_assignments</A>&gt; ;

<A NAME="REF39"></A><B><A HREF="VerilogBNF.html#REF39">&lt;list_of_param_assignments&gt;</A></B>
	::=&lt;<A HREF="VerilogBNF.html#REF112">param_assignment</A>&gt;&lt;,&lt;<A HREF="VerilogBNF.html#REF112">param_assignment</A>&gt;*

<A NAME="REF40"></A><B><A HREF="VerilogBNF.html#REF40">&lt;param_assignment&gt;</A></B>
	::=&lt;<A HREF="VerilogBNF.html#REF169">identifier</A>&gt; = &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt;

<A NAME="REF41"></A><B><A HREF="VerilogBNF.html#REF41">&lt;input_declaration&gt;</A></B>
	::= input &lt;<A HREF="VerilogBNF.html#REF66">range</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF55">list_of_variables</A>&gt; ;

<A NAME="REF42"></A><B><A HREF="VerilogBNF.html#REF42">&lt;output_declaration&gt;</A></B>
	::= output &lt;<A HREF="VerilogBNF.html#REF66">range</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF55">list_of_variables</A>&gt; ;

<A NAME="REF43"></A><B><A HREF="VerilogBNF.html#REF43">&lt;inout_declaration&gt;</A></B>
	::= inout &lt;<A HREF="VerilogBNF.html#REF66">range</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF55">list_of_variables</A>&gt; ;

<A NAME="REF44"></A><B><A HREF="VerilogBNF.html#REF44">&lt;net_declaration&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF46">NETTYPE</A>&gt; &lt;<A HREF="VerilogBNF.html#REF47">expandrange</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF171">delay</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF55">list_of_variables</A>&gt; ;
	||= trireg &lt;<A HREF="VerilogBNF.html#REF62">charge_strength</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF47">expandrange</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF171">delay</A>&gt;?

<A NAME="REF45"></A><B><A HREF="VerilogBNF.html#REF45">&lt;list_of_variables&gt;</A></B> ;
	||= &lt;<A HREF="VerilogBNF.html#REF46">NETTYPE</A>&gt; &lt;<A HREF="VerilogBNF.html#REF63">drive_strength</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF47">expandrange</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF171">delay</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF67">list_of_assignments</A>&gt; ;

<A NAME="REF46"></A><B><A HREF="VerilogBNF.html#REF46">&lt;NETTYPE&gt;</A></B> is one of the following keywords:
	wire  tri  tri1  supply0  wand  triand  tri0  supply1  wor  trior  trireg

<A NAME="REF47"></A><B><A HREF="VerilogBNF.html#REF47">&lt;expandrange&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF66">range</A>&gt;
	||= scalared &lt;<A HREF="VerilogBNF.html#REF66">range</A>&gt;
	||= vectored &lt;<A HREF="VerilogBNF.html#REF66">range</A>&gt;

<A NAME="REF48"></A><B><A HREF="VerilogBNF.html#REF48">&lt;reg_declaration&gt;</A></B>
	::= reg &lt;<A HREF="VerilogBNF.html#REF66">range</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF57">list_of_register_variables</A>&gt; ;

<A NAME="REF49"></A><B><A HREF="VerilogBNF.html#REF49">&lt;time_declaration&gt;</A></B>
	::= time &lt;<A HREF="VerilogBNF.html#REF57">list_of_register_variables</A>&gt; ;

<A NAME="REF50"></A><B><A HREF="VerilogBNF.html#REF50">&lt;integer_declaration&gt;</A></B>
	::= integer &lt;<A HREF="VerilogBNF.html#REF57">list_of_register_variables</A>&gt; ;

<A NAME="REF51"></A><B><A HREF="VerilogBNF.html#REF51">&lt;real_declaration&gt;</A></B>
	::= real &lt;<A HREF="VerilogBNF.html#REF55">list_of_variables</A>&gt; ;

<A NAME="REF52"></A><B><A HREF="VerilogBNF.html#REF52">&lt;event_declaration&gt;</A></B>
	::= event &lt;<A HREF="VerilogBNF.html#REF61">name_of_event</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF61">name_of_event</A>&gt;&gt;* ;

<A NAME="REF53"></A><B><A HREF="VerilogBNF.html#REF53">&lt;continuous_assign&gt;</A></B>
	::= assign &lt;<A HREF="VerilogBNF.html#REF63">drive_strength</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF171">delay</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF67">list_of_assignments</A>&gt; ;
	||= &lt;<A HREF="VerilogBNF.html#REF46">NETTYPE</A>&gt; &lt;<A HREF="VerilogBNF.html#REF63">drive_strength</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF47">expandrange</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF171">delay</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF67">list_of_assignments</A>&gt; ;

<A NAME="REF54"></A><B><A HREF="VerilogBNF.html#REF54">&lt;parameter_override&gt;</A></B>
	::= defparam &lt;<A HREF="VerilogBNF.html#REF111">list_of_param_assignments</A>&gt; ;

<A NAME="REF55"></A><B><A HREF="VerilogBNF.html#REF55">&lt;list_of_variables&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF56">name_of_variable</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF56">name_of_variable</A>&gt;&gt;*

<A NAME="REF56"></A><B><A HREF="VerilogBNF.html#REF56">&lt;name_of_variable&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;

<A NAME="REF57"></A><B><A HREF="VerilogBNF.html#REF57">&lt;list_of_register_variables&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF58">register_variable</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF58">register_variable</A>&gt;&gt;*

<A NAME="REF58"></A><B><A HREF="VerilogBNF.html#REF58">&lt;register_variable&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF59">name_of_register</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF60">name_of_memory</A>&gt; [ &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; : &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; ]

<A NAME="REF59"></A><B><A HREF="VerilogBNF.html#REF59">&lt;name_of_register&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;

<A NAME="REF60"></A><B><A HREF="VerilogBNF.html#REF60">&lt;name_of_memory&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;

<A NAME="REF61"></A><B><A HREF="VerilogBNF.html#REF61">&lt;name_of_event&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;

<A NAME="REF62"></A><B><A HREF="VerilogBNF.html#REF62">&lt;charge_strength&gt;</A></B>
	::= ( small )
	||= ( medium )
	||= ( large )

<A NAME="REF63"></A><B><A HREF="VerilogBNF.html#REF63">&lt;drive_strength&gt;</A></B>
	::= ( &lt;<A HREF="VerilogBNF.html#REF64">STRENGTH0</A>&gt; , &lt;<A HREF="VerilogBNF.html#REF65">STRENGTH1</A>&gt; )
	||= ( &lt;<A HREF="VerilogBNF.html#REF65">STRENGTH1</A>&gt; , &lt;<A HREF="VerilogBNF.html#REF64">STRENGTH0</A>&gt; )

<A NAME="REF64"></A><B><A HREF="VerilogBNF.html#REF64">&lt;STRENGTH0&gt;</A></B> is one of the following keywords:
	supply0  strong0  pull0  weak0  highz0

<A NAME="REF65"></A><B><A HREF="VerilogBNF.html#REF65">&lt;STRENGTH1&gt;</A></B> is one of the following keywords:
	supply1  strong1  pull1  weak1  highz1

<A NAME="REF66"></A><B><A HREF="VerilogBNF.html#REF66">&lt;range&gt;</A></B>
	::= [ &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; : &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; ]

<A NAME="REF67"></A><B><A HREF="VerilogBNF.html#REF67">&lt;list_of_assignments&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF94">assignment</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF94">assignment</A>&gt;&gt;*


</PRE>
<H2><A NAME="REF68"></A>3. Primitive Instances</H2>
<PRE>

<A NAME="REF69"></A><B><A HREF="VerilogBNF.html#REF69">&lt;gate_declaration&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF70">GATETYPE</A>&gt; &lt;<A HREF="VerilogBNF.html#REF63">drive_strength</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF171">delay</A>&gt;?  &lt;<A HREF="VerilogBNF.html#REF72">gate_instance</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF72">gate_instance</A>&gt;&gt;* ;

<A NAME="REF70"></A><B><A HREF="VerilogBNF.html#REF70">&lt;GATETYPE&gt;</A></B> is one of the following keywords:
	and  nand  or  nor xor  xnor buf  bufif0 bufif1  not  notif0 notif1  pulldown pullup
	nmos  rnmos pmos rpmos cmos rcmos   tran rtran  tranif0  rtranif0  tranif1 rtranif1

<A NAME="REF71"></A><B><A HREF="VerilogBNF.html#REF71">&lt;delay&gt;</A></B>
	::= # &lt;<A HREF="VerilogBNF.html#REF154">number</A>&gt;
	||= # &lt;<A HREF="VerilogBNF.html#REF169">identifier</A>&gt;
	||= # (&lt;<A HREF="VerilogBNF.html#REF147">mintypmax_expression</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF147">mintypmax_expression</A>&gt;&gt;? &lt;,&lt;<A HREF="VerilogBNF.html#REF147">mintypmax_expression</A>&gt;&gt;?)

<A NAME="REF72"></A><B><A HREF="VerilogBNF.html#REF72">&lt;gate_instance&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF73">name_of_gate_instance</A>&gt;? ( &lt;<A HREF="VerilogBNF.html#REF78">terminal</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF78">terminal</A>&gt;&gt;* )

<A NAME="REF73"></A><B><A HREF="VerilogBNF.html#REF73">&lt;name_of_gate_instance&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;&lt;<A HREF="VerilogBNF.html#REF66">range</A>&gt;?

<A NAME="REF74"></A><B><A HREF="VerilogBNF.html#REF74">&lt;UDP_instantiation&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF75">name_of_UDP</A>&gt; &lt;<A HREF="VerilogBNF.html#REF63">drive_strength</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF171">delay</A>&gt;?
	&lt;<A HREF="VerilogBNF.html#REF76">UDP_instance</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF76">UDP_instance</A>&gt;&gt;* ;

<A NAME="REF75"></A><B><A HREF="VerilogBNF.html#REF75">&lt;name_of_UDP&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;

<A NAME="REF76"></A><B><A HREF="VerilogBNF.html#REF76">&lt;UDP_instance&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF77">name_of_UDP_instance</A>&gt;? ( &lt;<A HREF="VerilogBNF.html#REF78">terminal</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF78">terminal</A>&gt;&gt;* )

<A NAME="REF77"></A><B><A HREF="VerilogBNF.html#REF77">&lt;name_of_UDP_instance&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;&lt;<A HREF="VerilogBNF.html#REF66">range</A>&gt;?

<A NAME="REF78"></A><B><A HREF="VerilogBNF.html#REF78">&lt;terminal&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;


</PRE>
<H2><A NAME="REF79"></A>4. Module Instantiations</H2>
<PRE>

<A NAME="REF80"></A><B><A HREF="VerilogBNF.html#REF80">&lt;module_instantiation&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF81">name_of_module</A>&gt; &lt;<A HREF="VerilogBNF.html#REF82">parameter_value_assignment</A>&gt;?
		&lt;<A HREF="VerilogBNF.html#REF83">module_instance</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF83">module_instance</A>&gt;&gt;* ;

<A NAME="REF81"></A><B><A HREF="VerilogBNF.html#REF81">&lt;name_of_module&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;

<A NAME="REF82"></A><B><A HREF="VerilogBNF.html#REF82">&lt;parameter_value_assignment&gt;</A></B>
	::= # ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;&gt;* )

<A NAME="REF83"></A><B><A HREF="VerilogBNF.html#REF83">&lt;module_instance&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF84">name_of_instance</A>&gt; ( &lt;<A HREF="VerilogBNF.html#REF85">list_of_module_connections</A>&gt;? )

<A NAME="REF84"></A><B><A HREF="VerilogBNF.html#REF84">&lt;name_of_instance&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;&lt;<A HREF="VerilogBNF.html#REF66">range</A>&gt;?

<A NAME="REF85"></A><B><A HREF="VerilogBNF.html#REF85">&lt;list_of_module_connections&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF86">module_port_connection</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF86">module_port_connection</A>&gt;&gt;*
	||= &lt;<A HREF="VerilogBNF.html#REF88">named_port_connection</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF88">named_port_connection</A>&gt;&gt;*

<A NAME="REF86"></A><B><A HREF="VerilogBNF.html#REF86">&lt;module_port_connection&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF87">NULL</A>&gt;

<A NAME="REF87"></A><B><A HREF="VerilogBNF.html#REF87">&lt;NULL&gt;</A></B>
	::= nothing - this form covers the case of an empty item in a list - for example:
	      (a, b, , d)

<A NAME="REF88"></A><B><A HREF="VerilogBNF.html#REF88">&lt;named_port_connection&gt;</A></B>
	::= .&lt; IDENTIFIER&gt; ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; )


</PRE>
<H2><A NAME="REF89"></A>5. Behavioral Statements</H2>
<PRE>

<A NAME="REF90"></A><B><A HREF="VerilogBNF.html#REF90">&lt;initial_statement&gt;</A></B>
	::= initial &lt;<A HREF="VerilogBNF.html#REF93">statement</A>&gt;

<A NAME="REF91"></A><B><A HREF="VerilogBNF.html#REF91">&lt;always_statement&gt;</A></B>
	::= always &lt;<A HREF="VerilogBNF.html#REF93">statement</A>&gt;

<A NAME="REF92"></A><B><A HREF="VerilogBNF.html#REF92">&lt;statement_or_null&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF93">statement</A>&gt;
	||= ;

<A NAME="REF93"></A><B><A HREF="VerilogBNF.html#REF93">&lt;statement&gt;</A></B>
	::=&lt;<A HREF="VerilogBNF.html#REF95">blocking_assignment</A>&gt; ;
	||= &lt;<A HREF="VerilogBNF.html#REF96">non_blocking_assignment</A>&gt; ;
	||= if ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; ) &lt;<A HREF="VerilogBNF.html#REF92">statement_or_null</A>&gt;
	||= if ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; ) &lt;<A HREF="VerilogBNF.html#REF92">statement_or_null</A>&gt; else &lt;<A HREF="VerilogBNF.html#REF92">statement_or_null</A>&gt;
	||= case ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; ) &lt;<A HREF="VerilogBNF.html#REF98">case_item</A>&gt;+ endcase
	||= casez ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; ) &lt;<A HREF="VerilogBNF.html#REF98">case_item</A>&gt;+ endcase
	||= casex ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; ) &lt;<A HREF="VerilogBNF.html#REF98">case_item</A>&gt;+ endcase
	||= forever &lt;<A HREF="VerilogBNF.html#REF93">statement</A>&gt;
	||= repeat ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; ) &lt;<A HREF="VerilogBNF.html#REF93">statement</A>&gt;
	||= while ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; ) &lt;<A HREF="VerilogBNF.html#REF93">statement</A>&gt;
	||= for ( &lt;<A HREF="VerilogBNF.html#REF94">assignment</A>&gt; ; &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; ; &lt;<A HREF="VerilogBNF.html#REF94">assignment</A>&gt; ) &lt;<A HREF="VerilogBNF.html#REF93">statement</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF97">delay_or_event_control</A>&gt; &lt;<A HREF="VerilogBNF.html#REF92">statement_or_null</A>&gt;
	||= wait ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; ) &lt;<A HREF="VerilogBNF.html#REF92">statement_or_null</A>&gt;
	||= -&gt; &lt;<A HREF="VerilogBNF.html#REF61">name_of_event</A>&gt; ;
	||= &lt;<A HREF="VerilogBNF.html#REF99">seq_block</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF100">par_block</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF103">task_enable</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF104">system_task_enable</A>&gt;
	||= disable &lt;<A HREF="VerilogBNF.html#REF32">name_of_task</A>&gt; ;
	||= disable &lt;<A HREF="VerilogBNF.html#REF101">name_of_block</A>&gt; ;
	||= assign &lt;<A HREF="VerilogBNF.html#REF94">assignment</A>&gt; ;
	||= deassign &lt;<A HREF="VerilogBNF.html#REF145">lvalue</A>&gt; ;
	||= force &lt;<A HREF="VerilogBNF.html#REF94">assignment</A>&gt; ;
	||= release &lt;<A HREF="VerilogBNF.html#REF145">lvalue</A>&gt; ;

<A NAME="REF94"></A><B><A HREF="VerilogBNF.html#REF94">&lt;assignment&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF145">lvalue</A>&gt; = &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;

<A NAME="REF95"></A><B><A HREF="VerilogBNF.html#REF95">&lt;blocking_assignment&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF145">lvalue</A>&gt; = &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF145">lvalue</A>&gt; = &lt;<A HREF="VerilogBNF.html#REF97">delay_or_event_control</A>&gt; &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; ;

<A NAME="REF96"></A><B><A HREF="VerilogBNF.html#REF96">&lt;non_blocking_assignment&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF145">lvalue</A>&gt; &lt;= &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF145">lvalue</A>&gt; = &lt;<A HREF="VerilogBNF.html#REF97">delay_or_event_control</A>&gt; &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; ;

<A NAME="REF97"></A><B><A HREF="VerilogBNF.html#REF97">&lt;delay_or_event_control&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF172">delay_control</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF173">event_control</A>&gt;
	||= repeat ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; ) &lt;<A HREF="VerilogBNF.html#REF173">event_control</A>&gt;

<A NAME="REF98"></A><B><A HREF="VerilogBNF.html#REF98">&lt;case_item&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;&gt;* : &lt;<A HREF="VerilogBNF.html#REF92">statement_or_null</A>&gt;
	||= default : &lt;<A HREF="VerilogBNF.html#REF92">statement_or_null</A>&gt;
	||= default &lt;<A HREF="VerilogBNF.html#REF92">statement_or_null</A>&gt;

<A NAME="REF99"></A><B><A HREF="VerilogBNF.html#REF99">&lt;seq_block&gt;</A></B>
	::= begin &lt;<A HREF="VerilogBNF.html#REF93">statement</A>&gt;* end
	||= begin : &lt;<A HREF="VerilogBNF.html#REF101">name_of_block</A>&gt; &lt;<A HREF="VerilogBNF.html#REF102">block_declaration</A>&gt;* &lt;<A HREF="VerilogBNF.html#REF93">statement</A>&gt;* end

<A NAME="REF100"></A><B><A HREF="VerilogBNF.html#REF100">&lt;par_block&gt;</A></B>
	::= fork &lt;<A HREF="VerilogBNF.html#REF93">statement</A>&gt;* join
	||= fork : &lt;<A HREF="VerilogBNF.html#REF101">name_of_block</A>&gt; &lt;<A HREF="VerilogBNF.html#REF102">block_declaration</A>&gt;* &lt;<A HREF="VerilogBNF.html#REF93">statement</A>&gt;* join

<A NAME="REF101"></A><B><A HREF="VerilogBNF.html#REF101">&lt;name_of_block&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;

<A NAME="REF102"></A><B><A HREF="VerilogBNF.html#REF102">&lt;block_declaration&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF38">parameter_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF48">reg_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF50">integer_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF51">real_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF49">time_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF52">event_declaration</A>&gt;

<A NAME="REF103"></A><B><A HREF="VerilogBNF.html#REF103">&lt;task_enable&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF32">name_of_task</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF32">name_of_task</A>&gt; ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;&gt;* ) ;

<A NAME="REF104"></A><B><A HREF="VerilogBNF.html#REF104">&lt;system_task_enable&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF105">name_of_system_task</A>&gt; ;
	||= &lt;<A HREF="VerilogBNF.html#REF105">name_of_system_task</A>&gt; ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;&gt;* ) ;

<A NAME="REF105"></A><B><A HREF="VerilogBNF.html#REF105">&lt;name_of_system_task&gt;</A></B>
	::= $&lt;<A HREF="VerilogBNF.html#REF">system_identifier</A>&gt; (Note: the $ may not be followed by a space.)

<A NAME="REF106"></A><B><A HREF="VerilogBNF.html#REF106">&lt;SYSTEM_IDENTIFIER&gt;</A></B>
	An &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt; assigned to an existing system task or function


</PRE>
<H2><A NAME="REF107"></A>6. Specify Section</H2>
<PRE>

<A NAME="REF108"></A><B><A HREF="VerilogBNF.html#REF108">&lt;specify_block&gt;</A></B>
	::= specify &lt;<A HREF="VerilogBNF.html#REF109">specify_item</A>&gt;* endspecify

<A NAME="REF109"></A><B><A HREF="VerilogBNF.html#REF109">&lt;specify_item&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF110">specparam_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF113">path_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF136">level_sensitive_path_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF139">edge_sensitive_path_declaration</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF123">system_timing_check</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF142">sdpd</A>&gt;

<A NAME="REF110"></A><B><A HREF="VerilogBNF.html#REF110">&lt;specparam_declaration&gt;</A></B>
	::= specparam &lt;<A HREF="VerilogBNF.html#REF111">list_of_param_assignments</A>&gt; ;

<A NAME="REF111"></A><B><A HREF="VerilogBNF.html#REF111">&lt;list_of_param_assignments&gt;</A></B>
	::=&lt;<A HREF="VerilogBNF.html#REF112">param_assignment</A>&gt;&lt;,&lt;<A HREF="VerilogBNF.html#REF112">param_assignment</A>&gt;&gt;*

<A NAME="REF112"></A><B><A HREF="VerilogBNF.html#REF112">&lt;param_assignment&gt;</A></B>
	::=&lt;<A HREF="VerilogBNF.html#REF">&lt;identifier</A>&gt;=&lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt;&gt;

<A NAME="REF113"></A><B><A HREF="VerilogBNF.html#REF113">&lt;path_declaration&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF114">path_description</A>&gt; = &lt;<A HREF="VerilogBNF.html#REF121">path_delay_value</A>&gt; ;

<A NAME="REF114"></A><B><A HREF="VerilogBNF.html#REF114">&lt;path_description&gt;</A></B>
	::= ( &lt;<A HREF="VerilogBNF.html#REF117">specify_input_terminal_descriptor</A>&gt; =&gt; &lt;<A HREF="VerilogBNF.html#REF118">specify_output_terminal_descriptor</A>&gt; )
	||= ( &lt;<A HREF="VerilogBNF.html#REF115">list_of_path_inputs</A>&gt; *&gt; &lt;<A HREF="VerilogBNF.html#REF116">list_of_path_outputs</A>&gt; )

<A NAME="REF115"></A><B><A HREF="VerilogBNF.html#REF115">&lt;list_of_path_inputs&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF117">specify_input_terminal_descriptor</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF117">specify_input_terminal_descriptor</A>&gt;&gt;*

<A NAME="REF116"></A><B><A HREF="VerilogBNF.html#REF116">&lt;list_of_path_outputs&gt;</A></B>
	::=  &lt;<A HREF="VerilogBNF.html#REF118">specify_output_terminal_descriptor</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF118">specify_output_terminal_descriptor</A>&gt;&gt;*

<A NAME="REF117"></A><B><A HREF="VerilogBNF.html#REF117">&lt;specify_input_terminal_descriptor&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF119">input_identifier</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF119">input_identifier</A>&gt; [ &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; ]
	||= &lt;<A HREF="VerilogBNF.html#REF119">input_identifier</A>&gt; [ &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; : &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; ]

<A NAME="REF118"></A><B><A HREF="VerilogBNF.html#REF118">&lt;specify_output_terminal_descriptor&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF120">output_identifier</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF120">output_identifier</A>&gt; [ &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; ]
	||= &lt;<A HREF="VerilogBNF.html#REF120">output_identifier</A>&gt; [ &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; : &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; ]

<A NAME="REF119"></A><B><A HREF="VerilogBNF.html#REF119">&lt;input_identifier&gt;</A></B>
	::= the &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt; of a module input or inout terminal

<A NAME="REF120"></A><B><A HREF="VerilogBNF.html#REF120">&lt;output_identifier&gt;</A></B>
	::= the &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt; of a module output or inout terminal.

<A NAME="REF121"></A><B><A HREF="VerilogBNF.html#REF121">&lt;path_delay_value&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;
	||= ( &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt; )
	||= ( &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;,
		&lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;)
	||= ( &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;,
		&lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;,
		&lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt; )
	||= ( &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;,
		&lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;,
		&lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;,
		&lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;,
		&lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;,
		&lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF122">path_delay_expression</A>&gt; )

<A NAME="REF122"></A><B><A HREF="VerilogBNF.html#REF122">&lt;path_delay_expression&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF147">mintypmax_expression</A>&gt;

<A NAME="REF123"></A><B><A HREF="VerilogBNF.html#REF123">&lt;system_timing_check&gt;</A></B>
	::= $setup( &lt;<A HREF="VerilogBNF.html#REF124">timing_check_event</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF124">timing_check_event</A>&gt;,
		&lt;<A HREF="VerilogBNF.html#REF133">timing_check_limit</A>&gt;
		&lt;,&lt;<A HREF="VerilogBNF.html#REF135">notify_register</A>&gt;&gt;? ) ;
	||= $hold( &lt;<A HREF="VerilogBNF.html#REF124">timing_check_event</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF124">timing_check_event</A>&gt;,
		&lt;<A HREF="VerilogBNF.html#REF133">timing_check_limit</A>&gt;
		&lt;,&lt;<A HREF="VerilogBNF.html#REF135">notify_register</A>&gt;&gt;? ) ;
	||= $period( &lt;<A HREF="VerilogBNF.html#REF126">controlled_timing_check_event</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF133">timing_check_limit</A>&gt;
		&lt;,&lt;<A HREF="VerilogBNF.html#REF135">notify_register</A>&gt;&gt;? ) ;
	||= $width( &lt;<A HREF="VerilogBNF.html#REF126">controlled_timing_check_event</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF133">timing_check_limit</A>&gt;
		&lt;,&lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt;,&lt;<A HREF="VerilogBNF.html#REF135">notify_register</A>&gt;&gt;? ) ;
	||= $skew( &lt;<A HREF="VerilogBNF.html#REF124">timing_check_event</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF124">timing_check_event</A>&gt;,
		&lt;<A HREF="VerilogBNF.html#REF133">timing_check_limit</A>&gt;
		&lt;,&lt;<A HREF="VerilogBNF.html#REF135">notify_register</A>&gt;&gt;? ) ;
	||= $recovery( &lt;<A HREF="VerilogBNF.html#REF126">controlled_timing_check_event</A>&gt;,
		&lt;<A HREF="VerilogBNF.html#REF124">timing_check_event</A>&gt;,
		&lt;<A HREF="VerilogBNF.html#REF133">timing_check_limit</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF135">notify_register</A>&gt;&gt;? ) ;
	||= $setuphold( &lt;<A HREF="VerilogBNF.html#REF124">timing_check_event</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF124">timing_check_event</A>&gt;,
		&lt;<A HREF="VerilogBNF.html#REF133">timing_check_limit</A>&gt;, &lt;<A HREF="VerilogBNF.html#REF133">timing_check_limit</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF135">notify_register</A>&gt;&gt;? ) ;

<A NAME="REF124"></A><B><A HREF="VerilogBNF.html#REF124">&lt;timing_check_event&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF127">timing_check_event_control</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF125">specify_terminal_descriptor</A>&gt;
		&lt;&amp;&amp;& &lt;<A HREF="VerilogBNF.html#REF130">timing_check_condition</A>&gt;&gt;?

<A NAME="REF125"></A><B><A HREF="VerilogBNF.html#REF125">&lt;specify_terminal_descriptor&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF117">specify_input_terminal_descriptor</A>&gt;
	||=&lt;<A HREF="VerilogBNF.html#REF118">specify_output_terminal_descriptor</A>&gt;

<A NAME="REF126"></A><B><A HREF="VerilogBNF.html#REF126">&lt;controlled_timing_check_event&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF127">timing_check_event_control</A>&gt; &lt;<A HREF="VerilogBNF.html#REF125">specify_terminal_descriptor</A>&gt;
		&lt;&amp;&amp;&  &lt;<A HREF="VerilogBNF.html#REF130">timing_check_condition</A>&gt;&gt;?

<A NAME="REF127"></A><B><A HREF="VerilogBNF.html#REF127">&lt;timing_check_event_control&gt;</A></B>
	::= posedge
	||= negedge
	||= &lt;<A HREF="VerilogBNF.html#REF128">edge_control_specifier</A>&gt;

<A NAME="REF128"></A><B><A HREF="VerilogBNF.html#REF128">&lt;edge_control_specifier&gt;</A></B>
	::= edge  [ &lt;<A HREF="VerilogBNF.html#REF129">edge_descriptor</A>&gt;&lt;,&lt;<A HREF="VerilogBNF.html#REF129">edge_descriptor</A>&gt;&gt;*]

<A NAME="REF129"></A><B><A HREF="VerilogBNF.html#REF129">&lt;edge_descriptor&gt;</A></B>
	::= 01
	||= 10
	||= 0x
	||= x1
	||= 1x
	||= x0

<A NAME="REF130"></A><B><A HREF="VerilogBNF.html#REF130">&lt;timing_check_condition&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF131">scalar_timing_check_condition</A>&gt;
	||= ( &lt;<A HREF="VerilogBNF.html#REF131">scalar_timing_check_condition</A>&gt; )

<A NAME="REF131"></A><B><A HREF="VerilogBNF.html#REF131">&lt;scalar_timing_check_condition&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF132">scalar_expression</A>&gt;
	||= ~&lt;<A HREF="VerilogBNF.html#REF132">scalar_expression</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF132">scalar_expression</A>&gt; == &lt;<A HREF="VerilogBNF.html#REF134">scalar_constant</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF132">scalar_expression</A>&gt; === &lt;<A HREF="VerilogBNF.html#REF134">scalar_constant</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF132">scalar_expression</A>&gt; != &lt;<A HREF="VerilogBNF.html#REF134">scalar_constant</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF132">scalar_expression</A>&gt; !== &lt;<A HREF="VerilogBNF.html#REF134">scalar_constant</A>&gt;

<A NAME="REF132"></A><B><A HREF="VerilogBNF.html#REF132">&lt;scalar_expression&gt;</A></B>
	A scalar expression is a one bit net or a bit-select of an expanded vector net.

<A NAME="REF133"></A><B><A HREF="VerilogBNF.html#REF133">&lt;timing_check_limit&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;

<A NAME="REF134"></A><B><A HREF="VerilogBNF.html#REF134">&lt;scalar_constant&gt;</A></B>
	::= 1'b0
	||= 1'b1
	||= 1'B0
	||= 1'B1
	||= 'b0
	||= 'b1
	||= 'B0
	||= 'B1
	||= 1
	||= 0

<A NAME="REF135"></A><B><A HREF="VerilogBNF.html#REF135">&lt;notify_register&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF169">identifier</A>&gt;

<A NAME="REF136"></A><B><A HREF="VerilogBNF.html#REF136">&lt;level_sensitive_path_declaration&gt;</A></B>
	::= if (&lt;<A HREF="VerilogBNF.html#REF137">conditional_port_expression</A>&gt;)
		(&lt;<A HREF="VerilogBNF.html#REF117">specify_input_terminal_descriptor</A>&gt; &lt;<A HREF="VerilogBNF.html#REF138">polarity_operator</A>&gt;? =&gt;
		&lt;<A HREF="VerilogBNF.html#REF118">specify_output_terminal_descriptor</A>&gt;) = &lt;<A HREF="VerilogBNF.html#REF121">path_delay_value</A>&gt;;
	||= if (&lt;<A HREF="VerilogBNF.html#REF137">conditional_port_expression</A>&gt;)
		(&lt;<A HREF="VerilogBNF.html#REF115">list_of_path_inputs</A>&gt; &lt;<A HREF="VerilogBNF.html#REF138">polarity_operator</A>&gt;? *&gt;
		&lt;<A HREF="VerilogBNF.html#REF116">list_of_path_outputs</A>&gt;) = &lt;<A HREF="VerilogBNF.html#REF121">path_delay_value</A>&gt;;
	(Note: The following two symbols are literal symbols, not syntax description conventions:)
		*&gt;	=&gt;

<A NAME="REF137"></A><B><A HREF="VerilogBNF.html#REF137">&lt;conditional_port_expression&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF8">port_reference</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF149">UNARY_OPERATOR</A>&gt;&lt;<A HREF="VerilogBNF.html#REF8">port_reference</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF8">port_reference</A>&gt;&lt;<A HREF="VerilogBNF.html#REF150">BINARY_OPERATOR</A>&gt;&lt;<A HREF="VerilogBNF.html#REF8">port_reference</A>&gt;

<A NAME="REF138"></A><B><A HREF="VerilogBNF.html#REF138">&lt;polarity_operator&gt;</A></B>
	::= +
	||= -

<A NAME="REF139"></A><B><A HREF="VerilogBNF.html#REF139">&lt;edge_sensitive_path_declaration&gt;</A></B>
	::= &lt;if (&lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;)&gt;? (&lt;<A HREF="VerilogBNF.html#REF141">edge_identifier</A>&gt;?
		&lt;<A HREF="VerilogBNF.html#REF117">specify_input_terminal_descriptor</A>&gt; =&gt;
		(&lt;<A HREF="VerilogBNF.html#REF118">specify_output_terminal_descriptor</A>&gt; &lt;<A HREF="VerilogBNF.html#REF138">polarity_operator</A>&gt;?
		: &lt;<A HREF="VerilogBNF.html#REF140">data_source_expression</A>&gt;)) = &lt;<A HREF="VerilogBNF.html#REF121">path_delay_value</A>&gt;;
	||= &lt;if (&lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;)&gt;? (&lt;<A HREF="VerilogBNF.html#REF141">edge_identifier</A>&gt;?
		&lt;<A HREF="VerilogBNF.html#REF117">specify_input_terminal_descriptor</A>&gt; *&gt;
		(&lt;<A HREF="VerilogBNF.html#REF116">list_of_path_outputs</A>&gt; &lt;<A HREF="VerilogBNF.html#REF138">polarity_operator</A>&gt;?
		: &lt;<A HREF="VerilogBNF.html#REF140">data_source_expression</A>&gt;)) =&lt;<A HREF="VerilogBNF.html#REF121">path_delay_value</A>&gt;;

<A NAME="REF140"></A><B><A HREF="VerilogBNF.html#REF140">&lt;data_source_expression&gt;</A></B>
	Any expression, including constants and lists. Its width must be one bit or
	equal to the  destination's width. If the destination is a list, the data
	source must be as wide as the sum of  the bits of the members.

<A NAME="REF141"></A><B><A HREF="VerilogBNF.html#REF141">&lt;edge_identifier&gt;</A></B>
	::= posedge
	||= negedge

<A NAME="REF142"></A><B><A HREF="VerilogBNF.html#REF142">&lt;sdpd&gt;</A></B>
	::=if(&lt;<A HREF="VerilogBNF.html#REF">sdpd_conditional_expression</A>&gt;)&lt;<A HREF="VerilogBNF.html#REF114">path_description</A>&gt;=&lt;<A HREF="VerilogBNF.html#REF121">path_delay_value</A>&gt;;

<A NAME="REF143"></A><B><A HREF="VerilogBNF.html#REF143">&lt;sdpd_conditional_expresssion&gt;</A></B>
	::=&lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;&lt;<A HREF="VerilogBNF.html#REF150">BINARY_OPERATOR</A>&gt;&lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;
	||=&lt;<A HREF="VerilogBNF.html#REF149">UNARY_OPERATOR</A>&gt;&lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;


</PRE>
<H2><A NAME="REF144"></A>7. Expressions</H2>
<PRE>

<A NAME="REF145"></A><B><A HREF="VerilogBNF.html#REF145">&lt;lvalue&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF169">identifier</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF169">identifier</A>&gt; [ &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; ]
	||= &lt;<A HREF="VerilogBNF.html#REF169">identifier</A>&gt; [ &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; : &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; ]
	||= &lt;<A HREF="VerilogBNF.html#REF159">concatenation</A>&gt;

<A NAME="REF146"></A><B><A HREF="VerilogBNF.html#REF146">&lt;constant_expression&gt;</A></B>
	::=&lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;

<A NAME="REF147"></A><B><A HREF="VerilogBNF.html#REF147">&lt;mintypmax_expression&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; : &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; : &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;

<A NAME="REF148"></A><B><A HREF="VerilogBNF.html#REF148">&lt;expression&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF153">primary</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF149">UNARY_OPERATOR</A>&gt; &lt;<A HREF="VerilogBNF.html#REF153">primary</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; &lt;<A HREF="VerilogBNF.html#REF150">BINARY_OPERATOR</A>&gt; &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; &lt;<A HREF="VerilogBNF.html#REF151">QUESTION_MARK</A>&gt; &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; : &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF152">STRING</A>&gt;


<A NAME="REF149"></A><B><A HREF="VerilogBNF.html#REF149">&lt;UNARY_OPERATOR&gt;</A></B> is one of the following tokens:
	+  -  !  ~  &  ~&  |  ^|  ^  ~^

<A NAME="REF150"></A><B><A HREF="VerilogBNF.html#REF150">&lt;BINARY_OPERATOR&gt;</A></B> is one of the following tokens:
	+  -  *  /  %  ==  !=  ===  !==  &amp;&  ||  &lt;  &lt;=  &gt;  &gt;=  &  |  ^  ^~  &gt;&gt;  &lt;&lt;

<A NAME="REF151"></A><B><A HREF="VerilogBNF.html#REF151">&lt;QUESTION_MARK&gt;</A></B> is ? (a literal question mark).

<A NAME="REF152"></A><B><A HREF="VerilogBNF.html#REF152">&lt;STRING&gt;</A></B> is text enclosed in &quot;&quot; and contained on one line.

<A NAME="REF153"></A><B><A HREF="VerilogBNF.html#REF153">&lt;primary&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF154">number</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF169">identifier</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF169">identifier</A>&gt; [ &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; ]
	||= &lt;<A HREF="VerilogBNF.html#REF169">identifier</A>&gt; [ &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; : &lt;<A HREF="VerilogBNF.html#REF146">constant_expression</A>&gt; ]
	||= &lt;<A HREF="VerilogBNF.html#REF159">concatenation</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF160">multiple_concatenation</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF161">function_call</A>&gt;
	||= ( &lt;<A HREF="VerilogBNF.html#REF147">mintypmax_expression</A>&gt; )

<A NAME="REF154"></A><B><A HREF="VerilogBNF.html#REF154">&lt;number&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF155">DECIMAL_NUMBER</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF156">UNSIGNED_NUMBER</A>&gt;? &lt;<A HREF="VerilogBNF.html#REF158">BASE</A>&gt; &lt;<A HREF="VerilogBNF.html#REF156">UNSIGNED_NUMBER</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF155">DECIMAL_NUMBER</A>&gt;.&lt;<A HREF="VerilogBNF.html#REF156">UNSIGNED_NUMBER</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF155">DECIMAL_NUMBER</A>&gt;&lt;.&lt;<A HREF="VerilogBNF.html#REF156">UNSIGNED_NUMBER</A>&gt;&gt;?
		E&lt;<A HREF="VerilogBNF.html#REF155">DECIMAL_NUMBER</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF155">DECIMAL_NUMBER</A>&gt;&lt;.&lt;<A HREF="VerilogBNF.html#REF156">UNSIGNED_NUMBER</A>&gt;&gt;?
		e&lt;<A HREF="VerilogBNF.html#REF155">DECIMAL_NUMBER</A>&gt;
	(Note: embedded spaces are illegal in Verilog numbers, but embedded underscore
	characters can be used for spacing in any type of number.)

<A NAME="REF155"></A><B><A HREF="VerilogBNF.html#REF155">&lt;DECIMAL_NUMBER&gt;</A></B>
	::= A number containing a set of any of the following characters, optionally preceded by + or -
	 	0123456789_

<A NAME="REF156"></A><B><A HREF="VerilogBNF.html#REF156">&lt;UNSIGNED_NUMBER&gt;</A></B>
	::= A number containing a set of any of the following characters:
	        0123456789_

<A NAME="REF157"></A><B><A HREF="VerilogBNF.html#REF157">&lt;NUMBER&gt;</A></B>
	Numbers can be specified in decimal, hexadecimal, octal or binary, and may
	optionally start with a + or -.  The &lt;<A HREF="VerilogBNF.html#REF158">BASE</A>&gt; token controls what number digits
	are legal.  &lt;<A HREF="VerilogBNF.html#REF158">BASE</A>&gt; must be one of d, h, o, or b, for the bases decimal,
	hexadecimal, octal, and binary respectively. A number can contain any set of
	the following characters that is consistent with &lt;<A HREF="VerilogBNF.html#REF158">BASE</A>&gt;:
	0123456789abcdefABCDEFxXzZ?

<A NAME="REF158"></A><B><A HREF="VerilogBNF.html#REF158">&lt;BASE&gt;</A></B> is one of the following tokens:
	'b   'B   'o   'O   'd   'D   'h   'H

<A NAME="REF159"></A><B><A HREF="VerilogBNF.html#REF159">&lt;concatenation&gt;</A></B>
	::= { &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;&gt;* }

<A NAME="REF160"></A><B><A HREF="VerilogBNF.html#REF160">&lt;multiple_concatenation&gt;</A></B>
	::= { &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; { &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;&gt;* } }

<A NAME="REF161"></A><B><A HREF="VerilogBNF.html#REF161">&lt;function_call&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF162">name_of_function</A>&gt; ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;&gt;* )
	||= &lt;<A HREF="VerilogBNF.html#REF163">name_of_system_function</A>&gt; ( &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;&gt;* )
	||= &lt;<A HREF="VerilogBNF.html#REF163">name_of_system_function</A>&gt;

<A NAME="REF162"></A><B><A HREF="VerilogBNF.html#REF162">&lt;name_of_function&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF169">identifier</A>&gt;

<A NAME="REF163"></A><B><A HREF="VerilogBNF.html#REF163">&lt;name_of_system_function&gt;</A></B>
	::= $&lt;<A HREF="VerilogBNF.html#REF106">SYSTEM_IDENTIFIER</A>&gt;
	(Note: the $ may not be followed by a space.)



</PRE>
<H2><A NAME="REF164"></A>8. General </H2>
<PRE>

<A NAME="REF165"></A><B><A HREF="VerilogBNF.html#REF165">&lt;comment&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF166">short_comment</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF167">long_comment</A>&gt;

<A NAME="REF166"></A><B><A HREF="VerilogBNF.html#REF166">&lt;short_comment&gt;</A></B>
	::= // &lt;<A HREF="VerilogBNF.html#REF168">comment_text</A>&gt; &lt;END-OF-LINE&gt;

<A NAME="REF167"></A><B><A HREF="VerilogBNF.html#REF167">&lt;long_comment&gt;</A></B>
	::= /* &lt;<A HREF="VerilogBNF.html#REF168">comment_text</A>&gt; */

<A NAME="REF168"></A><B><A HREF="VerilogBNF.html#REF168">&lt;comment_text&gt;</A></B>
	::= The comment text is zero or more ASCII characters

<A NAME="REF169"></A><B><A HREF="VerilogBNF.html#REF169">&lt;identifier&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;&lt;.&lt;<A HREF="VerilogBNF.html#REF170">IDENTIFIER</A>&gt;&gt;*
	(Note: the period may not be preceded or followed by a space.)

<A NAME="REF170"></A><B><A HREF="VerilogBNF.html#REF170">&lt;IDENTIFIER&gt;</A></B>
	An identifier is any sequence of letters, digits, dollar signs ($), and
	underscore (_) symbol, except that the first must be a letter or the
	underscore; the first character may not be a digit or $. Upper and lower case
	letters are considered to be different. Identifiers may be up to 1024
	characters long. Some Verilog-based tools do not recognize  identifier
	characters beyond the 1024th as a significant part of the identifier. Escaped
	identifiers start with the backslash character (\) and may include any
	printable ASCII character. An escaped identifier ends with white space. The
	leading backslash character is not considered to be part of the identifier.

<A NAME="REF171"></A><B><A HREF="VerilogBNF.html#REF171">&lt;delay&gt;</A></B>
	::= # &lt;<A HREF="VerilogBNF.html#REF154">number</A>&gt;
	||= # &lt;<A HREF="VerilogBNF.html#REF169">identifier</A>&gt;
	||= # ( &lt;<A HREF="VerilogBNF.html#REF147">mintypmax_expression</A>&gt; &lt;,&lt;<A HREF="VerilogBNF.html#REF147">mintypmax_expression</A>&gt;&gt;?
		&lt;,&lt;<A HREF="VerilogBNF.html#REF147">mintypmax_expression</A>&gt;&gt;?)

<A NAME="REF172"></A><B><A HREF="VerilogBNF.html#REF172">&lt;delay_control&gt;</A></B>
	::= # &lt;<A HREF="VerilogBNF.html#REF154">number</A>&gt;
	||= # &lt;<A HREF="VerilogBNF.html#REF169">identifier</A>&gt;
	||= # ( &lt;<A HREF="VerilogBNF.html#REF147">mintypmax_expression</A>&gt; )

<A NAME="REF173"></A><B><A HREF="VerilogBNF.html#REF173">&lt;event_control&gt;</A></B>
	::= @ &lt;<A HREF="VerilogBNF.html#REF169">identifier</A>&gt;
	||= @ ( &lt;<A HREF="VerilogBNF.html#REF174">event_expression</A>&gt; )

<A NAME="REF174"></A><B><A HREF="VerilogBNF.html#REF174">&lt;event_expression&gt;</A></B>
	::= &lt;<A HREF="VerilogBNF.html#REF148">expression</A>&gt;
	||= posedge &lt;<A HREF="VerilogBNF.html#REF175">scalar_event_expression</A>&gt;
	||= negedge &lt;<A HREF="VerilogBNF.html#REF175">scalar_event_expression</A>&gt;
	||= &lt;<A HREF="VerilogBNF.html#REF174">event_expression</A>&gt; or &lt;<A HREF="VerilogBNF.html#REF174">event_expression</A>&gt;

<A NAME="REF175"></A><B><A HREF="VerilogBNF.html#REF175">&lt;scalar_event_expression&gt;</A></B>
	Scalar event expression is an expression that resolves to a one bit value.
</PRE>
</BODY>
</HTML>
