# MulVerilog
Mul in Verilog
 ![image](https://user-images.githubusercontent.com/78019581/196765194-a8580b7a-ed72-4253-b648-99372a83610e.png)
![image](https://user-images.githubusercontent.com/78019581/196765252-6621ea41-f8fa-45f3-bd54-9f0decdd978f.png)
