$date
	Sat May 03 21:17:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter10_test $end
$var wire 4 ! cnt [3:0] $end
$var parameter 32 " STEP $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module counter10_0 $end
$var wire 1 # CLK $end
$var wire 1 $ RST $end
$var reg 4 % CNT [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1111101000 "
$end
#0
$dumpvars
bx %
1$
0#
bx !
$end
#250000
b0 !
b0 %
0$
#500000
1#
#1000000
0#
#1250000
1$
#1500000
b1 !
b1 %
1#
#2000000
0#
#2500000
b10 !
b10 %
1#
#3000000
0#
#3500000
b11 !
b11 %
1#
#4000000
0#
#4500000
b100 !
b100 %
1#
#5000000
0#
#5500000
b101 !
b101 %
1#
#6000000
0#
#6500000
b110 !
b110 %
1#
#7000000
0#
#7500000
b111 !
b111 %
1#
#8000000
0#
#8500000
b1000 !
b1000 %
1#
#9000000
0#
#9500000
b1001 !
b1001 %
1#
#10000000
0#
#10500000
b1010 !
b1010 %
1#
#11000000
0#
#11500000
b1011 !
b1011 %
1#
#12000000
0#
#12500000
b1100 !
b1100 %
1#
#13000000
0#
#13500000
b0 !
b0 %
1#
#14000000
0#
#14500000
b1 !
b1 %
1#
#15000000
0#
#15500000
b10 !
b10 %
1#
#16000000
0#
#16250000
