Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Mar 21 15:31:01 2020
| Host         : DESKTOP-BBJD4E6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.037        0.000                      0                 3344        0.128        0.000                      0                 3344        4.020        0.000                       0                  3038  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.037        0.000                      0                 3344        0.128        0.000                      0                 3344        4.020        0.000                       0                  3038  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 sound/HDL_Counter3_out1_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Sin/z0_p_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 4.709ns (52.504%)  route 4.260ns (47.496%))
  Logic Levels:           18  (CARRY4=14 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.610     5.212    sound/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y124        FDPE                                         r  sound/HDL_Counter3_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDPE (Prop_fdpe_C_Q)         0.518     5.730 f  sound/HDL_Counter3_out1_reg[2]/Q
                         net (fo=11, routed)          0.997     6.727    sound/u_Sin/HDL_Counter3_out1_reg[2]
    SLICE_X5Y130         LUT1 (Prop_lut1_I0_O)        0.124     6.851 r  sound/u_Sin/z0_p[3]_i_4__1/O
                         net (fo=1, routed)           0.000     6.851    sound/u_Sin/z0_p[3]_i_4__1_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.401 r  sound/u_Sin/z0_p_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    sound/u_Sin_n_1
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_104__1/CO[3]
                         net (fo=1, routed)           0.000     7.515    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_104__1_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_103__1/CO[3]
                         net (fo=1, routed)           0.000     7.629    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_103__1_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_69__1/CO[3]
                         net (fo=1, routed)           0.000     7.743    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_69__1_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_70__1/CO[3]
                         net (fo=1, routed)           0.000     7.857    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_70__1_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.971 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     7.971    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_40__1_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.305 f  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_37__2/O[1]
                         net (fo=1, routed)           0.709     9.014    sound/u_Sin/HDL_Counter3_out1_reg[30][21]
    SLICE_X6Y134         LUT2 (Prop_lut2_I1_O)        0.303     9.317 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_12__2/O
                         net (fo=1, routed)           0.000     9.317    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_12__2_n_0
    SLICE_X6Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.850 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_2__2/CO[3]
                         net (fo=23, routed)          1.370    11.220    sound/u_Sin_n_2
    SLICE_X13Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.344 r  sound/z0_p[10]_i_5__1/O
                         net (fo=1, routed)           0.000    11.344    sound/z0_p[10]_i_5__1_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.894 r  sound/z0_p_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.894    sound/z0_p_reg[10]_i_2__1_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.008 r  sound/z0_p_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.008    sound/z0_p_reg[14]_i_2__1_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  sound/z0_p_reg[18]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.122    sound/z0_p_reg[18]_i_2__1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.236 r  sound/z0_p_reg[22]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.236    sound/z0_p_reg[22]_i_2__1_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.350 r  sound/z0_p_reg[26]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.350    sound/z0_p_reg[26]_i_2__1_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.663 r  sound/z0_p_reg[30]_i_2__1/O[3]
                         net (fo=1, routed)           1.184    13.847    sound/u_Sin/HDL_Counter3_out1_reg[29]_0[26]
    SLICE_X28Y132        LUT3 (Prop_lut3_I0_O)        0.334    14.181 r  sound/u_Sin/z0_p[30]_i_1__2/O
                         net (fo=1, routed)           0.000    14.181    sound/u_Sin/z0[30]
    SLICE_X28Y132        FDCE                                         r  sound/u_Sin/z0_p_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.497    14.919    sound/u_Sin/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  sound/u_Sin/z0_p_reg[30]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X28Y132        FDCE (Setup_fdce_C_D)        0.075    15.218    sound/u_Sin/z0_p_reg[30]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -14.181    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 sound/HDL_Counter3_out1_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Sin/z0_p_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 4.674ns (53.021%)  route 4.141ns (46.979%))
  Logic Levels:           17  (CARRY4=14 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.610     5.212    sound/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y124        FDPE                                         r  sound/HDL_Counter3_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDPE (Prop_fdpe_C_Q)         0.518     5.730 r  sound/HDL_Counter3_out1_reg[2]/Q
                         net (fo=11, routed)          0.863     6.593    sound/HDL_Counter3_out1_reg_n_0_[2]
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.250 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     7.250    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     7.367    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.033 f  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_51__2/O[3]
                         net (fo=2, routed)           0.984     9.017    sound/u_Sin/quad_correction_before_add_temp[23]
    SLICE_X6Y138         LUT2 (Prop_lut2_I1_O)        0.307     9.324 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2/O
                         net (fo=1, routed)           0.000     9.324    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.837 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          1.514    11.351    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X12Y126        LUT3 (Prop_lut3_I1_O)        0.124    11.475 r  sound/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000    11.475    sound/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.008 r  sound/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.008    sound/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.125 r  sound/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    sound/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.242 r  sound/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.242    sound/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.359 r  sound/u_Sin/z0_p_reg[21]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.359    sound/u_Sin/z0_p_reg[21]_i_2__1_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.476 r  sound/u_Sin/z0_p_reg[25]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.476    sound/u_Sin/z0_p_reg[25]_i_2__1_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.593 r  sound/u_Sin/z0_p_reg[29]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.593    sound/u_Sin/z0_p_reg[29]_i_2__1_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.916 r  sound/u_Sin/z0_p_reg[31]_i_5__2/O[1]
                         net (fo=1, routed)           0.781    13.697    sound/u_Sin/quad_correction_before_th0[29]
    SLICE_X13Y134        LUT3 (Prop_lut3_I2_O)        0.331    14.028 r  sound/u_Sin/z0_p[31]_i_1__2/O
                         net (fo=1, routed)           0.000    14.028    sound/u_Sin/z0[31]
    SLICE_X13Y134        FDCE                                         r  sound/u_Sin/z0_p_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.502    14.924    sound/u_Sin/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y134        FDCE                                         r  sound/u_Sin/z0_p_reg[31]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X13Y134        FDCE (Setup_fdce_C_D)        0.075    15.223    sound/u_Sin/z0_p_reg[31]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -14.028    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 sound/HDL_Counter3_out1_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Sin/z0_p_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.434ns (50.525%)  route 4.342ns (49.475%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.610     5.212    sound/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y124        FDPE                                         r  sound/HDL_Counter3_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDPE (Prop_fdpe_C_Q)         0.518     5.730 r  sound/HDL_Counter3_out1_reg[2]/Q
                         net (fo=11, routed)          0.863     6.593    sound/HDL_Counter3_out1_reg_n_0_[2]
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.250 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     7.250    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     7.367    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.033 f  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_51__2/O[3]
                         net (fo=2, routed)           0.984     9.017    sound/u_Sin/quad_correction_before_add_temp[23]
    SLICE_X6Y138         LUT2 (Prop_lut2_I1_O)        0.307     9.324 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2/O
                         net (fo=1, routed)           0.000     9.324    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.837 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          1.514    11.351    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X12Y126        LUT3 (Prop_lut3_I1_O)        0.124    11.475 r  sound/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000    11.475    sound/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.008 r  sound/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.008    sound/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.125 r  sound/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    sound/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.242 r  sound/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.242    sound/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.359 r  sound/u_Sin/z0_p_reg[21]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.359    sound/u_Sin/z0_p_reg[21]_i_2__1_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.674 r  sound/u_Sin/z0_p_reg[25]_i_2__1/O[3]
                         net (fo=1, routed)           0.982    13.655    sound/u_Sin/quad_correction_before_th0[23]
    SLICE_X9Y129         LUT3 (Prop_lut3_I2_O)        0.333    13.988 r  sound/u_Sin/z0_p[25]_i_1__2/O
                         net (fo=1, routed)           0.000    13.988    sound/u_Sin/z0[25]
    SLICE_X9Y129         FDCE                                         r  sound/u_Sin/z0_p_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.497    14.919    sound/u_Sin/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y129         FDCE                                         r  sound/u_Sin/z0_p_reg[25]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X9Y129         FDCE (Setup_fdce_C_D)        0.075    15.218    sound/u_Sin/z0_p_reg[25]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -13.988    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 sound/HDL_Counter3_out1_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Sin/z0_p_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 4.415ns (50.396%)  route 4.346ns (49.604%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.610     5.212    sound/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y124        FDPE                                         r  sound/HDL_Counter3_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDPE (Prop_fdpe_C_Q)         0.518     5.730 r  sound/HDL_Counter3_out1_reg[2]/Q
                         net (fo=11, routed)          0.863     6.593    sound/HDL_Counter3_out1_reg_n_0_[2]
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.250 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     7.250    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     7.367    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.033 f  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_51__2/O[3]
                         net (fo=2, routed)           0.984     9.017    sound/u_Sin/quad_correction_before_add_temp[23]
    SLICE_X6Y138         LUT2 (Prop_lut2_I1_O)        0.307     9.324 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2/O
                         net (fo=1, routed)           0.000     9.324    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.837 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          1.514    11.351    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X12Y126        LUT3 (Prop_lut3_I1_O)        0.124    11.475 r  sound/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000    11.475    sound/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.008 r  sound/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.008    sound/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.125 r  sound/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    sound/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.242 r  sound/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.242    sound/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.359 r  sound/u_Sin/z0_p_reg[21]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.359    sound/u_Sin/z0_p_reg[21]_i_2__1_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.682 r  sound/u_Sin/z0_p_reg[25]_i_2__1/O[1]
                         net (fo=1, routed)           0.985    13.667    sound/u_Sin/quad_correction_before_th0[21]
    SLICE_X8Y131         LUT3 (Prop_lut3_I2_O)        0.306    13.973 r  sound/u_Sin/z0_p[23]_i_1__2/O
                         net (fo=1, routed)           0.000    13.973    sound/u_Sin/z0[23]
    SLICE_X8Y131         FDCE                                         r  sound/u_Sin/z0_p_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.498    14.920    sound/u_Sin/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y131         FDCE                                         r  sound/u_Sin/z0_p_reg[23]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X8Y131         FDCE (Setup_fdce_C_D)        0.079    15.223    sound/u_Sin/z0_p_reg[23]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -13.973    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 sound/HDL_Counter3_out1_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Sin/z0_p_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 4.551ns (51.961%)  route 4.208ns (48.039%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.610     5.212    sound/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y124        FDPE                                         r  sound/HDL_Counter3_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDPE (Prop_fdpe_C_Q)         0.518     5.730 r  sound/HDL_Counter3_out1_reg[2]/Q
                         net (fo=11, routed)          0.863     6.593    sound/HDL_Counter3_out1_reg_n_0_[2]
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.250 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     7.250    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     7.367    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.033 f  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_51__2/O[3]
                         net (fo=2, routed)           0.984     9.017    sound/u_Sin/quad_correction_before_add_temp[23]
    SLICE_X6Y138         LUT2 (Prop_lut2_I1_O)        0.307     9.324 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2/O
                         net (fo=1, routed)           0.000     9.324    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.837 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          1.514    11.351    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X12Y126        LUT3 (Prop_lut3_I1_O)        0.124    11.475 r  sound/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000    11.475    sound/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.008 r  sound/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.008    sound/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.125 r  sound/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    sound/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.242 r  sound/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.242    sound/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.359 r  sound/u_Sin/z0_p_reg[21]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.359    sound/u_Sin/z0_p_reg[21]_i_2__1_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.476 r  sound/u_Sin/z0_p_reg[25]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.476    sound/u_Sin/z0_p_reg[25]_i_2__1_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.791 r  sound/u_Sin/z0_p_reg[29]_i_2__1/O[3]
                         net (fo=1, routed)           0.847    13.638    sound/u_Sin/quad_correction_before_th0[27]
    SLICE_X8Y131         LUT3 (Prop_lut3_I2_O)        0.333    13.971 r  sound/u_Sin/z0_p[29]_i_1__2/O
                         net (fo=1, routed)           0.000    13.971    sound/u_Sin/z0[29]
    SLICE_X8Y131         FDCE                                         r  sound/u_Sin/z0_p_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.498    14.920    sound/u_Sin/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y131         FDCE                                         r  sound/u_Sin/z0_p_reg[29]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X8Y131         FDCE (Setup_fdce_C_D)        0.118    15.262    sound/u_Sin/z0_p_reg[29]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 sound/HDL_Counter3_out1_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Sin/z0_p_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 4.329ns (50.260%)  route 4.284ns (49.740%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.610     5.212    sound/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y124        FDPE                                         r  sound/HDL_Counter3_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDPE (Prop_fdpe_C_Q)         0.518     5.730 r  sound/HDL_Counter3_out1_reg[2]/Q
                         net (fo=11, routed)          0.863     6.593    sound/HDL_Counter3_out1_reg_n_0_[2]
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.250 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     7.250    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     7.367    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.033 f  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_51__2/O[3]
                         net (fo=2, routed)           0.984     9.017    sound/u_Sin/quad_correction_before_add_temp[23]
    SLICE_X6Y138         LUT2 (Prop_lut2_I1_O)        0.307     9.324 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2/O
                         net (fo=1, routed)           0.000     9.324    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.837 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          1.514    11.351    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X12Y126        LUT3 (Prop_lut3_I1_O)        0.124    11.475 r  sound/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000    11.475    sound/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.008 r  sound/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.008    sound/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.125 r  sound/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    sound/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.242 r  sound/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.242    sound/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.359 r  sound/u_Sin/z0_p_reg[21]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.359    sound/u_Sin/z0_p_reg[21]_i_2__1_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.578 r  sound/u_Sin/z0_p_reg[25]_i_2__1/O[0]
                         net (fo=1, routed)           0.924    13.502    sound/u_Sin/quad_correction_before_th0[20]
    SLICE_X13Y134        LUT3 (Prop_lut3_I2_O)        0.324    13.826 r  sound/u_Sin/z0_p[22]_i_1__2/O
                         net (fo=1, routed)           0.000    13.826    sound/u_Sin/z0[22]
    SLICE_X13Y134        FDCE                                         r  sound/u_Sin/z0_p_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.502    14.924    sound/u_Sin/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y134        FDCE                                         r  sound/u_Sin/z0_p_reg[22]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X13Y134        FDCE (Setup_fdce_C_D)        0.075    15.223    sound/u_Sin/z0_p_reg[22]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -13.826    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 sound/HDL_Counter3_out1_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Sin/z0_p_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 4.446ns (51.476%)  route 4.191ns (48.524%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.610     5.212    sound/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y124        FDPE                                         r  sound/HDL_Counter3_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDPE (Prop_fdpe_C_Q)         0.518     5.730 r  sound/HDL_Counter3_out1_reg[2]/Q
                         net (fo=11, routed)          0.863     6.593    sound/HDL_Counter3_out1_reg_n_0_[2]
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.250 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     7.250    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     7.367    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.033 f  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_51__2/O[3]
                         net (fo=2, routed)           0.984     9.017    sound/u_Sin/quad_correction_before_add_temp[23]
    SLICE_X6Y138         LUT2 (Prop_lut2_I1_O)        0.307     9.324 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2/O
                         net (fo=1, routed)           0.000     9.324    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.837 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          1.514    11.351    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X12Y126        LUT3 (Prop_lut3_I1_O)        0.124    11.475 r  sound/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000    11.475    sound/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.008 r  sound/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.008    sound/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.125 r  sound/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    sound/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.242 r  sound/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.242    sound/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.359 r  sound/u_Sin/z0_p_reg[21]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.359    sound/u_Sin/z0_p_reg[21]_i_2__1_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.476 r  sound/u_Sin/z0_p_reg[25]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.476    sound/u_Sin/z0_p_reg[25]_i_2__1_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.695 r  sound/u_Sin/z0_p_reg[29]_i_2__1/O[0]
                         net (fo=1, routed)           0.831    13.525    sound/u_Sin/quad_correction_before_th0[24]
    SLICE_X8Y131         LUT3 (Prop_lut3_I2_O)        0.324    13.849 r  sound/u_Sin/z0_p[26]_i_1__2/O
                         net (fo=1, routed)           0.000    13.849    sound/u_Sin/z0[26]
    SLICE_X8Y131         FDCE                                         r  sound/u_Sin/z0_p_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.498    14.920    sound/u_Sin/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y131         FDCE                                         r  sound/u_Sin/z0_p_reg[26]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X8Y131         FDCE (Setup_fdce_C_D)        0.118    15.262    sound/u_Sin/z0_p_reg[26]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 sound/HDL_Counter3_out1_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Sin/z0_p_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.511ns  (logic 4.532ns (53.250%)  route 3.979ns (46.750%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.610     5.212    sound/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y124        FDPE                                         r  sound/HDL_Counter3_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDPE (Prop_fdpe_C_Q)         0.518     5.730 r  sound/HDL_Counter3_out1_reg[2]/Q
                         net (fo=11, routed)          0.863     6.593    sound/HDL_Counter3_out1_reg_n_0_[2]
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.250 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     7.250    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     7.367    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.033 f  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_51__2/O[3]
                         net (fo=2, routed)           0.984     9.017    sound/u_Sin/quad_correction_before_add_temp[23]
    SLICE_X6Y138         LUT2 (Prop_lut2_I1_O)        0.307     9.324 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2/O
                         net (fo=1, routed)           0.000     9.324    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.837 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          1.514    11.351    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X12Y126        LUT3 (Prop_lut3_I1_O)        0.124    11.475 r  sound/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000    11.475    sound/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.008 r  sound/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.008    sound/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.125 r  sound/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    sound/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.242 r  sound/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.242    sound/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.359 r  sound/u_Sin/z0_p_reg[21]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.359    sound/u_Sin/z0_p_reg[21]_i_2__1_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.476 r  sound/u_Sin/z0_p_reg[25]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.476    sound/u_Sin/z0_p_reg[25]_i_2__1_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.799 r  sound/u_Sin/z0_p_reg[29]_i_2__1/O[1]
                         net (fo=1, routed)           0.619    13.417    sound/u_Sin/quad_correction_before_th0[25]
    SLICE_X28Y132        LUT3 (Prop_lut3_I2_O)        0.306    13.723 r  sound/u_Sin/z0_p[27]_i_1__2/O
                         net (fo=1, routed)           0.000    13.723    sound/u_Sin/z0[27]
    SLICE_X28Y132        FDCE                                         r  sound/u_Sin/z0_p_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.497    14.919    sound/u_Sin/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  sound/u_Sin/z0_p_reg[27]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X28Y132        FDCE (Setup_fdce_C_D)        0.029    15.172    sound/u_Sin/z0_p_reg[27]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 sound/HDL_Counter3_out1_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Sin/z0_p_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 4.298ns (50.482%)  route 4.216ns (49.518%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.610     5.212    sound/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y124        FDPE                                         r  sound/HDL_Counter3_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDPE (Prop_fdpe_C_Q)         0.518     5.730 r  sound/HDL_Counter3_out1_reg[2]/Q
                         net (fo=11, routed)          0.863     6.593    sound/HDL_Counter3_out1_reg_n_0_[2]
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.250 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     7.250    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     7.367    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.033 f  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_51__2/O[3]
                         net (fo=2, routed)           0.984     9.017    sound/u_Sin/quad_correction_before_add_temp[23]
    SLICE_X6Y138         LUT2 (Prop_lut2_I1_O)        0.307     9.324 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2/O
                         net (fo=1, routed)           0.000     9.324    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.837 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          1.514    11.351    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X12Y126        LUT3 (Prop_lut3_I1_O)        0.124    11.475 r  sound/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000    11.475    sound/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.008 r  sound/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.008    sound/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.125 r  sound/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    sound/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.242 r  sound/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.242    sound/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.565 r  sound/u_Sin/z0_p_reg[21]_i_2__1/O[1]
                         net (fo=1, routed)           0.856    13.420    sound/u_Sin/quad_correction_before_th0[17]
    SLICE_X13Y134        LUT3 (Prop_lut3_I2_O)        0.306    13.726 r  sound/u_Sin/z0_p[19]_i_1__3/O
                         net (fo=1, routed)           0.000    13.726    sound/u_Sin/z0[19]
    SLICE_X13Y134        FDCE                                         r  sound/u_Sin/z0_p_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.502    14.924    sound/u_Sin/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y134        FDCE                                         r  sound/u_Sin/z0_p_reg[19]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X13Y134        FDCE (Setup_fdce_C_D)        0.031    15.179    sound/u_Sin/z0_p_reg[19]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 sound/HDL_Counter3_out1_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Sin/z0_p_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 4.213ns (49.279%)  route 4.336ns (50.721%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.610     5.212    sound/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y124        FDPE                                         r  sound/HDL_Counter3_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDPE (Prop_fdpe_C_Q)         0.518     5.730 r  sound/HDL_Counter3_out1_reg[2]/Q
                         net (fo=11, routed)          0.863     6.593    sound/HDL_Counter3_out1_reg_n_0_[2]
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.250 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     7.250    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     7.367    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.033 f  sound/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_51__2/O[3]
                         net (fo=2, routed)           0.984     9.017    sound/u_Sin/quad_correction_before_add_temp[23]
    SLICE_X6Y138         LUT2 (Prop_lut2_I1_O)        0.307     9.324 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2/O
                         net (fo=1, routed)           0.000     9.324    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_29__2_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.837 r  sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          1.514    11.351    sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X12Y126        LUT3 (Prop_lut3_I1_O)        0.124    11.475 r  sound/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000    11.475    sound/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.008 r  sound/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.008    sound/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.125 r  sound/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    sound/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.242 r  sound/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.242    sound/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.461 r  sound/u_Sin/z0_p_reg[21]_i_2__1/O[0]
                         net (fo=1, routed)           0.976    13.437    sound/u_Sin/quad_correction_before_th0[16]
    SLICE_X9Y129         LUT3 (Prop_lut3_I2_O)        0.325    13.762 r  sound/u_Sin/z0_p[18]_i_1__3/O
                         net (fo=1, routed)           0.000    13.762    sound/u_Sin/z0[18]
    SLICE_X9Y129         FDCE                                         r  sound/u_Sin/z0_p_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        1.497    14.919    sound/u_Sin/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y129         FDCE                                         r  sound/u_Sin/z0_p_reg[18]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X9Y129         FDCE (Setup_fdce_C_D)        0.075    15.218    sound/u_Sin/z0_p_reg[18]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -13.762    
  -------------------------------------------------------------------
                         slack                                  1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sound/u_Drum/u_fader_2_0_16ms/Product1_out1_1_reg[2]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Drum/delayMatch_reg_reg[3][3]_srl4_sound_HwModeRegister1_reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.551%)  route 0.323ns (63.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.556     1.475    sound/u_Drum/u_fader_2_0_16ms/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y111        FDCE                                         r  sound/u_Drum/u_fader_2_0_16ms/Product1_out1_1_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  sound/u_Drum/u_fader_2_0_16ms/Product1_out1_1_reg[2]__0/Q
                         net (fo=1, routed)           0.267     1.884    sound/u_Drum/u_fader_2_0_16ms/Product1_out1_1_reg[2]__0_n_0
    SLICE_X47Y112        LUT2 (Prop_lut2_I0_O)        0.045     1.929 r  sound/u_Drum/u_fader_2_0_16ms/delayMatch_reg_reg[3][3]_srl4_sound_HwModeRegister1_reg_reg_c_2_i_1/O
                         net (fo=1, routed)           0.056     1.984    sound/u_Drum/delayMatch_reg_next[0]_8[3]
    SLICE_X46Y112        SRL16E                                       r  sound/u_Drum/delayMatch_reg_reg[3][3]_srl4_sound_HwModeRegister1_reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.827     1.992    sound/u_Drum/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y112        SRL16E                                       r  sound/u_Drum/delayMatch_reg_reg[3][3]_srl4_sound_HwModeRegister1_reg_reg_c_2/CLK
                         clock pessimism             -0.250     1.741    
    SLICE_X46Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.856    sound/u_Drum/delayMatch_reg_reg[3][3]_srl4_sound_HwModeRegister1_reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sound/u_Drum/u_190Hz_Trig/u_Trig1/Delay1_out1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Drum/u_fader_2_0_16ms/Input_rsvd_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.556     1.475    sound/u_Drum/u_190Hz_Trig/u_Trig1/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y113        FDCE                                         r  sound/u_Drum/u_190Hz_Trig/u_Trig1/Delay1_out1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  sound/u_Drum/u_190Hz_Trig/u_Trig1/Delay1_out1_reg[13]/Q
                         net (fo=1, routed)           0.087     1.704    sound/u_Drum/u_190Hz_Trig/u_Trig1/Delay1_out1[13]
    SLICE_X58Y113        LUT3 (Prop_lut3_I0_O)        0.048     1.752 r  sound/u_Drum/u_190Hz_Trig/u_Trig1/Input_rsvd_1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.752    sound/u_Drum/u_fader_2_0_16ms/Switch1_out1[12]
    SLICE_X58Y113        FDCE                                         r  sound/u_Drum/u_fader_2_0_16ms/Input_rsvd_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.826     1.991    sound/u_Drum/u_fader_2_0_16ms/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y113        FDCE                                         r  sound/u_Drum/u_fader_2_0_16ms/Input_rsvd_1_reg[12]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X58Y113        FDCE (Hold_fdce_C_D)         0.131     1.619    sound/u_Drum/u_fader_2_0_16ms/Input_rsvd_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sound/u_Sin2/z2_p_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Sin2/z3_p_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.765%)  route 0.131ns (41.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.565     1.484    sound/u_Sin2/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y105        FDCE                                         r  sound/u_Sin2/z2_p_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDCE (Prop_fdce_C_Q)         0.141     1.625 f  sound/u_Sin2/z2_p_reg[0]/Q
                         net (fo=2, routed)           0.131     1.756    sound/u_Sin2/z2_p[0]
    SLICE_X34Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.801 r  sound/u_Sin2/z3_p[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.801    sound/u_Sin2/z3_p[0]_i_1__1_n_0
    SLICE_X34Y104        FDCE                                         r  sound/u_Sin2/z3_p_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.835     2.000    sound/u_Sin2/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y104        FDCE                                         r  sound/u_Sin2/z3_p_reg[0]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X34Y104        FDCE (Hold_fdce_C_D)         0.120     1.640    sound/u_Sin2/z3_p_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sound/u_Sin3/z2_p_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Sin3/z3_p_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.251ns (79.378%)  route 0.065ns (20.622%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.597     1.516    sound/u_Sin3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  sound/u_Sin3/z2_p_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  sound/u_Sin3/z2_p_reg[30]/Q
                         net (fo=2, routed)           0.065     1.723    sound/u_Sin3/z2_p[30]
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.045     1.768 r  sound/u_Sin3/z3_p[31]_i_4/O
                         net (fo=1, routed)           0.000     1.768    sound/u_Sin3/z3_p[31]_i_4_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.833 r  sound/u_Sin3/z3_p_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    sound/u_Sin3/z3_p_reg[31]_i_1_n_5
    SLICE_X2Y109         FDCE                                         r  sound/u_Sin3/z3_p_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.870     2.035    sound/u_Sin3/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  sound/u_Sin3/z3_p_reg[31]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.134     1.663    sound/u_Sin3/z3_p_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sound/u_Drum/u_285Hz_Trig1/u_Trig1/Delay2_out1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Drum/u_fader_3_0_16ms/Input_rsvd_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.013%)  route 0.146ns (43.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.565     1.484    sound/u_Drum/u_285Hz_Trig1/u_Trig1/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y106        FDCE                                         r  sound/u_Drum/u_285Hz_Trig1/u_Trig1/Delay2_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  sound/u_Drum/u_285Hz_Trig1/u_Trig1/Delay2_out1_reg[7]/Q
                         net (fo=1, routed)           0.146     1.771    sound/u_Drum/u_285Hz_Trig1/u_Trig1/Delay2_out1_reg_n_0_[7]
    SLICE_X34Y105        LUT3 (Prop_lut3_I2_O)        0.045     1.816 r  sound/u_Drum/u_285Hz_Trig1/u_Trig1/Input_rsvd_1[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.816    sound/u_Drum/u_fader_3_0_16ms/Delay1_out1_reg[7]
    SLICE_X34Y105        FDCE                                         r  sound/u_Drum/u_fader_3_0_16ms/Input_rsvd_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.835     2.000    sound/u_Drum/u_fader_3_0_16ms/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y105        FDCE                                         r  sound/u_Drum/u_fader_3_0_16ms/Input_rsvd_1_reg[5]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X34Y105        FDCE (Hold_fdce_C_D)         0.121     1.641    sound/u_Drum/u_fader_3_0_16ms/Input_rsvd_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sound/u_Drum/u_285Hz_Trig1/u_Trig1/Delay1_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Drum/u_fader_3_0_16ms/Input_rsvd_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.333%)  route 0.135ns (41.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.564     1.483    sound/u_Drum/u_285Hz_Trig1/u_Trig1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y104        FDCE                                         r  sound/u_Drum/u_285Hz_Trig1/u_Trig1/Delay1_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound/u_Drum/u_285Hz_Trig1/u_Trig1/Delay1_out1_reg[4]/Q
                         net (fo=1, routed)           0.135     1.759    sound/u_Drum/u_285Hz_Trig1/u_Trig1/Delay1_out1_reg_n_0_[4]
    SLICE_X34Y105        LUT3 (Prop_lut3_I0_O)        0.048     1.807 r  sound/u_Drum/u_285Hz_Trig1/u_Trig1/Input_rsvd_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.807    sound/u_Drum/u_fader_3_0_16ms/Delay1_out1_reg[4]
    SLICE_X34Y105        FDCE                                         r  sound/u_Drum/u_fader_3_0_16ms/Input_rsvd_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.835     2.000    sound/u_Drum/u_fader_3_0_16ms/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y105        FDCE                                         r  sound/u_Drum/u_fader_3_0_16ms/Input_rsvd_1_reg[2]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X34Y105        FDCE (Hold_fdce_C_D)         0.131     1.630    sound/u_Drum/u_fader_3_0_16ms/Input_rsvd_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sound/u_Drum/u_370Hz_Sin/u_Sin4/z3_p_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Drum/u_370Hz_Sin/u_Sin4/z4_p_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.256ns (78.954%)  route 0.068ns (21.046%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.559     1.478    sound/u_Drum/u_370Hz_Sin/u_Sin4/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y108        FDCE                                         r  sound/u_Drum/u_370Hz_Sin/u_Sin4/z3_p_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  sound/u_Drum/u_370Hz_Sin/u_Sin4/z3_p_reg[19]/Q
                         net (fo=2, routed)           0.068     1.688    sound/u_Drum/u_370Hz_Sin/u_Sin4/z3_p[19]
    SLICE_X46Y108        LUT2 (Prop_lut2_I0_O)        0.045     1.733 r  sound/u_Drum/u_370Hz_Sin/u_Sin4/z4_p[20]_i_3/O
                         net (fo=1, routed)           0.000     1.733    sound/u_Drum/u_370Hz_Sin/u_Sin4/z4_p[20]_i_3_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.803 r  sound/u_Drum/u_370Hz_Sin/u_Sin4/z4_p_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.803    sound/u_Drum/u_370Hz_Sin/u_Sin4/z4[20]
    SLICE_X46Y108        FDCE                                         r  sound/u_Drum/u_370Hz_Sin/u_Sin4/z4_p_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.830     1.995    sound/u_Drum/u_370Hz_Sin/u_Sin4/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y108        FDCE                                         r  sound/u_Drum/u_370Hz_Sin/u_Sin4/z4_p_reg[20]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X46Y108        FDCE (Hold_fdce_C_D)         0.134     1.625    sound/u_Drum/u_370Hz_Sin/u_Sin4/z4_p_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sound/u_Sin3/x2_p_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Sin3/y3_p_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.252ns (44.904%)  route 0.309ns (55.096%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.597     1.516    sound/u_Sin3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y103         FDCE                                         r  sound/u_Sin3/x2_p_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  sound/u_Sin3/x2_p_reg[2]/Q
                         net (fo=3, routed)           0.309     1.967    sound/u_Sin3/x2_p_reg_n_0_[2]
    SLICE_X8Y99          LUT3 (Prop_lut3_I1_O)        0.045     2.012 r  sound/u_Sin3/y3_p[2]_i_5/O
                         net (fo=1, routed)           0.000     2.012    sound/u_Sin3/y3_p[2]_i_5_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.078 r  sound/u_Sin3/y3_p_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.078    sound/u_Sin3/y3[0]
    SLICE_X8Y99          FDCE                                         r  sound/u_Sin3/y3_p_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.847     2.012    sound/u_Sin3/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  sound/u_Sin3/y3_p_reg[0]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y99          FDCE (Hold_fdce_C_D)         0.134     1.900    sound/u_Sin3/y3_p_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sound/u_Drum/u_285Hz_Trig1/u_Trig1/Delay1_out1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/u_Drum/u_fader_3_0_16ms/Input_rsvd_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (57.976%)  route 0.137ns (42.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.564     1.483    sound/u_Drum/u_285Hz_Trig1/u_Trig1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y105        FDCE                                         r  sound/u_Drum/u_285Hz_Trig1/u_Trig1/Delay1_out1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound/u_Drum/u_285Hz_Trig1/u_Trig1/Delay1_out1_reg[6]/Q
                         net (fo=1, routed)           0.137     1.761    sound/u_Drum/u_285Hz_Trig1/u_Trig1/Delay1_out1_reg_n_0_[6]
    SLICE_X34Y105        LUT3 (Prop_lut3_I0_O)        0.048     1.809 r  sound/u_Drum/u_285Hz_Trig1/u_Trig1/Input_rsvd_1[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    sound/u_Drum/u_fader_3_0_16ms/Delay1_out1_reg[6]
    SLICE_X34Y105        FDCE                                         r  sound/u_Drum/u_fader_3_0_16ms/Input_rsvd_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.835     2.000    sound/u_Drum/u_fader_3_0_16ms/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y105        FDCE                                         r  sound/u_Drum/u_fader_3_0_16ms/Input_rsvd_1_reg[4]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X34Y105        FDCE (Hold_fdce_C_D)         0.131     1.630    sound/u_Drum/u_fader_3_0_16ms/Input_rsvd_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sound/HwModeRegister_reg_reg[0][5]__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/HwModeRegister_reg_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.574     1.493    sound/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  sound/HwModeRegister_reg_reg[0][5]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  sound/HwModeRegister_reg_reg[0][5]__1/Q
                         net (fo=1, routed)           0.110     1.744    sound/HwModeRegister_reg_reg[0][5]__1_n_0
    SLICE_X11Y90         FDCE                                         r  sound/HwModeRegister_reg_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3037, routed)        0.845     2.010    sound/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  sound/HwModeRegister_reg_reg[1][5]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X11Y90         FDCE (Hold_fdce_C_D)         0.072     1.565    sound/HwModeRegister_reg_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y44     sound/Gain_out1__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y41     sound/Gain_out1__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y39     sound/Product_mul_temp__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y37     sound/Product_mul_temp__2/CLK
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y96    Discrete_Time_Integrator_x_reg_reg[1]_i_24/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y92    Discrete_Time_Integrator_x_reg_reg[1]_i_25/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y102   HwModeRegister_reg_reg[1][67]_i_10/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X28Y106   HwModeRegister_reg_reg[1][69]_i_5/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X11Y91    sound/Product_out1_1_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y115   sound/delayMatch1_reg_reg[1][2]_srl2_sound_HwModeRegister1_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y115   sound/delayMatch1_reg_reg[1][7]_srl2_sound_HwModeRegister1_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y134   sound/u_Sin/negate_reg_reg_reg[3]_srl4_sound_HwModeRegister1_reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y115   sound/delayMatch2_reg_reg[1][3]_srl2_sound_HwModeRegister1_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y115   sound/delayMatch2_reg_reg[1][8]_srl2_sound_HwModeRegister1_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y135    sound/delayMatch3_reg_reg[1][22]_srl2_sound_HwModeRegister1_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y135    sound/delayMatch3_reg_reg[1][23]_srl2_sound_HwModeRegister1_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y135    sound/delayMatch3_reg_reg[1][25]_srl2_sound_HwModeRegister1_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y136    sound/delayMatch3_reg_reg[1][26]_srl2_sound_HwModeRegister1_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y135    sound/delayMatch3_reg_reg[1][27]_srl2_sound_HwModeRegister1_reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y126   sound/delayMatch1_reg_reg[1][27]_srl2_sound_HwModeRegister1_reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y126   sound/delayMatch1_reg_reg[1][30]_srl2_sound_HwModeRegister1_reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y123   sound/delayMatch2_reg_reg[1][15]_srl2_sound_HwModeRegister1_reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y123   sound/delayMatch2_reg_reg[1][16]_srl2_sound_HwModeRegister1_reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y112   sound/u_Drum/delayMatch_reg_reg[3][0]_srl4_sound_HwModeRegister1_reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y113   sound/u_Drum/delayMatch_reg_reg[3][14]_srl4_sound_HwModeRegister1_reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y113   sound/u_Drum/delayMatch_reg_reg[3][15]_srl4_sound_HwModeRegister1_reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y113   sound/u_Drum/delayMatch_reg_reg[3][1]_srl4_sound_HwModeRegister1_reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y112   sound/u_Drum/delayMatch_reg_reg[3][3]_srl4_sound_HwModeRegister1_reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y123   sound/delayMatch3_reg_reg[1][0]_srl2_sound_HwModeRegister1_reg_reg_c_0/CLK



