-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matrix_mul is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    output_r_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    matrix_offset : IN STD_LOGIC_VECTOR (13 downto 0) );
end;


architecture behav of matrix_mul is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal temp_matrix2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal temp_matrix2_ce0 : STD_LOGIC;
    signal temp_matrix2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln124_fu_258_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln124_reg_889 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_fu_268_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_reg_897 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_278_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_reg_902 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln124_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_296_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_reg_910 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln127_fu_311_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_reg_915 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln125_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal prod_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln85_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_3_fu_344_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_3_reg_943 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_reg_948 : STD_LOGIC_VECTOR (1 downto 0);
    signal temp_addr_4_reg_954 : STD_LOGIC_VECTOR (5 downto 0);
    signal x_2_fu_375_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln66_cast_fu_587_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln66_cast_reg_964 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal add_ln66_fu_602_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln66_reg_969 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln66_fu_743_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln66_reg_975 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln66_2_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_2_reg_980 : STD_LOGIC_VECTOR (0 downto 0);
    signal loop_fu_868_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal loop_reg_991 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal zext_ln134_fu_874_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln134_reg_996 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln133_fu_862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal prod_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal prod_ce0 : STD_LOGIC;
    signal prod_we0 : STD_LOGIC;
    signal prod_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_ce0 : STD_LOGIC;
    signal temp_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitNumber_assign_reg_203 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal j_0_reg_215 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal x_0_i_reg_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_0_i_reg_236 : STD_LOGIC_VECTOR (2 downto 0);
    signal loop_0_reg_247 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal zext_ln127_2_fu_321_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_fu_333_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln66_15_fu_370_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln66_7_fu_855_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln126_fu_274_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln125_fu_286_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln126_fu_302_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln126_fu_307_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln127_fu_316_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_18_fu_360_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln_fu_381_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln93_fu_391_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fu_421_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln4_fu_427_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln93_6_fu_411_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln93_2_fu_407_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln94_fu_437_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_4_fu_465_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln5_fu_471_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln94_2_fu_455_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal xor_ln94_fu_449_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln95_fu_481_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln95_2_fu_499_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal xor_ln95_fu_493_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_5_fu_509_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_fu_521_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal xor_ln95_4_fu_515_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_6_fu_539_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln93_fu_395_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_441_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln98_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_399_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_531_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_545_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln98_6_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_485_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln98_7_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln98_5_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln98_8_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln66_fu_594_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln66_14_fu_598_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln66_16_fu_608_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln66_17_fu_618_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln66_fu_612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln66_fu_632_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln66_4_fu_644_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_19_fu_622_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln66_4_fu_638_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln66_fu_650_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln66_8_fu_666_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln66_5_fu_674_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln66_7_fu_658_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_18_fu_680_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_19_fu_684_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln66_fu_688_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln66_3_fu_694_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln66_4_fu_700_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln66_fu_710_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln66_2_fu_715_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln66_fu_719_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln98_fu_583_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln66_fu_706_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln66_2_fu_725_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln66_fu_737_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln66_2_fu_731_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln66_20_fu_755_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln66_5_fu_761_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln66_9_fu_767_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln66_11_fu_779_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln66_10_fu_773_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln66_6_fu_786_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln66_21_fu_758_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_22_fu_792_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln66_5_fu_804_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_810_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_23_fu_796_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_24_fu_800_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln66_6_fu_827_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln66_4_fu_833_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln66_12_fu_820_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln66_5_fu_839_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_25_fu_852_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);

    component matrix_mul_temp_mfYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matrix_mul_1_prod IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matrix_mul_1_temp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC_VECTOR (3 downto 0);
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    temp_matrix2_U : component matrix_mul_temp_mfYi
    generic map (
        DataWidth => 32,
        AddressRange => 10240,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_matrix2_address0,
        ce0 => temp_matrix2_ce0,
        q0 => temp_matrix2_q0);

    prod_U : component matrix_mul_1_prod
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => prod_address0,
        ce0 => prod_ce0,
        we0 => prod_we0,
        d0 => prod_d0,
        q0 => prod_q0);

    temp_U : component matrix_mul_1_temp
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_address0,
        ce0 => temp_ce0,
        we0 => temp_we0,
        d0 => temp_d0,
        q0 => temp_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    bitNumber_assign_reg_203_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                bitNumber_assign_reg_203 <= i_reg_897;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                bitNumber_assign_reg_203 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    i_0_i_reg_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                i_0_i_reg_236 <= i_3_reg_943;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                i_0_i_reg_236 <= ap_const_lv3_1;
            end if; 
        end if;
    end process;

    j_0_reg_215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                j_0_reg_215 <= j_reg_910;
            elsif (((icmp_ln124_fu_262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_0_reg_215 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    loop_0_reg_247_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln124_fu_262_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                loop_0_reg_247 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                loop_0_reg_247 <= loop_reg_991;
            end if; 
        end if;
    end process;

    x_0_i_reg_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                x_0_i_reg_226 <= x_2_fu_375_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                x_0_i_reg_226 <= prod_q0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    add_ln66_reg_969(5 downto 3) <= add_ln66_fu_602_p2(5 downto 3);
                icmp_ln66_2_reg_980 <= icmp_ln66_2_fu_749_p2;
                or_ln66_reg_975 <= or_ln66_fu_743_p2;
                    zext_ln66_cast_reg_964(4 downto 3) <= zext_ln66_cast_fu_587_p3(4 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln85_fu_338_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                i_3_reg_943 <= i_3_fu_344_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_897 <= i_fu_268_p2;
                trunc_ln124_reg_889 <= trunc_ln124_fu_258_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                j_reg_910 <= j_fu_296_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                loop_reg_991 <= loop_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln124_fu_262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    shl_ln_reg_902(8 downto 2) <= shl_ln_fu_278_p3(8 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln85_fu_338_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    temp_addr_4_reg_954(1 downto 0) <= zext_ln66_15_fu_370_p1(6 - 1 downto 0)(1 downto 0);
                tmp_17_reg_948 <= bitNumber_assign_reg_203(4 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln125_fu_290_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    zext_ln127_reg_915(2 downto 0) <= zext_ln127_fu_311_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln133_fu_862_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    zext_ln134_reg_996(2 downto 0) <= zext_ln134_fu_874_p1(2 downto 0);
            end if;
        end if;
    end process;
    shl_ln_reg_902(1 downto 0) <= "00";
    zext_ln127_reg_915(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    temp_addr_4_reg_954(5 downto 2) <= "0000";
    zext_ln66_cast_reg_964(2 downto 0) <= "000";
    add_ln66_reg_969(2 downto 0) <= "111";
    zext_ln134_reg_996(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln124_fu_262_p2, ap_CS_fsm_state3, icmp_ln125_fu_290_p2, ap_CS_fsm_state6, icmp_ln85_fu_338_p2, ap_CS_fsm_state10, icmp_ln133_fu_862_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln124_fu_262_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln125_fu_290_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln85_fu_338_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln133_fu_862_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln126_fu_302_p2 <= std_logic_vector(unsigned(shl_ln_reg_902) + unsigned(zext_ln125_fu_286_p1));
    add_ln127_fu_316_p2 <= std_logic_vector(unsigned(zext_ln126_fu_307_p1) + unsigned(matrix_offset));
    add_ln66_fu_602_p2 <= std_logic_vector(unsigned(ap_const_lv6_7) + unsigned(zext_ln66_fu_594_p1));
    and_ln66_4_fu_700_p2 <= (lshr_ln66_fu_688_p2 and lshr_ln66_3_fu_694_p2);
    and_ln66_5_fu_839_p2 <= (shl_ln66_6_fu_827_p2 and lshr_ln66_4_fu_833_p2);
    and_ln66_fu_737_p2 <= (xor_ln66_2_fu_725_p2 and trunc_ln66_fu_706_p1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state10, icmp_ln133_fu_862_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln133_fu_862_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state10, icmp_ln133_fu_862_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln133_fu_862_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    i_3_fu_344_p2 <= std_logic_vector(unsigned(i_0_i_reg_236) + unsigned(ap_const_lv3_1));
    i_fu_268_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(bitNumber_assign_reg_203));
    icmp_ln124_fu_262_p2 <= "1" when (bitNumber_assign_reg_203 = ap_const_lv8_80) else "0";
    icmp_ln125_fu_290_p2 <= "1" when (j_0_reg_215 = ap_const_lv3_4) else "0";
    icmp_ln133_fu_862_p2 <= "1" when (loop_0_reg_247 = ap_const_lv3_4) else "0";
    icmp_ln66_2_fu_749_p2 <= "1" when (unsigned(zext_ln66_14_fu_598_p1) > unsigned(zext_ln66_16_fu_608_p1)) else "0";
    icmp_ln66_fu_612_p2 <= "1" when (unsigned(zext_ln66_14_fu_598_p1) > unsigned(zext_ln66_16_fu_608_p1)) else "0";
    icmp_ln85_fu_338_p2 <= "1" when (i_0_i_reg_236 = ap_const_lv3_4) else "0";
    j_fu_296_p2 <= std_logic_vector(unsigned(j_0_reg_215) + unsigned(ap_const_lv3_1));
    loop_fu_868_p2 <= std_logic_vector(unsigned(loop_0_reg_247) + unsigned(ap_const_lv3_1));
    lshr_ln4_fu_427_p4 <= y_fu_421_p2(31 downto 2);
    lshr_ln5_fu_471_p4 <= y_4_fu_465_p2(31 downto 4);
    lshr_ln66_3_fu_694_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln66_19_fu_684_p1(31-1 downto 0)))));
    lshr_ln66_4_fu_833_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln66_24_fu_800_p1(31-1 downto 0)))));
    lshr_ln66_fu_688_p2 <= std_logic_vector(shift_right(unsigned(select_ln66_7_fu_658_p3),to_integer(unsigned('0' & zext_ln66_18_fu_680_p1(31-1 downto 0)))));
    lshr_ln_fu_381_p4 <= x_0_i_reg_226(31 downto 1);
    or_ln66_fu_743_p2 <= (shl_ln66_2_fu_731_p2 or and_ln66_fu_737_p2);

    output_r_address0_assign_proc : process(ap_CS_fsm_state3, zext_ln127_fu_311_p1, zext_ln134_reg_996, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_r_address0 <= zext_ln134_reg_996(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_r_address0 <= zext_ln127_fu_311_p1(3 - 1 downto 0);
        else 
            output_r_address0 <= "XXX";
        end if; 
    end process;


    output_r_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= temp_q0;

    output_r_we0_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prod_address0_assign_proc : process(ap_CS_fsm_state3, zext_ln127_reg_915, ap_CS_fsm_state6, ap_CS_fsm_state4, zext_ln85_fu_333_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            prod_address0 <= zext_ln85_fu_333_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            prod_address0 <= zext_ln127_reg_915(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            prod_address0 <= ap_const_lv64_0(6 - 1 downto 0);
        else 
            prod_address0 <= "XXXXXX";
        end if; 
    end process;


    prod_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            prod_ce0 <= ap_const_logic_1;
        else 
            prod_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prod_d0 <= (temp_matrix2_q0 and output_r_q0);

    prod_we0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            prod_we0 <= ap_const_logic_1;
        else 
            prod_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln66_10_fu_773_p3 <= 
        add_ln66_reg_969 when (icmp_ln66_2_reg_980(0) = '1') else 
        zext_ln66_20_fu_755_p1;
    select_ln66_11_fu_779_p3 <= 
        xor_ln66_5_fu_761_p2 when (icmp_ln66_2_reg_980(0) = '1') else 
        zext_ln66_20_fu_755_p1;
    select_ln66_12_fu_820_p3 <= 
        tmp_20_fu_810_p4 when (icmp_ln66_2_reg_980(0) = '1') else 
        shl_ln66_5_fu_804_p2;
    select_ln66_7_fu_658_p3 <= 
        tmp_19_fu_622_p4 when (icmp_ln66_fu_612_p2(0) = '1') else 
        temp_q0;
    select_ln66_8_fu_666_p3 <= 
        xor_ln66_4_fu_638_p2 when (icmp_ln66_fu_612_p2(0) = '1') else 
        zext_ln66_17_fu_618_p1;
    select_ln66_9_fu_767_p3 <= 
        zext_ln66_20_fu_755_p1 when (icmp_ln66_2_reg_980(0) = '1') else 
        add_ln66_reg_969;
    select_ln66_fu_650_p3 <= 
        sub_ln66_fu_632_p2 when (icmp_ln66_fu_612_p2(0) = '1') else 
        sub_ln66_4_fu_644_p2;
    shl_ln66_2_fu_731_p2 <= std_logic_vector(shift_left(unsigned(zext_ln98_fu_583_p1),to_integer(unsigned('0' & zext_ln66_2_fu_715_p1(8-1 downto 0)))));
    shl_ln66_5_fu_804_p2 <= std_logic_vector(shift_left(unsigned(zext_ln66_21_fu_758_p1),to_integer(unsigned('0' & zext_ln66_22_fu_792_p1(31-1 downto 0)))));
    shl_ln66_6_fu_827_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln66_23_fu_796_p1(31-1 downto 0)))));
    shl_ln66_7_fu_855_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv4_1),to_integer(unsigned('0' & zext_ln66_25_fu_852_p1(4-1 downto 0)))));
    shl_ln66_fu_719_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln66_2_fu_715_p1(8-1 downto 0)))));
    shl_ln_fu_278_p3 <= (trunc_ln126_fu_274_p1 & ap_const_lv2_0);
    sub_ln66_4_fu_644_p2 <= std_logic_vector(unsigned(add_ln66_fu_602_p2) - unsigned(zext_ln66_17_fu_618_p1));
    sub_ln66_5_fu_674_p2 <= std_logic_vector(unsigned(ap_const_lv6_1F) - unsigned(select_ln66_fu_650_p3));
    sub_ln66_6_fu_786_p2 <= std_logic_vector(unsigned(ap_const_lv6_1F) - unsigned(select_ln66_9_fu_767_p3));
    sub_ln66_fu_632_p2 <= std_logic_vector(unsigned(zext_ln66_17_fu_618_p1) - unsigned(add_ln66_fu_602_p2));

    temp_address0_assign_proc : process(ap_CS_fsm_state6, temp_addr_4_reg_954, ap_CS_fsm_state10, zext_ln134_fu_874_p1, ap_CS_fsm_state9, zext_ln66_15_fu_370_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_address0 <= zext_ln134_fu_874_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            temp_address0 <= temp_addr_4_reg_954;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_address0 <= zext_ln66_15_fu_370_p1(6 - 1 downto 0);
        else 
            temp_address0 <= "XXXXXX";
        end if; 
    end process;


    temp_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            temp_ce0 <= ap_const_logic_1;
        else 
            temp_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    temp_d0 <= (select_ln66_12_fu_820_p3 and and_ln66_5_fu_839_p2);
    temp_matrix2_address0 <= zext_ln127_2_fu_321_p1(14 - 1 downto 0);

    temp_matrix2_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_matrix2_ce0 <= ap_const_logic_1;
        else 
            temp_matrix2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_we0_assign_proc : process(ap_CS_fsm_state9, shl_ln66_7_fu_855_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            temp_we0 <= shl_ln66_7_fu_855_p2;
        else 
            temp_we0 <= ap_const_lv4_0;
        end if; 
    end process;

    tmp_12_fu_399_p3 <= x_0_i_reg_226(1 downto 1);
    tmp_13_fu_441_p3 <= y_fu_421_p2(2 downto 2);
    tmp_14_fu_485_p3 <= y_4_fu_465_p2(4 downto 4);
    tmp_15_fu_531_p3 <= y_5_fu_509_p2(8 downto 8);
    tmp_16_fu_545_p3 <= y_6_fu_539_p2(16 downto 16);
    tmp_18_fu_360_p4 <= bitNumber_assign_reg_203(6 downto 5);
    
    tmp_19_fu_622_p4_proc : process(temp_q0)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_19_fu_622_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := temp_q0;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for tmp_19_fu_622_p4_i in 0 to 32-1 loop
                v0_cpy(tmp_19_fu_622_p4_i) := temp_q0(32-1-tmp_19_fu_622_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_19_fu_622_p4 <= resvalue(32-1 downto 0);
    end process;

    
    tmp_20_fu_810_p4_proc : process(shl_ln66_5_fu_804_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_20_fu_810_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := shl_ln66_5_fu_804_p2;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for tmp_20_fu_810_p4_i in 0 to 32-1 loop
                v0_cpy(tmp_20_fu_810_p4_i) := shl_ln66_5_fu_804_p2(32-1-tmp_20_fu_810_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_20_fu_810_p4 <= resvalue(32-1 downto 0);
    end process;

    trunc_ln124_fu_258_p1 <= bitNumber_assign_reg_203(3 - 1 downto 0);
    trunc_ln126_fu_274_p1 <= bitNumber_assign_reg_203(7 - 1 downto 0);
    trunc_ln66_fu_706_p1 <= and_ln66_4_fu_700_p2(8 - 1 downto 0);
    trunc_ln93_2_fu_407_p1 <= x_0_i_reg_226(24 - 1 downto 0);
    trunc_ln93_6_fu_411_p4 <= x_0_i_reg_226(24 downto 1);
    trunc_ln93_fu_395_p1 <= x_0_i_reg_226(1 - 1 downto 0);
    trunc_ln94_2_fu_455_p4 <= y_fu_421_p2(25 downto 2);
    trunc_ln95_2_fu_499_p4 <= y_4_fu_465_p2(27 downto 4);
    trunc_ln_fu_521_p4 <= y_5_fu_509_p2(31 downto 8);
    x_2_fu_375_p2 <= (x_0_i_reg_226 xor prod_q0);
    xor_ln66_2_fu_725_p2 <= (shl_ln66_fu_719_p2 xor ap_const_lv8_FF);
    xor_ln66_4_fu_638_p2 <= (zext_ln66_17_fu_618_p1 xor ap_const_lv6_1F);
    xor_ln66_5_fu_761_p2 <= (zext_ln66_20_fu_755_p1 xor ap_const_lv6_1F);
    xor_ln66_fu_710_p2 <= (trunc_ln124_reg_889 xor ap_const_lv3_7);
    xor_ln94_fu_449_p2 <= (trunc_ln93_6_fu_411_p4 xor trunc_ln93_2_fu_407_p1);
    xor_ln95_4_fu_515_p2 <= (xor_ln95_fu_493_p2 xor trunc_ln95_2_fu_499_p4);
    xor_ln95_fu_493_p2 <= (xor_ln94_fu_449_p2 xor trunc_ln94_2_fu_455_p4);
    xor_ln98_5_fu_559_p2 <= (xor_ln98_fu_553_p2 xor tmp_12_fu_399_p3);
    xor_ln98_6_fu_565_p2 <= (tmp_16_fu_545_p3 xor tmp_15_fu_531_p3);
    xor_ln98_7_fu_571_p2 <= (xor_ln98_6_fu_565_p2 xor tmp_14_fu_485_p3);
    xor_ln98_8_fu_577_p2 <= (xor_ln98_7_fu_571_p2 xor xor_ln98_5_fu_559_p2);
    xor_ln98_fu_553_p2 <= (trunc_ln93_fu_395_p1 xor tmp_13_fu_441_p3);
    y_4_fu_465_p2 <= (zext_ln94_fu_437_p1 xor y_fu_421_p2);
    y_5_fu_509_p2 <= (zext_ln95_fu_481_p1 xor y_4_fu_465_p2);
    y_6_fu_539_p2 <= (xor_ln95_4_fu_515_p2 xor trunc_ln_fu_521_p4);
    y_fu_421_p2 <= (zext_ln93_fu_391_p1 xor x_0_i_reg_226);
    zext_ln125_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_215),9));
    zext_ln126_fu_307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln126_fu_302_p2),14));
    zext_ln127_2_fu_321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln127_fu_316_p2),64));
    zext_ln127_fu_311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_215),64));
    zext_ln134_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_0_reg_247),64));
    zext_ln66_14_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln66_cast_fu_587_p3),64));
    zext_ln66_15_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_360_p4),64));
    zext_ln66_16_fu_608_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln66_fu_602_p2),64));
    zext_ln66_17_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln66_cast_fu_587_p3),6));
    zext_ln66_18_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln66_8_fu_666_p3),32));
    zext_ln66_19_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln66_5_fu_674_p2),32));
    zext_ln66_20_fu_755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln66_cast_reg_964),6));
    zext_ln66_21_fu_758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln66_reg_975),32));
    zext_ln66_22_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln66_11_fu_779_p3),32));
    zext_ln66_23_fu_796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln66_10_fu_773_p3),32));
    zext_ln66_24_fu_800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln66_6_fu_786_p2),32));
    zext_ln66_25_fu_852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_948),4));
    zext_ln66_2_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln66_fu_710_p2),8));
    zext_ln66_cast_fu_587_p3 <= (tmp_17_reg_948 & ap_const_lv3_0);
    zext_ln66_fu_594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln66_cast_fu_587_p3),6));
    zext_ln85_fu_333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_reg_236),64));
    zext_ln93_fu_391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_381_p4),32));
    zext_ln94_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln4_fu_427_p4),32));
    zext_ln95_fu_481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln5_fu_471_p4),32));
    zext_ln98_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln98_8_fu_577_p2),8));
end behav;
