// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "03/08/2017 13:36:53"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module lab5TopLevel (
	CLOCK_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW,
	GPIO_0,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_HS,
	VGA_SYNC_N,
	VGA_VS);
input 	CLOCK_50;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[3:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	[31:0] GPIO_0;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_SYNC_N;
output 	VGA_VS;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \boardGen|Mult0~40 ;
wire \boardGen|Mult0~41 ;
wire \boardGen|Mult0~42 ;
wire \boardGen|Mult0~43 ;
wire \boardGen|Mult0~44 ;
wire \boardGen|Mult0~45 ;
wire \boardGen|Mult0~46 ;
wire \boardGen|Mult0~47 ;
wire \boardGen|Mult0~48 ;
wire \boardGen|Mult0~49 ;
wire \boardGen|Mult0~50 ;
wire \boardGen|Mult0~51 ;
wire \boardGen|Mult0~52 ;
wire \boardGen|Mult0~53 ;
wire \boardGen|Mult0~54 ;
wire \boardGen|Mult0~55 ;
wire \boardGen|Mult0~56 ;
wire \boardGen|Mult0~57 ;
wire \boardGen|Mult0~58 ;
wire \boardGen|Mult0~59 ;
wire \boardGen|Mult0~60 ;
wire \boardGen|Mult0~61 ;
wire \boardGen|Mult0~62 ;
wire \boardGen|Mult0~63 ;
wire \boardGen|Mult0~64 ;
wire \boardGen|Mult0~65 ;
wire \boardGen|Mult0~66 ;
wire \boardGen|Mult0~67 ;
wire \boardGen|Mult0~68 ;
wire \boardGen|Mult0~69 ;
wire \boardGen|Mult0~70 ;
wire \boardGen|Mult0~71 ;
wire \boardGen|Add5~21 ;
wire \boardGen|Add5~22 ;
wire \boardGen|Add5~23 ;
wire \boardGen|Add5~24 ;
wire \boardGen|Add5~25 ;
wire \boardGen|Add5~26 ;
wire \boardGen|Add5~27 ;
wire \boardGen|Add5~28 ;
wire \boardGen|Add5~29 ;
wire \boardGen|Add5~30 ;
wire \boardGen|Add5~31 ;
wire \boardGen|Add5~32 ;
wire \boardGen|Add5~33 ;
wire \boardGen|Add5~34 ;
wire \boardGen|Add5~35 ;
wire \boardGen|Add5~36 ;
wire \boardGen|Add5~37 ;
wire \boardGen|Add5~38 ;
wire \boardGen|Add5~39 ;
wire \boardGen|Add5~40 ;
wire \boardGen|Add5~41 ;
wire \boardGen|Add5~42 ;
wire \boardGen|Add5~43 ;
wire \boardGen|Add5~44 ;
wire \boardGen|Add5~45 ;
wire \boardGen|Add5~46 ;
wire \boardGen|Add5~47 ;
wire \boardGen|Add5~48 ;
wire \boardGen|Add5~49 ;
wire \boardGen|Add5~50 ;
wire \boardGen|Add5~51 ;
wire \boardGen|Add5~52 ;
wire \boardGen|Add5~53 ;
wire \boardGen|Add5~54 ;
wire \boardGen|Add5~55 ;
wire \boardGen|Add5~56 ;
wire \boardGen|Add5~57 ;
wire \boardGen|Add5~58 ;
wire \boardGen|Add5~59 ;
wire \boardGen|Add5~60 ;
wire \boardGen|Add5~61 ;
wire \boardGen|Add5~62 ;
wire \boardGen|Add5~63 ;
wire \boardGen|Add5~64 ;
wire \boardGen|Add5~65 ;
wire \boardGen|Add5~66 ;
wire \boardGen|Add5~67 ;
wire \boardGen|Add5~68 ;
wire \boardGen|Add5~69 ;
wire \boardGen|Add5~70 ;
wire \boardGen|Add5~71 ;
wire \boardGen|Mult0~419 ;
wire \boardGen|Mult0~420 ;
wire \boardGen|Mult0~421 ;
wire \boardGen|Mult0~422 ;
wire \boardGen|Mult0~423 ;
wire \boardGen|Mult0~424 ;
wire \boardGen|Mult0~425 ;
wire \boardGen|Mult0~426 ;
wire \boardGen|Mult0~427 ;
wire \boardGen|Mult0~428 ;
wire \boardGen|Mult0~429 ;
wire \boardGen|Mult0~430 ;
wire \boardGen|Mult0~431 ;
wire \boardGen|Mult0~432 ;
wire \boardGen|Mult0~433 ;
wire \boardGen|Mult0~434 ;
wire \boardGen|Mult0~435 ;
wire \boardGen|Mult0~436 ;
wire \boardGen|Mult0~437 ;
wire \boardGen|Mult0~438 ;
wire \boardGen|Mult0~439 ;
wire \boardGen|Mult0~440 ;
wire \boardGen|Mult0~441 ;
wire \boardGen|Mult0~442 ;
wire \boardGen|Mult0~443 ;
wire \boardGen|Mult0~444 ;
wire \boardGen|Mult0~445 ;
wire \boardGen|Mult0~446 ;
wire \boardGen|Mult0~447 ;
wire \boardGen|Mult0~448 ;
wire \boardGen|Mult0~449 ;
wire \boardGen|Mult0~450 ;
wire \boardGen|Mult0~451 ;
wire \boardGen|Mult0~452 ;
wire \boardGen|Mult0~453 ;
wire \boardGen|Mult0~454 ;
wire \boardGen|Mult0~455 ;
wire \boardGen|Mult0~456 ;
wire \boardGen|Mult0~457 ;
wire \boardGen|Mult0~458 ;
wire \boardGen|Mult0~459 ;
wire \boardGen|Mult0~460 ;
wire \boardGen|Mult0~461 ;
wire \boardGen|Mult0~462 ;
wire \boardGen|Mult0~463 ;
wire \boardGen|Mult0~464 ;
wire \boardGen|Mult0~465 ;
wire \boardGen|Mult0~466 ;
wire \boardGen|Mult0~467 ;
wire \boardGen|Mult0~468 ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \cdiv|divided_clocks[0]~0_combout ;
wire \cdiv|Add0~77_sumout ;
wire \cdiv|Add0~78 ;
wire \cdiv|Add0~73_sumout ;
wire \cdiv|Add0~74 ;
wire \cdiv|Add0~69_sumout ;
wire \cdiv|Add0~70 ;
wire \cdiv|Add0~65_sumout ;
wire \cdiv|Add0~66 ;
wire \cdiv|Add0~61_sumout ;
wire \cdiv|Add0~62 ;
wire \cdiv|Add0~57_sumout ;
wire \cdiv|Add0~58 ;
wire \cdiv|Add0~53_sumout ;
wire \cdiv|Add0~54 ;
wire \cdiv|Add0~49_sumout ;
wire \cdiv|Add0~50 ;
wire \cdiv|Add0~45_sumout ;
wire \cdiv|Add0~46 ;
wire \cdiv|Add0~41_sumout ;
wire \cdiv|Add0~42 ;
wire \cdiv|Add0~37_sumout ;
wire \cdiv|Add0~38 ;
wire \cdiv|Add0~33_sumout ;
wire \cdiv|Add0~34 ;
wire \cdiv|Add0~29_sumout ;
wire \cdiv|Add0~30 ;
wire \cdiv|Add0~25_sumout ;
wire \cdiv|Add0~26 ;
wire \cdiv|Add0~21_sumout ;
wire \cdiv|Add0~22 ;
wire \cdiv|Add0~17_sumout ;
wire \cdiv|Add0~18 ;
wire \cdiv|Add0~13_sumout ;
wire \cdiv|Add0~14 ;
wire \cdiv|Add0~9_sumout ;
wire \cdiv|Add0~10 ;
wire \cdiv|Add0~5_sumout ;
wire \cdiv|Add0~6 ;
wire \cdiv|Add0~1_sumout ;
wire \cdiv|divided_clocks[20]~feeder_combout ;
wire \GPIO_0[2]~input_o ;
wire \SW[2]~input_o ;
wire \KEY[0]~input_o ;
wire \com|transfer~1_combout ;
wire \com|dataBitCounter[0]~1_combout ;
wire \com|Add1~17_sumout ;
wire \com|Add1~18 ;
wire \com|Add1~21_sumout ;
wire \com|Add1~22 ;
wire \com|Add1~25_sumout ;
wire \com|Add1~26 ;
wire \com|Add1~9_sumout ;
wire \com|Add1~10 ;
wire \com|Add1~13_sumout ;
wire \com|Add1~14 ;
wire \com|Add1~5_sumout ;
wire \com|Add1~6 ;
wire \com|Add1~1_sumout ;
wire \com|Add1~2 ;
wire \com|Add1~29_sumout ;
wire \com|dataBitCounter~0_combout ;
wire \com|transfer~_emulatedfeeder_combout ;
wire \com|transfer~0_combout ;
wire \com|transfer~_emulated_q ;
wire \com|transfer~2_combout ;
wire \com|cdiv[0]~0_combout ;
wire \com|clkOut~0_combout ;
wire \com|clkOut~q ;
wire \com|Mux0~0_combout ;
wire \com|Mux0~2_combout ;
wire \com|Mux0~1_combout ;
wire \com|Mux0~4_combout ;
wire \SW[1]~input_o ;
wire \com|Mux0~3_combout ;
wire \com|dataBitCounter[7]~DUPLICATE_q ;
wire \com|Mux0~5_combout ;
wire \com|dataOut~q ;
wire \SW[3]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[5]~inputCLKENA0_outclk ;
wire \com|dataInCounter[0]~0_combout ;
wire \com|Add2~1_sumout ;
wire \com|Add2~2 ;
wire \com|Add2~5_sumout ;
wire \com|Add2~6 ;
wire \com|Add2~9_sumout ;
wire \com|Add2~10 ;
wire \com|Add2~13_sumout ;
wire \com|Add2~14 ;
wire \com|Add2~25_sumout ;
wire \com|Add2~26 ;
wire \com|Add2~21_sumout ;
wire \com|Add2~22 ;
wire \com|Add2~17_sumout ;
wire \com|dataInCounter[5]~DUPLICATE_q ;
wire \com|Decoder0~0_combout ;
wire \GPIO_0[4]~input_o ;
wire \com|receiveBuffer[1]~1_combout ;
wire \com|receiveBuffer[2]~2_combout ;
wire \com|receiveBuffer[3]~3_combout ;
wire \com|receiveBuffer[0]~0_combout ;
wire \h0|Mux3~0_combout ;
wire \h0|leds[1]~0_combout ;
wire \h0|Decoder0~0_combout ;
wire \h0|Mux2~0_combout ;
wire \h0|WideOr0~0_combout ;
wire \h0|Mux1~0_combout ;
wire \h0|Mux0~0_combout ;
wire \com|dataInCounter[2]~DUPLICATE_q ;
wire \com|Decoder0~2_combout ;
wire \com|Decoder0~1_combout ;
wire \com|receiveBuffer[4]~4_combout ;
wire \com|Decoder0~3_combout ;
wire \com|receiveBuffer[5]~5_combout ;
wire \com|Decoder0~4_combout ;
wire \com|receiveBuffer[7]~7_combout ;
wire \com|receiveBuffer[6]~6_combout ;
wire \h1|Mux3~0_combout ;
wire \h1|leds[1]~0_combout ;
wire \h1|Decoder0~0_combout ;
wire \h1|Mux2~0_combout ;
wire \h1|WideOr0~0_combout ;
wire \h1|Mux1~0_combout ;
wire \h1|Mux0~0_combout ;
wire \com|Decoder0~6_combout ;
wire \com|Decoder0~7_combout ;
wire \com|Decoder0~5_combout ;
wire \com|receiveBuffer[10]~10_combout ;
wire \com|receiveBuffer[8]~8_combout ;
wire \com|receiveBuffer[11]~11_combout ;
wire \com|receiveBuffer[9]~9_combout ;
wire \h2|Mux3~0_combout ;
wire \h2|leds[1]~0_combout ;
wire \h2|Decoder0~0_combout ;
wire \h2|Mux2~0_combout ;
wire \h2|WideOr0~0_combout ;
wire \h2|Mux1~0_combout ;
wire \h2|Mux0~0_combout ;
wire \com|receiveBuffer[13]~13_combout ;
wire \com|receiveBuffer[14]~14_combout ;
wire \com|receiveBuffer[15]~15_combout ;
wire \com|receiveBuffer[12]~12_combout ;
wire \h3|Mux3~0_combout ;
wire \h3|leds[1]~0_combout ;
wire \h3|Decoder0~0_combout ;
wire \h3|Mux2~0_combout ;
wire \h3|WideOr0~0_combout ;
wire \h3|Mux1~0_combout ;
wire \h3|Mux0~0_combout ;
wire \com|Decoder0~8_combout ;
wire \com|receiveBuffer[19]~19_combout ;
wire \com|receiveBuffer[17]~17_combout ;
wire \com|receiveBuffer[16]~16_combout ;
wire \com|receiveBuffer[18]~18_combout ;
wire \h4|Mux3~0_combout ;
wire \h4|leds[1]~0_combout ;
wire \h4|Decoder0~0_combout ;
wire \h4|Mux2~0_combout ;
wire \h4|WideOr0~0_combout ;
wire \h4|Mux1~0_combout ;
wire \h4|Mux0~0_combout ;
wire \com|Decoder0~9_combout ;
wire \com|receiveBuffer[21]~21_combout ;
wire \com|receiveBuffer[20]~20_combout ;
wire \com|receiveBuffer[22]~22_combout ;
wire \com|receiveBuffer[23]~23_combout ;
wire \h5|Mux3~0_combout ;
wire \h5|leds[1]~0_combout ;
wire \h5|Decoder0~0_combout ;
wire \h5|Mux2~0_combout ;
wire \h5|WideOr0~0_combout ;
wire \h5|Mux1~0_combout ;
wire \h5|Mux0~0_combout ;
wire \turnOnIfCLKDetect~feeder_combout ;
wire \turnOnIfCLKDetect~q ;
wire \vga|CLOCK_25~0_combout ;
wire \vga|CLOCK_25~q ;
wire \vga|Add4~1_sumout ;
wire \vga|video|Add0~17_sumout ;
wire \vga|video|line_counter~4_combout ;
wire \vga|video|Add1~5_sumout ;
wire \vga|video|pixel_counter~1_combout ;
wire \vga|video|Add1~6 ;
wire \vga|video|Add1~21_sumout ;
wire \vga|video|pixel_counter~5_combout ;
wire \vga|video|Add1~22 ;
wire \vga|video|Add1~17_sumout ;
wire \vga|video|pixel_counter~4_combout ;
wire \vga|video|Add1~18 ;
wire \vga|video|Add1~13_sumout ;
wire \vga|video|pixel_counter~3_combout ;
wire \vga|video|Add1~14 ;
wire \vga|video|Add1~29_sumout ;
wire \vga|video|pixel_counter~7_combout ;
wire \vga|video|Add1~30 ;
wire \vga|video|Add1~38 ;
wire \vga|video|Add1~33_sumout ;
wire \vga|video|pixel_counter~8_combout ;
wire \vga|video|Add1~34 ;
wire \vga|video|Add1~25_sumout ;
wire \vga|video|pixel_counter~6_combout ;
wire \vga|video|Add1~26 ;
wire \vga|video|Add1~1_sumout ;
wire \vga|video|pixel_counter~0_combout ;
wire \vga|video|Add1~2 ;
wire \vga|video|Add1~9_sumout ;
wire \vga|video|pixel_counter~2_combout ;
wire \vga|video|Equal2~2_combout ;
wire \vga|video|Add1~37_sumout ;
wire \vga|video|pixel_counter~9_combout ;
wire \vga|video|Equal4~0_combout ;
wire \vga|video|pixel_counter[9]~10_combout ;
wire \vga|video|Add0~18 ;
wire \vga|video|Add0~29_sumout ;
wire \vga|video|line_counter~7_combout ;
wire \vga|video|Add0~30 ;
wire \vga|video|Add0~38 ;
wire \vga|video|Add0~21_sumout ;
wire \vga|video|line_counter~5_combout ;
wire \vga|video|Add0~22 ;
wire \vga|video|Add0~25_sumout ;
wire \vga|video|line_counter~6_combout ;
wire \vga|video|Add0~26 ;
wire \vga|video|Add0~33_sumout ;
wire \vga|video|line_counter~8_combout ;
wire \vga|video|Equal3~1_combout ;
wire \vga|video|Add0~34 ;
wire \vga|video|Add0~13_sumout ;
wire \vga|video|line_counter~3_combout ;
wire \vga|video|Add0~14 ;
wire \vga|video|Add0~9_sumout ;
wire \vga|video|line_counter~2_combout ;
wire \vga|video|Add0~10 ;
wire \vga|video|Add0~5_sumout ;
wire \vga|video|line_counter~1_combout ;
wire \vga|video|Add0~6 ;
wire \vga|video|Add0~1_sumout ;
wire \vga|video|line_counter~0_combout ;
wire \vga|video|Equal3~0_combout ;
wire \vga|video|Add0~37_sumout ;
wire \vga|video|line_counter~9_combout ;
wire \vga|video|Equal1~1_combout ;
wire \vga|video|Equal2~1_combout ;
wire \vga|video|Equal1~0_combout ;
wire \vga|video|Equal2~0_combout ;
wire \vga|video|always2~0_combout ;
wire \vga|video|end_of_active_frame~q ;
wire \vga|Add3~33_sumout ;
wire \vga|yt~10_combout ;
wire \vga|video|Equal3~2_combout ;
wire \vga|video|vblanking_pulse~0_combout ;
wire \vga|video|vblanking_pulse~feeder_combout ;
wire \vga|video|vblanking_pulse~q ;
wire \vga|video|hblanking_pulse~0_combout ;
wire \vga|video|hblanking_pulse~feeder_combout ;
wire \vga|video|hblanking_pulse~q ;
wire \vga|video|blanking_pulse~0_combout ;
wire \vga|video|blanking_pulse~q ;
wire \vga|read_enable_last~0_combout ;
wire \vga|read_enable_last~q ;
wire \vga|yt[3]~1_combout ;
wire \vga|Add3~34 ;
wire \vga|Add3~29_sumout ;
wire \vga|yt~9_combout ;
wire \vga|Add3~30 ;
wire \vga|Add3~25_sumout ;
wire \vga|yt~8_combout ;
wire \vga|Add3~26 ;
wire \vga|Add3~21_sumout ;
wire \vga|yt~7_combout ;
wire \vga|Add3~22 ;
wire \vga|Add3~17_sumout ;
wire \vga|yt~6_combout ;
wire \vga|Add3~18 ;
wire \vga|Add3~9_sumout ;
wire \vga|yt~3_combout ;
wire \vga|Add3~10 ;
wire \vga|Add3~13_sumout ;
wire \vga|yt~4_combout ;
wire \vga|Add3~14 ;
wire \vga|Add3~5_sumout ;
wire \vga|yt~2_combout ;
wire \vga|Add3~6 ;
wire \vga|Add3~1_sumout ;
wire \vga|yt~0_combout ;
wire \vga|y[0]~0_combout ;
wire \vga|LessThan3~0_combout ;
wire \vga|Add5~29_sumout ;
wire \vga|Add5~6 ;
wire \vga|Add5~9_sumout ;
wire \vga|Add5~10 ;
wire \vga|Add5~13_sumout ;
wire \vga|Add5~14 ;
wire \vga|Add5~17_sumout ;
wire \vga|Add5~18 ;
wire \vga|Add5~21_sumout ;
wire \vga|Add5~22 ;
wire \vga|Add5~25_sumout ;
wire \vga|Equal1~1_combout ;
wire \vga|yd[2]~0_combout ;
wire \vga|Add5~30 ;
wire \vga|Add5~33_sumout ;
wire \vga|Add5~34 ;
wire \vga|Add5~1_sumout ;
wire \vga|Add5~2 ;
wire \vga|Add5~5_sumout ;
wire \vga|Equal1~0_combout ;
wire \vga|yt[3]~5_combout ;
wire \vga|y[0]~1_combout ;
wire \vga|Add4~2 ;
wire \vga|Add4~5_sumout ;
wire \vga|y[1]~feeder_combout ;
wire \vga|Add4~6 ;
wire \vga|Add4~9_sumout ;
wire \vga|Add4~10 ;
wire \vga|Add4~13_sumout ;
wire \vga|Add4~14 ;
wire \vga|Add4~17_sumout ;
wire \vga|Add4~18 ;
wire \vga|Add4~21_sumout ;
wire \vga|Add4~22 ;
wire \vga|Add4~25_sumout ;
wire \vga|Add4~26 ;
wire \vga|Add4~29_sumout ;
wire \vga|Add4~30 ;
wire \vga|Add4~33_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~6 ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~7 ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~10 ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~11 ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~14 ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~15 ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~22 ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~23 ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~26 ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~27 ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~18 ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~19 ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~22_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~17_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~24_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~25_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~21_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~18_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~19_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~13_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~9_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~8_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~26_cout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~6 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~10 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~14 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~18 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~30 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~34 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~22_cout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~33_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~23_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~20_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~29_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~17_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~13_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~14_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~10_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~13_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[35]~4_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~9_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_7~5_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~30_cout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~6 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~10 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~14 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~18 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~22 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~34 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~26_cout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~33_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~17_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~21_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[45]~15_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~21_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~17_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~7_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~11_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[43]~5_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~13_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~9_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_8~5_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~34_cout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~6 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~10 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~14 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~18 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~22 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~26 ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~30_cout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~5_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[56]~0_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~9_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~13_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3_combout ;
wire \boardGen|Add4~0_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~17_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6_combout ;
wire \boardGen|Add4~1_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~21_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[60]~12_combout ;
wire \boardGen|Add4~2_combout ;
wire \boardGen|Mod1|auto_generated|divider|divider|op_9~25_sumout ;
wire \boardGen|Mod1|auto_generated|divider|divider|StageOut[61]~16_combout ;
wire \boardGen|Add4~3_combout ;
wire \vga|Add1~37_sumout ;
wire \vga|Add0~37_sumout ;
wire \vga|video|vga_green~1_combout ;
wire \vga|Add0~38 ;
wire \vga|Add0~33_sumout ;
wire \vga|Add0~34 ;
wire \vga|Add0~29_sumout ;
wire \vga|xt[2]~feeder_combout ;
wire \vga|Add0~30 ;
wire \vga|Add0~25_sumout ;
wire \vga|xt[3]~feeder_combout ;
wire \vga|Add0~26 ;
wire \vga|Add0~21_sumout ;
wire \vga|xt[4]~feeder_combout ;
wire \vga|Add0~22 ;
wire \vga|Add0~17_sumout ;
wire \vga|xt[5]~feeder_combout ;
wire \vga|Add0~18 ;
wire \vga|Add0~13_sumout ;
wire \vga|xt[6]~feeder_combout ;
wire \vga|Add0~14 ;
wire \vga|Add0~5_sumout ;
wire \vga|Add0~6 ;
wire \vga|Add0~9_sumout ;
wire \vga|Add0~10 ;
wire \vga|Add0~1_sumout ;
wire \vga|x[9]~0_combout ;
wire \vga|Add2~17_sumout ;
wire \vga|Add2~18 ;
wire \vga|Add2~21_sumout ;
wire \vga|Add2~22 ;
wire \vga|Add2~13_sumout ;
wire \vga|Add2~14 ;
wire \vga|Add2~1_sumout ;
wire \vga|Add2~2 ;
wire \vga|Add2~25_sumout ;
wire \vga|xd[4]~feeder_combout ;
wire \vga|Add2~26 ;
wire \vga|Add2~29_sumout ;
wire \vga|Add2~30 ;
wire \vga|Add2~33_sumout ;
wire \vga|Add2~34 ;
wire \vga|Add2~37_sumout ;
wire \vga|Add2~38 ;
wire \vga|Add2~5_sumout ;
wire \vga|xd[8]~feeder_combout ;
wire \vga|Add2~6 ;
wire \vga|Add2~9_sumout ;
wire \vga|Equal0~0_combout ;
wire \vga|LessThan1~0_combout ;
wire \vga|Equal0~1_combout ;
wire \vga|x[9]~1_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~34_cout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~5_sumout ;
wire \vga|Add1~38 ;
wire \vga|Add1~33_sumout ;
wire \vga|Add1~34 ;
wire \vga|Add1~29_sumout ;
wire \vga|Add1~30 ;
wire \vga|Add1~25_sumout ;
wire \vga|Add1~26 ;
wire \vga|Add1~21_sumout ;
wire \vga|Add1~22 ;
wire \vga|Add1~17_sumout ;
wire \vga|Add1~18 ;
wire \vga|Add1~13_sumout ;
wire \vga|Add1~14 ;
wire \vga|Add1~9_sumout ;
wire \vga|Add1~10 ;
wire \vga|Add1~5_sumout ;
wire \vga|Add1~6 ;
wire \vga|Add1~1_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~6 ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~7 ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10 ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~11 ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~18 ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~19 ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~22 ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~23 ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~26 ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~27 ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~14 ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~15 ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~13_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~29_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~30_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~21_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~31_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~32_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~18_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~9_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~17_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~30 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~34 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~33_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~27_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~28_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~25_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~29_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~20_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~21_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~13_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[35]~8_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~30 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~34 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[45]~22_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~29_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~12_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[43]~9_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[42]~4_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~30_cout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~6 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~10 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~14 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~18 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~22 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~33_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_8~33_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~24_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~26_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~34 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~26_cout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~19_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~23_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[52]~15_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~21_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~17_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[50]~5_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~13_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~9_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_9~5_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~6 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~10 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~14 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~18 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~22 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~26 ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~30_cout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[63]~0_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~9_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~13_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3_combout ;
wire \boardGen|Add3~0_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~17_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout ;
wire \boardGen|Add3~1_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~21_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout ;
wire \boardGen|Add3~2_combout ;
wire \boardGen|Mod0|auto_generated|divider|divider|op_10~25_sumout ;
wire \boardGen|Mod0|auto_generated|divider|divider|StageOut[68]~16_combout ;
wire \boardGen|Add3~3_combout ;
wire \boardGen|Add5~18 ;
wire \boardGen|Mult0~19 ;
wire \boardGen|Mult0~20 ;
wire \boardGen|Add5~20 ;
wire \boardGen|LessThan3~0_combout ;
wire \boardGen|Mult0~15 ;
wire \boardGen|Add5~15 ;
wire \boardGen|LessThan3~2_combout ;
wire \boardGen|Add5~14 ;
wire \boardGen|Mult0~13 ;
wire \boardGen|Add5~13 ;
wire \boardGen|Mult0~14 ;
wire \boardGen|Mult0~12 ;
wire \boardGen|Mult0~11 ;
wire \boardGen|Add5~12 ;
wire \boardGen|Add5~11 ;
wire \boardGen|Add5~10 ;
wire \boardGen|Mult0~10 ;
wire \boardGen|Mult0~9 ;
wire \boardGen|Add5~9 ;
wire \boardGen|Mult0~8_resulta ;
wire \boardGen|Add5~8_resulta ;
wire \boardGen|LessThan3~3_combout ;
wire \boardGen|LessThan3~4_combout ;
wire \boardGen|LessThan3~5_combout ;
wire \boardGen|Mult0~16 ;
wire \boardGen|Add5~16 ;
wire \boardGen|Add5~17 ;
wire \boardGen|Mult0~17 ;
wire \boardGen|LessThan3~1_combout ;
wire \boardGen|LessThan3~6_combout ;
wire \boardGen|Mult0~18 ;
wire \boardGen|Add5~19 ;
wire \boardGen|LessThan3~7_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~26 ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~27 ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~22 ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~23 ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~18 ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~19 ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6 ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~10 ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~11 ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~14 ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~15 ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~13_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[40]~7_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[40]~8_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~1_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~2_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~21_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~13_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~14_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~34_cout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~30 ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~26 ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~22 ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~18 ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~10 ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~14 ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~6_cout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[39]~5_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~13_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[39]~6_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~3_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~9_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[37]~9_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~17_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[37]~10_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~15_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~21_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[35]~17_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~25_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_7~29_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~34_cout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~30 ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~26 ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~22 ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~18 ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~14 ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~10 ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~6_cout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~9_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[46]~0_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[46]~4_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[45]~11_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~13_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[44]~12_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~17_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[44]~16_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[43]~18_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~21_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|StageOut[42]~19_combout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~25_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_8~29_sumout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_9~34_cout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_9~30_cout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_9~26_cout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_9~22_cout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_9~18_cout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_9~14_cout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_9~10_cout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_9~6_cout ;
wire \boardGen|Div1|auto_generated|divider|divider|op_9~1_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~26 ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~27 ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~14 ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~15 ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~6 ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~7 ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~18 ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~19 ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~22 ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~23 ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[40]~14_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[40]~15_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~21_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~22_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~23_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~16_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~17_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~34_cout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~30 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~26 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~14 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~6 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~18 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~22 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~10_cout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[39]~12_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[39]~13_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~10_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[37]~1_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~5_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[37]~2_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~6_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[35]~19_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~25_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_7~29_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~34_cout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~30 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~26 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~22 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~14 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~6 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~18 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~17_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[46]~9_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[46]~11_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[45]~3_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~5_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[44]~5_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~13_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[44]~7_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[43]~20_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~21_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[42]~24_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~25_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_8~29_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~34_cout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~30 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~26 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~22 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~18 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~14 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~6 ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~10_cout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~5_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[53]~0_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[53]~4_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[52]~8_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~13_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~17_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[51]~18_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[51]~21_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[50]~25_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~21_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|StageOut[49]~26_combout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~25_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_9~29_sumout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_10~34_cout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_10~30_cout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_10~26_cout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_10~22_cout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_10~18_cout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_10~14_cout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_10~10_cout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_10~6_cout ;
wire \boardGen|Div0|auto_generated|divider|divider|op_10~1_sumout ;
wire \boardGen|Mux0~0_combout ;
wire \boardGen|LessThan2~0_combout ;
wire \boardGen|LessThan2~1_combout ;
wire \vga|gout~0_combout ;
wire \boardGen|drawWhite~combout ;
wire \boardGen|Mult0~414 ;
wire \boardGen|Mult0~35 ;
wire \boardGen|Mult0~413 ;
wire \boardGen|Mult0~34 ;
wire \boardGen|Mult0~412 ;
wire \boardGen|Mult0~33 ;
wire \boardGen|Mult0~411 ;
wire \boardGen|Mult0~32 ;
wire \boardGen|Mult0~31 ;
wire \boardGen|Mult0~410 ;
wire \boardGen|Mult0~409 ;
wire \boardGen|Mult0~30 ;
wire \boardGen|Mult0~408 ;
wire \boardGen|Mult0~29 ;
wire \boardGen|Mult0~28 ;
wire \boardGen|Mult0~407 ;
wire \boardGen|Mult0~406 ;
wire \boardGen|Mult0~27 ;
wire \boardGen|Mult0~405_resulta ;
wire \boardGen|Mult0~26 ;
wire \boardGen|Mult0~391 ;
wire \boardGen|Mult0~395 ;
wire \boardGen|Mult0~375 ;
wire \boardGen|Mult0~379 ;
wire \boardGen|Mult0~355 ;
wire \boardGen|Mult0~359 ;
wire \boardGen|Mult0~363 ;
wire \boardGen|Mult0~367 ;
wire \boardGen|Mult0~371 ;
wire \boardGen|Mult0~342_sumout ;
wire \boardGen|Mult0~358_sumout ;
wire \boardGen|Mult0~362_sumout ;
wire \boardGen|Mult0~354_sumout ;
wire \boardGen|Mult0~366_sumout ;
wire \boardGen|Mult0~370_sumout ;
wire \boardGen|LessThan3~8_combout ;
wire \boardGen|Mult0~378_sumout ;
wire \boardGen|Mult0~416 ;
wire \boardGen|Mult0~37 ;
wire \boardGen|Mult0~415 ;
wire \boardGen|Mult0~36 ;
wire \boardGen|Mult0~343 ;
wire \boardGen|Mult0~383 ;
wire \boardGen|Mult0~386_sumout ;
wire \boardGen|Mult0~374_sumout ;
wire \boardGen|Mult0~390_sumout ;
wire \boardGen|Mult0~394_sumout ;
wire \boardGen|Mult0~24 ;
wire \boardGen|Mult0~25 ;
wire \boardGen|Mult0~23 ;
wire \boardGen|Mult0~21 ;
wire \boardGen|Mult0~22 ;
wire \boardGen|LessThan3~9_combout ;
wire \boardGen|LessThan3~10_combout ;
wire \boardGen|Mult0~382_sumout ;
wire \boardGen|LessThan3~11_combout ;
wire \boardGen|Mult0~38 ;
wire \boardGen|Mult0~417 ;
wire \boardGen|Mult0~387 ;
wire \boardGen|Mult0~346_sumout ;
wire \boardGen|Mult0~39 ;
wire \boardGen|Mult0~418 ;
wire \boardGen|Mult0~347 ;
wire \boardGen|Mult0~350_sumout ;
wire \boardGen|LessThan3~12_combout ;
wire \boardGen|Mux1~0_combout ;
wire \vga|rout~0_combout ;
wire \vga|video|vga_red~0_combout ;
wire \vga|video|vga_red[4]~feeder_combout ;
wire \vga|video|vga_red[7]~feeder_combout ;
wire \vga|gout~1_combout ;
wire \vga|video|vga_green~0_combout ;
wire \vga|video|vga_green[3]~feeder_combout ;
wire \vga|video|vga_green[6]~feeder_combout ;
wire \vga|bout~0_combout ;
wire \vga|video|vga_blue~0_combout ;
wire \vga|video|vga_blue[4]~feeder_combout ;
wire \vga|video|vga_blue[6]~feeder_combout ;
wire \vga|video|vga_blank~0_combout ;
wire \vga|video|vga_blank~q ;
wire \vga|video|Equal5~0_combout ;
wire \vga|video|early_hsync_pulse~0_combout ;
wire \vga|video|early_hsync_pulse~q ;
wire \vga|video|hsync_pulse~0_combout ;
wire \vga|video|hsync_pulse~q ;
wire \vga|video|vga_h_sync~0_combout ;
wire \vga|video|vga_h_sync~q ;
wire \vga|video|early_vsync_pulse~0_combout ;
wire \vga|video|early_vsync_pulse~1_combout ;
wire \vga|video|early_vsync_pulse~feeder_combout ;
wire \vga|video|early_vsync_pulse~q ;
wire \vga|video|vsync_pulse~0_combout ;
wire \vga|video|vsync_pulse~q ;
wire \vga|video|vga_v_sync~0_combout ;
wire \vga|video|vga_v_sync~q ;
wire [10:1] \vga|video|pixel_counter ;
wire [9:0] \vga|x ;
wire [9:0] \vga|xt ;
wire [9:0] \vga|video|vga_green ;
wire [8:0] \vga|yt ;
wire [31:0] \cdiv|divided_clocks ;
wire [8:0] \vga|y ;
wire [9:0] \vga|video|vga_red ;
wire [255:0] \com|receiveBuffer ;
wire [9:0] \vga|video|vga_blue ;
wire [9:0] \vga|xd ;
wire [8:0] \vga|yd ;
wire [7:0] \com|dataInCounter ;
wire [255:0] sendBuffer;
wire [8:0] \com|dataBitCounter ;
wire [2:0] \com|cdiv ;
wire [10:1] \vga|video|line_counter ;
wire [7:0] \vga|rout ;
wire [7:0] \vga|gout ;
wire [7:0] \vga|bout ;

wire [63:0] \boardGen|Mult0~8_RESULTA_bus ;
wire [63:0] \boardGen|Add5~8_RESULTA_bus ;
wire [63:0] \boardGen|Mult0~405_RESULTA_bus ;

assign \boardGen|Mult0~8_resulta  = \boardGen|Mult0~8_RESULTA_bus [0];
assign \boardGen|Mult0~9  = \boardGen|Mult0~8_RESULTA_bus [1];
assign \boardGen|Mult0~10  = \boardGen|Mult0~8_RESULTA_bus [2];
assign \boardGen|Mult0~11  = \boardGen|Mult0~8_RESULTA_bus [3];
assign \boardGen|Mult0~12  = \boardGen|Mult0~8_RESULTA_bus [4];
assign \boardGen|Mult0~13  = \boardGen|Mult0~8_RESULTA_bus [5];
assign \boardGen|Mult0~14  = \boardGen|Mult0~8_RESULTA_bus [6];
assign \boardGen|Mult0~15  = \boardGen|Mult0~8_RESULTA_bus [7];
assign \boardGen|Mult0~16  = \boardGen|Mult0~8_RESULTA_bus [8];
assign \boardGen|Mult0~17  = \boardGen|Mult0~8_RESULTA_bus [9];
assign \boardGen|Mult0~18  = \boardGen|Mult0~8_RESULTA_bus [10];
assign \boardGen|Mult0~19  = \boardGen|Mult0~8_RESULTA_bus [11];
assign \boardGen|Mult0~20  = \boardGen|Mult0~8_RESULTA_bus [12];
assign \boardGen|Mult0~21  = \boardGen|Mult0~8_RESULTA_bus [13];
assign \boardGen|Mult0~22  = \boardGen|Mult0~8_RESULTA_bus [14];
assign \boardGen|Mult0~23  = \boardGen|Mult0~8_RESULTA_bus [15];
assign \boardGen|Mult0~24  = \boardGen|Mult0~8_RESULTA_bus [16];
assign \boardGen|Mult0~25  = \boardGen|Mult0~8_RESULTA_bus [17];
assign \boardGen|Mult0~26  = \boardGen|Mult0~8_RESULTA_bus [18];
assign \boardGen|Mult0~27  = \boardGen|Mult0~8_RESULTA_bus [19];
assign \boardGen|Mult0~28  = \boardGen|Mult0~8_RESULTA_bus [20];
assign \boardGen|Mult0~29  = \boardGen|Mult0~8_RESULTA_bus [21];
assign \boardGen|Mult0~30  = \boardGen|Mult0~8_RESULTA_bus [22];
assign \boardGen|Mult0~31  = \boardGen|Mult0~8_RESULTA_bus [23];
assign \boardGen|Mult0~32  = \boardGen|Mult0~8_RESULTA_bus [24];
assign \boardGen|Mult0~33  = \boardGen|Mult0~8_RESULTA_bus [25];
assign \boardGen|Mult0~34  = \boardGen|Mult0~8_RESULTA_bus [26];
assign \boardGen|Mult0~35  = \boardGen|Mult0~8_RESULTA_bus [27];
assign \boardGen|Mult0~36  = \boardGen|Mult0~8_RESULTA_bus [28];
assign \boardGen|Mult0~37  = \boardGen|Mult0~8_RESULTA_bus [29];
assign \boardGen|Mult0~38  = \boardGen|Mult0~8_RESULTA_bus [30];
assign \boardGen|Mult0~39  = \boardGen|Mult0~8_RESULTA_bus [31];
assign \boardGen|Mult0~40  = \boardGen|Mult0~8_RESULTA_bus [32];
assign \boardGen|Mult0~41  = \boardGen|Mult0~8_RESULTA_bus [33];
assign \boardGen|Mult0~42  = \boardGen|Mult0~8_RESULTA_bus [34];
assign \boardGen|Mult0~43  = \boardGen|Mult0~8_RESULTA_bus [35];
assign \boardGen|Mult0~44  = \boardGen|Mult0~8_RESULTA_bus [36];
assign \boardGen|Mult0~45  = \boardGen|Mult0~8_RESULTA_bus [37];
assign \boardGen|Mult0~46  = \boardGen|Mult0~8_RESULTA_bus [38];
assign \boardGen|Mult0~47  = \boardGen|Mult0~8_RESULTA_bus [39];
assign \boardGen|Mult0~48  = \boardGen|Mult0~8_RESULTA_bus [40];
assign \boardGen|Mult0~49  = \boardGen|Mult0~8_RESULTA_bus [41];
assign \boardGen|Mult0~50  = \boardGen|Mult0~8_RESULTA_bus [42];
assign \boardGen|Mult0~51  = \boardGen|Mult0~8_RESULTA_bus [43];
assign \boardGen|Mult0~52  = \boardGen|Mult0~8_RESULTA_bus [44];
assign \boardGen|Mult0~53  = \boardGen|Mult0~8_RESULTA_bus [45];
assign \boardGen|Mult0~54  = \boardGen|Mult0~8_RESULTA_bus [46];
assign \boardGen|Mult0~55  = \boardGen|Mult0~8_RESULTA_bus [47];
assign \boardGen|Mult0~56  = \boardGen|Mult0~8_RESULTA_bus [48];
assign \boardGen|Mult0~57  = \boardGen|Mult0~8_RESULTA_bus [49];
assign \boardGen|Mult0~58  = \boardGen|Mult0~8_RESULTA_bus [50];
assign \boardGen|Mult0~59  = \boardGen|Mult0~8_RESULTA_bus [51];
assign \boardGen|Mult0~60  = \boardGen|Mult0~8_RESULTA_bus [52];
assign \boardGen|Mult0~61  = \boardGen|Mult0~8_RESULTA_bus [53];
assign \boardGen|Mult0~62  = \boardGen|Mult0~8_RESULTA_bus [54];
assign \boardGen|Mult0~63  = \boardGen|Mult0~8_RESULTA_bus [55];
assign \boardGen|Mult0~64  = \boardGen|Mult0~8_RESULTA_bus [56];
assign \boardGen|Mult0~65  = \boardGen|Mult0~8_RESULTA_bus [57];
assign \boardGen|Mult0~66  = \boardGen|Mult0~8_RESULTA_bus [58];
assign \boardGen|Mult0~67  = \boardGen|Mult0~8_RESULTA_bus [59];
assign \boardGen|Mult0~68  = \boardGen|Mult0~8_RESULTA_bus [60];
assign \boardGen|Mult0~69  = \boardGen|Mult0~8_RESULTA_bus [61];
assign \boardGen|Mult0~70  = \boardGen|Mult0~8_RESULTA_bus [62];
assign \boardGen|Mult0~71  = \boardGen|Mult0~8_RESULTA_bus [63];

assign \boardGen|Add5~8_resulta  = \boardGen|Add5~8_RESULTA_bus [0];
assign \boardGen|Add5~9  = \boardGen|Add5~8_RESULTA_bus [1];
assign \boardGen|Add5~10  = \boardGen|Add5~8_RESULTA_bus [2];
assign \boardGen|Add5~11  = \boardGen|Add5~8_RESULTA_bus [3];
assign \boardGen|Add5~12  = \boardGen|Add5~8_RESULTA_bus [4];
assign \boardGen|Add5~13  = \boardGen|Add5~8_RESULTA_bus [5];
assign \boardGen|Add5~14  = \boardGen|Add5~8_RESULTA_bus [6];
assign \boardGen|Add5~15  = \boardGen|Add5~8_RESULTA_bus [7];
assign \boardGen|Add5~16  = \boardGen|Add5~8_RESULTA_bus [8];
assign \boardGen|Add5~17  = \boardGen|Add5~8_RESULTA_bus [9];
assign \boardGen|Add5~18  = \boardGen|Add5~8_RESULTA_bus [10];
assign \boardGen|Add5~19  = \boardGen|Add5~8_RESULTA_bus [11];
assign \boardGen|Add5~20  = \boardGen|Add5~8_RESULTA_bus [12];
assign \boardGen|Add5~21  = \boardGen|Add5~8_RESULTA_bus [13];
assign \boardGen|Add5~22  = \boardGen|Add5~8_RESULTA_bus [14];
assign \boardGen|Add5~23  = \boardGen|Add5~8_RESULTA_bus [15];
assign \boardGen|Add5~24  = \boardGen|Add5~8_RESULTA_bus [16];
assign \boardGen|Add5~25  = \boardGen|Add5~8_RESULTA_bus [17];
assign \boardGen|Add5~26  = \boardGen|Add5~8_RESULTA_bus [18];
assign \boardGen|Add5~27  = \boardGen|Add5~8_RESULTA_bus [19];
assign \boardGen|Add5~28  = \boardGen|Add5~8_RESULTA_bus [20];
assign \boardGen|Add5~29  = \boardGen|Add5~8_RESULTA_bus [21];
assign \boardGen|Add5~30  = \boardGen|Add5~8_RESULTA_bus [22];
assign \boardGen|Add5~31  = \boardGen|Add5~8_RESULTA_bus [23];
assign \boardGen|Add5~32  = \boardGen|Add5~8_RESULTA_bus [24];
assign \boardGen|Add5~33  = \boardGen|Add5~8_RESULTA_bus [25];
assign \boardGen|Add5~34  = \boardGen|Add5~8_RESULTA_bus [26];
assign \boardGen|Add5~35  = \boardGen|Add5~8_RESULTA_bus [27];
assign \boardGen|Add5~36  = \boardGen|Add5~8_RESULTA_bus [28];
assign \boardGen|Add5~37  = \boardGen|Add5~8_RESULTA_bus [29];
assign \boardGen|Add5~38  = \boardGen|Add5~8_RESULTA_bus [30];
assign \boardGen|Add5~39  = \boardGen|Add5~8_RESULTA_bus [31];
assign \boardGen|Add5~40  = \boardGen|Add5~8_RESULTA_bus [32];
assign \boardGen|Add5~41  = \boardGen|Add5~8_RESULTA_bus [33];
assign \boardGen|Add5~42  = \boardGen|Add5~8_RESULTA_bus [34];
assign \boardGen|Add5~43  = \boardGen|Add5~8_RESULTA_bus [35];
assign \boardGen|Add5~44  = \boardGen|Add5~8_RESULTA_bus [36];
assign \boardGen|Add5~45  = \boardGen|Add5~8_RESULTA_bus [37];
assign \boardGen|Add5~46  = \boardGen|Add5~8_RESULTA_bus [38];
assign \boardGen|Add5~47  = \boardGen|Add5~8_RESULTA_bus [39];
assign \boardGen|Add5~48  = \boardGen|Add5~8_RESULTA_bus [40];
assign \boardGen|Add5~49  = \boardGen|Add5~8_RESULTA_bus [41];
assign \boardGen|Add5~50  = \boardGen|Add5~8_RESULTA_bus [42];
assign \boardGen|Add5~51  = \boardGen|Add5~8_RESULTA_bus [43];
assign \boardGen|Add5~52  = \boardGen|Add5~8_RESULTA_bus [44];
assign \boardGen|Add5~53  = \boardGen|Add5~8_RESULTA_bus [45];
assign \boardGen|Add5~54  = \boardGen|Add5~8_RESULTA_bus [46];
assign \boardGen|Add5~55  = \boardGen|Add5~8_RESULTA_bus [47];
assign \boardGen|Add5~56  = \boardGen|Add5~8_RESULTA_bus [48];
assign \boardGen|Add5~57  = \boardGen|Add5~8_RESULTA_bus [49];
assign \boardGen|Add5~58  = \boardGen|Add5~8_RESULTA_bus [50];
assign \boardGen|Add5~59  = \boardGen|Add5~8_RESULTA_bus [51];
assign \boardGen|Add5~60  = \boardGen|Add5~8_RESULTA_bus [52];
assign \boardGen|Add5~61  = \boardGen|Add5~8_RESULTA_bus [53];
assign \boardGen|Add5~62  = \boardGen|Add5~8_RESULTA_bus [54];
assign \boardGen|Add5~63  = \boardGen|Add5~8_RESULTA_bus [55];
assign \boardGen|Add5~64  = \boardGen|Add5~8_RESULTA_bus [56];
assign \boardGen|Add5~65  = \boardGen|Add5~8_RESULTA_bus [57];
assign \boardGen|Add5~66  = \boardGen|Add5~8_RESULTA_bus [58];
assign \boardGen|Add5~67  = \boardGen|Add5~8_RESULTA_bus [59];
assign \boardGen|Add5~68  = \boardGen|Add5~8_RESULTA_bus [60];
assign \boardGen|Add5~69  = \boardGen|Add5~8_RESULTA_bus [61];
assign \boardGen|Add5~70  = \boardGen|Add5~8_RESULTA_bus [62];
assign \boardGen|Add5~71  = \boardGen|Add5~8_RESULTA_bus [63];

assign \boardGen|Mult0~405_resulta  = \boardGen|Mult0~405_RESULTA_bus [0];
assign \boardGen|Mult0~406  = \boardGen|Mult0~405_RESULTA_bus [1];
assign \boardGen|Mult0~407  = \boardGen|Mult0~405_RESULTA_bus [2];
assign \boardGen|Mult0~408  = \boardGen|Mult0~405_RESULTA_bus [3];
assign \boardGen|Mult0~409  = \boardGen|Mult0~405_RESULTA_bus [4];
assign \boardGen|Mult0~410  = \boardGen|Mult0~405_RESULTA_bus [5];
assign \boardGen|Mult0~411  = \boardGen|Mult0~405_RESULTA_bus [6];
assign \boardGen|Mult0~412  = \boardGen|Mult0~405_RESULTA_bus [7];
assign \boardGen|Mult0~413  = \boardGen|Mult0~405_RESULTA_bus [8];
assign \boardGen|Mult0~414  = \boardGen|Mult0~405_RESULTA_bus [9];
assign \boardGen|Mult0~415  = \boardGen|Mult0~405_RESULTA_bus [10];
assign \boardGen|Mult0~416  = \boardGen|Mult0~405_RESULTA_bus [11];
assign \boardGen|Mult0~417  = \boardGen|Mult0~405_RESULTA_bus [12];
assign \boardGen|Mult0~418  = \boardGen|Mult0~405_RESULTA_bus [13];
assign \boardGen|Mult0~419  = \boardGen|Mult0~405_RESULTA_bus [14];
assign \boardGen|Mult0~420  = \boardGen|Mult0~405_RESULTA_bus [15];
assign \boardGen|Mult0~421  = \boardGen|Mult0~405_RESULTA_bus [16];
assign \boardGen|Mult0~422  = \boardGen|Mult0~405_RESULTA_bus [17];
assign \boardGen|Mult0~423  = \boardGen|Mult0~405_RESULTA_bus [18];
assign \boardGen|Mult0~424  = \boardGen|Mult0~405_RESULTA_bus [19];
assign \boardGen|Mult0~425  = \boardGen|Mult0~405_RESULTA_bus [20];
assign \boardGen|Mult0~426  = \boardGen|Mult0~405_RESULTA_bus [21];
assign \boardGen|Mult0~427  = \boardGen|Mult0~405_RESULTA_bus [22];
assign \boardGen|Mult0~428  = \boardGen|Mult0~405_RESULTA_bus [23];
assign \boardGen|Mult0~429  = \boardGen|Mult0~405_RESULTA_bus [24];
assign \boardGen|Mult0~430  = \boardGen|Mult0~405_RESULTA_bus [25];
assign \boardGen|Mult0~431  = \boardGen|Mult0~405_RESULTA_bus [26];
assign \boardGen|Mult0~432  = \boardGen|Mult0~405_RESULTA_bus [27];
assign \boardGen|Mult0~433  = \boardGen|Mult0~405_RESULTA_bus [28];
assign \boardGen|Mult0~434  = \boardGen|Mult0~405_RESULTA_bus [29];
assign \boardGen|Mult0~435  = \boardGen|Mult0~405_RESULTA_bus [30];
assign \boardGen|Mult0~436  = \boardGen|Mult0~405_RESULTA_bus [31];
assign \boardGen|Mult0~437  = \boardGen|Mult0~405_RESULTA_bus [32];
assign \boardGen|Mult0~438  = \boardGen|Mult0~405_RESULTA_bus [33];
assign \boardGen|Mult0~439  = \boardGen|Mult0~405_RESULTA_bus [34];
assign \boardGen|Mult0~440  = \boardGen|Mult0~405_RESULTA_bus [35];
assign \boardGen|Mult0~441  = \boardGen|Mult0~405_RESULTA_bus [36];
assign \boardGen|Mult0~442  = \boardGen|Mult0~405_RESULTA_bus [37];
assign \boardGen|Mult0~443  = \boardGen|Mult0~405_RESULTA_bus [38];
assign \boardGen|Mult0~444  = \boardGen|Mult0~405_RESULTA_bus [39];
assign \boardGen|Mult0~445  = \boardGen|Mult0~405_RESULTA_bus [40];
assign \boardGen|Mult0~446  = \boardGen|Mult0~405_RESULTA_bus [41];
assign \boardGen|Mult0~447  = \boardGen|Mult0~405_RESULTA_bus [42];
assign \boardGen|Mult0~448  = \boardGen|Mult0~405_RESULTA_bus [43];
assign \boardGen|Mult0~449  = \boardGen|Mult0~405_RESULTA_bus [44];
assign \boardGen|Mult0~450  = \boardGen|Mult0~405_RESULTA_bus [45];
assign \boardGen|Mult0~451  = \boardGen|Mult0~405_RESULTA_bus [46];
assign \boardGen|Mult0~452  = \boardGen|Mult0~405_RESULTA_bus [47];
assign \boardGen|Mult0~453  = \boardGen|Mult0~405_RESULTA_bus [48];
assign \boardGen|Mult0~454  = \boardGen|Mult0~405_RESULTA_bus [49];
assign \boardGen|Mult0~455  = \boardGen|Mult0~405_RESULTA_bus [50];
assign \boardGen|Mult0~456  = \boardGen|Mult0~405_RESULTA_bus [51];
assign \boardGen|Mult0~457  = \boardGen|Mult0~405_RESULTA_bus [52];
assign \boardGen|Mult0~458  = \boardGen|Mult0~405_RESULTA_bus [53];
assign \boardGen|Mult0~459  = \boardGen|Mult0~405_RESULTA_bus [54];
assign \boardGen|Mult0~460  = \boardGen|Mult0~405_RESULTA_bus [55];
assign \boardGen|Mult0~461  = \boardGen|Mult0~405_RESULTA_bus [56];
assign \boardGen|Mult0~462  = \boardGen|Mult0~405_RESULTA_bus [57];
assign \boardGen|Mult0~463  = \boardGen|Mult0~405_RESULTA_bus [58];
assign \boardGen|Mult0~464  = \boardGen|Mult0~405_RESULTA_bus [59];
assign \boardGen|Mult0~465  = \boardGen|Mult0~405_RESULTA_bus [60];
assign \boardGen|Mult0~466  = \boardGen|Mult0~405_RESULTA_bus [61];
assign \boardGen|Mult0~467  = \boardGen|Mult0~405_RESULTA_bus [62];
assign \boardGen|Mult0~468  = \boardGen|Mult0~405_RESULTA_bus [63];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\h0|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\h0|leds[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\h0|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\h0|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\h0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\h0|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\h0|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\h1|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\h1|leds[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\h1|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\h1|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\h1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\h1|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\h1|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\h2|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\h2|leds[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\h2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\h2|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\h2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\h2|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\h2|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\h3|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\h3|leds[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\h3|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\h3|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\h3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\h3|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\h3|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\h4|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\h4|leds[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\h4|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\h4|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\h4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\h4|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\h4|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\h5|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\h5|leds[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\h5|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\h5|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\h5|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\h5|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\h5|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\GPIO_0[2]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\turnOnIfCLKDetect~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\GPIO_0[4]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\com|dataOut~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\com|clkOut~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\GPIO_0[5]~inputCLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\vga|video|vga_red [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\vga|video|vga_red [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\vga|video|vga_red [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\vga|video|vga_red [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\vga|video|vga_red [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\vga|video|vga_red [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\vga|video|vga_green [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\vga|video|vga_green [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\vga|video|vga_green [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\vga|video|vga_green [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\vga|video|vga_green [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\vga|video|vga_green [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\vga|video|vga_blue [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\vga|video|vga_blue [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\vga|video|vga_blue [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\vga|video|vga_blue [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\vga|video|vga_blue [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\vga|video|vga_blue [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\vga|video|vga_blank~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\vga|CLOCK_25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\vga|video|vga_h_sync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga|video|vga_v_sync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(\com|dataOut~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "false";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(\com|clkOut~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "false";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "false";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N0
cyclonev_lcell_comb \cdiv|divided_clocks[0]~0 (
// Equation(s):
// \cdiv|divided_clocks[0]~0_combout  = ( !\cdiv|divided_clocks [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cdiv|divided_clocks [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cdiv|divided_clocks[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|divided_clocks[0]~0 .extended_lut = "off";
defparam \cdiv|divided_clocks[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \cdiv|divided_clocks[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N1
dffeas \cdiv|divided_clocks[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|divided_clocks[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[0] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \cdiv|Add0~77 (
// Equation(s):
// \cdiv|Add0~77_sumout  = SUM(( \cdiv|divided_clocks [1] ) + ( \cdiv|divided_clocks [0] ) + ( !VCC ))
// \cdiv|Add0~78  = CARRY(( \cdiv|divided_clocks [1] ) + ( \cdiv|divided_clocks [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cdiv|divided_clocks [0]),
	.datac(!\cdiv|divided_clocks [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~77_sumout ),
	.cout(\cdiv|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~77 .extended_lut = "off";
defparam \cdiv|Add0~77 .lut_mask = 64'h0000CCCC00000F0F;
defparam \cdiv|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N2
dffeas \cdiv|divided_clocks[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[1] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N3
cyclonev_lcell_comb \cdiv|Add0~73 (
// Equation(s):
// \cdiv|Add0~73_sumout  = SUM(( \cdiv|divided_clocks [2] ) + ( GND ) + ( \cdiv|Add0~78  ))
// \cdiv|Add0~74  = CARRY(( \cdiv|divided_clocks [2] ) + ( GND ) + ( \cdiv|Add0~78  ))

	.dataa(!\cdiv|divided_clocks [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~73_sumout ),
	.cout(\cdiv|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~73 .extended_lut = "off";
defparam \cdiv|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \cdiv|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N5
dffeas \cdiv|divided_clocks[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[2] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \cdiv|Add0~69 (
// Equation(s):
// \cdiv|Add0~69_sumout  = SUM(( \cdiv|divided_clocks [3] ) + ( GND ) + ( \cdiv|Add0~74  ))
// \cdiv|Add0~70  = CARRY(( \cdiv|divided_clocks [3] ) + ( GND ) + ( \cdiv|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~69_sumout ),
	.cout(\cdiv|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~69 .extended_lut = "off";
defparam \cdiv|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N7
dffeas \cdiv|divided_clocks[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[3] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N9
cyclonev_lcell_comb \cdiv|Add0~65 (
// Equation(s):
// \cdiv|Add0~65_sumout  = SUM(( \cdiv|divided_clocks [4] ) + ( GND ) + ( \cdiv|Add0~70  ))
// \cdiv|Add0~66  = CARRY(( \cdiv|divided_clocks [4] ) + ( GND ) + ( \cdiv|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~65_sumout ),
	.cout(\cdiv|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~65 .extended_lut = "off";
defparam \cdiv|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N11
dffeas \cdiv|divided_clocks[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[4] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \cdiv|Add0~61 (
// Equation(s):
// \cdiv|Add0~61_sumout  = SUM(( \cdiv|divided_clocks [5] ) + ( GND ) + ( \cdiv|Add0~66  ))
// \cdiv|Add0~62  = CARRY(( \cdiv|divided_clocks [5] ) + ( GND ) + ( \cdiv|Add0~66  ))

	.dataa(gnd),
	.datab(!\cdiv|divided_clocks [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~61_sumout ),
	.cout(\cdiv|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~61 .extended_lut = "off";
defparam \cdiv|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \cdiv|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N14
dffeas \cdiv|divided_clocks[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[5] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N15
cyclonev_lcell_comb \cdiv|Add0~57 (
// Equation(s):
// \cdiv|Add0~57_sumout  = SUM(( \cdiv|divided_clocks [6] ) + ( GND ) + ( \cdiv|Add0~62  ))
// \cdiv|Add0~58  = CARRY(( \cdiv|divided_clocks [6] ) + ( GND ) + ( \cdiv|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~57_sumout ),
	.cout(\cdiv|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~57 .extended_lut = "off";
defparam \cdiv|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N17
dffeas \cdiv|divided_clocks[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[6] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \cdiv|Add0~53 (
// Equation(s):
// \cdiv|Add0~53_sumout  = SUM(( \cdiv|divided_clocks [7] ) + ( GND ) + ( \cdiv|Add0~58  ))
// \cdiv|Add0~54  = CARRY(( \cdiv|divided_clocks [7] ) + ( GND ) + ( \cdiv|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~53_sumout ),
	.cout(\cdiv|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~53 .extended_lut = "off";
defparam \cdiv|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N20
dffeas \cdiv|divided_clocks[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[7] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N21
cyclonev_lcell_comb \cdiv|Add0~49 (
// Equation(s):
// \cdiv|Add0~49_sumout  = SUM(( \cdiv|divided_clocks [8] ) + ( GND ) + ( \cdiv|Add0~54  ))
// \cdiv|Add0~50  = CARRY(( \cdiv|divided_clocks [8] ) + ( GND ) + ( \cdiv|Add0~54  ))

	.dataa(!\cdiv|divided_clocks [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~49_sumout ),
	.cout(\cdiv|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~49 .extended_lut = "off";
defparam \cdiv|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \cdiv|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N23
dffeas \cdiv|divided_clocks[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[8] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \cdiv|Add0~45 (
// Equation(s):
// \cdiv|Add0~45_sumout  = SUM(( \cdiv|divided_clocks [9] ) + ( GND ) + ( \cdiv|Add0~50  ))
// \cdiv|Add0~46  = CARRY(( \cdiv|divided_clocks [9] ) + ( GND ) + ( \cdiv|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~45_sumout ),
	.cout(\cdiv|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~45 .extended_lut = "off";
defparam \cdiv|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N26
dffeas \cdiv|divided_clocks[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[9] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \cdiv|Add0~41 (
// Equation(s):
// \cdiv|Add0~41_sumout  = SUM(( \cdiv|divided_clocks [10] ) + ( GND ) + ( \cdiv|Add0~46  ))
// \cdiv|Add0~42  = CARRY(( \cdiv|divided_clocks [10] ) + ( GND ) + ( \cdiv|Add0~46  ))

	.dataa(!\cdiv|divided_clocks [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~41_sumout ),
	.cout(\cdiv|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~41 .extended_lut = "off";
defparam \cdiv|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \cdiv|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N29
dffeas \cdiv|divided_clocks[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[10] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \cdiv|Add0~37 (
// Equation(s):
// \cdiv|Add0~37_sumout  = SUM(( \cdiv|divided_clocks [11] ) + ( GND ) + ( \cdiv|Add0~42  ))
// \cdiv|Add0~38  = CARRY(( \cdiv|divided_clocks [11] ) + ( GND ) + ( \cdiv|Add0~42  ))

	.dataa(gnd),
	.datab(!\cdiv|divided_clocks [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~37_sumout ),
	.cout(\cdiv|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~37 .extended_lut = "off";
defparam \cdiv|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \cdiv|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N32
dffeas \cdiv|divided_clocks[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[11] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N33
cyclonev_lcell_comb \cdiv|Add0~33 (
// Equation(s):
// \cdiv|Add0~33_sumout  = SUM(( \cdiv|divided_clocks [12] ) + ( GND ) + ( \cdiv|Add0~38  ))
// \cdiv|Add0~34  = CARRY(( \cdiv|divided_clocks [12] ) + ( GND ) + ( \cdiv|Add0~38  ))

	.dataa(!\cdiv|divided_clocks [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~33_sumout ),
	.cout(\cdiv|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~33 .extended_lut = "off";
defparam \cdiv|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \cdiv|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N35
dffeas \cdiv|divided_clocks[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[12] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \cdiv|Add0~29 (
// Equation(s):
// \cdiv|Add0~29_sumout  = SUM(( \cdiv|divided_clocks [13] ) + ( GND ) + ( \cdiv|Add0~34  ))
// \cdiv|Add0~30  = CARRY(( \cdiv|divided_clocks [13] ) + ( GND ) + ( \cdiv|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~29_sumout ),
	.cout(\cdiv|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~29 .extended_lut = "off";
defparam \cdiv|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N38
dffeas \cdiv|divided_clocks[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[13] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N39
cyclonev_lcell_comb \cdiv|Add0~25 (
// Equation(s):
// \cdiv|Add0~25_sumout  = SUM(( \cdiv|divided_clocks [14] ) + ( GND ) + ( \cdiv|Add0~30  ))
// \cdiv|Add0~26  = CARRY(( \cdiv|divided_clocks [14] ) + ( GND ) + ( \cdiv|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~25_sumout ),
	.cout(\cdiv|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~25 .extended_lut = "off";
defparam \cdiv|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N41
dffeas \cdiv|divided_clocks[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[14] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \cdiv|Add0~21 (
// Equation(s):
// \cdiv|Add0~21_sumout  = SUM(( \cdiv|divided_clocks [15] ) + ( GND ) + ( \cdiv|Add0~26  ))
// \cdiv|Add0~22  = CARRY(( \cdiv|divided_clocks [15] ) + ( GND ) + ( \cdiv|Add0~26  ))

	.dataa(gnd),
	.datab(!\cdiv|divided_clocks [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~21_sumout ),
	.cout(\cdiv|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~21 .extended_lut = "off";
defparam \cdiv|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \cdiv|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N44
dffeas \cdiv|divided_clocks[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[15] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N45
cyclonev_lcell_comb \cdiv|Add0~17 (
// Equation(s):
// \cdiv|Add0~17_sumout  = SUM(( \cdiv|divided_clocks [16] ) + ( GND ) + ( \cdiv|Add0~22  ))
// \cdiv|Add0~18  = CARRY(( \cdiv|divided_clocks [16] ) + ( GND ) + ( \cdiv|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~17_sumout ),
	.cout(\cdiv|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~17 .extended_lut = "off";
defparam \cdiv|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N47
dffeas \cdiv|divided_clocks[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[16] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \cdiv|Add0~13 (
// Equation(s):
// \cdiv|Add0~13_sumout  = SUM(( \cdiv|divided_clocks [17] ) + ( GND ) + ( \cdiv|Add0~18  ))
// \cdiv|Add0~14  = CARRY(( \cdiv|divided_clocks [17] ) + ( GND ) + ( \cdiv|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~13_sumout ),
	.cout(\cdiv|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~13 .extended_lut = "off";
defparam \cdiv|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N50
dffeas \cdiv|divided_clocks[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[17] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \cdiv|Add0~9 (
// Equation(s):
// \cdiv|Add0~9_sumout  = SUM(( \cdiv|divided_clocks [18] ) + ( GND ) + ( \cdiv|Add0~14  ))
// \cdiv|Add0~10  = CARRY(( \cdiv|divided_clocks [18] ) + ( GND ) + ( \cdiv|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~9_sumout ),
	.cout(\cdiv|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~9 .extended_lut = "off";
defparam \cdiv|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N52
dffeas \cdiv|divided_clocks[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[18] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \cdiv|Add0~5 (
// Equation(s):
// \cdiv|Add0~5_sumout  = SUM(( \cdiv|divided_clocks [19] ) + ( GND ) + ( \cdiv|Add0~10  ))
// \cdiv|Add0~6  = CARRY(( \cdiv|divided_clocks [19] ) + ( GND ) + ( \cdiv|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~5_sumout ),
	.cout(\cdiv|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~5 .extended_lut = "off";
defparam \cdiv|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N56
dffeas \cdiv|divided_clocks[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[19] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N57
cyclonev_lcell_comb \cdiv|Add0~1 (
// Equation(s):
// \cdiv|Add0~1_sumout  = SUM(( \cdiv|divided_clocks [20] ) + ( GND ) + ( \cdiv|Add0~6  ))

	.dataa(!\cdiv|divided_clocks [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~1 .extended_lut = "off";
defparam \cdiv|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \cdiv|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N54
cyclonev_lcell_comb \cdiv|divided_clocks[20]~feeder (
// Equation(s):
// \cdiv|divided_clocks[20]~feeder_combout  = ( \cdiv|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cdiv|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cdiv|divided_clocks[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|divided_clocks[20]~feeder .extended_lut = "off";
defparam \cdiv|divided_clocks[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cdiv|divided_clocks[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N56
dffeas \cdiv|divided_clocks[20] (
	.clk(\CLOCK_50~input_o ),
	.d(\cdiv|divided_clocks[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[20] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N33
cyclonev_lcell_comb \com|transfer~1 (
// Equation(s):
// \com|transfer~1_combout  = ( \KEY[0]~input_o  & ( \com|transfer~1_combout  & ( (!\SW[2]~input_o ) # (\GPIO_0[2]~input_o ) ) ) ) # ( \KEY[0]~input_o  & ( !\com|transfer~1_combout  & ( (\GPIO_0[2]~input_o  & \SW[2]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\GPIO_0[2]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\com|transfer~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|transfer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|transfer~1 .extended_lut = "off";
defparam \com|transfer~1 .lut_mask = 64'h000003030000F3F3;
defparam \com|transfer~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N51
cyclonev_lcell_comb \com|dataBitCounter[0]~1 (
// Equation(s):
// \com|dataBitCounter[0]~1_combout  = !\com|dataBitCounter [0]

	.dataa(!\com|dataBitCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|dataBitCounter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|dataBitCounter[0]~1 .extended_lut = "off";
defparam \com|dataBitCounter[0]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \com|dataBitCounter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N2
dffeas \com|dataBitCounter[0] (
	.clk(\com|clkOut~q ),
	.d(gnd),
	.asdata(\com|dataBitCounter[0]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataBitCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataBitCounter[0] .is_wysiwyg = "true";
defparam \com|dataBitCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N0
cyclonev_lcell_comb \com|Add1~17 (
// Equation(s):
// \com|Add1~17_sumout  = SUM(( \com|dataBitCounter [0] ) + ( \com|dataBitCounter [1] ) + ( !VCC ))
// \com|Add1~18  = CARRY(( \com|dataBitCounter [0] ) + ( \com|dataBitCounter [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\com|dataBitCounter [1]),
	.datad(!\com|dataBitCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add1~17_sumout ),
	.cout(\com|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \com|Add1~17 .extended_lut = "off";
defparam \com|Add1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \com|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N38
dffeas \com|dataBitCounter[1] (
	.clk(\com|clkOut~q ),
	.d(gnd),
	.asdata(\com|Add1~17_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataBitCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataBitCounter[1] .is_wysiwyg = "true";
defparam \com|dataBitCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N3
cyclonev_lcell_comb \com|Add1~21 (
// Equation(s):
// \com|Add1~21_sumout  = SUM(( \com|dataBitCounter [2] ) + ( GND ) + ( \com|Add1~18  ))
// \com|Add1~22  = CARRY(( \com|dataBitCounter [2] ) + ( GND ) + ( \com|Add1~18  ))

	.dataa(!\com|dataBitCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\com|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add1~21_sumout ),
	.cout(\com|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \com|Add1~21 .extended_lut = "off";
defparam \com|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \com|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N41
dffeas \com|dataBitCounter[2] (
	.clk(\com|clkOut~q ),
	.d(gnd),
	.asdata(\com|Add1~21_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataBitCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataBitCounter[2] .is_wysiwyg = "true";
defparam \com|dataBitCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N6
cyclonev_lcell_comb \com|Add1~25 (
// Equation(s):
// \com|Add1~25_sumout  = SUM(( \com|dataBitCounter [3] ) + ( GND ) + ( \com|Add1~22  ))
// \com|Add1~26  = CARRY(( \com|dataBitCounter [3] ) + ( GND ) + ( \com|Add1~22  ))

	.dataa(gnd),
	.datab(!\com|dataBitCounter [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\com|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add1~25_sumout ),
	.cout(\com|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \com|Add1~25 .extended_lut = "off";
defparam \com|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \com|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N32
dffeas \com|dataBitCounter[3] (
	.clk(\com|clkOut~q ),
	.d(gnd),
	.asdata(\com|Add1~25_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataBitCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataBitCounter[3] .is_wysiwyg = "true";
defparam \com|dataBitCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N9
cyclonev_lcell_comb \com|Add1~9 (
// Equation(s):
// \com|Add1~9_sumout  = SUM(( \com|dataBitCounter [4] ) + ( GND ) + ( \com|Add1~26  ))
// \com|Add1~10  = CARRY(( \com|dataBitCounter [4] ) + ( GND ) + ( \com|Add1~26  ))

	.dataa(!\com|dataBitCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\com|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add1~9_sumout ),
	.cout(\com|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \com|Add1~9 .extended_lut = "off";
defparam \com|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \com|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N26
dffeas \com|dataBitCounter[4] (
	.clk(\com|clkOut~q ),
	.d(gnd),
	.asdata(\com|Add1~9_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataBitCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataBitCounter[4] .is_wysiwyg = "true";
defparam \com|dataBitCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N12
cyclonev_lcell_comb \com|Add1~13 (
// Equation(s):
// \com|Add1~13_sumout  = SUM(( \com|dataBitCounter [5] ) + ( GND ) + ( \com|Add1~10  ))
// \com|Add1~14  = CARRY(( \com|dataBitCounter [5] ) + ( GND ) + ( \com|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\com|dataBitCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\com|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add1~13_sumout ),
	.cout(\com|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \com|Add1~13 .extended_lut = "off";
defparam \com|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \com|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N56
dffeas \com|dataBitCounter[5] (
	.clk(\com|clkOut~q ),
	.d(gnd),
	.asdata(\com|Add1~13_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataBitCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataBitCounter[5] .is_wysiwyg = "true";
defparam \com|dataBitCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N15
cyclonev_lcell_comb \com|Add1~5 (
// Equation(s):
// \com|Add1~5_sumout  = SUM(( \com|dataBitCounter [6] ) + ( GND ) + ( \com|Add1~14  ))
// \com|Add1~6  = CARRY(( \com|dataBitCounter [6] ) + ( GND ) + ( \com|Add1~14  ))

	.dataa(!\com|dataBitCounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\com|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add1~5_sumout ),
	.cout(\com|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \com|Add1~5 .extended_lut = "off";
defparam \com|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \com|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N58
dffeas \com|dataBitCounter[6] (
	.clk(\com|clkOut~q ),
	.d(gnd),
	.asdata(\com|Add1~5_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataBitCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataBitCounter[6] .is_wysiwyg = "true";
defparam \com|dataBitCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N18
cyclonev_lcell_comb \com|Add1~1 (
// Equation(s):
// \com|Add1~1_sumout  = SUM(( \com|dataBitCounter [7] ) + ( GND ) + ( \com|Add1~6  ))
// \com|Add1~2  = CARRY(( \com|dataBitCounter [7] ) + ( GND ) + ( \com|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\com|dataBitCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\com|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add1~1_sumout ),
	.cout(\com|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \com|Add1~1 .extended_lut = "off";
defparam \com|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \com|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N35
dffeas \com|dataBitCounter[7] (
	.clk(\com|clkOut~q ),
	.d(gnd),
	.asdata(\com|Add1~1_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataBitCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataBitCounter[7] .is_wysiwyg = "true";
defparam \com|dataBitCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N21
cyclonev_lcell_comb \com|Add1~29 (
// Equation(s):
// \com|Add1~29_sumout  = SUM(( \com|dataBitCounter [8] ) + ( GND ) + ( \com|Add1~2  ))

	.dataa(!\com|dataBitCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\com|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Add1~29 .extended_lut = "off";
defparam \com|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \com|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N45
cyclonev_lcell_comb \com|dataBitCounter~0 (
// Equation(s):
// \com|dataBitCounter~0_combout  = ( \com|Add1~29_sumout  & ( !\com|dataBitCounter [8] ) )

	.dataa(!\com|dataBitCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\com|Add1~29_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|dataBitCounter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|dataBitCounter~0 .extended_lut = "off";
defparam \com|dataBitCounter~0 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \com|dataBitCounter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N29
dffeas \com|dataBitCounter[8] (
	.clk(\com|clkOut~q ),
	.d(gnd),
	.asdata(\com|dataBitCounter~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataBitCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataBitCounter[8] .is_wysiwyg = "true";
defparam \com|dataBitCounter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N6
cyclonev_lcell_comb \com|transfer~_emulatedfeeder (
// Equation(s):
// \com|transfer~_emulatedfeeder_combout  = ( \com|transfer~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|transfer~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|transfer~_emulatedfeeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|transfer~_emulatedfeeder .extended_lut = "off";
defparam \com|transfer~_emulatedfeeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \com|transfer~_emulatedfeeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N18
cyclonev_lcell_comb \com|transfer~0 (
// Equation(s):
// \com|transfer~0_combout  = ( \KEY[0]~input_o  & ( \SW[2]~input_o  ) ) # ( !\KEY[0]~input_o  & ( \SW[2]~input_o  ) ) # ( !\KEY[0]~input_o  & ( !\SW[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|transfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|transfer~0 .extended_lut = "off";
defparam \com|transfer~0 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \com|transfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N8
dffeas \com|transfer~_emulated (
	.clk(\com|dataBitCounter [8]),
	.d(\com|transfer~_emulatedfeeder_combout ),
	.asdata(vcc),
	.clrn(!\com|transfer~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|transfer~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \com|transfer~_emulated .is_wysiwyg = "true";
defparam \com|transfer~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N45
cyclonev_lcell_comb \com|transfer~2 (
// Equation(s):
// \com|transfer~2_combout  = ( \KEY[0]~input_o  & ( \GPIO_0[2]~input_o  & ( (!\com|transfer~1_combout  $ (!\com|transfer~_emulated_q )) # (\SW[2]~input_o ) ) ) ) # ( \KEY[0]~input_o  & ( !\GPIO_0[2]~input_o  & ( (!\SW[2]~input_o  & (!\com|transfer~1_combout 
//  $ (!\com|transfer~_emulated_q ))) ) ) )

	.dataa(!\com|transfer~1_combout ),
	.datab(!\com|transfer~_emulated_q ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\GPIO_0[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|transfer~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|transfer~2 .extended_lut = "off";
defparam \com|transfer~2 .lut_mask = 64'h0000606000006F6F;
defparam \com|transfer~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N57
cyclonev_lcell_comb \com|cdiv[0]~0 (
// Equation(s):
// \com|cdiv[0]~0_combout  = ( !\com|cdiv [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\com|cdiv [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|cdiv[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|cdiv[0]~0 .extended_lut = "off";
defparam \com|cdiv[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \com|cdiv[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N1
dffeas \com|cdiv[0] (
	.clk(\cdiv|divided_clocks [20]),
	.d(gnd),
	.asdata(\com|cdiv[0]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|cdiv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \com|cdiv[0] .is_wysiwyg = "true";
defparam \com|cdiv[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N48
cyclonev_lcell_comb \com|clkOut~0 (
// Equation(s):
// \com|clkOut~0_combout  = ( \com|cdiv [0] & ( \com|transfer~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\com|transfer~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|cdiv [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|clkOut~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|clkOut~0 .extended_lut = "off";
defparam \com|clkOut~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \com|clkOut~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N50
dffeas \com|clkOut (
	.clk(\cdiv|divided_clocks [20]),
	.d(\com|clkOut~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|clkOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \com|clkOut .is_wysiwyg = "true";
defparam \com|clkOut .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N36
cyclonev_lcell_comb \com|Mux0~0 (
// Equation(s):
// \com|Mux0~0_combout  = ( \com|dataBitCounter [2] & ( (!\com|dataBitCounter [0] & (!\com|dataBitCounter [3] $ (!\com|dataBitCounter [1]))) # (\com|dataBitCounter [0] & (\com|dataBitCounter [3] & \com|dataBitCounter [1])) ) ) # ( !\com|dataBitCounter [2] & 
// ( (!\com|dataBitCounter [0] & (!\com|dataBitCounter [3] & !\com|dataBitCounter [1])) # (\com|dataBitCounter [0] & (!\com|dataBitCounter [3] $ (!\com|dataBitCounter [1]))) ) )

	.dataa(!\com|dataBitCounter [0]),
	.datab(!\com|dataBitCounter [3]),
	.datac(gnd),
	.datad(!\com|dataBitCounter [1]),
	.datae(gnd),
	.dataf(!\com|dataBitCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Mux0~0 .extended_lut = "off";
defparam \com|Mux0~0 .lut_mask = 64'h9944994422992299;
defparam \com|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N30
cyclonev_lcell_comb \com|Mux0~2 (
// Equation(s):
// \com|Mux0~2_combout  = ( \com|dataBitCounter [3] & ( \com|dataBitCounter [1] & ( !\com|dataBitCounter [0] $ (!\com|dataBitCounter [2]) ) ) ) # ( !\com|dataBitCounter [3] & ( \com|dataBitCounter [1] & ( (!\com|dataBitCounter [0] & !\com|dataBitCounter [2]) 
// ) ) ) # ( \com|dataBitCounter [3] & ( !\com|dataBitCounter [1] & ( (!\com|dataBitCounter [0] & !\com|dataBitCounter [2]) ) ) ) # ( !\com|dataBitCounter [3] & ( !\com|dataBitCounter [1] & ( (\com|dataBitCounter [0] & \com|dataBitCounter [2]) ) ) )

	.dataa(!\com|dataBitCounter [0]),
	.datab(gnd),
	.datac(!\com|dataBitCounter [2]),
	.datad(gnd),
	.datae(!\com|dataBitCounter [3]),
	.dataf(!\com|dataBitCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Mux0~2 .extended_lut = "off";
defparam \com|Mux0~2 .lut_mask = 64'h0505A0A0A0A05A5A;
defparam \com|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N39
cyclonev_lcell_comb \com|Mux0~1 (
// Equation(s):
// \com|Mux0~1_combout  = ( \com|dataBitCounter [1] & ( (!\com|dataBitCounter [0] & (\com|dataBitCounter [3] & !\com|dataBitCounter [2])) # (\com|dataBitCounter [0] & (!\com|dataBitCounter [3] & \com|dataBitCounter [2])) ) ) # ( !\com|dataBitCounter [1] & ( 
// (!\com|dataBitCounter [0] & (!\com|dataBitCounter [3] & \com|dataBitCounter [2])) # (\com|dataBitCounter [0] & (!\com|dataBitCounter [3] $ (\com|dataBitCounter [2]))) ) )

	.dataa(!\com|dataBitCounter [0]),
	.datab(!\com|dataBitCounter [3]),
	.datac(gnd),
	.datad(!\com|dataBitCounter [2]),
	.datae(gnd),
	.dataf(!\com|dataBitCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Mux0~1 .extended_lut = "off";
defparam \com|Mux0~1 .lut_mask = 64'h4499449922442244;
defparam \com|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N54
cyclonev_lcell_comb \com|Mux0~4 (
// Equation(s):
// \com|Mux0~4_combout  = ( \com|dataBitCounter [5] & ( (!\com|dataBitCounter [4] & ((\com|Mux0~1_combout ))) # (\com|dataBitCounter [4] & (\com|Mux0~0_combout )) ) ) # ( !\com|dataBitCounter [5] & ( (!\com|dataBitCounter [4] & (\com|Mux0~0_combout )) # 
// (\com|dataBitCounter [4] & ((\com|Mux0~2_combout ))) ) )

	.dataa(!\com|Mux0~0_combout ),
	.datab(!\com|Mux0~2_combout ),
	.datac(!\com|dataBitCounter [4]),
	.datad(!\com|Mux0~1_combout ),
	.datae(!\com|dataBitCounter [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Mux0~4 .extended_lut = "off";
defparam \com|Mux0~4 .lut_mask = 64'h535305F5535305F5;
defparam \com|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y4_N43
dffeas \sendBuffer[100] (
	.clk(\cdiv|divided_clocks [20]),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sendBuffer[100]),
	.prn(vcc));
// synopsys translate_off
defparam \sendBuffer[100] .is_wysiwyg = "true";
defparam \sendBuffer[100] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N24
cyclonev_lcell_comb \com|Mux0~3 (
// Equation(s):
// \com|Mux0~3_combout  = ( \com|dataBitCounter [4] & ( \com|dataBitCounter [7] & ( (!\com|dataBitCounter [5] & (\com|Mux0~0_combout )) # (\com|dataBitCounter [5] & ((\com|Mux0~1_combout ))) ) ) ) # ( !\com|dataBitCounter [4] & ( \com|dataBitCounter [7] & ( 
// (!\com|dataBitCounter [5] & ((\com|Mux0~1_combout ))) # (\com|dataBitCounter [5] & (\com|Mux0~2_combout )) ) ) ) # ( \com|dataBitCounter [4] & ( !\com|dataBitCounter [7] & ( (!\com|dataBitCounter [5] & ((\com|Mux0~1_combout ))) # (\com|dataBitCounter [5] 
// & (\com|Mux0~2_combout )) ) ) ) # ( !\com|dataBitCounter [4] & ( !\com|dataBitCounter [7] & ( (!\com|dataBitCounter [5] & ((\com|Mux0~2_combout ))) # (\com|dataBitCounter [5] & (\com|Mux0~0_combout )) ) ) )

	.dataa(!\com|Mux0~0_combout ),
	.datab(!\com|Mux0~2_combout ),
	.datac(!\com|dataBitCounter [5]),
	.datad(!\com|Mux0~1_combout ),
	.datae(!\com|dataBitCounter [4]),
	.dataf(!\com|dataBitCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Mux0~3 .extended_lut = "off";
defparam \com|Mux0~3 .lut_mask = 64'h353503F303F3505F;
defparam \com|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N34
dffeas \com|dataBitCounter[7]~DUPLICATE (
	.clk(\com|clkOut~q ),
	.d(gnd),
	.asdata(\com|Add1~1_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataBitCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataBitCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \com|dataBitCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N0
cyclonev_lcell_comb \com|Mux0~5 (
// Equation(s):
// \com|Mux0~5_combout  = ( \com|dataBitCounter[7]~DUPLICATE_q  & ( \com|dataBitCounter [6] & ( (sendBuffer[100]) # (\com|Mux0~4_combout ) ) ) ) # ( !\com|dataBitCounter[7]~DUPLICATE_q  & ( \com|dataBitCounter [6] & ( (\com|Mux0~3_combout ) # 
// (sendBuffer[100]) ) ) ) # ( \com|dataBitCounter[7]~DUPLICATE_q  & ( !\com|dataBitCounter [6] & ( (\com|Mux0~3_combout ) # (sendBuffer[100]) ) ) ) # ( !\com|dataBitCounter[7]~DUPLICATE_q  & ( !\com|dataBitCounter [6] & ( (sendBuffer[100]) # 
// (\com|Mux0~4_combout ) ) ) )

	.dataa(!\com|Mux0~4_combout ),
	.datab(!sendBuffer[100]),
	.datac(!\com|Mux0~3_combout ),
	.datad(gnd),
	.datae(!\com|dataBitCounter[7]~DUPLICATE_q ),
	.dataf(!\com|dataBitCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Mux0~5 .extended_lut = "off";
defparam \com|Mux0~5 .lut_mask = 64'h77773F3F3F3F7777;
defparam \com|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N2
dffeas \com|dataOut (
	.clk(\com|clkOut~q ),
	.d(\com|Mux0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataOut .is_wysiwyg = "true";
defparam \com|dataOut .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \GPIO_0[5]~inputCLKENA0 (
	.inclk(\GPIO_0[5]~input_o ),
	.ena(vcc),
	.outclk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \GPIO_0[5]~inputCLKENA0 .clock_type = "global clock";
defparam \GPIO_0[5]~inputCLKENA0 .disable_mode = "low";
defparam \GPIO_0[5]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \GPIO_0[5]~inputCLKENA0 .ena_register_power_up = "high";
defparam \GPIO_0[5]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N48
cyclonev_lcell_comb \com|dataInCounter[0]~0 (
// Equation(s):
// \com|dataInCounter[0]~0_combout  = !\com|dataInCounter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\com|dataInCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|dataInCounter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|dataInCounter[0]~0 .extended_lut = "off";
defparam \com|dataInCounter[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \com|dataInCounter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N49
dffeas \com|dataInCounter[0] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|dataInCounter[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataInCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataInCounter[0] .is_wysiwyg = "true";
defparam \com|dataInCounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N30
cyclonev_lcell_comb \com|Add2~1 (
// Equation(s):
// \com|Add2~1_sumout  = SUM(( \com|dataInCounter [1] ) + ( \com|dataInCounter [0] ) + ( !VCC ))
// \com|Add2~2  = CARRY(( \com|dataInCounter [1] ) + ( \com|dataInCounter [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\com|dataInCounter [0]),
	.datac(gnd),
	.datad(!\com|dataInCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add2~1_sumout ),
	.cout(\com|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \com|Add2~1 .extended_lut = "off";
defparam \com|Add2~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \com|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N31
dffeas \com|dataInCounter[1] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataInCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataInCounter[1] .is_wysiwyg = "true";
defparam \com|dataInCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N33
cyclonev_lcell_comb \com|Add2~5 (
// Equation(s):
// \com|Add2~5_sumout  = SUM(( \com|dataInCounter [2] ) + ( GND ) + ( \com|Add2~2  ))
// \com|Add2~6  = CARRY(( \com|dataInCounter [2] ) + ( GND ) + ( \com|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\com|dataInCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\com|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add2~5_sumout ),
	.cout(\com|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \com|Add2~5 .extended_lut = "off";
defparam \com|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \com|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N35
dffeas \com|dataInCounter[2] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataInCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataInCounter[2] .is_wysiwyg = "true";
defparam \com|dataInCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N36
cyclonev_lcell_comb \com|Add2~9 (
// Equation(s):
// \com|Add2~9_sumout  = SUM(( \com|dataInCounter [3] ) + ( GND ) + ( \com|Add2~6  ))
// \com|Add2~10  = CARRY(( \com|dataInCounter [3] ) + ( GND ) + ( \com|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\com|dataInCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\com|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add2~9_sumout ),
	.cout(\com|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \com|Add2~9 .extended_lut = "off";
defparam \com|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \com|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N37
dffeas \com|dataInCounter[3] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataInCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataInCounter[3] .is_wysiwyg = "true";
defparam \com|dataInCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N39
cyclonev_lcell_comb \com|Add2~13 (
// Equation(s):
// \com|Add2~13_sumout  = SUM(( \com|dataInCounter [4] ) + ( GND ) + ( \com|Add2~10  ))
// \com|Add2~14  = CARRY(( \com|dataInCounter [4] ) + ( GND ) + ( \com|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\com|dataInCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\com|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add2~13_sumout ),
	.cout(\com|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \com|Add2~13 .extended_lut = "off";
defparam \com|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \com|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N41
dffeas \com|dataInCounter[4] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataInCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataInCounter[4] .is_wysiwyg = "true";
defparam \com|dataInCounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N42
cyclonev_lcell_comb \com|Add2~25 (
// Equation(s):
// \com|Add2~25_sumout  = SUM(( \com|dataInCounter [5] ) + ( GND ) + ( \com|Add2~14  ))
// \com|Add2~26  = CARRY(( \com|dataInCounter [5] ) + ( GND ) + ( \com|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\com|dataInCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\com|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add2~25_sumout ),
	.cout(\com|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \com|Add2~25 .extended_lut = "off";
defparam \com|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \com|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N43
dffeas \com|dataInCounter[5] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataInCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataInCounter[5] .is_wysiwyg = "true";
defparam \com|dataInCounter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N45
cyclonev_lcell_comb \com|Add2~21 (
// Equation(s):
// \com|Add2~21_sumout  = SUM(( \com|dataInCounter [6] ) + ( GND ) + ( \com|Add2~26  ))
// \com|Add2~22  = CARRY(( \com|dataInCounter [6] ) + ( GND ) + ( \com|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\com|dataInCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\com|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add2~21_sumout ),
	.cout(\com|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \com|Add2~21 .extended_lut = "off";
defparam \com|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \com|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N47
dffeas \com|dataInCounter[6] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataInCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataInCounter[6] .is_wysiwyg = "true";
defparam \com|dataInCounter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N48
cyclonev_lcell_comb \com|Add2~17 (
// Equation(s):
// \com|Add2~17_sumout  = SUM(( \com|dataInCounter [7] ) + ( GND ) + ( \com|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\com|dataInCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\com|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\com|Add2~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Add2~17 .extended_lut = "off";
defparam \com|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \com|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N50
dffeas \com|dataInCounter[7] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataInCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataInCounter[7] .is_wysiwyg = "true";
defparam \com|dataInCounter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N44
dffeas \com|dataInCounter[5]~DUPLICATE (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataInCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataInCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \com|dataInCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N6
cyclonev_lcell_comb \com|Decoder0~0 (
// Equation(s):
// \com|Decoder0~0_combout  = ( !\com|dataInCounter [3] & ( !\com|dataInCounter[5]~DUPLICATE_q  & ( (!\com|dataInCounter [2] & (!\com|dataInCounter [6] & (!\com|dataInCounter [7] & !\com|dataInCounter [4]))) ) ) )

	.dataa(!\com|dataInCounter [2]),
	.datab(!\com|dataInCounter [6]),
	.datac(!\com|dataInCounter [7]),
	.datad(!\com|dataInCounter [4]),
	.datae(!\com|dataInCounter [3]),
	.dataf(!\com|dataInCounter[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Decoder0~0 .extended_lut = "off";
defparam \com|Decoder0~0 .lut_mask = 64'h8000000000000000;
defparam \com|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N36
cyclonev_lcell_comb \com|receiveBuffer[1]~1 (
// Equation(s):
// \com|receiveBuffer[1]~1_combout  = ( \com|receiveBuffer [1] & ( \com|dataInCounter [0] & ( (!\com|Decoder0~0_combout ) # ((\com|dataInCounter [1]) # (\GPIO_0[4]~input_o )) ) ) ) # ( !\com|receiveBuffer [1] & ( \com|dataInCounter [0] & ( 
// (\com|Decoder0~0_combout  & (\GPIO_0[4]~input_o  & !\com|dataInCounter [1])) ) ) ) # ( \com|receiveBuffer [1] & ( !\com|dataInCounter [0] ) )

	.dataa(gnd),
	.datab(!\com|Decoder0~0_combout ),
	.datac(!\GPIO_0[4]~input_o ),
	.datad(!\com|dataInCounter [1]),
	.datae(!\com|receiveBuffer [1]),
	.dataf(!\com|dataInCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[1]~1 .extended_lut = "off";
defparam \com|receiveBuffer[1]~1 .lut_mask = 64'h0000FFFF0300CFFF;
defparam \com|receiveBuffer[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N38
dffeas \com|receiveBuffer[1] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[1] .is_wysiwyg = "true";
defparam \com|receiveBuffer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N15
cyclonev_lcell_comb \com|receiveBuffer[2]~2 (
// Equation(s):
// \com|receiveBuffer[2]~2_combout  = ( \com|dataInCounter [0] & ( \com|receiveBuffer [2] ) ) # ( !\com|dataInCounter [0] & ( (!\com|dataInCounter [1] & (((\com|receiveBuffer [2])))) # (\com|dataInCounter [1] & ((!\com|Decoder0~0_combout  & 
// ((\com|receiveBuffer [2]))) # (\com|Decoder0~0_combout  & (\GPIO_0[4]~input_o )))) ) )

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(!\com|dataInCounter [1]),
	.datac(!\com|Decoder0~0_combout ),
	.datad(!\com|receiveBuffer [2]),
	.datae(gnd),
	.dataf(!\com|dataInCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[2]~2 .extended_lut = "off";
defparam \com|receiveBuffer[2]~2 .lut_mask = 64'h01FD01FD00FF00FF;
defparam \com|receiveBuffer[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N17
dffeas \com|receiveBuffer[2] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[2]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[2] .is_wysiwyg = "true";
defparam \com|receiveBuffer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N3
cyclonev_lcell_comb \com|receiveBuffer[3]~3 (
// Equation(s):
// \com|receiveBuffer[3]~3_combout  = ( \com|dataInCounter [1] & ( (!\com|Decoder0~0_combout  & (((\com|receiveBuffer [3])))) # (\com|Decoder0~0_combout  & ((!\com|dataInCounter [0] & ((\com|receiveBuffer [3]))) # (\com|dataInCounter [0] & 
// (\GPIO_0[4]~input_o )))) ) ) # ( !\com|dataInCounter [1] & ( \com|receiveBuffer [3] ) )

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(!\com|Decoder0~0_combout ),
	.datac(!\com|dataInCounter [0]),
	.datad(!\com|receiveBuffer [3]),
	.datae(gnd),
	.dataf(!\com|dataInCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[3]~3 .extended_lut = "off";
defparam \com|receiveBuffer[3]~3 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \com|receiveBuffer[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N5
dffeas \com|receiveBuffer[3] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[3]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[3] .is_wysiwyg = "true";
defparam \com|receiveBuffer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N33
cyclonev_lcell_comb \com|receiveBuffer[0]~0 (
// Equation(s):
// \com|receiveBuffer[0]~0_combout  = ( \com|receiveBuffer [0] & ( \com|dataInCounter [0] ) ) # ( \com|receiveBuffer [0] & ( !\com|dataInCounter [0] & ( ((!\com|Decoder0~0_combout ) # (\com|dataInCounter [1])) # (\GPIO_0[4]~input_o ) ) ) ) # ( 
// !\com|receiveBuffer [0] & ( !\com|dataInCounter [0] & ( (\GPIO_0[4]~input_o  & (!\com|dataInCounter [1] & \com|Decoder0~0_combout )) ) ) )

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(!\com|dataInCounter [1]),
	.datac(!\com|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\com|receiveBuffer [0]),
	.dataf(!\com|dataInCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[0]~0 .extended_lut = "off";
defparam \com|receiveBuffer[0]~0 .lut_mask = 64'h0404F7F70000FFFF;
defparam \com|receiveBuffer[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N35
dffeas \com|receiveBuffer[0] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[0] .is_wysiwyg = "true";
defparam \com|receiveBuffer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N21
cyclonev_lcell_comb \h0|Mux3~0 (
// Equation(s):
// \h0|Mux3~0_combout  = ( \com|receiveBuffer [0] & ( (!\com|receiveBuffer [1] & (!\com|receiveBuffer [2] & !\com|receiveBuffer [3])) ) ) # ( !\com|receiveBuffer [0] & ( (!\com|receiveBuffer [1] & (\com|receiveBuffer [2] & !\com|receiveBuffer [3])) ) )

	.dataa(!\com|receiveBuffer [1]),
	.datab(!\com|receiveBuffer [2]),
	.datac(gnd),
	.datad(!\com|receiveBuffer [3]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|Mux3~0 .extended_lut = "off";
defparam \h0|Mux3~0 .lut_mask = 64'h2200220088008800;
defparam \h0|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N24
cyclonev_lcell_comb \h0|leds[1]~0 (
// Equation(s):
// \h0|leds[1]~0_combout  = ( \com|receiveBuffer [0] & ( (!\com|receiveBuffer [1] & \com|receiveBuffer [2]) ) ) # ( !\com|receiveBuffer [0] & ( (\com|receiveBuffer [1] & \com|receiveBuffer [2]) ) )

	.dataa(!\com|receiveBuffer [1]),
	.datab(!\com|receiveBuffer [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|leds[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|leds[1]~0 .extended_lut = "off";
defparam \h0|leds[1]~0 .lut_mask = 64'h1111111122222222;
defparam \h0|leds[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N27
cyclonev_lcell_comb \h0|Decoder0~0 (
// Equation(s):
// \h0|Decoder0~0_combout  = ( !\com|receiveBuffer [0] & ( (\com|receiveBuffer [1] & !\com|receiveBuffer [2]) ) )

	.dataa(!\com|receiveBuffer [1]),
	.datab(!\com|receiveBuffer [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|Decoder0~0 .extended_lut = "off";
defparam \h0|Decoder0~0 .lut_mask = 64'h4444444400000000;
defparam \h0|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N18
cyclonev_lcell_comb \h0|Mux2~0 (
// Equation(s):
// \h0|Mux2~0_combout  = ( \com|receiveBuffer [0] & ( (!\com|receiveBuffer [3] & (!\com|receiveBuffer [1] $ (\com|receiveBuffer [2]))) ) ) # ( !\com|receiveBuffer [0] & ( (!\com|receiveBuffer [1] & (\com|receiveBuffer [2] & !\com|receiveBuffer [3])) ) )

	.dataa(!\com|receiveBuffer [1]),
	.datab(!\com|receiveBuffer [2]),
	.datac(!\com|receiveBuffer [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|Mux2~0 .extended_lut = "off";
defparam \h0|Mux2~0 .lut_mask = 64'h2020202090909090;
defparam \h0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N12
cyclonev_lcell_comb \h0|WideOr0~0 (
// Equation(s):
// \h0|WideOr0~0_combout  = ( \com|receiveBuffer [0] ) # ( !\com|receiveBuffer [0] & ( (!\com|receiveBuffer [1] & \com|receiveBuffer [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\com|receiveBuffer [1]),
	.datad(!\com|receiveBuffer [2]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr0~0 .extended_lut = "off";
defparam \h0|WideOr0~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \h0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N0
cyclonev_lcell_comb \h0|Mux1~0 (
// Equation(s):
// \h0|Mux1~0_combout  = ( \com|receiveBuffer [0] & ( (!\com|receiveBuffer [3] & ((!\com|receiveBuffer [2]) # (\com|receiveBuffer [1]))) ) ) # ( !\com|receiveBuffer [0] & ( (!\com|receiveBuffer [2] & (\com|receiveBuffer [1] & !\com|receiveBuffer [3])) ) )

	.dataa(gnd),
	.datab(!\com|receiveBuffer [2]),
	.datac(!\com|receiveBuffer [1]),
	.datad(!\com|receiveBuffer [3]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|Mux1~0 .extended_lut = "off";
defparam \h0|Mux1~0 .lut_mask = 64'h0C000C00CF00CF00;
defparam \h0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N3
cyclonev_lcell_comb \h0|Mux0~0 (
// Equation(s):
// \h0|Mux0~0_combout  = ( \com|receiveBuffer [0] & ( (!\com|receiveBuffer [1] $ (!\com|receiveBuffer [2])) # (\com|receiveBuffer [3]) ) ) # ( !\com|receiveBuffer [0] & ( ((\com|receiveBuffer [3]) # (\com|receiveBuffer [2])) # (\com|receiveBuffer [1]) ) )

	.dataa(!\com|receiveBuffer [1]),
	.datab(!\com|receiveBuffer [2]),
	.datac(gnd),
	.datad(!\com|receiveBuffer [3]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|Mux0~0 .extended_lut = "off";
defparam \h0|Mux0~0 .lut_mask = 64'h77FF77FF66FF66FF;
defparam \h0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N34
dffeas \com|dataInCounter[2]~DUPLICATE (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|dataInCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \com|dataInCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \com|dataInCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N54
cyclonev_lcell_comb \com|Decoder0~2 (
// Equation(s):
// \com|Decoder0~2_combout  = ( !\com|dataInCounter [0] & ( (!\com|dataInCounter [1] & \com|dataInCounter[2]~DUPLICATE_q ) ) )

	.dataa(!\com|dataInCounter [1]),
	.datab(!\com|dataInCounter[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|dataInCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Decoder0~2 .extended_lut = "off";
defparam \com|Decoder0~2 .lut_mask = 64'h2222222200000000;
defparam \com|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N12
cyclonev_lcell_comb \com|Decoder0~1 (
// Equation(s):
// \com|Decoder0~1_combout  = ( !\com|dataInCounter [4] & ( (!\com|dataInCounter [7] & (!\com|dataInCounter [6] & (!\com|dataInCounter [5] & !\com|dataInCounter [3]))) ) )

	.dataa(!\com|dataInCounter [7]),
	.datab(!\com|dataInCounter [6]),
	.datac(!\com|dataInCounter [5]),
	.datad(!\com|dataInCounter [3]),
	.datae(gnd),
	.dataf(!\com|dataInCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Decoder0~1 .extended_lut = "off";
defparam \com|Decoder0~1 .lut_mask = 64'h8000800000000000;
defparam \com|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N30
cyclonev_lcell_comb \com|receiveBuffer[4]~4 (
// Equation(s):
// \com|receiveBuffer[4]~4_combout  = (!\com|Decoder0~2_combout  & (((\com|receiveBuffer [4])))) # (\com|Decoder0~2_combout  & ((!\com|Decoder0~1_combout  & ((\com|receiveBuffer [4]))) # (\com|Decoder0~1_combout  & (\GPIO_0[4]~input_o ))))

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(!\com|Decoder0~2_combout ),
	.datac(!\com|Decoder0~1_combout ),
	.datad(!\com|receiveBuffer [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[4]~4 .extended_lut = "off";
defparam \com|receiveBuffer[4]~4 .lut_mask = 64'h01FD01FD01FD01FD;
defparam \com|receiveBuffer[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N32
dffeas \com|receiveBuffer[4] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[4]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[4] .is_wysiwyg = "true";
defparam \com|receiveBuffer[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N18
cyclonev_lcell_comb \com|Decoder0~3 (
// Equation(s):
// \com|Decoder0~3_combout  = ( \com|dataInCounter [2] & ( !\com|dataInCounter [1] ) )

	.dataa(!\com|dataInCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|dataInCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Decoder0~3 .extended_lut = "off";
defparam \com|Decoder0~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \com|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N39
cyclonev_lcell_comb \com|receiveBuffer[5]~5 (
// Equation(s):
// \com|receiveBuffer[5]~5_combout  = ( \com|dataInCounter [0] & ( (!\com|Decoder0~1_combout  & (((\com|receiveBuffer [5])))) # (\com|Decoder0~1_combout  & ((!\com|Decoder0~3_combout  & ((\com|receiveBuffer [5]))) # (\com|Decoder0~3_combout  & 
// (\GPIO_0[4]~input_o )))) ) ) # ( !\com|dataInCounter [0] & ( \com|receiveBuffer [5] ) )

	.dataa(!\com|Decoder0~1_combout ),
	.datab(!\GPIO_0[4]~input_o ),
	.datac(!\com|Decoder0~3_combout ),
	.datad(!\com|receiveBuffer [5]),
	.datae(gnd),
	.dataf(!\com|dataInCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[5]~5 .extended_lut = "off";
defparam \com|receiveBuffer[5]~5 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \com|receiveBuffer[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N41
dffeas \com|receiveBuffer[5] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[5]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[5] .is_wysiwyg = "true";
defparam \com|receiveBuffer[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N57
cyclonev_lcell_comb \com|Decoder0~4 (
// Equation(s):
// \com|Decoder0~4_combout  = (\com|dataInCounter [1] & \com|dataInCounter[2]~DUPLICATE_q )

	.dataa(!\com|dataInCounter [1]),
	.datab(!\com|dataInCounter[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Decoder0~4 .extended_lut = "off";
defparam \com|Decoder0~4 .lut_mask = 64'h1111111111111111;
defparam \com|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N45
cyclonev_lcell_comb \com|receiveBuffer[7]~7 (
// Equation(s):
// \com|receiveBuffer[7]~7_combout  = ( \com|dataInCounter [0] & ( (!\com|Decoder0~1_combout  & (((\com|receiveBuffer [7])))) # (\com|Decoder0~1_combout  & ((!\com|Decoder0~4_combout  & ((\com|receiveBuffer [7]))) # (\com|Decoder0~4_combout  & 
// (\GPIO_0[4]~input_o )))) ) ) # ( !\com|dataInCounter [0] & ( \com|receiveBuffer [7] ) )

	.dataa(!\com|Decoder0~1_combout ),
	.datab(!\GPIO_0[4]~input_o ),
	.datac(!\com|Decoder0~4_combout ),
	.datad(!\com|receiveBuffer [7]),
	.datae(gnd),
	.dataf(!\com|dataInCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[7]~7 .extended_lut = "off";
defparam \com|receiveBuffer[7]~7 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \com|receiveBuffer[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N47
dffeas \com|receiveBuffer[7] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[7]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[7] .is_wysiwyg = "true";
defparam \com|receiveBuffer[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N42
cyclonev_lcell_comb \com|receiveBuffer[6]~6 (
// Equation(s):
// \com|receiveBuffer[6]~6_combout  = ( \com|dataInCounter [0] & ( \com|receiveBuffer [6] ) ) # ( !\com|dataInCounter [0] & ( (!\com|Decoder0~1_combout  & (((\com|receiveBuffer [6])))) # (\com|Decoder0~1_combout  & ((!\com|Decoder0~4_combout  & 
// ((\com|receiveBuffer [6]))) # (\com|Decoder0~4_combout  & (\GPIO_0[4]~input_o )))) ) )

	.dataa(!\com|Decoder0~1_combout ),
	.datab(!\GPIO_0[4]~input_o ),
	.datac(!\com|Decoder0~4_combout ),
	.datad(!\com|receiveBuffer [6]),
	.datae(gnd),
	.dataf(!\com|dataInCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[6]~6 .extended_lut = "off";
defparam \com|receiveBuffer[6]~6 .lut_mask = 64'h01FB01FB00FF00FF;
defparam \com|receiveBuffer[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N44
dffeas \com|receiveBuffer[6] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[6]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[6] .is_wysiwyg = "true";
defparam \com|receiveBuffer[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N51
cyclonev_lcell_comb \h1|Mux3~0 (
// Equation(s):
// \h1|Mux3~0_combout  = ( \com|receiveBuffer [6] & ( (!\com|receiveBuffer [4] & (!\com|receiveBuffer [5] & !\com|receiveBuffer [7])) ) ) # ( !\com|receiveBuffer [6] & ( (\com|receiveBuffer [4] & (!\com|receiveBuffer [5] & !\com|receiveBuffer [7])) ) )

	.dataa(!\com|receiveBuffer [4]),
	.datab(gnd),
	.datac(!\com|receiveBuffer [5]),
	.datad(!\com|receiveBuffer [7]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|Mux3~0 .extended_lut = "off";
defparam \h1|Mux3~0 .lut_mask = 64'h50005000A000A000;
defparam \h1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N48
cyclonev_lcell_comb \h1|leds[1]~0 (
// Equation(s):
// \h1|leds[1]~0_combout  = ( \com|receiveBuffer [6] & ( !\com|receiveBuffer [4] $ (!\com|receiveBuffer [5]) ) )

	.dataa(!\com|receiveBuffer [4]),
	.datab(!\com|receiveBuffer [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|leds[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|leds[1]~0 .extended_lut = "off";
defparam \h1|leds[1]~0 .lut_mask = 64'h0000000066666666;
defparam \h1|leds[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N27
cyclonev_lcell_comb \h1|Decoder0~0 (
// Equation(s):
// \h1|Decoder0~0_combout  = ( !\com|receiveBuffer [6] & ( (!\com|receiveBuffer [4] & \com|receiveBuffer [5]) ) )

	.dataa(!\com|receiveBuffer [4]),
	.datab(gnd),
	.datac(!\com|receiveBuffer [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|Decoder0~0 .extended_lut = "off";
defparam \h1|Decoder0~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \h1|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N0
cyclonev_lcell_comb \h1|Mux2~0 (
// Equation(s):
// \h1|Mux2~0_combout  = ( \com|receiveBuffer [6] & ( (!\com|receiveBuffer [7] & (!\com|receiveBuffer [4] $ (\com|receiveBuffer [5]))) ) ) # ( !\com|receiveBuffer [6] & ( (\com|receiveBuffer [4] & (!\com|receiveBuffer [5] & !\com|receiveBuffer [7])) ) )

	.dataa(!\com|receiveBuffer [4]),
	.datab(!\com|receiveBuffer [5]),
	.datac(gnd),
	.datad(!\com|receiveBuffer [7]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|Mux2~0 .extended_lut = "off";
defparam \h1|Mux2~0 .lut_mask = 64'h4400440099009900;
defparam \h1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N36
cyclonev_lcell_comb \h1|WideOr0~0 (
// Equation(s):
// \h1|WideOr0~0_combout  = ( \com|receiveBuffer [5] & ( \com|receiveBuffer [4] ) ) # ( !\com|receiveBuffer [5] & ( (\com|receiveBuffer [6]) # (\com|receiveBuffer [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\com|receiveBuffer [4]),
	.datad(!\com|receiveBuffer [6]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr0~0 .extended_lut = "off";
defparam \h1|WideOr0~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \h1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N3
cyclonev_lcell_comb \h1|Mux1~0 (
// Equation(s):
// \h1|Mux1~0_combout  = ( \com|receiveBuffer [6] & ( (\com|receiveBuffer [4] & (\com|receiveBuffer [5] & !\com|receiveBuffer [7])) ) ) # ( !\com|receiveBuffer [6] & ( (!\com|receiveBuffer [7] & ((\com|receiveBuffer [5]) # (\com|receiveBuffer [4]))) ) )

	.dataa(!\com|receiveBuffer [4]),
	.datab(!\com|receiveBuffer [5]),
	.datac(!\com|receiveBuffer [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|Mux1~0 .extended_lut = "off";
defparam \h1|Mux1~0 .lut_mask = 64'h7070707010101010;
defparam \h1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N24
cyclonev_lcell_comb \h1|Mux0~0 (
// Equation(s):
// \h1|Mux0~0_combout  = ( \com|receiveBuffer [6] & ( (!\com|receiveBuffer [4]) # ((!\com|receiveBuffer [5]) # (\com|receiveBuffer [7])) ) ) # ( !\com|receiveBuffer [6] & ( (\com|receiveBuffer [7]) # (\com|receiveBuffer [5]) ) )

	.dataa(!\com|receiveBuffer [4]),
	.datab(!\com|receiveBuffer [5]),
	.datac(gnd),
	.datad(!\com|receiveBuffer [7]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|Mux0~0 .extended_lut = "off";
defparam \h1|Mux0~0 .lut_mask = 64'h33FF33FFEEFFEEFF;
defparam \h1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N27
cyclonev_lcell_comb \com|Decoder0~6 (
// Equation(s):
// \com|Decoder0~6_combout  = ( !\com|dataInCounter [2] & ( \com|dataInCounter [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\com|dataInCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|dataInCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Decoder0~6 .extended_lut = "off";
defparam \com|Decoder0~6 .lut_mask = 64'h0F0F0F0F00000000;
defparam \com|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N21
cyclonev_lcell_comb \com|Decoder0~7 (
// Equation(s):
// \com|Decoder0~7_combout  = ( !\com|dataInCounter [0] & ( \com|dataInCounter [1] ) )

	.dataa(!\com|dataInCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|dataInCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Decoder0~7 .extended_lut = "off";
defparam \com|Decoder0~7 .lut_mask = 64'h5555555500000000;
defparam \com|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N24
cyclonev_lcell_comb \com|Decoder0~5 (
// Equation(s):
// \com|Decoder0~5_combout  = ( !\com|dataInCounter[5]~DUPLICATE_q  & ( (!\com|dataInCounter [4] & (!\com|dataInCounter [7] & !\com|dataInCounter [6])) ) )

	.dataa(gnd),
	.datab(!\com|dataInCounter [4]),
	.datac(!\com|dataInCounter [7]),
	.datad(!\com|dataInCounter [6]),
	.datae(gnd),
	.dataf(!\com|dataInCounter[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Decoder0~5 .extended_lut = "off";
defparam \com|Decoder0~5 .lut_mask = 64'hC000C00000000000;
defparam \com|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N51
cyclonev_lcell_comb \com|receiveBuffer[10]~10 (
// Equation(s):
// \com|receiveBuffer[10]~10_combout  = ( \com|Decoder0~5_combout  & ( (!\com|Decoder0~6_combout  & (((\com|receiveBuffer [10])))) # (\com|Decoder0~6_combout  & ((!\com|Decoder0~7_combout  & ((\com|receiveBuffer [10]))) # (\com|Decoder0~7_combout  & 
// (\GPIO_0[4]~input_o )))) ) ) # ( !\com|Decoder0~5_combout  & ( \com|receiveBuffer [10] ) )

	.dataa(!\com|Decoder0~6_combout ),
	.datab(!\GPIO_0[4]~input_o ),
	.datac(!\com|Decoder0~7_combout ),
	.datad(!\com|receiveBuffer [10]),
	.datae(gnd),
	.dataf(!\com|Decoder0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[10]~10 .extended_lut = "off";
defparam \com|receiveBuffer[10]~10 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \com|receiveBuffer[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N53
dffeas \com|receiveBuffer[10] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[10]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[10] .is_wysiwyg = "true";
defparam \com|receiveBuffer[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N6
cyclonev_lcell_comb \com|receiveBuffer[8]~8 (
// Equation(s):
// \com|receiveBuffer[8]~8_combout  = ( \com|receiveBuffer [8] & ( \com|dataInCounter [1] ) ) # ( \com|receiveBuffer [8] & ( !\com|dataInCounter [1] & ( (!\com|Decoder0~6_combout ) # ((!\com|Decoder0~5_combout ) # ((\com|dataInCounter [0]) # 
// (\GPIO_0[4]~input_o ))) ) ) ) # ( !\com|receiveBuffer [8] & ( !\com|dataInCounter [1] & ( (\com|Decoder0~6_combout  & (\com|Decoder0~5_combout  & (\GPIO_0[4]~input_o  & !\com|dataInCounter [0]))) ) ) )

	.dataa(!\com|Decoder0~6_combout ),
	.datab(!\com|Decoder0~5_combout ),
	.datac(!\GPIO_0[4]~input_o ),
	.datad(!\com|dataInCounter [0]),
	.datae(!\com|receiveBuffer [8]),
	.dataf(!\com|dataInCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[8]~8 .extended_lut = "off";
defparam \com|receiveBuffer[8]~8 .lut_mask = 64'h0100EFFF0000FFFF;
defparam \com|receiveBuffer[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N8
dffeas \com|receiveBuffer[8] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[8]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[8] .is_wysiwyg = "true";
defparam \com|receiveBuffer[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N54
cyclonev_lcell_comb \com|receiveBuffer[11]~11 (
// Equation(s):
// \com|receiveBuffer[11]~11_combout  = ( \com|receiveBuffer [11] & ( \com|dataInCounter [1] & ( (!\com|Decoder0~6_combout ) # ((!\com|Decoder0~5_combout ) # ((!\com|dataInCounter [0]) # (\GPIO_0[4]~input_o ))) ) ) ) # ( !\com|receiveBuffer [11] & ( 
// \com|dataInCounter [1] & ( (\com|Decoder0~6_combout  & (\com|Decoder0~5_combout  & (\GPIO_0[4]~input_o  & \com|dataInCounter [0]))) ) ) ) # ( \com|receiveBuffer [11] & ( !\com|dataInCounter [1] ) )

	.dataa(!\com|Decoder0~6_combout ),
	.datab(!\com|Decoder0~5_combout ),
	.datac(!\GPIO_0[4]~input_o ),
	.datad(!\com|dataInCounter [0]),
	.datae(!\com|receiveBuffer [11]),
	.dataf(!\com|dataInCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[11]~11 .extended_lut = "off";
defparam \com|receiveBuffer[11]~11 .lut_mask = 64'h0000FFFF0001FFEF;
defparam \com|receiveBuffer[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N56
dffeas \com|receiveBuffer[11] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[11]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[11] .is_wysiwyg = "true";
defparam \com|receiveBuffer[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N42
cyclonev_lcell_comb \com|receiveBuffer[9]~9 (
// Equation(s):
// \com|receiveBuffer[9]~9_combout  = ( \com|receiveBuffer [9] & ( \com|dataInCounter [1] ) ) # ( \com|receiveBuffer [9] & ( !\com|dataInCounter [1] & ( (!\com|Decoder0~6_combout ) # ((!\com|Decoder0~5_combout ) # ((!\com|dataInCounter [0]) # 
// (\GPIO_0[4]~input_o ))) ) ) ) # ( !\com|receiveBuffer [9] & ( !\com|dataInCounter [1] & ( (\com|Decoder0~6_combout  & (\com|Decoder0~5_combout  & (\GPIO_0[4]~input_o  & \com|dataInCounter [0]))) ) ) )

	.dataa(!\com|Decoder0~6_combout ),
	.datab(!\com|Decoder0~5_combout ),
	.datac(!\GPIO_0[4]~input_o ),
	.datad(!\com|dataInCounter [0]),
	.datae(!\com|receiveBuffer [9]),
	.dataf(!\com|dataInCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[9]~9 .extended_lut = "off";
defparam \com|receiveBuffer[9]~9 .lut_mask = 64'h0001FFEF0000FFFF;
defparam \com|receiveBuffer[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N44
dffeas \com|receiveBuffer[9] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[9]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[9] .is_wysiwyg = "true";
defparam \com|receiveBuffer[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N30
cyclonev_lcell_comb \h2|Mux3~0 (
// Equation(s):
// \h2|Mux3~0_combout  = ( !\com|receiveBuffer [9] & ( (!\com|receiveBuffer [11] & (!\com|receiveBuffer [10] $ (!\com|receiveBuffer [8]))) ) )

	.dataa(!\com|receiveBuffer [10]),
	.datab(!\com|receiveBuffer [8]),
	.datac(!\com|receiveBuffer [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|Mux3~0 .extended_lut = "off";
defparam \h2|Mux3~0 .lut_mask = 64'h6060606000000000;
defparam \h2|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N36
cyclonev_lcell_comb \h2|leds[1]~0 (
// Equation(s):
// \h2|leds[1]~0_combout  = ( \com|receiveBuffer [8] & ( (\com|receiveBuffer [10] & !\com|receiveBuffer [9]) ) ) # ( !\com|receiveBuffer [8] & ( (\com|receiveBuffer [10] & \com|receiveBuffer [9]) ) )

	.dataa(!\com|receiveBuffer [10]),
	.datab(!\com|receiveBuffer [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|leds[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|leds[1]~0 .extended_lut = "off";
defparam \h2|leds[1]~0 .lut_mask = 64'h1111111144444444;
defparam \h2|leds[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N39
cyclonev_lcell_comb \h2|Decoder0~0 (
// Equation(s):
// \h2|Decoder0~0_combout  = ( !\com|receiveBuffer [8] & ( (!\com|receiveBuffer [10] & \com|receiveBuffer [9]) ) )

	.dataa(!\com|receiveBuffer [10]),
	.datab(!\com|receiveBuffer [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|Decoder0~0 .extended_lut = "off";
defparam \h2|Decoder0~0 .lut_mask = 64'h2222222200000000;
defparam \h2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N33
cyclonev_lcell_comb \h2|Mux2~0 (
// Equation(s):
// \h2|Mux2~0_combout  = ( \com|receiveBuffer [9] & ( (\com|receiveBuffer [10] & (\com|receiveBuffer [8] & !\com|receiveBuffer [11])) ) ) # ( !\com|receiveBuffer [9] & ( (!\com|receiveBuffer [11] & (!\com|receiveBuffer [10] $ (!\com|receiveBuffer [8]))) ) )

	.dataa(!\com|receiveBuffer [10]),
	.datab(gnd),
	.datac(!\com|receiveBuffer [8]),
	.datad(!\com|receiveBuffer [11]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|Mux2~0 .extended_lut = "off";
defparam \h2|Mux2~0 .lut_mask = 64'h5A005A0005000500;
defparam \h2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N12
cyclonev_lcell_comb \h2|WideOr0~0 (
// Equation(s):
// \h2|WideOr0~0_combout  = ( \com|receiveBuffer [8] ) # ( !\com|receiveBuffer [8] & ( (\com|receiveBuffer [10] & !\com|receiveBuffer [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\com|receiveBuffer [10]),
	.datad(!\com|receiveBuffer [9]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr0~0 .extended_lut = "off";
defparam \h2|WideOr0~0 .lut_mask = 64'h0F000F00FFFFFFFF;
defparam \h2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N18
cyclonev_lcell_comb \h2|Mux1~0 (
// Equation(s):
// \h2|Mux1~0_combout  = ( \com|receiveBuffer [9] & ( (!\com|receiveBuffer [11] & ((!\com|receiveBuffer [10]) # (\com|receiveBuffer [8]))) ) ) # ( !\com|receiveBuffer [9] & ( (!\com|receiveBuffer [10] & (\com|receiveBuffer [8] & !\com|receiveBuffer [11])) ) 
// )

	.dataa(!\com|receiveBuffer [10]),
	.datab(!\com|receiveBuffer [8]),
	.datac(!\com|receiveBuffer [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|Mux1~0 .extended_lut = "off";
defparam \h2|Mux1~0 .lut_mask = 64'h20202020B0B0B0B0;
defparam \h2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N21
cyclonev_lcell_comb \h2|Mux0~0 (
// Equation(s):
// \h2|Mux0~0_combout  = ( \com|receiveBuffer [10] & ( (!\com|receiveBuffer [8]) # ((!\com|receiveBuffer [9]) # (\com|receiveBuffer [11])) ) ) # ( !\com|receiveBuffer [10] & ( (\com|receiveBuffer [11]) # (\com|receiveBuffer [9]) ) )

	.dataa(gnd),
	.datab(!\com|receiveBuffer [8]),
	.datac(!\com|receiveBuffer [9]),
	.datad(!\com|receiveBuffer [11]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|Mux0~0 .extended_lut = "off";
defparam \h2|Mux0~0 .lut_mask = 64'h0FFF0FFFFCFFFCFF;
defparam \h2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N6
cyclonev_lcell_comb \com|receiveBuffer[13]~13 (
// Equation(s):
// \com|receiveBuffer[13]~13_combout  = ( \com|receiveBuffer [13] & ( \com|Decoder0~3_combout  & ( ((!\com|Decoder0~5_combout ) # ((!\com|dataInCounter [3]) # (!\com|dataInCounter [0]))) # (\GPIO_0[4]~input_o ) ) ) ) # ( !\com|receiveBuffer [13] & ( 
// \com|Decoder0~3_combout  & ( (\GPIO_0[4]~input_o  & (\com|Decoder0~5_combout  & (\com|dataInCounter [3] & \com|dataInCounter [0]))) ) ) ) # ( \com|receiveBuffer [13] & ( !\com|Decoder0~3_combout  ) )

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(!\com|Decoder0~5_combout ),
	.datac(!\com|dataInCounter [3]),
	.datad(!\com|dataInCounter [0]),
	.datae(!\com|receiveBuffer [13]),
	.dataf(!\com|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[13]~13 .extended_lut = "off";
defparam \com|receiveBuffer[13]~13 .lut_mask = 64'h0000FFFF0001FFFD;
defparam \com|receiveBuffer[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N8
dffeas \com|receiveBuffer[13] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[13]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[13] .is_wysiwyg = "true";
defparam \com|receiveBuffer[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N0
cyclonev_lcell_comb \com|receiveBuffer[14]~14 (
// Equation(s):
// \com|receiveBuffer[14]~14_combout  = ( \com|receiveBuffer [14] & ( \com|dataInCounter [2] & ( (!\com|Decoder0~5_combout ) # ((!\com|Decoder0~7_combout ) # ((!\com|dataInCounter [3]) # (\GPIO_0[4]~input_o ))) ) ) ) # ( !\com|receiveBuffer [14] & ( 
// \com|dataInCounter [2] & ( (\com|Decoder0~5_combout  & (\com|Decoder0~7_combout  & (\GPIO_0[4]~input_o  & \com|dataInCounter [3]))) ) ) ) # ( \com|receiveBuffer [14] & ( !\com|dataInCounter [2] ) )

	.dataa(!\com|Decoder0~5_combout ),
	.datab(!\com|Decoder0~7_combout ),
	.datac(!\GPIO_0[4]~input_o ),
	.datad(!\com|dataInCounter [3]),
	.datae(!\com|receiveBuffer [14]),
	.dataf(!\com|dataInCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[14]~14 .extended_lut = "off";
defparam \com|receiveBuffer[14]~14 .lut_mask = 64'h0000FFFF0001FFEF;
defparam \com|receiveBuffer[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N2
dffeas \com|receiveBuffer[14] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[14]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[14] .is_wysiwyg = "true";
defparam \com|receiveBuffer[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N9
cyclonev_lcell_comb \com|receiveBuffer[15]~15 (
// Equation(s):
// \com|receiveBuffer[15]~15_combout  = ( \com|receiveBuffer [15] & ( \com|Decoder0~4_combout  & ( ((!\com|Decoder0~5_combout ) # ((!\com|dataInCounter [0]) # (!\com|dataInCounter [3]))) # (\GPIO_0[4]~input_o ) ) ) ) # ( !\com|receiveBuffer [15] & ( 
// \com|Decoder0~4_combout  & ( (\GPIO_0[4]~input_o  & (\com|Decoder0~5_combout  & (\com|dataInCounter [0] & \com|dataInCounter [3]))) ) ) ) # ( \com|receiveBuffer [15] & ( !\com|Decoder0~4_combout  ) )

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(!\com|Decoder0~5_combout ),
	.datac(!\com|dataInCounter [0]),
	.datad(!\com|dataInCounter [3]),
	.datae(!\com|receiveBuffer [15]),
	.dataf(!\com|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[15]~15 .extended_lut = "off";
defparam \com|receiveBuffer[15]~15 .lut_mask = 64'h0000FFFF0001FFFD;
defparam \com|receiveBuffer[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N11
dffeas \com|receiveBuffer[15] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[15]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[15] .is_wysiwyg = "true";
defparam \com|receiveBuffer[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N33
cyclonev_lcell_comb \com|receiveBuffer[12]~12 (
// Equation(s):
// \com|receiveBuffer[12]~12_combout  = ( \com|dataInCounter [3] & ( (!\com|Decoder0~2_combout  & (((\com|receiveBuffer [12])))) # (\com|Decoder0~2_combout  & ((!\com|Decoder0~5_combout  & ((\com|receiveBuffer [12]))) # (\com|Decoder0~5_combout  & 
// (\GPIO_0[4]~input_o )))) ) ) # ( !\com|dataInCounter [3] & ( \com|receiveBuffer [12] ) )

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(!\com|Decoder0~2_combout ),
	.datac(!\com|Decoder0~5_combout ),
	.datad(!\com|receiveBuffer [12]),
	.datae(gnd),
	.dataf(!\com|dataInCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[12]~12 .extended_lut = "off";
defparam \com|receiveBuffer[12]~12 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \com|receiveBuffer[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N35
dffeas \com|receiveBuffer[12] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[12]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[12] .is_wysiwyg = "true";
defparam \com|receiveBuffer[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N9
cyclonev_lcell_comb \h3|Mux3~0 (
// Equation(s):
// \h3|Mux3~0_combout  = ( \com|receiveBuffer [12] & ( (!\com|receiveBuffer [13] & (!\com|receiveBuffer [14] & !\com|receiveBuffer [15])) ) ) # ( !\com|receiveBuffer [12] & ( (!\com|receiveBuffer [13] & (\com|receiveBuffer [14] & !\com|receiveBuffer [15])) ) 
// )

	.dataa(!\com|receiveBuffer [13]),
	.datab(!\com|receiveBuffer [14]),
	.datac(gnd),
	.datad(!\com|receiveBuffer [15]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|Mux3~0 .extended_lut = "off";
defparam \h3|Mux3~0 .lut_mask = 64'h2200220088008800;
defparam \h3|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N45
cyclonev_lcell_comb \h3|leds[1]~0 (
// Equation(s):
// \h3|leds[1]~0_combout  = ( \com|receiveBuffer [12] & ( (!\com|receiveBuffer [13] & \com|receiveBuffer [14]) ) ) # ( !\com|receiveBuffer [12] & ( (\com|receiveBuffer [13] & \com|receiveBuffer [14]) ) )

	.dataa(!\com|receiveBuffer [13]),
	.datab(!\com|receiveBuffer [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|leds[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|leds[1]~0 .extended_lut = "off";
defparam \h3|leds[1]~0 .lut_mask = 64'h1111111122222222;
defparam \h3|leds[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N48
cyclonev_lcell_comb \h3|Decoder0~0 (
// Equation(s):
// \h3|Decoder0~0_combout  = ( !\com|receiveBuffer [12] & ( (\com|receiveBuffer [13] & !\com|receiveBuffer [14]) ) )

	.dataa(!\com|receiveBuffer [13]),
	.datab(!\com|receiveBuffer [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|Decoder0~0 .extended_lut = "off";
defparam \h3|Decoder0~0 .lut_mask = 64'h4444444400000000;
defparam \h3|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N51
cyclonev_lcell_comb \h3|Mux2~0 (
// Equation(s):
// \h3|Mux2~0_combout  = ( \com|receiveBuffer [12] & ( (!\com|receiveBuffer [15] & (!\com|receiveBuffer [13] $ (\com|receiveBuffer [14]))) ) ) # ( !\com|receiveBuffer [12] & ( (!\com|receiveBuffer [13] & (\com|receiveBuffer [14] & !\com|receiveBuffer [15])) 
// ) )

	.dataa(!\com|receiveBuffer [13]),
	.datab(!\com|receiveBuffer [14]),
	.datac(gnd),
	.datad(!\com|receiveBuffer [15]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|Mux2~0 .extended_lut = "off";
defparam \h3|Mux2~0 .lut_mask = 64'h2200220099009900;
defparam \h3|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N54
cyclonev_lcell_comb \h3|WideOr0~0 (
// Equation(s):
// \h3|WideOr0~0_combout  = ( \com|receiveBuffer [13] & ( \com|receiveBuffer [12] ) ) # ( !\com|receiveBuffer [13] & ( \com|receiveBuffer [12] ) ) # ( !\com|receiveBuffer [13] & ( !\com|receiveBuffer [12] & ( \com|receiveBuffer [14] ) ) )

	.dataa(gnd),
	.datab(!\com|receiveBuffer [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\com|receiveBuffer [13]),
	.dataf(!\com|receiveBuffer [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr0~0 .extended_lut = "off";
defparam \h3|WideOr0~0 .lut_mask = 64'h33330000FFFFFFFF;
defparam \h3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N6
cyclonev_lcell_comb \h3|Mux1~0 (
// Equation(s):
// \h3|Mux1~0_combout  = ( \com|receiveBuffer [12] & ( (!\com|receiveBuffer [15] & ((!\com|receiveBuffer [14]) # (\com|receiveBuffer [13]))) ) ) # ( !\com|receiveBuffer [12] & ( (\com|receiveBuffer [13] & (!\com|receiveBuffer [14] & !\com|receiveBuffer 
// [15])) ) )

	.dataa(!\com|receiveBuffer [13]),
	.datab(!\com|receiveBuffer [14]),
	.datac(!\com|receiveBuffer [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|Mux1~0 .extended_lut = "off";
defparam \h3|Mux1~0 .lut_mask = 64'h40404040D0D0D0D0;
defparam \h3|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N42
cyclonev_lcell_comb \h3|Mux0~0 (
// Equation(s):
// \h3|Mux0~0_combout  = ( \com|receiveBuffer [12] & ( (!\com|receiveBuffer [13] $ (!\com|receiveBuffer [14])) # (\com|receiveBuffer [15]) ) ) # ( !\com|receiveBuffer [12] & ( ((\com|receiveBuffer [15]) # (\com|receiveBuffer [14])) # (\com|receiveBuffer 
// [13]) ) )

	.dataa(!\com|receiveBuffer [13]),
	.datab(!\com|receiveBuffer [14]),
	.datac(!\com|receiveBuffer [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|Mux0~0 .extended_lut = "off";
defparam \h3|Mux0~0 .lut_mask = 64'h7F7F7F7F6F6F6F6F;
defparam \h3|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N54
cyclonev_lcell_comb \com|Decoder0~8 (
// Equation(s):
// \com|Decoder0~8_combout  = ( !\com|dataInCounter [3] & ( !\com|dataInCounter[5]~DUPLICATE_q  & ( (!\com|dataInCounter [2] & (!\com|dataInCounter [6] & (!\com|dataInCounter [7] & \com|dataInCounter [4]))) ) ) )

	.dataa(!\com|dataInCounter [2]),
	.datab(!\com|dataInCounter [6]),
	.datac(!\com|dataInCounter [7]),
	.datad(!\com|dataInCounter [4]),
	.datae(!\com|dataInCounter [3]),
	.dataf(!\com|dataInCounter[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Decoder0~8 .extended_lut = "off";
defparam \com|Decoder0~8 .lut_mask = 64'h0080000000000000;
defparam \com|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N27
cyclonev_lcell_comb \com|receiveBuffer[19]~19 (
// Equation(s):
// \com|receiveBuffer[19]~19_combout  = ( \com|Decoder0~8_combout  & ( (!\com|dataInCounter [1] & (((\com|receiveBuffer [19])))) # (\com|dataInCounter [1] & ((!\com|dataInCounter [0] & ((\com|receiveBuffer [19]))) # (\com|dataInCounter [0] & 
// (\GPIO_0[4]~input_o )))) ) ) # ( !\com|Decoder0~8_combout  & ( \com|receiveBuffer [19] ) )

	.dataa(!\com|dataInCounter [1]),
	.datab(!\com|dataInCounter [0]),
	.datac(!\GPIO_0[4]~input_o ),
	.datad(!\com|receiveBuffer [19]),
	.datae(gnd),
	.dataf(!\com|Decoder0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[19]~19 .extended_lut = "off";
defparam \com|receiveBuffer[19]~19 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \com|receiveBuffer[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N29
dffeas \com|receiveBuffer[19] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[19]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[19] .is_wysiwyg = "true";
defparam \com|receiveBuffer[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N24
cyclonev_lcell_comb \com|receiveBuffer[17]~17 (
// Equation(s):
// \com|receiveBuffer[17]~17_combout  = ( \com|Decoder0~8_combout  & ( (!\com|dataInCounter [1] & ((!\com|dataInCounter [0] & ((\com|receiveBuffer [17]))) # (\com|dataInCounter [0] & (\GPIO_0[4]~input_o )))) # (\com|dataInCounter [1] & (((\com|receiveBuffer 
// [17])))) ) ) # ( !\com|Decoder0~8_combout  & ( \com|receiveBuffer [17] ) )

	.dataa(!\com|dataInCounter [1]),
	.datab(!\com|dataInCounter [0]),
	.datac(!\GPIO_0[4]~input_o ),
	.datad(!\com|receiveBuffer [17]),
	.datae(gnd),
	.dataf(!\com|Decoder0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[17]~17 .extended_lut = "off";
defparam \com|receiveBuffer[17]~17 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \com|receiveBuffer[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N26
dffeas \com|receiveBuffer[17] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[17]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[17] .is_wysiwyg = "true";
defparam \com|receiveBuffer[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N15
cyclonev_lcell_comb \com|receiveBuffer[16]~16 (
// Equation(s):
// \com|receiveBuffer[16]~16_combout  = ( \com|dataInCounter [1] & ( \com|receiveBuffer [16] ) ) # ( !\com|dataInCounter [1] & ( (!\com|Decoder0~8_combout  & (((\com|receiveBuffer [16])))) # (\com|Decoder0~8_combout  & ((!\com|dataInCounter [0] & 
// (\GPIO_0[4]~input_o )) # (\com|dataInCounter [0] & ((\com|receiveBuffer [16]))))) ) )

	.dataa(!\com|Decoder0~8_combout ),
	.datab(!\GPIO_0[4]~input_o ),
	.datac(!\com|dataInCounter [0]),
	.datad(!\com|receiveBuffer [16]),
	.datae(gnd),
	.dataf(!\com|dataInCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[16]~16 .extended_lut = "off";
defparam \com|receiveBuffer[16]~16 .lut_mask = 64'h10BF10BF00FF00FF;
defparam \com|receiveBuffer[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N17
dffeas \com|receiveBuffer[16] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[16]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[16] .is_wysiwyg = "true";
defparam \com|receiveBuffer[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N0
cyclonev_lcell_comb \com|receiveBuffer[18]~18 (
// Equation(s):
// \com|receiveBuffer[18]~18_combout  = ( \com|Decoder0~8_combout  & ( (!\com|Decoder0~7_combout  & ((\com|receiveBuffer [18]))) # (\com|Decoder0~7_combout  & (\GPIO_0[4]~input_o )) ) ) # ( !\com|Decoder0~8_combout  & ( \com|receiveBuffer [18] ) )

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(gnd),
	.datac(!\com|Decoder0~7_combout ),
	.datad(!\com|receiveBuffer [18]),
	.datae(gnd),
	.dataf(!\com|Decoder0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[18]~18 .extended_lut = "off";
defparam \com|receiveBuffer[18]~18 .lut_mask = 64'h00FF00FF05F505F5;
defparam \com|receiveBuffer[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N2
dffeas \com|receiveBuffer[18] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[18]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[18] .is_wysiwyg = "true";
defparam \com|receiveBuffer[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N3
cyclonev_lcell_comb \h4|Mux3~0 (
// Equation(s):
// \h4|Mux3~0_combout  = ( !\com|receiveBuffer [16] & ( \com|receiveBuffer [18] & ( (!\com|receiveBuffer [19] & !\com|receiveBuffer [17]) ) ) ) # ( \com|receiveBuffer [16] & ( !\com|receiveBuffer [18] & ( (!\com|receiveBuffer [19] & !\com|receiveBuffer [17]) 
// ) ) )

	.dataa(!\com|receiveBuffer [19]),
	.datab(gnd),
	.datac(!\com|receiveBuffer [17]),
	.datad(gnd),
	.datae(!\com|receiveBuffer [16]),
	.dataf(!\com|receiveBuffer [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|Mux3~0 .extended_lut = "off";
defparam \h4|Mux3~0 .lut_mask = 64'h0000A0A0A0A00000;
defparam \h4|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N39
cyclonev_lcell_comb \h4|leds[1]~0 (
// Equation(s):
// \h4|leds[1]~0_combout  = ( \com|receiveBuffer [16] & ( \com|receiveBuffer [18] & ( !\com|receiveBuffer [17] ) ) ) # ( !\com|receiveBuffer [16] & ( \com|receiveBuffer [18] & ( \com|receiveBuffer [17] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\com|receiveBuffer [17]),
	.datad(gnd),
	.datae(!\com|receiveBuffer [16]),
	.dataf(!\com|receiveBuffer [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|leds[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|leds[1]~0 .extended_lut = "off";
defparam \h4|leds[1]~0 .lut_mask = 64'h000000000F0FF0F0;
defparam \h4|leds[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N12
cyclonev_lcell_comb \h4|Decoder0~0 (
// Equation(s):
// \h4|Decoder0~0_combout  = ( !\com|receiveBuffer [16] & ( !\com|receiveBuffer [18] & ( \com|receiveBuffer [17] ) ) )

	.dataa(gnd),
	.datab(!\com|receiveBuffer [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\com|receiveBuffer [16]),
	.dataf(!\com|receiveBuffer [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|Decoder0~0 .extended_lut = "off";
defparam \h4|Decoder0~0 .lut_mask = 64'h3333000000000000;
defparam \h4|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N48
cyclonev_lcell_comb \h4|Mux2~0 (
// Equation(s):
// \h4|Mux2~0_combout  = ( \com|receiveBuffer [16] & ( \com|receiveBuffer [18] & ( (\com|receiveBuffer [17] & !\com|receiveBuffer [19]) ) ) ) # ( !\com|receiveBuffer [16] & ( \com|receiveBuffer [18] & ( (!\com|receiveBuffer [17] & !\com|receiveBuffer [19]) ) 
// ) ) # ( \com|receiveBuffer [16] & ( !\com|receiveBuffer [18] & ( (!\com|receiveBuffer [17] & !\com|receiveBuffer [19]) ) ) )

	.dataa(gnd),
	.datab(!\com|receiveBuffer [17]),
	.datac(!\com|receiveBuffer [19]),
	.datad(gnd),
	.datae(!\com|receiveBuffer [16]),
	.dataf(!\com|receiveBuffer [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|Mux2~0 .extended_lut = "off";
defparam \h4|Mux2~0 .lut_mask = 64'h0000C0C0C0C03030;
defparam \h4|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N54
cyclonev_lcell_comb \h4|WideOr0~0 (
// Equation(s):
// \h4|WideOr0~0_combout  = ( \com|receiveBuffer [16] & ( \com|receiveBuffer [18] ) ) # ( !\com|receiveBuffer [16] & ( \com|receiveBuffer [18] & ( !\com|receiveBuffer [17] ) ) ) # ( \com|receiveBuffer [16] & ( !\com|receiveBuffer [18] ) )

	.dataa(gnd),
	.datab(!\com|receiveBuffer [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\com|receiveBuffer [16]),
	.dataf(!\com|receiveBuffer [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|WideOr0~0 .extended_lut = "off";
defparam \h4|WideOr0~0 .lut_mask = 64'h0000FFFFCCCCFFFF;
defparam \h4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N30
cyclonev_lcell_comb \h4|Mux1~0 (
// Equation(s):
// \h4|Mux1~0_combout  = ( \com|receiveBuffer [16] & ( \com|receiveBuffer [18] & ( (\com|receiveBuffer [17] & !\com|receiveBuffer [19]) ) ) ) # ( \com|receiveBuffer [16] & ( !\com|receiveBuffer [18] & ( !\com|receiveBuffer [19] ) ) ) # ( !\com|receiveBuffer 
// [16] & ( !\com|receiveBuffer [18] & ( (\com|receiveBuffer [17] & !\com|receiveBuffer [19]) ) ) )

	.dataa(gnd),
	.datab(!\com|receiveBuffer [17]),
	.datac(!\com|receiveBuffer [19]),
	.datad(gnd),
	.datae(!\com|receiveBuffer [16]),
	.dataf(!\com|receiveBuffer [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|Mux1~0 .extended_lut = "off";
defparam \h4|Mux1~0 .lut_mask = 64'h3030F0F000003030;
defparam \h4|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N9
cyclonev_lcell_comb \h4|Mux0~0 (
// Equation(s):
// \h4|Mux0~0_combout  = ( \com|receiveBuffer [18] & ( ((!\com|receiveBuffer [17]) # (!\com|receiveBuffer [16])) # (\com|receiveBuffer [19]) ) ) # ( !\com|receiveBuffer [18] & ( (\com|receiveBuffer [17]) # (\com|receiveBuffer [19]) ) )

	.dataa(!\com|receiveBuffer [19]),
	.datab(gnd),
	.datac(!\com|receiveBuffer [17]),
	.datad(!\com|receiveBuffer [16]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|Mux0~0 .extended_lut = "off";
defparam \h4|Mux0~0 .lut_mask = 64'h5F5F5F5FFFF5FFF5;
defparam \h4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N15
cyclonev_lcell_comb \com|Decoder0~9 (
// Equation(s):
// \com|Decoder0~9_combout  = ( \com|dataInCounter [4] & ( (!\com|dataInCounter [7] & (!\com|dataInCounter [6] & (!\com|dataInCounter[5]~DUPLICATE_q  & !\com|dataInCounter [3]))) ) )

	.dataa(!\com|dataInCounter [7]),
	.datab(!\com|dataInCounter [6]),
	.datac(!\com|dataInCounter[5]~DUPLICATE_q ),
	.datad(!\com|dataInCounter [3]),
	.datae(gnd),
	.dataf(!\com|dataInCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|Decoder0~9 .extended_lut = "off";
defparam \com|Decoder0~9 .lut_mask = 64'h0000000080008000;
defparam \com|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N18
cyclonev_lcell_comb \com|receiveBuffer[21]~21 (
// Equation(s):
// \com|receiveBuffer[21]~21_combout  = ( \com|Decoder0~3_combout  & ( (!\com|Decoder0~9_combout  & (((\com|receiveBuffer [21])))) # (\com|Decoder0~9_combout  & ((!\com|dataInCounter [0] & ((\com|receiveBuffer [21]))) # (\com|dataInCounter [0] & 
// (\GPIO_0[4]~input_o )))) ) ) # ( !\com|Decoder0~3_combout  & ( \com|receiveBuffer [21] ) )

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(!\com|Decoder0~9_combout ),
	.datac(!\com|dataInCounter [0]),
	.datad(!\com|receiveBuffer [21]),
	.datae(gnd),
	.dataf(!\com|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[21]~21 .extended_lut = "off";
defparam \com|receiveBuffer[21]~21 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \com|receiveBuffer[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N20
dffeas \com|receiveBuffer[21] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[21]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[21] .is_wysiwyg = "true";
defparam \com|receiveBuffer[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N15
cyclonev_lcell_comb \com|receiveBuffer[20]~20 (
// Equation(s):
// \com|receiveBuffer[20]~20_combout  = (!\com|Decoder0~9_combout  & (((\com|receiveBuffer [20])))) # (\com|Decoder0~9_combout  & ((!\com|Decoder0~2_combout  & ((\com|receiveBuffer [20]))) # (\com|Decoder0~2_combout  & (\GPIO_0[4]~input_o ))))

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(!\com|Decoder0~9_combout ),
	.datac(!\com|Decoder0~2_combout ),
	.datad(!\com|receiveBuffer [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[20]~20 .extended_lut = "off";
defparam \com|receiveBuffer[20]~20 .lut_mask = 64'h01FD01FD01FD01FD;
defparam \com|receiveBuffer[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N17
dffeas \com|receiveBuffer[20] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[20]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[20] .is_wysiwyg = "true";
defparam \com|receiveBuffer[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N21
cyclonev_lcell_comb \com|receiveBuffer[22]~22 (
// Equation(s):
// \com|receiveBuffer[22]~22_combout  = ( \com|dataInCounter [0] & ( \com|receiveBuffer [22] ) ) # ( !\com|dataInCounter [0] & ( (!\com|Decoder0~9_combout  & (((\com|receiveBuffer [22])))) # (\com|Decoder0~9_combout  & ((!\com|Decoder0~4_combout  & 
// ((\com|receiveBuffer [22]))) # (\com|Decoder0~4_combout  & (\GPIO_0[4]~input_o )))) ) )

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(!\com|Decoder0~9_combout ),
	.datac(!\com|Decoder0~4_combout ),
	.datad(!\com|receiveBuffer [22]),
	.datae(gnd),
	.dataf(!\com|dataInCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[22]~22 .extended_lut = "off";
defparam \com|receiveBuffer[22]~22 .lut_mask = 64'h01FD01FD00FF00FF;
defparam \com|receiveBuffer[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N23
dffeas \com|receiveBuffer[22] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[22]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[22] .is_wysiwyg = "true";
defparam \com|receiveBuffer[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N12
cyclonev_lcell_comb \com|receiveBuffer[23]~23 (
// Equation(s):
// \com|receiveBuffer[23]~23_combout  = ( \com|Decoder0~4_combout  & ( (!\com|Decoder0~9_combout  & (((\com|receiveBuffer [23])))) # (\com|Decoder0~9_combout  & ((!\com|dataInCounter [0] & ((\com|receiveBuffer [23]))) # (\com|dataInCounter [0] & 
// (\GPIO_0[4]~input_o )))) ) ) # ( !\com|Decoder0~4_combout  & ( \com|receiveBuffer [23] ) )

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(!\com|Decoder0~9_combout ),
	.datac(!\com|dataInCounter [0]),
	.datad(!\com|receiveBuffer [23]),
	.datae(gnd),
	.dataf(!\com|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\com|receiveBuffer[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \com|receiveBuffer[23]~23 .extended_lut = "off";
defparam \com|receiveBuffer[23]~23 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \com|receiveBuffer[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N14
dffeas \com|receiveBuffer[23] (
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\com|receiveBuffer[23]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|receiveBuffer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \com|receiveBuffer[23] .is_wysiwyg = "true";
defparam \com|receiveBuffer[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N45
cyclonev_lcell_comb \h5|Mux3~0 (
// Equation(s):
// \h5|Mux3~0_combout  = ( !\com|receiveBuffer [23] & ( (!\com|receiveBuffer [21] & (!\com|receiveBuffer [20] $ (!\com|receiveBuffer [22]))) ) )

	.dataa(!\com|receiveBuffer [21]),
	.datab(!\com|receiveBuffer [20]),
	.datac(gnd),
	.datad(!\com|receiveBuffer [22]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|Mux3~0 .extended_lut = "off";
defparam \h5|Mux3~0 .lut_mask = 64'h2288228800000000;
defparam \h5|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N18
cyclonev_lcell_comb \h5|leds[1]~0 (
// Equation(s):
// \h5|leds[1]~0_combout  = ( \com|receiveBuffer [20] & ( (!\com|receiveBuffer [21] & \com|receiveBuffer [22]) ) ) # ( !\com|receiveBuffer [20] & ( (\com|receiveBuffer [21] & \com|receiveBuffer [22]) ) )

	.dataa(!\com|receiveBuffer [21]),
	.datab(!\com|receiveBuffer [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|leds[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|leds[1]~0 .extended_lut = "off";
defparam \h5|leds[1]~0 .lut_mask = 64'h1111111122222222;
defparam \h5|leds[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N21
cyclonev_lcell_comb \h5|Decoder0~0 (
// Equation(s):
// \h5|Decoder0~0_combout  = ( !\com|receiveBuffer [20] & ( (\com|receiveBuffer [21] & !\com|receiveBuffer [22]) ) )

	.dataa(!\com|receiveBuffer [21]),
	.datab(!\com|receiveBuffer [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|Decoder0~0 .extended_lut = "off";
defparam \h5|Decoder0~0 .lut_mask = 64'h4444444400000000;
defparam \h5|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N24
cyclonev_lcell_comb \h5|Mux2~0 (
// Equation(s):
// \h5|Mux2~0_combout  = ( !\com|receiveBuffer [23] & ( (!\com|receiveBuffer [21] & (!\com|receiveBuffer [20] $ (!\com|receiveBuffer [22]))) # (\com|receiveBuffer [21] & (\com|receiveBuffer [20] & \com|receiveBuffer [22])) ) )

	.dataa(!\com|receiveBuffer [21]),
	.datab(!\com|receiveBuffer [20]),
	.datac(gnd),
	.datad(!\com|receiveBuffer [22]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|Mux2~0 .extended_lut = "off";
defparam \h5|Mux2~0 .lut_mask = 64'h2299229900000000;
defparam \h5|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N6
cyclonev_lcell_comb \h5|WideOr0~0 (
// Equation(s):
// \h5|WideOr0~0_combout  = ( \com|receiveBuffer [20] ) # ( !\com|receiveBuffer [20] & ( (\com|receiveBuffer [22] & !\com|receiveBuffer [21]) ) )

	.dataa(gnd),
	.datab(!\com|receiveBuffer [22]),
	.datac(!\com|receiveBuffer [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|WideOr0~0 .extended_lut = "off";
defparam \h5|WideOr0~0 .lut_mask = 64'h30303030FFFFFFFF;
defparam \h5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N42
cyclonev_lcell_comb \h5|Mux1~0 (
// Equation(s):
// \h5|Mux1~0_combout  = ( !\com|receiveBuffer [23] & ( (!\com|receiveBuffer [21] & (\com|receiveBuffer [20] & !\com|receiveBuffer [22])) # (\com|receiveBuffer [21] & ((!\com|receiveBuffer [22]) # (\com|receiveBuffer [20]))) ) )

	.dataa(!\com|receiveBuffer [21]),
	.datab(!\com|receiveBuffer [20]),
	.datac(gnd),
	.datad(!\com|receiveBuffer [22]),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|Mux1~0 .extended_lut = "off";
defparam \h5|Mux1~0 .lut_mask = 64'h7711771100000000;
defparam \h5|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N27
cyclonev_lcell_comb \h5|Mux0~0 (
// Equation(s):
// \h5|Mux0~0_combout  = ( \com|receiveBuffer [23] ) # ( !\com|receiveBuffer [23] & ( (!\com|receiveBuffer [21] & ((\com|receiveBuffer [22]))) # (\com|receiveBuffer [21] & ((!\com|receiveBuffer [20]) # (!\com|receiveBuffer [22]))) ) )

	.dataa(!\com|receiveBuffer [21]),
	.datab(!\com|receiveBuffer [20]),
	.datac(!\com|receiveBuffer [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\com|receiveBuffer [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|Mux0~0 .extended_lut = "off";
defparam \h5|Mux0~0 .lut_mask = 64'h5E5E5E5EFFFFFFFF;
defparam \h5|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N30
cyclonev_lcell_comb \turnOnIfCLKDetect~feeder (
// Equation(s):
// \turnOnIfCLKDetect~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\turnOnIfCLKDetect~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \turnOnIfCLKDetect~feeder .extended_lut = "off";
defparam \turnOnIfCLKDetect~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \turnOnIfCLKDetect~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N31
dffeas turnOnIfCLKDetect(
	.clk(\GPIO_0[5]~inputCLKENA0_outclk ),
	.d(\turnOnIfCLKDetect~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\turnOnIfCLKDetect~q ),
	.prn(vcc));
// synopsys translate_off
defparam turnOnIfCLKDetect.is_wysiwyg = "true";
defparam turnOnIfCLKDetect.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N51
cyclonev_lcell_comb \vga|CLOCK_25~0 (
// Equation(s):
// \vga|CLOCK_25~0_combout  = ( !\vga|CLOCK_25~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|CLOCK_25~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|CLOCK_25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|CLOCK_25~0 .extended_lut = "off";
defparam \vga|CLOCK_25~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga|CLOCK_25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N8
dffeas \vga|CLOCK_25 (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\vga|CLOCK_25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|CLOCK_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|CLOCK_25 .is_wysiwyg = "true";
defparam \vga|CLOCK_25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N0
cyclonev_lcell_comb \vga|Add4~1 (
// Equation(s):
// \vga|Add4~1_sumout  = SUM(( \vga|y [0] ) + ( VCC ) + ( !VCC ))
// \vga|Add4~2  = CARRY(( \vga|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add4~1_sumout ),
	.cout(\vga|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add4~1 .extended_lut = "off";
defparam \vga|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \vga|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N30
cyclonev_lcell_comb \vga|video|Add0~17 (
// Equation(s):
// \vga|video|Add0~17_sumout  = SUM(( \vga|video|line_counter [1] ) + ( VCC ) + ( !VCC ))
// \vga|video|Add0~18  = CARRY(( \vga|video|line_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|video|line_counter [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add0~17_sumout ),
	.cout(\vga|video|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add0~17 .extended_lut = "off";
defparam \vga|video|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \vga|video|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N12
cyclonev_lcell_comb \vga|video|line_counter~4 (
// Equation(s):
// \vga|video|line_counter~4_combout  = ( \vga|video|Add0~17_sumout  & ( (\KEY[0]~input_o  & (((!\vga|video|Equal3~0_combout ) # (!\vga|video|Equal3~1_combout )) # (\vga|video|line_counter [5]))) ) )

	.dataa(!\vga|video|line_counter [5]),
	.datab(!\vga|video|Equal3~0_combout ),
	.datac(!\vga|video|Equal3~1_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\vga|video|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|line_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|line_counter~4 .extended_lut = "off";
defparam \vga|video|line_counter~4 .lut_mask = 64'h0000000000FD00FD;
defparam \vga|video|line_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N30
cyclonev_lcell_comb \vga|video|Add1~5 (
// Equation(s):
// \vga|video|Add1~5_sumout  = SUM(( \vga|video|pixel_counter [1] ) + ( VCC ) + ( !VCC ))
// \vga|video|Add1~6  = CARRY(( \vga|video|pixel_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|video|pixel_counter [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add1~5_sumout ),
	.cout(\vga|video|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add1~5 .extended_lut = "off";
defparam \vga|video|Add1~5 .lut_mask = 64'h0000000000003333;
defparam \vga|video|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N18
cyclonev_lcell_comb \vga|video|pixel_counter~1 (
// Equation(s):
// \vga|video|pixel_counter~1_combout  = ( \vga|video|Equal2~2_combout  & ( (!\KEY[0]~input_o ) # ((\vga|video|Add1~5_sumout  & ((!\vga|video|pixel_counter [1]) # (!\vga|video|Equal4~0_combout )))) ) ) # ( !\vga|video|Equal2~2_combout  & ( (!\KEY[0]~input_o 
// ) # (\vga|video|Add1~5_sumout ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\vga|video|pixel_counter [1]),
	.datac(!\vga|video|Equal4~0_combout ),
	.datad(!\vga|video|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|video|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|pixel_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|pixel_counter~1 .extended_lut = "off";
defparam \vga|video|pixel_counter~1 .lut_mask = 64'hAAFFAAFFAAFEAAFE;
defparam \vga|video|pixel_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N59
dffeas \vga|video|pixel_counter[1] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|pixel_counter~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|pixel_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|pixel_counter[1] .is_wysiwyg = "true";
defparam \vga|video|pixel_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N33
cyclonev_lcell_comb \vga|video|Add1~21 (
// Equation(s):
// \vga|video|Add1~21_sumout  = SUM(( \vga|video|pixel_counter [2] ) + ( GND ) + ( \vga|video|Add1~6  ))
// \vga|video|Add1~22  = CARRY(( \vga|video|pixel_counter [2] ) + ( GND ) + ( \vga|video|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|video|pixel_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add1~21_sumout ),
	.cout(\vga|video|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add1~21 .extended_lut = "off";
defparam \vga|video|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|video|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N36
cyclonev_lcell_comb \vga|video|pixel_counter~5 (
// Equation(s):
// \vga|video|pixel_counter~5_combout  = ( \vga|video|Equal2~2_combout  & ( (\KEY[0]~input_o  & (\vga|video|Add1~21_sumout  & ((!\vga|video|pixel_counter [1]) # (!\vga|video|Equal4~0_combout )))) ) ) # ( !\vga|video|Equal2~2_combout  & ( (\KEY[0]~input_o  & 
// \vga|video|Add1~21_sumout ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\vga|video|pixel_counter [1]),
	.datac(!\vga|video|Equal4~0_combout ),
	.datad(!\vga|video|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\vga|video|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|pixel_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|pixel_counter~5 .extended_lut = "off";
defparam \vga|video|pixel_counter~5 .lut_mask = 64'h0055005500540054;
defparam \vga|video|pixel_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N38
dffeas \vga|video|pixel_counter[2] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|pixel_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|pixel_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|pixel_counter[2] .is_wysiwyg = "true";
defparam \vga|video|pixel_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N36
cyclonev_lcell_comb \vga|video|Add1~17 (
// Equation(s):
// \vga|video|Add1~17_sumout  = SUM(( \vga|video|pixel_counter [3] ) + ( GND ) + ( \vga|video|Add1~22  ))
// \vga|video|Add1~18  = CARRY(( \vga|video|pixel_counter [3] ) + ( GND ) + ( \vga|video|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|video|pixel_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add1~17_sumout ),
	.cout(\vga|video|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add1~17 .extended_lut = "off";
defparam \vga|video|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|video|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N33
cyclonev_lcell_comb \vga|video|pixel_counter~4 (
// Equation(s):
// \vga|video|pixel_counter~4_combout  = ( \vga|video|Add1~17_sumout  & ( (!\KEY[0]~input_o ) # ((!\vga|video|Equal4~0_combout ) # ((!\vga|video|Equal2~2_combout ) # (!\vga|video|pixel_counter [1]))) ) ) # ( !\vga|video|Add1~17_sumout  & ( !\KEY[0]~input_o  
// ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\vga|video|Equal4~0_combout ),
	.datac(!\vga|video|Equal2~2_combout ),
	.datad(!\vga|video|pixel_counter [1]),
	.datae(gnd),
	.dataf(!\vga|video|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|pixel_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|pixel_counter~4 .extended_lut = "off";
defparam \vga|video|pixel_counter~4 .lut_mask = 64'hAAAAAAAAFFFEFFFE;
defparam \vga|video|pixel_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N35
dffeas \vga|video|pixel_counter[3] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|pixel_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|pixel_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|pixel_counter[3] .is_wysiwyg = "true";
defparam \vga|video|pixel_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N39
cyclonev_lcell_comb \vga|video|Add1~13 (
// Equation(s):
// \vga|video|Add1~13_sumout  = SUM(( \vga|video|pixel_counter [4] ) + ( GND ) + ( \vga|video|Add1~18  ))
// \vga|video|Add1~14  = CARRY(( \vga|video|pixel_counter [4] ) + ( GND ) + ( \vga|video|Add1~18  ))

	.dataa(!\vga|video|pixel_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add1~13_sumout ),
	.cout(\vga|video|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add1~13 .extended_lut = "off";
defparam \vga|video|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|video|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N30
cyclonev_lcell_comb \vga|video|pixel_counter~3 (
// Equation(s):
// \vga|video|pixel_counter~3_combout  = ( \vga|video|Equal2~2_combout  & ( (!\KEY[0]~input_o ) # ((\vga|video|Add1~13_sumout  & ((!\vga|video|Equal4~0_combout ) # (!\vga|video|pixel_counter [1])))) ) ) # ( !\vga|video|Equal2~2_combout  & ( (!\KEY[0]~input_o 
// ) # (\vga|video|Add1~13_sumout ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\vga|video|Equal4~0_combout ),
	.datac(!\vga|video|Add1~13_sumout ),
	.datad(!\vga|video|pixel_counter [1]),
	.datae(gnd),
	.dataf(!\vga|video|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|pixel_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|pixel_counter~3 .extended_lut = "off";
defparam \vga|video|pixel_counter~3 .lut_mask = 64'hAFAFAFAFAFAEAFAE;
defparam \vga|video|pixel_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N32
dffeas \vga|video|pixel_counter[4] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|pixel_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|pixel_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|pixel_counter[4] .is_wysiwyg = "true";
defparam \vga|video|pixel_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N42
cyclonev_lcell_comb \vga|video|Add1~29 (
// Equation(s):
// \vga|video|Add1~29_sumout  = SUM(( \vga|video|pixel_counter [5] ) + ( GND ) + ( \vga|video|Add1~14  ))
// \vga|video|Add1~30  = CARRY(( \vga|video|pixel_counter [5] ) + ( GND ) + ( \vga|video|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|video|pixel_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add1~29_sumout ),
	.cout(\vga|video|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add1~29 .extended_lut = "off";
defparam \vga|video|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|video|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N39
cyclonev_lcell_comb \vga|video|pixel_counter~7 (
// Equation(s):
// \vga|video|pixel_counter~7_combout  = ( \vga|video|Equal2~2_combout  & ( (!\KEY[0]~input_o ) # ((\vga|video|Add1~29_sumout  & ((!\vga|video|pixel_counter [1]) # (!\vga|video|Equal4~0_combout )))) ) ) # ( !\vga|video|Equal2~2_combout  & ( (!\KEY[0]~input_o 
// ) # (\vga|video|Add1~29_sumout ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\vga|video|pixel_counter [1]),
	.datac(!\vga|video|Add1~29_sumout ),
	.datad(!\vga|video|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\vga|video|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|pixel_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|pixel_counter~7 .extended_lut = "off";
defparam \vga|video|pixel_counter~7 .lut_mask = 64'hAFAFAFAFAFAEAFAE;
defparam \vga|video|pixel_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N41
dffeas \vga|video|pixel_counter[5] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|pixel_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|pixel_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|pixel_counter[5] .is_wysiwyg = "true";
defparam \vga|video|pixel_counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N45
cyclonev_lcell_comb \vga|video|Add1~37 (
// Equation(s):
// \vga|video|Add1~37_sumout  = SUM(( \vga|video|pixel_counter [6] ) + ( GND ) + ( \vga|video|Add1~30  ))
// \vga|video|Add1~38  = CARRY(( \vga|video|pixel_counter [6] ) + ( GND ) + ( \vga|video|Add1~30  ))

	.dataa(!\vga|video|pixel_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add1~37_sumout ),
	.cout(\vga|video|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add1~37 .extended_lut = "off";
defparam \vga|video|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|video|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N48
cyclonev_lcell_comb \vga|video|Add1~33 (
// Equation(s):
// \vga|video|Add1~33_sumout  = SUM(( \vga|video|pixel_counter [7] ) + ( GND ) + ( \vga|video|Add1~38  ))
// \vga|video|Add1~34  = CARRY(( \vga|video|pixel_counter [7] ) + ( GND ) + ( \vga|video|Add1~38  ))

	.dataa(gnd),
	.datab(!\vga|video|pixel_counter [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add1~33_sumout ),
	.cout(\vga|video|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add1~33 .extended_lut = "off";
defparam \vga|video|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|video|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N24
cyclonev_lcell_comb \vga|video|pixel_counter~8 (
// Equation(s):
// \vga|video|pixel_counter~8_combout  = ( \vga|video|Equal4~0_combout  & ( (\KEY[0]~input_o  & (\vga|video|Add1~33_sumout  & ((!\vga|video|Equal2~2_combout ) # (!\vga|video|pixel_counter [1])))) ) ) # ( !\vga|video|Equal4~0_combout  & ( (\KEY[0]~input_o  & 
// \vga|video|Add1~33_sumout ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\vga|video|Equal2~2_combout ),
	.datac(!\vga|video|Add1~33_sumout ),
	.datad(!\vga|video|pixel_counter [1]),
	.datae(gnd),
	.dataf(!\vga|video|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|pixel_counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|pixel_counter~8 .extended_lut = "off";
defparam \vga|video|pixel_counter~8 .lut_mask = 64'h0505050505040504;
defparam \vga|video|pixel_counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N26
dffeas \vga|video|pixel_counter[7] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|pixel_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|pixel_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|pixel_counter[7] .is_wysiwyg = "true";
defparam \vga|video|pixel_counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N51
cyclonev_lcell_comb \vga|video|Add1~25 (
// Equation(s):
// \vga|video|Add1~25_sumout  = SUM(( \vga|video|pixel_counter [8] ) + ( GND ) + ( \vga|video|Add1~34  ))
// \vga|video|Add1~26  = CARRY(( \vga|video|pixel_counter [8] ) + ( GND ) + ( \vga|video|Add1~34  ))

	.dataa(!\vga|video|pixel_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add1~25_sumout ),
	.cout(\vga|video|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add1~25 .extended_lut = "off";
defparam \vga|video|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|video|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N21
cyclonev_lcell_comb \vga|video|pixel_counter~6 (
// Equation(s):
// \vga|video|pixel_counter~6_combout  = ( \vga|video|Add1~25_sumout  & ( (\KEY[0]~input_o  & ((!\vga|video|pixel_counter [1]) # ((!\vga|video|Equal2~2_combout ) # (!\vga|video|Equal4~0_combout )))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\vga|video|pixel_counter [1]),
	.datac(!\vga|video|Equal2~2_combout ),
	.datad(!\vga|video|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\vga|video|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|pixel_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|pixel_counter~6 .extended_lut = "off";
defparam \vga|video|pixel_counter~6 .lut_mask = 64'h0000000055545554;
defparam \vga|video|pixel_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N23
dffeas \vga|video|pixel_counter[8] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|pixel_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|pixel_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|pixel_counter[8] .is_wysiwyg = "true";
defparam \vga|video|pixel_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N54
cyclonev_lcell_comb \vga|video|Add1~1 (
// Equation(s):
// \vga|video|Add1~1_sumout  = SUM(( \vga|video|pixel_counter [9] ) + ( GND ) + ( \vga|video|Add1~26  ))
// \vga|video|Add1~2  = CARRY(( \vga|video|pixel_counter [9] ) + ( GND ) + ( \vga|video|Add1~26  ))

	.dataa(gnd),
	.datab(!\vga|video|pixel_counter [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add1~1_sumout ),
	.cout(\vga|video|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add1~1 .extended_lut = "off";
defparam \vga|video|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|video|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N48
cyclonev_lcell_comb \vga|video|pixel_counter~0 (
// Equation(s):
// \vga|video|pixel_counter~0_combout  = ( \vga|video|Equal2~2_combout  & ( (!\KEY[0]~input_o ) # ((\vga|video|Add1~1_sumout  & ((!\vga|video|pixel_counter [1]) # (!\vga|video|Equal4~0_combout )))) ) ) # ( !\vga|video|Equal2~2_combout  & ( (!\KEY[0]~input_o 
// ) # (\vga|video|Add1~1_sumout ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\vga|video|pixel_counter [1]),
	.datac(!\vga|video|Add1~1_sumout ),
	.datad(!\vga|video|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\vga|video|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|pixel_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|pixel_counter~0 .extended_lut = "off";
defparam \vga|video|pixel_counter~0 .lut_mask = 64'hAFAFAFAFAFAEAFAE;
defparam \vga|video|pixel_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N50
dffeas \vga|video|pixel_counter[9] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|pixel_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|pixel_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|pixel_counter[9] .is_wysiwyg = "true";
defparam \vga|video|pixel_counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N57
cyclonev_lcell_comb \vga|video|Add1~9 (
// Equation(s):
// \vga|video|Add1~9_sumout  = SUM(( \vga|video|pixel_counter [10] ) + ( GND ) + ( \vga|video|Add1~2  ))

	.dataa(!\vga|video|pixel_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add1~9 .extended_lut = "off";
defparam \vga|video|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|video|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N51
cyclonev_lcell_comb \vga|video|pixel_counter~2 (
// Equation(s):
// \vga|video|pixel_counter~2_combout  = ( \vga|video|Equal2~2_combout  & ( (!\KEY[0]~input_o ) # ((\vga|video|Add1~9_sumout  & ((!\vga|video|pixel_counter [1]) # (!\vga|video|Equal4~0_combout )))) ) ) # ( !\vga|video|Equal2~2_combout  & ( (!\KEY[0]~input_o 
// ) # (\vga|video|Add1~9_sumout ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\vga|video|pixel_counter [1]),
	.datac(!\vga|video|Add1~9_sumout ),
	.datad(!\vga|video|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\vga|video|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|pixel_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|pixel_counter~2 .extended_lut = "off";
defparam \vga|video|pixel_counter~2 .lut_mask = 64'hAFAFAFAFAFAEAFAE;
defparam \vga|video|pixel_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N53
dffeas \vga|video|pixel_counter[10] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|pixel_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|pixel_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|pixel_counter[10] .is_wysiwyg = "true";
defparam \vga|video|pixel_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N42
cyclonev_lcell_comb \vga|video|Equal2~2 (
// Equation(s):
// \vga|video|Equal2~2_combout  = ( \vga|video|pixel_counter [2] & ( (\vga|video|pixel_counter [10] & (\vga|video|pixel_counter [4] & \vga|video|pixel_counter [3])) ) )

	.dataa(!\vga|video|pixel_counter [10]),
	.datab(!\vga|video|pixel_counter [4]),
	.datac(!\vga|video|pixel_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|pixel_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|Equal2~2 .extended_lut = "off";
defparam \vga|video|Equal2~2 .lut_mask = 64'h0000000001010101;
defparam \vga|video|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N27
cyclonev_lcell_comb \vga|video|pixel_counter~9 (
// Equation(s):
// \vga|video|pixel_counter~9_combout  = ( \vga|video|Add1~37_sumout  & ( (\KEY[0]~input_o  & ((!\vga|video|Equal2~2_combout ) # ((!\vga|video|Equal4~0_combout ) # (!\vga|video|pixel_counter [1])))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\vga|video|Equal2~2_combout ),
	.datac(!\vga|video|Equal4~0_combout ),
	.datad(!\vga|video|pixel_counter [1]),
	.datae(gnd),
	.dataf(!\vga|video|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|pixel_counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|pixel_counter~9 .extended_lut = "off";
defparam \vga|video|pixel_counter~9 .lut_mask = 64'h0000000055545554;
defparam \vga|video|pixel_counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N29
dffeas \vga|video|pixel_counter[6] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|pixel_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|pixel_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|pixel_counter[6] .is_wysiwyg = "true";
defparam \vga|video|pixel_counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N18
cyclonev_lcell_comb \vga|video|Equal4~0 (
// Equation(s):
// \vga|video|Equal4~0_combout  = ( \vga|video|pixel_counter [5] & ( (!\vga|video|pixel_counter [6] & (!\vga|video|pixel_counter [7] & (!\vga|video|pixel_counter [8] & \vga|video|pixel_counter [9]))) ) )

	.dataa(!\vga|video|pixel_counter [6]),
	.datab(!\vga|video|pixel_counter [7]),
	.datac(!\vga|video|pixel_counter [8]),
	.datad(!\vga|video|pixel_counter [9]),
	.datae(gnd),
	.dataf(!\vga|video|pixel_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|Equal4~0 .extended_lut = "off";
defparam \vga|video|Equal4~0 .lut_mask = 64'h0000000000800080;
defparam \vga|video|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N9
cyclonev_lcell_comb \vga|video|pixel_counter[9]~10 (
// Equation(s):
// \vga|video|pixel_counter[9]~10_combout  = ( \vga|video|Equal2~2_combout  & ( (!\KEY[0]~input_o ) # ((\vga|video|Equal4~0_combout  & \vga|video|pixel_counter [1])) ) ) # ( !\vga|video|Equal2~2_combout  & ( !\KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\vga|video|Equal4~0_combout ),
	.datac(!\vga|video|pixel_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|pixel_counter[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|pixel_counter[9]~10 .extended_lut = "off";
defparam \vga|video|pixel_counter[9]~10 .lut_mask = 64'hAAAAAAAAABABABAB;
defparam \vga|video|pixel_counter[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N14
dffeas \vga|video|line_counter[1] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|line_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|video|pixel_counter[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|line_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|line_counter[1] .is_wysiwyg = "true";
defparam \vga|video|line_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N33
cyclonev_lcell_comb \vga|video|Add0~29 (
// Equation(s):
// \vga|video|Add0~29_sumout  = SUM(( \vga|video|line_counter [2] ) + ( GND ) + ( \vga|video|Add0~18  ))
// \vga|video|Add0~30  = CARRY(( \vga|video|line_counter [2] ) + ( GND ) + ( \vga|video|Add0~18  ))

	.dataa(!\vga|video|line_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add0~29_sumout ),
	.cout(\vga|video|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add0~29 .extended_lut = "off";
defparam \vga|video|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|video|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N18
cyclonev_lcell_comb \vga|video|line_counter~7 (
// Equation(s):
// \vga|video|line_counter~7_combout  = ( \vga|video|line_counter [5] & ( (\KEY[0]~input_o  & \vga|video|Add0~29_sumout ) ) ) # ( !\vga|video|line_counter [5] & ( (\KEY[0]~input_o  & (\vga|video|Add0~29_sumout  & ((!\vga|video|Equal3~0_combout ) # 
// (!\vga|video|Equal3~1_combout )))) ) )

	.dataa(!\vga|video|Equal3~0_combout ),
	.datab(!\vga|video|Equal3~1_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\vga|video|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\vga|video|line_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|line_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|line_counter~7 .extended_lut = "off";
defparam \vga|video|line_counter~7 .lut_mask = 64'h000E000E000F000F;
defparam \vga|video|line_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N38
dffeas \vga|video|line_counter[2] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|line_counter~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|video|pixel_counter[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|line_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|line_counter[2] .is_wysiwyg = "true";
defparam \vga|video|line_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N36
cyclonev_lcell_comb \vga|video|Add0~37 (
// Equation(s):
// \vga|video|Add0~37_sumout  = SUM(( \vga|video|line_counter [3] ) + ( GND ) + ( \vga|video|Add0~30  ))
// \vga|video|Add0~38  = CARRY(( \vga|video|line_counter [3] ) + ( GND ) + ( \vga|video|Add0~30  ))

	.dataa(gnd),
	.datab(!\vga|video|line_counter [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add0~37_sumout ),
	.cout(\vga|video|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add0~37 .extended_lut = "off";
defparam \vga|video|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|video|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N39
cyclonev_lcell_comb \vga|video|Add0~21 (
// Equation(s):
// \vga|video|Add0~21_sumout  = SUM(( \vga|video|line_counter [4] ) + ( GND ) + ( \vga|video|Add0~38  ))
// \vga|video|Add0~22  = CARRY(( \vga|video|line_counter [4] ) + ( GND ) + ( \vga|video|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|video|line_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add0~21_sumout ),
	.cout(\vga|video|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add0~21 .extended_lut = "off";
defparam \vga|video|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|video|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N15
cyclonev_lcell_comb \vga|video|line_counter~5 (
// Equation(s):
// \vga|video|line_counter~5_combout  = ( \vga|video|Equal3~1_combout  & ( (!\KEY[0]~input_o ) # ((\vga|video|Add0~21_sumout  & ((!\vga|video|Equal3~0_combout ) # (\vga|video|line_counter [5])))) ) ) # ( !\vga|video|Equal3~1_combout  & ( (!\KEY[0]~input_o ) 
// # (\vga|video|Add0~21_sumout ) ) )

	.dataa(!\vga|video|line_counter [5]),
	.datab(!\vga|video|Equal3~0_combout ),
	.datac(!\vga|video|Add0~21_sumout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\vga|video|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|line_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|line_counter~5 .extended_lut = "off";
defparam \vga|video|line_counter~5 .lut_mask = 64'hFF0FFF0FFF0DFF0D;
defparam \vga|video|line_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N17
dffeas \vga|video|line_counter[4] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|line_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|video|pixel_counter[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|line_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|line_counter[4] .is_wysiwyg = "true";
defparam \vga|video|line_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N42
cyclonev_lcell_comb \vga|video|Add0~25 (
// Equation(s):
// \vga|video|Add0~25_sumout  = SUM(( \vga|video|line_counter [5] ) + ( GND ) + ( \vga|video|Add0~22  ))
// \vga|video|Add0~26  = CARRY(( \vga|video|line_counter [5] ) + ( GND ) + ( \vga|video|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|video|line_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add0~25_sumout ),
	.cout(\vga|video|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add0~25 .extended_lut = "off";
defparam \vga|video|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|video|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N21
cyclonev_lcell_comb \vga|video|line_counter~6 (
// Equation(s):
// \vga|video|line_counter~6_combout  = ( \vga|video|line_counter [5] & ( (\vga|video|Add0~25_sumout  & \KEY[0]~input_o ) ) ) # ( !\vga|video|line_counter [5] & ( (\vga|video|Add0~25_sumout  & (\KEY[0]~input_o  & ((!\vga|video|Equal3~0_combout ) # 
// (!\vga|video|Equal3~1_combout )))) ) )

	.dataa(!\vga|video|Equal3~0_combout ),
	.datab(!\vga|video|Equal3~1_combout ),
	.datac(!\vga|video|Add0~25_sumout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\vga|video|line_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|line_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|line_counter~6 .extended_lut = "off";
defparam \vga|video|line_counter~6 .lut_mask = 64'h000E000E000F000F;
defparam \vga|video|line_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N20
dffeas \vga|video|line_counter[5] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|line_counter~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|video|pixel_counter[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|line_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|line_counter[5] .is_wysiwyg = "true";
defparam \vga|video|line_counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N45
cyclonev_lcell_comb \vga|video|Add0~33 (
// Equation(s):
// \vga|video|Add0~33_sumout  = SUM(( \vga|video|line_counter [6] ) + ( GND ) + ( \vga|video|Add0~26  ))
// \vga|video|Add0~34  = CARRY(( \vga|video|line_counter [6] ) + ( GND ) + ( \vga|video|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|video|line_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add0~33_sumout ),
	.cout(\vga|video|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add0~33 .extended_lut = "off";
defparam \vga|video|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|video|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N57
cyclonev_lcell_comb \vga|video|line_counter~8 (
// Equation(s):
// \vga|video|line_counter~8_combout  = ( \vga|video|line_counter [5] & ( (\vga|video|Add0~33_sumout  & \KEY[0]~input_o ) ) ) # ( !\vga|video|line_counter [5] & ( (\vga|video|Add0~33_sumout  & (\KEY[0]~input_o  & ((!\vga|video|Equal3~0_combout ) # 
// (!\vga|video|Equal3~1_combout )))) ) )

	.dataa(!\vga|video|Equal3~0_combout ),
	.datab(!\vga|video|Equal3~1_combout ),
	.datac(!\vga|video|Add0~33_sumout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\vga|video|line_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|line_counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|line_counter~8 .extended_lut = "off";
defparam \vga|video|line_counter~8 .lut_mask = 64'h000E000E000F000F;
defparam \vga|video|line_counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N47
dffeas \vga|video|line_counter[6] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|line_counter~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|video|pixel_counter[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|line_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|line_counter[6] .is_wysiwyg = "true";
defparam \vga|video|line_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N30
cyclonev_lcell_comb \vga|video|Equal3~1 (
// Equation(s):
// \vga|video|Equal3~1_combout  = ( \vga|video|line_counter [4] & ( (\vga|video|line_counter [3] & (!\vga|video|line_counter [6] & !\vga|video|line_counter [2])) ) )

	.dataa(!\vga|video|line_counter [3]),
	.datab(!\vga|video|line_counter [6]),
	.datac(gnd),
	.datad(!\vga|video|line_counter [2]),
	.datae(gnd),
	.dataf(!\vga|video|line_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|Equal3~1 .extended_lut = "off";
defparam \vga|video|Equal3~1 .lut_mask = 64'h0000000044004400;
defparam \vga|video|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N48
cyclonev_lcell_comb \vga|video|Add0~13 (
// Equation(s):
// \vga|video|Add0~13_sumout  = SUM(( \vga|video|line_counter [7] ) + ( GND ) + ( \vga|video|Add0~34  ))
// \vga|video|Add0~14  = CARRY(( \vga|video|line_counter [7] ) + ( GND ) + ( \vga|video|Add0~34  ))

	.dataa(gnd),
	.datab(!\vga|video|line_counter [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add0~13_sumout ),
	.cout(\vga|video|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add0~13 .extended_lut = "off";
defparam \vga|video|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|video|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N9
cyclonev_lcell_comb \vga|video|line_counter~3 (
// Equation(s):
// \vga|video|line_counter~3_combout  = ( \vga|video|line_counter [5] & ( (\vga|video|Add0~13_sumout  & \KEY[0]~input_o ) ) ) # ( !\vga|video|line_counter [5] & ( (\vga|video|Add0~13_sumout  & (\KEY[0]~input_o  & ((!\vga|video|Equal3~1_combout ) # 
// (!\vga|video|Equal3~0_combout )))) ) )

	.dataa(!\vga|video|Equal3~1_combout ),
	.datab(!\vga|video|Equal3~0_combout ),
	.datac(!\vga|video|Add0~13_sumout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\vga|video|line_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|line_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|line_counter~3 .extended_lut = "off";
defparam \vga|video|line_counter~3 .lut_mask = 64'h000E000E000F000F;
defparam \vga|video|line_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N11
dffeas \vga|video|line_counter[7] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|line_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|video|pixel_counter[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|line_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|line_counter[7] .is_wysiwyg = "true";
defparam \vga|video|line_counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N51
cyclonev_lcell_comb \vga|video|Add0~9 (
// Equation(s):
// \vga|video|Add0~9_sumout  = SUM(( \vga|video|line_counter [8] ) + ( GND ) + ( \vga|video|Add0~14  ))
// \vga|video|Add0~10  = CARRY(( \vga|video|line_counter [8] ) + ( GND ) + ( \vga|video|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|video|line_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add0~9_sumout ),
	.cout(\vga|video|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add0~9 .extended_lut = "off";
defparam \vga|video|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|video|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N6
cyclonev_lcell_comb \vga|video|line_counter~2 (
// Equation(s):
// \vga|video|line_counter~2_combout  = ( \vga|video|line_counter [5] & ( (\vga|video|Add0~9_sumout  & \KEY[0]~input_o ) ) ) # ( !\vga|video|line_counter [5] & ( (\vga|video|Add0~9_sumout  & (\KEY[0]~input_o  & ((!\vga|video|Equal3~1_combout ) # 
// (!\vga|video|Equal3~0_combout )))) ) )

	.dataa(!\vga|video|Equal3~1_combout ),
	.datab(!\vga|video|Equal3~0_combout ),
	.datac(!\vga|video|Add0~9_sumout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\vga|video|line_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|line_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|line_counter~2 .extended_lut = "off";
defparam \vga|video|line_counter~2 .lut_mask = 64'h000E000E000F000F;
defparam \vga|video|line_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N8
dffeas \vga|video|line_counter[8] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|line_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|video|pixel_counter[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|line_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|line_counter[8] .is_wysiwyg = "true";
defparam \vga|video|line_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N54
cyclonev_lcell_comb \vga|video|Add0~5 (
// Equation(s):
// \vga|video|Add0~5_sumout  = SUM(( \vga|video|line_counter [9] ) + ( GND ) + ( \vga|video|Add0~10  ))
// \vga|video|Add0~6  = CARRY(( \vga|video|line_counter [9] ) + ( GND ) + ( \vga|video|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|video|line_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add0~5_sumout ),
	.cout(\vga|video|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add0~5 .extended_lut = "off";
defparam \vga|video|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|video|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N3
cyclonev_lcell_comb \vga|video|line_counter~1 (
// Equation(s):
// \vga|video|line_counter~1_combout  = ( \vga|video|line_counter [5] & ( (\KEY[0]~input_o  & \vga|video|Add0~5_sumout ) ) ) # ( !\vga|video|line_counter [5] & ( (\KEY[0]~input_o  & (\vga|video|Add0~5_sumout  & ((!\vga|video|Equal3~1_combout ) # 
// (!\vga|video|Equal3~0_combout )))) ) )

	.dataa(!\vga|video|Equal3~1_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\vga|video|Equal3~0_combout ),
	.datad(!\vga|video|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|video|line_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|line_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|line_counter~1 .extended_lut = "off";
defparam \vga|video|line_counter~1 .lut_mask = 64'h0032003200330033;
defparam \vga|video|line_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N5
dffeas \vga|video|line_counter[9] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|line_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|video|pixel_counter[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|line_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|line_counter[9] .is_wysiwyg = "true";
defparam \vga|video|line_counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N57
cyclonev_lcell_comb \vga|video|Add0~1 (
// Equation(s):
// \vga|video|Add0~1_sumout  = SUM(( \vga|video|line_counter [10] ) + ( GND ) + ( \vga|video|Add0~6  ))

	.dataa(!\vga|video|line_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|video|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|video|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|Add0~1 .extended_lut = "off";
defparam \vga|video|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|video|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N0
cyclonev_lcell_comb \vga|video|line_counter~0 (
// Equation(s):
// \vga|video|line_counter~0_combout  = ( \vga|video|line_counter [5] & ( (!\KEY[0]~input_o ) # (\vga|video|Add0~1_sumout ) ) ) # ( !\vga|video|line_counter [5] & ( (!\KEY[0]~input_o ) # ((\vga|video|Add0~1_sumout  & ((!\vga|video|Equal3~1_combout ) # 
// (!\vga|video|Equal3~0_combout )))) ) )

	.dataa(!\vga|video|Equal3~1_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\vga|video|Equal3~0_combout ),
	.datad(!\vga|video|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\vga|video|line_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|line_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|line_counter~0 .extended_lut = "off";
defparam \vga|video|line_counter~0 .lut_mask = 64'hCCFECCFECCFFCCFF;
defparam \vga|video|line_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N2
dffeas \vga|video|line_counter[10] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|line_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|video|pixel_counter[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|line_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|line_counter[10] .is_wysiwyg = "true";
defparam \vga|video|line_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N6
cyclonev_lcell_comb \vga|video|Equal3~0 (
// Equation(s):
// \vga|video|Equal3~0_combout  = ( \vga|video|line_counter [10] & ( (!\vga|video|line_counter [8] & (!\vga|video|line_counter [1] & (!\vga|video|line_counter [9] & !\vga|video|line_counter [7]))) ) )

	.dataa(!\vga|video|line_counter [8]),
	.datab(!\vga|video|line_counter [1]),
	.datac(!\vga|video|line_counter [9]),
	.datad(!\vga|video|line_counter [7]),
	.datae(gnd),
	.dataf(!\vga|video|line_counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|Equal3~0 .extended_lut = "off";
defparam \vga|video|Equal3~0 .lut_mask = 64'h0000000080008000;
defparam \vga|video|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N54
cyclonev_lcell_comb \vga|video|line_counter~9 (
// Equation(s):
// \vga|video|line_counter~9_combout  = ( \vga|video|line_counter [5] & ( (!\KEY[0]~input_o ) # (\vga|video|Add0~37_sumout ) ) ) # ( !\vga|video|line_counter [5] & ( (!\KEY[0]~input_o ) # ((\vga|video|Add0~37_sumout  & ((!\vga|video|Equal3~0_combout ) # 
// (!\vga|video|Equal3~1_combout )))) ) )

	.dataa(!\vga|video|Equal3~0_combout ),
	.datab(!\vga|video|Equal3~1_combout ),
	.datac(!\vga|video|Add0~37_sumout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\vga|video|line_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|line_counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|line_counter~9 .extended_lut = "off";
defparam \vga|video|line_counter~9 .lut_mask = 64'hFF0EFF0EFF0FFF0F;
defparam \vga|video|line_counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N44
dffeas \vga|video|line_counter[3] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|line_counter~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|video|pixel_counter[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|line_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|line_counter[3] .is_wysiwyg = "true";
defparam \vga|video|line_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N33
cyclonev_lcell_comb \vga|video|Equal1~1 (
// Equation(s):
// \vga|video|Equal1~1_combout  = (\vga|video|line_counter [3] & (!\vga|video|line_counter [6] & (\vga|video|line_counter [5] & \vga|video|line_counter [2])))

	.dataa(!\vga|video|line_counter [3]),
	.datab(!\vga|video|line_counter [6]),
	.datac(!\vga|video|line_counter [5]),
	.datad(!\vga|video|line_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|Equal1~1 .extended_lut = "off";
defparam \vga|video|Equal1~1 .lut_mask = 64'h0004000400040004;
defparam \vga|video|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N21
cyclonev_lcell_comb \vga|video|Equal2~1 (
// Equation(s):
// \vga|video|Equal2~1_combout  = ( \vga|video|pixel_counter [5] & ( (\vga|video|pixel_counter [6] & (\vga|video|pixel_counter [7] & !\vga|video|pixel_counter [8])) ) )

	.dataa(!\vga|video|pixel_counter [6]),
	.datab(!\vga|video|pixel_counter [7]),
	.datac(gnd),
	.datad(!\vga|video|pixel_counter [8]),
	.datae(gnd),
	.dataf(!\vga|video|pixel_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|Equal2~1 .extended_lut = "off";
defparam \vga|video|Equal2~1 .lut_mask = 64'h0000000011001100;
defparam \vga|video|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N21
cyclonev_lcell_comb \vga|video|Equal1~0 (
// Equation(s):
// \vga|video|Equal1~0_combout  = ( !\vga|video|line_counter [10] & ( \vga|video|line_counter [8] & ( (\vga|video|line_counter [9] & (\vga|video|line_counter [7] & (\vga|video|line_counter [4] & \vga|video|line_counter [1]))) ) ) )

	.dataa(!\vga|video|line_counter [9]),
	.datab(!\vga|video|line_counter [7]),
	.datac(!\vga|video|line_counter [4]),
	.datad(!\vga|video|line_counter [1]),
	.datae(!\vga|video|line_counter [10]),
	.dataf(!\vga|video|line_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|Equal1~0 .extended_lut = "off";
defparam \vga|video|Equal1~0 .lut_mask = 64'h0000000000010000;
defparam \vga|video|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N45
cyclonev_lcell_comb \vga|video|Equal2~0 (
// Equation(s):
// \vga|video|Equal2~0_combout  = ( \vga|video|pixel_counter [3] & ( (\vga|video|pixel_counter [10] & (\vga|video|pixel_counter [4] & (\vga|video|pixel_counter [2] & !\vga|video|pixel_counter [1]))) ) )

	.dataa(!\vga|video|pixel_counter [10]),
	.datab(!\vga|video|pixel_counter [4]),
	.datac(!\vga|video|pixel_counter [2]),
	.datad(!\vga|video|pixel_counter [1]),
	.datae(gnd),
	.dataf(!\vga|video|pixel_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|Equal2~0 .extended_lut = "off";
defparam \vga|video|Equal2~0 .lut_mask = 64'h0000000001000100;
defparam \vga|video|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N36
cyclonev_lcell_comb \vga|video|always2~0 (
// Equation(s):
// \vga|video|always2~0_combout  = ( \vga|video|Equal1~0_combout  & ( \vga|video|Equal2~0_combout  & ( (\vga|video|Equal1~1_combout  & (!\vga|video|pixel_counter [9] & \vga|video|Equal2~1_combout )) ) ) )

	.dataa(!\vga|video|Equal1~1_combout ),
	.datab(!\vga|video|pixel_counter [9]),
	.datac(!\vga|video|Equal2~1_combout ),
	.datad(gnd),
	.datae(!\vga|video|Equal1~0_combout ),
	.dataf(!\vga|video|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|always2~0 .extended_lut = "off";
defparam \vga|video|always2~0 .lut_mask = 64'h0000000000000404;
defparam \vga|video|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N38
dffeas \vga|video|end_of_active_frame (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|end_of_active_frame~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|end_of_active_frame .is_wysiwyg = "true";
defparam \vga|video|end_of_active_frame .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N30
cyclonev_lcell_comb \vga|Add3~33 (
// Equation(s):
// \vga|Add3~33_sumout  = SUM(( \vga|yt [0] ) + ( VCC ) + ( !VCC ))
// \vga|Add3~34  = CARRY(( \vga|yt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|yt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~33_sumout ),
	.cout(\vga|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~33 .extended_lut = "off";
defparam \vga|Add3~33 .lut_mask = 64'h0000000000000F0F;
defparam \vga|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N21
cyclonev_lcell_comb \vga|yt~10 (
// Equation(s):
// \vga|yt~10_combout  = ( \vga|Add3~33_sumout  ) # ( !\vga|Add3~33_sumout  & ( \vga|video|end_of_active_frame~q  ) )

	.dataa(!\vga|video|end_of_active_frame~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|yt~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|yt~10 .extended_lut = "off";
defparam \vga|yt~10 .lut_mask = 64'h55555555FFFFFFFF;
defparam \vga|yt~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N48
cyclonev_lcell_comb \vga|video|Equal3~2 (
// Equation(s):
// \vga|video|Equal3~2_combout  = ( \vga|video|Equal3~1_combout  & ( (!\vga|video|line_counter [5] & \vga|video|Equal3~0_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|video|line_counter [5]),
	.datac(!\vga|video|Equal3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|Equal3~2 .extended_lut = "off";
defparam \vga|video|Equal3~2 .lut_mask = 64'h000000000C0C0C0C;
defparam \vga|video|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N24
cyclonev_lcell_comb \vga|video|vblanking_pulse~0 (
// Equation(s):
// \vga|video|vblanking_pulse~0_combout  = ( \vga|video|Equal1~0_combout  & ( \vga|video|Equal2~0_combout  & ( (!\vga|video|Equal4~0_combout  & (((\vga|video|vblanking_pulse~q )))) # (\vga|video|Equal4~0_combout  & (((!\vga|video|Equal3~2_combout  & 
// \vga|video|vblanking_pulse~q )) # (\vga|video|Equal1~1_combout ))) ) ) ) # ( !\vga|video|Equal1~0_combout  & ( \vga|video|Equal2~0_combout  & ( (\vga|video|vblanking_pulse~q  & ((!\vga|video|Equal3~2_combout ) # (!\vga|video|Equal4~0_combout ))) ) ) ) # ( 
// \vga|video|Equal1~0_combout  & ( !\vga|video|Equal2~0_combout  & ( \vga|video|vblanking_pulse~q  ) ) ) # ( !\vga|video|Equal1~0_combout  & ( !\vga|video|Equal2~0_combout  & ( \vga|video|vblanking_pulse~q  ) ) )

	.dataa(!\vga|video|Equal3~2_combout ),
	.datab(!\vga|video|vblanking_pulse~q ),
	.datac(!\vga|video|Equal4~0_combout ),
	.datad(!\vga|video|Equal1~1_combout ),
	.datae(!\vga|video|Equal1~0_combout ),
	.dataf(!\vga|video|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vblanking_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vblanking_pulse~0 .extended_lut = "off";
defparam \vga|video|vblanking_pulse~0 .lut_mask = 64'h333333333232323F;
defparam \vga|video|vblanking_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N15
cyclonev_lcell_comb \vga|video|vblanking_pulse~feeder (
// Equation(s):
// \vga|video|vblanking_pulse~feeder_combout  = ( \vga|video|vblanking_pulse~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|vblanking_pulse~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vblanking_pulse~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vblanking_pulse~feeder .extended_lut = "off";
defparam \vga|video|vblanking_pulse~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|video|vblanking_pulse~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N17
dffeas \vga|video|vblanking_pulse (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|vblanking_pulse~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vblanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vblanking_pulse .is_wysiwyg = "true";
defparam \vga|video|vblanking_pulse .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N6
cyclonev_lcell_comb \vga|video|hblanking_pulse~0 (
// Equation(s):
// \vga|video|hblanking_pulse~0_combout  = ( \vga|video|Equal2~0_combout  & ( (!\vga|video|Equal2~1_combout  & (\vga|video|hblanking_pulse~q  & (!\vga|video|Equal4~0_combout ))) # (\vga|video|Equal2~1_combout  & ((!\vga|video|pixel_counter [9]) # 
// ((\vga|video|hblanking_pulse~q  & !\vga|video|Equal4~0_combout )))) ) ) # ( !\vga|video|Equal2~0_combout  & ( \vga|video|hblanking_pulse~q  ) )

	.dataa(!\vga|video|Equal2~1_combout ),
	.datab(!\vga|video|hblanking_pulse~q ),
	.datac(!\vga|video|Equal4~0_combout ),
	.datad(!\vga|video|pixel_counter [9]),
	.datae(gnd),
	.dataf(!\vga|video|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|hblanking_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|hblanking_pulse~0 .extended_lut = "off";
defparam \vga|video|hblanking_pulse~0 .lut_mask = 64'h3333333375307530;
defparam \vga|video|hblanking_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N9
cyclonev_lcell_comb \vga|video|hblanking_pulse~feeder (
// Equation(s):
// \vga|video|hblanking_pulse~feeder_combout  = ( \vga|video|hblanking_pulse~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|hblanking_pulse~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|hblanking_pulse~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|hblanking_pulse~feeder .extended_lut = "off";
defparam \vga|video|hblanking_pulse~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|video|hblanking_pulse~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N11
dffeas \vga|video|hblanking_pulse (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|hblanking_pulse~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|hblanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|hblanking_pulse .is_wysiwyg = "true";
defparam \vga|video|hblanking_pulse .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N0
cyclonev_lcell_comb \vga|video|blanking_pulse~0 (
// Equation(s):
// \vga|video|blanking_pulse~0_combout  = ( \vga|video|hblanking_pulse~q  ) # ( !\vga|video|hblanking_pulse~q  & ( \vga|video|vblanking_pulse~q  ) )

	.dataa(gnd),
	.datab(!\vga|video|vblanking_pulse~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|hblanking_pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|blanking_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|blanking_pulse~0 .extended_lut = "off";
defparam \vga|video|blanking_pulse~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \vga|video|blanking_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N2
dffeas \vga|video|blanking_pulse (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|blanking_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|blanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|blanking_pulse .is_wysiwyg = "true";
defparam \vga|video|blanking_pulse .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N39
cyclonev_lcell_comb \vga|read_enable_last~0 (
// Equation(s):
// \vga|read_enable_last~0_combout  = ( !\vga|video|blanking_pulse~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|blanking_pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|read_enable_last~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|read_enable_last~0 .extended_lut = "off";
defparam \vga|read_enable_last~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga|read_enable_last~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N32
dffeas \vga|read_enable_last (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|read_enable_last~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|read_enable_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|read_enable_last .is_wysiwyg = "true";
defparam \vga|read_enable_last .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N9
cyclonev_lcell_comb \vga|yt[3]~1 (
// Equation(s):
// \vga|yt[3]~1_combout  = ((!\KEY[0]~input_o ) # ((\vga|video|blanking_pulse~q  & \vga|read_enable_last~q ))) # (\vga|video|end_of_active_frame~q )

	.dataa(!\vga|video|end_of_active_frame~q ),
	.datab(!\vga|video|blanking_pulse~q ),
	.datac(!\vga|read_enable_last~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|yt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|yt[3]~1 .extended_lut = "off";
defparam \vga|yt[3]~1 .lut_mask = 64'hFF57FF57FF57FF57;
defparam \vga|yt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N23
dffeas \vga|yt[0] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|yt~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yt[0] .is_wysiwyg = "true";
defparam \vga|yt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N33
cyclonev_lcell_comb \vga|Add3~29 (
// Equation(s):
// \vga|Add3~29_sumout  = SUM(( \vga|yt [1] ) + ( GND ) + ( \vga|Add3~34  ))
// \vga|Add3~30  = CARRY(( \vga|yt [1] ) + ( GND ) + ( \vga|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|yt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~29_sumout ),
	.cout(\vga|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~29 .extended_lut = "off";
defparam \vga|Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N18
cyclonev_lcell_comb \vga|yt~9 (
// Equation(s):
// \vga|yt~9_combout  = (\vga|Add3~29_sumout ) # (\vga|video|end_of_active_frame~q )

	.dataa(!\vga|video|end_of_active_frame~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|yt~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|yt~9 .extended_lut = "off";
defparam \vga|yt~9 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \vga|yt~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N19
dffeas \vga|yt[1] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|yt~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yt[1] .is_wysiwyg = "true";
defparam \vga|yt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N36
cyclonev_lcell_comb \vga|Add3~25 (
// Equation(s):
// \vga|Add3~25_sumout  = SUM(( \vga|yt [2] ) + ( GND ) + ( \vga|Add3~30  ))
// \vga|Add3~26  = CARRY(( \vga|yt [2] ) + ( GND ) + ( \vga|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|yt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~25_sumout ),
	.cout(\vga|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~25 .extended_lut = "off";
defparam \vga|Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N15
cyclonev_lcell_comb \vga|yt~8 (
// Equation(s):
// \vga|yt~8_combout  = ( \vga|Add3~25_sumout  ) # ( !\vga|Add3~25_sumout  & ( \vga|video|end_of_active_frame~q  ) )

	.dataa(!\vga|video|end_of_active_frame~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|yt~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|yt~8 .extended_lut = "off";
defparam \vga|yt~8 .lut_mask = 64'h55555555FFFFFFFF;
defparam \vga|yt~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N17
dffeas \vga|yt[2] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|yt~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yt[2] .is_wysiwyg = "true";
defparam \vga|yt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N39
cyclonev_lcell_comb \vga|Add3~21 (
// Equation(s):
// \vga|Add3~21_sumout  = SUM(( \vga|yt [3] ) + ( GND ) + ( \vga|Add3~26  ))
// \vga|Add3~22  = CARRY(( \vga|yt [3] ) + ( GND ) + ( \vga|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|yt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~21_sumout ),
	.cout(\vga|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~21 .extended_lut = "off";
defparam \vga|Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N12
cyclonev_lcell_comb \vga|yt~7 (
// Equation(s):
// \vga|yt~7_combout  = ( \vga|Add3~21_sumout  ) # ( !\vga|Add3~21_sumout  & ( \vga|video|end_of_active_frame~q  ) )

	.dataa(!\vga|video|end_of_active_frame~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|yt~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|yt~7 .extended_lut = "off";
defparam \vga|yt~7 .lut_mask = 64'h55555555FFFFFFFF;
defparam \vga|yt~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N14
dffeas \vga|yt[3] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|yt~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yt[3] .is_wysiwyg = "true";
defparam \vga|yt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N42
cyclonev_lcell_comb \vga|Add3~17 (
// Equation(s):
// \vga|Add3~17_sumout  = SUM(( \vga|yt [4] ) + ( GND ) + ( \vga|Add3~22  ))
// \vga|Add3~18  = CARRY(( \vga|yt [4] ) + ( GND ) + ( \vga|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|yt [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~17_sumout ),
	.cout(\vga|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~17 .extended_lut = "off";
defparam \vga|Add3~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N27
cyclonev_lcell_comb \vga|yt~6 (
// Equation(s):
// \vga|yt~6_combout  = (\vga|Add3~17_sumout ) # (\vga|video|end_of_active_frame~q )

	.dataa(!\vga|video|end_of_active_frame~q ),
	.datab(gnd),
	.datac(!\vga|Add3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|yt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|yt~6 .extended_lut = "off";
defparam \vga|yt~6 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \vga|yt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N29
dffeas \vga|yt[4] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|yt~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yt[4] .is_wysiwyg = "true";
defparam \vga|yt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N45
cyclonev_lcell_comb \vga|Add3~9 (
// Equation(s):
// \vga|Add3~9_sumout  = SUM(( \vga|yt [5] ) + ( GND ) + ( \vga|Add3~18  ))
// \vga|Add3~10  = CARRY(( \vga|yt [5] ) + ( GND ) + ( \vga|Add3~18  ))

	.dataa(!\vga|yt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~9_sumout ),
	.cout(\vga|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~9 .extended_lut = "off";
defparam \vga|Add3~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N3
cyclonev_lcell_comb \vga|yt~3 (
// Equation(s):
// \vga|yt~3_combout  = (\vga|Add3~9_sumout ) # (\vga|video|end_of_active_frame~q )

	.dataa(!\vga|video|end_of_active_frame~q ),
	.datab(gnd),
	.datac(!\vga|Add3~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|yt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|yt~3 .extended_lut = "off";
defparam \vga|yt~3 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \vga|yt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N5
dffeas \vga|yt[5] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|yt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yt[5] .is_wysiwyg = "true";
defparam \vga|yt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N48
cyclonev_lcell_comb \vga|Add3~13 (
// Equation(s):
// \vga|Add3~13_sumout  = SUM(( \vga|yt [6] ) + ( GND ) + ( \vga|Add3~10  ))
// \vga|Add3~14  = CARRY(( \vga|yt [6] ) + ( GND ) + ( \vga|Add3~10  ))

	.dataa(gnd),
	.datab(!\vga|yt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~13_sumout ),
	.cout(\vga|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~13 .extended_lut = "off";
defparam \vga|Add3~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N24
cyclonev_lcell_comb \vga|yt~4 (
// Equation(s):
// \vga|yt~4_combout  = (\vga|Add3~13_sumout ) # (\vga|video|end_of_active_frame~q )

	.dataa(!\vga|video|end_of_active_frame~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|yt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|yt~4 .extended_lut = "off";
defparam \vga|yt~4 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \vga|yt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N26
dffeas \vga|yt[6] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|yt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yt[6] .is_wysiwyg = "true";
defparam \vga|yt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N51
cyclonev_lcell_comb \vga|Add3~5 (
// Equation(s):
// \vga|Add3~5_sumout  = SUM(( \vga|yt [7] ) + ( GND ) + ( \vga|Add3~14  ))
// \vga|Add3~6  = CARRY(( \vga|yt [7] ) + ( GND ) + ( \vga|Add3~14  ))

	.dataa(!\vga|yt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~5_sumout ),
	.cout(\vga|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~5 .extended_lut = "off";
defparam \vga|Add3~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N0
cyclonev_lcell_comb \vga|yt~2 (
// Equation(s):
// \vga|yt~2_combout  = (\vga|Add3~5_sumout ) # (\vga|video|end_of_active_frame~q )

	.dataa(!\vga|video|end_of_active_frame~q ),
	.datab(gnd),
	.datac(!\vga|Add3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|yt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|yt~2 .extended_lut = "off";
defparam \vga|yt~2 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \vga|yt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N2
dffeas \vga|yt[7] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|yt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yt[7] .is_wysiwyg = "true";
defparam \vga|yt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N54
cyclonev_lcell_comb \vga|Add3~1 (
// Equation(s):
// \vga|Add3~1_sumout  = SUM(( \vga|yt [8] ) + ( GND ) + ( \vga|Add3~6  ))

	.dataa(gnd),
	.datab(!\vga|yt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~1 .extended_lut = "off";
defparam \vga|Add3~1 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N6
cyclonev_lcell_comb \vga|yt~0 (
// Equation(s):
// \vga|yt~0_combout  = (\vga|Add3~1_sumout ) # (\vga|video|end_of_active_frame~q )

	.dataa(!\vga|video|end_of_active_frame~q ),
	.datab(gnd),
	.datac(!\vga|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|yt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|yt~0 .extended_lut = "off";
defparam \vga|yt~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \vga|yt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N59
dffeas \vga|yt[8] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|yt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yt[8] .is_wysiwyg = "true";
defparam \vga|yt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N0
cyclonev_lcell_comb \vga|y[0]~0 (
// Equation(s):
// \vga|y[0]~0_combout  = ( \vga|yt [5] & ( \KEY[0]~input_o  & ( ((\vga|yt [7] & (\vga|yt [8] & \vga|yt [6]))) # (\vga|video|end_of_active_frame~q ) ) ) ) # ( !\vga|yt [5] & ( \KEY[0]~input_o  & ( \vga|video|end_of_active_frame~q  ) ) ) # ( \vga|yt [5] & ( 
// !\KEY[0]~input_o  ) ) # ( !\vga|yt [5] & ( !\KEY[0]~input_o  ) )

	.dataa(!\vga|yt [7]),
	.datab(!\vga|yt [8]),
	.datac(!\vga|video|end_of_active_frame~q ),
	.datad(!\vga|yt [6]),
	.datae(!\vga|yt [5]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|y[0]~0 .extended_lut = "off";
defparam \vga|y[0]~0 .lut_mask = 64'hFFFFFFFF0F0F0F1F;
defparam \vga|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N18
cyclonev_lcell_comb \vga|LessThan3~0 (
// Equation(s):
// \vga|LessThan3~0_combout  = ( \vga|yt [6] & ( (\vga|yt [5] & (\vga|yt [8] & \vga|yt [7])) ) )

	.dataa(!\vga|yt [5]),
	.datab(!\vga|yt [8]),
	.datac(!\vga|yt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|yt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|LessThan3~0 .extended_lut = "off";
defparam \vga|LessThan3~0 .lut_mask = 64'h0000000001010101;
defparam \vga|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N30
cyclonev_lcell_comb \vga|Add5~29 (
// Equation(s):
// \vga|Add5~29_sumout  = SUM(( \vga|yd [0] ) + ( VCC ) + ( !VCC ))
// \vga|Add5~30  = CARRY(( \vga|yd [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|yd [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add5~29_sumout ),
	.cout(\vga|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add5~29 .extended_lut = "off";
defparam \vga|Add5~29 .lut_mask = 64'h0000000000000F0F;
defparam \vga|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N39
cyclonev_lcell_comb \vga|Add5~5 (
// Equation(s):
// \vga|Add5~5_sumout  = SUM(( \vga|yd [3] ) + ( GND ) + ( \vga|Add5~2  ))
// \vga|Add5~6  = CARRY(( \vga|yd [3] ) + ( GND ) + ( \vga|Add5~2  ))

	.dataa(!\vga|yd [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add5~5_sumout ),
	.cout(\vga|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add5~5 .extended_lut = "off";
defparam \vga|Add5~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N42
cyclonev_lcell_comb \vga|Add5~9 (
// Equation(s):
// \vga|Add5~9_sumout  = SUM(( \vga|yd [4] ) + ( GND ) + ( \vga|Add5~6  ))
// \vga|Add5~10  = CARRY(( \vga|yd [4] ) + ( GND ) + ( \vga|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|yd [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add5~9_sumout ),
	.cout(\vga|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add5~9 .extended_lut = "off";
defparam \vga|Add5~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N5
dffeas \vga|yd[4] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add5~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|yd[2]~0_combout ),
	.sload(vcc),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yd[4] .is_wysiwyg = "true";
defparam \vga|yd[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N45
cyclonev_lcell_comb \vga|Add5~13 (
// Equation(s):
// \vga|Add5~13_sumout  = SUM(( \vga|yd [5] ) + ( GND ) + ( \vga|Add5~10  ))
// \vga|Add5~14  = CARRY(( \vga|yd [5] ) + ( GND ) + ( \vga|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|yd [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add5~13_sumout ),
	.cout(\vga|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add5~13 .extended_lut = "off";
defparam \vga|Add5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N38
dffeas \vga|yd[5] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add5~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|yd[2]~0_combout ),
	.sload(vcc),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yd[5] .is_wysiwyg = "true";
defparam \vga|yd[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N48
cyclonev_lcell_comb \vga|Add5~17 (
// Equation(s):
// \vga|Add5~17_sumout  = SUM(( \vga|yd [6] ) + ( GND ) + ( \vga|Add5~14  ))
// \vga|Add5~18  = CARRY(( \vga|yd [6] ) + ( GND ) + ( \vga|Add5~14  ))

	.dataa(gnd),
	.datab(!\vga|yd [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add5~17_sumout ),
	.cout(\vga|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add5~17 .extended_lut = "off";
defparam \vga|Add5~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N11
dffeas \vga|yd[6] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add5~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|yd[2]~0_combout ),
	.sload(vcc),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yd[6] .is_wysiwyg = "true";
defparam \vga|yd[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N51
cyclonev_lcell_comb \vga|Add5~21 (
// Equation(s):
// \vga|Add5~21_sumout  = SUM(( \vga|yd [7] ) + ( GND ) + ( \vga|Add5~18  ))
// \vga|Add5~22  = CARRY(( \vga|yd [7] ) + ( GND ) + ( \vga|Add5~18  ))

	.dataa(!\vga|yd [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add5~21_sumout ),
	.cout(\vga|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add5~21 .extended_lut = "off";
defparam \vga|Add5~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N13
dffeas \vga|yd[7] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add5~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|yd[2]~0_combout ),
	.sload(vcc),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yd[7] .is_wysiwyg = "true";
defparam \vga|yd[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N54
cyclonev_lcell_comb \vga|Add5~25 (
// Equation(s):
// \vga|Add5~25_sumout  = SUM(( \vga|yd [8] ) + ( GND ) + ( \vga|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|yd [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add5~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add5~25 .extended_lut = "off";
defparam \vga|Add5~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N17
dffeas \vga|yd[8] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add5~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|yd[2]~0_combout ),
	.sload(vcc),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yd[8] .is_wysiwyg = "true";
defparam \vga|yd[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N21
cyclonev_lcell_comb \vga|Equal1~1 (
// Equation(s):
// \vga|Equal1~1_combout  = ( !\vga|yd [8] & ( (!\vga|yd [0] & !\vga|yd [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|yd [0]),
	.datad(!\vga|yd [1]),
	.datae(gnd),
	.dataf(!\vga|yd [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal1~1 .extended_lut = "off";
defparam \vga|Equal1~1 .lut_mask = 64'hF000F00000000000;
defparam \vga|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N24
cyclonev_lcell_comb \vga|yd[2]~0 (
// Equation(s):
// \vga|yd[2]~0_combout  = ( \KEY[0]~input_o  & ( (((\vga|Equal1~0_combout  & \vga|Equal1~1_combout )) # (\vga|video|end_of_active_frame~q )) # (\vga|LessThan3~0_combout ) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\vga|LessThan3~0_combout ),
	.datab(!\vga|Equal1~0_combout ),
	.datac(!\vga|video|end_of_active_frame~q ),
	.datad(!\vga|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|yd[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|yd[2]~0 .extended_lut = "off";
defparam \vga|yd[2]~0 .lut_mask = 64'hFFFFFFFF5F7F5F7F;
defparam \vga|yd[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N59
dffeas \vga|yd[0] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add5~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|yd[2]~0_combout ),
	.sload(vcc),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yd[0] .is_wysiwyg = "true";
defparam \vga|yd[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N33
cyclonev_lcell_comb \vga|Add5~33 (
// Equation(s):
// \vga|Add5~33_sumout  = SUM(( \vga|yd [1] ) + ( GND ) + ( \vga|Add5~30  ))
// \vga|Add5~34  = CARRY(( \vga|yd [1] ) + ( GND ) + ( \vga|Add5~30  ))

	.dataa(!\vga|yd [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add5~33_sumout ),
	.cout(\vga|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add5~33 .extended_lut = "off";
defparam \vga|Add5~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N22
dffeas \vga|yd[1] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add5~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|yd[2]~0_combout ),
	.sload(vcc),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yd[1] .is_wysiwyg = "true";
defparam \vga|yd[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N36
cyclonev_lcell_comb \vga|Add5~1 (
// Equation(s):
// \vga|Add5~1_sumout  = SUM(( \vga|yd [2] ) + ( GND ) + ( \vga|Add5~34  ))
// \vga|Add5~2  = CARRY(( \vga|yd [2] ) + ( GND ) + ( \vga|Add5~34  ))

	.dataa(gnd),
	.datab(!\vga|yd [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add5~1_sumout ),
	.cout(\vga|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add5~1 .extended_lut = "off";
defparam \vga|Add5~1 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y79_N47
dffeas \vga|yd[2] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add5~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|yd[2]~0_combout ),
	.sload(vcc),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yd[2] .is_wysiwyg = "true";
defparam \vga|yd[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y77_N32
dffeas \vga|yd[3] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add5~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|yd[2]~0_combout ),
	.sload(vcc),
	.ena(\vga|yt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|yd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|yd[3] .is_wysiwyg = "true";
defparam \vga|yd[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N12
cyclonev_lcell_comb \vga|Equal1~0 (
// Equation(s):
// \vga|Equal1~0_combout  = ( !\vga|yd [7] & ( !\vga|yd [2] & ( (!\vga|yd [3] & (!\vga|yd [6] & (!\vga|yd [4] & !\vga|yd [5]))) ) ) )

	.dataa(!\vga|yd [3]),
	.datab(!\vga|yd [6]),
	.datac(!\vga|yd [4]),
	.datad(!\vga|yd [5]),
	.datae(!\vga|yd [7]),
	.dataf(!\vga|yd [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal1~0 .extended_lut = "off";
defparam \vga|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \vga|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N27
cyclonev_lcell_comb \vga|yt[3]~5 (
// Equation(s):
// \vga|yt[3]~5_combout  = ( \vga|video|blanking_pulse~q  & ( \vga|read_enable_last~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|read_enable_last~q ),
	.datae(gnd),
	.dataf(!\vga|video|blanking_pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|yt[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|yt[3]~5 .extended_lut = "off";
defparam \vga|yt[3]~5 .lut_mask = 64'h0000000000FF00FF;
defparam \vga|yt[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N6
cyclonev_lcell_comb \vga|y[0]~1 (
// Equation(s):
// \vga|y[0]~1_combout  = ( \vga|yt[3]~5_combout  & ( \vga|video|end_of_active_frame~q  ) ) # ( !\vga|yt[3]~5_combout  & ( \vga|video|end_of_active_frame~q  ) ) # ( \vga|yt[3]~5_combout  & ( !\vga|video|end_of_active_frame~q  & ( ((!\KEY[0]~input_o ) # 
// ((\vga|Equal1~0_combout  & \vga|Equal1~1_combout ))) # (\vga|LessThan3~0_combout ) ) ) ) # ( !\vga|yt[3]~5_combout  & ( !\vga|video|end_of_active_frame~q  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\vga|LessThan3~0_combout ),
	.datab(!\vga|Equal1~0_combout ),
	.datac(!\vga|Equal1~1_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\vga|yt[3]~5_combout ),
	.dataf(!\vga|video|end_of_active_frame~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|y[0]~1 .extended_lut = "off";
defparam \vga|y[0]~1 .lut_mask = 64'hFF00FF57FFFFFFFF;
defparam \vga|y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N35
dffeas \vga|y[0] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add4~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[0] .is_wysiwyg = "true";
defparam \vga|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N3
cyclonev_lcell_comb \vga|Add4~5 (
// Equation(s):
// \vga|Add4~5_sumout  = SUM(( \vga|y [1] ) + ( GND ) + ( \vga|Add4~2  ))
// \vga|Add4~6  = CARRY(( \vga|y [1] ) + ( GND ) + ( \vga|Add4~2  ))

	.dataa(!\vga|y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add4~5_sumout ),
	.cout(\vga|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add4~5 .extended_lut = "off";
defparam \vga|Add4~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N39
cyclonev_lcell_comb \vga|y[1]~feeder (
// Equation(s):
// \vga|y[1]~feeder_combout  = ( \vga|Add4~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|y[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|y[1]~feeder .extended_lut = "off";
defparam \vga|y[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|y[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N41
dffeas \vga|y[1] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|y[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(gnd),
	.ena(\vga|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[1] .is_wysiwyg = "true";
defparam \vga|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N6
cyclonev_lcell_comb \vga|Add4~9 (
// Equation(s):
// \vga|Add4~9_sumout  = SUM(( \vga|y [2] ) + ( GND ) + ( \vga|Add4~6  ))
// \vga|Add4~10  = CARRY(( \vga|y [2] ) + ( GND ) + ( \vga|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add4~9_sumout ),
	.cout(\vga|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add4~9 .extended_lut = "off";
defparam \vga|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N5
dffeas \vga|y[2] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add4~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[2] .is_wysiwyg = "true";
defparam \vga|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N9
cyclonev_lcell_comb \vga|Add4~13 (
// Equation(s):
// \vga|Add4~13_sumout  = SUM(( \vga|y [3] ) + ( GND ) + ( \vga|Add4~10  ))
// \vga|Add4~14  = CARRY(( \vga|y [3] ) + ( GND ) + ( \vga|Add4~10  ))

	.dataa(!\vga|y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add4~13_sumout ),
	.cout(\vga|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add4~13 .extended_lut = "off";
defparam \vga|Add4~13 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N35
dffeas \vga|y[3] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add4~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[3] .is_wysiwyg = "true";
defparam \vga|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N12
cyclonev_lcell_comb \vga|Add4~17 (
// Equation(s):
// \vga|Add4~17_sumout  = SUM(( \vga|y [4] ) + ( GND ) + ( \vga|Add4~14  ))
// \vga|Add4~18  = CARRY(( \vga|y [4] ) + ( GND ) + ( \vga|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add4~17_sumout ),
	.cout(\vga|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add4~17 .extended_lut = "off";
defparam \vga|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N29
dffeas \vga|y[4] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add4~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[4] .is_wysiwyg = "true";
defparam \vga|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N15
cyclonev_lcell_comb \vga|Add4~21 (
// Equation(s):
// \vga|Add4~21_sumout  = SUM(( \vga|y [5] ) + ( GND ) + ( \vga|Add4~18  ))
// \vga|Add4~22  = CARRY(( \vga|y [5] ) + ( GND ) + ( \vga|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add4~21_sumout ),
	.cout(\vga|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add4~21 .extended_lut = "off";
defparam \vga|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N41
dffeas \vga|y[5] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add4~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[5] .is_wysiwyg = "true";
defparam \vga|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N18
cyclonev_lcell_comb \vga|Add4~25 (
// Equation(s):
// \vga|Add4~25_sumout  = SUM(( \vga|y [6] ) + ( GND ) + ( \vga|Add4~22  ))
// \vga|Add4~26  = CARRY(( \vga|y [6] ) + ( GND ) + ( \vga|Add4~22  ))

	.dataa(gnd),
	.datab(!\vga|y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add4~25_sumout ),
	.cout(\vga|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add4~25 .extended_lut = "off";
defparam \vga|Add4~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N47
dffeas \vga|y[6] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add4~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[6] .is_wysiwyg = "true";
defparam \vga|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N21
cyclonev_lcell_comb \vga|Add4~29 (
// Equation(s):
// \vga|Add4~29_sumout  = SUM(( \vga|y [7] ) + ( GND ) + ( \vga|Add4~26  ))
// \vga|Add4~30  = CARRY(( \vga|y [7] ) + ( GND ) + ( \vga|Add4~26  ))

	.dataa(!\vga|y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add4~29_sumout ),
	.cout(\vga|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add4~29 .extended_lut = "off";
defparam \vga|Add4~29 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N50
dffeas \vga|y[7] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add4~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[7] .is_wysiwyg = "true";
defparam \vga|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N24
cyclonev_lcell_comb \vga|Add4~33 (
// Equation(s):
// \vga|Add4~33_sumout  = SUM(( \vga|y [8] ) + ( GND ) + ( \vga|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add4~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add4~33 .extended_lut = "off";
defparam \vga|Add4~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N56
dffeas \vga|y[8] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add4~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[8] .is_wysiwyg = "true";
defparam \vga|y[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N0
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~5 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout  = SUM(( \vga|y [3] ) + ( !VCC ) + ( !VCC ))
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~6  = CARRY(( \vga|y [3] ) + ( !VCC ) + ( !VCC ))
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\vga|y [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~6 ),
	.shareout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~7 ));
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~5 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~5 .lut_mask = 64'h0000FFFF00003333;
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N3
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~9 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~9_sumout  = SUM(( !\vga|y [4] ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~7  ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~6  ))
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~10  = CARRY(( !\vga|y [4] ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~7  ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~6  
// ))
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~11  = SHARE(\vga|y [4])

	.dataa(!\vga|y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~6 ),
	.sharein(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~7 ),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~9_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~10 ),
	.shareout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~11 ));
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~9 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~9 .lut_mask = 64'h000055550000AAAA;
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N6
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~13 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~13_sumout  = SUM(( \vga|y [5] ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~11  ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~10  ))
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~14  = CARRY(( \vga|y [5] ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~11  ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~10  
// ))
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(!\vga|y [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~10 ),
	.sharein(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~11 ),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~13_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~14 ),
	.shareout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~15 ));
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~13 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~13 .lut_mask = 64'h0000000000003333;
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N9
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~21 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~21_sumout  = SUM(( \vga|y [6] ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~15  ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~14  ))
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~22  = CARRY(( \vga|y [6] ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~15  ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~14  
// ))
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~23  = SHARE(GND)

	.dataa(!\vga|y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~14 ),
	.sharein(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~15 ),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~21_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~22 ),
	.shareout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~23 ));
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~21 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~21 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N12
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~25 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout  = SUM(( \vga|y [7] ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~23  ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~22  ))
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~26  = CARRY(( \vga|y [7] ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~23  ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~22  
// ))
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~27  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~22 ),
	.sharein(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~23 ),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~26 ),
	.shareout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~27 ));
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~25 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~25 .lut_mask = 64'h0000000000000F0F;
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N15
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~17 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~17_sumout  = SUM(( \vga|y [8] ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~27  ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~26  ))
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~18  = CARRY(( \vga|y [8] ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~27  ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~26  
// ))
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~19  = SHARE(GND)

	.dataa(!\vga|y [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~26 ),
	.sharein(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~27 ),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~17_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~18 ),
	.shareout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~19 ));
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~17 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~17 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N18
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  = SUM(( VCC ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~19  ) + ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~18 ),
	.sharein(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~19 ),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N39
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~22 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~22_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout  & ( !\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~22 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~22 .lut_mask = 64'h00000000AAAAAAAA;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N30
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~24 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~24_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~17_sumout  & ( !\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~24 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~24 .lut_mask = 64'h00000000AAAAAAAA;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N30
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~25 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~25_combout  = ( \vga|y [8] & ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|y [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~25 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~25 .lut_mask = 64'h0000333300003333;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N57
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~18 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~18_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~21_sumout  & ( !\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~18 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~18 .lut_mask = 64'h00000000AAAAAAAA;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N45
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~19 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~19_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ( \vga|y [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|y [6]),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~19 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~19 .lut_mask = 64'h0000000000FF00FF;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N33
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~8 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~8_combout  = (!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~9_sumout )

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~8 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~8 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N51
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~9 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  = (\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \vga|y [4])

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(!\vga|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~9 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~9 .lut_mask = 64'h0033003300330033;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N12
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N15
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \vga|y [2] ) + ( VCC ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_7~26_cout  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_7~6  = CARRY(( \vga|y [2] ) + ( VCC ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000000F0F;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N18
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|y [3])) ) + ( VCC ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_7~6  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_7~10  = CARRY(( (!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|y [3])) ) + ( VCC ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(!\vga|y [3]),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h00000000000003CF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N21
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ) # (\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~8_combout ) ) + ( GND ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|op_7~10  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_7~14  = CARRY(( (\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ) # (\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~8_combout ) ) + ( GND ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF000055FF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N24
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~13_sumout )) # 
// (\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\vga|y [5]))) ) + ( GND ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_7~14  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_7~18  = CARRY(( (!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~13_sumout )) # 
// (\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\vga|y [5]))) ) + ( GND ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~13_sumout ),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(!\vga|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF00004747;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N27
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_7~29_sumout  = SUM(( GND ) + ( (\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~19_combout ) # (\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~18_combout ) ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|op_7~18  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_7~30  = CARRY(( GND ) + ( (\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~19_combout ) # (\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~18_combout ) ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~19_combout ),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000F00000000000;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N30
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_7~33 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_7~33_sumout  = SUM(( (!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout )) # 
// (\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\vga|y [7]))) ) + ( GND ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_7~30  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_7~34  = CARRY(( (!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout )) # 
// (\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\vga|y [7]))) ) + ( GND ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_7~30  ))

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout ),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(!\vga|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_7~33_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_7~34 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~33 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~33 .lut_mask = 64'h0000FFFF00004747;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N33
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_7~22_cout  = CARRY(( (\boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~25_combout ) # (\boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~24_combout ) ) + ( VCC ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|op_7~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~24_combout ),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[40]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h0000000000000FFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N36
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N48
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~23 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~23_combout  = (\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \vga|y [7])

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(!\vga|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~23 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~23 .lut_mask = 64'h0033003300330033;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N6
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~20 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~20_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~18_combout  ) # ( !\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~18_combout  & ( 
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~19_combout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~20 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~20 .lut_mask = 64'h33333333FFFFFFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N36
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~13 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~13_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~13_sumout  & ( !\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~13 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~13 .lut_mask = 64'h00000000AAAAAAAA;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N45
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~14 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~14_combout  = ( \vga|y [5] & ( \boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|y [5]),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~14 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~14 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N3
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~10 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~10_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & ( \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~8_combout  ) ) # ( 
// !\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & ( \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~8_combout  ) ) # ( \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & ( 
// !\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~10 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~10 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N54
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[35]~4 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[35]~4_combout  = (!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout )) # 
// (\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\vga|y [3])))

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout ),
	.datad(!\vga|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[35]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[35]~4 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[35]~4 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[35]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N6
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_8~30 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_8~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_8~30_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~30 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~30 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N9
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_8~5_sumout  = SUM(( \vga|y [1] ) + ( VCC ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_8~30_cout  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_8~6  = CARRY(( \vga|y [1] ) + ( VCC ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_8~30_cout  ))

	.dataa(!\vga|y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_8~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N12
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( VCC ) + ( (!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\vga|y [2])) ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_8~6  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_8~10  = CARRY(( VCC ) + ( (!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\vga|y [2])) ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FC300000FFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N15
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|StageOut[35]~4_combout )) ) + ( GND ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_8~10  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_8~14  = CARRY(( (!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|StageOut[35]~4_combout )) ) + ( GND ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[35]~4_combout ),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF000003CF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N18
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~10_combout )) ) + ( GND ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_8~14  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_8~18  = CARRY(( (!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~10_combout )) ) + ( GND ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~10_combout ),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N21
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_8~21_sumout  = SUM(( GND ) + ( (!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|op_7~17_sumout )) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~14_combout ) # (\boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~13_combout )))) ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|op_8~18  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_8~22  = CARRY(( GND ) + ( (!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|op_7~17_sumout )) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~14_combout ) # (\boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~13_combout )))) ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~14_combout ),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000D88800000000;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N24
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_8~33_sumout  = SUM(( GND ) + ( (!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~20_combout )) ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_8~22  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_8~34  = CARRY(( GND ) + ( (!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~20_combout )) ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_8~22  ))

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|op_7~29_sumout ),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000FC3000000000;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N27
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( (!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Mod1|auto_generated|divider|divider|op_7~33_sumout )))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~23_combout )) # (\boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~22_combout ))) ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|op_8~34  ))

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~22_combout ),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|op_7~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[39]~23_combout ),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h0000E2C00000FFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N30
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N51
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~17 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~17_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|op_7~29_sumout  & ( !\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|op_7~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~17 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~17 .lut_mask = 64'h00000000CCCCCCCC;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N54
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~21 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~21_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~20_combout  & ( \boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[38]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~21 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~21 .lut_mask = 64'h0000000033333333;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N36
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[45]~15 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[45]~15_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|op_7~17_sumout  & ( (!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((\boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~13_combout ) # (\boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~14_combout )) ) ) # ( !\boardGen|Mod1|auto_generated|divider|divider|op_7~17_sumout  & ( 
// (\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~13_combout ) # (\boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~14_combout ))) ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~14_combout ),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[37]~13_combout ),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[45]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[45]~15 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[45]~15 .lut_mask = 64'h03330333CFFFCFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[45]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N45
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~7 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~7_combout  = ( !\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \boardGen|Mod1|auto_generated|divider|divider|op_7~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(gnd),
	.datae(!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~7 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~7 .lut_mask = 64'h0F0F00000F0F0000;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N48
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~11 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~11_combout  = (\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & \boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~10_combout )

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[36]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~11 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~11 .lut_mask = 64'h0303030303030303;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N39
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[43]~5 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[43]~5_combout  = (!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|StageOut[35]~4_combout )))

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[35]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[43]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[43]~5 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[43]~5 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[43]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N0
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[42]~2 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \vga|y [2] ) ) # ( !\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \vga|y [2] & ( 
// \boardGen|Mod1|auto_generated|divider|divider|op_7~5_sumout  ) ) ) # ( !\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( !\vga|y [2] & ( \boardGen|Mod1|auto_generated|divider|divider|op_7~5_sumout  ) ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\boardGen|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\vga|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[42]~2 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[42]~2 .lut_mask = 64'h333300003333FFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[42]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N0
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_9~34 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_9~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_9~34_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~34 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~34 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N3
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_9~5_sumout  = SUM(( \vga|y [0] ) + ( VCC ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_9~34_cout  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_9~6  = CARRY(( \vga|y [0] ) + ( VCC ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_9~34_cout  ))

	.dataa(!\vga|y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_9~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N6
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\vga|y [1])) ) + ( VCC ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_9~6  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_9~10  = CARRY(( (!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\vga|y [1])) ) + ( VCC ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|y [1]),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000000000001B1B;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N9
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_9~13_sumout  = SUM(( GND ) + ( (!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_8~9_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout )) ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_9~10  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_9~14  = CARRY(( GND ) + ( (!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_8~9_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout )) ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FA5000000000;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N12
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_9~17_sumout  = SUM(( GND ) + ( (!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|StageOut[43]~5_combout )) ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_9~14  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_9~18  = CARRY(( GND ) + ( (!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|StageOut[43]~5_combout )) ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[43]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FA5000000000;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N15
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_9~21_sumout  = SUM(( GND ) + ( (!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~11_combout ) # (\boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~7_combout )))) ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|op_9~18  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_9~22  = CARRY(( GND ) + ( (!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~11_combout ) # (\boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~7_combout )))) ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_8~17_sumout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~11_combout ),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000D88800000000;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N18
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_9~25_sumout  = SUM(( (!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_8~21_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|StageOut[45]~15_combout )) ) + ( GND ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_9~22  ))
// \boardGen|Mod1|auto_generated|divider|divider|op_9~26  = CARRY(( (!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_8~21_sumout ))) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|StageOut[45]~15_combout )) ) + ( GND ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[45]~15_combout ),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|op_8~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N21
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_9~30 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_9~30_cout  = CARRY(( VCC ) + ( (!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|op_8~33_sumout )) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~21_combout ) # (\boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~17_combout )))) ) + ( 
// \boardGen|Mod1|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_8~33_sumout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[46]~21_combout ),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Mod1|auto_generated|divider|divider|op_9~30_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~30 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~30 .lut_mask = 64'h0000D8880000FFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N24
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \boardGen|Mod1|auto_generated|divider|divider|op_9~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod1|auto_generated|divider|divider|op_9~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \boardGen|Mod1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N51
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[56]~0 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[56]~0_combout  = ( \vga|y [0] & ( (!\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout  & !\boardGen|Mod1|auto_generated|divider|divider|op_9~5_sumout ) ) ) # ( !\vga|y [0] & ( 
// (!\boardGen|Mod1|auto_generated|divider|divider|op_9~5_sumout ) # (\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout ) ) )

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[56]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[56]~0 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[56]~0 .lut_mask = 64'hFF55FF55AA00AA00;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[56]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N30
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|op_8~5_sumout  & ( \vga|y [1] & ( (\boardGen|Mod1|auto_generated|divider|divider|op_9~9_sumout ) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout ) ) ) ) # ( !\boardGen|Mod1|auto_generated|divider|divider|op_8~5_sumout  & ( \vga|y [1] & ( (!\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\boardGen|Mod1|auto_generated|divider|divider|op_9~9_sumout )) # (\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ))) ) ) ) # ( 
// \boardGen|Mod1|auto_generated|divider|divider|op_8~5_sumout  & ( !\vga|y [1] & ( (!\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|op_9~9_sumout )) # 
// (\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ))) ) ) ) # ( !\boardGen|Mod1|auto_generated|divider|divider|op_8~5_sumout  & ( !\vga|y [1] & ( 
// (!\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout  & \boardGen|Mod1|auto_generated|divider|divider|op_9~9_sumout ) ) ) )

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(!\boardGen|Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.dataf(!\vga|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1 .lut_mask = 64'h2222727227277777;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N54
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|op_9~13_sumout  & ( (!\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout ) # 
// ((!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|op_8~9_sumout )) # (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\boardGen|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout )))) ) ) # ( !\boardGen|Mod1|auto_generated|divider|divider|op_9~13_sumout  & ( (\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// ((!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|op_8~9_sumout )) # (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\boardGen|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout ))))) ) )

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout ),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3 .lut_mask = 64'h02130213CEDFCEDF;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N3
cyclonev_lcell_comb \boardGen|Add4~0 (
// Equation(s):
// \boardGen|Add4~0_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout  & ( \boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3_combout  ) ) # ( !\boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout  & 
// ( !\boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3_combout  ) )

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Add4~0 .extended_lut = "off";
defparam \boardGen|Add4~0 .lut_mask = 64'hAAAA5555AAAA5555;
defparam \boardGen|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N57
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|op_9~17_sumout  & ( (!\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout ) # 
// ((!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|op_8~13_sumout )) # (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\boardGen|Mod1|auto_generated|divider|divider|StageOut[43]~5_combout )))) ) ) # ( !\boardGen|Mod1|auto_generated|divider|divider|op_9~17_sumout  & ( (\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// ((!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod1|auto_generated|divider|divider|op_8~13_sumout )) # (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\boardGen|Mod1|auto_generated|divider|divider|StageOut[43]~5_combout ))))) ) )

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[43]~5_combout ),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6 .lut_mask = 64'h02130213CEDFCEDF;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N6
cyclonev_lcell_comb \boardGen|Add4~1 (
// Equation(s):
// \boardGen|Add4~1_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6_combout  & ( (\boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3_combout  & \boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout ) ) ) # ( 
// !\boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6_combout  & ( (!\boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3_combout ) # (!\boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3_combout ),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout ),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Add4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Add4~1 .extended_lut = "off";
defparam \boardGen|Add4~1 .lut_mask = 64'hFFF0FFF0000F000F;
defparam \boardGen|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N42
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[60]~12 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[60]~12_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|op_8~17_sumout  & ( \boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( 
// (!\boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~7_combout  & (!\boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~11_combout  & \boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout )) ) ) ) # ( 
// !\boardGen|Mod1|auto_generated|divider|divider|op_8~17_sumout  & ( \boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( (!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ) # 
// ((!\boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~7_combout  & !\boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~11_combout )) ) ) ) # ( \boardGen|Mod1|auto_generated|divider|divider|op_8~17_sumout  & ( 
// !\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( !\boardGen|Mod1|auto_generated|divider|divider|op_9~21_sumout  ) ) ) # ( !\boardGen|Mod1|auto_generated|divider|divider|op_8~17_sumout  & ( 
// !\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( !\boardGen|Mod1|auto_generated|divider|divider|op_9~21_sumout  ) ) )

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~7_combout ),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[44]~11_combout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|op_9~21_sumout ),
	.datae(!\boardGen|Mod1|auto_generated|divider|divider|op_8~17_sumout ),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[60]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[60]~12 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[60]~12 .lut_mask = 64'hFF00FF00F8F80808;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[60]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N12
cyclonev_lcell_comb \boardGen|Add4~2 (
// Equation(s):
// \boardGen|Add4~2_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6_combout  & ( !\boardGen|Mod1|auto_generated|divider|divider|StageOut[60]~12_combout  $ (((!\boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout ) # 
// (!\boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3_combout ))) ) ) # ( !\boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6_combout  & ( \boardGen|Mod1|auto_generated|divider|divider|StageOut[60]~12_combout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3_combout ),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[60]~12_combout ),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Add4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Add4~2 .extended_lut = "off";
defparam \boardGen|Add4~2 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \boardGen|Add4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N48
cyclonev_lcell_comb \boardGen|Mod1|auto_generated|divider|divider|StageOut[61]~16 (
// Equation(s):
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[61]~16_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|op_9~25_sumout  & ( (!\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout ) # 
// ((!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_8~21_sumout ))) # (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\boardGen|Mod1|auto_generated|divider|divider|StageOut[45]~15_combout ))) ) ) # ( !\boardGen|Mod1|auto_generated|divider|divider|op_9~25_sumout  & ( (\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// ((!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod1|auto_generated|divider|divider|op_8~21_sumout ))) # (\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\boardGen|Mod1|auto_generated|divider|divider|StageOut[45]~15_combout )))) ) )

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[45]~15_combout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|op_8~21_sumout ),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|op_9~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod1|auto_generated|divider|divider|StageOut[61]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[61]~16 .extended_lut = "off";
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[61]~16 .lut_mask = 64'h01510151ABFBABFB;
defparam \boardGen|Mod1|auto_generated|divider|divider|StageOut[61]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N21
cyclonev_lcell_comb \boardGen|Add4~3 (
// Equation(s):
// \boardGen|Add4~3_combout  = ( \boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6_combout  & ( !\boardGen|Mod1|auto_generated|divider|divider|StageOut[61]~16_combout  $ (((!\boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3_combout ) # 
// ((!\boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout ) # (\boardGen|Mod1|auto_generated|divider|divider|StageOut[60]~12_combout )))) ) ) # ( !\boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6_combout  & ( 
// \boardGen|Mod1|auto_generated|divider|divider|StageOut[61]~16_combout  ) )

	.dataa(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[58]~3_combout ),
	.datab(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[60]~12_combout ),
	.datac(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout ),
	.datad(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[61]~16_combout ),
	.datae(gnd),
	.dataf(!\boardGen|Mod1|auto_generated|divider|divider|StageOut[59]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Add4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Add4~3 .extended_lut = "off";
defparam \boardGen|Add4~3 .lut_mask = 64'h00FF00FF04FB04FB;
defparam \boardGen|Add4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N0
cyclonev_lcell_comb \vga|Add1~37 (
// Equation(s):
// \vga|Add1~37_sumout  = SUM(( \vga|x [0] ) + ( VCC ) + ( !VCC ))
// \vga|Add1~38  = CARRY(( \vga|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~37_sumout ),
	.cout(\vga|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~37 .extended_lut = "off";
defparam \vga|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \vga|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N0
cyclonev_lcell_comb \vga|Add0~37 (
// Equation(s):
// \vga|Add0~37_sumout  = SUM(( \vga|xt [0] ) + ( VCC ) + ( !VCC ))
// \vga|Add0~38  = CARRY(( \vga|xt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|xt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~37_sumout ),
	.cout(\vga|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~37 .extended_lut = "off";
defparam \vga|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \vga|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N15
cyclonev_lcell_comb \vga|video|vga_green~1 (
// Equation(s):
// \vga|video|vga_green~1_combout  = ( \KEY[0]~input_o  & ( \vga|video|blanking_pulse~q  ) ) # ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|video|blanking_pulse~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vga_green~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vga_green~1 .extended_lut = "off";
defparam \vga|video|vga_green~1 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \vga|video|vga_green~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N56
dffeas \vga|xt[0] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|video|vga_green~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xt[0] .is_wysiwyg = "true";
defparam \vga|xt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N3
cyclonev_lcell_comb \vga|Add0~33 (
// Equation(s):
// \vga|Add0~33_sumout  = SUM(( \vga|xt [1] ) + ( GND ) + ( \vga|Add0~38  ))
// \vga|Add0~34  = CARRY(( \vga|xt [1] ) + ( GND ) + ( \vga|Add0~38  ))

	.dataa(!\vga|xt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~33_sumout ),
	.cout(\vga|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~33 .extended_lut = "off";
defparam \vga|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N50
dffeas \vga|xt[1] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|video|vga_green~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xt[1] .is_wysiwyg = "true";
defparam \vga|xt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N6
cyclonev_lcell_comb \vga|Add0~29 (
// Equation(s):
// \vga|Add0~29_sumout  = SUM(( \vga|xt [2] ) + ( GND ) + ( \vga|Add0~34  ))
// \vga|Add0~30  = CARRY(( \vga|xt [2] ) + ( GND ) + ( \vga|Add0~34  ))

	.dataa(gnd),
	.datab(!\vga|xt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~29_sumout ),
	.cout(\vga|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~29 .extended_lut = "off";
defparam \vga|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N57
cyclonev_lcell_comb \vga|xt[2]~feeder (
// Equation(s):
// \vga|xt[2]~feeder_combout  = ( \vga|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|xt[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|xt[2]~feeder .extended_lut = "off";
defparam \vga|xt[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|xt[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N59
dffeas \vga|xt[2] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|xt[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|video|vga_green~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xt[2] .is_wysiwyg = "true";
defparam \vga|xt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N9
cyclonev_lcell_comb \vga|Add0~25 (
// Equation(s):
// \vga|Add0~25_sumout  = SUM(( \vga|xt [3] ) + ( GND ) + ( \vga|Add0~30  ))
// \vga|Add0~26  = CARRY(( \vga|xt [3] ) + ( GND ) + ( \vga|Add0~30  ))

	.dataa(!\vga|xt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~25_sumout ),
	.cout(\vga|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~25 .extended_lut = "off";
defparam \vga|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N33
cyclonev_lcell_comb \vga|xt[3]~feeder (
// Equation(s):
// \vga|xt[3]~feeder_combout  = ( \vga|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|xt[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|xt[3]~feeder .extended_lut = "off";
defparam \vga|xt[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|xt[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N35
dffeas \vga|xt[3] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|xt[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|video|vga_green~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xt[3] .is_wysiwyg = "true";
defparam \vga|xt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N12
cyclonev_lcell_comb \vga|Add0~21 (
// Equation(s):
// \vga|Add0~21_sumout  = SUM(( \vga|xt [4] ) + ( GND ) + ( \vga|Add0~26  ))
// \vga|Add0~22  = CARRY(( \vga|xt [4] ) + ( GND ) + ( \vga|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|xt [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~21_sumout ),
	.cout(\vga|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~21 .extended_lut = "off";
defparam \vga|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N51
cyclonev_lcell_comb \vga|xt[4]~feeder (
// Equation(s):
// \vga|xt[4]~feeder_combout  = ( \vga|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|xt[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|xt[4]~feeder .extended_lut = "off";
defparam \vga|xt[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|xt[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N53
dffeas \vga|xt[4] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|xt[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|video|vga_green~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xt[4] .is_wysiwyg = "true";
defparam \vga|xt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N15
cyclonev_lcell_comb \vga|Add0~17 (
// Equation(s):
// \vga|Add0~17_sumout  = SUM(( \vga|xt [5] ) + ( GND ) + ( \vga|Add0~22  ))
// \vga|Add0~18  = CARRY(( \vga|xt [5] ) + ( GND ) + ( \vga|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|xt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~17_sumout ),
	.cout(\vga|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~17 .extended_lut = "off";
defparam \vga|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N42
cyclonev_lcell_comb \vga|xt[5]~feeder (
// Equation(s):
// \vga|xt[5]~feeder_combout  = ( \vga|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|xt[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|xt[5]~feeder .extended_lut = "off";
defparam \vga|xt[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|xt[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N44
dffeas \vga|xt[5] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|xt[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|video|vga_green~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xt[5] .is_wysiwyg = "true";
defparam \vga|xt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N18
cyclonev_lcell_comb \vga|Add0~13 (
// Equation(s):
// \vga|Add0~13_sumout  = SUM(( \vga|xt [6] ) + ( GND ) + ( \vga|Add0~18  ))
// \vga|Add0~14  = CARRY(( \vga|xt [6] ) + ( GND ) + ( \vga|Add0~18  ))

	.dataa(gnd),
	.datab(!\vga|xt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~13_sumout ),
	.cout(\vga|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~13 .extended_lut = "off";
defparam \vga|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N45
cyclonev_lcell_comb \vga|xt[6]~feeder (
// Equation(s):
// \vga|xt[6]~feeder_combout  = ( \vga|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|xt[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|xt[6]~feeder .extended_lut = "off";
defparam \vga|xt[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|xt[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N47
dffeas \vga|xt[6] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|xt[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|video|vga_green~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xt[6] .is_wysiwyg = "true";
defparam \vga|xt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N21
cyclonev_lcell_comb \vga|Add0~5 (
// Equation(s):
// \vga|Add0~5_sumout  = SUM(( \vga|xt [7] ) + ( GND ) + ( \vga|Add0~14  ))
// \vga|Add0~6  = CARRY(( \vga|xt [7] ) + ( GND ) + ( \vga|Add0~14  ))

	.dataa(!\vga|xt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~5_sumout ),
	.cout(\vga|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~5 .extended_lut = "off";
defparam \vga|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N38
dffeas \vga|xt[7] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|video|vga_green~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xt[7] .is_wysiwyg = "true";
defparam \vga|xt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N24
cyclonev_lcell_comb \vga|Add0~9 (
// Equation(s):
// \vga|Add0~9_sumout  = SUM(( \vga|xt [8] ) + ( GND ) + ( \vga|Add0~6  ))
// \vga|Add0~10  = CARRY(( \vga|xt [8] ) + ( GND ) + ( \vga|Add0~6  ))

	.dataa(gnd),
	.datab(!\vga|xt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~9_sumout ),
	.cout(\vga|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~9 .extended_lut = "off";
defparam \vga|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N41
dffeas \vga|xt[8] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|video|vga_green~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xt[8] .is_wysiwyg = "true";
defparam \vga|xt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N27
cyclonev_lcell_comb \vga|Add0~1 (
// Equation(s):
// \vga|Add0~1_sumout  = SUM(( \vga|xt [9] ) + ( GND ) + ( \vga|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|xt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~1 .extended_lut = "off";
defparam \vga|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N32
dffeas \vga|xt[9] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|video|vga_green~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xt[9] .is_wysiwyg = "true";
defparam \vga|xt[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N39
cyclonev_lcell_comb \vga|x[9]~0 (
// Equation(s):
// \vga|x[9]~0_combout  = ( \KEY[0]~input_o  & ( ((\vga|xt [9] & ((\vga|xt [8]) # (\vga|xt [7])))) # (\vga|video|blanking_pulse~q ) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\vga|xt [7]),
	.datab(!\vga|xt [9]),
	.datac(!\vga|video|blanking_pulse~q ),
	.datad(!\vga|xt [8]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|x[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|x[9]~0 .extended_lut = "off";
defparam \vga|x[9]~0 .lut_mask = 64'hFFFFFFFF1F3F1F3F;
defparam \vga|x[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N0
cyclonev_lcell_comb \vga|Add2~17 (
// Equation(s):
// \vga|Add2~17_sumout  = SUM(( \vga|xd [0] ) + ( VCC ) + ( !VCC ))
// \vga|Add2~18  = CARRY(( \vga|xd [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|xd [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~17_sumout ),
	.cout(\vga|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~17 .extended_lut = "off";
defparam \vga|Add2~17 .lut_mask = 64'h0000000000003333;
defparam \vga|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N41
dffeas \vga|xd[0] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add2~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xd[0] .is_wysiwyg = "true";
defparam \vga|xd[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N3
cyclonev_lcell_comb \vga|Add2~21 (
// Equation(s):
// \vga|Add2~21_sumout  = SUM(( \vga|xd [1] ) + ( GND ) + ( \vga|Add2~18  ))
// \vga|Add2~22  = CARRY(( \vga|xd [1] ) + ( GND ) + ( \vga|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|xd [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~21_sumout ),
	.cout(\vga|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~21 .extended_lut = "off";
defparam \vga|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N11
dffeas \vga|xd[1] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add2~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xd[1] .is_wysiwyg = "true";
defparam \vga|xd[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N6
cyclonev_lcell_comb \vga|Add2~13 (
// Equation(s):
// \vga|Add2~13_sumout  = SUM(( \vga|xd [2] ) + ( GND ) + ( \vga|Add2~22  ))
// \vga|Add2~14  = CARRY(( \vga|xd [2] ) + ( GND ) + ( \vga|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|xd [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~13_sumout ),
	.cout(\vga|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~13 .extended_lut = "off";
defparam \vga|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N56
dffeas \vga|xd[2] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add2~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xd[2] .is_wysiwyg = "true";
defparam \vga|xd[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N9
cyclonev_lcell_comb \vga|Add2~1 (
// Equation(s):
// \vga|Add2~1_sumout  = SUM(( \vga|xd [3] ) + ( GND ) + ( \vga|Add2~14  ))
// \vga|Add2~2  = CARRY(( \vga|xd [3] ) + ( GND ) + ( \vga|Add2~14  ))

	.dataa(!\vga|xd [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~1_sumout ),
	.cout(\vga|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~1 .extended_lut = "off";
defparam \vga|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N31
dffeas \vga|xd[3] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xd[3] .is_wysiwyg = "true";
defparam \vga|xd[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N12
cyclonev_lcell_comb \vga|Add2~25 (
// Equation(s):
// \vga|Add2~25_sumout  = SUM(( \vga|xd [4] ) + ( GND ) + ( \vga|Add2~2  ))
// \vga|Add2~26  = CARRY(( \vga|xd [4] ) + ( GND ) + ( \vga|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|xd [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~25_sumout ),
	.cout(\vga|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~25 .extended_lut = "off";
defparam \vga|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N30
cyclonev_lcell_comb \vga|xd[4]~feeder (
// Equation(s):
// \vga|xd[4]~feeder_combout  = ( \vga|Add2~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|xd[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|xd[4]~feeder .extended_lut = "off";
defparam \vga|xd[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|xd[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N32
dffeas \vga|xd[4] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|xd[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xd[4] .is_wysiwyg = "true";
defparam \vga|xd[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N15
cyclonev_lcell_comb \vga|Add2~29 (
// Equation(s):
// \vga|Add2~29_sumout  = SUM(( \vga|xd [5] ) + ( GND ) + ( \vga|Add2~26  ))
// \vga|Add2~30  = CARRY(( \vga|xd [5] ) + ( GND ) + ( \vga|Add2~26  ))

	.dataa(!\vga|xd [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~29_sumout ),
	.cout(\vga|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~29 .extended_lut = "off";
defparam \vga|Add2~29 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N35
dffeas \vga|xd[5] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add2~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xd[5] .is_wysiwyg = "true";
defparam \vga|xd[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N18
cyclonev_lcell_comb \vga|Add2~33 (
// Equation(s):
// \vga|Add2~33_sumout  = SUM(( \vga|xd [6] ) + ( GND ) + ( \vga|Add2~30  ))
// \vga|Add2~34  = CARRY(( \vga|xd [6] ) + ( GND ) + ( \vga|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|xd [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~33_sumout ),
	.cout(\vga|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~33 .extended_lut = "off";
defparam \vga|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N20
dffeas \vga|xd[6] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add2~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xd[6] .is_wysiwyg = "true";
defparam \vga|xd[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N21
cyclonev_lcell_comb \vga|Add2~37 (
// Equation(s):
// \vga|Add2~37_sumout  = SUM(( \vga|xd [7] ) + ( GND ) + ( \vga|Add2~34  ))
// \vga|Add2~38  = CARRY(( \vga|xd [7] ) + ( GND ) + ( \vga|Add2~34  ))

	.dataa(!\vga|xd [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~37_sumout ),
	.cout(\vga|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~37 .extended_lut = "off";
defparam \vga|Add2~37 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N40
dffeas \vga|xd[7] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add2~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xd[7] .is_wysiwyg = "true";
defparam \vga|xd[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N24
cyclonev_lcell_comb \vga|Add2~5 (
// Equation(s):
// \vga|Add2~5_sumout  = SUM(( \vga|xd [8] ) + ( GND ) + ( \vga|Add2~38  ))
// \vga|Add2~6  = CARRY(( \vga|xd [8] ) + ( GND ) + ( \vga|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|xd [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~5_sumout ),
	.cout(\vga|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~5 .extended_lut = "off";
defparam \vga|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N36
cyclonev_lcell_comb \vga|xd[8]~feeder (
// Equation(s):
// \vga|xd[8]~feeder_combout  = ( \vga|Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|xd[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|xd[8]~feeder .extended_lut = "off";
defparam \vga|xd[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|xd[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N38
dffeas \vga|xd[8] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|xd[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xd[8] .is_wysiwyg = "true";
defparam \vga|xd[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N27
cyclonev_lcell_comb \vga|Add2~9 (
// Equation(s):
// \vga|Add2~9_sumout  = SUM(( \vga|xd [9] ) + ( GND ) + ( \vga|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|xd [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~9 .extended_lut = "off";
defparam \vga|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N44
dffeas \vga|xd[9] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add2~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|xd [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|xd[9] .is_wysiwyg = "true";
defparam \vga|xd[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N54
cyclonev_lcell_comb \vga|Equal0~0 (
// Equation(s):
// \vga|Equal0~0_combout  = ( !\vga|xd [0] & ( (!\vga|xd [2] & (!\vga|xd [1] & (!\vga|xd [8] & !\vga|xd [9]))) ) )

	.dataa(!\vga|xd [2]),
	.datab(!\vga|xd [1]),
	.datac(!\vga|xd [8]),
	.datad(!\vga|xd [9]),
	.datae(gnd),
	.dataf(!\vga|xd [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal0~0 .extended_lut = "off";
defparam \vga|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \vga|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N36
cyclonev_lcell_comb \vga|LessThan1~0 (
// Equation(s):
// \vga|LessThan1~0_combout  = ( \vga|xt [8] & ( \vga|xt [9] ) ) # ( !\vga|xt [8] & ( (\vga|xt [9] & \vga|xt [7]) ) )

	.dataa(gnd),
	.datab(!\vga|xt [9]),
	.datac(gnd),
	.datad(!\vga|xt [7]),
	.datae(gnd),
	.dataf(!\vga|xt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|LessThan1~0 .extended_lut = "off";
defparam \vga|LessThan1~0 .lut_mask = 64'h0033003333333333;
defparam \vga|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N39
cyclonev_lcell_comb \vga|Equal0~1 (
// Equation(s):
// \vga|Equal0~1_combout  = ( !\vga|xd [7] & ( (!\vga|xd [5] & (!\vga|xd [4] & !\vga|xd [6])) ) )

	.dataa(!\vga|xd [5]),
	.datab(gnd),
	.datac(!\vga|xd [4]),
	.datad(!\vga|xd [6]),
	.datae(!\vga|xd [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal0~1 .extended_lut = "off";
defparam \vga|Equal0~1 .lut_mask = 64'hA0000000A0000000;
defparam \vga|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N30
cyclonev_lcell_comb \vga|x[9]~1 (
// Equation(s):
// \vga|x[9]~1_combout  = ( \vga|xd [3] & ( \vga|Equal0~1_combout  & ( (!\KEY[0]~input_o ) # ((\vga|LessThan1~0_combout ) # (\vga|video|blanking_pulse~q )) ) ) ) # ( !\vga|xd [3] & ( \vga|Equal0~1_combout  & ( (!\KEY[0]~input_o ) # 
// (((\vga|LessThan1~0_combout ) # (\vga|Equal0~0_combout )) # (\vga|video|blanking_pulse~q )) ) ) ) # ( \vga|xd [3] & ( !\vga|Equal0~1_combout  & ( (!\KEY[0]~input_o ) # ((\vga|LessThan1~0_combout ) # (\vga|video|blanking_pulse~q )) ) ) ) # ( !\vga|xd [3] & 
// ( !\vga|Equal0~1_combout  & ( (!\KEY[0]~input_o ) # ((\vga|LessThan1~0_combout ) # (\vga|video|blanking_pulse~q )) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\vga|video|blanking_pulse~q ),
	.datac(!\vga|Equal0~0_combout ),
	.datad(!\vga|LessThan1~0_combout ),
	.datae(!\vga|xd [3]),
	.dataf(!\vga|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|x[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|x[9]~1 .extended_lut = "off";
defparam \vga|x[9]~1 .lut_mask = 64'hBBFFBBFFBFFFBBFF;
defparam \vga|x[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N56
dffeas \vga|x[0] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[0] .is_wysiwyg = "true";
defparam \vga|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N12
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_10~34 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_10~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_10~34_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~34 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~34 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N15
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_10~5_sumout  = SUM(( \vga|x [0] ) + ( VCC ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_10~34_cout  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_10~6  = CARRY(( \vga|x [0] ) + ( VCC ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_10~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_10~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h0000000000000F0F;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N3
cyclonev_lcell_comb \vga|Add1~33 (
// Equation(s):
// \vga|Add1~33_sumout  = SUM(( \vga|x [1] ) + ( GND ) + ( \vga|Add1~38  ))
// \vga|Add1~34  = CARRY(( \vga|x [1] ) + ( GND ) + ( \vga|Add1~38  ))

	.dataa(!\vga|x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~33_sumout ),
	.cout(\vga|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~33 .extended_lut = "off";
defparam \vga|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N50
dffeas \vga|x[1] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[1] .is_wysiwyg = "true";
defparam \vga|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N6
cyclonev_lcell_comb \vga|Add1~29 (
// Equation(s):
// \vga|Add1~29_sumout  = SUM(( \vga|x [2] ) + ( GND ) + ( \vga|Add1~34  ))
// \vga|Add1~30  = CARRY(( \vga|x [2] ) + ( GND ) + ( \vga|Add1~34  ))

	.dataa(gnd),
	.datab(!\vga|x [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~29_sumout ),
	.cout(\vga|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~29 .extended_lut = "off";
defparam \vga|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N59
dffeas \vga|x[2] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[2] .is_wysiwyg = "true";
defparam \vga|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N9
cyclonev_lcell_comb \vga|Add1~25 (
// Equation(s):
// \vga|Add1~25_sumout  = SUM(( \vga|x [3] ) + ( GND ) + ( \vga|Add1~30  ))
// \vga|Add1~26  = CARRY(( \vga|x [3] ) + ( GND ) + ( \vga|Add1~30  ))

	.dataa(!\vga|x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~25_sumout ),
	.cout(\vga|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~25 .extended_lut = "off";
defparam \vga|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N53
dffeas \vga|x[3] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[3] .is_wysiwyg = "true";
defparam \vga|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N12
cyclonev_lcell_comb \vga|Add1~21 (
// Equation(s):
// \vga|Add1~21_sumout  = SUM(( \vga|x [4] ) + ( GND ) + ( \vga|Add1~26  ))
// \vga|Add1~22  = CARRY(( \vga|x [4] ) + ( GND ) + ( \vga|Add1~26  ))

	.dataa(gnd),
	.datab(!\vga|x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~21_sumout ),
	.cout(\vga|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~21 .extended_lut = "off";
defparam \vga|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N32
dffeas \vga|x[4] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[4] .is_wysiwyg = "true";
defparam \vga|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N15
cyclonev_lcell_comb \vga|Add1~17 (
// Equation(s):
// \vga|Add1~17_sumout  = SUM(( \vga|x [5] ) + ( GND ) + ( \vga|Add1~22  ))
// \vga|Add1~18  = CARRY(( \vga|x [5] ) + ( GND ) + ( \vga|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~17_sumout ),
	.cout(\vga|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~17 .extended_lut = "off";
defparam \vga|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N44
dffeas \vga|x[5] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[5] .is_wysiwyg = "true";
defparam \vga|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N18
cyclonev_lcell_comb \vga|Add1~13 (
// Equation(s):
// \vga|Add1~13_sumout  = SUM(( \vga|x [6] ) + ( GND ) + ( \vga|Add1~18  ))
// \vga|Add1~14  = CARRY(( \vga|x [6] ) + ( GND ) + ( \vga|Add1~18  ))

	.dataa(gnd),
	.datab(!\vga|x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~13_sumout ),
	.cout(\vga|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~13 .extended_lut = "off";
defparam \vga|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N41
dffeas \vga|x[6] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[6] .is_wysiwyg = "true";
defparam \vga|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N21
cyclonev_lcell_comb \vga|Add1~9 (
// Equation(s):
// \vga|Add1~9_sumout  = SUM(( \vga|x [7] ) + ( GND ) + ( \vga|Add1~14  ))
// \vga|Add1~10  = CARRY(( \vga|x [7] ) + ( GND ) + ( \vga|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~9_sumout ),
	.cout(\vga|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~9 .extended_lut = "off";
defparam \vga|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N47
dffeas \vga|x[7] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[7] .is_wysiwyg = "true";
defparam \vga|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N24
cyclonev_lcell_comb \vga|Add1~5 (
// Equation(s):
// \vga|Add1~5_sumout  = SUM(( \vga|x [8] ) + ( GND ) + ( \vga|Add1~10  ))
// \vga|Add1~6  = CARRY(( \vga|x [8] ) + ( GND ) + ( \vga|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~5_sumout ),
	.cout(\vga|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~5 .extended_lut = "off";
defparam \vga|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N38
dffeas \vga|x[8] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[8] .is_wysiwyg = "true";
defparam \vga|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N27
cyclonev_lcell_comb \vga|Add1~1 (
// Equation(s):
// \vga|Add1~1_sumout  = SUM(( \vga|x [9] ) + ( GND ) + ( \vga|Add1~6  ))

	.dataa(!\vga|x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~1 .extended_lut = "off";
defparam \vga|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N35
dffeas \vga|x[9] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[9]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[9] .is_wysiwyg = "true";
defparam \vga|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N0
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~5 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout  = SUM(( \vga|x [4] ) + ( !VCC ) + ( !VCC ))
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~6  = CARRY(( \vga|x [4] ) + ( !VCC ) + ( !VCC ))
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~6 ),
	.shareout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~7 ));
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~5 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N3
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~9 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~9_sumout  = SUM(( !\vga|x [5] ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~7  ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~6  ))
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10  = CARRY(( !\vga|x [5] ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~7  ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~6  
// ))
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~11  = SHARE(\vga|x [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~6 ),
	.sharein(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~7 ),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~9_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10 ),
	.shareout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~11 ));
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~9 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N6
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout  = SUM(( \vga|x [6] ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~11  ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10  ))
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~18  = CARRY(( \vga|x [6] ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~11  ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10  
// ))
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10 ),
	.sharein(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~11 ),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~18 ),
	.shareout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~19 ));
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17 .lut_mask = 64'h0000000000000F0F;
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N9
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~21 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~21_sumout  = SUM(( \vga|x [7] ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~19  ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~18  ))
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~22  = CARRY(( \vga|x [7] ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~19  ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~18  
// ))
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~18 ),
	.sharein(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~19 ),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~21_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~22 ),
	.shareout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~23 ));
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~21 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~21 .lut_mask = 64'h0000000000000F0F;
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N12
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~25 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout  = SUM(( \vga|x [8] ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~23  ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~22  ))
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~26  = CARRY(( \vga|x [8] ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~23  ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~22  
// ))
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~27  = SHARE(GND)

	.dataa(gnd),
	.datab(!\vga|x [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~22 ),
	.sharein(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~23 ),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~26 ),
	.shareout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~27 ));
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~25 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~25 .lut_mask = 64'h0000000000003333;
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N15
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~13 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~13_sumout  = SUM(( \vga|x [9] ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~27  ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~26  ))
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~14  = CARRY(( \vga|x [9] ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~27  ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~26  
// ))
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~26 ),
	.sharein(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~27 ),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~13_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~14 ),
	.shareout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~15 ));
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~13 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~13 .lut_mask = 64'h0000000000000F0F;
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N18
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  = SUM(( VCC ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~15  ) + ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~14 ),
	.sharein(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~15 ),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N3
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~29 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~29_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~13_sumout  & ( !\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~29 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~29 .lut_mask = 64'h00000000CCCCCCCC;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N6
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~30 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~30_combout  = ( \vga|x [9] & ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~30 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~30 .lut_mask = 64'h0000000033333333;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N54
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~31 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~31_combout  = (!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~21_sumout )

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~31 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~31 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N57
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~32 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~32_combout  = ( \vga|x [7] & ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~32 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~32 .lut_mask = 64'h0000000033333333;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N48
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~18 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~18_combout  = (\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \vga|x [5])

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(!\vga|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~18 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~18 .lut_mask = 64'h0033003300330033;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N12
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~17 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~17_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~9_sumout  & ( !\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~17 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~17 .lut_mask = 64'h00000000CCCCCCCC;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N18
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N21
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \vga|x [3] ) + ( VCC ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( \vga|x [3] ) + ( VCC ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\vga|x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N24
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|x [4])) ) + ( VCC ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_7~6  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|x [4])) ) + ( VCC ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(!\vga|x [4]),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h00000000000003CF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N27
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (\boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~17_combout ) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~18_combout ) ) + ( GND ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_7~10  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( (\boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~17_combout ) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~18_combout ) ) + ( GND ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~18_combout ),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF00005F5F;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N30
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|x [6])) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_7~14  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|x [6])) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(!\vga|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout ),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FC3000000000;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N33
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_7~29_sumout  = SUM(( (\boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~32_combout ) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~31_combout ) ) + ( GND ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_7~26  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_7~30  = CARRY(( (\boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~32_combout ) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~31_combout ) ) + ( GND ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~31_combout ),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000FFFF00005F5F;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N36
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_7~33 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_7~33_sumout  = SUM(( (!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|x [8])) ) + ( GND ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_7~30  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_7~34  = CARRY(( (!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|x [8])) ) + ( GND ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_7~30  ))

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(!\vga|x [8]),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_7~33_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_7~34 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~33 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N39
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( (\boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~30_combout ) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~29_combout ) ) + ( VCC ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_7~34  ))

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~29_combout ),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[40]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000000000005F5F;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N42
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N15
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~27 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~27_combout  = (!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout )

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~27 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~27 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N48
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~28 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~28_combout  = ( \vga|x [8] & ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~28 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~28 .lut_mask = 64'h0000000033333333;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N51
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~25 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~25_combout  = ( \vga|x [7] & ( (\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~21_sumout ) # (\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout 
// ) ) ) # ( !\vga|x [7] & ( (!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~25 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~25 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N51
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~20 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~20_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout  & ( !\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~20 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~20 .lut_mask = 64'h00000000AAAAAAAA;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N39
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~21 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~21_combout  = (\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \vga|x [6])

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~21 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~21 .lut_mask = 64'h0055005500550055;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N9
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~13 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~13_combout  = (!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~9_sumout )) # 
// (\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\vga|x [5])))

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~9_sumout ),
	.datad(!\vga|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~13 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~13 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N0
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[35]~8 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[35]~8_combout  = ( \vga|x [4] & ( (\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout ) # (\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ) 
// ) ) # ( !\vga|x [4] & ( (!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[35]~8 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[35]~8 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[35]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N18
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N21
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( \vga|x [2] ) + ( VCC ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_8~26_cout  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( \vga|x [2] ) + ( VCC ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\vga|x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N24
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( VCC ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|x [3])) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_8~6  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( VCC ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|x [3])) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\vga|x [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000EE440000FFFF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N27
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[35]~8_combout )) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_8~10  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[35]~8_combout )) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FA5000000000;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N30
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~13_combout )) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_8~14  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~13_combout )) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FA5000000000;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N33
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_8~29_sumout  = SUM(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|op_7~25_sumout )))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~21_combout )) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~20_combout ))) ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_8~18  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_8~30  = CARRY(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|op_7~25_sumout )))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~21_combout )) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~20_combout ))) ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~20_combout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~21_combout ),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000E4A000000000;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N36
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_8~33_sumout  = SUM(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~25_combout )) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_8~30  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_8~34  = CARRY(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~25_combout )) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_8~30  ))

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_7~29_sumout ),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000FA5000000000;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N39
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|op_7~33_sumout )) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~28_combout ) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~27_combout )))) ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_8~34  ))

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_7~33_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[39]~28_combout ),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000D8880000FFFF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N42
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N12
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[45]~22 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[45]~22_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|op_7~25_sumout  & ( (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((\boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~21_combout ) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~20_combout )) ) ) # ( !\boardGen|Mod0|auto_generated|divider|divider|op_7~25_sumout  & ( 
// (\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~21_combout ) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~20_combout ))) ) )

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~20_combout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[37]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[45]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[45]~22 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[45]~22 .lut_mask = 64'h15151515BFBFBFBF;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[45]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N9
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~12 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~12_combout  = (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & \boardGen|Mod0|auto_generated|divider|divider|op_7~13_sumout )

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~12 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~12 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N51
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[36]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N15
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[43]~9 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[43]~9_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[35]~8_combout  & ( (\boardGen|Mod0|auto_generated|divider|divider|op_7~9_sumout ) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( !\boardGen|Mod0|auto_generated|divider|divider|StageOut[35]~8_combout  & ( (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// \boardGen|Mod0|auto_generated|divider|divider|op_7~9_sumout ) ) )

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[43]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[43]~9 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[43]~9 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[43]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N6
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[42]~4 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[42]~4_combout  = ( \vga|x [3] & ( (\boardGen|Mod0|auto_generated|divider|divider|op_7~5_sumout ) # (\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( !\vga|x [3] & ( 
// (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & \boardGen|Mod0|auto_generated|divider|divider|op_7~5_sumout ) ) )

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[42]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[42]~4 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[42]~4 .lut_mask = 64'h2222222277777777;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[42]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N0
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_9~30 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_9~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_9~30_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~30 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~30 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N3
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_9~5_sumout  = SUM(( \vga|x [1] ) + ( VCC ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_9~30_cout  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_9~6  = CARRY(( \vga|x [1] ) + ( VCC ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_9~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_9~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000000000000F0F;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N6
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|x [2])) ) + ( VCC ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_9~6  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_9~10  = CARRY(( (!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|x [2])) ) + ( VCC ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_9~6  ))

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\vga|x [2]),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h00000000000003CF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N9
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_9~13_sumout  = SUM(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_8~9_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[42]~4_combout )) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_9~10  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_9~14  = CARRY(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_8~9_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[42]~4_combout )) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[42]~4_combout ),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000EE2200000000;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N12
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[43]~9_combout )) ) + ( GND ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_9~14  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_9~18  = CARRY(( (!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[43]~9_combout )) ) + ( GND ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_9~14  ))

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[43]~9_combout ),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N15
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_9~21_sumout  = SUM(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout ) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~12_combout )))) ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_9~18  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_9~22  = CARRY(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout ) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~12_combout )))) ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout ),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000B88800000000;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N18
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_9~33 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_9~33_sumout  = SUM(( (!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_8~29_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[45]~22_combout )) ) + ( GND ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_9~22  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_9~34  = CARRY(( (!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_8~29_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[45]~22_combout )) ) + ( GND ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_9~22  ))

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[45]~22_combout ),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_9~33_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_9~34 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~33 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N54
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~24 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~24_combout  = (!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  & \boardGen|Mod0|auto_generated|divider|divider|op_7~29_sumout )

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_7~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~24 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~24 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N57
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~26 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~26_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~25_combout  & ( \boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[38]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~26 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~26 .lut_mask = 64'h0000000055555555;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N21
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_9~26_cout  = CARRY(( (!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|op_8~33_sumout )) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~26_combout ) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~24_combout )))) ) + ( VCC ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_9~34  ))

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_8~33_sumout ),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~24_combout ),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[46]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_9~26_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~26 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~26 .lut_mask = 64'h0000000000004777;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N24
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_9~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_9~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N45
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~19 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~19_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|op_8~29_sumout  & ( !\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(!\boardGen|Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~19 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~19 .lut_mask = 64'h0000F0F00000F0F0;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N51
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~23 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~23_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[45]~22_combout  & ( \boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[45]~22_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~23 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~23 .lut_mask = 64'h00000F0F00000F0F;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N39
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[52]~15 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[52]~15_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout  ) ) # ( 
// !\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout  & ( \boardGen|Mod0|auto_generated|divider|divider|op_8~17_sumout  ) ) ) # ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( !\boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout  & ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~12_combout  ) ) ) # ( 
// !\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( !\boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout  & ( \boardGen|Mod0|auto_generated|divider|divider|op_8~17_sumout  ) ) )

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~12_combout ),
	.datad(gnd),
	.datae(!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[52]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[52]~15 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[52]~15 .lut_mask = 64'h55550F0F5555FFFF;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[52]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N3
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~7_combout  = ( !\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \boardGen|Mod0|auto_generated|divider|divider|op_8~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~7 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 64'h0F0F0F0F00000000;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N6
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~10 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~10_combout  = (\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & \boardGen|Mod0|auto_generated|divider|divider|StageOut[43]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[43]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~10 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~10 .lut_mask = 64'h000F000F000F000F;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N30
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[50]~5 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[50]~5_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[42]~4_combout  & ( \boardGen|Mod0|auto_generated|divider|divider|op_8~9_sumout  ) ) # ( 
// !\boardGen|Mod0|auto_generated|divider|divider|StageOut[42]~4_combout  & ( \boardGen|Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( !\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  ) ) ) # ( 
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[42]~4_combout  & ( !\boardGen|Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( \boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  ) ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[42]~4_combout ),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[50]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[50]~5 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[50]~5 .lut_mask = 64'h00003333CCCCFFFF;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[50]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N0
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[49]~2 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  = ( \vga|x [2] & ( (\boardGen|Mod0|auto_generated|divider|divider|op_8~5_sumout ) # (\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( !\vga|x [2] & ( 
// (!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout  & \boardGen|Mod0|auto_generated|divider|divider|op_8~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(gnd),
	.datae(!\vga|x [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[49]~2 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[49]~2 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[49]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N18
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_10~9_sumout  = SUM(( VCC ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_9~5_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|x [1])) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_10~6  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_10~10  = CARRY(( VCC ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_9~5_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|x [1])) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_10~6  ))

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000FC300000FFFF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N21
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_10~13_sumout  = SUM(( (!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_9~9_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[49]~2_combout )) ) + ( GND ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_10~10  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_10~14  = CARRY(( (!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_9~9_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[49]~2_combout )) ) + ( GND ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_10~10  ))

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000FFFF000003CF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N24
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_10~17_sumout  = SUM(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_9~13_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[50]~5_combout )) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_10~14  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_10~18  = CARRY(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_9~13_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[50]~5_combout )) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_10~14  ))

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[50]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000FC3000000000;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N27
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_10~21_sumout  = SUM(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|op_9~17_sumout )))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~10_combout )) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~7_combout ))) ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_10~18  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_10~22  = CARRY(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|op_9~17_sumout )))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~10_combout )) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~7_combout ))) ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_9~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h0000E2C000000000;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N30
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_10~25_sumout  = SUM(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_9~21_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[52]~15_combout )) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_10~22  ))
// \boardGen|Mod0|auto_generated|divider|divider|op_10~26  = CARRY(( GND ) + ( (!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_9~21_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[52]~15_combout )) ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_10~22  ))

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[52]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h0000FC3000000000;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N33
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_10~30 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_10~30_cout  = CARRY(( (!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|op_9~33_sumout )) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~23_combout ) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~19_combout )))) ) + ( VCC ) + ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_9~33_sumout ),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~19_combout ),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[53]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Mod0|auto_generated|divider|divider|op_10~30_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~30 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~30 .lut_mask = 64'h0000000000004777;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N36
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \boardGen|Mod0|auto_generated|divider|divider|op_10~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mod0|auto_generated|divider|divider|op_10~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \boardGen|Mod0|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N54
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[63]~0 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[63]~0_combout  = (!\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (!\boardGen|Mod0|auto_generated|divider|divider|op_10~5_sumout )) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((!\vga|x [0])))

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_10~5_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\vga|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[63]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[63]~0 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[63]~0 .lut_mask = 64'hCFC0CFC0CFC0CFC0;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[63]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N30
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|op_10~9_sumout  & ( \boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( 
// (!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|op_9~5_sumout )) # (\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|x [1]))) ) ) ) # ( 
// !\boardGen|Mod0|auto_generated|divider|divider|op_10~9_sumout  & ( \boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( (!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\boardGen|Mod0|auto_generated|divider|divider|op_9~5_sumout )) # (\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|x [1]))) ) ) ) # ( \boardGen|Mod0|auto_generated|divider|divider|op_10~9_sumout  & ( 
// !\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.datad(!\vga|x [1]),
	.datae(!\boardGen|Mod0|auto_generated|divider|divider|op_10~9_sumout ),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1 .lut_mask = 64'h0000FFFF0C3F0C3F;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N0
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  & ( (!\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\boardGen|Mod0|auto_generated|divider|divider|op_10~13_sumout )) # (\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|op_9~9_sumout ) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout )))) ) ) # ( !\boardGen|Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  & ( (!\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\boardGen|Mod0|auto_generated|divider|divider|op_10~13_sumout )) # (\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// \boardGen|Mod0|auto_generated|divider|divider|op_9~9_sumout )))) ) )

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_10~13_sumout ),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3 .lut_mask = 64'h505C505C535F535F;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N33
cyclonev_lcell_comb \boardGen|Add3~0 (
// Equation(s):
// \boardGen|Add3~0_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout  & ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3_combout  ) ) # ( !\boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout  & 
// ( !\boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout ),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Add3~0 .extended_lut = "off";
defparam \boardGen|Add3~0 .lut_mask = 64'hFFFF00000000FFFF;
defparam \boardGen|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N9
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[50]~5_combout  & ( (!\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\boardGen|Mod0|auto_generated|divider|divider|op_10~17_sumout )))) # (\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout )) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_9~13_sumout ))) ) ) # ( !\boardGen|Mod0|auto_generated|divider|divider|StageOut[50]~5_combout  & ( (!\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\boardGen|Mod0|auto_generated|divider|divider|op_10~17_sumout )))) # (\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|op_9~13_sumout  & 
// ((!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout )))) ) )

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_10~17_sumout ),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[50]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6 .lut_mask = 64'h1B0A1B0A1B5F1B5F;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N48
cyclonev_lcell_comb \boardGen|Add3~1 (
// Equation(s):
// \boardGen|Add3~1_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout  & ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout  & ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3_combout  ) ) ) # 
// ( !\boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout  & ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout  & ( !\boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3_combout  ) ) ) # ( 
// !\boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout  & ( !\boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout ),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Add3~1 .extended_lut = "off";
defparam \boardGen|Add3~1 .lut_mask = 64'hFFFF0000CCCC3333;
defparam \boardGen|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N42
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[67]~11 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( \boardGen|Mod0|auto_generated|divider|divider|op_9~17_sumout  & ( 
// (!\boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~10_combout  & (!\boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~7_combout  & \boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout )) ) ) ) # ( 
// !\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( \boardGen|Mod0|auto_generated|divider|divider|op_9~17_sumout  & ( !\boardGen|Mod0|auto_generated|divider|divider|op_10~21_sumout  ) ) ) # ( 
// \boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( !\boardGen|Mod0|auto_generated|divider|divider|op_9~17_sumout  & ( (!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout ) # 
// ((!\boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~10_combout  & !\boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~7_combout )) ) ) ) # ( !\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( 
// !\boardGen|Mod0|auto_generated|divider|divider|op_9~17_sumout  & ( !\boardGen|Mod0|auto_generated|divider|divider|op_10~21_sumout  ) ) )

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|op_10~21_sumout ),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(!\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[67]~11 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[67]~11 .lut_mask = 64'hAAAAFFC0AAAA00C0;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[67]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N57
cyclonev_lcell_comb \boardGen|Add3~2 (
// Equation(s):
// \boardGen|Add3~2_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout  & ( !\boardGen|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout  $ (((!\boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout ) # 
// (!\boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3_combout ))) ) ) # ( !\boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout  & ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout  ) )

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout ),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3_combout ),
	.datac(gnd),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout ),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Add3~2 .extended_lut = "off";
defparam \boardGen|Add3~2 .lut_mask = 64'h00FF00FF11EE11EE;
defparam \boardGen|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N51
cyclonev_lcell_comb \boardGen|Mod0|auto_generated|divider|divider|StageOut[68]~16 (
// Equation(s):
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[68]~16_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( \boardGen|Mod0|auto_generated|divider|divider|op_9~21_sumout  & ( 
// (!\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_10~25_sumout ))) # (\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\boardGen|Mod0|auto_generated|divider|divider|StageOut[52]~15_combout )) ) ) ) # ( !\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( \boardGen|Mod0|auto_generated|divider|divider|op_9~21_sumout  & ( 
// (\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout ) # (\boardGen|Mod0|auto_generated|divider|divider|op_10~25_sumout ) ) ) ) # ( \boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( 
// !\boardGen|Mod0|auto_generated|divider|divider|op_9~21_sumout  & ( (!\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\boardGen|Mod0|auto_generated|divider|divider|op_10~25_sumout ))) # 
// (\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\boardGen|Mod0|auto_generated|divider|divider|StageOut[52]~15_combout )) ) ) ) # ( !\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( 
// !\boardGen|Mod0|auto_generated|divider|divider|op_9~21_sumout  & ( (\boardGen|Mod0|auto_generated|divider|divider|op_10~25_sumout  & !\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout ) ) ) )

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[52]~15_combout ),
	.datab(gnd),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|op_10~25_sumout ),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(!\boardGen|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mod0|auto_generated|divider|divider|StageOut[68]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[68]~16 .extended_lut = "off";
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[68]~16 .lut_mask = 64'h0F000F550FFF0F55;
defparam \boardGen|Mod0|auto_generated|divider|divider|StageOut[68]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N54
cyclonev_lcell_comb \boardGen|Add3~3 (
// Equation(s):
// \boardGen|Add3~3_combout  = ( \boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout  & ( !\boardGen|Mod0|auto_generated|divider|divider|StageOut[68]~16_combout  $ (((!\boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout ) # 
// ((!\boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3_combout ) # (\boardGen|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout )))) ) ) # ( !\boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout  & ( 
// \boardGen|Mod0|auto_generated|divider|divider|StageOut[68]~16_combout  ) )

	.dataa(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout ),
	.datab(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[65]~3_combout ),
	.datac(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[68]~16_combout ),
	.datad(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout ),
	.datae(gnd),
	.dataf(!\boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Add3~3 .extended_lut = "off";
defparam \boardGen|Add3~3 .lut_mask = 64'h0F0F0F0F1E0F1E0F;
defparam \boardGen|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y77_N0
cyclonev_mac \boardGen|Add5~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\boardGen|Add4~3_combout ,\boardGen|Add4~2_combout ,\boardGen|Add4~1_combout ,\boardGen|Add4~0_combout ,\boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout ,\boardGen|Mod1|auto_generated|divider|divider|StageOut[56]~0_combout }),
	.ay({\boardGen|Add4~3_combout ,\boardGen|Add4~2_combout ,\boardGen|Add4~1_combout ,\boardGen|Add4~0_combout ,\boardGen|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout ,\boardGen|Mod1|auto_generated|divider|divider|StageOut[56]~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx({\boardGen|Add3~3_combout ,\boardGen|Add3~2_combout ,\boardGen|Add3~1_combout ,\boardGen|Add3~0_combout ,\boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout ,\boardGen|Mod0|auto_generated|divider|divider|StageOut[63]~0_combout }),
	.by({\boardGen|Add3~3_combout ,\boardGen|Add3~2_combout ,\boardGen|Add3~1_combout ,\boardGen|Add3~0_combout ,\boardGen|Mod0|auto_generated|divider|divider|StageOut[64]~1_combout ,\boardGen|Mod0|auto_generated|divider|divider|StageOut[63]~0_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\boardGen|Add5~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \boardGen|Add5~8 .accumulate_clock = "none";
defparam \boardGen|Add5~8 .ax_clock = "none";
defparam \boardGen|Add5~8 .ax_width = 6;
defparam \boardGen|Add5~8 .ay_scan_in_clock = "none";
defparam \boardGen|Add5~8 .ay_scan_in_width = 6;
defparam \boardGen|Add5~8 .ay_use_scan_in = "false";
defparam \boardGen|Add5~8 .az_clock = "none";
defparam \boardGen|Add5~8 .bx_clock = "none";
defparam \boardGen|Add5~8 .bx_width = 6;
defparam \boardGen|Add5~8 .by_clock = "none";
defparam \boardGen|Add5~8 .by_use_scan_in = "false";
defparam \boardGen|Add5~8 .by_width = 6;
defparam \boardGen|Add5~8 .bz_clock = "none";
defparam \boardGen|Add5~8 .coef_a_0 = 0;
defparam \boardGen|Add5~8 .coef_a_1 = 0;
defparam \boardGen|Add5~8 .coef_a_2 = 0;
defparam \boardGen|Add5~8 .coef_a_3 = 0;
defparam \boardGen|Add5~8 .coef_a_4 = 0;
defparam \boardGen|Add5~8 .coef_a_5 = 0;
defparam \boardGen|Add5~8 .coef_a_6 = 0;
defparam \boardGen|Add5~8 .coef_a_7 = 0;
defparam \boardGen|Add5~8 .coef_b_0 = 0;
defparam \boardGen|Add5~8 .coef_b_1 = 0;
defparam \boardGen|Add5~8 .coef_b_2 = 0;
defparam \boardGen|Add5~8 .coef_b_3 = 0;
defparam \boardGen|Add5~8 .coef_b_4 = 0;
defparam \boardGen|Add5~8 .coef_b_5 = 0;
defparam \boardGen|Add5~8 .coef_b_6 = 0;
defparam \boardGen|Add5~8 .coef_b_7 = 0;
defparam \boardGen|Add5~8 .coef_sel_a_clock = "none";
defparam \boardGen|Add5~8 .coef_sel_b_clock = "none";
defparam \boardGen|Add5~8 .delay_scan_out_ay = "false";
defparam \boardGen|Add5~8 .delay_scan_out_by = "false";
defparam \boardGen|Add5~8 .enable_double_accum = "false";
defparam \boardGen|Add5~8 .load_const_clock = "none";
defparam \boardGen|Add5~8 .load_const_value = 0;
defparam \boardGen|Add5~8 .mode_sub_location = 0;
defparam \boardGen|Add5~8 .negate_clock = "none";
defparam \boardGen|Add5~8 .operand_source_max = "input";
defparam \boardGen|Add5~8 .operand_source_may = "input";
defparam \boardGen|Add5~8 .operand_source_mbx = "input";
defparam \boardGen|Add5~8 .operand_source_mby = "input";
defparam \boardGen|Add5~8 .operation_mode = "m18x18_sumof2";
defparam \boardGen|Add5~8 .output_clock = "none";
defparam \boardGen|Add5~8 .preadder_subtract_a = "false";
defparam \boardGen|Add5~8 .preadder_subtract_b = "false";
defparam \boardGen|Add5~8 .result_a_width = 64;
defparam \boardGen|Add5~8 .signed_max = "false";
defparam \boardGen|Add5~8 .signed_may = "false";
defparam \boardGen|Add5~8 .signed_mbx = "false";
defparam \boardGen|Add5~8 .signed_mby = "false";
defparam \boardGen|Add5~8 .sub_clock = "none";
defparam \boardGen|Add5~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y75_N0
cyclonev_mac \boardGen|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,vcc}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\boardGen|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \boardGen|Mult0~8 .accumulate_clock = "none";
defparam \boardGen|Mult0~8 .ax_clock = "none";
defparam \boardGen|Mult0~8 .ax_width = 17;
defparam \boardGen|Mult0~8 .ay_scan_in_clock = "none";
defparam \boardGen|Mult0~8 .ay_scan_in_width = 17;
defparam \boardGen|Mult0~8 .ay_use_scan_in = "false";
defparam \boardGen|Mult0~8 .az_clock = "none";
defparam \boardGen|Mult0~8 .bx_clock = "none";
defparam \boardGen|Mult0~8 .by_clock = "none";
defparam \boardGen|Mult0~8 .by_use_scan_in = "false";
defparam \boardGen|Mult0~8 .bz_clock = "none";
defparam \boardGen|Mult0~8 .coef_a_0 = 0;
defparam \boardGen|Mult0~8 .coef_a_1 = 0;
defparam \boardGen|Mult0~8 .coef_a_2 = 0;
defparam \boardGen|Mult0~8 .coef_a_3 = 0;
defparam \boardGen|Mult0~8 .coef_a_4 = 0;
defparam \boardGen|Mult0~8 .coef_a_5 = 0;
defparam \boardGen|Mult0~8 .coef_a_6 = 0;
defparam \boardGen|Mult0~8 .coef_a_7 = 0;
defparam \boardGen|Mult0~8 .coef_b_0 = 0;
defparam \boardGen|Mult0~8 .coef_b_1 = 0;
defparam \boardGen|Mult0~8 .coef_b_2 = 0;
defparam \boardGen|Mult0~8 .coef_b_3 = 0;
defparam \boardGen|Mult0~8 .coef_b_4 = 0;
defparam \boardGen|Mult0~8 .coef_b_5 = 0;
defparam \boardGen|Mult0~8 .coef_b_6 = 0;
defparam \boardGen|Mult0~8 .coef_b_7 = 0;
defparam \boardGen|Mult0~8 .coef_sel_a_clock = "none";
defparam \boardGen|Mult0~8 .coef_sel_b_clock = "none";
defparam \boardGen|Mult0~8 .delay_scan_out_ay = "false";
defparam \boardGen|Mult0~8 .delay_scan_out_by = "false";
defparam \boardGen|Mult0~8 .enable_double_accum = "false";
defparam \boardGen|Mult0~8 .load_const_clock = "none";
defparam \boardGen|Mult0~8 .load_const_value = 0;
defparam \boardGen|Mult0~8 .mode_sub_location = 0;
defparam \boardGen|Mult0~8 .negate_clock = "none";
defparam \boardGen|Mult0~8 .operand_source_max = "input";
defparam \boardGen|Mult0~8 .operand_source_may = "input";
defparam \boardGen|Mult0~8 .operand_source_mbx = "input";
defparam \boardGen|Mult0~8 .operand_source_mby = "input";
defparam \boardGen|Mult0~8 .operation_mode = "m18x18_full";
defparam \boardGen|Mult0~8 .output_clock = "none";
defparam \boardGen|Mult0~8 .preadder_subtract_a = "false";
defparam \boardGen|Mult0~8 .preadder_subtract_b = "false";
defparam \boardGen|Mult0~8 .result_a_width = 64;
defparam \boardGen|Mult0~8 .signed_max = "false";
defparam \boardGen|Mult0~8 .signed_may = "false";
defparam \boardGen|Mult0~8 .signed_mbx = "false";
defparam \boardGen|Mult0~8 .signed_mby = "false";
defparam \boardGen|Mult0~8 .sub_clock = "none";
defparam \boardGen|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N3
cyclonev_lcell_comb \boardGen|LessThan3~0 (
// Equation(s):
// \boardGen|LessThan3~0_combout  = ( \boardGen|Add5~20  & ( !\boardGen|Mult0~20  ) ) # ( !\boardGen|Add5~20  & ( \boardGen|Mult0~20  ) )

	.dataa(!\boardGen|Mult0~20 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\boardGen|Add5~20 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan3~0 .extended_lut = "off";
defparam \boardGen|LessThan3~0 .lut_mask = 64'h5555AAAA5555AAAA;
defparam \boardGen|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N45
cyclonev_lcell_comb \boardGen|LessThan3~2 (
// Equation(s):
// \boardGen|LessThan3~2_combout  = !\boardGen|Mult0~15  $ (!\boardGen|Add5~15 )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Mult0~15 ),
	.datad(!\boardGen|Add5~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan3~2 .extended_lut = "off";
defparam \boardGen|LessThan3~2 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \boardGen|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N18
cyclonev_lcell_comb \boardGen|LessThan3~3 (
// Equation(s):
// \boardGen|LessThan3~3_combout  = ( \boardGen|Mult0~8_resulta  & ( \boardGen|Add5~8_resulta  & ( (!\boardGen|Add5~10  & (((\boardGen|Mult0~9  & !\boardGen|Add5~9 )) # (\boardGen|Mult0~10 ))) # (\boardGen|Add5~10  & (\boardGen|Mult0~10  & (\boardGen|Mult0~9 
//  & !\boardGen|Add5~9 ))) ) ) ) # ( !\boardGen|Mult0~8_resulta  & ( \boardGen|Add5~8_resulta  & ( (!\boardGen|Add5~10  & (((\boardGen|Mult0~9  & !\boardGen|Add5~9 )) # (\boardGen|Mult0~10 ))) # (\boardGen|Add5~10  & (\boardGen|Mult0~10  & 
// (\boardGen|Mult0~9  & !\boardGen|Add5~9 ))) ) ) ) # ( \boardGen|Mult0~8_resulta  & ( !\boardGen|Add5~8_resulta  & ( (!\boardGen|Add5~10  & (((!\boardGen|Add5~9 ) # (\boardGen|Mult0~9 )) # (\boardGen|Mult0~10 ))) # (\boardGen|Add5~10  & (\boardGen|Mult0~10 
//  & ((!\boardGen|Add5~9 ) # (\boardGen|Mult0~9 )))) ) ) ) # ( !\boardGen|Mult0~8_resulta  & ( !\boardGen|Add5~8_resulta  & ( (!\boardGen|Add5~10  & (((\boardGen|Mult0~9  & !\boardGen|Add5~9 )) # (\boardGen|Mult0~10 ))) # (\boardGen|Add5~10  & 
// (\boardGen|Mult0~10  & (\boardGen|Mult0~9  & !\boardGen|Add5~9 ))) ) ) )

	.dataa(!\boardGen|Add5~10 ),
	.datab(!\boardGen|Mult0~10 ),
	.datac(!\boardGen|Mult0~9 ),
	.datad(!\boardGen|Add5~9 ),
	.datae(!\boardGen|Mult0~8_resulta ),
	.dataf(!\boardGen|Add5~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan3~3 .extended_lut = "off";
defparam \boardGen|LessThan3~3 .lut_mask = 64'h2B22BB2B2B222B22;
defparam \boardGen|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N42
cyclonev_lcell_comb \boardGen|LessThan3~4 (
// Equation(s):
// \boardGen|LessThan3~4_combout  = ( \boardGen|LessThan3~3_combout  & ( (!\boardGen|Mult0~12  & (!\boardGen|Add5~12  & ((!\boardGen|Add5~11 ) # (\boardGen|Mult0~11 )))) # (\boardGen|Mult0~12  & (((!\boardGen|Add5~12 ) # (!\boardGen|Add5~11 )) # 
// (\boardGen|Mult0~11 ))) ) ) # ( !\boardGen|LessThan3~3_combout  & ( (!\boardGen|Mult0~12  & (\boardGen|Mult0~11  & (!\boardGen|Add5~12  & !\boardGen|Add5~11 ))) # (\boardGen|Mult0~12  & ((!\boardGen|Add5~12 ) # ((\boardGen|Mult0~11  & !\boardGen|Add5~11 
// )))) ) )

	.dataa(!\boardGen|Mult0~12 ),
	.datab(!\boardGen|Mult0~11 ),
	.datac(!\boardGen|Add5~12 ),
	.datad(!\boardGen|Add5~11 ),
	.datae(gnd),
	.dataf(!\boardGen|LessThan3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan3~4 .extended_lut = "off";
defparam \boardGen|LessThan3~4 .lut_mask = 64'h71507150F571F571;
defparam \boardGen|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N24
cyclonev_lcell_comb \boardGen|LessThan3~5 (
// Equation(s):
// \boardGen|LessThan3~5_combout  = ( \boardGen|Mult0~14  & ( \boardGen|LessThan3~4_combout  & ( (!\boardGen|LessThan3~2_combout  & ((!\boardGen|Add5~14 ) # ((!\boardGen|Add5~13 ) # (\boardGen|Mult0~13 )))) ) ) ) # ( !\boardGen|Mult0~14  & ( 
// \boardGen|LessThan3~4_combout  & ( (!\boardGen|LessThan3~2_combout  & (!\boardGen|Add5~14  & ((!\boardGen|Add5~13 ) # (\boardGen|Mult0~13 )))) ) ) ) # ( \boardGen|Mult0~14  & ( !\boardGen|LessThan3~4_combout  & ( (!\boardGen|LessThan3~2_combout  & 
// ((!\boardGen|Add5~14 ) # ((\boardGen|Mult0~13  & !\boardGen|Add5~13 )))) ) ) ) # ( !\boardGen|Mult0~14  & ( !\boardGen|LessThan3~4_combout  & ( (!\boardGen|LessThan3~2_combout  & (!\boardGen|Add5~14  & (\boardGen|Mult0~13  & !\boardGen|Add5~13 ))) ) ) )

	.dataa(!\boardGen|LessThan3~2_combout ),
	.datab(!\boardGen|Add5~14 ),
	.datac(!\boardGen|Mult0~13 ),
	.datad(!\boardGen|Add5~13 ),
	.datae(!\boardGen|Mult0~14 ),
	.dataf(!\boardGen|LessThan3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan3~5 .extended_lut = "off";
defparam \boardGen|LessThan3~5 .lut_mask = 64'h08008A888808AA8A;
defparam \boardGen|LessThan3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N39
cyclonev_lcell_comb \boardGen|LessThan3~1 (
// Equation(s):
// \boardGen|LessThan3~1_combout  = ( !\boardGen|Add5~15  & ( \boardGen|Mult0~15  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Mult0~15 ),
	.datad(gnd),
	.datae(!\boardGen|Add5~15 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan3~1 .extended_lut = "off";
defparam \boardGen|LessThan3~1 .lut_mask = 64'h0F0F00000F0F0000;
defparam \boardGen|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N30
cyclonev_lcell_comb \boardGen|LessThan3~6 (
// Equation(s):
// \boardGen|LessThan3~6_combout  = ( \boardGen|Mult0~17  & ( \boardGen|LessThan3~1_combout  & ( (!\boardGen|Mult0~16  & (\boardGen|Add5~16  & \boardGen|Add5~17 )) ) ) ) # ( !\boardGen|Mult0~17  & ( \boardGen|LessThan3~1_combout  & ( ((!\boardGen|Mult0~16  & 
// \boardGen|Add5~16 )) # (\boardGen|Add5~17 ) ) ) ) # ( \boardGen|Mult0~17  & ( !\boardGen|LessThan3~1_combout  & ( (\boardGen|Add5~17  & ((!\boardGen|LessThan3~5_combout  & ((!\boardGen|Mult0~16 ) # (\boardGen|Add5~16 ))) # (\boardGen|LessThan3~5_combout  
// & (!\boardGen|Mult0~16  & \boardGen|Add5~16 )))) ) ) ) # ( !\boardGen|Mult0~17  & ( !\boardGen|LessThan3~1_combout  & ( ((!\boardGen|LessThan3~5_combout  & ((!\boardGen|Mult0~16 ) # (\boardGen|Add5~16 ))) # (\boardGen|LessThan3~5_combout  & 
// (!\boardGen|Mult0~16  & \boardGen|Add5~16 ))) # (\boardGen|Add5~17 ) ) ) )

	.dataa(!\boardGen|LessThan3~5_combout ),
	.datab(!\boardGen|Mult0~16 ),
	.datac(!\boardGen|Add5~16 ),
	.datad(!\boardGen|Add5~17 ),
	.datae(!\boardGen|Mult0~17 ),
	.dataf(!\boardGen|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan3~6 .extended_lut = "off";
defparam \boardGen|LessThan3~6 .lut_mask = 64'h8EFF008E0CFF000C;
defparam \boardGen|LessThan3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N0
cyclonev_lcell_comb \boardGen|LessThan3~7 (
// Equation(s):
// \boardGen|LessThan3~7_combout  = ( \boardGen|Mult0~18  & ( \boardGen|Add5~19  & ( (\boardGen|Mult0~19  & (!\boardGen|LessThan3~0_combout  & ((!\boardGen|Add5~18 ) # (!\boardGen|LessThan3~6_combout )))) ) ) ) # ( !\boardGen|Mult0~18  & ( \boardGen|Add5~19  
// & ( (!\boardGen|Add5~18  & (\boardGen|Mult0~19  & (!\boardGen|LessThan3~0_combout  & !\boardGen|LessThan3~6_combout ))) ) ) ) # ( \boardGen|Mult0~18  & ( !\boardGen|Add5~19  & ( (!\boardGen|LessThan3~0_combout  & ((!\boardGen|Add5~18 ) # 
// ((!\boardGen|LessThan3~6_combout ) # (\boardGen|Mult0~19 )))) ) ) ) # ( !\boardGen|Mult0~18  & ( !\boardGen|Add5~19  & ( (!\boardGen|LessThan3~0_combout  & (((!\boardGen|Add5~18  & !\boardGen|LessThan3~6_combout )) # (\boardGen|Mult0~19 ))) ) ) )

	.dataa(!\boardGen|Add5~18 ),
	.datab(!\boardGen|Mult0~19 ),
	.datac(!\boardGen|LessThan3~0_combout ),
	.datad(!\boardGen|LessThan3~6_combout ),
	.datae(!\boardGen|Mult0~18 ),
	.dataf(!\boardGen|Add5~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan3~7 .extended_lut = "off";
defparam \boardGen|LessThan3~7 .lut_mask = 64'hB030F0B020003020;
defparam \boardGen|LessThan3~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N30
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~25 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout  = SUM(( \vga|y [3] ) + ( !VCC ) + ( !VCC ))
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~26  = CARRY(( \vga|y [3] ) + ( !VCC ) + ( !VCC ))
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~27  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\vga|y [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~26 ),
	.shareout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~27 ));
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~25 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~25 .lut_mask = 64'h0000FFFF00003333;
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N33
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~21 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~21_sumout  = SUM(( !\vga|y [4] ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~27  ) + ( 
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~26  ))
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~22  = CARRY(( !\vga|y [4] ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~27  ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~26  
// ))
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~23  = SHARE(\vga|y [4])

	.dataa(!\vga|y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~26 ),
	.sharein(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~27 ),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~21_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~22 ),
	.shareout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~23 ));
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~21 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~21 .lut_mask = 64'h000055550000AAAA;
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N36
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~17 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout  = SUM(( \vga|y [5] ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~23  ) + ( 
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~22  ))
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~18  = CARRY(( \vga|y [5] ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~23  ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~22  
// ))
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(!\vga|y [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~22 ),
	.sharein(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~23 ),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~18 ),
	.shareout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~19 ));
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~17 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~17 .lut_mask = 64'h0000000000003333;
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N39
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_sumout  = SUM(( \vga|y [6] ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~19  ) + ( 
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~18  ))
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6  = CARRY(( \vga|y [6] ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~19  ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~18  
// ))
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~18 ),
	.sharein(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~19 ),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6 ),
	.shareout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ));
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .lut_mask = 64'h0000000000000F0F;
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N42
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9_sumout  = SUM(( \vga|y [7] ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7  ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6 
//  ))
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~10  = CARRY(( \vga|y [7] ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7  ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6  ))
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6 ),
	.sharein(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~10 ),
	.shareout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~11 ));
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9 .lut_mask = 64'h0000000000000F0F;
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N45
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~13 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~13_sumout  = SUM(( \vga|y [8] ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~11  ) + ( 
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~10  ))
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~14  = CARRY(( \vga|y [8] ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~11  ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~10  
// ))
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~15  = SHARE(GND)

	.dataa(!\vga|y [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~10 ),
	.sharein(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~11 ),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~13_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~14 ),
	.shareout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~15 ));
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~13 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~13 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N48
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  = SUM(( VCC ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~15  ) + ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~14 ),
	.sharein(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~15 ),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N54
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[40]~7 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[40]~7_combout  = ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~13_sumout  & ( !\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[40]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[40]~7 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[40]~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[40]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N48
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[40]~8 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[40]~8_combout  = (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \vga|y [8])

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[40]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[40]~8 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[40]~8 .lut_mask = 64'h0055005500550055;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[40]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N39
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~1 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~1_combout  = ( !\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~1 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N45
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~2 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~2_combout  = ( \vga|y [6] & ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~2 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~2 .lut_mask = 64'h0000000055555555;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N57
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~13 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~13_combout  = ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~21_sumout  & ( !\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~13 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~13 .lut_mask = 64'h00000000AAAAAAAA;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N57
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~14 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~14_combout  = ( \vga|y [4] & ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datad(gnd),
	.datae(!\vga|y [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~14 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~14 .lut_mask = 64'h00000F0F00000F0F;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N6
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_7~34 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_7~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_7~34_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~34 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~34 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N9
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_7~29_sumout  = SUM(( \vga|y [2] ) + ( VCC ) + ( \boardGen|Div1|auto_generated|divider|divider|op_7~34_cout  ))
// \boardGen|Div1|auto_generated|divider|divider|op_7~30  = CARRY(( \vga|y [2] ) + ( VCC ) + ( \boardGen|Div1|auto_generated|divider|divider|op_7~34_cout  ))

	.dataa(!\vga|y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_7~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N12
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout )) # 
// (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\vga|y [3]))) ) + ( VCC ) + ( \boardGen|Div1|auto_generated|divider|divider|op_7~30  ))
// \boardGen|Div1|auto_generated|divider|divider|op_7~26  = CARRY(( (!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout )) # 
// (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\vga|y [3]))) ) + ( VCC ) + ( \boardGen|Div1|auto_generated|divider|divider|op_7~30  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout ),
	.datac(!\vga|y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000000000002727;
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N15
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~14_combout ) # (\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~13_combout ) ) + ( GND ) + ( 
// \boardGen|Div1|auto_generated|divider|divider|op_7~26  ))
// \boardGen|Div1|auto_generated|divider|divider|op_7~22  = CARRY(( (\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~14_combout ) # (\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~13_combout ) ) + ( GND ) + ( 
// \boardGen|Div1|auto_generated|divider|divider|op_7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~13_combout ),
	.datad(!\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FFFF00000FFF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N18
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout )) # 
// (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\vga|y [5]))) ) + ( GND ) + ( \boardGen|Div1|auto_generated|divider|divider|op_7~22  ))
// \boardGen|Div1|auto_generated|divider|divider|op_7~18  = CARRY(( (!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout )) # 
// (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\vga|y [5]))) ) + ( GND ) + ( \boardGen|Div1|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout ),
	.datac(!\vga|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF00002727;
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N21
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~2_combout ) # (\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~1_combout ) ) + ( GND ) + ( 
// \boardGen|Div1|auto_generated|divider|divider|op_7~18  ))
// \boardGen|Div1|auto_generated|divider|divider|op_7~10  = CARRY(( (\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~2_combout ) # (\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~1_combout ) ) + ( GND ) + ( 
// \boardGen|Div1|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~1_combout ),
	.datad(!\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF00000FFF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N24
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|y [7])) ) + ( GND ) + ( \boardGen|Div1|auto_generated|divider|divider|op_7~10  ))
// \boardGen|Div1|auto_generated|divider|divider|op_7~14  = CARRY(( (!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|y [7])) ) + ( GND ) + ( \boardGen|Div1|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(!\vga|y [7]),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datad(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF000003F3;
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N27
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (\boardGen|Div1|auto_generated|divider|divider|StageOut[40]~8_combout ) # (\boardGen|Div1|auto_generated|divider|divider|StageOut[40]~7_combout ) ) + ( 
// \boardGen|Div1|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|StageOut[40]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|StageOut[40]~8_combout ),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000AA000000FFFF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N30
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \boardGen|Div1|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N9
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[39]~5 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[39]~5_combout  = ( \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9_sumout  & ( !\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[39]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[39]~5 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[39]~5 .lut_mask = 64'h00000000AAAAAAAA;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[39]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N51
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[39]~6 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[39]~6_combout  = (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \vga|y [7])

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(!\vga|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[39]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[39]~6 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[39]~6 .lut_mask = 64'h0505050505050505;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[39]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N42
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~3 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~3_combout  = ( \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~1_combout  ) # ( !\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~1_combout  & ( 
// \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~2_combout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~3 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~3 .lut_mask = 64'h33333333FFFFFFFF;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N0
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[37]~9 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[37]~9_combout  = (!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout )

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[37]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[37]~9 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[37]~9 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[37]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N39
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[37]~10 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[37]~10_combout  = (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \vga|y [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datad(!\vga|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[37]~10 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[37]~10 .lut_mask = 64'h000F000F000F000F;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[37]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N36
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~15 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~15_combout  = (\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~14_combout ) # (\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~13_combout )

	.dataa(gnd),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~13_combout ),
	.datac(gnd),
	.datad(!\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~15 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~15 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N3
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[35]~17 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[35]~17_combout  = ( \vga|y [3] & ( (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout ) # (\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout 
// ) ) ) # ( !\vga|y [3] & ( (!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout ) ) )

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[35]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[35]~17 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[35]~17 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[35]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N30
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_8~34 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_8~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_8~34_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~34 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~34 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N33
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_8~29_sumout  = SUM(( \vga|y [1] ) + ( VCC ) + ( \boardGen|Div1|auto_generated|divider|divider|op_8~34_cout  ))
// \boardGen|Div1|auto_generated|divider|divider|op_8~30  = CARRY(( \vga|y [1] ) + ( VCC ) + ( \boardGen|Div1|auto_generated|divider|divider|op_8~34_cout  ))

	.dataa(!\vga|y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_8~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N36
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_8~25_sumout  = SUM(( VCC ) + ( (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\vga|y [2])) ) + ( \boardGen|Div1|auto_generated|divider|divider|op_8~30  ))
// \boardGen|Div1|auto_generated|divider|divider|op_8~26  = CARRY(( VCC ) + ( (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\vga|y [2])) ) + ( \boardGen|Div1|auto_generated|divider|divider|op_8~30  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\vga|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|op_7~29_sumout ),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FA500000FFFF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N39
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|op_7~25_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|StageOut[35]~17_combout )) ) + ( GND ) + ( \boardGen|Div1|auto_generated|divider|divider|op_8~26  ))
// \boardGen|Div1|auto_generated|divider|divider|op_8~22  = CARRY(( (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|op_7~25_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|StageOut[35]~17_combout )) ) + ( GND ) + ( \boardGen|Div1|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|StageOut[35]~17_combout ),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FFFF00001B1B;
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N42
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~15_combout )) ) + ( \boardGen|Div1|auto_generated|divider|divider|op_8~22  ))
// \boardGen|Div1|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~15_combout )) ) + ( \boardGen|Div1|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FA5000000000;
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N45
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Div1|auto_generated|divider|divider|op_7~17_sumout )))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Div1|auto_generated|divider|divider|StageOut[37]~10_combout )) # (\boardGen|Div1|auto_generated|divider|divider|StageOut[37]~9_combout ))) ) + ( GND ) + ( 
// \boardGen|Div1|auto_generated|divider|divider|op_8~18  ))
// \boardGen|Div1|auto_generated|divider|divider|op_8~14  = CARRY(( (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Div1|auto_generated|divider|divider|op_7~17_sumout )))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Div1|auto_generated|divider|divider|StageOut[37]~10_combout )) # (\boardGen|Div1|auto_generated|divider|divider|StageOut[37]~9_combout ))) ) + ( GND ) + ( 
// \boardGen|Div1|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|StageOut[37]~9_combout ),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(!\boardGen|Div1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N48
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~3_combout )) ) + ( \boardGen|Div1|auto_generated|divider|divider|op_8~14  ))
// \boardGen|Div1|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~3_combout )) ) + ( \boardGen|Div1|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FA5000000000;
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N51
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Div1|auto_generated|divider|divider|op_7~13_sumout )))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Div1|auto_generated|divider|divider|StageOut[39]~6_combout )) # (\boardGen|Div1|auto_generated|divider|divider|StageOut[39]~5_combout ))) ) + ( 
// \boardGen|Div1|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|StageOut[39]~5_combout ),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|StageOut[39]~6_combout ),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N54
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \boardGen|Div1|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N42
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[46]~0 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[46]~0_combout  = (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & \boardGen|Div1|auto_generated|divider|divider|op_7~9_sumout )

	.dataa(gnd),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[46]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[46]~0 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[46]~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[46]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N45
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[46]~4 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[46]~4_combout  = ( \boardGen|Div1|auto_generated|divider|divider|StageOut[38]~3_combout  & ( \boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|StageOut[38]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[46]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[46]~4 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[46]~4 .lut_mask = 64'h0000000033333333;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[46]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N36
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[45]~11 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[45]~11_combout  = (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Div1|auto_generated|divider|divider|op_7~17_sumout )))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Div1|auto_generated|divider|divider|StageOut[37]~10_combout )) # (\boardGen|Div1|auto_generated|divider|divider|StageOut[37]~9_combout )))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|StageOut[37]~9_combout ),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\boardGen|Div1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[45]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[45]~11 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[45]~11 .lut_mask = 64'h353F353F353F353F;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[45]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N51
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[44]~12 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[44]~12_combout  = ( \boardGen|Div1|auto_generated|divider|divider|op_7~21_sumout  & ( !\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\boardGen|Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[44]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[44]~12 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[44]~12 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[44]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N57
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[44]~16 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[44]~16_combout  = ( \boardGen|Div1|auto_generated|divider|divider|StageOut[36]~15_combout  & ( \boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|StageOut[36]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[44]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[44]~16 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[44]~16 .lut_mask = 64'h0000000055555555;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[44]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N54
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[43]~18 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[43]~18_combout  = (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|op_7~25_sumout )) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|StageOut[35]~17_combout )))

	.dataa(gnd),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(!\boardGen|Div1|auto_generated|divider|divider|StageOut[35]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[43]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[43]~18 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[43]~18 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[43]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N42
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|StageOut[42]~19 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|StageOut[42]~19_combout  = (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\vga|y [2]))

	.dataa(!\vga|y [2]),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|op_7~29_sumout ),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div1|auto_generated|divider|divider|StageOut[42]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[42]~19 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[42]~19 .lut_mask = 64'h3535353535353535;
defparam \boardGen|Div1|auto_generated|divider|divider|StageOut[42]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N0
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_9~34 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_9~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_9~34_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~34 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~34 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N3
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_9~30 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_9~30_cout  = CARRY(( \vga|y [0] ) + ( VCC ) + ( \boardGen|Div1|auto_generated|divider|divider|op_9~34_cout  ))

	.dataa(!\vga|y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_9~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_9~30_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~30 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~30 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N6
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_9~26_cout  = CARRY(( VCC ) + ( (!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|op_8~29_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout  & (\vga|y [1])) ) + ( \boardGen|Div1|auto_generated|divider|divider|op_9~30_cout  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|op_8~29_sumout ),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_9~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_9~26_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~26 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~26 .lut_mask = 64'h0000FA500000FFFF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N9
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_9~22_cout  = CARRY(( (!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|op_8~25_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|StageOut[42]~19_combout )) ) + ( GND ) + ( \boardGen|Div1|auto_generated|divider|divider|op_9~26_cout  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|StageOut[42]~19_combout ),
	.datad(!\boardGen|Div1|auto_generated|divider|divider|op_8~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_9~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_9~22_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~22 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~22 .lut_mask = 64'h0000FFFF000005AF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N12
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_9~18_cout  = CARRY(( GND ) + ( (!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|op_8~21_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|StageOut[43]~18_combout )) ) + ( \boardGen|Div1|auto_generated|divider|divider|op_9~22_cout  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|StageOut[43]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_9~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_9~18_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~18 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~18 .lut_mask = 64'h0000FA5000000000;
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N15
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_9~14_cout  = CARRY(( (!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\boardGen|Div1|auto_generated|divider|divider|op_8~17_sumout )))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\boardGen|Div1|auto_generated|divider|divider|StageOut[44]~16_combout )) # (\boardGen|Div1|auto_generated|divider|divider|StageOut[44]~12_combout ))) ) + ( GND ) + ( 
// \boardGen|Div1|auto_generated|divider|divider|op_9~18_cout  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|StageOut[44]~12_combout ),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\boardGen|Div1|auto_generated|divider|divider|StageOut[44]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_9~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_9~14_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~14 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~14 .lut_mask = 64'h0000FFFF00001B5F;
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N18
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_9~10_cout  = CARRY(( (!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Div1|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|StageOut[45]~11_combout )) ) + ( GND ) + ( \boardGen|Div1|auto_generated|divider|divider|op_9~14_cout  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|StageOut[45]~11_combout ),
	.datad(!\boardGen|Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_9~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_9~10_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~10 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~10 .lut_mask = 64'h0000FFFF000005AF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N21
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_9~6_cout  = CARRY(( VCC ) + ( (!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|op_8~9_sumout )) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\boardGen|Div1|auto_generated|divider|divider|StageOut[46]~4_combout ) # (\boardGen|Div1|auto_generated|divider|divider|StageOut[46]~0_combout )))) ) + ( 
// \boardGen|Div1|auto_generated|divider|divider|op_9~10_cout  ))

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|StageOut[46]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div1|auto_generated|divider|divider|StageOut[46]~4_combout ),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_9~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div1|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N24
cyclonev_lcell_comb \boardGen|Div1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \boardGen|Div1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \boardGen|Div1|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div1|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \boardGen|Div1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N0
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~25 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout  = SUM(( \vga|x [4] ) + ( !VCC ) + ( !VCC ))
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~26  = CARRY(( \vga|x [4] ) + ( !VCC ) + ( !VCC ))
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~27  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~26 ),
	.shareout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~27 ));
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~25 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N3
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13_sumout  = SUM(( !\vga|x [5] ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~27  ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~26  ))
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~14  = CARRY(( !\vga|x [5] ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~27  ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~26  
// ))
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~15  = SHARE(\vga|x [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~26 ),
	.sharein(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~27 ),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~14 ),
	.shareout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~15 ));
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N6
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5_sumout  = SUM(( \vga|x [6] ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~15  ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~14  ))
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~6  = CARRY(( \vga|x [6] ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~15  ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~14  
// ))
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~14 ),
	.sharein(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~15 ),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~6 ),
	.shareout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~7 ));
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 .lut_mask = 64'h0000000000000F0F;
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N9
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17_sumout  = SUM(( \vga|x [7] ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~7  ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~6  ))
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~18  = CARRY(( \vga|x [7] ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~7  ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~6  ))
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~19  = SHARE(GND)

	.dataa(!\vga|x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~6 ),
	.sharein(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~7 ),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~18 ),
	.shareout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~19 ));
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N12
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~21 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~21_sumout  = SUM(( \vga|x [8] ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~19  ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~18  ))
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~22  = CARRY(( \vga|x [8] ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~19  ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~18  
// ))
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~18 ),
	.sharein(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~19 ),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~21_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~22 ),
	.shareout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~23 ));
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~21 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~21 .lut_mask = 64'h0000000000000F0F;
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N15
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_sumout  = SUM(( \vga|x [9] ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~23  ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~22  ))
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10  = CARRY(( \vga|x [9] ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~23  ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~22  
// ))
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~22 ),
	.sharein(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~23 ),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 ),
	.shareout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ));
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9 .lut_mask = 64'h0000000000000F0F;
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N18
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  = SUM(( VCC ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11  ) + ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 ),
	.sharein(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N54
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[40]~14 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[40]~14_combout  = (!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_sumout )

	.dataa(gnd),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[40]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[40]~14 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[40]~14 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[40]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N33
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[40]~15 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[40]~15_combout  = (\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \vga|x [9])

	.dataa(gnd),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(!\vga|x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[40]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[40]~15 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[40]~15 .lut_mask = 64'h0033003300330033;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[40]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N24
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~22 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~22_combout  = ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17_sumout  & ( !\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[38]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~22 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~22 .lut_mask = 64'h00000000AAAAAAAA;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N45
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~23 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~23_combout  = (\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \vga|x [7])

	.dataa(gnd),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(!\vga|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[38]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~23 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~23 .lut_mask = 64'h0033003300330033;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N27
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~16 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~16_combout  = (!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13_sumout )

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[36]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~16 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~16 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N42
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~17 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~17_combout  = (\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \vga|x [5])

	.dataa(gnd),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(!\vga|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[36]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~17 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~17 .lut_mask = 64'h0033003300330033;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N30
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_7~34 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_7~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_7~34_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~34 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~34 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N33
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_7~29_sumout  = SUM(( \vga|x [3] ) + ( VCC ) + ( \boardGen|Div0|auto_generated|divider|divider|op_7~34_cout  ))
// \boardGen|Div0|auto_generated|divider|divider|op_7~30  = CARRY(( \vga|x [3] ) + ( VCC ) + ( \boardGen|Div0|auto_generated|divider|divider|op_7~34_cout  ))

	.dataa(!\vga|x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_7~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N36
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|x [4])) ) + ( VCC ) + ( \boardGen|Div0|auto_generated|divider|divider|op_7~30  ))
// \boardGen|Div0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|x [4])) ) + ( VCC ) + ( \boardGen|Div0|auto_generated|divider|divider|op_7~30  ))

	.dataa(gnd),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(!\vga|x [4]),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h00000000000003CF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N39
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( GND ) + ( (\boardGen|Div0|auto_generated|divider|divider|StageOut[36]~17_combout ) # (\boardGen|Div0|auto_generated|divider|divider|StageOut[36]~16_combout ) ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|op_7~26  ))
// \boardGen|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( GND ) + ( (\boardGen|Div0|auto_generated|divider|divider|StageOut[36]~17_combout ) # (\boardGen|Div0|auto_generated|divider|divider|StageOut[36]~16_combout ) ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|StageOut[36]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|StageOut[36]~17_combout ),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000AA0000000000;
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N42
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( (!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|x [6])) ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_7~14  ))
// \boardGen|Div0|auto_generated|divider|divider|op_7~6  = CARRY(( (!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|x [6])) ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\vga|x [6]),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5_sumout ),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000FFFF00003535;
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N45
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( GND ) + ( (\boardGen|Div0|auto_generated|divider|divider|StageOut[38]~23_combout ) # (\boardGen|Div0|auto_generated|divider|divider|StageOut[38]~22_combout ) ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|op_7~6  ))
// \boardGen|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( GND ) + ( (\boardGen|Div0|auto_generated|divider|divider|StageOut[38]~23_combout ) # (\boardGen|Div0|auto_generated|divider|divider|StageOut[38]~22_combout ) ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[38]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|StageOut[38]~23_combout ),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000F00000000000;
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N48
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~21_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|x [8])) ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_7~18  ))
// \boardGen|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( (!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~21_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|x [8])) ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\vga|x [8]),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~21_sumout ),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FFFF00003535;
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N51
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_7~10 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_7~10_cout  = CARRY(( VCC ) + ( (\boardGen|Div0|auto_generated|divider|divider|StageOut[40]~15_combout ) # (\boardGen|Div0|auto_generated|divider|divider|StageOut[40]~14_combout ) ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[40]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|StageOut[40]~15_combout ),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_7~10_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~10 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~10 .lut_mask = 64'h0000F0000000FFFF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N54
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_7~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_7~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N57
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[39]~12 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[39]~12_combout  = ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~21_sumout  & ( !\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[39]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[39]~12 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[39]~12 .lut_mask = 64'h00000000CCCCCCCC;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[39]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N36
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[39]~13 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[39]~13_combout  = (\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \vga|x [8])

	.dataa(gnd),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(!\vga|x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[39]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[39]~13 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[39]~13 .lut_mask = 64'h0033003300330033;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[39]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N15
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~10 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~10_combout  = (!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|x [7]))

	.dataa(!\vga|x [7]),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[38]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~10 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~10 .lut_mask = 64'h11DD11DD11DD11DD;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N0
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[37]~1 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[37]~1_combout  = ( !\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[37]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[37]~1 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[37]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[37]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N51
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[37]~2 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[37]~2_combout  = ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ( \vga|x [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[37]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[37]~2 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[37]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[37]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N12
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~6 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~6_combout  = (!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & (\vga|x [5]))

	.dataa(gnd),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(!\vga|x [5]),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[36]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~6 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~6 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N30
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[35]~19 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[35]~19_combout  = ( \boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout  & ( (!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ) # (\vga|x 
// [4]) ) ) # ( !\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout  & ( (\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout  & \vga|x [4]) ) )

	.dataa(gnd),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~1_sumout ),
	.datac(gnd),
	.datad(!\vga|x [4]),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[35]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[35]~19 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[35]~19 .lut_mask = 64'h00330033CCFFCCFF;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[35]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N18
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_8~34 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_8~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_8~34_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~34 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~34 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N21
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_8~29_sumout  = SUM(( \vga|x [2] ) + ( VCC ) + ( \boardGen|Div0|auto_generated|divider|divider|op_8~34_cout  ))
// \boardGen|Div0|auto_generated|divider|divider|op_8~30  = CARRY(( \vga|x [2] ) + ( VCC ) + ( \boardGen|Div0|auto_generated|divider|divider|op_8~34_cout  ))

	.dataa(!\vga|x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_8~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N24
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_8~25_sumout  = SUM(( VCC ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|x [3])) ) + ( \boardGen|Div0|auto_generated|divider|divider|op_8~30  ))
// \boardGen|Div0|auto_generated|divider|divider|op_8~26  = CARRY(( VCC ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|x [3])) ) + ( \boardGen|Div0|auto_generated|divider|divider|op_8~30  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\vga|x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FA500000FFFF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N27
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_7~25_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[35]~19_combout )) ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_8~26  ))
// \boardGen|Div0|auto_generated|divider|divider|op_8~22  = CARRY(( (!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_7~25_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[35]~19_combout )) ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[35]~19_combout ),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FFFF000005AF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N30
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[36]~6_combout )) ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_8~22  ))
// \boardGen|Div0|auto_generated|divider|divider|op_8~14  = CARRY(( (!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[36]~6_combout )) ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_8~22  ))

	.dataa(gnd),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[36]~6_combout ),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF000003CF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N33
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( GND ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Div0|auto_generated|divider|divider|op_7~5_sumout )))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Div0|auto_generated|divider|divider|StageOut[37]~2_combout )) # (\boardGen|Div0|auto_generated|divider|divider|StageOut[37]~1_combout ))) ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|op_8~14  ))
// \boardGen|Div0|auto_generated|divider|divider|op_8~6  = CARRY(( GND ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Div0|auto_generated|divider|divider|op_7~5_sumout )))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Div0|auto_generated|divider|divider|StageOut[37]~2_combout )) # (\boardGen|Div0|auto_generated|divider|divider|StageOut[37]~1_combout ))) ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|StageOut[37]~1_combout ),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|StageOut[37]~2_combout ),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000E2C000000000;
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N36
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[38]~10_combout )) ) + ( \boardGen|Div0|auto_generated|divider|divider|op_8~6  ))
// \boardGen|Div0|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[38]~10_combout )) ) + ( \boardGen|Div0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[38]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FA5000000000;
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N39
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( (!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Div0|auto_generated|divider|divider|op_7~21_sumout )))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\boardGen|Div0|auto_generated|divider|divider|StageOut[39]~13_combout )) # (\boardGen|Div0|auto_generated|divider|divider|StageOut[39]~12_combout ))) ) + ( VCC ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|StageOut[39]~12_combout ),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|StageOut[39]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000000000001B5F;
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N42
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N9
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[46]~9 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[46]~9_combout  = ( \boardGen|Div0|auto_generated|divider|divider|op_7~17_sumout  & ( !\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[46]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[46]~9 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[46]~9 .lut_mask = 64'h00000000AAAAAAAA;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[46]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N48
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[46]~11 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[46]~11_combout  = ( \boardGen|Div0|auto_generated|divider|divider|StageOut[38]~10_combout  & ( \boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|StageOut[38]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[46]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[46]~11 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[46]~11 .lut_mask = 64'h0000000055555555;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[46]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N6
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[45]~3 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[45]~3_combout  = ( \boardGen|Div0|auto_generated|divider|divider|StageOut[37]~2_combout  & ( (\boardGen|Div0|auto_generated|divider|divider|op_7~5_sumout ) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( !\boardGen|Div0|auto_generated|divider|divider|StageOut[37]~2_combout  & ( (!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\boardGen|Div0|auto_generated|divider|divider|op_7~5_sumout ))) # (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[37]~1_combout )) ) )

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[37]~1_combout ),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|StageOut[37]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[45]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[45]~3 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[45]~3 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[45]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N54
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[44]~5 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[44]~5_combout  = ( !\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \boardGen|Div0|auto_generated|divider|divider|op_7~13_sumout  ) )

	.dataa(gnd),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[44]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[44]~5 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[44]~5 .lut_mask = 64'h3333333300000000;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[44]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N3
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[44]~7 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[44]~7_combout  = (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & \boardGen|Div0|auto_generated|divider|divider|StageOut[36]~6_combout )

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[36]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[44]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[44]~7 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[44]~7 .lut_mask = 64'h0505050505050505;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[44]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N51
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[43]~20 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[43]~20_combout  = (!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_7~25_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[35]~19_combout ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[35]~19_combout ),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[43]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[43]~20 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[43]~20 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[43]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N51
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[42]~24 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[42]~24_combout  = ( \vga|x [3] & ( \boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  ) ) # ( \vga|x [3] & ( !\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \boardGen|Div0|auto_generated|divider|divider|op_7~29_sumout  ) ) ) # ( !\vga|x [3] & ( !\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \boardGen|Div0|auto_generated|divider|divider|op_7~29_sumout  ) ) )

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|x [3]),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[42]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[42]~24 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[42]~24 .lut_mask = 64'h555555550000FFFF;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[42]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N24
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_9~34 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_9~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_9~34_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~34 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~34 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N27
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_9~29 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_9~29_sumout  = SUM(( \vga|x [1] ) + ( VCC ) + ( \boardGen|Div0|auto_generated|divider|divider|op_9~34_cout  ))
// \boardGen|Div0|auto_generated|divider|divider|op_9~30  = CARRY(( \vga|x [1] ) + ( VCC ) + ( \boardGen|Div0|auto_generated|divider|divider|op_9~34_cout  ))

	.dataa(!\vga|x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_9~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_9~29_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_9~30 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~29 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~29 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N30
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_9~25_sumout  = SUM(( VCC ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_8~29_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|x [2])) ) + ( \boardGen|Div0|auto_generated|divider|divider|op_9~30  ))
// \boardGen|Div0|auto_generated|divider|divider|op_9~26  = CARRY(( VCC ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_8~29_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|x [2])) ) + ( \boardGen|Div0|auto_generated|divider|divider|op_9~30  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FA500000FFFF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N33
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_9~21_sumout  = SUM(( (!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_8~25_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[42]~24_combout )) ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_9~26  ))
// \boardGen|Div0|auto_generated|divider|divider|op_9~22  = CARRY(( (!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_8~25_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[42]~24_combout )) ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|StageOut[42]~24_combout ),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000FFFF00001B1B;
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N36
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_9~17_sumout  = SUM(( GND ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_8~21_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[43]~20_combout )) ) + ( \boardGen|Div0|auto_generated|divider|divider|op_9~22  ))
// \boardGen|Div0|auto_generated|divider|divider|op_9~18  = CARRY(( GND ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_8~21_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[43]~20_combout )) ) + ( \boardGen|Div0|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[43]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FA5000000000;
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N39
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_9~13_sumout  = SUM(( GND ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\boardGen|Div0|auto_generated|divider|divider|op_8~13_sumout )))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\boardGen|Div0|auto_generated|divider|divider|StageOut[44]~7_combout )) # (\boardGen|Div0|auto_generated|divider|divider|StageOut[44]~5_combout ))) ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|op_9~18  ))
// \boardGen|Div0|auto_generated|divider|divider|op_9~14  = CARRY(( GND ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\boardGen|Div0|auto_generated|divider|divider|op_8~13_sumout )))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\boardGen|Div0|auto_generated|divider|divider|StageOut[44]~7_combout )) # (\boardGen|Div0|auto_generated|divider|divider|StageOut[44]~5_combout ))) ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|StageOut[44]~5_combout ),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|StageOut[44]~7_combout ),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000E4A000000000;
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N42
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_9~5_sumout  = SUM(( (!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[45]~3_combout )) ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_9~14  ))
// \boardGen|Div0|auto_generated|divider|divider|op_9~6  = CARRY(( (!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[45]~3_combout )) ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[45]~3_combout ),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000FFFF000005AF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N45
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_9~10_cout  = CARRY(( VCC ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\boardGen|Div0|auto_generated|divider|divider|StageOut[46]~11_combout ) # (\boardGen|Div0|auto_generated|divider|divider|StageOut[46]~9_combout )))) ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[46]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|StageOut[46]~11_combout ),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_9~10_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~10 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~10 .lut_mask = 64'h0000D8880000FFFF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N48
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_9~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_9~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N12
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[53]~0 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[53]~0_combout  = ( !\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \boardGen|Div0|auto_generated|divider|divider|op_8~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[53]~0 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[53]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[53]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N0
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[53]~4 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[53]~4_combout  = ( \boardGen|Div0|auto_generated|divider|divider|StageOut[45]~3_combout  & ( \boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(!\boardGen|Div0|auto_generated|divider|divider|StageOut[45]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[53]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[53]~4 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[53]~4 .lut_mask = 64'h00000F0F00000F0F;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[53]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N57
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[52]~8 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[52]~8_combout  = ( \boardGen|Div0|auto_generated|divider|divider|StageOut[44]~7_combout  & ( (\boardGen|Div0|auto_generated|divider|divider|op_8~13_sumout ) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( !\boardGen|Div0|auto_generated|divider|divider|StageOut[44]~7_combout  & ( (!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\boardGen|Div0|auto_generated|divider|divider|op_8~13_sumout )) # (\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|StageOut[44]~5_combout ))) ) )

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|StageOut[44]~5_combout ),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|StageOut[44]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[52]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[52]~8 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[52]~8 .lut_mask = 64'h0A5F0A5F5F5F5F5F;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[52]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N9
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[51]~18 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[51]~18_combout  = ( \boardGen|Div0|auto_generated|divider|divider|op_8~21_sumout  & ( !\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[51]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[51]~18 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[51]~18 .lut_mask = 64'h00000000AAAAAAAA;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[51]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N15
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[51]~21 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[51]~21_combout  = ( \boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \boardGen|Div0|auto_generated|divider|divider|StageOut[43]~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[43]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[51]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[51]~21 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[51]~21 .lut_mask = 64'h000000000F0F0F0F;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[51]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N18
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[50]~25 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[50]~25_combout  = ( \boardGen|Div0|auto_generated|divider|divider|op_8~25_sumout  & ( (!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ) # 
// (\boardGen|Div0|auto_generated|divider|divider|StageOut[42]~24_combout ) ) ) # ( !\boardGen|Div0|auto_generated|divider|divider|op_8~25_sumout  & ( (\boardGen|Div0|auto_generated|divider|divider|StageOut[42]~24_combout  & 
// \boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[42]~24_combout ),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[50]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[50]~25 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[50]~25 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[50]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N57
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|StageOut[49]~26 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|StageOut[49]~26_combout  = ( \boardGen|Div0|auto_generated|divider|divider|op_8~29_sumout  & ( (!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ) # (\vga|x [2]) ) ) # ( 
// !\boardGen|Div0|auto_generated|divider|divider|op_8~29_sumout  & ( (\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout  & \vga|x [2]) ) )

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|x [2]),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Div0|auto_generated|divider|divider|StageOut[49]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[49]~26 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[49]~26 .lut_mask = 64'h00550055AAFFAAFF;
defparam \boardGen|Div0|auto_generated|divider|divider|StageOut[49]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N18
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_10~34 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_10~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_10~34_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~34 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~34 .lut_mask = 64'h000000000000FFFF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N21
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_10~30 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_10~30_cout  = CARRY(( \vga|x [0] ) + ( VCC ) + ( \boardGen|Div0|auto_generated|divider|divider|op_10~34_cout  ))

	.dataa(!\vga|x [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_10~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_10~30_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~30 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~30 .lut_mask = 64'h0000000000005555;
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N24
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_10~26 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_10~26_cout  = CARRY(( (!\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_9~29_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|x [1])) ) + ( VCC ) + ( \boardGen|Div0|auto_generated|divider|divider|op_10~30_cout  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|x [1]),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|op_9~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_10~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_10~26_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~26 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~26 .lut_mask = 64'h00000000000005AF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N27
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_10~22 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_10~22_cout  = CARRY(( GND ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_9~25_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[49]~26_combout )) ) + ( \boardGen|Div0|auto_generated|divider|divider|op_10~26_cout  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[49]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_9~25_sumout ),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_10~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_10~22_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~22 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~22 .lut_mask = 64'h0000FA5000000000;
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N30
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_10~18 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_10~18_cout  = CARRY(( GND ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_9~21_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[50]~25_combout )) ) + ( \boardGen|Div0|auto_generated|divider|divider|op_10~22_cout  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[50]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_10~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_10~18_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~18 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~18 .lut_mask = 64'h0000FA5000000000;
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N33
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_10~14 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_10~14_cout  = CARRY(( (!\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|op_9~17_sumout )) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\boardGen|Div0|auto_generated|divider|divider|StageOut[51]~21_combout ) # (\boardGen|Div0|auto_generated|divider|divider|StageOut[51]~18_combout )))) ) + ( GND ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|op_10~18_cout  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[51]~18_combout ),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|StageOut[51]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_10~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_10~14_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~14 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~14 .lut_mask = 64'h0000FFFF00002777;
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N36
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_10~10 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_10~10_cout  = CARRY(( GND ) + ( (!\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\boardGen|Div0|auto_generated|divider|divider|op_9~13_sumout ))) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|StageOut[52]~8_combout )) ) + ( \boardGen|Div0|auto_generated|divider|divider|op_10~14_cout  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[52]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_10~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_10~10_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~10 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~10 .lut_mask = 64'h0000FA5000000000;
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N39
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_10~6_cout  = CARRY(( (!\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\boardGen|Div0|auto_generated|divider|divider|op_9~5_sumout )) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\boardGen|Div0|auto_generated|divider|divider|StageOut[53]~4_combout ) # (\boardGen|Div0|auto_generated|divider|divider|StageOut[53]~0_combout )))) ) + ( VCC ) + ( 
// \boardGen|Div0|auto_generated|divider|divider|op_10~10_cout  ))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\boardGen|Div0|auto_generated|divider|divider|op_9~5_sumout ),
	.datac(!\boardGen|Div0|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.datad(!\boardGen|Div0|auto_generated|divider|divider|StageOut[53]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_10~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\boardGen|Div0|auto_generated|divider|divider|op_10~6_cout ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~6 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~6 .lut_mask = 64'h0000000000002777;
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N42
cyclonev_lcell_comb \boardGen|Div0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \boardGen|Div0|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \boardGen|Div0|auto_generated|divider|divider|op_10~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Div0|auto_generated|divider|divider|op_10~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \boardGen|Div0|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N57
cyclonev_lcell_comb \boardGen|Mux0~0 (
// Equation(s):
// \boardGen|Mux0~0_combout  = ( \boardGen|Div0|auto_generated|divider|divider|op_10~1_sumout  & ( (\boardGen|Div1|auto_generated|divider|divider|op_9~1_sumout  & ((!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout ) # 
// (\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( !\boardGen|Div0|auto_generated|divider|divider|op_10~1_sumout  & ( (!\boardGen|Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// ((!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ) # (\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout ))) ) )

	.dataa(!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mux0~0 .extended_lut = "off";
defparam \boardGen|Mux0~0 .lut_mask = 64'hD0D0D0D00B0B0B0B;
defparam \boardGen|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N0
cyclonev_lcell_comb \boardGen|LessThan2~0 (
// Equation(s):
// \boardGen|LessThan2~0_combout  = ( \vga|x [0] & ( \vga|x [4] & ( (\vga|x [1] & (\vga|x [2] & \vga|x [3])) ) ) )

	.dataa(!\vga|x [1]),
	.datab(!\vga|x [2]),
	.datac(!\vga|x [3]),
	.datad(gnd),
	.datae(!\vga|x [0]),
	.dataf(!\vga|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan2~0 .extended_lut = "off";
defparam \boardGen|LessThan2~0 .lut_mask = 64'h0000000000000101;
defparam \boardGen|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N6
cyclonev_lcell_comb \boardGen|LessThan2~1 (
// Equation(s):
// \boardGen|LessThan2~1_combout  = ( \vga|x [5] & ( \vga|x [8] & ( (\vga|x [6] & \vga|x [7]) ) ) ) # ( !\vga|x [5] & ( \vga|x [8] & ( (\boardGen|LessThan2~0_combout  & (\vga|x [6] & \vga|x [7])) ) ) )

	.dataa(!\boardGen|LessThan2~0_combout ),
	.datab(!\vga|x [6]),
	.datac(!\vga|x [7]),
	.datad(gnd),
	.datae(!\vga|x [5]),
	.dataf(!\vga|x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan2~1 .extended_lut = "off";
defparam \boardGen|LessThan2~1 .lut_mask = 64'h0000000001010303;
defparam \boardGen|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N36
cyclonev_lcell_comb \vga|gout~0 (
// Equation(s):
// \vga|gout~0_combout  = ( !\vga|LessThan1~0_combout  & ( (!\vga|x [9] & (!\vga|LessThan3~0_combout  & !\boardGen|LessThan2~1_combout )) ) )

	.dataa(!\vga|x [9]),
	.datab(gnd),
	.datac(!\vga|LessThan3~0_combout ),
	.datad(!\boardGen|LessThan2~1_combout ),
	.datae(gnd),
	.dataf(!\vga|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|gout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gout~0 .extended_lut = "off";
defparam \vga|gout~0 .lut_mask = 64'hA000A00000000000;
defparam \vga|gout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N21
cyclonev_lcell_comb \boardGen|drawWhite (
// Equation(s):
// \boardGen|drawWhite~combout  = !\boardGen|Div0|auto_generated|divider|divider|op_10~1_sumout  $ (!\boardGen|Div1|auto_generated|divider|divider|op_9~1_sumout )

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|drawWhite~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|drawWhite .extended_lut = "off";
defparam \boardGen|drawWhite .lut_mask = 64'h6666666666666666;
defparam \boardGen|drawWhite .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y73_N0
cyclonev_mac \boardGen|Mult0~405 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,vcc}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,vcc}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\boardGen|Mult0~405_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \boardGen|Mult0~405 .accumulate_clock = "none";
defparam \boardGen|Mult0~405 .ax_clock = "none";
defparam \boardGen|Mult0~405 .ax_width = 13;
defparam \boardGen|Mult0~405 .ay_scan_in_clock = "none";
defparam \boardGen|Mult0~405 .ay_scan_in_width = 17;
defparam \boardGen|Mult0~405 .ay_use_scan_in = "false";
defparam \boardGen|Mult0~405 .az_clock = "none";
defparam \boardGen|Mult0~405 .bx_clock = "none";
defparam \boardGen|Mult0~405 .bx_width = 13;
defparam \boardGen|Mult0~405 .by_clock = "none";
defparam \boardGen|Mult0~405 .by_use_scan_in = "false";
defparam \boardGen|Mult0~405 .by_width = 17;
defparam \boardGen|Mult0~405 .bz_clock = "none";
defparam \boardGen|Mult0~405 .coef_a_0 = 0;
defparam \boardGen|Mult0~405 .coef_a_1 = 0;
defparam \boardGen|Mult0~405 .coef_a_2 = 0;
defparam \boardGen|Mult0~405 .coef_a_3 = 0;
defparam \boardGen|Mult0~405 .coef_a_4 = 0;
defparam \boardGen|Mult0~405 .coef_a_5 = 0;
defparam \boardGen|Mult0~405 .coef_a_6 = 0;
defparam \boardGen|Mult0~405 .coef_a_7 = 0;
defparam \boardGen|Mult0~405 .coef_b_0 = 0;
defparam \boardGen|Mult0~405 .coef_b_1 = 0;
defparam \boardGen|Mult0~405 .coef_b_2 = 0;
defparam \boardGen|Mult0~405 .coef_b_3 = 0;
defparam \boardGen|Mult0~405 .coef_b_4 = 0;
defparam \boardGen|Mult0~405 .coef_b_5 = 0;
defparam \boardGen|Mult0~405 .coef_b_6 = 0;
defparam \boardGen|Mult0~405 .coef_b_7 = 0;
defparam \boardGen|Mult0~405 .coef_sel_a_clock = "none";
defparam \boardGen|Mult0~405 .coef_sel_b_clock = "none";
defparam \boardGen|Mult0~405 .delay_scan_out_ay = "false";
defparam \boardGen|Mult0~405 .delay_scan_out_by = "false";
defparam \boardGen|Mult0~405 .enable_double_accum = "false";
defparam \boardGen|Mult0~405 .load_const_clock = "none";
defparam \boardGen|Mult0~405 .load_const_value = 0;
defparam \boardGen|Mult0~405 .mode_sub_location = 0;
defparam \boardGen|Mult0~405 .negate_clock = "none";
defparam \boardGen|Mult0~405 .operand_source_max = "input";
defparam \boardGen|Mult0~405 .operand_source_may = "input";
defparam \boardGen|Mult0~405 .operand_source_mbx = "input";
defparam \boardGen|Mult0~405 .operand_source_mby = "input";
defparam \boardGen|Mult0~405 .operation_mode = "m18x18_sumof2";
defparam \boardGen|Mult0~405 .output_clock = "none";
defparam \boardGen|Mult0~405 .preadder_subtract_a = "false";
defparam \boardGen|Mult0~405 .preadder_subtract_b = "false";
defparam \boardGen|Mult0~405 .result_a_width = 64;
defparam \boardGen|Mult0~405 .signed_max = "false";
defparam \boardGen|Mult0~405 .signed_may = "false";
defparam \boardGen|Mult0~405 .signed_mbx = "false";
defparam \boardGen|Mult0~405 .signed_mby = "false";
defparam \boardGen|Mult0~405 .sub_clock = "none";
defparam \boardGen|Mult0~405 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N0
cyclonev_lcell_comb \boardGen|Mult0~390 (
// Equation(s):
// \boardGen|Mult0~390_sumout  = SUM(( \boardGen|Mult0~405_resulta  ) + ( \boardGen|Mult0~26  ) + ( !VCC ))
// \boardGen|Mult0~391  = CARRY(( \boardGen|Mult0~405_resulta  ) + ( \boardGen|Mult0~26  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\boardGen|Mult0~405_resulta ),
	.datac(!\boardGen|Mult0~26 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mult0~390_sumout ),
	.cout(\boardGen|Mult0~391 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mult0~390 .extended_lut = "off";
defparam \boardGen|Mult0~390 .lut_mask = 64'h0000F0F000003333;
defparam \boardGen|Mult0~390 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N3
cyclonev_lcell_comb \boardGen|Mult0~394 (
// Equation(s):
// \boardGen|Mult0~394_sumout  = SUM(( \boardGen|Mult0~27  ) + ( \boardGen|Mult0~406  ) + ( \boardGen|Mult0~391  ))
// \boardGen|Mult0~395  = CARRY(( \boardGen|Mult0~27  ) + ( \boardGen|Mult0~406  ) + ( \boardGen|Mult0~391  ))

	.dataa(!\boardGen|Mult0~406 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\boardGen|Mult0~27 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mult0~391 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mult0~394_sumout ),
	.cout(\boardGen|Mult0~395 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mult0~394 .extended_lut = "off";
defparam \boardGen|Mult0~394 .lut_mask = 64'h0000AAAA000000FF;
defparam \boardGen|Mult0~394 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N6
cyclonev_lcell_comb \boardGen|Mult0~374 (
// Equation(s):
// \boardGen|Mult0~374_sumout  = SUM(( \boardGen|Mult0~407  ) + ( \boardGen|Mult0~28  ) + ( \boardGen|Mult0~395  ))
// \boardGen|Mult0~375  = CARRY(( \boardGen|Mult0~407  ) + ( \boardGen|Mult0~28  ) + ( \boardGen|Mult0~395  ))

	.dataa(gnd),
	.datab(!\boardGen|Mult0~28 ),
	.datac(gnd),
	.datad(!\boardGen|Mult0~407 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mult0~395 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mult0~374_sumout ),
	.cout(\boardGen|Mult0~375 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mult0~374 .extended_lut = "off";
defparam \boardGen|Mult0~374 .lut_mask = 64'h0000CCCC000000FF;
defparam \boardGen|Mult0~374 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N9
cyclonev_lcell_comb \boardGen|Mult0~378 (
// Equation(s):
// \boardGen|Mult0~378_sumout  = SUM(( \boardGen|Mult0~408  ) + ( \boardGen|Mult0~29  ) + ( \boardGen|Mult0~375  ))
// \boardGen|Mult0~379  = CARRY(( \boardGen|Mult0~408  ) + ( \boardGen|Mult0~29  ) + ( \boardGen|Mult0~375  ))

	.dataa(!\boardGen|Mult0~408 ),
	.datab(gnd),
	.datac(!\boardGen|Mult0~29 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mult0~375 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mult0~378_sumout ),
	.cout(\boardGen|Mult0~379 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mult0~378 .extended_lut = "off";
defparam \boardGen|Mult0~378 .lut_mask = 64'h0000F0F000005555;
defparam \boardGen|Mult0~378 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N12
cyclonev_lcell_comb \boardGen|Mult0~354 (
// Equation(s):
// \boardGen|Mult0~354_sumout  = SUM(( \boardGen|Mult0~30  ) + ( \boardGen|Mult0~409  ) + ( \boardGen|Mult0~379  ))
// \boardGen|Mult0~355  = CARRY(( \boardGen|Mult0~30  ) + ( \boardGen|Mult0~409  ) + ( \boardGen|Mult0~379  ))

	.dataa(gnd),
	.datab(!\boardGen|Mult0~409 ),
	.datac(gnd),
	.datad(!\boardGen|Mult0~30 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mult0~379 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mult0~354_sumout ),
	.cout(\boardGen|Mult0~355 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mult0~354 .extended_lut = "off";
defparam \boardGen|Mult0~354 .lut_mask = 64'h0000CCCC000000FF;
defparam \boardGen|Mult0~354 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N15
cyclonev_lcell_comb \boardGen|Mult0~358 (
// Equation(s):
// \boardGen|Mult0~358_sumout  = SUM(( \boardGen|Mult0~410  ) + ( \boardGen|Mult0~31  ) + ( \boardGen|Mult0~355  ))
// \boardGen|Mult0~359  = CARRY(( \boardGen|Mult0~410  ) + ( \boardGen|Mult0~31  ) + ( \boardGen|Mult0~355  ))

	.dataa(!\boardGen|Mult0~31 ),
	.datab(gnd),
	.datac(!\boardGen|Mult0~410 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mult0~355 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mult0~358_sumout ),
	.cout(\boardGen|Mult0~359 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mult0~358 .extended_lut = "off";
defparam \boardGen|Mult0~358 .lut_mask = 64'h0000AAAA00000F0F;
defparam \boardGen|Mult0~358 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N18
cyclonev_lcell_comb \boardGen|Mult0~362 (
// Equation(s):
// \boardGen|Mult0~362_sumout  = SUM(( \boardGen|Mult0~32  ) + ( \boardGen|Mult0~411  ) + ( \boardGen|Mult0~359  ))
// \boardGen|Mult0~363  = CARRY(( \boardGen|Mult0~32  ) + ( \boardGen|Mult0~411  ) + ( \boardGen|Mult0~359  ))

	.dataa(gnd),
	.datab(!\boardGen|Mult0~411 ),
	.datac(gnd),
	.datad(!\boardGen|Mult0~32 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mult0~359 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mult0~362_sumout ),
	.cout(\boardGen|Mult0~363 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mult0~362 .extended_lut = "off";
defparam \boardGen|Mult0~362 .lut_mask = 64'h0000CCCC000000FF;
defparam \boardGen|Mult0~362 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N21
cyclonev_lcell_comb \boardGen|Mult0~366 (
// Equation(s):
// \boardGen|Mult0~366_sumout  = SUM(( \boardGen|Mult0~412  ) + ( \boardGen|Mult0~33  ) + ( \boardGen|Mult0~363  ))
// \boardGen|Mult0~367  = CARRY(( \boardGen|Mult0~412  ) + ( \boardGen|Mult0~33  ) + ( \boardGen|Mult0~363  ))

	.dataa(!\boardGen|Mult0~412 ),
	.datab(gnd),
	.datac(!\boardGen|Mult0~33 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mult0~363 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mult0~366_sumout ),
	.cout(\boardGen|Mult0~367 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mult0~366 .extended_lut = "off";
defparam \boardGen|Mult0~366 .lut_mask = 64'h0000F0F000005555;
defparam \boardGen|Mult0~366 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N24
cyclonev_lcell_comb \boardGen|Mult0~370 (
// Equation(s):
// \boardGen|Mult0~370_sumout  = SUM(( \boardGen|Mult0~413  ) + ( \boardGen|Mult0~34  ) + ( \boardGen|Mult0~367  ))
// \boardGen|Mult0~371  = CARRY(( \boardGen|Mult0~413  ) + ( \boardGen|Mult0~34  ) + ( \boardGen|Mult0~367  ))

	.dataa(gnd),
	.datab(!\boardGen|Mult0~413 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mult0~34 ),
	.datag(gnd),
	.cin(\boardGen|Mult0~367 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mult0~370_sumout ),
	.cout(\boardGen|Mult0~371 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mult0~370 .extended_lut = "off";
defparam \boardGen|Mult0~370 .lut_mask = 64'h0000FF0000003333;
defparam \boardGen|Mult0~370 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N27
cyclonev_lcell_comb \boardGen|Mult0~342 (
// Equation(s):
// \boardGen|Mult0~342_sumout  = SUM(( \boardGen|Mult0~414  ) + ( \boardGen|Mult0~35  ) + ( \boardGen|Mult0~371  ))
// \boardGen|Mult0~343  = CARRY(( \boardGen|Mult0~414  ) + ( \boardGen|Mult0~35  ) + ( \boardGen|Mult0~371  ))

	.dataa(!\boardGen|Mult0~414 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mult0~35 ),
	.datag(gnd),
	.cin(\boardGen|Mult0~371 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mult0~342_sumout ),
	.cout(\boardGen|Mult0~343 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mult0~342 .extended_lut = "off";
defparam \boardGen|Mult0~342 .lut_mask = 64'h0000FF0000005555;
defparam \boardGen|Mult0~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N42
cyclonev_lcell_comb \boardGen|LessThan3~8 (
// Equation(s):
// \boardGen|LessThan3~8_combout  = ( !\boardGen|Mult0~366_sumout  & ( !\boardGen|Mult0~370_sumout  & ( (!\boardGen|Mult0~358_sumout  & (!\boardGen|Mult0~362_sumout  & !\boardGen|Mult0~354_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\boardGen|Mult0~358_sumout ),
	.datac(!\boardGen|Mult0~362_sumout ),
	.datad(!\boardGen|Mult0~354_sumout ),
	.datae(!\boardGen|Mult0~366_sumout ),
	.dataf(!\boardGen|Mult0~370_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan3~8 .extended_lut = "off";
defparam \boardGen|LessThan3~8 .lut_mask = 64'hC000000000000000;
defparam \boardGen|LessThan3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N30
cyclonev_lcell_comb \boardGen|Mult0~382 (
// Equation(s):
// \boardGen|Mult0~382_sumout  = SUM(( \boardGen|Mult0~415  ) + ( \boardGen|Mult0~36  ) + ( \boardGen|Mult0~343  ))
// \boardGen|Mult0~383  = CARRY(( \boardGen|Mult0~415  ) + ( \boardGen|Mult0~36  ) + ( \boardGen|Mult0~343  ))

	.dataa(gnd),
	.datab(!\boardGen|Mult0~415 ),
	.datac(!\boardGen|Mult0~36 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mult0~343 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mult0~382_sumout ),
	.cout(\boardGen|Mult0~383 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mult0~382 .extended_lut = "off";
defparam \boardGen|Mult0~382 .lut_mask = 64'h0000F0F000003333;
defparam \boardGen|Mult0~382 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N33
cyclonev_lcell_comb \boardGen|Mult0~386 (
// Equation(s):
// \boardGen|Mult0~386_sumout  = SUM(( \boardGen|Mult0~416  ) + ( \boardGen|Mult0~37  ) + ( \boardGen|Mult0~383  ))
// \boardGen|Mult0~387  = CARRY(( \boardGen|Mult0~416  ) + ( \boardGen|Mult0~37  ) + ( \boardGen|Mult0~383  ))

	.dataa(!\boardGen|Mult0~416 ),
	.datab(gnd),
	.datac(!\boardGen|Mult0~37 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mult0~383 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mult0~386_sumout ),
	.cout(\boardGen|Mult0~387 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mult0~386 .extended_lut = "off";
defparam \boardGen|Mult0~386 .lut_mask = 64'h0000F0F000005555;
defparam \boardGen|Mult0~386 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N6
cyclonev_lcell_comb \boardGen|LessThan3~9 (
// Equation(s):
// \boardGen|LessThan3~9_combout  = ( !\boardGen|Mult0~21  & ( !\boardGen|Mult0~22  & ( (!\boardGen|Mult0~24  & (!\boardGen|Mult0~25  & !\boardGen|Mult0~23 )) ) ) )

	.dataa(!\boardGen|Mult0~24 ),
	.datab(!\boardGen|Mult0~25 ),
	.datac(gnd),
	.datad(!\boardGen|Mult0~23 ),
	.datae(!\boardGen|Mult0~21 ),
	.dataf(!\boardGen|Mult0~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan3~9 .extended_lut = "off";
defparam \boardGen|LessThan3~9 .lut_mask = 64'h8800000000000000;
defparam \boardGen|LessThan3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N12
cyclonev_lcell_comb \boardGen|LessThan3~10 (
// Equation(s):
// \boardGen|LessThan3~10_combout  = ( !\boardGen|Mult0~394_sumout  & ( \boardGen|LessThan3~9_combout  & ( (!\boardGen|Mult0~390_sumout  & ((!\boardGen|Mult0~20 ) # (\boardGen|Add5~20 ))) ) ) )

	.dataa(!\boardGen|Add5~20 ),
	.datab(!\boardGen|Mult0~390_sumout ),
	.datac(!\boardGen|Mult0~20 ),
	.datad(gnd),
	.datae(!\boardGen|Mult0~394_sumout ),
	.dataf(!\boardGen|LessThan3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan3~10 .extended_lut = "off";
defparam \boardGen|LessThan3~10 .lut_mask = 64'h00000000C4C40000;
defparam \boardGen|LessThan3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N48
cyclonev_lcell_comb \boardGen|LessThan3~11 (
// Equation(s):
// \boardGen|LessThan3~11_combout  = ( \boardGen|LessThan3~10_combout  & ( !\boardGen|Mult0~382_sumout  & ( (!\boardGen|Mult0~378_sumout  & (!\boardGen|Mult0~386_sumout  & !\boardGen|Mult0~374_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\boardGen|Mult0~378_sumout ),
	.datac(!\boardGen|Mult0~386_sumout ),
	.datad(!\boardGen|Mult0~374_sumout ),
	.datae(!\boardGen|LessThan3~10_combout ),
	.dataf(!\boardGen|Mult0~382_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan3~11 .extended_lut = "off";
defparam \boardGen|LessThan3~11 .lut_mask = 64'h0000C00000000000;
defparam \boardGen|LessThan3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N36
cyclonev_lcell_comb \boardGen|Mult0~346 (
// Equation(s):
// \boardGen|Mult0~346_sumout  = SUM(( \boardGen|Mult0~38  ) + ( \boardGen|Mult0~417  ) + ( \boardGen|Mult0~387  ))
// \boardGen|Mult0~347  = CARRY(( \boardGen|Mult0~38  ) + ( \boardGen|Mult0~417  ) + ( \boardGen|Mult0~387  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\boardGen|Mult0~38 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\boardGen|Mult0~417 ),
	.datag(gnd),
	.cin(\boardGen|Mult0~387 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mult0~346_sumout ),
	.cout(\boardGen|Mult0~347 ),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mult0~346 .extended_lut = "off";
defparam \boardGen|Mult0~346 .lut_mask = 64'h0000FF0000000F0F;
defparam \boardGen|Mult0~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N39
cyclonev_lcell_comb \boardGen|Mult0~350 (
// Equation(s):
// \boardGen|Mult0~350_sumout  = SUM(( \boardGen|Mult0~418  ) + ( \boardGen|Mult0~39  ) + ( \boardGen|Mult0~347  ))

	.dataa(!\boardGen|Mult0~39 ),
	.datab(!\boardGen|Mult0~418 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\boardGen|Mult0~347 ),
	.sharein(gnd),
	.combout(),
	.sumout(\boardGen|Mult0~350_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mult0~350 .extended_lut = "off";
defparam \boardGen|Mult0~350 .lut_mask = 64'h0000AAAA00003333;
defparam \boardGen|Mult0~350 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N54
cyclonev_lcell_comb \boardGen|LessThan3~12 (
// Equation(s):
// \boardGen|LessThan3~12_combout  = ( !\boardGen|Mult0~346_sumout  & ( !\boardGen|Mult0~350_sumout  & ( (!\boardGen|Mult0~342_sumout  & (\boardGen|LessThan3~8_combout  & \boardGen|LessThan3~11_combout )) ) ) )

	.dataa(!\boardGen|Mult0~342_sumout ),
	.datab(!\boardGen|LessThan3~8_combout ),
	.datac(!\boardGen|LessThan3~11_combout ),
	.datad(gnd),
	.datae(!\boardGen|Mult0~346_sumout ),
	.dataf(!\boardGen|Mult0~350_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|LessThan3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|LessThan3~12 .extended_lut = "off";
defparam \boardGen|LessThan3~12 .lut_mask = 64'h0202000000000000;
defparam \boardGen|LessThan3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N18
cyclonev_lcell_comb \boardGen|Mux1~0 (
// Equation(s):
// \boardGen|Mux1~0_combout  = (!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((!\boardGen|Div0|auto_generated|divider|divider|op_10~1_sumout  & (!\boardGen|Div1|auto_generated|divider|divider|op_9~1_sumout )) # 
// (\boardGen|Div0|auto_generated|divider|divider|op_10~1_sumout  & (\boardGen|Div1|auto_generated|divider|divider|op_9~1_sumout  & !\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout ))))

	.dataa(!\boardGen|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\boardGen|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\boardGen|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\boardGen|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\boardGen|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \boardGen|Mux1~0 .extended_lut = "off";
defparam \boardGen|Mux1~0 .lut_mask = 64'h9800980098009800;
defparam \boardGen|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N30
cyclonev_lcell_comb \vga|rout~0 (
// Equation(s):
// \vga|rout~0_combout  = ( \boardGen|LessThan3~12_combout  & ( \boardGen|Mux1~0_combout  & ( (\vga|gout~0_combout  & (!\boardGen|drawWhite~combout  & ((!\boardGen|LessThan3~7_combout ) # (!\boardGen|Mux0~0_combout )))) ) ) ) # ( 
// !\boardGen|LessThan3~12_combout  & ( \boardGen|Mux1~0_combout  & ( (!\boardGen|Mux0~0_combout  & (\vga|gout~0_combout  & !\boardGen|drawWhite~combout )) ) ) ) # ( \boardGen|LessThan3~12_combout  & ( !\boardGen|Mux1~0_combout  & ( (\vga|gout~0_combout  & 
// ((!\boardGen|drawWhite~combout ) # ((\boardGen|LessThan3~7_combout  & \boardGen|Mux0~0_combout )))) ) ) ) # ( !\boardGen|LessThan3~12_combout  & ( !\boardGen|Mux1~0_combout  & ( (\vga|gout~0_combout  & ((!\boardGen|drawWhite~combout ) # 
// (\boardGen|Mux0~0_combout ))) ) ) )

	.dataa(!\boardGen|LessThan3~7_combout ),
	.datab(!\boardGen|Mux0~0_combout ),
	.datac(!\vga|gout~0_combout ),
	.datad(!\boardGen|drawWhite~combout ),
	.datae(!\boardGen|LessThan3~12_combout ),
	.dataf(!\boardGen|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|rout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|rout~0 .extended_lut = "off";
defparam \vga|rout~0 .lut_mask = 64'h0F030F010C000E00;
defparam \vga|rout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N31
dffeas \vga|rout[0] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|rout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|rout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|rout[0] .is_wysiwyg = "true";
defparam \vga|rout[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N15
cyclonev_lcell_comb \vga|video|vga_red~0 (
// Equation(s):
// \vga|video|vga_red~0_combout  = ( !\vga|video|blanking_pulse~q  & ( \KEY[0]~input_o  & ( \vga|rout [0] ) ) )

	.dataa(!\vga|rout [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|video|blanking_pulse~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vga_red~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vga_red~0 .extended_lut = "off";
defparam \vga|video|vga_red~0 .lut_mask = 64'h0000000055550000;
defparam \vga|video|vga_red~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N37
dffeas \vga|video|vga_red[2] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|vga_red~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_red[2] .is_wysiwyg = "true";
defparam \vga|video|vga_red[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y77_N22
dffeas \vga|video|vga_red[3] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|vga_red~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_red[3] .is_wysiwyg = "true";
defparam \vga|video|vga_red[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N51
cyclonev_lcell_comb \vga|video|vga_red[4]~feeder (
// Equation(s):
// \vga|video|vga_red[4]~feeder_combout  = ( \vga|video|vga_red~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|vga_red~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vga_red[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vga_red[4]~feeder .extended_lut = "off";
defparam \vga|video|vga_red[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|video|vga_red[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N52
dffeas \vga|video|vga_red[4] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|vga_red[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_red [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_red[4] .is_wysiwyg = "true";
defparam \vga|video|vga_red[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N34
dffeas \vga|video|vga_red[5] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|vga_red~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_red [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_red[5] .is_wysiwyg = "true";
defparam \vga|video|vga_red[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y78_N28
dffeas \vga|video|vga_red[6] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|vga_red~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_red [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_red[6] .is_wysiwyg = "true";
defparam \vga|video|vga_red[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N30
cyclonev_lcell_comb \vga|video|vga_red[7]~feeder (
// Equation(s):
// \vga|video|vga_red[7]~feeder_combout  = ( \vga|video|vga_red~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|vga_red~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vga_red[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vga_red[7]~feeder .extended_lut = "off";
defparam \vga|video|vga_red[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|video|vga_red[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y79_N32
dffeas \vga|video|vga_red[7] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|vga_red[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_red [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_red[7] .is_wysiwyg = "true";
defparam \vga|video|vga_red[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N6
cyclonev_lcell_comb \vga|gout~1 (
// Equation(s):
// \vga|gout~1_combout  = ( \boardGen|LessThan3~12_combout  & ( \boardGen|Mux1~0_combout  & ( (\vga|gout~0_combout  & ((!\boardGen|drawWhite~combout ) # ((\boardGen|LessThan3~7_combout  & \boardGen|Mux0~0_combout )))) ) ) ) # ( 
// !\boardGen|LessThan3~12_combout  & ( \boardGen|Mux1~0_combout  & ( (\vga|gout~0_combout  & ((!\boardGen|drawWhite~combout ) # (\boardGen|Mux0~0_combout ))) ) ) ) # ( \boardGen|LessThan3~12_combout  & ( !\boardGen|Mux1~0_combout  & ( (\vga|gout~0_combout  
// & (!\boardGen|drawWhite~combout  & ((!\boardGen|LessThan3~7_combout ) # (!\boardGen|Mux0~0_combout )))) ) ) ) # ( !\boardGen|LessThan3~12_combout  & ( !\boardGen|Mux1~0_combout  & ( (!\boardGen|Mux0~0_combout  & (\vga|gout~0_combout  & 
// !\boardGen|drawWhite~combout )) ) ) )

	.dataa(!\boardGen|LessThan3~7_combout ),
	.datab(!\boardGen|Mux0~0_combout ),
	.datac(!\vga|gout~0_combout ),
	.datad(!\boardGen|drawWhite~combout ),
	.datae(!\boardGen|LessThan3~12_combout ),
	.dataf(!\boardGen|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|gout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gout~1 .extended_lut = "off";
defparam \vga|gout~1 .lut_mask = 64'h0C000E000F030F01;
defparam \vga|gout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N7
dffeas \vga|gout[0] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|gout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gout[0] .is_wysiwyg = "true";
defparam \vga|gout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N51
cyclonev_lcell_comb \vga|video|vga_green~0 (
// Equation(s):
// \vga|video|vga_green~0_combout  = ( \KEY[0]~input_o  & ( (\vga|gout [0] & !\vga|video|blanking_pulse~q ) ) )

	.dataa(!\vga|gout [0]),
	.datab(gnd),
	.datac(!\vga|video|blanking_pulse~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vga_green~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vga_green~0 .extended_lut = "off";
defparam \vga|video|vga_green~0 .lut_mask = 64'h0000000050505050;
defparam \vga|video|vga_green~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N50
dffeas \vga|video|vga_green[2] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|vga_green~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_green[2] .is_wysiwyg = "true";
defparam \vga|video|vga_green[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N12
cyclonev_lcell_comb \vga|video|vga_green[3]~feeder (
// Equation(s):
// \vga|video|vga_green[3]~feeder_combout  = ( \vga|video|vga_green~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|vga_green~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vga_green[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vga_green[3]~feeder .extended_lut = "off";
defparam \vga|video|vga_green[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|video|vga_green[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N13
dffeas \vga|video|vga_green[3] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|vga_green[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_green[3] .is_wysiwyg = "true";
defparam \vga|video|vga_green[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N46
dffeas \vga|video|vga_green[4] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|vga_green~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_green [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_green[4] .is_wysiwyg = "true";
defparam \vga|video|vga_green[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y77_N43
dffeas \vga|video|vga_green[5] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|vga_green~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_green [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_green[5] .is_wysiwyg = "true";
defparam \vga|video|vga_green[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N3
cyclonev_lcell_comb \vga|video|vga_green[6]~feeder (
// Equation(s):
// \vga|video|vga_green[6]~feeder_combout  = ( \vga|video|vga_green~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|vga_green~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vga_green[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vga_green[6]~feeder .extended_lut = "off";
defparam \vga|video|vga_green[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|video|vga_green[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y77_N4
dffeas \vga|video|vga_green[6] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|vga_green[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_green [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_green[6] .is_wysiwyg = "true";
defparam \vga|video|vga_green[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N17
dffeas \vga|video|vga_green[7] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|vga_green~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_green [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_green[7] .is_wysiwyg = "true";
defparam \vga|video|vga_green[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N12
cyclonev_lcell_comb \vga|bout~0 (
// Equation(s):
// \vga|bout~0_combout  = ( \boardGen|LessThan3~7_combout  & ( !\boardGen|drawWhite~combout  & ( (\vga|gout~0_combout  & !\boardGen|Mux0~0_combout ) ) ) ) # ( !\boardGen|LessThan3~7_combout  & ( !\boardGen|drawWhite~combout  & ( (\vga|gout~0_combout  & 
// ((!\boardGen|Mux0~0_combout ) # (\boardGen|LessThan3~12_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\vga|gout~0_combout ),
	.datac(!\boardGen|LessThan3~12_combout ),
	.datad(!\boardGen|Mux0~0_combout ),
	.datae(!\boardGen|LessThan3~7_combout ),
	.dataf(!\boardGen|drawWhite~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bout~0 .extended_lut = "off";
defparam \vga|bout~0 .lut_mask = 64'h3303330000000000;
defparam \vga|bout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N13
dffeas \vga|bout[0] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|bout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bout[0] .is_wysiwyg = "true";
defparam \vga|bout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N36
cyclonev_lcell_comb \vga|video|vga_blue~0 (
// Equation(s):
// \vga|video|vga_blue~0_combout  = ( \KEY[0]~input_o  & ( (!\vga|video|blanking_pulse~q  & \vga|bout [0]) ) )

	.dataa(gnd),
	.datab(!\vga|video|blanking_pulse~q ),
	.datac(!\vga|bout [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vga_blue~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vga_blue~0 .extended_lut = "off";
defparam \vga|video|vga_blue~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \vga|video|vga_blue~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N4
dffeas \vga|video|vga_blue[2] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|vga_blue~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_blue[2] .is_wysiwyg = "true";
defparam \vga|video|vga_blue[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y78_N34
dffeas \vga|video|vga_blue[3] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|vga_blue~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_blue[3] .is_wysiwyg = "true";
defparam \vga|video|vga_blue[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N36
cyclonev_lcell_comb \vga|video|vga_blue[4]~feeder (
// Equation(s):
// \vga|video|vga_blue[4]~feeder_combout  = ( \vga|video|vga_blue~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|vga_blue~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vga_blue[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vga_blue[4]~feeder .extended_lut = "off";
defparam \vga|video|vga_blue[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|video|vga_blue[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y79_N37
dffeas \vga|video|vga_blue[4] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|vga_blue[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_blue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_blue[4] .is_wysiwyg = "true";
defparam \vga|video|vga_blue[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y78_N46
dffeas \vga|video|vga_blue[5] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|vga_blue~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_blue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_blue[5] .is_wysiwyg = "true";
defparam \vga|video|vga_blue[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N57
cyclonev_lcell_comb \vga|video|vga_blue[6]~feeder (
// Equation(s):
// \vga|video|vga_blue[6]~feeder_combout  = ( \vga|video|vga_blue~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|vga_blue~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vga_blue[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vga_blue[6]~feeder .extended_lut = "off";
defparam \vga|video|vga_blue[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|video|vga_blue[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N58
dffeas \vga|video|vga_blue[6] (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|vga_blue[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_blue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_blue[6] .is_wysiwyg = "true";
defparam \vga|video|vga_blue[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y78_N43
dffeas \vga|video|vga_blue[7] (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|vga_blue~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_blue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_blue[7] .is_wysiwyg = "true";
defparam \vga|video|vga_blue[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N6
cyclonev_lcell_comb \vga|video|vga_blank~0 (
// Equation(s):
// \vga|video|vga_blank~0_combout  = (!\KEY[0]~input_o ) # (!\vga|video|blanking_pulse~q )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\vga|video|blanking_pulse~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vga_blank~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vga_blank~0 .extended_lut = "off";
defparam \vga|video|vga_blank~0 .lut_mask = 64'hFAFAFAFAFAFAFAFA;
defparam \vga|video|vga_blank~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N7
dffeas \vga|video|vga_blank (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|vga_blank~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_blank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_blank .is_wysiwyg = "true";
defparam \vga|video|vga_blank .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N54
cyclonev_lcell_comb \vga|video|Equal5~0 (
// Equation(s):
// \vga|video|Equal5~0_combout  = (!\vga|video|pixel_counter [5] & \vga|video|pixel_counter [8])

	.dataa(gnd),
	.datab(!\vga|video|pixel_counter [5]),
	.datac(!\vga|video|pixel_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|Equal5~0 .extended_lut = "off";
defparam \vga|video|Equal5~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|video|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N0
cyclonev_lcell_comb \vga|video|early_hsync_pulse~0 (
// Equation(s):
// \vga|video|early_hsync_pulse~0_combout  = ( \vga|video|pixel_counter [6] & ( \vga|video|pixel_counter [9] & ( \vga|video|early_hsync_pulse~q  ) ) ) # ( !\vga|video|pixel_counter [6] & ( \vga|video|pixel_counter [9] & ( \vga|video|early_hsync_pulse~q  ) ) 
// ) # ( \vga|video|pixel_counter [6] & ( !\vga|video|pixel_counter [9] & ( (\vga|video|early_hsync_pulse~q  & ((!\vga|video|Equal2~0_combout ) # ((!\vga|video|pixel_counter [7]) # (!\vga|video|Equal5~0_combout )))) ) ) ) # ( !\vga|video|pixel_counter [6] & 
// ( !\vga|video|pixel_counter [9] & ( ((\vga|video|Equal2~0_combout  & (!\vga|video|pixel_counter [7] & \vga|video|Equal5~0_combout ))) # (\vga|video|early_hsync_pulse~q ) ) ) )

	.dataa(!\vga|video|early_hsync_pulse~q ),
	.datab(!\vga|video|Equal2~0_combout ),
	.datac(!\vga|video|pixel_counter [7]),
	.datad(!\vga|video|Equal5~0_combout ),
	.datae(!\vga|video|pixel_counter [6]),
	.dataf(!\vga|video|pixel_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|early_hsync_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|early_hsync_pulse~0 .extended_lut = "off";
defparam \vga|video|early_hsync_pulse~0 .lut_mask = 64'h5575555455555555;
defparam \vga|video|early_hsync_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N5
dffeas \vga|video|early_hsync_pulse (
	.clk(\vga|CLOCK_25~q ),
	.d(gnd),
	.asdata(\vga|video|early_hsync_pulse~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|early_hsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|early_hsync_pulse .is_wysiwyg = "true";
defparam \vga|video|early_hsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N12
cyclonev_lcell_comb \vga|video|hsync_pulse~0 (
// Equation(s):
// \vga|video|hsync_pulse~0_combout  = (\KEY[0]~input_o  & \vga|video|early_hsync_pulse~q )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\vga|video|early_hsync_pulse~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|hsync_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|hsync_pulse~0 .extended_lut = "off";
defparam \vga|video|hsync_pulse~0 .lut_mask = 64'h0505050505050505;
defparam \vga|video|hsync_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N14
dffeas \vga|video|hsync_pulse (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|hsync_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|hsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|hsync_pulse .is_wysiwyg = "true";
defparam \vga|video|hsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N15
cyclonev_lcell_comb \vga|video|vga_h_sync~0 (
// Equation(s):
// \vga|video|vga_h_sync~0_combout  = ( \vga|video|hsync_pulse~q  & ( !\KEY[0]~input_o  ) ) # ( !\vga|video|hsync_pulse~q  )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|hsync_pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vga_h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vga_h_sync~0 .extended_lut = "off";
defparam \vga|video|vga_h_sync~0 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \vga|video|vga_h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N16
dffeas \vga|video|vga_h_sync (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|vga_h_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_h_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_h_sync .is_wysiwyg = "true";
defparam \vga|video|vga_h_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N9
cyclonev_lcell_comb \vga|video|early_vsync_pulse~0 (
// Equation(s):
// \vga|video|early_vsync_pulse~0_combout  = ( !\vga|video|line_counter [3] & ( (!\vga|video|line_counter [5] & \vga|video|line_counter [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|video|line_counter [5]),
	.datad(!\vga|video|line_counter [6]),
	.datae(gnd),
	.dataf(!\vga|video|line_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|early_vsync_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|early_vsync_pulse~0 .extended_lut = "off";
defparam \vga|video|early_vsync_pulse~0 .lut_mask = 64'h00F000F000000000;
defparam \vga|video|early_vsync_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N42
cyclonev_lcell_comb \vga|video|early_vsync_pulse~1 (
// Equation(s):
// \vga|video|early_vsync_pulse~1_combout  = ( \vga|video|early_vsync_pulse~q  & ( \vga|video|Equal2~0_combout  & ( (!\vga|video|Equal4~0_combout ) # ((!\vga|video|early_vsync_pulse~0_combout ) # ((!\vga|video|Equal1~0_combout ) # (!\vga|video|line_counter 
// [2]))) ) ) ) # ( !\vga|video|early_vsync_pulse~q  & ( \vga|video|Equal2~0_combout  & ( (\vga|video|Equal4~0_combout  & (\vga|video|early_vsync_pulse~0_combout  & (\vga|video|Equal1~0_combout  & !\vga|video|line_counter [2]))) ) ) ) # ( 
// \vga|video|early_vsync_pulse~q  & ( !\vga|video|Equal2~0_combout  ) )

	.dataa(!\vga|video|Equal4~0_combout ),
	.datab(!\vga|video|early_vsync_pulse~0_combout ),
	.datac(!\vga|video|Equal1~0_combout ),
	.datad(!\vga|video|line_counter [2]),
	.datae(!\vga|video|early_vsync_pulse~q ),
	.dataf(!\vga|video|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|early_vsync_pulse~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|early_vsync_pulse~1 .extended_lut = "off";
defparam \vga|video|early_vsync_pulse~1 .lut_mask = 64'h0000FFFF0100FFFE;
defparam \vga|video|early_vsync_pulse~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N3
cyclonev_lcell_comb \vga|video|early_vsync_pulse~feeder (
// Equation(s):
// \vga|video|early_vsync_pulse~feeder_combout  = ( \vga|video|early_vsync_pulse~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|video|early_vsync_pulse~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|early_vsync_pulse~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|early_vsync_pulse~feeder .extended_lut = "off";
defparam \vga|video|early_vsync_pulse~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|video|early_vsync_pulse~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N5
dffeas \vga|video|early_vsync_pulse (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|early_vsync_pulse~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|early_vsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|early_vsync_pulse .is_wysiwyg = "true";
defparam \vga|video|early_vsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N24
cyclonev_lcell_comb \vga|video|vsync_pulse~0 (
// Equation(s):
// \vga|video|vsync_pulse~0_combout  = ( \vga|video|early_vsync_pulse~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|video|early_vsync_pulse~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vsync_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vsync_pulse~0 .extended_lut = "off";
defparam \vga|video|vsync_pulse~0 .lut_mask = 64'h000000000000FFFF;
defparam \vga|video|vsync_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N26
dffeas \vga|video|vsync_pulse (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|vsync_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vsync_pulse .is_wysiwyg = "true";
defparam \vga|video|vsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N15
cyclonev_lcell_comb \vga|video|vga_v_sync~0 (
// Equation(s):
// \vga|video|vga_v_sync~0_combout  = ( \KEY[0]~input_o  & ( !\vga|video|vsync_pulse~q  ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\vga|video|vsync_pulse~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|video|vga_v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|video|vga_v_sync~0 .extended_lut = "off";
defparam \vga|video|vga_v_sync~0 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \vga|video|vga_v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N17
dffeas \vga|video|vga_v_sync (
	.clk(\vga|CLOCK_25~q ),
	.d(\vga|video|vga_v_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|video|vga_v_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|video|vga_v_sync .is_wysiwyg = "true";
defparam \vga|video|vga_v_sync .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y62_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
