// Seed: 133902708
`define pp_5 0
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input tri id_4
);
  assign id_3[1] = id_2;
  logic id_5;
  assign id_3 = id_4;
endmodule
