<table class="sphinxhide">
 <tr width="100%">
    <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>Vitis-AI™ 3.0</h1>
    <a href="https://www.xilinx.com/products/design-tools/vitis.html">See Vitis™ Development Environment on xilinx.com</br></a>
    <a href="https://www.xilinx.com/products/design-tools/vitis/vitis-ai.html">See Vitis-AI™ Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>


# Tutorials

<table>
<thead>
  <tr>
    <th width="35%" align="center"><h3><b>Tutorial Name</b></hr></th>
    <th width="15%" align="center"><h3><b>Highest Version</b></hr></th>
    <th width="50%" align="center"><h3><b>Description</b></hr></th>
  </tr>
</thead>
<tbody>

<tr>
  <td> <a href="https://github.com/Xilinx/Vitis-AI-Tutorials/tree/3.0/Tutorials/Keras_GoogleNet_ResNet/">Deep Learning with Custom GoogleNet and ResNet in Keras and Xilinx Vitis AI</a></td>
 <td align="center">3.0</td>
 <td>Quantize in 8-bit fixed point some custom CNNs and deploy them on the Xilinx FPGAs, using the Xilinx Vitis-AI tool chain based on Keras/TensorFlow1. Supported boards are: ZCU104, ZCU102, VCK190, VEK280.</td>
 </tr>
 <tr>
 <td><a href="https://github.com/Xilinx/Vitis-AI-Tutorials/tree/3.0/Tutorials/pytorch-subgraphs/">Partitioning Vitis AI SubGraphs on CPU/DPU</a></td>
 <td align="center">3.0</td>
 <td>Learn how to manually partition a CNN graph into subgraphs running either on the DPU or on the ARM CPU of Xilinx FPGAs using Vitis-AI. Supported boards are ZCU104, ZCU102, VCK190, VEK280.</td>
 </tr>
  <tr>
    <td><a href="https://github.com/Xilinx/Vitis-AI-Tutorials/tree/3.0/Tutorials/Keras_FCN8_UNET_segmentation">FCN8 and UNET Semantic Segmentation with Keras and Xilinx Vitis AI</a></td>
    <td align="center">3.0</td>
    <td>Train the FCN8 and UNET Convolutional Neural Networks (CNNs) for Semantic Segmentation in Keras/TensorFlow1 by adopting a small custom dataset, quantize in 8-bit fixed point and then deploy them on the Xilinx FPGAs using Vitis-AI. Supported boards are: ZCU104, ZCU102, VCK190, VEK280.</td>
  </tr>
  <tr>
  <td>
   <a href="https://github.com/Xilinx/Vitis-AI-Tutorials/tree/3.0/Tutorials/18-mpsocdpu-pre-post-pl-acc/">Pre- and Post-processing Accelerators for Semantic Segmentation with Unet CNN on MPSoC DPU</a>
 </td>
 <td align="center">3.0</td>
 <td>A complete example of how using Vitis HLS to design Pre-processing and Post-processing kernels to be integrated with the MPSoC DPU of ZCU102 board, the application is semantic segmentation with the Unet CNN.
</td>
 </tr>
  <tr>
  <td>
   <a href="https://github.com/Xilinx/Vitis-AI-Tutorials/tree/3.0/Tutorials/RESNET18/">Running ResNet18 CNN Through Vitis AI 3.0 Flow for ML</a>
 </td>
 <td align="center">3.0</td>
 <td>In this Deep Learning (DL) tutorial, you will take a public domain CNN like ResNet18, already trained on the ImageNet dataset, and run it through the Vitis AI 3.0 stack to run ML inference on FPGA devices. You will use Keras on Tensorflow 2.x. Supported boards are: ZCU104, ZCU102, VCK190, VEK280 and Alveo V70.
</td>
 </tr>
  <tr>
  <td>
   <a href="https://github.com/Xilinx/Vitis-AI-Tutorials/tree/3.0/Tutorials/PyTorch-ResNet18/">ResNet18 in PyTorch from Vitis AI Library</a>
 </td>
 <td align="center">3.0</td>
 <td>In this Deep Learning (DL) tutorial, you will take the ResNet18 CNN, from the Vitis AI 3.0 PyTorch Library, and use it to classify the different colors of the "car object" inside images by running the inference application on FPGA devices. Supported boards are: ZCU104, ZCU102, VCK190, VEK280 and Alveo V70.
</td>
 </tr>
</tbody>
</table>





<p class="sphinxhide" align="center"><sub>Copyright © 2020–2023 Advanced Micro Devices, Inc</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>