and r0, r1, r2, lsl #3 
mvn r2, r0 
sub r1, r2, r3 
sub r2, r2, r1, lsr #3 
mvn r0, r2 
mov r1, r0 
lsl r2, r1, #4 
