# rvc_asap
riscv-core-as-fast-as-passible

In this project i will try to create a riscv core ASAP.
1. Read spec.
2. Design block diagram.
3. Write SystemVerilog Core (RTL)
4. Write a TB. (validation & Stimuly)
5. Write c/asssembly  program to run on the core
