#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55b480e694a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55b480f38120 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f37b28fc018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b480f38ea0_0 .net "clk", 0 0, o0x7f37b28fc018;  0 drivers
o0x7f37b28fc048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b480f3e160_0 .net "data_address", 31 0, o0x7f37b28fc048;  0 drivers
o0x7f37b28fc078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b480f3e490_0 .net "data_read", 0 0, o0x7f37b28fc078;  0 drivers
v0x55b480f3f5a0_0 .var "data_readdata", 31 0;
o0x7f37b28fc0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b480f410e0_0 .net "data_write", 0 0, o0x7f37b28fc0d8;  0 drivers
o0x7f37b28fc108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b480f41e30_0 .net "data_writedata", 31 0, o0x7f37b28fc108;  0 drivers
S_0x55b480f128e0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f37b28fc258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b480f585b0_0 .net "instr_address", 31 0, o0x7f37b28fc258;  0 drivers
v0x55b480f586b0_0 .var "instr_readdata", 31 0;
S_0x55b480f251d0 .scope module, "mtlo_tb" "mtlo_tb" 5 1;
 .timescale 0 0;
v0x55b480f66d00_0 .net "active", 0 0, L_0x55b480f81060;  1 drivers
v0x55b480f66dc0_0 .var "clk", 0 0;
v0x55b480f66e60_0 .var "clk_enable", 0 0;
v0x55b480f66f50_0 .net "data_address", 31 0, L_0x55b480f7ec30;  1 drivers
v0x55b480f66ff0_0 .net "data_read", 0 0, L_0x55b480f7c7b0;  1 drivers
v0x55b480f670e0_0 .var "data_readdata", 31 0;
v0x55b480f671b0_0 .net "data_write", 0 0, L_0x55b480f7c5d0;  1 drivers
v0x55b480f67280_0 .net "data_writedata", 31 0, L_0x55b480f7e920;  1 drivers
v0x55b480f67350_0 .net "instr_address", 31 0, L_0x55b480f7ff90;  1 drivers
v0x55b480f674b0_0 .var "instr_readdata", 31 0;
v0x55b480f67550_0 .net "register_v0", 31 0, L_0x55b480f7e8b0;  1 drivers
v0x55b480f67640_0 .var "reset", 0 0;
S_0x55b480f255a0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55b480f251d0;
 .timescale 0 0;
v0x55b480f58880_0 .var "expected", 31 0;
v0x55b480f58980_0 .var "funct", 5 0;
v0x55b480f58a60_0 .var "i", 4 0;
v0x55b480f58b20_0 .var "imm", 15 0;
v0x55b480f58c00_0 .var "imm_instr", 31 0;
v0x55b480f58d30_0 .var "opcode", 5 0;
v0x55b480f58e10_0 .var "r_instr", 31 0;
v0x55b480f58ef0_0 .var "rd", 4 0;
v0x55b480f58fd0_0 .var "rs", 4 0;
v0x55b480f590b0_0 .var "rt", 4 0;
v0x55b480f59190_0 .var "shamt", 4 0;
v0x55b480f59270_0 .var "test", 31 0;
E_0x55b480eb1de0 .event posedge, v0x55b480f5b1a0_0;
S_0x55b480f259d0 .scope module, "dut" "mips_cpu_harvard" 5 131, 6 1 0, S_0x55b480f251d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55b480f38d80 .functor OR 1, L_0x55b480f77fb0, L_0x55b480f78230, C4<0>, C4<0>;
L_0x55b480f3e370 .functor BUFZ 1, L_0x55b480f77a10, C4<0>, C4<0>, C4<0>;
L_0x55b480f3f400 .functor BUFZ 1, L_0x55b480f77bb0, C4<0>, C4<0>, C4<0>;
L_0x55b480f40fc0 .functor BUFZ 1, L_0x55b480f77bb0, C4<0>, C4<0>, C4<0>;
L_0x55b480f78770 .functor AND 1, L_0x55b480f77a10, L_0x55b480f78a70, C4<1>, C4<1>;
L_0x55b480f41d10 .functor OR 1, L_0x55b480f78770, L_0x55b480f78650, C4<0>, C4<0>;
L_0x55b480ee2e90 .functor OR 1, L_0x55b480f41d10, L_0x55b480f78880, C4<0>, C4<0>;
L_0x55b480f78d10 .functor OR 1, L_0x55b480ee2e90, L_0x55b480f7a370, C4<0>, C4<0>;
L_0x55b480f78e20 .functor OR 1, L_0x55b480f78d10, L_0x55b480f79ad0, C4<0>, C4<0>;
L_0x55b480f78ee0 .functor BUFZ 1, L_0x55b480f77cd0, C4<0>, C4<0>, C4<0>;
L_0x55b480f799c0 .functor AND 1, L_0x55b480f79430, L_0x55b480f79790, C4<1>, C4<1>;
L_0x55b480f79ad0 .functor OR 1, L_0x55b480f79130, L_0x55b480f799c0, C4<0>, C4<0>;
L_0x55b480f7a370 .functor AND 1, L_0x55b480f79ea0, L_0x55b480f7a150, C4<1>, C4<1>;
L_0x55b480f7ab20 .functor OR 1, L_0x55b480f7a5c0, L_0x55b480f7a8e0, C4<0>, C4<0>;
L_0x55b480f79c30 .functor OR 1, L_0x55b480f7b090, L_0x55b480f7b390, C4<0>, C4<0>;
L_0x55b480f7b270 .functor AND 1, L_0x55b480f7ada0, L_0x55b480f79c30, C4<1>, C4<1>;
L_0x55b480f7bb90 .functor OR 1, L_0x55b480f7b820, L_0x55b480f7baa0, C4<0>, C4<0>;
L_0x55b480f7be90 .functor OR 1, L_0x55b480f7bb90, L_0x55b480f7bca0, C4<0>, C4<0>;
L_0x55b480f7c040 .functor AND 1, L_0x55b480f77a10, L_0x55b480f7be90, C4<1>, C4<1>;
L_0x55b480f7c1f0 .functor AND 1, L_0x55b480f77a10, L_0x55b480f7c100, C4<1>, C4<1>;
L_0x55b480f7c510 .functor AND 1, L_0x55b480f77a10, L_0x55b480f7bfa0, C4<1>, C4<1>;
L_0x55b480f7c7b0 .functor BUFZ 1, L_0x55b480f3f400, C4<0>, C4<0>, C4<0>;
L_0x55b480f7d440 .functor AND 1, L_0x55b480f81060, L_0x55b480f78e20, C4<1>, C4<1>;
L_0x55b480f7d550 .functor OR 1, L_0x55b480f79ad0, L_0x55b480f7a370, C4<0>, C4<0>;
L_0x55b480f7e920 .functor BUFZ 32, L_0x55b480f7e7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b480f7e9e0 .functor BUFZ 32, L_0x55b480f7d730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b480f7eb30 .functor BUFZ 32, L_0x55b480f7e7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b480f7ec30 .functor BUFZ 32, v0x55b480f5a230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b480f7fc30 .functor AND 1, v0x55b480f66e60_0, L_0x55b480f7c040, C4<1>, C4<1>;
L_0x55b480f7fca0 .functor AND 1, L_0x55b480f7fc30, v0x55b480f63e90_0, C4<1>, C4<1>;
L_0x55b480f7ff90 .functor BUFZ 32, v0x55b480f5b260_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b480f81060 .functor BUFZ 1, v0x55b480f63e90_0, C4<0>, C4<0>, C4<0>;
L_0x55b480f811e0 .functor AND 1, v0x55b480f66e60_0, v0x55b480f63e90_0, C4<1>, C4<1>;
v0x55b480f5df80_0 .net *"_ivl_100", 31 0, L_0x55b480f79ca0;  1 drivers
L_0x7f37b28b3498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f5e080_0 .net *"_ivl_103", 25 0, L_0x7f37b28b3498;  1 drivers
L_0x7f37b28b34e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f5e160_0 .net/2u *"_ivl_104", 31 0, L_0x7f37b28b34e0;  1 drivers
v0x55b480f5e220_0 .net *"_ivl_106", 0 0, L_0x55b480f79ea0;  1 drivers
v0x55b480f5e2e0_0 .net *"_ivl_109", 5 0, L_0x55b480f7a0b0;  1 drivers
L_0x7f37b28b3528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55b480f5e3c0_0 .net/2u *"_ivl_110", 5 0, L_0x7f37b28b3528;  1 drivers
v0x55b480f5e4a0_0 .net *"_ivl_112", 0 0, L_0x55b480f7a150;  1 drivers
v0x55b480f5e560_0 .net *"_ivl_116", 31 0, L_0x55b480f7a4d0;  1 drivers
L_0x7f37b28b3570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f5e640_0 .net *"_ivl_119", 25 0, L_0x7f37b28b3570;  1 drivers
L_0x7f37b28b30a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55b480f5e720_0 .net/2u *"_ivl_12", 5 0, L_0x7f37b28b30a8;  1 drivers
L_0x7f37b28b35b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55b480f5e800_0 .net/2u *"_ivl_120", 31 0, L_0x7f37b28b35b8;  1 drivers
v0x55b480f5e8e0_0 .net *"_ivl_122", 0 0, L_0x55b480f7a5c0;  1 drivers
v0x55b480f5e9a0_0 .net *"_ivl_124", 31 0, L_0x55b480f7a7f0;  1 drivers
L_0x7f37b28b3600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f5ea80_0 .net *"_ivl_127", 25 0, L_0x7f37b28b3600;  1 drivers
L_0x7f37b28b3648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55b480f5eb60_0 .net/2u *"_ivl_128", 31 0, L_0x7f37b28b3648;  1 drivers
v0x55b480f5ec40_0 .net *"_ivl_130", 0 0, L_0x55b480f7a8e0;  1 drivers
v0x55b480f5ed00_0 .net *"_ivl_134", 31 0, L_0x55b480f7acb0;  1 drivers
L_0x7f37b28b3690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f5eef0_0 .net *"_ivl_137", 25 0, L_0x7f37b28b3690;  1 drivers
L_0x7f37b28b36d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f5efd0_0 .net/2u *"_ivl_138", 31 0, L_0x7f37b28b36d8;  1 drivers
v0x55b480f5f0b0_0 .net *"_ivl_140", 0 0, L_0x55b480f7ada0;  1 drivers
v0x55b480f5f170_0 .net *"_ivl_143", 5 0, L_0x55b480f7aff0;  1 drivers
L_0x7f37b28b3720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55b480f5f250_0 .net/2u *"_ivl_144", 5 0, L_0x7f37b28b3720;  1 drivers
v0x55b480f5f330_0 .net *"_ivl_146", 0 0, L_0x55b480f7b090;  1 drivers
v0x55b480f5f3f0_0 .net *"_ivl_149", 5 0, L_0x55b480f7b2f0;  1 drivers
L_0x7f37b28b3768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55b480f5f4d0_0 .net/2u *"_ivl_150", 5 0, L_0x7f37b28b3768;  1 drivers
v0x55b480f5f5b0_0 .net *"_ivl_152", 0 0, L_0x55b480f7b390;  1 drivers
v0x55b480f5f670_0 .net *"_ivl_155", 0 0, L_0x55b480f79c30;  1 drivers
v0x55b480f5f730_0 .net *"_ivl_159", 1 0, L_0x55b480f7b730;  1 drivers
L_0x7f37b28b30f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55b480f5f810_0 .net/2u *"_ivl_16", 5 0, L_0x7f37b28b30f0;  1 drivers
L_0x7f37b28b37b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55b480f5f8f0_0 .net/2u *"_ivl_160", 1 0, L_0x7f37b28b37b0;  1 drivers
v0x55b480f5f9d0_0 .net *"_ivl_162", 0 0, L_0x55b480f7b820;  1 drivers
L_0x7f37b28b37f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55b480f5fa90_0 .net/2u *"_ivl_164", 5 0, L_0x7f37b28b37f8;  1 drivers
v0x55b480f5fb70_0 .net *"_ivl_166", 0 0, L_0x55b480f7baa0;  1 drivers
v0x55b480f5fe40_0 .net *"_ivl_169", 0 0, L_0x55b480f7bb90;  1 drivers
L_0x7f37b28b3840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55b480f5ff00_0 .net/2u *"_ivl_170", 5 0, L_0x7f37b28b3840;  1 drivers
v0x55b480f5ffe0_0 .net *"_ivl_172", 0 0, L_0x55b480f7bca0;  1 drivers
v0x55b480f600a0_0 .net *"_ivl_175", 0 0, L_0x55b480f7be90;  1 drivers
L_0x7f37b28b3888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55b480f60160_0 .net/2u *"_ivl_178", 5 0, L_0x7f37b28b3888;  1 drivers
v0x55b480f60240_0 .net *"_ivl_180", 0 0, L_0x55b480f7c100;  1 drivers
L_0x7f37b28b38d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55b480f60300_0 .net/2u *"_ivl_184", 5 0, L_0x7f37b28b38d0;  1 drivers
v0x55b480f603e0_0 .net *"_ivl_186", 0 0, L_0x55b480f7bfa0;  1 drivers
L_0x7f37b28b3918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b480f604a0_0 .net/2u *"_ivl_190", 0 0, L_0x7f37b28b3918;  1 drivers
v0x55b480f60580_0 .net *"_ivl_20", 31 0, L_0x55b480f77e70;  1 drivers
L_0x7f37b28b3960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55b480f60660_0 .net/2u *"_ivl_200", 4 0, L_0x7f37b28b3960;  1 drivers
v0x55b480f60740_0 .net *"_ivl_203", 4 0, L_0x55b480f7ccd0;  1 drivers
v0x55b480f60820_0 .net *"_ivl_205", 4 0, L_0x55b480f7cef0;  1 drivers
v0x55b480f60900_0 .net *"_ivl_206", 4 0, L_0x55b480f7cf90;  1 drivers
v0x55b480f609e0_0 .net *"_ivl_213", 0 0, L_0x55b480f7d550;  1 drivers
L_0x7f37b28b39a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b480f60aa0_0 .net/2u *"_ivl_214", 31 0, L_0x7f37b28b39a8;  1 drivers
v0x55b480f60b80_0 .net *"_ivl_216", 31 0, L_0x55b480f7d690;  1 drivers
v0x55b480f60c60_0 .net *"_ivl_218", 31 0, L_0x55b480f7d940;  1 drivers
v0x55b480f60d40_0 .net *"_ivl_220", 31 0, L_0x55b480f7dad0;  1 drivers
v0x55b480f60e20_0 .net *"_ivl_222", 31 0, L_0x55b480f7de10;  1 drivers
L_0x7f37b28b3138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f60f00_0 .net *"_ivl_23", 25 0, L_0x7f37b28b3138;  1 drivers
v0x55b480f60fe0_0 .net *"_ivl_235", 0 0, L_0x55b480f7fc30;  1 drivers
L_0x7f37b28b3ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b480f610a0_0 .net/2u *"_ivl_238", 31 0, L_0x7f37b28b3ac8;  1 drivers
L_0x7f37b28b3180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b480f61180_0 .net/2u *"_ivl_24", 31 0, L_0x7f37b28b3180;  1 drivers
v0x55b480f61260_0 .net *"_ivl_243", 15 0, L_0x55b480f800f0;  1 drivers
v0x55b480f61340_0 .net *"_ivl_244", 17 0, L_0x55b480f80360;  1 drivers
L_0x7f37b28b3b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b480f61420_0 .net *"_ivl_247", 1 0, L_0x7f37b28b3b10;  1 drivers
v0x55b480f61500_0 .net *"_ivl_250", 15 0, L_0x55b480f804a0;  1 drivers
L_0x7f37b28b3b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b480f615e0_0 .net *"_ivl_252", 1 0, L_0x7f37b28b3b58;  1 drivers
v0x55b480f616c0_0 .net *"_ivl_255", 0 0, L_0x55b480f808b0;  1 drivers
L_0x7f37b28b3ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55b480f617a0_0 .net/2u *"_ivl_256", 13 0, L_0x7f37b28b3ba0;  1 drivers
L_0x7f37b28b3be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f61880_0 .net/2u *"_ivl_258", 13 0, L_0x7f37b28b3be8;  1 drivers
v0x55b480f61d70_0 .net *"_ivl_26", 0 0, L_0x55b480f77fb0;  1 drivers
v0x55b480f61e30_0 .net *"_ivl_260", 13 0, L_0x55b480f80b90;  1 drivers
v0x55b480f61f10_0 .net *"_ivl_28", 31 0, L_0x55b480f78140;  1 drivers
L_0x7f37b28b31c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f61ff0_0 .net *"_ivl_31", 25 0, L_0x7f37b28b31c8;  1 drivers
L_0x7f37b28b3210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55b480f620d0_0 .net/2u *"_ivl_32", 31 0, L_0x7f37b28b3210;  1 drivers
v0x55b480f621b0_0 .net *"_ivl_34", 0 0, L_0x55b480f78230;  1 drivers
v0x55b480f62270_0 .net *"_ivl_4", 31 0, L_0x55b480f678b0;  1 drivers
v0x55b480f62350_0 .net *"_ivl_45", 2 0, L_0x55b480f78520;  1 drivers
L_0x7f37b28b3258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55b480f62430_0 .net/2u *"_ivl_46", 2 0, L_0x7f37b28b3258;  1 drivers
v0x55b480f62510_0 .net *"_ivl_51", 2 0, L_0x55b480f787e0;  1 drivers
L_0x7f37b28b32a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55b480f625f0_0 .net/2u *"_ivl_52", 2 0, L_0x7f37b28b32a0;  1 drivers
v0x55b480f626d0_0 .net *"_ivl_57", 0 0, L_0x55b480f78a70;  1 drivers
v0x55b480f62790_0 .net *"_ivl_59", 0 0, L_0x55b480f78770;  1 drivers
v0x55b480f62850_0 .net *"_ivl_61", 0 0, L_0x55b480f41d10;  1 drivers
v0x55b480f62910_0 .net *"_ivl_63", 0 0, L_0x55b480ee2e90;  1 drivers
v0x55b480f629d0_0 .net *"_ivl_65", 0 0, L_0x55b480f78d10;  1 drivers
L_0x7f37b28b3018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f62a90_0 .net *"_ivl_7", 25 0, L_0x7f37b28b3018;  1 drivers
v0x55b480f62b70_0 .net *"_ivl_70", 31 0, L_0x55b480f79000;  1 drivers
L_0x7f37b28b32e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f62c50_0 .net *"_ivl_73", 25 0, L_0x7f37b28b32e8;  1 drivers
L_0x7f37b28b3330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55b480f62d30_0 .net/2u *"_ivl_74", 31 0, L_0x7f37b28b3330;  1 drivers
v0x55b480f62e10_0 .net *"_ivl_76", 0 0, L_0x55b480f79130;  1 drivers
v0x55b480f62ed0_0 .net *"_ivl_78", 31 0, L_0x55b480f792a0;  1 drivers
L_0x7f37b28b3060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f62fb0_0 .net/2u *"_ivl_8", 31 0, L_0x7f37b28b3060;  1 drivers
L_0x7f37b28b3378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f63090_0 .net *"_ivl_81", 25 0, L_0x7f37b28b3378;  1 drivers
L_0x7f37b28b33c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b480f63170_0 .net/2u *"_ivl_82", 31 0, L_0x7f37b28b33c0;  1 drivers
v0x55b480f63250_0 .net *"_ivl_84", 0 0, L_0x55b480f79430;  1 drivers
v0x55b480f63310_0 .net *"_ivl_87", 0 0, L_0x55b480f795a0;  1 drivers
v0x55b480f633f0_0 .net *"_ivl_88", 31 0, L_0x55b480f79340;  1 drivers
L_0x7f37b28b3408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f634d0_0 .net *"_ivl_91", 30 0, L_0x7f37b28b3408;  1 drivers
L_0x7f37b28b3450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b480f635b0_0 .net/2u *"_ivl_92", 31 0, L_0x7f37b28b3450;  1 drivers
v0x55b480f63690_0 .net *"_ivl_94", 0 0, L_0x55b480f79790;  1 drivers
v0x55b480f63750_0 .net *"_ivl_97", 0 0, L_0x55b480f799c0;  1 drivers
v0x55b480f63810_0 .net "active", 0 0, L_0x55b480f81060;  alias, 1 drivers
v0x55b480f638d0_0 .net "alu_op1", 31 0, L_0x55b480f7e9e0;  1 drivers
v0x55b480f63990_0 .net "alu_op2", 31 0, L_0x55b480f7eb30;  1 drivers
v0x55b480f63a50_0 .net "alui_instr", 0 0, L_0x55b480f78650;  1 drivers
v0x55b480f63b10_0 .net "b_flag", 0 0, v0x55b480f59d60_0;  1 drivers
v0x55b480f63bb0_0 .net "b_imm", 17 0, L_0x55b480f80770;  1 drivers
v0x55b480f63c70_0 .net "b_offset", 31 0, L_0x55b480f80d20;  1 drivers
v0x55b480f63d50_0 .net "clk", 0 0, v0x55b480f66dc0_0;  1 drivers
v0x55b480f63df0_0 .net "clk_enable", 0 0, v0x55b480f66e60_0;  1 drivers
v0x55b480f63e90_0 .var "cpu_active", 0 0;
v0x55b480f63f30_0 .net "curr_addr", 31 0, v0x55b480f5b260_0;  1 drivers
v0x55b480f64020_0 .net "curr_addr_p4", 31 0, L_0x55b480f7fef0;  1 drivers
v0x55b480f640e0_0 .net "data_address", 31 0, L_0x55b480f7ec30;  alias, 1 drivers
v0x55b480f641c0_0 .net "data_read", 0 0, L_0x55b480f7c7b0;  alias, 1 drivers
v0x55b480f64280_0 .net "data_readdata", 31 0, v0x55b480f670e0_0;  1 drivers
v0x55b480f64360_0 .net "data_write", 0 0, L_0x55b480f7c5d0;  alias, 1 drivers
v0x55b480f64420_0 .net "data_writedata", 31 0, L_0x55b480f7e920;  alias, 1 drivers
v0x55b480f64500_0 .net "funct_code", 5 0, L_0x55b480f67780;  1 drivers
v0x55b480f645e0_0 .net "hi_out", 31 0, v0x55b480f5b920_0;  1 drivers
v0x55b480f646d0_0 .net "hl_reg_enable", 0 0, L_0x55b480f7fca0;  1 drivers
v0x55b480f64770_0 .net "instr_address", 31 0, L_0x55b480f7ff90;  alias, 1 drivers
v0x55b480f64830_0 .net "instr_opcode", 5 0, L_0x55b480f676e0;  1 drivers
v0x55b480f64910_0 .net "instr_readdata", 31 0, v0x55b480f674b0_0;  1 drivers
v0x55b480f649d0_0 .net "j_imm", 0 0, L_0x55b480f7ab20;  1 drivers
v0x55b480f64a70_0 .net "j_reg", 0 0, L_0x55b480f7b270;  1 drivers
v0x55b480f64b30_0 .net "l_type", 0 0, L_0x55b480f78880;  1 drivers
v0x55b480f64bf0_0 .net "link_const", 0 0, L_0x55b480f79ad0;  1 drivers
v0x55b480f64cb0_0 .net "link_reg", 0 0, L_0x55b480f7a370;  1 drivers
v0x55b480f64d70_0 .net "lo_out", 31 0, v0x55b480f5c170_0;  1 drivers
v0x55b480f64e60_0 .net "lw", 0 0, L_0x55b480f77bb0;  1 drivers
v0x55b480f64f00_0 .net "mem_read", 0 0, L_0x55b480f3f400;  1 drivers
v0x55b480f64fc0_0 .net "mem_to_reg", 0 0, L_0x55b480f40fc0;  1 drivers
v0x55b480f65890_0 .net "mem_write", 0 0, L_0x55b480f78ee0;  1 drivers
v0x55b480f65950_0 .net "memaddroffset", 31 0, v0x55b480f5a230_0;  1 drivers
v0x55b480f65a40_0 .net "mfhi", 0 0, L_0x55b480f7c1f0;  1 drivers
v0x55b480f65ae0_0 .net "mflo", 0 0, L_0x55b480f7c510;  1 drivers
v0x55b480f65ba0_0 .net "movefrom", 0 0, L_0x55b480f38d80;  1 drivers
v0x55b480f65c60_0 .net "muldiv", 0 0, L_0x55b480f7c040;  1 drivers
v0x55b480f65d20_0 .var "next_instr_addr", 31 0;
v0x55b480f65e10_0 .net "pc_enable", 0 0, L_0x55b480f811e0;  1 drivers
v0x55b480f65ee0_0 .net "r_format", 0 0, L_0x55b480f77a10;  1 drivers
v0x55b480f65f80_0 .net "reg_a_read_data", 31 0, L_0x55b480f7d730;  1 drivers
v0x55b480f66050_0 .net "reg_a_read_index", 4 0, L_0x55b480f7c980;  1 drivers
v0x55b480f66120_0 .net "reg_b_read_data", 31 0, L_0x55b480f7e7a0;  1 drivers
v0x55b480f661f0_0 .net "reg_b_read_index", 4 0, L_0x55b480f7cbe0;  1 drivers
v0x55b480f662c0_0 .net "reg_dst", 0 0, L_0x55b480f3e370;  1 drivers
v0x55b480f66360_0 .net "reg_write", 0 0, L_0x55b480f78e20;  1 drivers
v0x55b480f66420_0 .net "reg_write_data", 31 0, L_0x55b480f7dfa0;  1 drivers
v0x55b480f66510_0 .net "reg_write_enable", 0 0, L_0x55b480f7d440;  1 drivers
v0x55b480f665e0_0 .net "reg_write_index", 4 0, L_0x55b480f7d2b0;  1 drivers
v0x55b480f666b0_0 .net "register_v0", 31 0, L_0x55b480f7e8b0;  alias, 1 drivers
v0x55b480f66780_0 .net "reset", 0 0, v0x55b480f67640_0;  1 drivers
v0x55b480f668b0_0 .net "result", 31 0, v0x55b480f5a690_0;  1 drivers
v0x55b480f66980_0 .net "result_hi", 31 0, v0x55b480f59f90_0;  1 drivers
v0x55b480f66a20_0 .net "result_lo", 31 0, v0x55b480f5a150_0;  1 drivers
v0x55b480f66ac0_0 .net "sw", 0 0, L_0x55b480f77cd0;  1 drivers
E_0x55b480eb38a0/0 .event anyedge, v0x55b480f59d60_0, v0x55b480f64020_0, v0x55b480f63c70_0, v0x55b480f649d0_0;
E_0x55b480eb38a0/1 .event anyedge, v0x55b480f5a070_0, v0x55b480f64a70_0, v0x55b480f5cf60_0;
E_0x55b480eb38a0 .event/or E_0x55b480eb38a0/0, E_0x55b480eb38a0/1;
L_0x55b480f676e0 .part v0x55b480f674b0_0, 26, 6;
L_0x55b480f67780 .part v0x55b480f674b0_0, 0, 6;
L_0x55b480f678b0 .concat [ 6 26 0 0], L_0x55b480f676e0, L_0x7f37b28b3018;
L_0x55b480f77a10 .cmp/eq 32, L_0x55b480f678b0, L_0x7f37b28b3060;
L_0x55b480f77bb0 .cmp/eq 6, L_0x55b480f676e0, L_0x7f37b28b30a8;
L_0x55b480f77cd0 .cmp/eq 6, L_0x55b480f676e0, L_0x7f37b28b30f0;
L_0x55b480f77e70 .concat [ 6 26 0 0], L_0x55b480f676e0, L_0x7f37b28b3138;
L_0x55b480f77fb0 .cmp/eq 32, L_0x55b480f77e70, L_0x7f37b28b3180;
L_0x55b480f78140 .concat [ 6 26 0 0], L_0x55b480f676e0, L_0x7f37b28b31c8;
L_0x55b480f78230 .cmp/eq 32, L_0x55b480f78140, L_0x7f37b28b3210;
L_0x55b480f78520 .part L_0x55b480f676e0, 3, 3;
L_0x55b480f78650 .cmp/eq 3, L_0x55b480f78520, L_0x7f37b28b3258;
L_0x55b480f787e0 .part L_0x55b480f676e0, 3, 3;
L_0x55b480f78880 .cmp/eq 3, L_0x55b480f787e0, L_0x7f37b28b32a0;
L_0x55b480f78a70 .reduce/nor L_0x55b480f7c040;
L_0x55b480f79000 .concat [ 6 26 0 0], L_0x55b480f676e0, L_0x7f37b28b32e8;
L_0x55b480f79130 .cmp/eq 32, L_0x55b480f79000, L_0x7f37b28b3330;
L_0x55b480f792a0 .concat [ 6 26 0 0], L_0x55b480f676e0, L_0x7f37b28b3378;
L_0x55b480f79430 .cmp/eq 32, L_0x55b480f792a0, L_0x7f37b28b33c0;
L_0x55b480f795a0 .part v0x55b480f674b0_0, 20, 1;
L_0x55b480f79340 .concat [ 1 31 0 0], L_0x55b480f795a0, L_0x7f37b28b3408;
L_0x55b480f79790 .cmp/eq 32, L_0x55b480f79340, L_0x7f37b28b3450;
L_0x55b480f79ca0 .concat [ 6 26 0 0], L_0x55b480f676e0, L_0x7f37b28b3498;
L_0x55b480f79ea0 .cmp/eq 32, L_0x55b480f79ca0, L_0x7f37b28b34e0;
L_0x55b480f7a0b0 .part v0x55b480f674b0_0, 0, 6;
L_0x55b480f7a150 .cmp/eq 6, L_0x55b480f7a0b0, L_0x7f37b28b3528;
L_0x55b480f7a4d0 .concat [ 6 26 0 0], L_0x55b480f676e0, L_0x7f37b28b3570;
L_0x55b480f7a5c0 .cmp/eq 32, L_0x55b480f7a4d0, L_0x7f37b28b35b8;
L_0x55b480f7a7f0 .concat [ 6 26 0 0], L_0x55b480f676e0, L_0x7f37b28b3600;
L_0x55b480f7a8e0 .cmp/eq 32, L_0x55b480f7a7f0, L_0x7f37b28b3648;
L_0x55b480f7acb0 .concat [ 6 26 0 0], L_0x55b480f676e0, L_0x7f37b28b3690;
L_0x55b480f7ada0 .cmp/eq 32, L_0x55b480f7acb0, L_0x7f37b28b36d8;
L_0x55b480f7aff0 .part v0x55b480f674b0_0, 0, 6;
L_0x55b480f7b090 .cmp/eq 6, L_0x55b480f7aff0, L_0x7f37b28b3720;
L_0x55b480f7b2f0 .part v0x55b480f674b0_0, 0, 6;
L_0x55b480f7b390 .cmp/eq 6, L_0x55b480f7b2f0, L_0x7f37b28b3768;
L_0x55b480f7b730 .part L_0x55b480f67780, 3, 2;
L_0x55b480f7b820 .cmp/eq 2, L_0x55b480f7b730, L_0x7f37b28b37b0;
L_0x55b480f7baa0 .cmp/eq 6, L_0x55b480f67780, L_0x7f37b28b37f8;
L_0x55b480f7bca0 .cmp/eq 6, L_0x55b480f67780, L_0x7f37b28b3840;
L_0x55b480f7c100 .cmp/eq 6, L_0x55b480f67780, L_0x7f37b28b3888;
L_0x55b480f7bfa0 .cmp/eq 6, L_0x55b480f67780, L_0x7f37b28b38d0;
L_0x55b480f7c5d0 .functor MUXZ 1, L_0x7f37b28b3918, L_0x55b480f78ee0, L_0x55b480f81060, C4<>;
L_0x55b480f7c980 .part v0x55b480f674b0_0, 21, 5;
L_0x55b480f7cbe0 .part v0x55b480f674b0_0, 16, 5;
L_0x55b480f7ccd0 .part v0x55b480f674b0_0, 11, 5;
L_0x55b480f7cef0 .part v0x55b480f674b0_0, 16, 5;
L_0x55b480f7cf90 .functor MUXZ 5, L_0x55b480f7cef0, L_0x55b480f7ccd0, L_0x55b480f3e370, C4<>;
L_0x55b480f7d2b0 .functor MUXZ 5, L_0x55b480f7cf90, L_0x7f37b28b3960, L_0x55b480f79ad0, C4<>;
L_0x55b480f7d690 .arith/sum 32, L_0x55b480f7fef0, L_0x7f37b28b39a8;
L_0x55b480f7d940 .functor MUXZ 32, v0x55b480f5a690_0, v0x55b480f670e0_0, L_0x55b480f40fc0, C4<>;
L_0x55b480f7dad0 .functor MUXZ 32, L_0x55b480f7d940, v0x55b480f5c170_0, L_0x55b480f7c510, C4<>;
L_0x55b480f7de10 .functor MUXZ 32, L_0x55b480f7dad0, v0x55b480f5b920_0, L_0x55b480f7c1f0, C4<>;
L_0x55b480f7dfa0 .functor MUXZ 32, L_0x55b480f7de10, L_0x55b480f7d690, L_0x55b480f7d550, C4<>;
L_0x55b480f7fef0 .arith/sum 32, v0x55b480f5b260_0, L_0x7f37b28b3ac8;
L_0x55b480f800f0 .part v0x55b480f674b0_0, 0, 16;
L_0x55b480f80360 .concat [ 16 2 0 0], L_0x55b480f800f0, L_0x7f37b28b3b10;
L_0x55b480f804a0 .part L_0x55b480f80360, 0, 16;
L_0x55b480f80770 .concat [ 2 16 0 0], L_0x7f37b28b3b58, L_0x55b480f804a0;
L_0x55b480f808b0 .part L_0x55b480f80770, 17, 1;
L_0x55b480f80b90 .functor MUXZ 14, L_0x7f37b28b3be8, L_0x7f37b28b3ba0, L_0x55b480f808b0, C4<>;
L_0x55b480f80d20 .concat [ 18 14 0 0], L_0x55b480f80770, L_0x55b480f80b90;
S_0x55b480f37d50 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55b480f259d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55b480f596f0_0 .net *"_ivl_10", 15 0, L_0x55b480f7f5f0;  1 drivers
L_0x7f37b28b3a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b480f597f0_0 .net/2u *"_ivl_14", 15 0, L_0x7f37b28b3a80;  1 drivers
v0x55b480f598d0_0 .net *"_ivl_17", 15 0, L_0x55b480f7f860;  1 drivers
v0x55b480f59990_0 .net *"_ivl_5", 0 0, L_0x55b480f7eed0;  1 drivers
v0x55b480f59a70_0 .net *"_ivl_6", 15 0, L_0x55b480f7ef70;  1 drivers
v0x55b480f59ba0_0 .net *"_ivl_9", 15 0, L_0x55b480f7f340;  1 drivers
v0x55b480f59c80_0 .net "addr_rt", 4 0, L_0x55b480f7fb90;  1 drivers
v0x55b480f59d60_0 .var "b_flag", 0 0;
v0x55b480f59e20_0 .net "funct", 5 0, L_0x55b480f7ee30;  1 drivers
v0x55b480f59f90_0 .var "hi", 31 0;
v0x55b480f5a070_0 .net "instructionword", 31 0, v0x55b480f674b0_0;  alias, 1 drivers
v0x55b480f5a150_0 .var "lo", 31 0;
v0x55b480f5a230_0 .var "memaddroffset", 31 0;
v0x55b480f5a310_0 .var "multresult", 63 0;
v0x55b480f5a3f0_0 .net "op1", 31 0, L_0x55b480f7e9e0;  alias, 1 drivers
v0x55b480f5a4d0_0 .net "op2", 31 0, L_0x55b480f7eb30;  alias, 1 drivers
v0x55b480f5a5b0_0 .net "opcode", 5 0, L_0x55b480f7ed90;  1 drivers
v0x55b480f5a690_0 .var "result", 31 0;
v0x55b480f5a770_0 .net "shamt", 4 0, L_0x55b480f7fa90;  1 drivers
v0x55b480f5a850_0 .net/s "sign_op1", 31 0, L_0x55b480f7e9e0;  alias, 1 drivers
v0x55b480f5a910_0 .net/s "sign_op2", 31 0, L_0x55b480f7eb30;  alias, 1 drivers
v0x55b480f5a9b0_0 .net "simmediatedata", 31 0, L_0x55b480f7f6d0;  1 drivers
v0x55b480f5aa70_0 .net "simmediatedatas", 31 0, L_0x55b480f7f6d0;  alias, 1 drivers
v0x55b480f5ab30_0 .net "uimmediatedata", 31 0, L_0x55b480f7f950;  1 drivers
v0x55b480f5abf0_0 .net "unsign_op1", 31 0, L_0x55b480f7e9e0;  alias, 1 drivers
v0x55b480f5acb0_0 .net "unsign_op2", 31 0, L_0x55b480f7eb30;  alias, 1 drivers
v0x55b480f5adc0_0 .var "unsigned_result", 31 0;
E_0x55b480e8b7b0/0 .event anyedge, v0x55b480f5a5b0_0, v0x55b480f59e20_0, v0x55b480f5a4d0_0, v0x55b480f5a770_0;
E_0x55b480e8b7b0/1 .event anyedge, v0x55b480f5a3f0_0, v0x55b480f5a310_0, v0x55b480f59c80_0, v0x55b480f5a9b0_0;
E_0x55b480e8b7b0/2 .event anyedge, v0x55b480f5ab30_0, v0x55b480f5adc0_0;
E_0x55b480e8b7b0 .event/or E_0x55b480e8b7b0/0, E_0x55b480e8b7b0/1, E_0x55b480e8b7b0/2;
L_0x55b480f7ed90 .part v0x55b480f674b0_0, 26, 6;
L_0x55b480f7ee30 .part v0x55b480f674b0_0, 0, 6;
L_0x55b480f7eed0 .part v0x55b480f674b0_0, 15, 1;
LS_0x55b480f7ef70_0_0 .concat [ 1 1 1 1], L_0x55b480f7eed0, L_0x55b480f7eed0, L_0x55b480f7eed0, L_0x55b480f7eed0;
LS_0x55b480f7ef70_0_4 .concat [ 1 1 1 1], L_0x55b480f7eed0, L_0x55b480f7eed0, L_0x55b480f7eed0, L_0x55b480f7eed0;
LS_0x55b480f7ef70_0_8 .concat [ 1 1 1 1], L_0x55b480f7eed0, L_0x55b480f7eed0, L_0x55b480f7eed0, L_0x55b480f7eed0;
LS_0x55b480f7ef70_0_12 .concat [ 1 1 1 1], L_0x55b480f7eed0, L_0x55b480f7eed0, L_0x55b480f7eed0, L_0x55b480f7eed0;
L_0x55b480f7ef70 .concat [ 4 4 4 4], LS_0x55b480f7ef70_0_0, LS_0x55b480f7ef70_0_4, LS_0x55b480f7ef70_0_8, LS_0x55b480f7ef70_0_12;
L_0x55b480f7f340 .part v0x55b480f674b0_0, 0, 16;
L_0x55b480f7f5f0 .concat [ 16 0 0 0], L_0x55b480f7f340;
L_0x55b480f7f6d0 .concat [ 16 16 0 0], L_0x55b480f7f5f0, L_0x55b480f7ef70;
L_0x55b480f7f860 .part v0x55b480f674b0_0, 0, 16;
L_0x55b480f7f950 .concat [ 16 16 0 0], L_0x55b480f7f860, L_0x7f37b28b3a80;
L_0x55b480f7fa90 .part v0x55b480f674b0_0, 6, 5;
L_0x55b480f7fb90 .part v0x55b480f674b0_0, 16, 5;
S_0x55b480f5aff0 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x55b480f259d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55b480f5b1a0_0 .net "clk", 0 0, v0x55b480f66dc0_0;  alias, 1 drivers
v0x55b480f5b260_0 .var "curr_addr", 31 0;
v0x55b480f5b340_0 .net "enable", 0 0, L_0x55b480f811e0;  alias, 1 drivers
v0x55b480f5b3e0_0 .net "next_addr", 31 0, v0x55b480f65d20_0;  1 drivers
v0x55b480f5b4c0_0 .net "reset", 0 0, v0x55b480f67640_0;  alias, 1 drivers
S_0x55b480f5b670 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55b480f259d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55b480f5b850_0 .net "clk", 0 0, v0x55b480f66dc0_0;  alias, 1 drivers
v0x55b480f5b920_0 .var "data", 31 0;
v0x55b480f5b9e0_0 .net "data_in", 31 0, v0x55b480f59f90_0;  alias, 1 drivers
v0x55b480f5bae0_0 .net "data_out", 31 0, v0x55b480f5b920_0;  alias, 1 drivers
v0x55b480f5bba0_0 .net "enable", 0 0, L_0x55b480f7fca0;  alias, 1 drivers
v0x55b480f5bcb0_0 .net "reset", 0 0, v0x55b480f67640_0;  alias, 1 drivers
S_0x55b480f5be00 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55b480f259d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55b480f5c060_0 .net "clk", 0 0, v0x55b480f66dc0_0;  alias, 1 drivers
v0x55b480f5c170_0 .var "data", 31 0;
v0x55b480f5c250_0 .net "data_in", 31 0, v0x55b480f5a150_0;  alias, 1 drivers
v0x55b480f5c320_0 .net "data_out", 31 0, v0x55b480f5c170_0;  alias, 1 drivers
v0x55b480f5c3e0_0 .net "enable", 0 0, L_0x55b480f7fca0;  alias, 1 drivers
v0x55b480f5c4d0_0 .net "reset", 0 0, v0x55b480f67640_0;  alias, 1 drivers
S_0x55b480f5c640 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55b480f259d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55b480f7d730 .functor BUFZ 32, L_0x55b480f7e340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b480f7e7a0 .functor BUFZ 32, L_0x55b480f7e5c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b480f5d3c0_2 .array/port v0x55b480f5d3c0, 2;
L_0x55b480f7e8b0 .functor BUFZ 32, v0x55b480f5d3c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b480f5c870_0 .net *"_ivl_0", 31 0, L_0x55b480f7e340;  1 drivers
v0x55b480f5c970_0 .net *"_ivl_10", 6 0, L_0x55b480f7e660;  1 drivers
L_0x7f37b28b3a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b480f5ca50_0 .net *"_ivl_13", 1 0, L_0x7f37b28b3a38;  1 drivers
v0x55b480f5cb10_0 .net *"_ivl_2", 6 0, L_0x55b480f7e3e0;  1 drivers
L_0x7f37b28b39f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b480f5cbf0_0 .net *"_ivl_5", 1 0, L_0x7f37b28b39f0;  1 drivers
v0x55b480f5cd20_0 .net *"_ivl_8", 31 0, L_0x55b480f7e5c0;  1 drivers
v0x55b480f5ce00_0 .net "r_clk", 0 0, v0x55b480f66dc0_0;  alias, 1 drivers
v0x55b480f5cea0_0 .net "r_clk_enable", 0 0, v0x55b480f66e60_0;  alias, 1 drivers
v0x55b480f5cf60_0 .net "read_data1", 31 0, L_0x55b480f7d730;  alias, 1 drivers
v0x55b480f5d040_0 .net "read_data2", 31 0, L_0x55b480f7e7a0;  alias, 1 drivers
v0x55b480f5d120_0 .net "read_reg1", 4 0, L_0x55b480f7c980;  alias, 1 drivers
v0x55b480f5d200_0 .net "read_reg2", 4 0, L_0x55b480f7cbe0;  alias, 1 drivers
v0x55b480f5d2e0_0 .net "register_v0", 31 0, L_0x55b480f7e8b0;  alias, 1 drivers
v0x55b480f5d3c0 .array "registers", 0 31, 31 0;
v0x55b480f5d990_0 .net "reset", 0 0, v0x55b480f67640_0;  alias, 1 drivers
v0x55b480f5da30_0 .net "write_control", 0 0, L_0x55b480f7d440;  alias, 1 drivers
v0x55b480f5daf0_0 .net "write_data", 31 0, L_0x55b480f7dfa0;  alias, 1 drivers
v0x55b480f5dce0_0 .net "write_reg", 4 0, L_0x55b480f7d2b0;  alias, 1 drivers
L_0x55b480f7e340 .array/port v0x55b480f5d3c0, L_0x55b480f7e3e0;
L_0x55b480f7e3e0 .concat [ 5 2 0 0], L_0x55b480f7c980, L_0x7f37b28b39f0;
L_0x55b480f7e5c0 .array/port v0x55b480f5d3c0, L_0x55b480f7e660;
L_0x55b480f7e660 .concat [ 5 2 0 0], L_0x55b480f7cbe0, L_0x7f37b28b3a38;
    .scope S_0x55b480f5c640;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b480f5d3c0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55b480f5c640;
T_1 ;
    %wait E_0x55b480eb1de0;
    %load/vec4 v0x55b480f5d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55b480f5cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55b480f5da30_0;
    %load/vec4 v0x55b480f5dce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55b480f5daf0_0;
    %load/vec4 v0x55b480f5dce0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b480f5d3c0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b480f37d50;
T_2 ;
    %wait E_0x55b480e8b7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
    %load/vec4 v0x55b480f5a5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55b480f59e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55b480f5a910_0;
    %ix/getv 4, v0x55b480f5a770_0;
    %shiftl 4;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55b480f5a910_0;
    %ix/getv 4, v0x55b480f5a770_0;
    %shiftr 4;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55b480f5a910_0;
    %ix/getv 4, v0x55b480f5a770_0;
    %shiftr/s 4;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55b480f5a910_0;
    %load/vec4 v0x55b480f5abf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55b480f5a910_0;
    %load/vec4 v0x55b480f5abf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55b480f5a910_0;
    %load/vec4 v0x55b480f5abf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55b480f5a850_0;
    %pad/s 64;
    %load/vec4 v0x55b480f5a910_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55b480f5a310_0, 0, 64;
    %load/vec4 v0x55b480f5a310_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55b480f59f90_0, 0, 32;
    %load/vec4 v0x55b480f5a310_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55b480f5a150_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55b480f5abf0_0;
    %pad/u 64;
    %load/vec4 v0x55b480f5acb0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55b480f5a310_0, 0, 64;
    %load/vec4 v0x55b480f5a310_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55b480f59f90_0, 0, 32;
    %load/vec4 v0x55b480f5a310_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55b480f5a150_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a910_0;
    %mod/s;
    %store/vec4 v0x55b480f59f90_0, 0, 32;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a910_0;
    %div/s;
    %store/vec4 v0x55b480f5a150_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55b480f5abf0_0;
    %load/vec4 v0x55b480f5acb0_0;
    %mod;
    %store/vec4 v0x55b480f59f90_0, 0, 32;
    %load/vec4 v0x55b480f5abf0_0;
    %load/vec4 v0x55b480f5acb0_0;
    %div;
    %store/vec4 v0x55b480f5a150_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55b480f5a3f0_0;
    %store/vec4 v0x55b480f59f90_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55b480f5a3f0_0;
    %store/vec4 v0x55b480f5a150_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a910_0;
    %add;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55b480f5abf0_0;
    %load/vec4 v0x55b480f5acb0_0;
    %add;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55b480f5abf0_0;
    %load/vec4 v0x55b480f5acb0_0;
    %sub;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55b480f5abf0_0;
    %load/vec4 v0x55b480f5acb0_0;
    %and;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55b480f5abf0_0;
    %load/vec4 v0x55b480f5acb0_0;
    %or;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55b480f5abf0_0;
    %load/vec4 v0x55b480f5acb0_0;
    %xor;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55b480f5abf0_0;
    %load/vec4 v0x55b480f5acb0_0;
    %or;
    %inv;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a910_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55b480f5abf0_0;
    %load/vec4 v0x55b480f5acb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55b480f59c80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55b480f5a850_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55b480f5a850_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55b480f5a850_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55b480f5a850_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a910_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a4d0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55b480f5a850_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55b480f5a850_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b480f59d60_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a9b0_0;
    %add;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55b480f5abf0_0;
    %load/vec4 v0x55b480f5a9b0_0;
    %add;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a9b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55b480f5abf0_0;
    %load/vec4 v0x55b480f5aa70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55b480f5abf0_0;
    %load/vec4 v0x55b480f5ab30_0;
    %and;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55b480f5abf0_0;
    %load/vec4 v0x55b480f5ab30_0;
    %or;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55b480f5abf0_0;
    %load/vec4 v0x55b480f5ab30_0;
    %xor;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55b480f5ab30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55b480f5adc0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a9b0_0;
    %add;
    %store/vec4 v0x55b480f5a230_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a9b0_0;
    %add;
    %store/vec4 v0x55b480f5a230_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a9b0_0;
    %add;
    %store/vec4 v0x55b480f5a230_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a9b0_0;
    %add;
    %store/vec4 v0x55b480f5a230_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a9b0_0;
    %add;
    %store/vec4 v0x55b480f5a230_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a9b0_0;
    %add;
    %store/vec4 v0x55b480f5a230_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a9b0_0;
    %add;
    %store/vec4 v0x55b480f5a230_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55b480f5a850_0;
    %load/vec4 v0x55b480f5a9b0_0;
    %add;
    %store/vec4 v0x55b480f5a230_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55b480f5adc0_0;
    %store/vec4 v0x55b480f5a690_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b480f5be00;
T_3 ;
    %wait E_0x55b480eb1de0;
    %load/vec4 v0x55b480f5c4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b480f5c170_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55b480f5c3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55b480f5c250_0;
    %assign/vec4 v0x55b480f5c170_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b480f5b670;
T_4 ;
    %wait E_0x55b480eb1de0;
    %load/vec4 v0x55b480f5bcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b480f5b920_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55b480f5bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55b480f5b9e0_0;
    %assign/vec4 v0x55b480f5b920_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b480f5aff0;
T_5 ;
    %wait E_0x55b480eb1de0;
    %load/vec4 v0x55b480f5b4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55b480f5b260_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55b480f5b340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55b480f5b3e0_0;
    %assign/vec4 v0x55b480f5b260_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b480f259d0;
T_6 ;
    %wait E_0x55b480eb1de0;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55b480f66780_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55b480f64910_0, v0x55b480f63810_0, v0x55b480f66360_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55b480f66050_0, v0x55b480f661f0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55b480f65f80_0, v0x55b480f66120_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55b480f66420_0, v0x55b480f668b0_0, v0x55b480f665e0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55b480f65c60_0, v0x55b480f66a20_0, v0x55b480f66980_0, v0x55b480f64d70_0, v0x55b480f645e0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55b480f63f30_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55b480f259d0;
T_7 ;
    %wait E_0x55b480eb38a0;
    %load/vec4 v0x55b480f63b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55b480f64020_0;
    %load/vec4 v0x55b480f63c70_0;
    %add;
    %store/vec4 v0x55b480f65d20_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55b480f649d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55b480f64020_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55b480f64910_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55b480f65d20_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55b480f64a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55b480f65f80_0;
    %store/vec4 v0x55b480f65d20_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55b480f64020_0;
    %store/vec4 v0x55b480f65d20_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55b480f259d0;
T_8 ;
    %wait E_0x55b480eb1de0;
    %load/vec4 v0x55b480f66780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b480f63e90_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55b480f63f30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55b480f63e90_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b480f251d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b480f66dc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55b480f66dc0_0;
    %inv;
    %store/vec4 v0x55b480f66dc0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55b480f251d0;
T_10 ;
    %fork t_1, S_0x55b480f255a0;
    %jmp t_0;
    .scope S_0x55b480f255a0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b480f67640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b480f66e60_0, 0, 1;
    %wait E_0x55b480eb1de0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b480f67640_0, 0, 1;
    %wait E_0x55b480eb1de0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55b480f58a60_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55b480f670e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55b480f58d30_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b480f58fd0_0, 0, 5;
    %load/vec4 v0x55b480f58a60_0;
    %store/vec4 v0x55b480f590b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b480f58b20_0, 0, 16;
    %load/vec4 v0x55b480f58d30_0;
    %load/vec4 v0x55b480f58fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b480f590b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b480f58b20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b480f58c00_0, 0, 32;
    %load/vec4 v0x55b480f58c00_0;
    %store/vec4 v0x55b480f674b0_0, 0, 32;
    %load/vec4 v0x55b480f670e0_0;
    %load/vec4 v0x55b480f58a60_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55b480f670e0_0, 0, 32;
    %wait E_0x55b480eb1de0;
    %delay 2, 0;
    %load/vec4 v0x55b480f671b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55b480f66ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55b480f58d30_0, 0, 6;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x55b480f58980_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b480f59190_0, 0, 5;
    %load/vec4 v0x55b480f58a60_0;
    %store/vec4 v0x55b480f58fd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b480f590b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b480f58ef0_0, 0, 5;
    %load/vec4 v0x55b480f58d30_0;
    %load/vec4 v0x55b480f58fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b480f590b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b480f58ef0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b480f59190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b480f58980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b480f58e10_0, 0, 32;
    %load/vec4 v0x55b480f58e10_0;
    %store/vec4 v0x55b480f674b0_0, 0, 32;
    %wait E_0x55b480eb1de0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55b480f58d30_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x55b480f58980_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b480f59190_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b480f58fd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b480f590b0_0, 0, 5;
    %load/vec4 v0x55b480f58a60_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55b480f58ef0_0, 0, 5;
    %load/vec4 v0x55b480f58d30_0;
    %load/vec4 v0x55b480f58fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b480f590b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b480f58ef0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b480f59190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b480f58980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b480f58e10_0, 0, 32;
    %load/vec4 v0x55b480f58e10_0;
    %store/vec4 v0x55b480f674b0_0, 0, 32;
    %wait E_0x55b480eb1de0;
    %delay 2, 0;
    %load/vec4 v0x55b480f58a60_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b480f58a60_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55b480f58a60_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55b480f59270_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55b480f58d30_0, 0, 6;
    %load/vec4 v0x55b480f58a60_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55b480f58fd0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55b480f590b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b480f58b20_0, 0, 16;
    %load/vec4 v0x55b480f58d30_0;
    %load/vec4 v0x55b480f58fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b480f590b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b480f58b20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b480f58c00_0, 0, 32;
    %load/vec4 v0x55b480f58c00_0;
    %store/vec4 v0x55b480f674b0_0, 0, 32;
    %wait E_0x55b480eb1de0;
    %delay 2, 0;
    %load/vec4 v0x55b480f59270_0;
    %load/vec4 v0x55b480f58a60_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55b480f59270_0, 0, 32;
    %load/vec4 v0x55b480f59270_0;
    %store/vec4 v0x55b480f58880_0, 0, 32;
    %load/vec4 v0x55b480f67550_0;
    %load/vec4 v0x55b480f58880_0;
    %cmp/e;
    %jmp/0xz  T_10.8, 4;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 5 126 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55b480f58880_0, v0x55b480f67550_0 {0 0 0};
T_10.9 ;
    %load/vec4 v0x55b480f58a60_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b480f58a60_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55b480f251d0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/mtlo_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
