
uart_bare.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035d0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08003760  08003760  00013760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003824  08003824  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003824  08003824  00013824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800382c  0800382c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800382c  0800382c  0001382c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003830  08003830  00013830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003834  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000080  20000070  080038a4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  080038a4  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a7d8  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a79  00000000  00000000  0002a878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000788  00000000  00000000  0002c2f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006f0  00000000  00000000  0002ca80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020b4d  00000000  00000000  0002d170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000091f9  00000000  00000000  0004dcbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c4075  00000000  00000000  00056eb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011af2b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002548  00000000  00000000  0011af80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003748 	.word	0x08003748

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003748 	.word	0x08003748

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000570:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000574:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000578:	f003 0301 	and.w	r3, r3, #1
 800057c:	2b00      	cmp	r3, #0
 800057e:	d013      	beq.n	80005a8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000580:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000584:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000588:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800058c:	2b00      	cmp	r3, #0
 800058e:	d00b      	beq.n	80005a8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000590:	e000      	b.n	8000594 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000592:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000594:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	2b00      	cmp	r3, #0
 800059c:	d0f9      	beq.n	8000592 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800059e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005a2:	687a      	ldr	r2, [r7, #4]
 80005a4:	b2d2      	uxtb	r2, r2
 80005a6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005a8:	687b      	ldr	r3, [r7, #4]
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	370c      	adds	r7, #12
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
	...

080005b8 <USART_Send_Char>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART3_UART_Init(void);
/* USER CODE BEGIN PFP */

void USART_Send_Char(char x){
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4603      	mov	r3, r0
 80005c0:	71fb      	strb	r3, [r7, #7]
	USART3->DR = x;
 80005c2:	4a08      	ldr	r2, [pc, #32]	; (80005e4 <USART_Send_Char+0x2c>)
 80005c4:	79fb      	ldrb	r3, [r7, #7]
 80005c6:	6053      	str	r3, [r2, #4]
	while(!(USART3->SR &(1<<6))){
 80005c8:	bf00      	nop
 80005ca:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <USART_Send_Char+0x2c>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d0f9      	beq.n	80005ca <USART_Send_Char+0x12>
	}
}
 80005d6:	bf00      	nop
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr
 80005e4:	40004800 	.word	0x40004800

080005e8 <USART_Send_Str>:

void USART_Send_Str(char *x){
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
	int i = 0;
 80005f0:	2300      	movs	r3, #0
 80005f2:	60fb      	str	r3, [r7, #12]
	while(x[i]!='\0'){
 80005f4:	e009      	b.n	800060a <USART_Send_Str+0x22>
		USART_Send_Char(x[i]);
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	687a      	ldr	r2, [r7, #4]
 80005fa:	4413      	add	r3, r2
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff ffda 	bl	80005b8 <USART_Send_Char>
		i+=1;
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	3301      	adds	r3, #1
 8000608:	60fb      	str	r3, [r7, #12]
	while(x[i]!='\0'){
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	687a      	ldr	r2, [r7, #4]
 800060e:	4413      	add	r3, r2
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d1ef      	bne.n	80005f6 <USART_Send_Str+0xe>
	}
}
 8000616:	bf00      	nop
 8000618:	bf00      	nop
 800061a:	3710      	adds	r7, #16
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <_write>:

int _write(int file, char *ptr, int len)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b086      	sub	sp, #24
 8000624:	af00      	add	r7, sp, #0
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800062c:	2300      	movs	r3, #0
 800062e:	617b      	str	r3, [r7, #20]
 8000630:	e009      	b.n	8000646 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	1c5a      	adds	r2, r3, #1
 8000636:	60ba      	str	r2, [r7, #8]
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	4618      	mov	r0, r3
 800063c:	f7ff ff94 	bl	8000568 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000640:	697b      	ldr	r3, [r7, #20]
 8000642:	3301      	adds	r3, #1
 8000644:	617b      	str	r3, [r7, #20]
 8000646:	697a      	ldr	r2, [r7, #20]
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	429a      	cmp	r2, r3
 800064c:	dbf1      	blt.n	8000632 <_write+0x12>
	}
	return len;
 800064e:	687b      	ldr	r3, [r7, #4]
}
 8000650:	4618      	mov	r0, r3
 8000652:	3718      	adds	r7, #24
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}

08000658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	RCC->AHB1ENR  = (1 << 2) ;
 800065c:	4b14      	ldr	r3, [pc, #80]	; (80006b0 <main+0x58>)
 800065e:	2204      	movs	r2, #4
 8000660:	631a      	str	r2, [r3, #48]	; 0x30
	RCC->APB1ENR  = (1 << 18);
 8000662:	4b13      	ldr	r3, [pc, #76]	; (80006b0 <main+0x58>)
 8000664:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000668:	641a      	str	r2, [r3, #64]	; 0x40
	GPIOC->MODER  = (2 << 20) | (2 << 22) ;
 800066a:	4b12      	ldr	r3, [pc, #72]	; (80006b4 <main+0x5c>)
 800066c:	f44f 0220 	mov.w	r2, #10485760	; 0xa00000
 8000670:	601a      	str	r2, [r3, #0]
	GPIOC->AFR[1] = (7 << 8)  | (7 << 12) ;
 8000672:	4b10      	ldr	r3, [pc, #64]	; (80006b4 <main+0x5c>)
 8000674:	f44f 42ee 	mov.w	r2, #30464	; 0x7700
 8000678:	625a      	str	r2, [r3, #36]	; 0x24
	USART3->CR1   = (1 << 13) | (1 << 3) | (1 << 2);
 800067a:	4b0f      	ldr	r3, [pc, #60]	; (80006b8 <main+0x60>)
 800067c:	f242 020c 	movw	r2, #8204	; 0x200c
 8000680:	60da      	str	r2, [r3, #12]
	USART3->BRR   = (7 << 0)  | (24 << 4) ;
 8000682:	4b0d      	ldr	r3, [pc, #52]	; (80006b8 <main+0x60>)
 8000684:	f240 1287 	movw	r2, #391	; 0x187
 8000688:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800068a:	f000 fa4f 	bl	8000b2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800068e:	f000 f819 	bl	80006c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000692:	f000 f89f 	bl	80007d4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000696:	f000 f873 	bl	8000780 <MX_USART3_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("ADITYA");
 800069a:	4808      	ldr	r0, [pc, #32]	; (80006bc <main+0x64>)
 800069c:	f002 f8fe 	bl	800289c <iprintf>
	  USART_Send_Str("ADITYA\n\r");
 80006a0:	4807      	ldr	r0, [pc, #28]	; (80006c0 <main+0x68>)
 80006a2:	f7ff ffa1 	bl	80005e8 <USART_Send_Str>
	  HAL_Delay(100);
 80006a6:	2064      	movs	r0, #100	; 0x64
 80006a8:	f000 fab2 	bl	8000c10 <HAL_Delay>
  {
 80006ac:	e7f5      	b.n	800069a <main+0x42>
 80006ae:	bf00      	nop
 80006b0:	40023800 	.word	0x40023800
 80006b4:	40020800 	.word	0x40020800
 80006b8:	40004800 	.word	0x40004800
 80006bc:	08003760 	.word	0x08003760
 80006c0:	08003768 	.word	0x08003768

080006c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b094      	sub	sp, #80	; 0x50
 80006c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ca:	f107 0320 	add.w	r3, r7, #32
 80006ce:	2230      	movs	r2, #48	; 0x30
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f002 f8da 	bl	800288c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d8:	f107 030c 	add.w	r3, r7, #12
 80006dc:	2200      	movs	r2, #0
 80006de:	601a      	str	r2, [r3, #0]
 80006e0:	605a      	str	r2, [r3, #4]
 80006e2:	609a      	str	r2, [r3, #8]
 80006e4:	60da      	str	r2, [r3, #12]
 80006e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e8:	2300      	movs	r3, #0
 80006ea:	60bb      	str	r3, [r7, #8]
 80006ec:	4b22      	ldr	r3, [pc, #136]	; (8000778 <SystemClock_Config+0xb4>)
 80006ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f0:	4a21      	ldr	r2, [pc, #132]	; (8000778 <SystemClock_Config+0xb4>)
 80006f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006f6:	6413      	str	r3, [r2, #64]	; 0x40
 80006f8:	4b1f      	ldr	r3, [pc, #124]	; (8000778 <SystemClock_Config+0xb4>)
 80006fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000700:	60bb      	str	r3, [r7, #8]
 8000702:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000704:	2300      	movs	r3, #0
 8000706:	607b      	str	r3, [r7, #4]
 8000708:	4b1c      	ldr	r3, [pc, #112]	; (800077c <SystemClock_Config+0xb8>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a1b      	ldr	r2, [pc, #108]	; (800077c <SystemClock_Config+0xb8>)
 800070e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000712:	6013      	str	r3, [r2, #0]
 8000714:	4b19      	ldr	r3, [pc, #100]	; (800077c <SystemClock_Config+0xb8>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800071c:	607b      	str	r3, [r7, #4]
 800071e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000720:	2302      	movs	r3, #2
 8000722:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000724:	2301      	movs	r3, #1
 8000726:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000728:	2310      	movs	r3, #16
 800072a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800072c:	2300      	movs	r3, #0
 800072e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000730:	f107 0320 	add.w	r3, r7, #32
 8000734:	4618      	mov	r0, r3
 8000736:	f000 fdcf 	bl	80012d8 <HAL_RCC_OscConfig>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000740:	f000 f87e 	bl	8000840 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000744:	230f      	movs	r3, #15
 8000746:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000748:	2300      	movs	r3, #0
 800074a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000750:	2300      	movs	r3, #0
 8000752:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000754:	2300      	movs	r3, #0
 8000756:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000758:	f107 030c 	add.w	r3, r7, #12
 800075c:	2100      	movs	r1, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f001 f832 	bl	80017c8 <HAL_RCC_ClockConfig>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800076a:	f000 f869 	bl	8000840 <Error_Handler>
  }
}
 800076e:	bf00      	nop
 8000770:	3750      	adds	r7, #80	; 0x50
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	40023800 	.word	0x40023800
 800077c:	40007000 	.word	0x40007000

08000780 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000784:	4b11      	ldr	r3, [pc, #68]	; (80007cc <MX_USART3_UART_Init+0x4c>)
 8000786:	4a12      	ldr	r2, [pc, #72]	; (80007d0 <MX_USART3_UART_Init+0x50>)
 8000788:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800078a:	4b10      	ldr	r3, [pc, #64]	; (80007cc <MX_USART3_UART_Init+0x4c>)
 800078c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000790:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000792:	4b0e      	ldr	r3, [pc, #56]	; (80007cc <MX_USART3_UART_Init+0x4c>)
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000798:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <MX_USART3_UART_Init+0x4c>)
 800079a:	2200      	movs	r2, #0
 800079c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800079e:	4b0b      	ldr	r3, [pc, #44]	; (80007cc <MX_USART3_UART_Init+0x4c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007a4:	4b09      	ldr	r3, [pc, #36]	; (80007cc <MX_USART3_UART_Init+0x4c>)
 80007a6:	220c      	movs	r2, #12
 80007a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007aa:	4b08      	ldr	r3, [pc, #32]	; (80007cc <MX_USART3_UART_Init+0x4c>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b0:	4b06      	ldr	r3, [pc, #24]	; (80007cc <MX_USART3_UART_Init+0x4c>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007b6:	4805      	ldr	r0, [pc, #20]	; (80007cc <MX_USART3_UART_Init+0x4c>)
 80007b8:	f001 f9d6 	bl	8001b68 <HAL_UART_Init>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80007c2:	f000 f83d 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	20000098 	.word	0x20000098
 80007d0:	40004800 	.word	0x40004800

080007d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b085      	sub	sp, #20
 80007d8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	60fb      	str	r3, [r7, #12]
 80007de:	4b17      	ldr	r3, [pc, #92]	; (800083c <MX_GPIO_Init+0x68>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	4a16      	ldr	r2, [pc, #88]	; (800083c <MX_GPIO_Init+0x68>)
 80007e4:	f043 0301 	orr.w	r3, r3, #1
 80007e8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ea:	4b14      	ldr	r3, [pc, #80]	; (800083c <MX_GPIO_Init+0x68>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	f003 0301 	and.w	r3, r3, #1
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	60bb      	str	r3, [r7, #8]
 80007fa:	4b10      	ldr	r3, [pc, #64]	; (800083c <MX_GPIO_Init+0x68>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	4a0f      	ldr	r2, [pc, #60]	; (800083c <MX_GPIO_Init+0x68>)
 8000800:	f043 0304 	orr.w	r3, r3, #4
 8000804:	6313      	str	r3, [r2, #48]	; 0x30
 8000806:	4b0d      	ldr	r3, [pc, #52]	; (800083c <MX_GPIO_Init+0x68>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	f003 0304 	and.w	r3, r3, #4
 800080e:	60bb      	str	r3, [r7, #8]
 8000810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	4b09      	ldr	r3, [pc, #36]	; (800083c <MX_GPIO_Init+0x68>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	4a08      	ldr	r2, [pc, #32]	; (800083c <MX_GPIO_Init+0x68>)
 800081c:	f043 0302 	orr.w	r3, r3, #2
 8000820:	6313      	str	r3, [r2, #48]	; 0x30
 8000822:	4b06      	ldr	r3, [pc, #24]	; (800083c <MX_GPIO_Init+0x68>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	607b      	str	r3, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]

}
 800082e:	bf00      	nop
 8000830:	3714      	adds	r7, #20
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	40023800 	.word	0x40023800

08000840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000844:	b672      	cpsid	i
}
 8000846:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000848:	e7fe      	b.n	8000848 <Error_Handler+0x8>
	...

0800084c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	4b10      	ldr	r3, [pc, #64]	; (8000898 <HAL_MspInit+0x4c>)
 8000858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800085a:	4a0f      	ldr	r2, [pc, #60]	; (8000898 <HAL_MspInit+0x4c>)
 800085c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000860:	6453      	str	r3, [r2, #68]	; 0x44
 8000862:	4b0d      	ldr	r3, [pc, #52]	; (8000898 <HAL_MspInit+0x4c>)
 8000864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	603b      	str	r3, [r7, #0]
 8000872:	4b09      	ldr	r3, [pc, #36]	; (8000898 <HAL_MspInit+0x4c>)
 8000874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000876:	4a08      	ldr	r2, [pc, #32]	; (8000898 <HAL_MspInit+0x4c>)
 8000878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800087c:	6413      	str	r3, [r2, #64]	; 0x40
 800087e:	4b06      	ldr	r3, [pc, #24]	; (8000898 <HAL_MspInit+0x4c>)
 8000880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000886:	603b      	str	r3, [r7, #0]
 8000888:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800088a:	bf00      	nop
 800088c:	370c      	adds	r7, #12
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	40023800 	.word	0x40023800

0800089c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b08a      	sub	sp, #40	; 0x28
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a4:	f107 0314 	add.w	r3, r7, #20
 80008a8:	2200      	movs	r2, #0
 80008aa:	601a      	str	r2, [r3, #0]
 80008ac:	605a      	str	r2, [r3, #4]
 80008ae:	609a      	str	r2, [r3, #8]
 80008b0:	60da      	str	r2, [r3, #12]
 80008b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a1d      	ldr	r2, [pc, #116]	; (8000930 <HAL_UART_MspInit+0x94>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d134      	bne.n	8000928 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	613b      	str	r3, [r7, #16]
 80008c2:	4b1c      	ldr	r3, [pc, #112]	; (8000934 <HAL_UART_MspInit+0x98>)
 80008c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c6:	4a1b      	ldr	r2, [pc, #108]	; (8000934 <HAL_UART_MspInit+0x98>)
 80008c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008cc:	6413      	str	r3, [r2, #64]	; 0x40
 80008ce:	4b19      	ldr	r3, [pc, #100]	; (8000934 <HAL_UART_MspInit+0x98>)
 80008d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80008d6:	613b      	str	r3, [r7, #16]
 80008d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	60fb      	str	r3, [r7, #12]
 80008de:	4b15      	ldr	r3, [pc, #84]	; (8000934 <HAL_UART_MspInit+0x98>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	4a14      	ldr	r2, [pc, #80]	; (8000934 <HAL_UART_MspInit+0x98>)
 80008e4:	f043 0304 	orr.w	r3, r3, #4
 80008e8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ea:	4b12      	ldr	r3, [pc, #72]	; (8000934 <HAL_UART_MspInit+0x98>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	f003 0304 	and.w	r3, r3, #4
 80008f2:	60fb      	str	r3, [r7, #12]
 80008f4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80008f6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80008fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008fc:	2302      	movs	r3, #2
 80008fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000904:	2303      	movs	r3, #3
 8000906:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000908:	2307      	movs	r3, #7
 800090a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800090c:	f107 0314 	add.w	r3, r7, #20
 8000910:	4619      	mov	r1, r3
 8000912:	4809      	ldr	r0, [pc, #36]	; (8000938 <HAL_UART_MspInit+0x9c>)
 8000914:	f000 fb44 	bl	8000fa0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000918:	2200      	movs	r2, #0
 800091a:	2100      	movs	r1, #0
 800091c:	2027      	movs	r0, #39	; 0x27
 800091e:	f000 fa76 	bl	8000e0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000922:	2027      	movs	r0, #39	; 0x27
 8000924:	f000 fa8f 	bl	8000e46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000928:	bf00      	nop
 800092a:	3728      	adds	r7, #40	; 0x28
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	40004800 	.word	0x40004800
 8000934:	40023800 	.word	0x40023800
 8000938:	40020800 	.word	0x40020800

0800093c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000940:	e7fe      	b.n	8000940 <NMI_Handler+0x4>

08000942 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000942:	b480      	push	{r7}
 8000944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000946:	e7fe      	b.n	8000946 <HardFault_Handler+0x4>

08000948 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800094c:	e7fe      	b.n	800094c <MemManage_Handler+0x4>

0800094e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800094e:	b480      	push	{r7}
 8000950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000952:	e7fe      	b.n	8000952 <BusFault_Handler+0x4>

08000954 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000958:	e7fe      	b.n	8000958 <UsageFault_Handler+0x4>

0800095a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800095a:	b480      	push	{r7}
 800095c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800095e:	bf00      	nop
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr

08000968 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800096c:	bf00      	nop
 800096e:	46bd      	mov	sp, r7
 8000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000974:	4770      	bx	lr

08000976 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000976:	b480      	push	{r7}
 8000978:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800097a:	bf00      	nop
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr

08000984 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000988:	f000 f922 	bl	8000bd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800098c:	bf00      	nop
 800098e:	bd80      	pop	{r7, pc}

08000990 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000994:	4802      	ldr	r0, [pc, #8]	; (80009a0 <USART3_IRQHandler+0x10>)
 8000996:	f001 f935 	bl	8001c04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800099a:	bf00      	nop
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	20000098 	.word	0x20000098

080009a4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	60f8      	str	r0, [r7, #12]
 80009ac:	60b9      	str	r1, [r7, #8]
 80009ae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]
 80009b4:	e00a      	b.n	80009cc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009b6:	f3af 8000 	nop.w
 80009ba:	4601      	mov	r1, r0
 80009bc:	68bb      	ldr	r3, [r7, #8]
 80009be:	1c5a      	adds	r2, r3, #1
 80009c0:	60ba      	str	r2, [r7, #8]
 80009c2:	b2ca      	uxtb	r2, r1
 80009c4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	3301      	adds	r3, #1
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	697a      	ldr	r2, [r7, #20]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	dbf0      	blt.n	80009b6 <_read+0x12>
	}

return len;
 80009d4:	687b      	ldr	r3, [r7, #4]
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	3718      	adds	r7, #24
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}

080009de <_close>:
	}
	return len;
}

int _close(int file)
{
 80009de:	b480      	push	{r7}
 80009e0:	b083      	sub	sp, #12
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	6078      	str	r0, [r7, #4]
	return -1;
 80009e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr

080009f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009f6:	b480      	push	{r7}
 80009f8:	b083      	sub	sp, #12
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
 80009fe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a06:	605a      	str	r2, [r3, #4]
	return 0;
 8000a08:	2300      	movs	r3, #0
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	370c      	adds	r7, #12
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr

08000a16 <_isatty>:

int _isatty(int file)
{
 8000a16:	b480      	push	{r7}
 8000a18:	b083      	sub	sp, #12
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	6078      	str	r0, [r7, #4]
	return 1;
 8000a1e:	2301      	movs	r3, #1
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	370c      	adds	r7, #12
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr

08000a2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60f8      	str	r0, [r7, #12]
 8000a34:	60b9      	str	r1, [r7, #8]
 8000a36:	607a      	str	r2, [r7, #4]
	return 0;
 8000a38:	2300      	movs	r3, #0
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3714      	adds	r7, #20
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
	...

08000a48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b086      	sub	sp, #24
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a50:	4a14      	ldr	r2, [pc, #80]	; (8000aa4 <_sbrk+0x5c>)
 8000a52:	4b15      	ldr	r3, [pc, #84]	; (8000aa8 <_sbrk+0x60>)
 8000a54:	1ad3      	subs	r3, r2, r3
 8000a56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a5c:	4b13      	ldr	r3, [pc, #76]	; (8000aac <_sbrk+0x64>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d102      	bne.n	8000a6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a64:	4b11      	ldr	r3, [pc, #68]	; (8000aac <_sbrk+0x64>)
 8000a66:	4a12      	ldr	r2, [pc, #72]	; (8000ab0 <_sbrk+0x68>)
 8000a68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a6a:	4b10      	ldr	r3, [pc, #64]	; (8000aac <_sbrk+0x64>)
 8000a6c:	681a      	ldr	r2, [r3, #0]
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	4413      	add	r3, r2
 8000a72:	693a      	ldr	r2, [r7, #16]
 8000a74:	429a      	cmp	r2, r3
 8000a76:	d207      	bcs.n	8000a88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a78:	f001 fede 	bl	8002838 <__errno>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	220c      	movs	r2, #12
 8000a80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a82:	f04f 33ff 	mov.w	r3, #4294967295
 8000a86:	e009      	b.n	8000a9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a88:	4b08      	ldr	r3, [pc, #32]	; (8000aac <_sbrk+0x64>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a8e:	4b07      	ldr	r3, [pc, #28]	; (8000aac <_sbrk+0x64>)
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4413      	add	r3, r2
 8000a96:	4a05      	ldr	r2, [pc, #20]	; (8000aac <_sbrk+0x64>)
 8000a98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a9a:	68fb      	ldr	r3, [r7, #12]
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3718      	adds	r7, #24
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	20020000 	.word	0x20020000
 8000aa8:	00000400 	.word	0x00000400
 8000aac:	2000008c 	.word	0x2000008c
 8000ab0:	200000f0 	.word	0x200000f0

08000ab4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ab8:	4b06      	ldr	r3, [pc, #24]	; (8000ad4 <SystemInit+0x20>)
 8000aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000abe:	4a05      	ldr	r2, [pc, #20]	; (8000ad4 <SystemInit+0x20>)
 8000ac0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ac4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	e000ed00 	.word	0xe000ed00

08000ad8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ad8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b10 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000adc:	480d      	ldr	r0, [pc, #52]	; (8000b14 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000ade:	490e      	ldr	r1, [pc, #56]	; (8000b18 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ae0:	4a0e      	ldr	r2, [pc, #56]	; (8000b1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ae2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ae4:	e002      	b.n	8000aec <LoopCopyDataInit>

08000ae6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ae6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ae8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aea:	3304      	adds	r3, #4

08000aec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000af0:	d3f9      	bcc.n	8000ae6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000af2:	4a0b      	ldr	r2, [pc, #44]	; (8000b20 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000af4:	4c0b      	ldr	r4, [pc, #44]	; (8000b24 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000af6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000af8:	e001      	b.n	8000afe <LoopFillZerobss>

08000afa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000afa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000afc:	3204      	adds	r2, #4

08000afe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000afe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b00:	d3fb      	bcc.n	8000afa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b02:	f7ff ffd7 	bl	8000ab4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b06:	f001 fe9d 	bl	8002844 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b0a:	f7ff fda5 	bl	8000658 <main>
  bx  lr    
 8000b0e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b18:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b1c:	08003834 	.word	0x08003834
  ldr r2, =_sbss
 8000b20:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b24:	200000f0 	.word	0x200000f0

08000b28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b28:	e7fe      	b.n	8000b28 <ADC_IRQHandler>
	...

08000b2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b30:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <HAL_Init+0x40>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a0d      	ldr	r2, [pc, #52]	; (8000b6c <HAL_Init+0x40>)
 8000b36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b3c:	4b0b      	ldr	r3, [pc, #44]	; (8000b6c <HAL_Init+0x40>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a0a      	ldr	r2, [pc, #40]	; (8000b6c <HAL_Init+0x40>)
 8000b42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b48:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <HAL_Init+0x40>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a07      	ldr	r2, [pc, #28]	; (8000b6c <HAL_Init+0x40>)
 8000b4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b54:	2003      	movs	r0, #3
 8000b56:	f000 f94f 	bl	8000df8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b5a:	2000      	movs	r0, #0
 8000b5c:	f000 f808 	bl	8000b70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b60:	f7ff fe74 	bl	800084c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b64:	2300      	movs	r3, #0
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	40023c00 	.word	0x40023c00

08000b70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b78:	4b12      	ldr	r3, [pc, #72]	; (8000bc4 <HAL_InitTick+0x54>)
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	4b12      	ldr	r3, [pc, #72]	; (8000bc8 <HAL_InitTick+0x58>)
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	4619      	mov	r1, r3
 8000b82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b86:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f000 f967 	bl	8000e62 <HAL_SYSTICK_Config>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	e00e      	b.n	8000bbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	2b0f      	cmp	r3, #15
 8000ba2:	d80a      	bhi.n	8000bba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	6879      	ldr	r1, [r7, #4]
 8000ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bac:	f000 f92f 	bl	8000e0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bb0:	4a06      	ldr	r2, [pc, #24]	; (8000bcc <HAL_InitTick+0x5c>)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	e000      	b.n	8000bbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bba:	2301      	movs	r3, #1
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20000000 	.word	0x20000000
 8000bc8:	20000008 	.word	0x20000008
 8000bcc:	20000004 	.word	0x20000004

08000bd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bd4:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <HAL_IncTick+0x20>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	461a      	mov	r2, r3
 8000bda:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <HAL_IncTick+0x24>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4413      	add	r3, r2
 8000be0:	4a04      	ldr	r2, [pc, #16]	; (8000bf4 <HAL_IncTick+0x24>)
 8000be2:	6013      	str	r3, [r2, #0]
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	20000008 	.word	0x20000008
 8000bf4:	200000dc 	.word	0x200000dc

08000bf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  return uwTick;
 8000bfc:	4b03      	ldr	r3, [pc, #12]	; (8000c0c <HAL_GetTick+0x14>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	200000dc 	.word	0x200000dc

08000c10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c18:	f7ff ffee 	bl	8000bf8 <HAL_GetTick>
 8000c1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c28:	d005      	beq.n	8000c36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c2a:	4b0a      	ldr	r3, [pc, #40]	; (8000c54 <HAL_Delay+0x44>)
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	461a      	mov	r2, r3
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	4413      	add	r3, r2
 8000c34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c36:	bf00      	nop
 8000c38:	f7ff ffde 	bl	8000bf8 <HAL_GetTick>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	68bb      	ldr	r3, [r7, #8]
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	68fa      	ldr	r2, [r7, #12]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d8f7      	bhi.n	8000c38 <HAL_Delay+0x28>
  {
  }
}
 8000c48:	bf00      	nop
 8000c4a:	bf00      	nop
 8000c4c:	3710      	adds	r7, #16
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	20000008 	.word	0x20000008

08000c58 <__NVIC_SetPriorityGrouping>:
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b085      	sub	sp, #20
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	f003 0307 	and.w	r3, r3, #7
 8000c66:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c68:	4b0c      	ldr	r3, [pc, #48]	; (8000c9c <__NVIC_SetPriorityGrouping+0x44>)
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c6e:	68ba      	ldr	r2, [r7, #8]
 8000c70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c74:	4013      	ands	r3, r2
 8000c76:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c8a:	4a04      	ldr	r2, [pc, #16]	; (8000c9c <__NVIC_SetPriorityGrouping+0x44>)
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	60d3      	str	r3, [r2, #12]
}
 8000c90:	bf00      	nop
 8000c92:	3714      	adds	r7, #20
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <__NVIC_GetPriorityGrouping>:
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ca4:	4b04      	ldr	r3, [pc, #16]	; (8000cb8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ca6:	68db      	ldr	r3, [r3, #12]
 8000ca8:	0a1b      	lsrs	r3, r3, #8
 8000caa:	f003 0307 	and.w	r3, r3, #7
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr
 8000cb8:	e000ed00 	.word	0xe000ed00

08000cbc <__NVIC_EnableIRQ>:
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	db0b      	blt.n	8000ce6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	f003 021f 	and.w	r2, r3, #31
 8000cd4:	4907      	ldr	r1, [pc, #28]	; (8000cf4 <__NVIC_EnableIRQ+0x38>)
 8000cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cda:	095b      	lsrs	r3, r3, #5
 8000cdc:	2001      	movs	r0, #1
 8000cde:	fa00 f202 	lsl.w	r2, r0, r2
 8000ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000ce6:	bf00      	nop
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	e000e100 	.word	0xe000e100

08000cf8 <__NVIC_SetPriority>:
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	4603      	mov	r3, r0
 8000d00:	6039      	str	r1, [r7, #0]
 8000d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	db0a      	blt.n	8000d22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	b2da      	uxtb	r2, r3
 8000d10:	490c      	ldr	r1, [pc, #48]	; (8000d44 <__NVIC_SetPriority+0x4c>)
 8000d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d16:	0112      	lsls	r2, r2, #4
 8000d18:	b2d2      	uxtb	r2, r2
 8000d1a:	440b      	add	r3, r1
 8000d1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000d20:	e00a      	b.n	8000d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	b2da      	uxtb	r2, r3
 8000d26:	4908      	ldr	r1, [pc, #32]	; (8000d48 <__NVIC_SetPriority+0x50>)
 8000d28:	79fb      	ldrb	r3, [r7, #7]
 8000d2a:	f003 030f 	and.w	r3, r3, #15
 8000d2e:	3b04      	subs	r3, #4
 8000d30:	0112      	lsls	r2, r2, #4
 8000d32:	b2d2      	uxtb	r2, r2
 8000d34:	440b      	add	r3, r1
 8000d36:	761a      	strb	r2, [r3, #24]
}
 8000d38:	bf00      	nop
 8000d3a:	370c      	adds	r7, #12
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr
 8000d44:	e000e100 	.word	0xe000e100
 8000d48:	e000ed00 	.word	0xe000ed00

08000d4c <NVIC_EncodePriority>:
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b089      	sub	sp, #36	; 0x24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60f8      	str	r0, [r7, #12]
 8000d54:	60b9      	str	r1, [r7, #8]
 8000d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	f003 0307 	and.w	r3, r3, #7
 8000d5e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d60:	69fb      	ldr	r3, [r7, #28]
 8000d62:	f1c3 0307 	rsb	r3, r3, #7
 8000d66:	2b04      	cmp	r3, #4
 8000d68:	bf28      	it	cs
 8000d6a:	2304      	movcs	r3, #4
 8000d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	3304      	adds	r3, #4
 8000d72:	2b06      	cmp	r3, #6
 8000d74:	d902      	bls.n	8000d7c <NVIC_EncodePriority+0x30>
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	3b03      	subs	r3, #3
 8000d7a:	e000      	b.n	8000d7e <NVIC_EncodePriority+0x32>
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d80:	f04f 32ff 	mov.w	r2, #4294967295
 8000d84:	69bb      	ldr	r3, [r7, #24]
 8000d86:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8a:	43da      	mvns	r2, r3
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	401a      	ands	r2, r3
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d94:	f04f 31ff 	mov.w	r1, #4294967295
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d9e:	43d9      	mvns	r1, r3
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da4:	4313      	orrs	r3, r2
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3724      	adds	r7, #36	; 0x24
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
	...

08000db4 <SysTick_Config>:
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	3b01      	subs	r3, #1
 8000dc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000dc4:	d301      	bcc.n	8000dca <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e00f      	b.n	8000dea <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dca:	4a0a      	ldr	r2, [pc, #40]	; (8000df4 <SysTick_Config+0x40>)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3b01      	subs	r3, #1
 8000dd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dd2:	210f      	movs	r1, #15
 8000dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000dd8:	f7ff ff8e 	bl	8000cf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ddc:	4b05      	ldr	r3, [pc, #20]	; (8000df4 <SysTick_Config+0x40>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000de2:	4b04      	ldr	r3, [pc, #16]	; (8000df4 <SysTick_Config+0x40>)
 8000de4:	2207      	movs	r2, #7
 8000de6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	e000e010 	.word	0xe000e010

08000df8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f7ff ff29 	bl	8000c58 <__NVIC_SetPriorityGrouping>
}
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}

08000e0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	b086      	sub	sp, #24
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	4603      	mov	r3, r0
 8000e16:	60b9      	str	r1, [r7, #8]
 8000e18:	607a      	str	r2, [r7, #4]
 8000e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e20:	f7ff ff3e 	bl	8000ca0 <__NVIC_GetPriorityGrouping>
 8000e24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e26:	687a      	ldr	r2, [r7, #4]
 8000e28:	68b9      	ldr	r1, [r7, #8]
 8000e2a:	6978      	ldr	r0, [r7, #20]
 8000e2c:	f7ff ff8e 	bl	8000d4c <NVIC_EncodePriority>
 8000e30:	4602      	mov	r2, r0
 8000e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e36:	4611      	mov	r1, r2
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff ff5d 	bl	8000cf8 <__NVIC_SetPriority>
}
 8000e3e:	bf00      	nop
 8000e40:	3718      	adds	r7, #24
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b082      	sub	sp, #8
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff ff31 	bl	8000cbc <__NVIC_EnableIRQ>
}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}

08000e62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b082      	sub	sp, #8
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f7ff ffa2 	bl	8000db4 <SysTick_Config>
 8000e70:	4603      	mov	r3, r0
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b084      	sub	sp, #16
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e86:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000e88:	f7ff feb6 	bl	8000bf8 <HAL_GetTick>
 8000e8c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	2b02      	cmp	r3, #2
 8000e98:	d008      	beq.n	8000eac <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	2280      	movs	r2, #128	; 0x80
 8000e9e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	e052      	b.n	8000f52 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f022 0216 	bic.w	r2, r2, #22
 8000eba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	695a      	ldr	r2, [r3, #20]
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000eca:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d103      	bne.n	8000edc <HAL_DMA_Abort+0x62>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d007      	beq.n	8000eec <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f022 0208 	bic.w	r2, r2, #8
 8000eea:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f022 0201 	bic.w	r2, r2, #1
 8000efa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000efc:	e013      	b.n	8000f26 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000efe:	f7ff fe7b 	bl	8000bf8 <HAL_GetTick>
 8000f02:	4602      	mov	r2, r0
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	2b05      	cmp	r3, #5
 8000f0a:	d90c      	bls.n	8000f26 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2220      	movs	r2, #32
 8000f10:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2203      	movs	r2, #3
 8000f16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8000f22:	2303      	movs	r3, #3
 8000f24:	e015      	b.n	8000f52 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f003 0301 	and.w	r3, r3, #1
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d1e4      	bne.n	8000efe <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f38:	223f      	movs	r2, #63	; 0x3f
 8000f3a:	409a      	lsls	r2, r3
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2201      	movs	r2, #1
 8000f44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3710      	adds	r7, #16
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	b083      	sub	sp, #12
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d004      	beq.n	8000f78 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2280      	movs	r2, #128	; 0x80
 8000f72:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000f74:	2301      	movs	r3, #1
 8000f76:	e00c      	b.n	8000f92 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2205      	movs	r2, #5
 8000f7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f022 0201 	bic.w	r2, r2, #1
 8000f8e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000f90:	2300      	movs	r3, #0
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
	...

08000fa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b089      	sub	sp, #36	; 0x24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000faa:	2300      	movs	r3, #0
 8000fac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61fb      	str	r3, [r7, #28]
 8000fba:	e16b      	b.n	8001294 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	697a      	ldr	r2, [r7, #20]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fd0:	693a      	ldr	r2, [r7, #16]
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	f040 815a 	bne.w	800128e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	f003 0303 	and.w	r3, r3, #3
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d005      	beq.n	8000ff2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fee:	2b02      	cmp	r3, #2
 8000ff0:	d130      	bne.n	8001054 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	2203      	movs	r2, #3
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	43db      	mvns	r3, r3
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	4013      	ands	r3, r2
 8001008:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	68da      	ldr	r2, [r3, #12]
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	4313      	orrs	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001028:	2201      	movs	r2, #1
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	fa02 f303 	lsl.w	r3, r2, r3
 8001030:	43db      	mvns	r3, r3
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	4013      	ands	r3, r2
 8001036:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	091b      	lsrs	r3, r3, #4
 800103e:	f003 0201 	and.w	r2, r3, #1
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	4313      	orrs	r3, r2
 800104c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f003 0303 	and.w	r3, r3, #3
 800105c:	2b03      	cmp	r3, #3
 800105e:	d017      	beq.n	8001090 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	2203      	movs	r2, #3
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	43db      	mvns	r3, r3
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	4013      	ands	r3, r2
 8001076:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	689a      	ldr	r2, [r3, #8]
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	4313      	orrs	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f003 0303 	and.w	r3, r3, #3
 8001098:	2b02      	cmp	r3, #2
 800109a:	d123      	bne.n	80010e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	08da      	lsrs	r2, r3, #3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	3208      	adds	r2, #8
 80010a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	f003 0307 	and.w	r3, r3, #7
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	220f      	movs	r2, #15
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	43db      	mvns	r3, r3
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	4013      	ands	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	691a      	ldr	r2, [r3, #16]
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	f003 0307 	and.w	r3, r3, #7
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	69ba      	ldr	r2, [r7, #24]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	08da      	lsrs	r2, r3, #3
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	3208      	adds	r2, #8
 80010de:	69b9      	ldr	r1, [r7, #24]
 80010e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	2203      	movs	r2, #3
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	43db      	mvns	r3, r3
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	4013      	ands	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	f003 0203 	and.w	r2, r3, #3
 8001104:	69fb      	ldr	r3, [r7, #28]
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4313      	orrs	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001120:	2b00      	cmp	r3, #0
 8001122:	f000 80b4 	beq.w	800128e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	4b60      	ldr	r3, [pc, #384]	; (80012ac <HAL_GPIO_Init+0x30c>)
 800112c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800112e:	4a5f      	ldr	r2, [pc, #380]	; (80012ac <HAL_GPIO_Init+0x30c>)
 8001130:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001134:	6453      	str	r3, [r2, #68]	; 0x44
 8001136:	4b5d      	ldr	r3, [pc, #372]	; (80012ac <HAL_GPIO_Init+0x30c>)
 8001138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800113a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001142:	4a5b      	ldr	r2, [pc, #364]	; (80012b0 <HAL_GPIO_Init+0x310>)
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	089b      	lsrs	r3, r3, #2
 8001148:	3302      	adds	r3, #2
 800114a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800114e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	f003 0303 	and.w	r3, r3, #3
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	220f      	movs	r2, #15
 800115a:	fa02 f303 	lsl.w	r3, r2, r3
 800115e:	43db      	mvns	r3, r3
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	4013      	ands	r3, r2
 8001164:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a52      	ldr	r2, [pc, #328]	; (80012b4 <HAL_GPIO_Init+0x314>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d02b      	beq.n	80011c6 <HAL_GPIO_Init+0x226>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4a51      	ldr	r2, [pc, #324]	; (80012b8 <HAL_GPIO_Init+0x318>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d025      	beq.n	80011c2 <HAL_GPIO_Init+0x222>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4a50      	ldr	r2, [pc, #320]	; (80012bc <HAL_GPIO_Init+0x31c>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d01f      	beq.n	80011be <HAL_GPIO_Init+0x21e>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4a4f      	ldr	r2, [pc, #316]	; (80012c0 <HAL_GPIO_Init+0x320>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d019      	beq.n	80011ba <HAL_GPIO_Init+0x21a>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4a4e      	ldr	r2, [pc, #312]	; (80012c4 <HAL_GPIO_Init+0x324>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d013      	beq.n	80011b6 <HAL_GPIO_Init+0x216>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a4d      	ldr	r2, [pc, #308]	; (80012c8 <HAL_GPIO_Init+0x328>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d00d      	beq.n	80011b2 <HAL_GPIO_Init+0x212>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a4c      	ldr	r2, [pc, #304]	; (80012cc <HAL_GPIO_Init+0x32c>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d007      	beq.n	80011ae <HAL_GPIO_Init+0x20e>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4a4b      	ldr	r2, [pc, #300]	; (80012d0 <HAL_GPIO_Init+0x330>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d101      	bne.n	80011aa <HAL_GPIO_Init+0x20a>
 80011a6:	2307      	movs	r3, #7
 80011a8:	e00e      	b.n	80011c8 <HAL_GPIO_Init+0x228>
 80011aa:	2308      	movs	r3, #8
 80011ac:	e00c      	b.n	80011c8 <HAL_GPIO_Init+0x228>
 80011ae:	2306      	movs	r3, #6
 80011b0:	e00a      	b.n	80011c8 <HAL_GPIO_Init+0x228>
 80011b2:	2305      	movs	r3, #5
 80011b4:	e008      	b.n	80011c8 <HAL_GPIO_Init+0x228>
 80011b6:	2304      	movs	r3, #4
 80011b8:	e006      	b.n	80011c8 <HAL_GPIO_Init+0x228>
 80011ba:	2303      	movs	r3, #3
 80011bc:	e004      	b.n	80011c8 <HAL_GPIO_Init+0x228>
 80011be:	2302      	movs	r3, #2
 80011c0:	e002      	b.n	80011c8 <HAL_GPIO_Init+0x228>
 80011c2:	2301      	movs	r3, #1
 80011c4:	e000      	b.n	80011c8 <HAL_GPIO_Init+0x228>
 80011c6:	2300      	movs	r3, #0
 80011c8:	69fa      	ldr	r2, [r7, #28]
 80011ca:	f002 0203 	and.w	r2, r2, #3
 80011ce:	0092      	lsls	r2, r2, #2
 80011d0:	4093      	lsls	r3, r2
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011d8:	4935      	ldr	r1, [pc, #212]	; (80012b0 <HAL_GPIO_Init+0x310>)
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	089b      	lsrs	r3, r3, #2
 80011de:	3302      	adds	r3, #2
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011e6:	4b3b      	ldr	r3, [pc, #236]	; (80012d4 <HAL_GPIO_Init+0x334>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	43db      	mvns	r3, r3
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	4013      	ands	r3, r2
 80011f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d003      	beq.n	800120a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	4313      	orrs	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800120a:	4a32      	ldr	r2, [pc, #200]	; (80012d4 <HAL_GPIO_Init+0x334>)
 800120c:	69bb      	ldr	r3, [r7, #24]
 800120e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001210:	4b30      	ldr	r3, [pc, #192]	; (80012d4 <HAL_GPIO_Init+0x334>)
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	43db      	mvns	r3, r3
 800121a:	69ba      	ldr	r2, [r7, #24]
 800121c:	4013      	ands	r3, r2
 800121e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001228:	2b00      	cmp	r3, #0
 800122a:	d003      	beq.n	8001234 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	4313      	orrs	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001234:	4a27      	ldr	r2, [pc, #156]	; (80012d4 <HAL_GPIO_Init+0x334>)
 8001236:	69bb      	ldr	r3, [r7, #24]
 8001238:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800123a:	4b26      	ldr	r3, [pc, #152]	; (80012d4 <HAL_GPIO_Init+0x334>)
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	43db      	mvns	r3, r3
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	4013      	ands	r3, r2
 8001248:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001252:	2b00      	cmp	r3, #0
 8001254:	d003      	beq.n	800125e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	4313      	orrs	r3, r2
 800125c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800125e:	4a1d      	ldr	r2, [pc, #116]	; (80012d4 <HAL_GPIO_Init+0x334>)
 8001260:	69bb      	ldr	r3, [r7, #24]
 8001262:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001264:	4b1b      	ldr	r3, [pc, #108]	; (80012d4 <HAL_GPIO_Init+0x334>)
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	43db      	mvns	r3, r3
 800126e:	69ba      	ldr	r2, [r7, #24]
 8001270:	4013      	ands	r3, r2
 8001272:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d003      	beq.n	8001288 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	4313      	orrs	r3, r2
 8001286:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001288:	4a12      	ldr	r2, [pc, #72]	; (80012d4 <HAL_GPIO_Init+0x334>)
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	3301      	adds	r3, #1
 8001292:	61fb      	str	r3, [r7, #28]
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	2b0f      	cmp	r3, #15
 8001298:	f67f ae90 	bls.w	8000fbc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800129c:	bf00      	nop
 800129e:	bf00      	nop
 80012a0:	3724      	adds	r7, #36	; 0x24
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	40023800 	.word	0x40023800
 80012b0:	40013800 	.word	0x40013800
 80012b4:	40020000 	.word	0x40020000
 80012b8:	40020400 	.word	0x40020400
 80012bc:	40020800 	.word	0x40020800
 80012c0:	40020c00 	.word	0x40020c00
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40021400 	.word	0x40021400
 80012cc:	40021800 	.word	0x40021800
 80012d0:	40021c00 	.word	0x40021c00
 80012d4:	40013c00 	.word	0x40013c00

080012d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b086      	sub	sp, #24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d101      	bne.n	80012ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e264      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0301 	and.w	r3, r3, #1
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d075      	beq.n	80013e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012f6:	4ba3      	ldr	r3, [pc, #652]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	f003 030c 	and.w	r3, r3, #12
 80012fe:	2b04      	cmp	r3, #4
 8001300:	d00c      	beq.n	800131c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001302:	4ba0      	ldr	r3, [pc, #640]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800130a:	2b08      	cmp	r3, #8
 800130c:	d112      	bne.n	8001334 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800130e:	4b9d      	ldr	r3, [pc, #628]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001316:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800131a:	d10b      	bne.n	8001334 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800131c:	4b99      	ldr	r3, [pc, #612]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001324:	2b00      	cmp	r3, #0
 8001326:	d05b      	beq.n	80013e0 <HAL_RCC_OscConfig+0x108>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d157      	bne.n	80013e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e23f      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800133c:	d106      	bne.n	800134c <HAL_RCC_OscConfig+0x74>
 800133e:	4b91      	ldr	r3, [pc, #580]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a90      	ldr	r2, [pc, #576]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001344:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001348:	6013      	str	r3, [r2, #0]
 800134a:	e01d      	b.n	8001388 <HAL_RCC_OscConfig+0xb0>
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001354:	d10c      	bne.n	8001370 <HAL_RCC_OscConfig+0x98>
 8001356:	4b8b      	ldr	r3, [pc, #556]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a8a      	ldr	r2, [pc, #552]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 800135c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001360:	6013      	str	r3, [r2, #0]
 8001362:	4b88      	ldr	r3, [pc, #544]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a87      	ldr	r2, [pc, #540]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001368:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800136c:	6013      	str	r3, [r2, #0]
 800136e:	e00b      	b.n	8001388 <HAL_RCC_OscConfig+0xb0>
 8001370:	4b84      	ldr	r3, [pc, #528]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a83      	ldr	r2, [pc, #524]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001376:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800137a:	6013      	str	r3, [r2, #0]
 800137c:	4b81      	ldr	r3, [pc, #516]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a80      	ldr	r2, [pc, #512]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001382:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001386:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d013      	beq.n	80013b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001390:	f7ff fc32 	bl	8000bf8 <HAL_GetTick>
 8001394:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001396:	e008      	b.n	80013aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001398:	f7ff fc2e 	bl	8000bf8 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2b64      	cmp	r3, #100	; 0x64
 80013a4:	d901      	bls.n	80013aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e204      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013aa:	4b76      	ldr	r3, [pc, #472]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d0f0      	beq.n	8001398 <HAL_RCC_OscConfig+0xc0>
 80013b6:	e014      	b.n	80013e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b8:	f7ff fc1e 	bl	8000bf8 <HAL_GetTick>
 80013bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013be:	e008      	b.n	80013d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013c0:	f7ff fc1a 	bl	8000bf8 <HAL_GetTick>
 80013c4:	4602      	mov	r2, r0
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	2b64      	cmp	r3, #100	; 0x64
 80013cc:	d901      	bls.n	80013d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e1f0      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013d2:	4b6c      	ldr	r3, [pc, #432]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d1f0      	bne.n	80013c0 <HAL_RCC_OscConfig+0xe8>
 80013de:	e000      	b.n	80013e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d063      	beq.n	80014b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013ee:	4b65      	ldr	r3, [pc, #404]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	f003 030c 	and.w	r3, r3, #12
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d00b      	beq.n	8001412 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013fa:	4b62      	ldr	r3, [pc, #392]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001402:	2b08      	cmp	r3, #8
 8001404:	d11c      	bne.n	8001440 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001406:	4b5f      	ldr	r3, [pc, #380]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d116      	bne.n	8001440 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001412:	4b5c      	ldr	r3, [pc, #368]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f003 0302 	and.w	r3, r3, #2
 800141a:	2b00      	cmp	r3, #0
 800141c:	d005      	beq.n	800142a <HAL_RCC_OscConfig+0x152>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	68db      	ldr	r3, [r3, #12]
 8001422:	2b01      	cmp	r3, #1
 8001424:	d001      	beq.n	800142a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e1c4      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800142a:	4b56      	ldr	r3, [pc, #344]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	691b      	ldr	r3, [r3, #16]
 8001436:	00db      	lsls	r3, r3, #3
 8001438:	4952      	ldr	r1, [pc, #328]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 800143a:	4313      	orrs	r3, r2
 800143c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800143e:	e03a      	b.n	80014b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d020      	beq.n	800148a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001448:	4b4f      	ldr	r3, [pc, #316]	; (8001588 <HAL_RCC_OscConfig+0x2b0>)
 800144a:	2201      	movs	r2, #1
 800144c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800144e:	f7ff fbd3 	bl	8000bf8 <HAL_GetTick>
 8001452:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001454:	e008      	b.n	8001468 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001456:	f7ff fbcf 	bl	8000bf8 <HAL_GetTick>
 800145a:	4602      	mov	r2, r0
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	2b02      	cmp	r3, #2
 8001462:	d901      	bls.n	8001468 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001464:	2303      	movs	r3, #3
 8001466:	e1a5      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001468:	4b46      	ldr	r3, [pc, #280]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f003 0302 	and.w	r3, r3, #2
 8001470:	2b00      	cmp	r3, #0
 8001472:	d0f0      	beq.n	8001456 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001474:	4b43      	ldr	r3, [pc, #268]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	691b      	ldr	r3, [r3, #16]
 8001480:	00db      	lsls	r3, r3, #3
 8001482:	4940      	ldr	r1, [pc, #256]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001484:	4313      	orrs	r3, r2
 8001486:	600b      	str	r3, [r1, #0]
 8001488:	e015      	b.n	80014b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800148a:	4b3f      	ldr	r3, [pc, #252]	; (8001588 <HAL_RCC_OscConfig+0x2b0>)
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001490:	f7ff fbb2 	bl	8000bf8 <HAL_GetTick>
 8001494:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001496:	e008      	b.n	80014aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001498:	f7ff fbae 	bl	8000bf8 <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d901      	bls.n	80014aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e184      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014aa:	4b36      	ldr	r3, [pc, #216]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0302 	and.w	r3, r3, #2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d1f0      	bne.n	8001498 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0308 	and.w	r3, r3, #8
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d030      	beq.n	8001524 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	695b      	ldr	r3, [r3, #20]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d016      	beq.n	80014f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014ca:	4b30      	ldr	r3, [pc, #192]	; (800158c <HAL_RCC_OscConfig+0x2b4>)
 80014cc:	2201      	movs	r2, #1
 80014ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014d0:	f7ff fb92 	bl	8000bf8 <HAL_GetTick>
 80014d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014d6:	e008      	b.n	80014ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014d8:	f7ff fb8e 	bl	8000bf8 <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e164      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ea:	4b26      	ldr	r3, [pc, #152]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 80014ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d0f0      	beq.n	80014d8 <HAL_RCC_OscConfig+0x200>
 80014f6:	e015      	b.n	8001524 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014f8:	4b24      	ldr	r3, [pc, #144]	; (800158c <HAL_RCC_OscConfig+0x2b4>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014fe:	f7ff fb7b 	bl	8000bf8 <HAL_GetTick>
 8001502:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001504:	e008      	b.n	8001518 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001506:	f7ff fb77 	bl	8000bf8 <HAL_GetTick>
 800150a:	4602      	mov	r2, r0
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	2b02      	cmp	r3, #2
 8001512:	d901      	bls.n	8001518 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001514:	2303      	movs	r3, #3
 8001516:	e14d      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001518:	4b1a      	ldr	r3, [pc, #104]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 800151a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800151c:	f003 0302 	and.w	r3, r3, #2
 8001520:	2b00      	cmp	r3, #0
 8001522:	d1f0      	bne.n	8001506 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f003 0304 	and.w	r3, r3, #4
 800152c:	2b00      	cmp	r3, #0
 800152e:	f000 80a0 	beq.w	8001672 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001532:	2300      	movs	r3, #0
 8001534:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001536:	4b13      	ldr	r3, [pc, #76]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d10f      	bne.n	8001562 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	60bb      	str	r3, [r7, #8]
 8001546:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154a:	4a0e      	ldr	r2, [pc, #56]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 800154c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001550:	6413      	str	r3, [r2, #64]	; 0x40
 8001552:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <HAL_RCC_OscConfig+0x2ac>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800155a:	60bb      	str	r3, [r7, #8]
 800155c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800155e:	2301      	movs	r3, #1
 8001560:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001562:	4b0b      	ldr	r3, [pc, #44]	; (8001590 <HAL_RCC_OscConfig+0x2b8>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800156a:	2b00      	cmp	r3, #0
 800156c:	d121      	bne.n	80015b2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800156e:	4b08      	ldr	r3, [pc, #32]	; (8001590 <HAL_RCC_OscConfig+0x2b8>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a07      	ldr	r2, [pc, #28]	; (8001590 <HAL_RCC_OscConfig+0x2b8>)
 8001574:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001578:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800157a:	f7ff fb3d 	bl	8000bf8 <HAL_GetTick>
 800157e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001580:	e011      	b.n	80015a6 <HAL_RCC_OscConfig+0x2ce>
 8001582:	bf00      	nop
 8001584:	40023800 	.word	0x40023800
 8001588:	42470000 	.word	0x42470000
 800158c:	42470e80 	.word	0x42470e80
 8001590:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001594:	f7ff fb30 	bl	8000bf8 <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e106      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a6:	4b85      	ldr	r3, [pc, #532]	; (80017bc <HAL_RCC_OscConfig+0x4e4>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d0f0      	beq.n	8001594 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d106      	bne.n	80015c8 <HAL_RCC_OscConfig+0x2f0>
 80015ba:	4b81      	ldr	r3, [pc, #516]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 80015bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015be:	4a80      	ldr	r2, [pc, #512]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 80015c0:	f043 0301 	orr.w	r3, r3, #1
 80015c4:	6713      	str	r3, [r2, #112]	; 0x70
 80015c6:	e01c      	b.n	8001602 <HAL_RCC_OscConfig+0x32a>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	2b05      	cmp	r3, #5
 80015ce:	d10c      	bne.n	80015ea <HAL_RCC_OscConfig+0x312>
 80015d0:	4b7b      	ldr	r3, [pc, #492]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 80015d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015d4:	4a7a      	ldr	r2, [pc, #488]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 80015d6:	f043 0304 	orr.w	r3, r3, #4
 80015da:	6713      	str	r3, [r2, #112]	; 0x70
 80015dc:	4b78      	ldr	r3, [pc, #480]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 80015de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015e0:	4a77      	ldr	r2, [pc, #476]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 80015e2:	f043 0301 	orr.w	r3, r3, #1
 80015e6:	6713      	str	r3, [r2, #112]	; 0x70
 80015e8:	e00b      	b.n	8001602 <HAL_RCC_OscConfig+0x32a>
 80015ea:	4b75      	ldr	r3, [pc, #468]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 80015ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ee:	4a74      	ldr	r2, [pc, #464]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 80015f0:	f023 0301 	bic.w	r3, r3, #1
 80015f4:	6713      	str	r3, [r2, #112]	; 0x70
 80015f6:	4b72      	ldr	r3, [pc, #456]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 80015f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015fa:	4a71      	ldr	r2, [pc, #452]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 80015fc:	f023 0304 	bic.w	r3, r3, #4
 8001600:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d015      	beq.n	8001636 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800160a:	f7ff faf5 	bl	8000bf8 <HAL_GetTick>
 800160e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001610:	e00a      	b.n	8001628 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001612:	f7ff faf1 	bl	8000bf8 <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001620:	4293      	cmp	r3, r2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e0c5      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001628:	4b65      	ldr	r3, [pc, #404]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 800162a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800162c:	f003 0302 	and.w	r3, r3, #2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d0ee      	beq.n	8001612 <HAL_RCC_OscConfig+0x33a>
 8001634:	e014      	b.n	8001660 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001636:	f7ff fadf 	bl	8000bf8 <HAL_GetTick>
 800163a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800163c:	e00a      	b.n	8001654 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800163e:	f7ff fadb 	bl	8000bf8 <HAL_GetTick>
 8001642:	4602      	mov	r2, r0
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	f241 3288 	movw	r2, #5000	; 0x1388
 800164c:	4293      	cmp	r3, r2
 800164e:	d901      	bls.n	8001654 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001650:	2303      	movs	r3, #3
 8001652:	e0af      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001654:	4b5a      	ldr	r3, [pc, #360]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 8001656:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001658:	f003 0302 	and.w	r3, r3, #2
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1ee      	bne.n	800163e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001660:	7dfb      	ldrb	r3, [r7, #23]
 8001662:	2b01      	cmp	r3, #1
 8001664:	d105      	bne.n	8001672 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001666:	4b56      	ldr	r3, [pc, #344]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 8001668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166a:	4a55      	ldr	r2, [pc, #340]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 800166c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001670:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	699b      	ldr	r3, [r3, #24]
 8001676:	2b00      	cmp	r3, #0
 8001678:	f000 809b 	beq.w	80017b2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800167c:	4b50      	ldr	r3, [pc, #320]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	f003 030c 	and.w	r3, r3, #12
 8001684:	2b08      	cmp	r3, #8
 8001686:	d05c      	beq.n	8001742 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	2b02      	cmp	r3, #2
 800168e:	d141      	bne.n	8001714 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001690:	4b4c      	ldr	r3, [pc, #304]	; (80017c4 <HAL_RCC_OscConfig+0x4ec>)
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001696:	f7ff faaf 	bl	8000bf8 <HAL_GetTick>
 800169a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800169c:	e008      	b.n	80016b0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800169e:	f7ff faab 	bl	8000bf8 <HAL_GetTick>
 80016a2:	4602      	mov	r2, r0
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d901      	bls.n	80016b0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e081      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016b0:	4b43      	ldr	r3, [pc, #268]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d1f0      	bne.n	800169e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	69da      	ldr	r2, [r3, #28]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6a1b      	ldr	r3, [r3, #32]
 80016c4:	431a      	orrs	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ca:	019b      	lsls	r3, r3, #6
 80016cc:	431a      	orrs	r2, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d2:	085b      	lsrs	r3, r3, #1
 80016d4:	3b01      	subs	r3, #1
 80016d6:	041b      	lsls	r3, r3, #16
 80016d8:	431a      	orrs	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016de:	061b      	lsls	r3, r3, #24
 80016e0:	4937      	ldr	r1, [pc, #220]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 80016e2:	4313      	orrs	r3, r2
 80016e4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016e6:	4b37      	ldr	r3, [pc, #220]	; (80017c4 <HAL_RCC_OscConfig+0x4ec>)
 80016e8:	2201      	movs	r2, #1
 80016ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ec:	f7ff fa84 	bl	8000bf8 <HAL_GetTick>
 80016f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016f2:	e008      	b.n	8001706 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016f4:	f7ff fa80 	bl	8000bf8 <HAL_GetTick>
 80016f8:	4602      	mov	r2, r0
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	2b02      	cmp	r3, #2
 8001700:	d901      	bls.n	8001706 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001702:	2303      	movs	r3, #3
 8001704:	e056      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001706:	4b2e      	ldr	r3, [pc, #184]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d0f0      	beq.n	80016f4 <HAL_RCC_OscConfig+0x41c>
 8001712:	e04e      	b.n	80017b2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001714:	4b2b      	ldr	r3, [pc, #172]	; (80017c4 <HAL_RCC_OscConfig+0x4ec>)
 8001716:	2200      	movs	r2, #0
 8001718:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800171a:	f7ff fa6d 	bl	8000bf8 <HAL_GetTick>
 800171e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001720:	e008      	b.n	8001734 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001722:	f7ff fa69 	bl	8000bf8 <HAL_GetTick>
 8001726:	4602      	mov	r2, r0
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	2b02      	cmp	r3, #2
 800172e:	d901      	bls.n	8001734 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001730:	2303      	movs	r3, #3
 8001732:	e03f      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001734:	4b22      	ldr	r3, [pc, #136]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800173c:	2b00      	cmp	r3, #0
 800173e:	d1f0      	bne.n	8001722 <HAL_RCC_OscConfig+0x44a>
 8001740:	e037      	b.n	80017b2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	699b      	ldr	r3, [r3, #24]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d101      	bne.n	800174e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e032      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800174e:	4b1c      	ldr	r3, [pc, #112]	; (80017c0 <HAL_RCC_OscConfig+0x4e8>)
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d028      	beq.n	80017ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001766:	429a      	cmp	r2, r3
 8001768:	d121      	bne.n	80017ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001774:	429a      	cmp	r2, r3
 8001776:	d11a      	bne.n	80017ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001778:	68fa      	ldr	r2, [r7, #12]
 800177a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800177e:	4013      	ands	r3, r2
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001784:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001786:	4293      	cmp	r3, r2
 8001788:	d111      	bne.n	80017ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001794:	085b      	lsrs	r3, r3, #1
 8001796:	3b01      	subs	r3, #1
 8001798:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800179a:	429a      	cmp	r2, r3
 800179c:	d107      	bne.n	80017ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017a8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d001      	beq.n	80017b2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e000      	b.n	80017b4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40007000 	.word	0x40007000
 80017c0:	40023800 	.word	0x40023800
 80017c4:	42470060 	.word	0x42470060

080017c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d101      	bne.n	80017dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e0cc      	b.n	8001976 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017dc:	4b68      	ldr	r3, [pc, #416]	; (8001980 <HAL_RCC_ClockConfig+0x1b8>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0307 	and.w	r3, r3, #7
 80017e4:	683a      	ldr	r2, [r7, #0]
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d90c      	bls.n	8001804 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ea:	4b65      	ldr	r3, [pc, #404]	; (8001980 <HAL_RCC_ClockConfig+0x1b8>)
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	b2d2      	uxtb	r2, r2
 80017f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017f2:	4b63      	ldr	r3, [pc, #396]	; (8001980 <HAL_RCC_ClockConfig+0x1b8>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0307 	and.w	r3, r3, #7
 80017fa:	683a      	ldr	r2, [r7, #0]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d001      	beq.n	8001804 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e0b8      	b.n	8001976 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0302 	and.w	r3, r3, #2
 800180c:	2b00      	cmp	r3, #0
 800180e:	d020      	beq.n	8001852 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f003 0304 	and.w	r3, r3, #4
 8001818:	2b00      	cmp	r3, #0
 800181a:	d005      	beq.n	8001828 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800181c:	4b59      	ldr	r3, [pc, #356]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	4a58      	ldr	r2, [pc, #352]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 8001822:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001826:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 0308 	and.w	r3, r3, #8
 8001830:	2b00      	cmp	r3, #0
 8001832:	d005      	beq.n	8001840 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001834:	4b53      	ldr	r3, [pc, #332]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	4a52      	ldr	r2, [pc, #328]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 800183a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800183e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001840:	4b50      	ldr	r3, [pc, #320]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	494d      	ldr	r1, [pc, #308]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 800184e:	4313      	orrs	r3, r2
 8001850:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	2b00      	cmp	r3, #0
 800185c:	d044      	beq.n	80018e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d107      	bne.n	8001876 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001866:	4b47      	ldr	r3, [pc, #284]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d119      	bne.n	80018a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e07f      	b.n	8001976 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	2b02      	cmp	r3, #2
 800187c:	d003      	beq.n	8001886 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001882:	2b03      	cmp	r3, #3
 8001884:	d107      	bne.n	8001896 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001886:	4b3f      	ldr	r3, [pc, #252]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800188e:	2b00      	cmp	r3, #0
 8001890:	d109      	bne.n	80018a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e06f      	b.n	8001976 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001896:	4b3b      	ldr	r3, [pc, #236]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d101      	bne.n	80018a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e067      	b.n	8001976 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018a6:	4b37      	ldr	r3, [pc, #220]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f023 0203 	bic.w	r2, r3, #3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	4934      	ldr	r1, [pc, #208]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 80018b4:	4313      	orrs	r3, r2
 80018b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018b8:	f7ff f99e 	bl	8000bf8 <HAL_GetTick>
 80018bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018be:	e00a      	b.n	80018d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018c0:	f7ff f99a 	bl	8000bf8 <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e04f      	b.n	8001976 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018d6:	4b2b      	ldr	r3, [pc, #172]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	f003 020c 	and.w	r2, r3, #12
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d1eb      	bne.n	80018c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018e8:	4b25      	ldr	r3, [pc, #148]	; (8001980 <HAL_RCC_ClockConfig+0x1b8>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 0307 	and.w	r3, r3, #7
 80018f0:	683a      	ldr	r2, [r7, #0]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d20c      	bcs.n	8001910 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f6:	4b22      	ldr	r3, [pc, #136]	; (8001980 <HAL_RCC_ClockConfig+0x1b8>)
 80018f8:	683a      	ldr	r2, [r7, #0]
 80018fa:	b2d2      	uxtb	r2, r2
 80018fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018fe:	4b20      	ldr	r3, [pc, #128]	; (8001980 <HAL_RCC_ClockConfig+0x1b8>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 0307 	and.w	r3, r3, #7
 8001906:	683a      	ldr	r2, [r7, #0]
 8001908:	429a      	cmp	r2, r3
 800190a:	d001      	beq.n	8001910 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e032      	b.n	8001976 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f003 0304 	and.w	r3, r3, #4
 8001918:	2b00      	cmp	r3, #0
 800191a:	d008      	beq.n	800192e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800191c:	4b19      	ldr	r3, [pc, #100]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	4916      	ldr	r1, [pc, #88]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 800192a:	4313      	orrs	r3, r2
 800192c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 0308 	and.w	r3, r3, #8
 8001936:	2b00      	cmp	r3, #0
 8001938:	d009      	beq.n	800194e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800193a:	4b12      	ldr	r3, [pc, #72]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	691b      	ldr	r3, [r3, #16]
 8001946:	00db      	lsls	r3, r3, #3
 8001948:	490e      	ldr	r1, [pc, #56]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 800194a:	4313      	orrs	r3, r2
 800194c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800194e:	f000 f821 	bl	8001994 <HAL_RCC_GetSysClockFreq>
 8001952:	4602      	mov	r2, r0
 8001954:	4b0b      	ldr	r3, [pc, #44]	; (8001984 <HAL_RCC_ClockConfig+0x1bc>)
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	091b      	lsrs	r3, r3, #4
 800195a:	f003 030f 	and.w	r3, r3, #15
 800195e:	490a      	ldr	r1, [pc, #40]	; (8001988 <HAL_RCC_ClockConfig+0x1c0>)
 8001960:	5ccb      	ldrb	r3, [r1, r3]
 8001962:	fa22 f303 	lsr.w	r3, r2, r3
 8001966:	4a09      	ldr	r2, [pc, #36]	; (800198c <HAL_RCC_ClockConfig+0x1c4>)
 8001968:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800196a:	4b09      	ldr	r3, [pc, #36]	; (8001990 <HAL_RCC_ClockConfig+0x1c8>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff f8fe 	bl	8000b70 <HAL_InitTick>

  return HAL_OK;
 8001974:	2300      	movs	r3, #0
}
 8001976:	4618      	mov	r0, r3
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40023c00 	.word	0x40023c00
 8001984:	40023800 	.word	0x40023800
 8001988:	08003774 	.word	0x08003774
 800198c:	20000000 	.word	0x20000000
 8001990:	20000004 	.word	0x20000004

08001994 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001994:	b5b0      	push	{r4, r5, r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800199a:	2100      	movs	r1, #0
 800199c:	6079      	str	r1, [r7, #4]
 800199e:	2100      	movs	r1, #0
 80019a0:	60f9      	str	r1, [r7, #12]
 80019a2:	2100      	movs	r1, #0
 80019a4:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80019a6:	2100      	movs	r1, #0
 80019a8:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019aa:	4952      	ldr	r1, [pc, #328]	; (8001af4 <HAL_RCC_GetSysClockFreq+0x160>)
 80019ac:	6889      	ldr	r1, [r1, #8]
 80019ae:	f001 010c 	and.w	r1, r1, #12
 80019b2:	2908      	cmp	r1, #8
 80019b4:	d00d      	beq.n	80019d2 <HAL_RCC_GetSysClockFreq+0x3e>
 80019b6:	2908      	cmp	r1, #8
 80019b8:	f200 8094 	bhi.w	8001ae4 <HAL_RCC_GetSysClockFreq+0x150>
 80019bc:	2900      	cmp	r1, #0
 80019be:	d002      	beq.n	80019c6 <HAL_RCC_GetSysClockFreq+0x32>
 80019c0:	2904      	cmp	r1, #4
 80019c2:	d003      	beq.n	80019cc <HAL_RCC_GetSysClockFreq+0x38>
 80019c4:	e08e      	b.n	8001ae4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019c6:	4b4c      	ldr	r3, [pc, #304]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x164>)
 80019c8:	60bb      	str	r3, [r7, #8]
       break;
 80019ca:	e08e      	b.n	8001aea <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019cc:	4b4b      	ldr	r3, [pc, #300]	; (8001afc <HAL_RCC_GetSysClockFreq+0x168>)
 80019ce:	60bb      	str	r3, [r7, #8]
      break;
 80019d0:	e08b      	b.n	8001aea <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019d2:	4948      	ldr	r1, [pc, #288]	; (8001af4 <HAL_RCC_GetSysClockFreq+0x160>)
 80019d4:	6849      	ldr	r1, [r1, #4]
 80019d6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80019da:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019dc:	4945      	ldr	r1, [pc, #276]	; (8001af4 <HAL_RCC_GetSysClockFreq+0x160>)
 80019de:	6849      	ldr	r1, [r1, #4]
 80019e0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80019e4:	2900      	cmp	r1, #0
 80019e6:	d024      	beq.n	8001a32 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019e8:	4942      	ldr	r1, [pc, #264]	; (8001af4 <HAL_RCC_GetSysClockFreq+0x160>)
 80019ea:	6849      	ldr	r1, [r1, #4]
 80019ec:	0989      	lsrs	r1, r1, #6
 80019ee:	4608      	mov	r0, r1
 80019f0:	f04f 0100 	mov.w	r1, #0
 80019f4:	f240 14ff 	movw	r4, #511	; 0x1ff
 80019f8:	f04f 0500 	mov.w	r5, #0
 80019fc:	ea00 0204 	and.w	r2, r0, r4
 8001a00:	ea01 0305 	and.w	r3, r1, r5
 8001a04:	493d      	ldr	r1, [pc, #244]	; (8001afc <HAL_RCC_GetSysClockFreq+0x168>)
 8001a06:	fb01 f003 	mul.w	r0, r1, r3
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	fb01 f102 	mul.w	r1, r1, r2
 8001a10:	1844      	adds	r4, r0, r1
 8001a12:	493a      	ldr	r1, [pc, #232]	; (8001afc <HAL_RCC_GetSysClockFreq+0x168>)
 8001a14:	fba2 0101 	umull	r0, r1, r2, r1
 8001a18:	1863      	adds	r3, r4, r1
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	f04f 0300 	mov.w	r3, #0
 8001a24:	f7fe fc24 	bl	8000270 <__aeabi_uldivmod>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	e04a      	b.n	8001ac8 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a32:	4b30      	ldr	r3, [pc, #192]	; (8001af4 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	099b      	lsrs	r3, r3, #6
 8001a38:	461a      	mov	r2, r3
 8001a3a:	f04f 0300 	mov.w	r3, #0
 8001a3e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a42:	f04f 0100 	mov.w	r1, #0
 8001a46:	ea02 0400 	and.w	r4, r2, r0
 8001a4a:	ea03 0501 	and.w	r5, r3, r1
 8001a4e:	4620      	mov	r0, r4
 8001a50:	4629      	mov	r1, r5
 8001a52:	f04f 0200 	mov.w	r2, #0
 8001a56:	f04f 0300 	mov.w	r3, #0
 8001a5a:	014b      	lsls	r3, r1, #5
 8001a5c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a60:	0142      	lsls	r2, r0, #5
 8001a62:	4610      	mov	r0, r2
 8001a64:	4619      	mov	r1, r3
 8001a66:	1b00      	subs	r0, r0, r4
 8001a68:	eb61 0105 	sbc.w	r1, r1, r5
 8001a6c:	f04f 0200 	mov.w	r2, #0
 8001a70:	f04f 0300 	mov.w	r3, #0
 8001a74:	018b      	lsls	r3, r1, #6
 8001a76:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a7a:	0182      	lsls	r2, r0, #6
 8001a7c:	1a12      	subs	r2, r2, r0
 8001a7e:	eb63 0301 	sbc.w	r3, r3, r1
 8001a82:	f04f 0000 	mov.w	r0, #0
 8001a86:	f04f 0100 	mov.w	r1, #0
 8001a8a:	00d9      	lsls	r1, r3, #3
 8001a8c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a90:	00d0      	lsls	r0, r2, #3
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	1912      	adds	r2, r2, r4
 8001a98:	eb45 0303 	adc.w	r3, r5, r3
 8001a9c:	f04f 0000 	mov.w	r0, #0
 8001aa0:	f04f 0100 	mov.w	r1, #0
 8001aa4:	0299      	lsls	r1, r3, #10
 8001aa6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001aaa:	0290      	lsls	r0, r2, #10
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	f04f 0300 	mov.w	r3, #0
 8001abc:	f7fe fbd8 	bl	8000270 <__aeabi_uldivmod>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ac8:	4b0a      	ldr	r3, [pc, #40]	; (8001af4 <HAL_RCC_GetSysClockFreq+0x160>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	0c1b      	lsrs	r3, r3, #16
 8001ace:	f003 0303 	and.w	r3, r3, #3
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001ad8:	68fa      	ldr	r2, [r7, #12]
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ae0:	60bb      	str	r3, [r7, #8]
      break;
 8001ae2:	e002      	b.n	8001aea <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ae4:	4b04      	ldr	r3, [pc, #16]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x164>)
 8001ae6:	60bb      	str	r3, [r7, #8]
      break;
 8001ae8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001aea:	68bb      	ldr	r3, [r7, #8]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bdb0      	pop	{r4, r5, r7, pc}
 8001af4:	40023800 	.word	0x40023800
 8001af8:	00f42400 	.word	0x00f42400
 8001afc:	017d7840 	.word	0x017d7840

08001b00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b04:	4b03      	ldr	r3, [pc, #12]	; (8001b14 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b06:	681b      	ldr	r3, [r3, #0]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	20000000 	.word	0x20000000

08001b18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b1c:	f7ff fff0 	bl	8001b00 <HAL_RCC_GetHCLKFreq>
 8001b20:	4602      	mov	r2, r0
 8001b22:	4b05      	ldr	r3, [pc, #20]	; (8001b38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	0a9b      	lsrs	r3, r3, #10
 8001b28:	f003 0307 	and.w	r3, r3, #7
 8001b2c:	4903      	ldr	r1, [pc, #12]	; (8001b3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b2e:	5ccb      	ldrb	r3, [r1, r3]
 8001b30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	08003784 	.word	0x08003784

08001b40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b44:	f7ff ffdc 	bl	8001b00 <HAL_RCC_GetHCLKFreq>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	4b05      	ldr	r3, [pc, #20]	; (8001b60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	0b5b      	lsrs	r3, r3, #13
 8001b50:	f003 0307 	and.w	r3, r3, #7
 8001b54:	4903      	ldr	r1, [pc, #12]	; (8001b64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b56:	5ccb      	ldrb	r3, [r1, r3]
 8001b58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40023800 	.word	0x40023800
 8001b64:	08003784 	.word	0x08003784

08001b68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e03f      	b.n	8001bfa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d106      	bne.n	8001b94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f7fe fe84 	bl	800089c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2224      	movs	r2, #36	; 0x24
 8001b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	68da      	ldr	r2, [r3, #12]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001baa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f000 fc7b 	bl	80024a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	691a      	ldr	r2, [r3, #16]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001bc0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	695a      	ldr	r2, [r3, #20]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001bd0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	68da      	ldr	r2, [r3, #12]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001be0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2220      	movs	r2, #32
 8001bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2220      	movs	r2, #32
 8001bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
	...

08001c04 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b0ba      	sub	sp, #232	; 0xe8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	695b      	ldr	r3, [r3, #20]
 8001c26:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8001c30:	2300      	movs	r3, #0
 8001c32:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001c3a:	f003 030f 	and.w	r3, r3, #15
 8001c3e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8001c42:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d10f      	bne.n	8001c6a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001c4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001c4e:	f003 0320 	and.w	r3, r3, #32
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d009      	beq.n	8001c6a <HAL_UART_IRQHandler+0x66>
 8001c56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001c5a:	f003 0320 	and.w	r3, r3, #32
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d003      	beq.n	8001c6a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f000 fb65 	bl	8002332 <UART_Receive_IT>
      return;
 8001c68:	e256      	b.n	8002118 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001c6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	f000 80de 	beq.w	8001e30 <HAL_UART_IRQHandler+0x22c>
 8001c74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d106      	bne.n	8001c8e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001c80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001c84:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	f000 80d1 	beq.w	8001e30 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d00b      	beq.n	8001cb2 <HAL_UART_IRQHandler+0xae>
 8001c9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001c9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d005      	beq.n	8001cb2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001caa:	f043 0201 	orr.w	r2, r3, #1
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001cb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001cb6:	f003 0304 	and.w	r3, r3, #4
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d00b      	beq.n	8001cd6 <HAL_UART_IRQHandler+0xd2>
 8001cbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d005      	beq.n	8001cd6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cce:	f043 0202 	orr.w	r2, r3, #2
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001cd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d00b      	beq.n	8001cfa <HAL_UART_IRQHandler+0xf6>
 8001ce2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d005      	beq.n	8001cfa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf2:	f043 0204 	orr.w	r2, r3, #4
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001cfe:	f003 0308 	and.w	r3, r3, #8
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d011      	beq.n	8001d2a <HAL_UART_IRQHandler+0x126>
 8001d06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001d0a:	f003 0320 	and.w	r3, r3, #32
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d105      	bne.n	8001d1e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001d12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d005      	beq.n	8001d2a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d22:	f043 0208 	orr.w	r2, r3, #8
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f000 81ed 	beq.w	800210e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001d34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001d38:	f003 0320 	and.w	r3, r3, #32
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d008      	beq.n	8001d52 <HAL_UART_IRQHandler+0x14e>
 8001d40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001d44:	f003 0320 	and.w	r3, r3, #32
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d002      	beq.n	8001d52 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f000 faf0 	bl	8002332 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	695b      	ldr	r3, [r3, #20]
 8001d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d5c:	2b40      	cmp	r3, #64	; 0x40
 8001d5e:	bf0c      	ite	eq
 8001d60:	2301      	moveq	r3, #1
 8001d62:	2300      	movne	r3, #0
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6e:	f003 0308 	and.w	r3, r3, #8
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d103      	bne.n	8001d7e <HAL_UART_IRQHandler+0x17a>
 8001d76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d04f      	beq.n	8001e1e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f000 f9f8 	bl	8002174 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	695b      	ldr	r3, [r3, #20]
 8001d8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d8e:	2b40      	cmp	r3, #64	; 0x40
 8001d90:	d141      	bne.n	8001e16 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	3314      	adds	r3, #20
 8001d98:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001da0:	e853 3f00 	ldrex	r3, [r3]
 8001da4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8001da8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001dac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001db0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	3314      	adds	r3, #20
 8001dba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8001dbe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8001dc2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dc6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8001dca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8001dce:	e841 2300 	strex	r3, r2, [r1]
 8001dd2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8001dd6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d1d9      	bne.n	8001d92 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d013      	beq.n	8001e0e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dea:	4a7d      	ldr	r2, [pc, #500]	; (8001fe0 <HAL_UART_IRQHandler+0x3dc>)
 8001dec:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff f8b1 	bl	8000f5a <HAL_DMA_Abort_IT>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d016      	beq.n	8001e2c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001e08:	4610      	mov	r0, r2
 8001e0a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e0c:	e00e      	b.n	8001e2c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 f99a 	bl	8002148 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e14:	e00a      	b.n	8001e2c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f000 f996 	bl	8002148 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e1c:	e006      	b.n	8001e2c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f000 f992 	bl	8002148 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2200      	movs	r2, #0
 8001e28:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8001e2a:	e170      	b.n	800210e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e2c:	bf00      	nop
    return;
 8001e2e:	e16e      	b.n	800210e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	f040 814a 	bne.w	80020ce <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001e3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001e3e:	f003 0310 	and.w	r3, r3, #16
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	f000 8143 	beq.w	80020ce <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001e48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001e4c:	f003 0310 	and.w	r3, r3, #16
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	f000 813c 	beq.w	80020ce <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001e56:	2300      	movs	r3, #0
 8001e58:	60bb      	str	r3, [r7, #8]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	695b      	ldr	r3, [r3, #20]
 8001e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e76:	2b40      	cmp	r3, #64	; 0x40
 8001e78:	f040 80b4 	bne.w	8001fe4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001e88:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	f000 8140 	beq.w	8002112 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001e96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	f080 8139 	bcs.w	8002112 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001ea6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001eb2:	f000 8088 	beq.w	8001fc6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	330c      	adds	r3, #12
 8001ebc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ec0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001ec4:	e853 3f00 	ldrex	r3, [r3]
 8001ec8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8001ecc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ed0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ed4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	330c      	adds	r3, #12
 8001ede:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001ee2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001ee6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001eea:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8001eee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001ef2:	e841 2300 	strex	r3, r2, [r1]
 8001ef6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8001efa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1d9      	bne.n	8001eb6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	3314      	adds	r3, #20
 8001f08:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f0c:	e853 3f00 	ldrex	r3, [r3]
 8001f10:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8001f12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f14:	f023 0301 	bic.w	r3, r3, #1
 8001f18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	3314      	adds	r3, #20
 8001f22:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001f26:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8001f2a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f2c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001f2e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001f32:	e841 2300 	strex	r3, r2, [r1]
 8001f36:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8001f38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1e1      	bne.n	8001f02 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	3314      	adds	r3, #20
 8001f44:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f46:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f48:	e853 3f00 	ldrex	r3, [r3]
 8001f4c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8001f4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001f54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	3314      	adds	r3, #20
 8001f5e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001f62:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001f64:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f66:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8001f68:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001f6a:	e841 2300 	strex	r3, r2, [r1]
 8001f6e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8001f70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1e3      	bne.n	8001f3e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2220      	movs	r2, #32
 8001f7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	330c      	adds	r3, #12
 8001f8a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f8e:	e853 3f00 	ldrex	r3, [r3]
 8001f92:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8001f94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f96:	f023 0310 	bic.w	r3, r3, #16
 8001f9a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	330c      	adds	r3, #12
 8001fa4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8001fa8:	65ba      	str	r2, [r7, #88]	; 0x58
 8001faa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001fae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001fb0:	e841 2300 	strex	r3, r2, [r1]
 8001fb4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8001fb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1e3      	bne.n	8001f84 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f7fe ff5a 	bl	8000e7a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f000 f8c0 	bl	800215c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001fdc:	e099      	b.n	8002112 <HAL_UART_IRQHandler+0x50e>
 8001fde:	bf00      	nop
 8001fe0:	0800223b 	.word	0x0800223b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	f000 808b 	beq.w	8002116 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002000:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002004:	2b00      	cmp	r3, #0
 8002006:	f000 8086 	beq.w	8002116 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	330c      	adds	r3, #12
 8002010:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002014:	e853 3f00 	ldrex	r3, [r3]
 8002018:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800201a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800201c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002020:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	330c      	adds	r3, #12
 800202a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800202e:	647a      	str	r2, [r7, #68]	; 0x44
 8002030:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002032:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002034:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002036:	e841 2300 	strex	r3, r2, [r1]
 800203a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800203c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800203e:	2b00      	cmp	r3, #0
 8002040:	d1e3      	bne.n	800200a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	3314      	adds	r3, #20
 8002048:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800204a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800204c:	e853 3f00 	ldrex	r3, [r3]
 8002050:	623b      	str	r3, [r7, #32]
   return(result);
 8002052:	6a3b      	ldr	r3, [r7, #32]
 8002054:	f023 0301 	bic.w	r3, r3, #1
 8002058:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	3314      	adds	r3, #20
 8002062:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002066:	633a      	str	r2, [r7, #48]	; 0x30
 8002068:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800206a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800206c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800206e:	e841 2300 	strex	r3, r2, [r1]
 8002072:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002076:	2b00      	cmp	r3, #0
 8002078:	d1e3      	bne.n	8002042 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2220      	movs	r2, #32
 800207e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	330c      	adds	r3, #12
 800208e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	e853 3f00 	ldrex	r3, [r3]
 8002096:	60fb      	str	r3, [r7, #12]
   return(result);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	f023 0310 	bic.w	r3, r3, #16
 800209e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	330c      	adds	r3, #12
 80020a8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80020ac:	61fa      	str	r2, [r7, #28]
 80020ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020b0:	69b9      	ldr	r1, [r7, #24]
 80020b2:	69fa      	ldr	r2, [r7, #28]
 80020b4:	e841 2300 	strex	r3, r2, [r1]
 80020b8:	617b      	str	r3, [r7, #20]
   return(result);
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1e3      	bne.n	8002088 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80020c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80020c4:	4619      	mov	r1, r3
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f000 f848 	bl	800215c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80020cc:	e023      	b.n	8002116 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80020ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d009      	beq.n	80020ee <HAL_UART_IRQHandler+0x4ea>
 80020da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d003      	beq.n	80020ee <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f000 f8bb 	bl	8002262 <UART_Transmit_IT>
    return;
 80020ec:	e014      	b.n	8002118 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80020ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d00e      	beq.n	8002118 <HAL_UART_IRQHandler+0x514>
 80020fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002102:	2b00      	cmp	r3, #0
 8002104:	d008      	beq.n	8002118 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f000 f8fb 	bl	8002302 <UART_EndTransmit_IT>
    return;
 800210c:	e004      	b.n	8002118 <HAL_UART_IRQHandler+0x514>
    return;
 800210e:	bf00      	nop
 8002110:	e002      	b.n	8002118 <HAL_UART_IRQHandler+0x514>
      return;
 8002112:	bf00      	nop
 8002114:	e000      	b.n	8002118 <HAL_UART_IRQHandler+0x514>
      return;
 8002116:	bf00      	nop
  }
}
 8002118:	37e8      	adds	r7, #232	; 0xe8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop

08002120 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800213c:	bf00      	nop
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	460b      	mov	r3, r1
 8002166:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002174:	b480      	push	{r7}
 8002176:	b095      	sub	sp, #84	; 0x54
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	330c      	adds	r3, #12
 8002182:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002184:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002186:	e853 3f00 	ldrex	r3, [r3]
 800218a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800218c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800218e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002192:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	330c      	adds	r3, #12
 800219a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800219c:	643a      	str	r2, [r7, #64]	; 0x40
 800219e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80021a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80021a4:	e841 2300 	strex	r3, r2, [r1]
 80021a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80021aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d1e5      	bne.n	800217c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	3314      	adds	r3, #20
 80021b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021b8:	6a3b      	ldr	r3, [r7, #32]
 80021ba:	e853 3f00 	ldrex	r3, [r3]
 80021be:	61fb      	str	r3, [r7, #28]
   return(result);
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	f023 0301 	bic.w	r3, r3, #1
 80021c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	3314      	adds	r3, #20
 80021ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80021d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80021d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80021d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021d8:	e841 2300 	strex	r3, r2, [r1]
 80021dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80021de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d1e5      	bne.n	80021b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d119      	bne.n	8002220 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	330c      	adds	r3, #12
 80021f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	e853 3f00 	ldrex	r3, [r3]
 80021fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	f023 0310 	bic.w	r3, r3, #16
 8002202:	647b      	str	r3, [r7, #68]	; 0x44
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	330c      	adds	r3, #12
 800220a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800220c:	61ba      	str	r2, [r7, #24]
 800220e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002210:	6979      	ldr	r1, [r7, #20]
 8002212:	69ba      	ldr	r2, [r7, #24]
 8002214:	e841 2300 	strex	r3, r2, [r1]
 8002218:	613b      	str	r3, [r7, #16]
   return(result);
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d1e5      	bne.n	80021ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2220      	movs	r2, #32
 8002224:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800222e:	bf00      	nop
 8002230:	3754      	adds	r7, #84	; 0x54
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr

0800223a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b084      	sub	sp, #16
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002246:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2200      	movs	r2, #0
 800224c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2200      	movs	r2, #0
 8002252:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002254:	68f8      	ldr	r0, [r7, #12]
 8002256:	f7ff ff77 	bl	8002148 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800225a:	bf00      	nop
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002262:	b480      	push	{r7}
 8002264:	b085      	sub	sp, #20
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002270:	b2db      	uxtb	r3, r3
 8002272:	2b21      	cmp	r3, #33	; 0x21
 8002274:	d13e      	bne.n	80022f4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800227e:	d114      	bne.n	80022aa <UART_Transmit_IT+0x48>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	691b      	ldr	r3, [r3, #16]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d110      	bne.n	80022aa <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a1b      	ldr	r3, [r3, #32]
 800228c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	461a      	mov	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800229c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a1b      	ldr	r3, [r3, #32]
 80022a2:	1c9a      	adds	r2, r3, #2
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	621a      	str	r2, [r3, #32]
 80022a8:	e008      	b.n	80022bc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a1b      	ldr	r3, [r3, #32]
 80022ae:	1c59      	adds	r1, r3, #1
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	6211      	str	r1, [r2, #32]
 80022b4:	781a      	ldrb	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	3b01      	subs	r3, #1
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	4619      	mov	r1, r3
 80022ca:	84d1      	strh	r1, [r2, #38]	; 0x26
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d10f      	bne.n	80022f0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	68da      	ldr	r2, [r3, #12]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022de:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	68da      	ldr	r2, [r3, #12]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80022ee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80022f0:	2300      	movs	r3, #0
 80022f2:	e000      	b.n	80022f6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80022f4:	2302      	movs	r3, #2
  }
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3714      	adds	r7, #20
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr

08002302 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b082      	sub	sp, #8
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	68da      	ldr	r2, [r3, #12]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002318:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2220      	movs	r2, #32
 800231e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f7ff fefc 	bl	8002120 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3708      	adds	r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002332:	b580      	push	{r7, lr}
 8002334:	b08c      	sub	sp, #48	; 0x30
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002340:	b2db      	uxtb	r3, r3
 8002342:	2b22      	cmp	r3, #34	; 0x22
 8002344:	f040 80ab 	bne.w	800249e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002350:	d117      	bne.n	8002382 <UART_Receive_IT+0x50>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d113      	bne.n	8002382 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800235a:	2300      	movs	r3, #0
 800235c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002362:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	b29b      	uxth	r3, r3
 800236c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002370:	b29a      	uxth	r2, r3
 8002372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002374:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800237a:	1c9a      	adds	r2, r3, #2
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	629a      	str	r2, [r3, #40]	; 0x28
 8002380:	e026      	b.n	80023d0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002386:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002388:	2300      	movs	r3, #0
 800238a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002394:	d007      	beq.n	80023a6 <UART_Receive_IT+0x74>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d10a      	bne.n	80023b4 <UART_Receive_IT+0x82>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d106      	bne.n	80023b4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	b2da      	uxtb	r2, r3
 80023ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023b0:	701a      	strb	r2, [r3, #0]
 80023b2:	e008      	b.n	80023c6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80023c0:	b2da      	uxtb	r2, r3
 80023c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023c4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ca:	1c5a      	adds	r2, r3, #1
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	3b01      	subs	r3, #1
 80023d8:	b29b      	uxth	r3, r3
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	4619      	mov	r1, r3
 80023de:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d15a      	bne.n	800249a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	68da      	ldr	r2, [r3, #12]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f022 0220 	bic.w	r2, r2, #32
 80023f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	68da      	ldr	r2, [r3, #12]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002402:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	695a      	ldr	r2, [r3, #20]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f022 0201 	bic.w	r2, r2, #1
 8002412:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2220      	movs	r2, #32
 8002418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002420:	2b01      	cmp	r3, #1
 8002422:	d135      	bne.n	8002490 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2200      	movs	r2, #0
 8002428:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	330c      	adds	r3, #12
 8002430:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	e853 3f00 	ldrex	r3, [r3]
 8002438:	613b      	str	r3, [r7, #16]
   return(result);
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	f023 0310 	bic.w	r3, r3, #16
 8002440:	627b      	str	r3, [r7, #36]	; 0x24
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	330c      	adds	r3, #12
 8002448:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800244a:	623a      	str	r2, [r7, #32]
 800244c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800244e:	69f9      	ldr	r1, [r7, #28]
 8002450:	6a3a      	ldr	r2, [r7, #32]
 8002452:	e841 2300 	strex	r3, r2, [r1]
 8002456:	61bb      	str	r3, [r7, #24]
   return(result);
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1e5      	bne.n	800242a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0310 	and.w	r3, r3, #16
 8002468:	2b10      	cmp	r3, #16
 800246a:	d10a      	bne.n	8002482 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800246c:	2300      	movs	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	60fb      	str	r3, [r7, #12]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	60fb      	str	r3, [r7, #12]
 8002480:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002486:	4619      	mov	r1, r3
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f7ff fe67 	bl	800215c <HAL_UARTEx_RxEventCallback>
 800248e:	e002      	b.n	8002496 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	f7ff fe4f 	bl	8002134 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002496:	2300      	movs	r3, #0
 8002498:	e002      	b.n	80024a0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800249a:	2300      	movs	r3, #0
 800249c:	e000      	b.n	80024a0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800249e:	2302      	movs	r3, #2
  }
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3730      	adds	r7, #48	; 0x30
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024ac:	b09f      	sub	sp, #124	; 0x7c
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	691b      	ldr	r3, [r3, #16]
 80024b8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80024bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024be:	68d9      	ldr	r1, [r3, #12]
 80024c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	ea40 0301 	orr.w	r3, r0, r1
 80024c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024cc:	689a      	ldr	r2, [r3, #8]
 80024ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024d0:	691b      	ldr	r3, [r3, #16]
 80024d2:	431a      	orrs	r2, r3
 80024d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024d6:	695b      	ldr	r3, [r3, #20]
 80024d8:	431a      	orrs	r2, r3
 80024da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024dc:	69db      	ldr	r3, [r3, #28]
 80024de:	4313      	orrs	r3, r2
 80024e0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80024e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80024ec:	f021 010c 	bic.w	r1, r1, #12
 80024f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80024f6:	430b      	orrs	r3, r1
 80024f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80024fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	695b      	ldr	r3, [r3, #20]
 8002500:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002504:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002506:	6999      	ldr	r1, [r3, #24]
 8002508:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	ea40 0301 	orr.w	r3, r0, r1
 8002510:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002512:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	4bc5      	ldr	r3, [pc, #788]	; (800282c <UART_SetConfig+0x384>)
 8002518:	429a      	cmp	r2, r3
 800251a:	d004      	beq.n	8002526 <UART_SetConfig+0x7e>
 800251c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4bc3      	ldr	r3, [pc, #780]	; (8002830 <UART_SetConfig+0x388>)
 8002522:	429a      	cmp	r2, r3
 8002524:	d103      	bne.n	800252e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002526:	f7ff fb0b 	bl	8001b40 <HAL_RCC_GetPCLK2Freq>
 800252a:	6778      	str	r0, [r7, #116]	; 0x74
 800252c:	e002      	b.n	8002534 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800252e:	f7ff faf3 	bl	8001b18 <HAL_RCC_GetPCLK1Freq>
 8002532:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002534:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002536:	69db      	ldr	r3, [r3, #28]
 8002538:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800253c:	f040 80b6 	bne.w	80026ac <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002540:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002542:	461c      	mov	r4, r3
 8002544:	f04f 0500 	mov.w	r5, #0
 8002548:	4622      	mov	r2, r4
 800254a:	462b      	mov	r3, r5
 800254c:	1891      	adds	r1, r2, r2
 800254e:	6439      	str	r1, [r7, #64]	; 0x40
 8002550:	415b      	adcs	r3, r3
 8002552:	647b      	str	r3, [r7, #68]	; 0x44
 8002554:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002558:	1912      	adds	r2, r2, r4
 800255a:	eb45 0303 	adc.w	r3, r5, r3
 800255e:	f04f 0000 	mov.w	r0, #0
 8002562:	f04f 0100 	mov.w	r1, #0
 8002566:	00d9      	lsls	r1, r3, #3
 8002568:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800256c:	00d0      	lsls	r0, r2, #3
 800256e:	4602      	mov	r2, r0
 8002570:	460b      	mov	r3, r1
 8002572:	1911      	adds	r1, r2, r4
 8002574:	6639      	str	r1, [r7, #96]	; 0x60
 8002576:	416b      	adcs	r3, r5
 8002578:	667b      	str	r3, [r7, #100]	; 0x64
 800257a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	461a      	mov	r2, r3
 8002580:	f04f 0300 	mov.w	r3, #0
 8002584:	1891      	adds	r1, r2, r2
 8002586:	63b9      	str	r1, [r7, #56]	; 0x38
 8002588:	415b      	adcs	r3, r3
 800258a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800258c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002590:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002594:	f7fd fe6c 	bl	8000270 <__aeabi_uldivmod>
 8002598:	4602      	mov	r2, r0
 800259a:	460b      	mov	r3, r1
 800259c:	4ba5      	ldr	r3, [pc, #660]	; (8002834 <UART_SetConfig+0x38c>)
 800259e:	fba3 2302 	umull	r2, r3, r3, r2
 80025a2:	095b      	lsrs	r3, r3, #5
 80025a4:	011e      	lsls	r6, r3, #4
 80025a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025a8:	461c      	mov	r4, r3
 80025aa:	f04f 0500 	mov.w	r5, #0
 80025ae:	4622      	mov	r2, r4
 80025b0:	462b      	mov	r3, r5
 80025b2:	1891      	adds	r1, r2, r2
 80025b4:	6339      	str	r1, [r7, #48]	; 0x30
 80025b6:	415b      	adcs	r3, r3
 80025b8:	637b      	str	r3, [r7, #52]	; 0x34
 80025ba:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80025be:	1912      	adds	r2, r2, r4
 80025c0:	eb45 0303 	adc.w	r3, r5, r3
 80025c4:	f04f 0000 	mov.w	r0, #0
 80025c8:	f04f 0100 	mov.w	r1, #0
 80025cc:	00d9      	lsls	r1, r3, #3
 80025ce:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80025d2:	00d0      	lsls	r0, r2, #3
 80025d4:	4602      	mov	r2, r0
 80025d6:	460b      	mov	r3, r1
 80025d8:	1911      	adds	r1, r2, r4
 80025da:	65b9      	str	r1, [r7, #88]	; 0x58
 80025dc:	416b      	adcs	r3, r5
 80025de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80025e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	461a      	mov	r2, r3
 80025e6:	f04f 0300 	mov.w	r3, #0
 80025ea:	1891      	adds	r1, r2, r2
 80025ec:	62b9      	str	r1, [r7, #40]	; 0x28
 80025ee:	415b      	adcs	r3, r3
 80025f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80025f6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80025fa:	f7fd fe39 	bl	8000270 <__aeabi_uldivmod>
 80025fe:	4602      	mov	r2, r0
 8002600:	460b      	mov	r3, r1
 8002602:	4b8c      	ldr	r3, [pc, #560]	; (8002834 <UART_SetConfig+0x38c>)
 8002604:	fba3 1302 	umull	r1, r3, r3, r2
 8002608:	095b      	lsrs	r3, r3, #5
 800260a:	2164      	movs	r1, #100	; 0x64
 800260c:	fb01 f303 	mul.w	r3, r1, r3
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	3332      	adds	r3, #50	; 0x32
 8002616:	4a87      	ldr	r2, [pc, #540]	; (8002834 <UART_SetConfig+0x38c>)
 8002618:	fba2 2303 	umull	r2, r3, r2, r3
 800261c:	095b      	lsrs	r3, r3, #5
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002624:	441e      	add	r6, r3
 8002626:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002628:	4618      	mov	r0, r3
 800262a:	f04f 0100 	mov.w	r1, #0
 800262e:	4602      	mov	r2, r0
 8002630:	460b      	mov	r3, r1
 8002632:	1894      	adds	r4, r2, r2
 8002634:	623c      	str	r4, [r7, #32]
 8002636:	415b      	adcs	r3, r3
 8002638:	627b      	str	r3, [r7, #36]	; 0x24
 800263a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800263e:	1812      	adds	r2, r2, r0
 8002640:	eb41 0303 	adc.w	r3, r1, r3
 8002644:	f04f 0400 	mov.w	r4, #0
 8002648:	f04f 0500 	mov.w	r5, #0
 800264c:	00dd      	lsls	r5, r3, #3
 800264e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002652:	00d4      	lsls	r4, r2, #3
 8002654:	4622      	mov	r2, r4
 8002656:	462b      	mov	r3, r5
 8002658:	1814      	adds	r4, r2, r0
 800265a:	653c      	str	r4, [r7, #80]	; 0x50
 800265c:	414b      	adcs	r3, r1
 800265e:	657b      	str	r3, [r7, #84]	; 0x54
 8002660:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	461a      	mov	r2, r3
 8002666:	f04f 0300 	mov.w	r3, #0
 800266a:	1891      	adds	r1, r2, r2
 800266c:	61b9      	str	r1, [r7, #24]
 800266e:	415b      	adcs	r3, r3
 8002670:	61fb      	str	r3, [r7, #28]
 8002672:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002676:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800267a:	f7fd fdf9 	bl	8000270 <__aeabi_uldivmod>
 800267e:	4602      	mov	r2, r0
 8002680:	460b      	mov	r3, r1
 8002682:	4b6c      	ldr	r3, [pc, #432]	; (8002834 <UART_SetConfig+0x38c>)
 8002684:	fba3 1302 	umull	r1, r3, r3, r2
 8002688:	095b      	lsrs	r3, r3, #5
 800268a:	2164      	movs	r1, #100	; 0x64
 800268c:	fb01 f303 	mul.w	r3, r1, r3
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	00db      	lsls	r3, r3, #3
 8002694:	3332      	adds	r3, #50	; 0x32
 8002696:	4a67      	ldr	r2, [pc, #412]	; (8002834 <UART_SetConfig+0x38c>)
 8002698:	fba2 2303 	umull	r2, r3, r2, r3
 800269c:	095b      	lsrs	r3, r3, #5
 800269e:	f003 0207 	and.w	r2, r3, #7
 80026a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4432      	add	r2, r6
 80026a8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80026aa:	e0b9      	b.n	8002820 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026ae:	461c      	mov	r4, r3
 80026b0:	f04f 0500 	mov.w	r5, #0
 80026b4:	4622      	mov	r2, r4
 80026b6:	462b      	mov	r3, r5
 80026b8:	1891      	adds	r1, r2, r2
 80026ba:	6139      	str	r1, [r7, #16]
 80026bc:	415b      	adcs	r3, r3
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80026c4:	1912      	adds	r2, r2, r4
 80026c6:	eb45 0303 	adc.w	r3, r5, r3
 80026ca:	f04f 0000 	mov.w	r0, #0
 80026ce:	f04f 0100 	mov.w	r1, #0
 80026d2:	00d9      	lsls	r1, r3, #3
 80026d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80026d8:	00d0      	lsls	r0, r2, #3
 80026da:	4602      	mov	r2, r0
 80026dc:	460b      	mov	r3, r1
 80026de:	eb12 0804 	adds.w	r8, r2, r4
 80026e2:	eb43 0905 	adc.w	r9, r3, r5
 80026e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	4618      	mov	r0, r3
 80026ec:	f04f 0100 	mov.w	r1, #0
 80026f0:	f04f 0200 	mov.w	r2, #0
 80026f4:	f04f 0300 	mov.w	r3, #0
 80026f8:	008b      	lsls	r3, r1, #2
 80026fa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80026fe:	0082      	lsls	r2, r0, #2
 8002700:	4640      	mov	r0, r8
 8002702:	4649      	mov	r1, r9
 8002704:	f7fd fdb4 	bl	8000270 <__aeabi_uldivmod>
 8002708:	4602      	mov	r2, r0
 800270a:	460b      	mov	r3, r1
 800270c:	4b49      	ldr	r3, [pc, #292]	; (8002834 <UART_SetConfig+0x38c>)
 800270e:	fba3 2302 	umull	r2, r3, r3, r2
 8002712:	095b      	lsrs	r3, r3, #5
 8002714:	011e      	lsls	r6, r3, #4
 8002716:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002718:	4618      	mov	r0, r3
 800271a:	f04f 0100 	mov.w	r1, #0
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	1894      	adds	r4, r2, r2
 8002724:	60bc      	str	r4, [r7, #8]
 8002726:	415b      	adcs	r3, r3
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800272e:	1812      	adds	r2, r2, r0
 8002730:	eb41 0303 	adc.w	r3, r1, r3
 8002734:	f04f 0400 	mov.w	r4, #0
 8002738:	f04f 0500 	mov.w	r5, #0
 800273c:	00dd      	lsls	r5, r3, #3
 800273e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002742:	00d4      	lsls	r4, r2, #3
 8002744:	4622      	mov	r2, r4
 8002746:	462b      	mov	r3, r5
 8002748:	1814      	adds	r4, r2, r0
 800274a:	64bc      	str	r4, [r7, #72]	; 0x48
 800274c:	414b      	adcs	r3, r1
 800274e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002750:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	4618      	mov	r0, r3
 8002756:	f04f 0100 	mov.w	r1, #0
 800275a:	f04f 0200 	mov.w	r2, #0
 800275e:	f04f 0300 	mov.w	r3, #0
 8002762:	008b      	lsls	r3, r1, #2
 8002764:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002768:	0082      	lsls	r2, r0, #2
 800276a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800276e:	f7fd fd7f 	bl	8000270 <__aeabi_uldivmod>
 8002772:	4602      	mov	r2, r0
 8002774:	460b      	mov	r3, r1
 8002776:	4b2f      	ldr	r3, [pc, #188]	; (8002834 <UART_SetConfig+0x38c>)
 8002778:	fba3 1302 	umull	r1, r3, r3, r2
 800277c:	095b      	lsrs	r3, r3, #5
 800277e:	2164      	movs	r1, #100	; 0x64
 8002780:	fb01 f303 	mul.w	r3, r1, r3
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	011b      	lsls	r3, r3, #4
 8002788:	3332      	adds	r3, #50	; 0x32
 800278a:	4a2a      	ldr	r2, [pc, #168]	; (8002834 <UART_SetConfig+0x38c>)
 800278c:	fba2 2303 	umull	r2, r3, r2, r3
 8002790:	095b      	lsrs	r3, r3, #5
 8002792:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002796:	441e      	add	r6, r3
 8002798:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800279a:	4618      	mov	r0, r3
 800279c:	f04f 0100 	mov.w	r1, #0
 80027a0:	4602      	mov	r2, r0
 80027a2:	460b      	mov	r3, r1
 80027a4:	1894      	adds	r4, r2, r2
 80027a6:	603c      	str	r4, [r7, #0]
 80027a8:	415b      	adcs	r3, r3
 80027aa:	607b      	str	r3, [r7, #4]
 80027ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80027b0:	1812      	adds	r2, r2, r0
 80027b2:	eb41 0303 	adc.w	r3, r1, r3
 80027b6:	f04f 0400 	mov.w	r4, #0
 80027ba:	f04f 0500 	mov.w	r5, #0
 80027be:	00dd      	lsls	r5, r3, #3
 80027c0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80027c4:	00d4      	lsls	r4, r2, #3
 80027c6:	4622      	mov	r2, r4
 80027c8:	462b      	mov	r3, r5
 80027ca:	eb12 0a00 	adds.w	sl, r2, r0
 80027ce:	eb43 0b01 	adc.w	fp, r3, r1
 80027d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f04f 0100 	mov.w	r1, #0
 80027dc:	f04f 0200 	mov.w	r2, #0
 80027e0:	f04f 0300 	mov.w	r3, #0
 80027e4:	008b      	lsls	r3, r1, #2
 80027e6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80027ea:	0082      	lsls	r2, r0, #2
 80027ec:	4650      	mov	r0, sl
 80027ee:	4659      	mov	r1, fp
 80027f0:	f7fd fd3e 	bl	8000270 <__aeabi_uldivmod>
 80027f4:	4602      	mov	r2, r0
 80027f6:	460b      	mov	r3, r1
 80027f8:	4b0e      	ldr	r3, [pc, #56]	; (8002834 <UART_SetConfig+0x38c>)
 80027fa:	fba3 1302 	umull	r1, r3, r3, r2
 80027fe:	095b      	lsrs	r3, r3, #5
 8002800:	2164      	movs	r1, #100	; 0x64
 8002802:	fb01 f303 	mul.w	r3, r1, r3
 8002806:	1ad3      	subs	r3, r2, r3
 8002808:	011b      	lsls	r3, r3, #4
 800280a:	3332      	adds	r3, #50	; 0x32
 800280c:	4a09      	ldr	r2, [pc, #36]	; (8002834 <UART_SetConfig+0x38c>)
 800280e:	fba2 2303 	umull	r2, r3, r2, r3
 8002812:	095b      	lsrs	r3, r3, #5
 8002814:	f003 020f 	and.w	r2, r3, #15
 8002818:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4432      	add	r2, r6
 800281e:	609a      	str	r2, [r3, #8]
}
 8002820:	bf00      	nop
 8002822:	377c      	adds	r7, #124	; 0x7c
 8002824:	46bd      	mov	sp, r7
 8002826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800282a:	bf00      	nop
 800282c:	40011000 	.word	0x40011000
 8002830:	40011400 	.word	0x40011400
 8002834:	51eb851f 	.word	0x51eb851f

08002838 <__errno>:
 8002838:	4b01      	ldr	r3, [pc, #4]	; (8002840 <__errno+0x8>)
 800283a:	6818      	ldr	r0, [r3, #0]
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	2000000c 	.word	0x2000000c

08002844 <__libc_init_array>:
 8002844:	b570      	push	{r4, r5, r6, lr}
 8002846:	4d0d      	ldr	r5, [pc, #52]	; (800287c <__libc_init_array+0x38>)
 8002848:	4c0d      	ldr	r4, [pc, #52]	; (8002880 <__libc_init_array+0x3c>)
 800284a:	1b64      	subs	r4, r4, r5
 800284c:	10a4      	asrs	r4, r4, #2
 800284e:	2600      	movs	r6, #0
 8002850:	42a6      	cmp	r6, r4
 8002852:	d109      	bne.n	8002868 <__libc_init_array+0x24>
 8002854:	4d0b      	ldr	r5, [pc, #44]	; (8002884 <__libc_init_array+0x40>)
 8002856:	4c0c      	ldr	r4, [pc, #48]	; (8002888 <__libc_init_array+0x44>)
 8002858:	f000 ff76 	bl	8003748 <_init>
 800285c:	1b64      	subs	r4, r4, r5
 800285e:	10a4      	asrs	r4, r4, #2
 8002860:	2600      	movs	r6, #0
 8002862:	42a6      	cmp	r6, r4
 8002864:	d105      	bne.n	8002872 <__libc_init_array+0x2e>
 8002866:	bd70      	pop	{r4, r5, r6, pc}
 8002868:	f855 3b04 	ldr.w	r3, [r5], #4
 800286c:	4798      	blx	r3
 800286e:	3601      	adds	r6, #1
 8002870:	e7ee      	b.n	8002850 <__libc_init_array+0xc>
 8002872:	f855 3b04 	ldr.w	r3, [r5], #4
 8002876:	4798      	blx	r3
 8002878:	3601      	adds	r6, #1
 800287a:	e7f2      	b.n	8002862 <__libc_init_array+0x1e>
 800287c:	0800382c 	.word	0x0800382c
 8002880:	0800382c 	.word	0x0800382c
 8002884:	0800382c 	.word	0x0800382c
 8002888:	08003830 	.word	0x08003830

0800288c <memset>:
 800288c:	4402      	add	r2, r0
 800288e:	4603      	mov	r3, r0
 8002890:	4293      	cmp	r3, r2
 8002892:	d100      	bne.n	8002896 <memset+0xa>
 8002894:	4770      	bx	lr
 8002896:	f803 1b01 	strb.w	r1, [r3], #1
 800289a:	e7f9      	b.n	8002890 <memset+0x4>

0800289c <iprintf>:
 800289c:	b40f      	push	{r0, r1, r2, r3}
 800289e:	4b0a      	ldr	r3, [pc, #40]	; (80028c8 <iprintf+0x2c>)
 80028a0:	b513      	push	{r0, r1, r4, lr}
 80028a2:	681c      	ldr	r4, [r3, #0]
 80028a4:	b124      	cbz	r4, 80028b0 <iprintf+0x14>
 80028a6:	69a3      	ldr	r3, [r4, #24]
 80028a8:	b913      	cbnz	r3, 80028b0 <iprintf+0x14>
 80028aa:	4620      	mov	r0, r4
 80028ac:	f000 f866 	bl	800297c <__sinit>
 80028b0:	ab05      	add	r3, sp, #20
 80028b2:	9a04      	ldr	r2, [sp, #16]
 80028b4:	68a1      	ldr	r1, [r4, #8]
 80028b6:	9301      	str	r3, [sp, #4]
 80028b8:	4620      	mov	r0, r4
 80028ba:	f000 f983 	bl	8002bc4 <_vfiprintf_r>
 80028be:	b002      	add	sp, #8
 80028c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028c4:	b004      	add	sp, #16
 80028c6:	4770      	bx	lr
 80028c8:	2000000c 	.word	0x2000000c

080028cc <std>:
 80028cc:	2300      	movs	r3, #0
 80028ce:	b510      	push	{r4, lr}
 80028d0:	4604      	mov	r4, r0
 80028d2:	e9c0 3300 	strd	r3, r3, [r0]
 80028d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80028da:	6083      	str	r3, [r0, #8]
 80028dc:	8181      	strh	r1, [r0, #12]
 80028de:	6643      	str	r3, [r0, #100]	; 0x64
 80028e0:	81c2      	strh	r2, [r0, #14]
 80028e2:	6183      	str	r3, [r0, #24]
 80028e4:	4619      	mov	r1, r3
 80028e6:	2208      	movs	r2, #8
 80028e8:	305c      	adds	r0, #92	; 0x5c
 80028ea:	f7ff ffcf 	bl	800288c <memset>
 80028ee:	4b05      	ldr	r3, [pc, #20]	; (8002904 <std+0x38>)
 80028f0:	6263      	str	r3, [r4, #36]	; 0x24
 80028f2:	4b05      	ldr	r3, [pc, #20]	; (8002908 <std+0x3c>)
 80028f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80028f6:	4b05      	ldr	r3, [pc, #20]	; (800290c <std+0x40>)
 80028f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80028fa:	4b05      	ldr	r3, [pc, #20]	; (8002910 <std+0x44>)
 80028fc:	6224      	str	r4, [r4, #32]
 80028fe:	6323      	str	r3, [r4, #48]	; 0x30
 8002900:	bd10      	pop	{r4, pc}
 8002902:	bf00      	nop
 8002904:	0800316d 	.word	0x0800316d
 8002908:	0800318f 	.word	0x0800318f
 800290c:	080031c7 	.word	0x080031c7
 8002910:	080031eb 	.word	0x080031eb

08002914 <_cleanup_r>:
 8002914:	4901      	ldr	r1, [pc, #4]	; (800291c <_cleanup_r+0x8>)
 8002916:	f000 b8af 	b.w	8002a78 <_fwalk_reent>
 800291a:	bf00      	nop
 800291c:	080034c5 	.word	0x080034c5

08002920 <__sfmoreglue>:
 8002920:	b570      	push	{r4, r5, r6, lr}
 8002922:	1e4a      	subs	r2, r1, #1
 8002924:	2568      	movs	r5, #104	; 0x68
 8002926:	4355      	muls	r5, r2
 8002928:	460e      	mov	r6, r1
 800292a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800292e:	f000 f8c5 	bl	8002abc <_malloc_r>
 8002932:	4604      	mov	r4, r0
 8002934:	b140      	cbz	r0, 8002948 <__sfmoreglue+0x28>
 8002936:	2100      	movs	r1, #0
 8002938:	e9c0 1600 	strd	r1, r6, [r0]
 800293c:	300c      	adds	r0, #12
 800293e:	60a0      	str	r0, [r4, #8]
 8002940:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002944:	f7ff ffa2 	bl	800288c <memset>
 8002948:	4620      	mov	r0, r4
 800294a:	bd70      	pop	{r4, r5, r6, pc}

0800294c <__sfp_lock_acquire>:
 800294c:	4801      	ldr	r0, [pc, #4]	; (8002954 <__sfp_lock_acquire+0x8>)
 800294e:	f000 b8b3 	b.w	8002ab8 <__retarget_lock_acquire_recursive>
 8002952:	bf00      	nop
 8002954:	200000e8 	.word	0x200000e8

08002958 <__sfp_lock_release>:
 8002958:	4801      	ldr	r0, [pc, #4]	; (8002960 <__sfp_lock_release+0x8>)
 800295a:	f000 b8ae 	b.w	8002aba <__retarget_lock_release_recursive>
 800295e:	bf00      	nop
 8002960:	200000e8 	.word	0x200000e8

08002964 <__sinit_lock_acquire>:
 8002964:	4801      	ldr	r0, [pc, #4]	; (800296c <__sinit_lock_acquire+0x8>)
 8002966:	f000 b8a7 	b.w	8002ab8 <__retarget_lock_acquire_recursive>
 800296a:	bf00      	nop
 800296c:	200000e3 	.word	0x200000e3

08002970 <__sinit_lock_release>:
 8002970:	4801      	ldr	r0, [pc, #4]	; (8002978 <__sinit_lock_release+0x8>)
 8002972:	f000 b8a2 	b.w	8002aba <__retarget_lock_release_recursive>
 8002976:	bf00      	nop
 8002978:	200000e3 	.word	0x200000e3

0800297c <__sinit>:
 800297c:	b510      	push	{r4, lr}
 800297e:	4604      	mov	r4, r0
 8002980:	f7ff fff0 	bl	8002964 <__sinit_lock_acquire>
 8002984:	69a3      	ldr	r3, [r4, #24]
 8002986:	b11b      	cbz	r3, 8002990 <__sinit+0x14>
 8002988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800298c:	f7ff bff0 	b.w	8002970 <__sinit_lock_release>
 8002990:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002994:	6523      	str	r3, [r4, #80]	; 0x50
 8002996:	4b13      	ldr	r3, [pc, #76]	; (80029e4 <__sinit+0x68>)
 8002998:	4a13      	ldr	r2, [pc, #76]	; (80029e8 <__sinit+0x6c>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	62a2      	str	r2, [r4, #40]	; 0x28
 800299e:	42a3      	cmp	r3, r4
 80029a0:	bf04      	itt	eq
 80029a2:	2301      	moveq	r3, #1
 80029a4:	61a3      	streq	r3, [r4, #24]
 80029a6:	4620      	mov	r0, r4
 80029a8:	f000 f820 	bl	80029ec <__sfp>
 80029ac:	6060      	str	r0, [r4, #4]
 80029ae:	4620      	mov	r0, r4
 80029b0:	f000 f81c 	bl	80029ec <__sfp>
 80029b4:	60a0      	str	r0, [r4, #8]
 80029b6:	4620      	mov	r0, r4
 80029b8:	f000 f818 	bl	80029ec <__sfp>
 80029bc:	2200      	movs	r2, #0
 80029be:	60e0      	str	r0, [r4, #12]
 80029c0:	2104      	movs	r1, #4
 80029c2:	6860      	ldr	r0, [r4, #4]
 80029c4:	f7ff ff82 	bl	80028cc <std>
 80029c8:	68a0      	ldr	r0, [r4, #8]
 80029ca:	2201      	movs	r2, #1
 80029cc:	2109      	movs	r1, #9
 80029ce:	f7ff ff7d 	bl	80028cc <std>
 80029d2:	68e0      	ldr	r0, [r4, #12]
 80029d4:	2202      	movs	r2, #2
 80029d6:	2112      	movs	r1, #18
 80029d8:	f7ff ff78 	bl	80028cc <std>
 80029dc:	2301      	movs	r3, #1
 80029de:	61a3      	str	r3, [r4, #24]
 80029e0:	e7d2      	b.n	8002988 <__sinit+0xc>
 80029e2:	bf00      	nop
 80029e4:	0800378c 	.word	0x0800378c
 80029e8:	08002915 	.word	0x08002915

080029ec <__sfp>:
 80029ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ee:	4607      	mov	r7, r0
 80029f0:	f7ff ffac 	bl	800294c <__sfp_lock_acquire>
 80029f4:	4b1e      	ldr	r3, [pc, #120]	; (8002a70 <__sfp+0x84>)
 80029f6:	681e      	ldr	r6, [r3, #0]
 80029f8:	69b3      	ldr	r3, [r6, #24]
 80029fa:	b913      	cbnz	r3, 8002a02 <__sfp+0x16>
 80029fc:	4630      	mov	r0, r6
 80029fe:	f7ff ffbd 	bl	800297c <__sinit>
 8002a02:	3648      	adds	r6, #72	; 0x48
 8002a04:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	d503      	bpl.n	8002a14 <__sfp+0x28>
 8002a0c:	6833      	ldr	r3, [r6, #0]
 8002a0e:	b30b      	cbz	r3, 8002a54 <__sfp+0x68>
 8002a10:	6836      	ldr	r6, [r6, #0]
 8002a12:	e7f7      	b.n	8002a04 <__sfp+0x18>
 8002a14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002a18:	b9d5      	cbnz	r5, 8002a50 <__sfp+0x64>
 8002a1a:	4b16      	ldr	r3, [pc, #88]	; (8002a74 <__sfp+0x88>)
 8002a1c:	60e3      	str	r3, [r4, #12]
 8002a1e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002a22:	6665      	str	r5, [r4, #100]	; 0x64
 8002a24:	f000 f847 	bl	8002ab6 <__retarget_lock_init_recursive>
 8002a28:	f7ff ff96 	bl	8002958 <__sfp_lock_release>
 8002a2c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002a30:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002a34:	6025      	str	r5, [r4, #0]
 8002a36:	61a5      	str	r5, [r4, #24]
 8002a38:	2208      	movs	r2, #8
 8002a3a:	4629      	mov	r1, r5
 8002a3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002a40:	f7ff ff24 	bl	800288c <memset>
 8002a44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002a48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002a4c:	4620      	mov	r0, r4
 8002a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a50:	3468      	adds	r4, #104	; 0x68
 8002a52:	e7d9      	b.n	8002a08 <__sfp+0x1c>
 8002a54:	2104      	movs	r1, #4
 8002a56:	4638      	mov	r0, r7
 8002a58:	f7ff ff62 	bl	8002920 <__sfmoreglue>
 8002a5c:	4604      	mov	r4, r0
 8002a5e:	6030      	str	r0, [r6, #0]
 8002a60:	2800      	cmp	r0, #0
 8002a62:	d1d5      	bne.n	8002a10 <__sfp+0x24>
 8002a64:	f7ff ff78 	bl	8002958 <__sfp_lock_release>
 8002a68:	230c      	movs	r3, #12
 8002a6a:	603b      	str	r3, [r7, #0]
 8002a6c:	e7ee      	b.n	8002a4c <__sfp+0x60>
 8002a6e:	bf00      	nop
 8002a70:	0800378c 	.word	0x0800378c
 8002a74:	ffff0001 	.word	0xffff0001

08002a78 <_fwalk_reent>:
 8002a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a7c:	4606      	mov	r6, r0
 8002a7e:	4688      	mov	r8, r1
 8002a80:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002a84:	2700      	movs	r7, #0
 8002a86:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002a8a:	f1b9 0901 	subs.w	r9, r9, #1
 8002a8e:	d505      	bpl.n	8002a9c <_fwalk_reent+0x24>
 8002a90:	6824      	ldr	r4, [r4, #0]
 8002a92:	2c00      	cmp	r4, #0
 8002a94:	d1f7      	bne.n	8002a86 <_fwalk_reent+0xe>
 8002a96:	4638      	mov	r0, r7
 8002a98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a9c:	89ab      	ldrh	r3, [r5, #12]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d907      	bls.n	8002ab2 <_fwalk_reent+0x3a>
 8002aa2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	d003      	beq.n	8002ab2 <_fwalk_reent+0x3a>
 8002aaa:	4629      	mov	r1, r5
 8002aac:	4630      	mov	r0, r6
 8002aae:	47c0      	blx	r8
 8002ab0:	4307      	orrs	r7, r0
 8002ab2:	3568      	adds	r5, #104	; 0x68
 8002ab4:	e7e9      	b.n	8002a8a <_fwalk_reent+0x12>

08002ab6 <__retarget_lock_init_recursive>:
 8002ab6:	4770      	bx	lr

08002ab8 <__retarget_lock_acquire_recursive>:
 8002ab8:	4770      	bx	lr

08002aba <__retarget_lock_release_recursive>:
 8002aba:	4770      	bx	lr

08002abc <_malloc_r>:
 8002abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002abe:	1ccd      	adds	r5, r1, #3
 8002ac0:	f025 0503 	bic.w	r5, r5, #3
 8002ac4:	3508      	adds	r5, #8
 8002ac6:	2d0c      	cmp	r5, #12
 8002ac8:	bf38      	it	cc
 8002aca:	250c      	movcc	r5, #12
 8002acc:	2d00      	cmp	r5, #0
 8002ace:	4606      	mov	r6, r0
 8002ad0:	db01      	blt.n	8002ad6 <_malloc_r+0x1a>
 8002ad2:	42a9      	cmp	r1, r5
 8002ad4:	d903      	bls.n	8002ade <_malloc_r+0x22>
 8002ad6:	230c      	movs	r3, #12
 8002ad8:	6033      	str	r3, [r6, #0]
 8002ada:	2000      	movs	r0, #0
 8002adc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ade:	f000 fda3 	bl	8003628 <__malloc_lock>
 8002ae2:	4921      	ldr	r1, [pc, #132]	; (8002b68 <_malloc_r+0xac>)
 8002ae4:	680a      	ldr	r2, [r1, #0]
 8002ae6:	4614      	mov	r4, r2
 8002ae8:	b99c      	cbnz	r4, 8002b12 <_malloc_r+0x56>
 8002aea:	4f20      	ldr	r7, [pc, #128]	; (8002b6c <_malloc_r+0xb0>)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	b923      	cbnz	r3, 8002afa <_malloc_r+0x3e>
 8002af0:	4621      	mov	r1, r4
 8002af2:	4630      	mov	r0, r6
 8002af4:	f000 fb2a 	bl	800314c <_sbrk_r>
 8002af8:	6038      	str	r0, [r7, #0]
 8002afa:	4629      	mov	r1, r5
 8002afc:	4630      	mov	r0, r6
 8002afe:	f000 fb25 	bl	800314c <_sbrk_r>
 8002b02:	1c43      	adds	r3, r0, #1
 8002b04:	d123      	bne.n	8002b4e <_malloc_r+0x92>
 8002b06:	230c      	movs	r3, #12
 8002b08:	6033      	str	r3, [r6, #0]
 8002b0a:	4630      	mov	r0, r6
 8002b0c:	f000 fd92 	bl	8003634 <__malloc_unlock>
 8002b10:	e7e3      	b.n	8002ada <_malloc_r+0x1e>
 8002b12:	6823      	ldr	r3, [r4, #0]
 8002b14:	1b5b      	subs	r3, r3, r5
 8002b16:	d417      	bmi.n	8002b48 <_malloc_r+0x8c>
 8002b18:	2b0b      	cmp	r3, #11
 8002b1a:	d903      	bls.n	8002b24 <_malloc_r+0x68>
 8002b1c:	6023      	str	r3, [r4, #0]
 8002b1e:	441c      	add	r4, r3
 8002b20:	6025      	str	r5, [r4, #0]
 8002b22:	e004      	b.n	8002b2e <_malloc_r+0x72>
 8002b24:	6863      	ldr	r3, [r4, #4]
 8002b26:	42a2      	cmp	r2, r4
 8002b28:	bf0c      	ite	eq
 8002b2a:	600b      	streq	r3, [r1, #0]
 8002b2c:	6053      	strne	r3, [r2, #4]
 8002b2e:	4630      	mov	r0, r6
 8002b30:	f000 fd80 	bl	8003634 <__malloc_unlock>
 8002b34:	f104 000b 	add.w	r0, r4, #11
 8002b38:	1d23      	adds	r3, r4, #4
 8002b3a:	f020 0007 	bic.w	r0, r0, #7
 8002b3e:	1ac2      	subs	r2, r0, r3
 8002b40:	d0cc      	beq.n	8002adc <_malloc_r+0x20>
 8002b42:	1a1b      	subs	r3, r3, r0
 8002b44:	50a3      	str	r3, [r4, r2]
 8002b46:	e7c9      	b.n	8002adc <_malloc_r+0x20>
 8002b48:	4622      	mov	r2, r4
 8002b4a:	6864      	ldr	r4, [r4, #4]
 8002b4c:	e7cc      	b.n	8002ae8 <_malloc_r+0x2c>
 8002b4e:	1cc4      	adds	r4, r0, #3
 8002b50:	f024 0403 	bic.w	r4, r4, #3
 8002b54:	42a0      	cmp	r0, r4
 8002b56:	d0e3      	beq.n	8002b20 <_malloc_r+0x64>
 8002b58:	1a21      	subs	r1, r4, r0
 8002b5a:	4630      	mov	r0, r6
 8002b5c:	f000 faf6 	bl	800314c <_sbrk_r>
 8002b60:	3001      	adds	r0, #1
 8002b62:	d1dd      	bne.n	8002b20 <_malloc_r+0x64>
 8002b64:	e7cf      	b.n	8002b06 <_malloc_r+0x4a>
 8002b66:	bf00      	nop
 8002b68:	20000090 	.word	0x20000090
 8002b6c:	20000094 	.word	0x20000094

08002b70 <__sfputc_r>:
 8002b70:	6893      	ldr	r3, [r2, #8]
 8002b72:	3b01      	subs	r3, #1
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	b410      	push	{r4}
 8002b78:	6093      	str	r3, [r2, #8]
 8002b7a:	da08      	bge.n	8002b8e <__sfputc_r+0x1e>
 8002b7c:	6994      	ldr	r4, [r2, #24]
 8002b7e:	42a3      	cmp	r3, r4
 8002b80:	db01      	blt.n	8002b86 <__sfputc_r+0x16>
 8002b82:	290a      	cmp	r1, #10
 8002b84:	d103      	bne.n	8002b8e <__sfputc_r+0x1e>
 8002b86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b8a:	f000 bb33 	b.w	80031f4 <__swbuf_r>
 8002b8e:	6813      	ldr	r3, [r2, #0]
 8002b90:	1c58      	adds	r0, r3, #1
 8002b92:	6010      	str	r0, [r2, #0]
 8002b94:	7019      	strb	r1, [r3, #0]
 8002b96:	4608      	mov	r0, r1
 8002b98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <__sfputs_r>:
 8002b9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ba0:	4606      	mov	r6, r0
 8002ba2:	460f      	mov	r7, r1
 8002ba4:	4614      	mov	r4, r2
 8002ba6:	18d5      	adds	r5, r2, r3
 8002ba8:	42ac      	cmp	r4, r5
 8002baa:	d101      	bne.n	8002bb0 <__sfputs_r+0x12>
 8002bac:	2000      	movs	r0, #0
 8002bae:	e007      	b.n	8002bc0 <__sfputs_r+0x22>
 8002bb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002bb4:	463a      	mov	r2, r7
 8002bb6:	4630      	mov	r0, r6
 8002bb8:	f7ff ffda 	bl	8002b70 <__sfputc_r>
 8002bbc:	1c43      	adds	r3, r0, #1
 8002bbe:	d1f3      	bne.n	8002ba8 <__sfputs_r+0xa>
 8002bc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002bc4 <_vfiprintf_r>:
 8002bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bc8:	460d      	mov	r5, r1
 8002bca:	b09d      	sub	sp, #116	; 0x74
 8002bcc:	4614      	mov	r4, r2
 8002bce:	4698      	mov	r8, r3
 8002bd0:	4606      	mov	r6, r0
 8002bd2:	b118      	cbz	r0, 8002bdc <_vfiprintf_r+0x18>
 8002bd4:	6983      	ldr	r3, [r0, #24]
 8002bd6:	b90b      	cbnz	r3, 8002bdc <_vfiprintf_r+0x18>
 8002bd8:	f7ff fed0 	bl	800297c <__sinit>
 8002bdc:	4b89      	ldr	r3, [pc, #548]	; (8002e04 <_vfiprintf_r+0x240>)
 8002bde:	429d      	cmp	r5, r3
 8002be0:	d11b      	bne.n	8002c1a <_vfiprintf_r+0x56>
 8002be2:	6875      	ldr	r5, [r6, #4]
 8002be4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002be6:	07d9      	lsls	r1, r3, #31
 8002be8:	d405      	bmi.n	8002bf6 <_vfiprintf_r+0x32>
 8002bea:	89ab      	ldrh	r3, [r5, #12]
 8002bec:	059a      	lsls	r2, r3, #22
 8002bee:	d402      	bmi.n	8002bf6 <_vfiprintf_r+0x32>
 8002bf0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002bf2:	f7ff ff61 	bl	8002ab8 <__retarget_lock_acquire_recursive>
 8002bf6:	89ab      	ldrh	r3, [r5, #12]
 8002bf8:	071b      	lsls	r3, r3, #28
 8002bfa:	d501      	bpl.n	8002c00 <_vfiprintf_r+0x3c>
 8002bfc:	692b      	ldr	r3, [r5, #16]
 8002bfe:	b9eb      	cbnz	r3, 8002c3c <_vfiprintf_r+0x78>
 8002c00:	4629      	mov	r1, r5
 8002c02:	4630      	mov	r0, r6
 8002c04:	f000 fb5a 	bl	80032bc <__swsetup_r>
 8002c08:	b1c0      	cbz	r0, 8002c3c <_vfiprintf_r+0x78>
 8002c0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002c0c:	07dc      	lsls	r4, r3, #31
 8002c0e:	d50e      	bpl.n	8002c2e <_vfiprintf_r+0x6a>
 8002c10:	f04f 30ff 	mov.w	r0, #4294967295
 8002c14:	b01d      	add	sp, #116	; 0x74
 8002c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c1a:	4b7b      	ldr	r3, [pc, #492]	; (8002e08 <_vfiprintf_r+0x244>)
 8002c1c:	429d      	cmp	r5, r3
 8002c1e:	d101      	bne.n	8002c24 <_vfiprintf_r+0x60>
 8002c20:	68b5      	ldr	r5, [r6, #8]
 8002c22:	e7df      	b.n	8002be4 <_vfiprintf_r+0x20>
 8002c24:	4b79      	ldr	r3, [pc, #484]	; (8002e0c <_vfiprintf_r+0x248>)
 8002c26:	429d      	cmp	r5, r3
 8002c28:	bf08      	it	eq
 8002c2a:	68f5      	ldreq	r5, [r6, #12]
 8002c2c:	e7da      	b.n	8002be4 <_vfiprintf_r+0x20>
 8002c2e:	89ab      	ldrh	r3, [r5, #12]
 8002c30:	0598      	lsls	r0, r3, #22
 8002c32:	d4ed      	bmi.n	8002c10 <_vfiprintf_r+0x4c>
 8002c34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002c36:	f7ff ff40 	bl	8002aba <__retarget_lock_release_recursive>
 8002c3a:	e7e9      	b.n	8002c10 <_vfiprintf_r+0x4c>
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	9309      	str	r3, [sp, #36]	; 0x24
 8002c40:	2320      	movs	r3, #32
 8002c42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c46:	f8cd 800c 	str.w	r8, [sp, #12]
 8002c4a:	2330      	movs	r3, #48	; 0x30
 8002c4c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002e10 <_vfiprintf_r+0x24c>
 8002c50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c54:	f04f 0901 	mov.w	r9, #1
 8002c58:	4623      	mov	r3, r4
 8002c5a:	469a      	mov	sl, r3
 8002c5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002c60:	b10a      	cbz	r2, 8002c66 <_vfiprintf_r+0xa2>
 8002c62:	2a25      	cmp	r2, #37	; 0x25
 8002c64:	d1f9      	bne.n	8002c5a <_vfiprintf_r+0x96>
 8002c66:	ebba 0b04 	subs.w	fp, sl, r4
 8002c6a:	d00b      	beq.n	8002c84 <_vfiprintf_r+0xc0>
 8002c6c:	465b      	mov	r3, fp
 8002c6e:	4622      	mov	r2, r4
 8002c70:	4629      	mov	r1, r5
 8002c72:	4630      	mov	r0, r6
 8002c74:	f7ff ff93 	bl	8002b9e <__sfputs_r>
 8002c78:	3001      	adds	r0, #1
 8002c7a:	f000 80aa 	beq.w	8002dd2 <_vfiprintf_r+0x20e>
 8002c7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002c80:	445a      	add	r2, fp
 8002c82:	9209      	str	r2, [sp, #36]	; 0x24
 8002c84:	f89a 3000 	ldrb.w	r3, [sl]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	f000 80a2 	beq.w	8002dd2 <_vfiprintf_r+0x20e>
 8002c8e:	2300      	movs	r3, #0
 8002c90:	f04f 32ff 	mov.w	r2, #4294967295
 8002c94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002c98:	f10a 0a01 	add.w	sl, sl, #1
 8002c9c:	9304      	str	r3, [sp, #16]
 8002c9e:	9307      	str	r3, [sp, #28]
 8002ca0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ca4:	931a      	str	r3, [sp, #104]	; 0x68
 8002ca6:	4654      	mov	r4, sl
 8002ca8:	2205      	movs	r2, #5
 8002caa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cae:	4858      	ldr	r0, [pc, #352]	; (8002e10 <_vfiprintf_r+0x24c>)
 8002cb0:	f7fd fa8e 	bl	80001d0 <memchr>
 8002cb4:	9a04      	ldr	r2, [sp, #16]
 8002cb6:	b9d8      	cbnz	r0, 8002cf0 <_vfiprintf_r+0x12c>
 8002cb8:	06d1      	lsls	r1, r2, #27
 8002cba:	bf44      	itt	mi
 8002cbc:	2320      	movmi	r3, #32
 8002cbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002cc2:	0713      	lsls	r3, r2, #28
 8002cc4:	bf44      	itt	mi
 8002cc6:	232b      	movmi	r3, #43	; 0x2b
 8002cc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ccc:	f89a 3000 	ldrb.w	r3, [sl]
 8002cd0:	2b2a      	cmp	r3, #42	; 0x2a
 8002cd2:	d015      	beq.n	8002d00 <_vfiprintf_r+0x13c>
 8002cd4:	9a07      	ldr	r2, [sp, #28]
 8002cd6:	4654      	mov	r4, sl
 8002cd8:	2000      	movs	r0, #0
 8002cda:	f04f 0c0a 	mov.w	ip, #10
 8002cde:	4621      	mov	r1, r4
 8002ce0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ce4:	3b30      	subs	r3, #48	; 0x30
 8002ce6:	2b09      	cmp	r3, #9
 8002ce8:	d94e      	bls.n	8002d88 <_vfiprintf_r+0x1c4>
 8002cea:	b1b0      	cbz	r0, 8002d1a <_vfiprintf_r+0x156>
 8002cec:	9207      	str	r2, [sp, #28]
 8002cee:	e014      	b.n	8002d1a <_vfiprintf_r+0x156>
 8002cf0:	eba0 0308 	sub.w	r3, r0, r8
 8002cf4:	fa09 f303 	lsl.w	r3, r9, r3
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	9304      	str	r3, [sp, #16]
 8002cfc:	46a2      	mov	sl, r4
 8002cfe:	e7d2      	b.n	8002ca6 <_vfiprintf_r+0xe2>
 8002d00:	9b03      	ldr	r3, [sp, #12]
 8002d02:	1d19      	adds	r1, r3, #4
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	9103      	str	r1, [sp, #12]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	bfbb      	ittet	lt
 8002d0c:	425b      	neglt	r3, r3
 8002d0e:	f042 0202 	orrlt.w	r2, r2, #2
 8002d12:	9307      	strge	r3, [sp, #28]
 8002d14:	9307      	strlt	r3, [sp, #28]
 8002d16:	bfb8      	it	lt
 8002d18:	9204      	strlt	r2, [sp, #16]
 8002d1a:	7823      	ldrb	r3, [r4, #0]
 8002d1c:	2b2e      	cmp	r3, #46	; 0x2e
 8002d1e:	d10c      	bne.n	8002d3a <_vfiprintf_r+0x176>
 8002d20:	7863      	ldrb	r3, [r4, #1]
 8002d22:	2b2a      	cmp	r3, #42	; 0x2a
 8002d24:	d135      	bne.n	8002d92 <_vfiprintf_r+0x1ce>
 8002d26:	9b03      	ldr	r3, [sp, #12]
 8002d28:	1d1a      	adds	r2, r3, #4
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	9203      	str	r2, [sp, #12]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	bfb8      	it	lt
 8002d32:	f04f 33ff 	movlt.w	r3, #4294967295
 8002d36:	3402      	adds	r4, #2
 8002d38:	9305      	str	r3, [sp, #20]
 8002d3a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002e20 <_vfiprintf_r+0x25c>
 8002d3e:	7821      	ldrb	r1, [r4, #0]
 8002d40:	2203      	movs	r2, #3
 8002d42:	4650      	mov	r0, sl
 8002d44:	f7fd fa44 	bl	80001d0 <memchr>
 8002d48:	b140      	cbz	r0, 8002d5c <_vfiprintf_r+0x198>
 8002d4a:	2340      	movs	r3, #64	; 0x40
 8002d4c:	eba0 000a 	sub.w	r0, r0, sl
 8002d50:	fa03 f000 	lsl.w	r0, r3, r0
 8002d54:	9b04      	ldr	r3, [sp, #16]
 8002d56:	4303      	orrs	r3, r0
 8002d58:	3401      	adds	r4, #1
 8002d5a:	9304      	str	r3, [sp, #16]
 8002d5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d60:	482c      	ldr	r0, [pc, #176]	; (8002e14 <_vfiprintf_r+0x250>)
 8002d62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002d66:	2206      	movs	r2, #6
 8002d68:	f7fd fa32 	bl	80001d0 <memchr>
 8002d6c:	2800      	cmp	r0, #0
 8002d6e:	d03f      	beq.n	8002df0 <_vfiprintf_r+0x22c>
 8002d70:	4b29      	ldr	r3, [pc, #164]	; (8002e18 <_vfiprintf_r+0x254>)
 8002d72:	bb1b      	cbnz	r3, 8002dbc <_vfiprintf_r+0x1f8>
 8002d74:	9b03      	ldr	r3, [sp, #12]
 8002d76:	3307      	adds	r3, #7
 8002d78:	f023 0307 	bic.w	r3, r3, #7
 8002d7c:	3308      	adds	r3, #8
 8002d7e:	9303      	str	r3, [sp, #12]
 8002d80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d82:	443b      	add	r3, r7
 8002d84:	9309      	str	r3, [sp, #36]	; 0x24
 8002d86:	e767      	b.n	8002c58 <_vfiprintf_r+0x94>
 8002d88:	fb0c 3202 	mla	r2, ip, r2, r3
 8002d8c:	460c      	mov	r4, r1
 8002d8e:	2001      	movs	r0, #1
 8002d90:	e7a5      	b.n	8002cde <_vfiprintf_r+0x11a>
 8002d92:	2300      	movs	r3, #0
 8002d94:	3401      	adds	r4, #1
 8002d96:	9305      	str	r3, [sp, #20]
 8002d98:	4619      	mov	r1, r3
 8002d9a:	f04f 0c0a 	mov.w	ip, #10
 8002d9e:	4620      	mov	r0, r4
 8002da0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002da4:	3a30      	subs	r2, #48	; 0x30
 8002da6:	2a09      	cmp	r2, #9
 8002da8:	d903      	bls.n	8002db2 <_vfiprintf_r+0x1ee>
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d0c5      	beq.n	8002d3a <_vfiprintf_r+0x176>
 8002dae:	9105      	str	r1, [sp, #20]
 8002db0:	e7c3      	b.n	8002d3a <_vfiprintf_r+0x176>
 8002db2:	fb0c 2101 	mla	r1, ip, r1, r2
 8002db6:	4604      	mov	r4, r0
 8002db8:	2301      	movs	r3, #1
 8002dba:	e7f0      	b.n	8002d9e <_vfiprintf_r+0x1da>
 8002dbc:	ab03      	add	r3, sp, #12
 8002dbe:	9300      	str	r3, [sp, #0]
 8002dc0:	462a      	mov	r2, r5
 8002dc2:	4b16      	ldr	r3, [pc, #88]	; (8002e1c <_vfiprintf_r+0x258>)
 8002dc4:	a904      	add	r1, sp, #16
 8002dc6:	4630      	mov	r0, r6
 8002dc8:	f3af 8000 	nop.w
 8002dcc:	4607      	mov	r7, r0
 8002dce:	1c78      	adds	r0, r7, #1
 8002dd0:	d1d6      	bne.n	8002d80 <_vfiprintf_r+0x1bc>
 8002dd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002dd4:	07d9      	lsls	r1, r3, #31
 8002dd6:	d405      	bmi.n	8002de4 <_vfiprintf_r+0x220>
 8002dd8:	89ab      	ldrh	r3, [r5, #12]
 8002dda:	059a      	lsls	r2, r3, #22
 8002ddc:	d402      	bmi.n	8002de4 <_vfiprintf_r+0x220>
 8002dde:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002de0:	f7ff fe6b 	bl	8002aba <__retarget_lock_release_recursive>
 8002de4:	89ab      	ldrh	r3, [r5, #12]
 8002de6:	065b      	lsls	r3, r3, #25
 8002de8:	f53f af12 	bmi.w	8002c10 <_vfiprintf_r+0x4c>
 8002dec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002dee:	e711      	b.n	8002c14 <_vfiprintf_r+0x50>
 8002df0:	ab03      	add	r3, sp, #12
 8002df2:	9300      	str	r3, [sp, #0]
 8002df4:	462a      	mov	r2, r5
 8002df6:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <_vfiprintf_r+0x258>)
 8002df8:	a904      	add	r1, sp, #16
 8002dfa:	4630      	mov	r0, r6
 8002dfc:	f000 f880 	bl	8002f00 <_printf_i>
 8002e00:	e7e4      	b.n	8002dcc <_vfiprintf_r+0x208>
 8002e02:	bf00      	nop
 8002e04:	080037b0 	.word	0x080037b0
 8002e08:	080037d0 	.word	0x080037d0
 8002e0c:	08003790 	.word	0x08003790
 8002e10:	080037f0 	.word	0x080037f0
 8002e14:	080037fa 	.word	0x080037fa
 8002e18:	00000000 	.word	0x00000000
 8002e1c:	08002b9f 	.word	0x08002b9f
 8002e20:	080037f6 	.word	0x080037f6

08002e24 <_printf_common>:
 8002e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e28:	4616      	mov	r6, r2
 8002e2a:	4699      	mov	r9, r3
 8002e2c:	688a      	ldr	r2, [r1, #8]
 8002e2e:	690b      	ldr	r3, [r1, #16]
 8002e30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002e34:	4293      	cmp	r3, r2
 8002e36:	bfb8      	it	lt
 8002e38:	4613      	movlt	r3, r2
 8002e3a:	6033      	str	r3, [r6, #0]
 8002e3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002e40:	4607      	mov	r7, r0
 8002e42:	460c      	mov	r4, r1
 8002e44:	b10a      	cbz	r2, 8002e4a <_printf_common+0x26>
 8002e46:	3301      	adds	r3, #1
 8002e48:	6033      	str	r3, [r6, #0]
 8002e4a:	6823      	ldr	r3, [r4, #0]
 8002e4c:	0699      	lsls	r1, r3, #26
 8002e4e:	bf42      	ittt	mi
 8002e50:	6833      	ldrmi	r3, [r6, #0]
 8002e52:	3302      	addmi	r3, #2
 8002e54:	6033      	strmi	r3, [r6, #0]
 8002e56:	6825      	ldr	r5, [r4, #0]
 8002e58:	f015 0506 	ands.w	r5, r5, #6
 8002e5c:	d106      	bne.n	8002e6c <_printf_common+0x48>
 8002e5e:	f104 0a19 	add.w	sl, r4, #25
 8002e62:	68e3      	ldr	r3, [r4, #12]
 8002e64:	6832      	ldr	r2, [r6, #0]
 8002e66:	1a9b      	subs	r3, r3, r2
 8002e68:	42ab      	cmp	r3, r5
 8002e6a:	dc26      	bgt.n	8002eba <_printf_common+0x96>
 8002e6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002e70:	1e13      	subs	r3, r2, #0
 8002e72:	6822      	ldr	r2, [r4, #0]
 8002e74:	bf18      	it	ne
 8002e76:	2301      	movne	r3, #1
 8002e78:	0692      	lsls	r2, r2, #26
 8002e7a:	d42b      	bmi.n	8002ed4 <_printf_common+0xb0>
 8002e7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e80:	4649      	mov	r1, r9
 8002e82:	4638      	mov	r0, r7
 8002e84:	47c0      	blx	r8
 8002e86:	3001      	adds	r0, #1
 8002e88:	d01e      	beq.n	8002ec8 <_printf_common+0xa4>
 8002e8a:	6823      	ldr	r3, [r4, #0]
 8002e8c:	68e5      	ldr	r5, [r4, #12]
 8002e8e:	6832      	ldr	r2, [r6, #0]
 8002e90:	f003 0306 	and.w	r3, r3, #6
 8002e94:	2b04      	cmp	r3, #4
 8002e96:	bf08      	it	eq
 8002e98:	1aad      	subeq	r5, r5, r2
 8002e9a:	68a3      	ldr	r3, [r4, #8]
 8002e9c:	6922      	ldr	r2, [r4, #16]
 8002e9e:	bf0c      	ite	eq
 8002ea0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ea4:	2500      	movne	r5, #0
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	bfc4      	itt	gt
 8002eaa:	1a9b      	subgt	r3, r3, r2
 8002eac:	18ed      	addgt	r5, r5, r3
 8002eae:	2600      	movs	r6, #0
 8002eb0:	341a      	adds	r4, #26
 8002eb2:	42b5      	cmp	r5, r6
 8002eb4:	d11a      	bne.n	8002eec <_printf_common+0xc8>
 8002eb6:	2000      	movs	r0, #0
 8002eb8:	e008      	b.n	8002ecc <_printf_common+0xa8>
 8002eba:	2301      	movs	r3, #1
 8002ebc:	4652      	mov	r2, sl
 8002ebe:	4649      	mov	r1, r9
 8002ec0:	4638      	mov	r0, r7
 8002ec2:	47c0      	blx	r8
 8002ec4:	3001      	adds	r0, #1
 8002ec6:	d103      	bne.n	8002ed0 <_printf_common+0xac>
 8002ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8002ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ed0:	3501      	adds	r5, #1
 8002ed2:	e7c6      	b.n	8002e62 <_printf_common+0x3e>
 8002ed4:	18e1      	adds	r1, r4, r3
 8002ed6:	1c5a      	adds	r2, r3, #1
 8002ed8:	2030      	movs	r0, #48	; 0x30
 8002eda:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002ede:	4422      	add	r2, r4
 8002ee0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002ee4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002ee8:	3302      	adds	r3, #2
 8002eea:	e7c7      	b.n	8002e7c <_printf_common+0x58>
 8002eec:	2301      	movs	r3, #1
 8002eee:	4622      	mov	r2, r4
 8002ef0:	4649      	mov	r1, r9
 8002ef2:	4638      	mov	r0, r7
 8002ef4:	47c0      	blx	r8
 8002ef6:	3001      	adds	r0, #1
 8002ef8:	d0e6      	beq.n	8002ec8 <_printf_common+0xa4>
 8002efa:	3601      	adds	r6, #1
 8002efc:	e7d9      	b.n	8002eb2 <_printf_common+0x8e>
	...

08002f00 <_printf_i>:
 8002f00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f04:	460c      	mov	r4, r1
 8002f06:	4691      	mov	r9, r2
 8002f08:	7e27      	ldrb	r7, [r4, #24]
 8002f0a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002f0c:	2f78      	cmp	r7, #120	; 0x78
 8002f0e:	4680      	mov	r8, r0
 8002f10:	469a      	mov	sl, r3
 8002f12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002f16:	d807      	bhi.n	8002f28 <_printf_i+0x28>
 8002f18:	2f62      	cmp	r7, #98	; 0x62
 8002f1a:	d80a      	bhi.n	8002f32 <_printf_i+0x32>
 8002f1c:	2f00      	cmp	r7, #0
 8002f1e:	f000 80d8 	beq.w	80030d2 <_printf_i+0x1d2>
 8002f22:	2f58      	cmp	r7, #88	; 0x58
 8002f24:	f000 80a3 	beq.w	800306e <_printf_i+0x16e>
 8002f28:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002f2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002f30:	e03a      	b.n	8002fa8 <_printf_i+0xa8>
 8002f32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002f36:	2b15      	cmp	r3, #21
 8002f38:	d8f6      	bhi.n	8002f28 <_printf_i+0x28>
 8002f3a:	a001      	add	r0, pc, #4	; (adr r0, 8002f40 <_printf_i+0x40>)
 8002f3c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002f40:	08002f99 	.word	0x08002f99
 8002f44:	08002fad 	.word	0x08002fad
 8002f48:	08002f29 	.word	0x08002f29
 8002f4c:	08002f29 	.word	0x08002f29
 8002f50:	08002f29 	.word	0x08002f29
 8002f54:	08002f29 	.word	0x08002f29
 8002f58:	08002fad 	.word	0x08002fad
 8002f5c:	08002f29 	.word	0x08002f29
 8002f60:	08002f29 	.word	0x08002f29
 8002f64:	08002f29 	.word	0x08002f29
 8002f68:	08002f29 	.word	0x08002f29
 8002f6c:	080030b9 	.word	0x080030b9
 8002f70:	08002fdd 	.word	0x08002fdd
 8002f74:	0800309b 	.word	0x0800309b
 8002f78:	08002f29 	.word	0x08002f29
 8002f7c:	08002f29 	.word	0x08002f29
 8002f80:	080030db 	.word	0x080030db
 8002f84:	08002f29 	.word	0x08002f29
 8002f88:	08002fdd 	.word	0x08002fdd
 8002f8c:	08002f29 	.word	0x08002f29
 8002f90:	08002f29 	.word	0x08002f29
 8002f94:	080030a3 	.word	0x080030a3
 8002f98:	680b      	ldr	r3, [r1, #0]
 8002f9a:	1d1a      	adds	r2, r3, #4
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	600a      	str	r2, [r1, #0]
 8002fa0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002fa4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e0a3      	b.n	80030f4 <_printf_i+0x1f4>
 8002fac:	6825      	ldr	r5, [r4, #0]
 8002fae:	6808      	ldr	r0, [r1, #0]
 8002fb0:	062e      	lsls	r6, r5, #24
 8002fb2:	f100 0304 	add.w	r3, r0, #4
 8002fb6:	d50a      	bpl.n	8002fce <_printf_i+0xce>
 8002fb8:	6805      	ldr	r5, [r0, #0]
 8002fba:	600b      	str	r3, [r1, #0]
 8002fbc:	2d00      	cmp	r5, #0
 8002fbe:	da03      	bge.n	8002fc8 <_printf_i+0xc8>
 8002fc0:	232d      	movs	r3, #45	; 0x2d
 8002fc2:	426d      	negs	r5, r5
 8002fc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002fc8:	485e      	ldr	r0, [pc, #376]	; (8003144 <_printf_i+0x244>)
 8002fca:	230a      	movs	r3, #10
 8002fcc:	e019      	b.n	8003002 <_printf_i+0x102>
 8002fce:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002fd2:	6805      	ldr	r5, [r0, #0]
 8002fd4:	600b      	str	r3, [r1, #0]
 8002fd6:	bf18      	it	ne
 8002fd8:	b22d      	sxthne	r5, r5
 8002fda:	e7ef      	b.n	8002fbc <_printf_i+0xbc>
 8002fdc:	680b      	ldr	r3, [r1, #0]
 8002fde:	6825      	ldr	r5, [r4, #0]
 8002fe0:	1d18      	adds	r0, r3, #4
 8002fe2:	6008      	str	r0, [r1, #0]
 8002fe4:	0628      	lsls	r0, r5, #24
 8002fe6:	d501      	bpl.n	8002fec <_printf_i+0xec>
 8002fe8:	681d      	ldr	r5, [r3, #0]
 8002fea:	e002      	b.n	8002ff2 <_printf_i+0xf2>
 8002fec:	0669      	lsls	r1, r5, #25
 8002fee:	d5fb      	bpl.n	8002fe8 <_printf_i+0xe8>
 8002ff0:	881d      	ldrh	r5, [r3, #0]
 8002ff2:	4854      	ldr	r0, [pc, #336]	; (8003144 <_printf_i+0x244>)
 8002ff4:	2f6f      	cmp	r7, #111	; 0x6f
 8002ff6:	bf0c      	ite	eq
 8002ff8:	2308      	moveq	r3, #8
 8002ffa:	230a      	movne	r3, #10
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003002:	6866      	ldr	r6, [r4, #4]
 8003004:	60a6      	str	r6, [r4, #8]
 8003006:	2e00      	cmp	r6, #0
 8003008:	bfa2      	ittt	ge
 800300a:	6821      	ldrge	r1, [r4, #0]
 800300c:	f021 0104 	bicge.w	r1, r1, #4
 8003010:	6021      	strge	r1, [r4, #0]
 8003012:	b90d      	cbnz	r5, 8003018 <_printf_i+0x118>
 8003014:	2e00      	cmp	r6, #0
 8003016:	d04d      	beq.n	80030b4 <_printf_i+0x1b4>
 8003018:	4616      	mov	r6, r2
 800301a:	fbb5 f1f3 	udiv	r1, r5, r3
 800301e:	fb03 5711 	mls	r7, r3, r1, r5
 8003022:	5dc7      	ldrb	r7, [r0, r7]
 8003024:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003028:	462f      	mov	r7, r5
 800302a:	42bb      	cmp	r3, r7
 800302c:	460d      	mov	r5, r1
 800302e:	d9f4      	bls.n	800301a <_printf_i+0x11a>
 8003030:	2b08      	cmp	r3, #8
 8003032:	d10b      	bne.n	800304c <_printf_i+0x14c>
 8003034:	6823      	ldr	r3, [r4, #0]
 8003036:	07df      	lsls	r7, r3, #31
 8003038:	d508      	bpl.n	800304c <_printf_i+0x14c>
 800303a:	6923      	ldr	r3, [r4, #16]
 800303c:	6861      	ldr	r1, [r4, #4]
 800303e:	4299      	cmp	r1, r3
 8003040:	bfde      	ittt	le
 8003042:	2330      	movle	r3, #48	; 0x30
 8003044:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003048:	f106 36ff 	addle.w	r6, r6, #4294967295
 800304c:	1b92      	subs	r2, r2, r6
 800304e:	6122      	str	r2, [r4, #16]
 8003050:	f8cd a000 	str.w	sl, [sp]
 8003054:	464b      	mov	r3, r9
 8003056:	aa03      	add	r2, sp, #12
 8003058:	4621      	mov	r1, r4
 800305a:	4640      	mov	r0, r8
 800305c:	f7ff fee2 	bl	8002e24 <_printf_common>
 8003060:	3001      	adds	r0, #1
 8003062:	d14c      	bne.n	80030fe <_printf_i+0x1fe>
 8003064:	f04f 30ff 	mov.w	r0, #4294967295
 8003068:	b004      	add	sp, #16
 800306a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800306e:	4835      	ldr	r0, [pc, #212]	; (8003144 <_printf_i+0x244>)
 8003070:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003074:	6823      	ldr	r3, [r4, #0]
 8003076:	680e      	ldr	r6, [r1, #0]
 8003078:	061f      	lsls	r7, r3, #24
 800307a:	f856 5b04 	ldr.w	r5, [r6], #4
 800307e:	600e      	str	r6, [r1, #0]
 8003080:	d514      	bpl.n	80030ac <_printf_i+0x1ac>
 8003082:	07d9      	lsls	r1, r3, #31
 8003084:	bf44      	itt	mi
 8003086:	f043 0320 	orrmi.w	r3, r3, #32
 800308a:	6023      	strmi	r3, [r4, #0]
 800308c:	b91d      	cbnz	r5, 8003096 <_printf_i+0x196>
 800308e:	6823      	ldr	r3, [r4, #0]
 8003090:	f023 0320 	bic.w	r3, r3, #32
 8003094:	6023      	str	r3, [r4, #0]
 8003096:	2310      	movs	r3, #16
 8003098:	e7b0      	b.n	8002ffc <_printf_i+0xfc>
 800309a:	6823      	ldr	r3, [r4, #0]
 800309c:	f043 0320 	orr.w	r3, r3, #32
 80030a0:	6023      	str	r3, [r4, #0]
 80030a2:	2378      	movs	r3, #120	; 0x78
 80030a4:	4828      	ldr	r0, [pc, #160]	; (8003148 <_printf_i+0x248>)
 80030a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80030aa:	e7e3      	b.n	8003074 <_printf_i+0x174>
 80030ac:	065e      	lsls	r6, r3, #25
 80030ae:	bf48      	it	mi
 80030b0:	b2ad      	uxthmi	r5, r5
 80030b2:	e7e6      	b.n	8003082 <_printf_i+0x182>
 80030b4:	4616      	mov	r6, r2
 80030b6:	e7bb      	b.n	8003030 <_printf_i+0x130>
 80030b8:	680b      	ldr	r3, [r1, #0]
 80030ba:	6826      	ldr	r6, [r4, #0]
 80030bc:	6960      	ldr	r0, [r4, #20]
 80030be:	1d1d      	adds	r5, r3, #4
 80030c0:	600d      	str	r5, [r1, #0]
 80030c2:	0635      	lsls	r5, r6, #24
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	d501      	bpl.n	80030cc <_printf_i+0x1cc>
 80030c8:	6018      	str	r0, [r3, #0]
 80030ca:	e002      	b.n	80030d2 <_printf_i+0x1d2>
 80030cc:	0671      	lsls	r1, r6, #25
 80030ce:	d5fb      	bpl.n	80030c8 <_printf_i+0x1c8>
 80030d0:	8018      	strh	r0, [r3, #0]
 80030d2:	2300      	movs	r3, #0
 80030d4:	6123      	str	r3, [r4, #16]
 80030d6:	4616      	mov	r6, r2
 80030d8:	e7ba      	b.n	8003050 <_printf_i+0x150>
 80030da:	680b      	ldr	r3, [r1, #0]
 80030dc:	1d1a      	adds	r2, r3, #4
 80030de:	600a      	str	r2, [r1, #0]
 80030e0:	681e      	ldr	r6, [r3, #0]
 80030e2:	6862      	ldr	r2, [r4, #4]
 80030e4:	2100      	movs	r1, #0
 80030e6:	4630      	mov	r0, r6
 80030e8:	f7fd f872 	bl	80001d0 <memchr>
 80030ec:	b108      	cbz	r0, 80030f2 <_printf_i+0x1f2>
 80030ee:	1b80      	subs	r0, r0, r6
 80030f0:	6060      	str	r0, [r4, #4]
 80030f2:	6863      	ldr	r3, [r4, #4]
 80030f4:	6123      	str	r3, [r4, #16]
 80030f6:	2300      	movs	r3, #0
 80030f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80030fc:	e7a8      	b.n	8003050 <_printf_i+0x150>
 80030fe:	6923      	ldr	r3, [r4, #16]
 8003100:	4632      	mov	r2, r6
 8003102:	4649      	mov	r1, r9
 8003104:	4640      	mov	r0, r8
 8003106:	47d0      	blx	sl
 8003108:	3001      	adds	r0, #1
 800310a:	d0ab      	beq.n	8003064 <_printf_i+0x164>
 800310c:	6823      	ldr	r3, [r4, #0]
 800310e:	079b      	lsls	r3, r3, #30
 8003110:	d413      	bmi.n	800313a <_printf_i+0x23a>
 8003112:	68e0      	ldr	r0, [r4, #12]
 8003114:	9b03      	ldr	r3, [sp, #12]
 8003116:	4298      	cmp	r0, r3
 8003118:	bfb8      	it	lt
 800311a:	4618      	movlt	r0, r3
 800311c:	e7a4      	b.n	8003068 <_printf_i+0x168>
 800311e:	2301      	movs	r3, #1
 8003120:	4632      	mov	r2, r6
 8003122:	4649      	mov	r1, r9
 8003124:	4640      	mov	r0, r8
 8003126:	47d0      	blx	sl
 8003128:	3001      	adds	r0, #1
 800312a:	d09b      	beq.n	8003064 <_printf_i+0x164>
 800312c:	3501      	adds	r5, #1
 800312e:	68e3      	ldr	r3, [r4, #12]
 8003130:	9903      	ldr	r1, [sp, #12]
 8003132:	1a5b      	subs	r3, r3, r1
 8003134:	42ab      	cmp	r3, r5
 8003136:	dcf2      	bgt.n	800311e <_printf_i+0x21e>
 8003138:	e7eb      	b.n	8003112 <_printf_i+0x212>
 800313a:	2500      	movs	r5, #0
 800313c:	f104 0619 	add.w	r6, r4, #25
 8003140:	e7f5      	b.n	800312e <_printf_i+0x22e>
 8003142:	bf00      	nop
 8003144:	08003801 	.word	0x08003801
 8003148:	08003812 	.word	0x08003812

0800314c <_sbrk_r>:
 800314c:	b538      	push	{r3, r4, r5, lr}
 800314e:	4d06      	ldr	r5, [pc, #24]	; (8003168 <_sbrk_r+0x1c>)
 8003150:	2300      	movs	r3, #0
 8003152:	4604      	mov	r4, r0
 8003154:	4608      	mov	r0, r1
 8003156:	602b      	str	r3, [r5, #0]
 8003158:	f7fd fc76 	bl	8000a48 <_sbrk>
 800315c:	1c43      	adds	r3, r0, #1
 800315e:	d102      	bne.n	8003166 <_sbrk_r+0x1a>
 8003160:	682b      	ldr	r3, [r5, #0]
 8003162:	b103      	cbz	r3, 8003166 <_sbrk_r+0x1a>
 8003164:	6023      	str	r3, [r4, #0]
 8003166:	bd38      	pop	{r3, r4, r5, pc}
 8003168:	200000ec 	.word	0x200000ec

0800316c <__sread>:
 800316c:	b510      	push	{r4, lr}
 800316e:	460c      	mov	r4, r1
 8003170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003174:	f000 fab4 	bl	80036e0 <_read_r>
 8003178:	2800      	cmp	r0, #0
 800317a:	bfab      	itete	ge
 800317c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800317e:	89a3      	ldrhlt	r3, [r4, #12]
 8003180:	181b      	addge	r3, r3, r0
 8003182:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003186:	bfac      	ite	ge
 8003188:	6563      	strge	r3, [r4, #84]	; 0x54
 800318a:	81a3      	strhlt	r3, [r4, #12]
 800318c:	bd10      	pop	{r4, pc}

0800318e <__swrite>:
 800318e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003192:	461f      	mov	r7, r3
 8003194:	898b      	ldrh	r3, [r1, #12]
 8003196:	05db      	lsls	r3, r3, #23
 8003198:	4605      	mov	r5, r0
 800319a:	460c      	mov	r4, r1
 800319c:	4616      	mov	r6, r2
 800319e:	d505      	bpl.n	80031ac <__swrite+0x1e>
 80031a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031a4:	2302      	movs	r3, #2
 80031a6:	2200      	movs	r2, #0
 80031a8:	f000 f9c8 	bl	800353c <_lseek_r>
 80031ac:	89a3      	ldrh	r3, [r4, #12]
 80031ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80031b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80031b6:	81a3      	strh	r3, [r4, #12]
 80031b8:	4632      	mov	r2, r6
 80031ba:	463b      	mov	r3, r7
 80031bc:	4628      	mov	r0, r5
 80031be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80031c2:	f000 b869 	b.w	8003298 <_write_r>

080031c6 <__sseek>:
 80031c6:	b510      	push	{r4, lr}
 80031c8:	460c      	mov	r4, r1
 80031ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031ce:	f000 f9b5 	bl	800353c <_lseek_r>
 80031d2:	1c43      	adds	r3, r0, #1
 80031d4:	89a3      	ldrh	r3, [r4, #12]
 80031d6:	bf15      	itete	ne
 80031d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80031da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80031de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80031e2:	81a3      	strheq	r3, [r4, #12]
 80031e4:	bf18      	it	ne
 80031e6:	81a3      	strhne	r3, [r4, #12]
 80031e8:	bd10      	pop	{r4, pc}

080031ea <__sclose>:
 80031ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031ee:	f000 b8d3 	b.w	8003398 <_close_r>
	...

080031f4 <__swbuf_r>:
 80031f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031f6:	460e      	mov	r6, r1
 80031f8:	4614      	mov	r4, r2
 80031fa:	4605      	mov	r5, r0
 80031fc:	b118      	cbz	r0, 8003206 <__swbuf_r+0x12>
 80031fe:	6983      	ldr	r3, [r0, #24]
 8003200:	b90b      	cbnz	r3, 8003206 <__swbuf_r+0x12>
 8003202:	f7ff fbbb 	bl	800297c <__sinit>
 8003206:	4b21      	ldr	r3, [pc, #132]	; (800328c <__swbuf_r+0x98>)
 8003208:	429c      	cmp	r4, r3
 800320a:	d12b      	bne.n	8003264 <__swbuf_r+0x70>
 800320c:	686c      	ldr	r4, [r5, #4]
 800320e:	69a3      	ldr	r3, [r4, #24]
 8003210:	60a3      	str	r3, [r4, #8]
 8003212:	89a3      	ldrh	r3, [r4, #12]
 8003214:	071a      	lsls	r2, r3, #28
 8003216:	d52f      	bpl.n	8003278 <__swbuf_r+0x84>
 8003218:	6923      	ldr	r3, [r4, #16]
 800321a:	b36b      	cbz	r3, 8003278 <__swbuf_r+0x84>
 800321c:	6923      	ldr	r3, [r4, #16]
 800321e:	6820      	ldr	r0, [r4, #0]
 8003220:	1ac0      	subs	r0, r0, r3
 8003222:	6963      	ldr	r3, [r4, #20]
 8003224:	b2f6      	uxtb	r6, r6
 8003226:	4283      	cmp	r3, r0
 8003228:	4637      	mov	r7, r6
 800322a:	dc04      	bgt.n	8003236 <__swbuf_r+0x42>
 800322c:	4621      	mov	r1, r4
 800322e:	4628      	mov	r0, r5
 8003230:	f000 f948 	bl	80034c4 <_fflush_r>
 8003234:	bb30      	cbnz	r0, 8003284 <__swbuf_r+0x90>
 8003236:	68a3      	ldr	r3, [r4, #8]
 8003238:	3b01      	subs	r3, #1
 800323a:	60a3      	str	r3, [r4, #8]
 800323c:	6823      	ldr	r3, [r4, #0]
 800323e:	1c5a      	adds	r2, r3, #1
 8003240:	6022      	str	r2, [r4, #0]
 8003242:	701e      	strb	r6, [r3, #0]
 8003244:	6963      	ldr	r3, [r4, #20]
 8003246:	3001      	adds	r0, #1
 8003248:	4283      	cmp	r3, r0
 800324a:	d004      	beq.n	8003256 <__swbuf_r+0x62>
 800324c:	89a3      	ldrh	r3, [r4, #12]
 800324e:	07db      	lsls	r3, r3, #31
 8003250:	d506      	bpl.n	8003260 <__swbuf_r+0x6c>
 8003252:	2e0a      	cmp	r6, #10
 8003254:	d104      	bne.n	8003260 <__swbuf_r+0x6c>
 8003256:	4621      	mov	r1, r4
 8003258:	4628      	mov	r0, r5
 800325a:	f000 f933 	bl	80034c4 <_fflush_r>
 800325e:	b988      	cbnz	r0, 8003284 <__swbuf_r+0x90>
 8003260:	4638      	mov	r0, r7
 8003262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003264:	4b0a      	ldr	r3, [pc, #40]	; (8003290 <__swbuf_r+0x9c>)
 8003266:	429c      	cmp	r4, r3
 8003268:	d101      	bne.n	800326e <__swbuf_r+0x7a>
 800326a:	68ac      	ldr	r4, [r5, #8]
 800326c:	e7cf      	b.n	800320e <__swbuf_r+0x1a>
 800326e:	4b09      	ldr	r3, [pc, #36]	; (8003294 <__swbuf_r+0xa0>)
 8003270:	429c      	cmp	r4, r3
 8003272:	bf08      	it	eq
 8003274:	68ec      	ldreq	r4, [r5, #12]
 8003276:	e7ca      	b.n	800320e <__swbuf_r+0x1a>
 8003278:	4621      	mov	r1, r4
 800327a:	4628      	mov	r0, r5
 800327c:	f000 f81e 	bl	80032bc <__swsetup_r>
 8003280:	2800      	cmp	r0, #0
 8003282:	d0cb      	beq.n	800321c <__swbuf_r+0x28>
 8003284:	f04f 37ff 	mov.w	r7, #4294967295
 8003288:	e7ea      	b.n	8003260 <__swbuf_r+0x6c>
 800328a:	bf00      	nop
 800328c:	080037b0 	.word	0x080037b0
 8003290:	080037d0 	.word	0x080037d0
 8003294:	08003790 	.word	0x08003790

08003298 <_write_r>:
 8003298:	b538      	push	{r3, r4, r5, lr}
 800329a:	4d07      	ldr	r5, [pc, #28]	; (80032b8 <_write_r+0x20>)
 800329c:	4604      	mov	r4, r0
 800329e:	4608      	mov	r0, r1
 80032a0:	4611      	mov	r1, r2
 80032a2:	2200      	movs	r2, #0
 80032a4:	602a      	str	r2, [r5, #0]
 80032a6:	461a      	mov	r2, r3
 80032a8:	f7fd f9ba 	bl	8000620 <_write>
 80032ac:	1c43      	adds	r3, r0, #1
 80032ae:	d102      	bne.n	80032b6 <_write_r+0x1e>
 80032b0:	682b      	ldr	r3, [r5, #0]
 80032b2:	b103      	cbz	r3, 80032b6 <_write_r+0x1e>
 80032b4:	6023      	str	r3, [r4, #0]
 80032b6:	bd38      	pop	{r3, r4, r5, pc}
 80032b8:	200000ec 	.word	0x200000ec

080032bc <__swsetup_r>:
 80032bc:	4b32      	ldr	r3, [pc, #200]	; (8003388 <__swsetup_r+0xcc>)
 80032be:	b570      	push	{r4, r5, r6, lr}
 80032c0:	681d      	ldr	r5, [r3, #0]
 80032c2:	4606      	mov	r6, r0
 80032c4:	460c      	mov	r4, r1
 80032c6:	b125      	cbz	r5, 80032d2 <__swsetup_r+0x16>
 80032c8:	69ab      	ldr	r3, [r5, #24]
 80032ca:	b913      	cbnz	r3, 80032d2 <__swsetup_r+0x16>
 80032cc:	4628      	mov	r0, r5
 80032ce:	f7ff fb55 	bl	800297c <__sinit>
 80032d2:	4b2e      	ldr	r3, [pc, #184]	; (800338c <__swsetup_r+0xd0>)
 80032d4:	429c      	cmp	r4, r3
 80032d6:	d10f      	bne.n	80032f8 <__swsetup_r+0x3c>
 80032d8:	686c      	ldr	r4, [r5, #4]
 80032da:	89a3      	ldrh	r3, [r4, #12]
 80032dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80032e0:	0719      	lsls	r1, r3, #28
 80032e2:	d42c      	bmi.n	800333e <__swsetup_r+0x82>
 80032e4:	06dd      	lsls	r5, r3, #27
 80032e6:	d411      	bmi.n	800330c <__swsetup_r+0x50>
 80032e8:	2309      	movs	r3, #9
 80032ea:	6033      	str	r3, [r6, #0]
 80032ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80032f0:	81a3      	strh	r3, [r4, #12]
 80032f2:	f04f 30ff 	mov.w	r0, #4294967295
 80032f6:	e03e      	b.n	8003376 <__swsetup_r+0xba>
 80032f8:	4b25      	ldr	r3, [pc, #148]	; (8003390 <__swsetup_r+0xd4>)
 80032fa:	429c      	cmp	r4, r3
 80032fc:	d101      	bne.n	8003302 <__swsetup_r+0x46>
 80032fe:	68ac      	ldr	r4, [r5, #8]
 8003300:	e7eb      	b.n	80032da <__swsetup_r+0x1e>
 8003302:	4b24      	ldr	r3, [pc, #144]	; (8003394 <__swsetup_r+0xd8>)
 8003304:	429c      	cmp	r4, r3
 8003306:	bf08      	it	eq
 8003308:	68ec      	ldreq	r4, [r5, #12]
 800330a:	e7e6      	b.n	80032da <__swsetup_r+0x1e>
 800330c:	0758      	lsls	r0, r3, #29
 800330e:	d512      	bpl.n	8003336 <__swsetup_r+0x7a>
 8003310:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003312:	b141      	cbz	r1, 8003326 <__swsetup_r+0x6a>
 8003314:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003318:	4299      	cmp	r1, r3
 800331a:	d002      	beq.n	8003322 <__swsetup_r+0x66>
 800331c:	4630      	mov	r0, r6
 800331e:	f000 f98f 	bl	8003640 <_free_r>
 8003322:	2300      	movs	r3, #0
 8003324:	6363      	str	r3, [r4, #52]	; 0x34
 8003326:	89a3      	ldrh	r3, [r4, #12]
 8003328:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800332c:	81a3      	strh	r3, [r4, #12]
 800332e:	2300      	movs	r3, #0
 8003330:	6063      	str	r3, [r4, #4]
 8003332:	6923      	ldr	r3, [r4, #16]
 8003334:	6023      	str	r3, [r4, #0]
 8003336:	89a3      	ldrh	r3, [r4, #12]
 8003338:	f043 0308 	orr.w	r3, r3, #8
 800333c:	81a3      	strh	r3, [r4, #12]
 800333e:	6923      	ldr	r3, [r4, #16]
 8003340:	b94b      	cbnz	r3, 8003356 <__swsetup_r+0x9a>
 8003342:	89a3      	ldrh	r3, [r4, #12]
 8003344:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003348:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800334c:	d003      	beq.n	8003356 <__swsetup_r+0x9a>
 800334e:	4621      	mov	r1, r4
 8003350:	4630      	mov	r0, r6
 8003352:	f000 f929 	bl	80035a8 <__smakebuf_r>
 8003356:	89a0      	ldrh	r0, [r4, #12]
 8003358:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800335c:	f010 0301 	ands.w	r3, r0, #1
 8003360:	d00a      	beq.n	8003378 <__swsetup_r+0xbc>
 8003362:	2300      	movs	r3, #0
 8003364:	60a3      	str	r3, [r4, #8]
 8003366:	6963      	ldr	r3, [r4, #20]
 8003368:	425b      	negs	r3, r3
 800336a:	61a3      	str	r3, [r4, #24]
 800336c:	6923      	ldr	r3, [r4, #16]
 800336e:	b943      	cbnz	r3, 8003382 <__swsetup_r+0xc6>
 8003370:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003374:	d1ba      	bne.n	80032ec <__swsetup_r+0x30>
 8003376:	bd70      	pop	{r4, r5, r6, pc}
 8003378:	0781      	lsls	r1, r0, #30
 800337a:	bf58      	it	pl
 800337c:	6963      	ldrpl	r3, [r4, #20]
 800337e:	60a3      	str	r3, [r4, #8]
 8003380:	e7f4      	b.n	800336c <__swsetup_r+0xb0>
 8003382:	2000      	movs	r0, #0
 8003384:	e7f7      	b.n	8003376 <__swsetup_r+0xba>
 8003386:	bf00      	nop
 8003388:	2000000c 	.word	0x2000000c
 800338c:	080037b0 	.word	0x080037b0
 8003390:	080037d0 	.word	0x080037d0
 8003394:	08003790 	.word	0x08003790

08003398 <_close_r>:
 8003398:	b538      	push	{r3, r4, r5, lr}
 800339a:	4d06      	ldr	r5, [pc, #24]	; (80033b4 <_close_r+0x1c>)
 800339c:	2300      	movs	r3, #0
 800339e:	4604      	mov	r4, r0
 80033a0:	4608      	mov	r0, r1
 80033a2:	602b      	str	r3, [r5, #0]
 80033a4:	f7fd fb1b 	bl	80009de <_close>
 80033a8:	1c43      	adds	r3, r0, #1
 80033aa:	d102      	bne.n	80033b2 <_close_r+0x1a>
 80033ac:	682b      	ldr	r3, [r5, #0]
 80033ae:	b103      	cbz	r3, 80033b2 <_close_r+0x1a>
 80033b0:	6023      	str	r3, [r4, #0]
 80033b2:	bd38      	pop	{r3, r4, r5, pc}
 80033b4:	200000ec 	.word	0x200000ec

080033b8 <__sflush_r>:
 80033b8:	898a      	ldrh	r2, [r1, #12]
 80033ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033be:	4605      	mov	r5, r0
 80033c0:	0710      	lsls	r0, r2, #28
 80033c2:	460c      	mov	r4, r1
 80033c4:	d458      	bmi.n	8003478 <__sflush_r+0xc0>
 80033c6:	684b      	ldr	r3, [r1, #4]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	dc05      	bgt.n	80033d8 <__sflush_r+0x20>
 80033cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	dc02      	bgt.n	80033d8 <__sflush_r+0x20>
 80033d2:	2000      	movs	r0, #0
 80033d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80033da:	2e00      	cmp	r6, #0
 80033dc:	d0f9      	beq.n	80033d2 <__sflush_r+0x1a>
 80033de:	2300      	movs	r3, #0
 80033e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80033e4:	682f      	ldr	r7, [r5, #0]
 80033e6:	602b      	str	r3, [r5, #0]
 80033e8:	d032      	beq.n	8003450 <__sflush_r+0x98>
 80033ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80033ec:	89a3      	ldrh	r3, [r4, #12]
 80033ee:	075a      	lsls	r2, r3, #29
 80033f0:	d505      	bpl.n	80033fe <__sflush_r+0x46>
 80033f2:	6863      	ldr	r3, [r4, #4]
 80033f4:	1ac0      	subs	r0, r0, r3
 80033f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80033f8:	b10b      	cbz	r3, 80033fe <__sflush_r+0x46>
 80033fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80033fc:	1ac0      	subs	r0, r0, r3
 80033fe:	2300      	movs	r3, #0
 8003400:	4602      	mov	r2, r0
 8003402:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003404:	6a21      	ldr	r1, [r4, #32]
 8003406:	4628      	mov	r0, r5
 8003408:	47b0      	blx	r6
 800340a:	1c43      	adds	r3, r0, #1
 800340c:	89a3      	ldrh	r3, [r4, #12]
 800340e:	d106      	bne.n	800341e <__sflush_r+0x66>
 8003410:	6829      	ldr	r1, [r5, #0]
 8003412:	291d      	cmp	r1, #29
 8003414:	d82c      	bhi.n	8003470 <__sflush_r+0xb8>
 8003416:	4a2a      	ldr	r2, [pc, #168]	; (80034c0 <__sflush_r+0x108>)
 8003418:	40ca      	lsrs	r2, r1
 800341a:	07d6      	lsls	r6, r2, #31
 800341c:	d528      	bpl.n	8003470 <__sflush_r+0xb8>
 800341e:	2200      	movs	r2, #0
 8003420:	6062      	str	r2, [r4, #4]
 8003422:	04d9      	lsls	r1, r3, #19
 8003424:	6922      	ldr	r2, [r4, #16]
 8003426:	6022      	str	r2, [r4, #0]
 8003428:	d504      	bpl.n	8003434 <__sflush_r+0x7c>
 800342a:	1c42      	adds	r2, r0, #1
 800342c:	d101      	bne.n	8003432 <__sflush_r+0x7a>
 800342e:	682b      	ldr	r3, [r5, #0]
 8003430:	b903      	cbnz	r3, 8003434 <__sflush_r+0x7c>
 8003432:	6560      	str	r0, [r4, #84]	; 0x54
 8003434:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003436:	602f      	str	r7, [r5, #0]
 8003438:	2900      	cmp	r1, #0
 800343a:	d0ca      	beq.n	80033d2 <__sflush_r+0x1a>
 800343c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003440:	4299      	cmp	r1, r3
 8003442:	d002      	beq.n	800344a <__sflush_r+0x92>
 8003444:	4628      	mov	r0, r5
 8003446:	f000 f8fb 	bl	8003640 <_free_r>
 800344a:	2000      	movs	r0, #0
 800344c:	6360      	str	r0, [r4, #52]	; 0x34
 800344e:	e7c1      	b.n	80033d4 <__sflush_r+0x1c>
 8003450:	6a21      	ldr	r1, [r4, #32]
 8003452:	2301      	movs	r3, #1
 8003454:	4628      	mov	r0, r5
 8003456:	47b0      	blx	r6
 8003458:	1c41      	adds	r1, r0, #1
 800345a:	d1c7      	bne.n	80033ec <__sflush_r+0x34>
 800345c:	682b      	ldr	r3, [r5, #0]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d0c4      	beq.n	80033ec <__sflush_r+0x34>
 8003462:	2b1d      	cmp	r3, #29
 8003464:	d001      	beq.n	800346a <__sflush_r+0xb2>
 8003466:	2b16      	cmp	r3, #22
 8003468:	d101      	bne.n	800346e <__sflush_r+0xb6>
 800346a:	602f      	str	r7, [r5, #0]
 800346c:	e7b1      	b.n	80033d2 <__sflush_r+0x1a>
 800346e:	89a3      	ldrh	r3, [r4, #12]
 8003470:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003474:	81a3      	strh	r3, [r4, #12]
 8003476:	e7ad      	b.n	80033d4 <__sflush_r+0x1c>
 8003478:	690f      	ldr	r7, [r1, #16]
 800347a:	2f00      	cmp	r7, #0
 800347c:	d0a9      	beq.n	80033d2 <__sflush_r+0x1a>
 800347e:	0793      	lsls	r3, r2, #30
 8003480:	680e      	ldr	r6, [r1, #0]
 8003482:	bf08      	it	eq
 8003484:	694b      	ldreq	r3, [r1, #20]
 8003486:	600f      	str	r7, [r1, #0]
 8003488:	bf18      	it	ne
 800348a:	2300      	movne	r3, #0
 800348c:	eba6 0807 	sub.w	r8, r6, r7
 8003490:	608b      	str	r3, [r1, #8]
 8003492:	f1b8 0f00 	cmp.w	r8, #0
 8003496:	dd9c      	ble.n	80033d2 <__sflush_r+0x1a>
 8003498:	6a21      	ldr	r1, [r4, #32]
 800349a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800349c:	4643      	mov	r3, r8
 800349e:	463a      	mov	r2, r7
 80034a0:	4628      	mov	r0, r5
 80034a2:	47b0      	blx	r6
 80034a4:	2800      	cmp	r0, #0
 80034a6:	dc06      	bgt.n	80034b6 <__sflush_r+0xfe>
 80034a8:	89a3      	ldrh	r3, [r4, #12]
 80034aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034ae:	81a3      	strh	r3, [r4, #12]
 80034b0:	f04f 30ff 	mov.w	r0, #4294967295
 80034b4:	e78e      	b.n	80033d4 <__sflush_r+0x1c>
 80034b6:	4407      	add	r7, r0
 80034b8:	eba8 0800 	sub.w	r8, r8, r0
 80034bc:	e7e9      	b.n	8003492 <__sflush_r+0xda>
 80034be:	bf00      	nop
 80034c0:	20400001 	.word	0x20400001

080034c4 <_fflush_r>:
 80034c4:	b538      	push	{r3, r4, r5, lr}
 80034c6:	690b      	ldr	r3, [r1, #16]
 80034c8:	4605      	mov	r5, r0
 80034ca:	460c      	mov	r4, r1
 80034cc:	b913      	cbnz	r3, 80034d4 <_fflush_r+0x10>
 80034ce:	2500      	movs	r5, #0
 80034d0:	4628      	mov	r0, r5
 80034d2:	bd38      	pop	{r3, r4, r5, pc}
 80034d4:	b118      	cbz	r0, 80034de <_fflush_r+0x1a>
 80034d6:	6983      	ldr	r3, [r0, #24]
 80034d8:	b90b      	cbnz	r3, 80034de <_fflush_r+0x1a>
 80034da:	f7ff fa4f 	bl	800297c <__sinit>
 80034de:	4b14      	ldr	r3, [pc, #80]	; (8003530 <_fflush_r+0x6c>)
 80034e0:	429c      	cmp	r4, r3
 80034e2:	d11b      	bne.n	800351c <_fflush_r+0x58>
 80034e4:	686c      	ldr	r4, [r5, #4]
 80034e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d0ef      	beq.n	80034ce <_fflush_r+0xa>
 80034ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80034f0:	07d0      	lsls	r0, r2, #31
 80034f2:	d404      	bmi.n	80034fe <_fflush_r+0x3a>
 80034f4:	0599      	lsls	r1, r3, #22
 80034f6:	d402      	bmi.n	80034fe <_fflush_r+0x3a>
 80034f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80034fa:	f7ff fadd 	bl	8002ab8 <__retarget_lock_acquire_recursive>
 80034fe:	4628      	mov	r0, r5
 8003500:	4621      	mov	r1, r4
 8003502:	f7ff ff59 	bl	80033b8 <__sflush_r>
 8003506:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003508:	07da      	lsls	r2, r3, #31
 800350a:	4605      	mov	r5, r0
 800350c:	d4e0      	bmi.n	80034d0 <_fflush_r+0xc>
 800350e:	89a3      	ldrh	r3, [r4, #12]
 8003510:	059b      	lsls	r3, r3, #22
 8003512:	d4dd      	bmi.n	80034d0 <_fflush_r+0xc>
 8003514:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003516:	f7ff fad0 	bl	8002aba <__retarget_lock_release_recursive>
 800351a:	e7d9      	b.n	80034d0 <_fflush_r+0xc>
 800351c:	4b05      	ldr	r3, [pc, #20]	; (8003534 <_fflush_r+0x70>)
 800351e:	429c      	cmp	r4, r3
 8003520:	d101      	bne.n	8003526 <_fflush_r+0x62>
 8003522:	68ac      	ldr	r4, [r5, #8]
 8003524:	e7df      	b.n	80034e6 <_fflush_r+0x22>
 8003526:	4b04      	ldr	r3, [pc, #16]	; (8003538 <_fflush_r+0x74>)
 8003528:	429c      	cmp	r4, r3
 800352a:	bf08      	it	eq
 800352c:	68ec      	ldreq	r4, [r5, #12]
 800352e:	e7da      	b.n	80034e6 <_fflush_r+0x22>
 8003530:	080037b0 	.word	0x080037b0
 8003534:	080037d0 	.word	0x080037d0
 8003538:	08003790 	.word	0x08003790

0800353c <_lseek_r>:
 800353c:	b538      	push	{r3, r4, r5, lr}
 800353e:	4d07      	ldr	r5, [pc, #28]	; (800355c <_lseek_r+0x20>)
 8003540:	4604      	mov	r4, r0
 8003542:	4608      	mov	r0, r1
 8003544:	4611      	mov	r1, r2
 8003546:	2200      	movs	r2, #0
 8003548:	602a      	str	r2, [r5, #0]
 800354a:	461a      	mov	r2, r3
 800354c:	f7fd fa6e 	bl	8000a2c <_lseek>
 8003550:	1c43      	adds	r3, r0, #1
 8003552:	d102      	bne.n	800355a <_lseek_r+0x1e>
 8003554:	682b      	ldr	r3, [r5, #0]
 8003556:	b103      	cbz	r3, 800355a <_lseek_r+0x1e>
 8003558:	6023      	str	r3, [r4, #0]
 800355a:	bd38      	pop	{r3, r4, r5, pc}
 800355c:	200000ec 	.word	0x200000ec

08003560 <__swhatbuf_r>:
 8003560:	b570      	push	{r4, r5, r6, lr}
 8003562:	460e      	mov	r6, r1
 8003564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003568:	2900      	cmp	r1, #0
 800356a:	b096      	sub	sp, #88	; 0x58
 800356c:	4614      	mov	r4, r2
 800356e:	461d      	mov	r5, r3
 8003570:	da07      	bge.n	8003582 <__swhatbuf_r+0x22>
 8003572:	2300      	movs	r3, #0
 8003574:	602b      	str	r3, [r5, #0]
 8003576:	89b3      	ldrh	r3, [r6, #12]
 8003578:	061a      	lsls	r2, r3, #24
 800357a:	d410      	bmi.n	800359e <__swhatbuf_r+0x3e>
 800357c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003580:	e00e      	b.n	80035a0 <__swhatbuf_r+0x40>
 8003582:	466a      	mov	r2, sp
 8003584:	f000 f8be 	bl	8003704 <_fstat_r>
 8003588:	2800      	cmp	r0, #0
 800358a:	dbf2      	blt.n	8003572 <__swhatbuf_r+0x12>
 800358c:	9a01      	ldr	r2, [sp, #4]
 800358e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003592:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003596:	425a      	negs	r2, r3
 8003598:	415a      	adcs	r2, r3
 800359a:	602a      	str	r2, [r5, #0]
 800359c:	e7ee      	b.n	800357c <__swhatbuf_r+0x1c>
 800359e:	2340      	movs	r3, #64	; 0x40
 80035a0:	2000      	movs	r0, #0
 80035a2:	6023      	str	r3, [r4, #0]
 80035a4:	b016      	add	sp, #88	; 0x58
 80035a6:	bd70      	pop	{r4, r5, r6, pc}

080035a8 <__smakebuf_r>:
 80035a8:	898b      	ldrh	r3, [r1, #12]
 80035aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80035ac:	079d      	lsls	r5, r3, #30
 80035ae:	4606      	mov	r6, r0
 80035b0:	460c      	mov	r4, r1
 80035b2:	d507      	bpl.n	80035c4 <__smakebuf_r+0x1c>
 80035b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80035b8:	6023      	str	r3, [r4, #0]
 80035ba:	6123      	str	r3, [r4, #16]
 80035bc:	2301      	movs	r3, #1
 80035be:	6163      	str	r3, [r4, #20]
 80035c0:	b002      	add	sp, #8
 80035c2:	bd70      	pop	{r4, r5, r6, pc}
 80035c4:	ab01      	add	r3, sp, #4
 80035c6:	466a      	mov	r2, sp
 80035c8:	f7ff ffca 	bl	8003560 <__swhatbuf_r>
 80035cc:	9900      	ldr	r1, [sp, #0]
 80035ce:	4605      	mov	r5, r0
 80035d0:	4630      	mov	r0, r6
 80035d2:	f7ff fa73 	bl	8002abc <_malloc_r>
 80035d6:	b948      	cbnz	r0, 80035ec <__smakebuf_r+0x44>
 80035d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035dc:	059a      	lsls	r2, r3, #22
 80035de:	d4ef      	bmi.n	80035c0 <__smakebuf_r+0x18>
 80035e0:	f023 0303 	bic.w	r3, r3, #3
 80035e4:	f043 0302 	orr.w	r3, r3, #2
 80035e8:	81a3      	strh	r3, [r4, #12]
 80035ea:	e7e3      	b.n	80035b4 <__smakebuf_r+0xc>
 80035ec:	4b0d      	ldr	r3, [pc, #52]	; (8003624 <__smakebuf_r+0x7c>)
 80035ee:	62b3      	str	r3, [r6, #40]	; 0x28
 80035f0:	89a3      	ldrh	r3, [r4, #12]
 80035f2:	6020      	str	r0, [r4, #0]
 80035f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035f8:	81a3      	strh	r3, [r4, #12]
 80035fa:	9b00      	ldr	r3, [sp, #0]
 80035fc:	6163      	str	r3, [r4, #20]
 80035fe:	9b01      	ldr	r3, [sp, #4]
 8003600:	6120      	str	r0, [r4, #16]
 8003602:	b15b      	cbz	r3, 800361c <__smakebuf_r+0x74>
 8003604:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003608:	4630      	mov	r0, r6
 800360a:	f000 f88d 	bl	8003728 <_isatty_r>
 800360e:	b128      	cbz	r0, 800361c <__smakebuf_r+0x74>
 8003610:	89a3      	ldrh	r3, [r4, #12]
 8003612:	f023 0303 	bic.w	r3, r3, #3
 8003616:	f043 0301 	orr.w	r3, r3, #1
 800361a:	81a3      	strh	r3, [r4, #12]
 800361c:	89a0      	ldrh	r0, [r4, #12]
 800361e:	4305      	orrs	r5, r0
 8003620:	81a5      	strh	r5, [r4, #12]
 8003622:	e7cd      	b.n	80035c0 <__smakebuf_r+0x18>
 8003624:	08002915 	.word	0x08002915

08003628 <__malloc_lock>:
 8003628:	4801      	ldr	r0, [pc, #4]	; (8003630 <__malloc_lock+0x8>)
 800362a:	f7ff ba45 	b.w	8002ab8 <__retarget_lock_acquire_recursive>
 800362e:	bf00      	nop
 8003630:	200000e4 	.word	0x200000e4

08003634 <__malloc_unlock>:
 8003634:	4801      	ldr	r0, [pc, #4]	; (800363c <__malloc_unlock+0x8>)
 8003636:	f7ff ba40 	b.w	8002aba <__retarget_lock_release_recursive>
 800363a:	bf00      	nop
 800363c:	200000e4 	.word	0x200000e4

08003640 <_free_r>:
 8003640:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003642:	2900      	cmp	r1, #0
 8003644:	d048      	beq.n	80036d8 <_free_r+0x98>
 8003646:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800364a:	9001      	str	r0, [sp, #4]
 800364c:	2b00      	cmp	r3, #0
 800364e:	f1a1 0404 	sub.w	r4, r1, #4
 8003652:	bfb8      	it	lt
 8003654:	18e4      	addlt	r4, r4, r3
 8003656:	f7ff ffe7 	bl	8003628 <__malloc_lock>
 800365a:	4a20      	ldr	r2, [pc, #128]	; (80036dc <_free_r+0x9c>)
 800365c:	9801      	ldr	r0, [sp, #4]
 800365e:	6813      	ldr	r3, [r2, #0]
 8003660:	4615      	mov	r5, r2
 8003662:	b933      	cbnz	r3, 8003672 <_free_r+0x32>
 8003664:	6063      	str	r3, [r4, #4]
 8003666:	6014      	str	r4, [r2, #0]
 8003668:	b003      	add	sp, #12
 800366a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800366e:	f7ff bfe1 	b.w	8003634 <__malloc_unlock>
 8003672:	42a3      	cmp	r3, r4
 8003674:	d90b      	bls.n	800368e <_free_r+0x4e>
 8003676:	6821      	ldr	r1, [r4, #0]
 8003678:	1862      	adds	r2, r4, r1
 800367a:	4293      	cmp	r3, r2
 800367c:	bf04      	itt	eq
 800367e:	681a      	ldreq	r2, [r3, #0]
 8003680:	685b      	ldreq	r3, [r3, #4]
 8003682:	6063      	str	r3, [r4, #4]
 8003684:	bf04      	itt	eq
 8003686:	1852      	addeq	r2, r2, r1
 8003688:	6022      	streq	r2, [r4, #0]
 800368a:	602c      	str	r4, [r5, #0]
 800368c:	e7ec      	b.n	8003668 <_free_r+0x28>
 800368e:	461a      	mov	r2, r3
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	b10b      	cbz	r3, 8003698 <_free_r+0x58>
 8003694:	42a3      	cmp	r3, r4
 8003696:	d9fa      	bls.n	800368e <_free_r+0x4e>
 8003698:	6811      	ldr	r1, [r2, #0]
 800369a:	1855      	adds	r5, r2, r1
 800369c:	42a5      	cmp	r5, r4
 800369e:	d10b      	bne.n	80036b8 <_free_r+0x78>
 80036a0:	6824      	ldr	r4, [r4, #0]
 80036a2:	4421      	add	r1, r4
 80036a4:	1854      	adds	r4, r2, r1
 80036a6:	42a3      	cmp	r3, r4
 80036a8:	6011      	str	r1, [r2, #0]
 80036aa:	d1dd      	bne.n	8003668 <_free_r+0x28>
 80036ac:	681c      	ldr	r4, [r3, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	6053      	str	r3, [r2, #4]
 80036b2:	4421      	add	r1, r4
 80036b4:	6011      	str	r1, [r2, #0]
 80036b6:	e7d7      	b.n	8003668 <_free_r+0x28>
 80036b8:	d902      	bls.n	80036c0 <_free_r+0x80>
 80036ba:	230c      	movs	r3, #12
 80036bc:	6003      	str	r3, [r0, #0]
 80036be:	e7d3      	b.n	8003668 <_free_r+0x28>
 80036c0:	6825      	ldr	r5, [r4, #0]
 80036c2:	1961      	adds	r1, r4, r5
 80036c4:	428b      	cmp	r3, r1
 80036c6:	bf04      	itt	eq
 80036c8:	6819      	ldreq	r1, [r3, #0]
 80036ca:	685b      	ldreq	r3, [r3, #4]
 80036cc:	6063      	str	r3, [r4, #4]
 80036ce:	bf04      	itt	eq
 80036d0:	1949      	addeq	r1, r1, r5
 80036d2:	6021      	streq	r1, [r4, #0]
 80036d4:	6054      	str	r4, [r2, #4]
 80036d6:	e7c7      	b.n	8003668 <_free_r+0x28>
 80036d8:	b003      	add	sp, #12
 80036da:	bd30      	pop	{r4, r5, pc}
 80036dc:	20000090 	.word	0x20000090

080036e0 <_read_r>:
 80036e0:	b538      	push	{r3, r4, r5, lr}
 80036e2:	4d07      	ldr	r5, [pc, #28]	; (8003700 <_read_r+0x20>)
 80036e4:	4604      	mov	r4, r0
 80036e6:	4608      	mov	r0, r1
 80036e8:	4611      	mov	r1, r2
 80036ea:	2200      	movs	r2, #0
 80036ec:	602a      	str	r2, [r5, #0]
 80036ee:	461a      	mov	r2, r3
 80036f0:	f7fd f958 	bl	80009a4 <_read>
 80036f4:	1c43      	adds	r3, r0, #1
 80036f6:	d102      	bne.n	80036fe <_read_r+0x1e>
 80036f8:	682b      	ldr	r3, [r5, #0]
 80036fa:	b103      	cbz	r3, 80036fe <_read_r+0x1e>
 80036fc:	6023      	str	r3, [r4, #0]
 80036fe:	bd38      	pop	{r3, r4, r5, pc}
 8003700:	200000ec 	.word	0x200000ec

08003704 <_fstat_r>:
 8003704:	b538      	push	{r3, r4, r5, lr}
 8003706:	4d07      	ldr	r5, [pc, #28]	; (8003724 <_fstat_r+0x20>)
 8003708:	2300      	movs	r3, #0
 800370a:	4604      	mov	r4, r0
 800370c:	4608      	mov	r0, r1
 800370e:	4611      	mov	r1, r2
 8003710:	602b      	str	r3, [r5, #0]
 8003712:	f7fd f970 	bl	80009f6 <_fstat>
 8003716:	1c43      	adds	r3, r0, #1
 8003718:	d102      	bne.n	8003720 <_fstat_r+0x1c>
 800371a:	682b      	ldr	r3, [r5, #0]
 800371c:	b103      	cbz	r3, 8003720 <_fstat_r+0x1c>
 800371e:	6023      	str	r3, [r4, #0]
 8003720:	bd38      	pop	{r3, r4, r5, pc}
 8003722:	bf00      	nop
 8003724:	200000ec 	.word	0x200000ec

08003728 <_isatty_r>:
 8003728:	b538      	push	{r3, r4, r5, lr}
 800372a:	4d06      	ldr	r5, [pc, #24]	; (8003744 <_isatty_r+0x1c>)
 800372c:	2300      	movs	r3, #0
 800372e:	4604      	mov	r4, r0
 8003730:	4608      	mov	r0, r1
 8003732:	602b      	str	r3, [r5, #0]
 8003734:	f7fd f96f 	bl	8000a16 <_isatty>
 8003738:	1c43      	adds	r3, r0, #1
 800373a:	d102      	bne.n	8003742 <_isatty_r+0x1a>
 800373c:	682b      	ldr	r3, [r5, #0]
 800373e:	b103      	cbz	r3, 8003742 <_isatty_r+0x1a>
 8003740:	6023      	str	r3, [r4, #0]
 8003742:	bd38      	pop	{r3, r4, r5, pc}
 8003744:	200000ec 	.word	0x200000ec

08003748 <_init>:
 8003748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800374a:	bf00      	nop
 800374c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800374e:	bc08      	pop	{r3}
 8003750:	469e      	mov	lr, r3
 8003752:	4770      	bx	lr

08003754 <_fini>:
 8003754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003756:	bf00      	nop
 8003758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800375a:	bc08      	pop	{r3}
 800375c:	469e      	mov	lr, r3
 800375e:	4770      	bx	lr
