--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc4vlx25,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 146665 paths analyzed, 5085 endpoints analyzed, 0 failing endpoints
 2 timing errors detected. (0 setup errors, 0 hold errors, 2 component switching limit errors)
 Minimum period is  27.225ns.
--------------------------------------------------------------------------------

Paths for end point ILA_0/U0/I_TQ0.G_TW[30].U_TQ (SLICE_X38Y53.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SpeedM_0/Speed_Value_30 (FF)
  Destination:          ILA_0/U0/I_TQ0.G_TW[30].U_TQ (FF)
  Requirement:          4.167ns
  Data Path Delay:      1.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_120M_out rising at 145.833ns
  Destination Clock:    Clk_50M_out rising at 150.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.381ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: SpeedM_0/Speed_Value_30 to ILA_0/U0/I_TQ0.G_TW[30].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y97.YQ      Tcko                  0.340   SpeedM_0/SV_EN_FLAG_PN
                                                       SpeedM_0/Speed_Value_30
    SLICE_X38Y53.BY      net (fanout=2)        1.338   SpeedM_0/Speed_Value<30>
    SLICE_X38Y53.CLK     Tdick                 0.280   ILA_0/U0/iTRIG_IN<31>
                                                       ILA_0/U0/I_TQ0.G_TW[30].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (0.620ns logic, 1.338ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point ILA_0/U0/I_TQ0.G_TW[26].U_TQ (SLICE_X43Y69.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SpeedM_0/Speed_Value_26 (FF)
  Destination:          ILA_0/U0/I_TQ0.G_TW[26].U_TQ (FF)
  Requirement:          4.167ns
  Data Path Delay:      1.946ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_120M_out rising at 145.833ns
  Destination Clock:    Clk_50M_out rising at 150.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.381ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: SpeedM_0/Speed_Value_26 to ILA_0/U0/I_TQ0.G_TW[26].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y91.YQ      Tcko                  0.340   SpeedM_0/Speed_Value<27>
                                                       SpeedM_0/Speed_Value_26
    SLICE_X43Y69.BY      net (fanout=2)        1.314   SpeedM_0/Speed_Value<26>
    SLICE_X43Y69.CLK     Tdick                 0.292   ILA_0/U0/iTRIG_IN<27>
                                                       ILA_0/U0/I_TQ0.G_TW[26].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (0.632ns logic, 1.314ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point ILA_0/U0/I_TQ0.G_TW[12].U_TQ (SLICE_X41Y58.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SpeedM_0/Speed_Value_12 (FF)
  Destination:          ILA_0/U0/I_TQ0.G_TW[12].U_TQ (FF)
  Requirement:          4.167ns
  Data Path Delay:      1.932ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_120M_out rising at 145.833ns
  Destination Clock:    Clk_50M_out rising at 150.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.381ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: SpeedM_0/Speed_Value_12 to ILA_0/U0/I_TQ0.G_TW[12].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.YQ      Tcko                  0.340   SpeedM_0/Speed_Value<13>
                                                       SpeedM_0/Speed_Value_12
    SLICE_X41Y58.BY      net (fanout=2)        1.300   SpeedM_0/Speed_Value<12>
    SLICE_X41Y58.CLK     Tdick                 0.292   ILA_0/U0/iTRIG_IN<13>
                                                       ILA_0/U0/I_TQ0.G_TW[12].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.932ns (0.632ns logic, 1.300ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i (RAMB16_X1Y12.DIB4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ILA_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF (FF)
  Destination:          ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.665 - 0.678)
  Source Clock:         Clk_50M_out rising at 50.000ns
  Destination Clock:    Clk_50M_out rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ILA_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF to ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y98.YQ      Tcko                  0.331   ILA_0/U0/I_NO_D.U_ILA/iDATA<73>
                                                       ILA_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF
    RAMB16_X1Y12.DIB4    net (fanout=1)        0.308   ILA_0/U0/I_NO_D.U_ILA/iDATA<72>
    RAMB16_X1Y12.CLKB    Trckd_DIB   (-Th)     0.322   ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
                                                       ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.009ns logic, 0.308ns route)
                                                       (2.8% logic, 97.2% route)

--------------------------------------------------------------------------------

Paths for end point ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i (RAMB16_X1Y12.ADDRB4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ILA_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR (FF)
  Destination:          ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.665 - 0.678)
  Source Clock:         Clk_50M_out rising at 50.000ns
  Destination Clock:    Clk_50M_out rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ILA_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR to ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y98.YQ      Tcko                  0.313   ILA_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<1>
                                                       ILA_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR
    RAMB16_X1Y12.ADDRB4  net (fanout=17)       0.349   ILA_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<0>
    RAMB16_X1Y12.CLKB    Trckc_ADDRB (-Th)     0.322   ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
                                                       ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (-0.009ns logic, 0.349ns route)
                                                       (-2.6% logic, 102.6% route)

--------------------------------------------------------------------------------

Paths for end point ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i (RAMB16_X1Y12.DIB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ILA_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[174].I_SRLT_NE_0.FF (FF)
  Destination:          ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.665 - 0.674)
  Source Clock:         Clk_50M_out rising at 50.000ns
  Destination Clock:    Clk_50M_out rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ILA_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[174].I_SRLT_NE_0.FF to ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y103.YQ     Tcko                  0.331   ILA_0/U0/I_NO_D.U_ILA/iDATA<175>
                                                       ILA_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[174].I_SRLT_NE_0.FF
    RAMB16_X1Y12.DIB10   net (fanout=1)        0.339   ILA_0/U0/I_NO_D.U_ILA/iDATA<174>
    RAMB16_X1Y12.CLKB    Trckd_DIB   (-Th)     0.322   ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
                                                       ILA_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.009ns logic, 0.339ns route)
                                                       (2.6% logic, 97.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: -18.749ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DCM_50_50_120_0/DCM_ADV_INST/CLKIN
  Logical resource: DCM_50_50_120_0/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: Clk_50M_out1
--------------------------------------------------------------------------------
Slack: -18.749ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: DCM_50_50_120_0/DCM_ADV_INST/CLK0
  Logical resource: DCM_50_50_120_0/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y7.CLK0
  Clock network: DCM_50_50_120_0/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 10.418ns (max period limit - period)
  Period: 20.833ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: DCM_50_50_120_0/DCM_ADV_INST/CLKFX
  Logical resource: DCM_50_50_120_0/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y7.CLKFX
  Clock network: DCM_50_50_120_0/CLKFX_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCM_50_50_120_0_CLKFX_BUF = PERIOD TIMEGRP 
"DCM_50_50_120_0_CLKFX_BUF"         TS_clk * 2.4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3570 paths analyzed, 389 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.478ns.
--------------------------------------------------------------------------------

Paths for end point SpeedM_0/SVCnt_PN_5 (SLICE_X35Y96.F1), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SpeedM_0/SVCnt_PN_13 (FF)
  Destination:          SpeedM_0/SVCnt_PN_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.287ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_120M_out rising at 0.000ns
  Destination Clock:    Clk_120M_out rising at 20.833ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.381ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SpeedM_0/SVCnt_PN_13 to SpeedM_0/SVCnt_PN_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y100.XQ     Tcko                  0.340   SpeedM_0/SVCnt_PN<13>
                                                       SpeedM_0/SVCnt_PN_13
    SLICE_X37Y99.F4      net (fanout=4)        1.299   SpeedM_0/SVCnt_PN<13>
    SLICE_X37Y99.COUT    Topcyf                0.573   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_lut<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<6>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<8>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.XB     Tcinxb                0.307   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.G3     net (fanout=6)        0.923   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.Y      Tilo                  0.195   SpeedM_0/SVCnt_PN<20>
                                                       SpeedM_0/SVCnt_PN_mux0000<0>11_1
    SLICE_X35Y96.F1      net (fanout=15)       1.243   SpeedM_0/SVCnt_PN_mux0000<0>11
    SLICE_X35Y96.CLK     Tfck                  0.235   SpeedM_0/SVCnt_PN<5>
                                                       SpeedM_0/SVCnt_PN_mux0000<24>1
                                                       SpeedM_0/SVCnt_PN_5
    -------------------------------------------------  ---------------------------
    Total                                      5.287ns (1.822ns logic, 3.465ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SpeedM_0/SVCnt_PN_1 (FF)
  Destination:          SpeedM_0/SVCnt_PN_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.081ns (Levels of Logic = 8)
  Clock Path Skew:      -0.039ns (1.487 - 1.526)
  Source Clock:         Clk_120M_out rising at 0.000ns
  Destination Clock:    Clk_120M_out rising at 20.833ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.381ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SpeedM_0/SVCnt_PN_1 to SpeedM_0/SVCnt_PN_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y94.XQ      Tcko                  0.340   SpeedM_0/SVCnt_PN<1>
                                                       SpeedM_0/SVCnt_PN_1
    SLICE_X37Y97.F4      net (fanout=4)        0.921   SpeedM_0/SVCnt_PN<1>
    SLICE_X37Y97.COUT    Topcyf                0.573   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<1>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_lut<0>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<0>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<1>
    SLICE_X37Y98.CIN     net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<1>
    SLICE_X37Y98.COUT    Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<3>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<2>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<3>
    SLICE_X37Y99.CIN     net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<3>
    SLICE_X37Y99.COUT    Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<6>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<8>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.XB     Tcinxb                0.307   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.G3     net (fanout=6)        0.923   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.Y      Tilo                  0.195   SpeedM_0/SVCnt_PN<20>
                                                       SpeedM_0/SVCnt_PN_mux0000<0>11_1
    SLICE_X35Y96.F1      net (fanout=15)       1.243   SpeedM_0/SVCnt_PN_mux0000<0>11
    SLICE_X35Y96.CLK     Tfck                  0.235   SpeedM_0/SVCnt_PN<5>
                                                       SpeedM_0/SVCnt_PN_mux0000<24>1
                                                       SpeedM_0/SVCnt_PN_5
    -------------------------------------------------  ---------------------------
    Total                                      5.081ns (1.994ns logic, 3.087ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SpeedM_0/SVCnt_PN_15 (FF)
  Destination:          SpeedM_0/SVCnt_PN_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.051ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_120M_out rising at 0.000ns
  Destination Clock:    Clk_120M_out rising at 20.833ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.381ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SpeedM_0/SVCnt_PN_15 to SpeedM_0/SVCnt_PN_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y101.XQ     Tcko                  0.340   SpeedM_0/SVCnt_PN<15>
                                                       SpeedM_0/SVCnt_PN_15
    SLICE_X37Y99.F1      net (fanout=4)        1.063   SpeedM_0/SVCnt_PN<15>
    SLICE_X37Y99.COUT    Topcyf                0.573   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_lut<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<6>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<8>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.XB     Tcinxb                0.307   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.G3     net (fanout=6)        0.923   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.Y      Tilo                  0.195   SpeedM_0/SVCnt_PN<20>
                                                       SpeedM_0/SVCnt_PN_mux0000<0>11_1
    SLICE_X35Y96.F1      net (fanout=15)       1.243   SpeedM_0/SVCnt_PN_mux0000<0>11
    SLICE_X35Y96.CLK     Tfck                  0.235   SpeedM_0/SVCnt_PN<5>
                                                       SpeedM_0/SVCnt_PN_mux0000<24>1
                                                       SpeedM_0/SVCnt_PN_5
    -------------------------------------------------  ---------------------------
    Total                                      5.051ns (1.822ns logic, 3.229ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point SpeedM_0/SVCnt_PN_4 (SLICE_X35Y96.G1), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SpeedM_0/SVCnt_PN_13 (FF)
  Destination:          SpeedM_0/SVCnt_PN_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.283ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_120M_out rising at 0.000ns
  Destination Clock:    Clk_120M_out rising at 20.833ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.381ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SpeedM_0/SVCnt_PN_13 to SpeedM_0/SVCnt_PN_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y100.XQ     Tcko                  0.340   SpeedM_0/SVCnt_PN<13>
                                                       SpeedM_0/SVCnt_PN_13
    SLICE_X37Y99.F4      net (fanout=4)        1.299   SpeedM_0/SVCnt_PN<13>
    SLICE_X37Y99.COUT    Topcyf                0.573   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_lut<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<6>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<8>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.XB     Tcinxb                0.307   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.G3     net (fanout=6)        0.923   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.Y      Tilo                  0.195   SpeedM_0/SVCnt_PN<20>
                                                       SpeedM_0/SVCnt_PN_mux0000<0>11_1
    SLICE_X35Y96.G1      net (fanout=15)       1.243   SpeedM_0/SVCnt_PN_mux0000<0>11
    SLICE_X35Y96.CLK     Tgck                  0.231   SpeedM_0/SVCnt_PN<5>
                                                       SpeedM_0/SVCnt_PN_mux0000<25>1
                                                       SpeedM_0/SVCnt_PN_4
    -------------------------------------------------  ---------------------------
    Total                                      5.283ns (1.818ns logic, 3.465ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SpeedM_0/SVCnt_PN_1 (FF)
  Destination:          SpeedM_0/SVCnt_PN_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.077ns (Levels of Logic = 8)
  Clock Path Skew:      -0.039ns (1.487 - 1.526)
  Source Clock:         Clk_120M_out rising at 0.000ns
  Destination Clock:    Clk_120M_out rising at 20.833ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.381ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SpeedM_0/SVCnt_PN_1 to SpeedM_0/SVCnt_PN_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y94.XQ      Tcko                  0.340   SpeedM_0/SVCnt_PN<1>
                                                       SpeedM_0/SVCnt_PN_1
    SLICE_X37Y97.F4      net (fanout=4)        0.921   SpeedM_0/SVCnt_PN<1>
    SLICE_X37Y97.COUT    Topcyf                0.573   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<1>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_lut<0>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<0>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<1>
    SLICE_X37Y98.CIN     net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<1>
    SLICE_X37Y98.COUT    Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<3>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<2>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<3>
    SLICE_X37Y99.CIN     net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<3>
    SLICE_X37Y99.COUT    Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<6>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<8>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.XB     Tcinxb                0.307   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.G3     net (fanout=6)        0.923   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.Y      Tilo                  0.195   SpeedM_0/SVCnt_PN<20>
                                                       SpeedM_0/SVCnt_PN_mux0000<0>11_1
    SLICE_X35Y96.G1      net (fanout=15)       1.243   SpeedM_0/SVCnt_PN_mux0000<0>11
    SLICE_X35Y96.CLK     Tgck                  0.231   SpeedM_0/SVCnt_PN<5>
                                                       SpeedM_0/SVCnt_PN_mux0000<25>1
                                                       SpeedM_0/SVCnt_PN_4
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (1.990ns logic, 3.087ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SpeedM_0/SVCnt_PN_15 (FF)
  Destination:          SpeedM_0/SVCnt_PN_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.047ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_120M_out rising at 0.000ns
  Destination Clock:    Clk_120M_out rising at 20.833ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.381ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SpeedM_0/SVCnt_PN_15 to SpeedM_0/SVCnt_PN_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y101.XQ     Tcko                  0.340   SpeedM_0/SVCnt_PN<15>
                                                       SpeedM_0/SVCnt_PN_15
    SLICE_X37Y99.F1      net (fanout=4)        1.063   SpeedM_0/SVCnt_PN<15>
    SLICE_X37Y99.COUT    Topcyf                0.573   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_lut<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<6>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<8>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.XB     Tcinxb                0.307   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.G3     net (fanout=6)        0.923   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.Y      Tilo                  0.195   SpeedM_0/SVCnt_PN<20>
                                                       SpeedM_0/SVCnt_PN_mux0000<0>11_1
    SLICE_X35Y96.G1      net (fanout=15)       1.243   SpeedM_0/SVCnt_PN_mux0000<0>11
    SLICE_X35Y96.CLK     Tgck                  0.231   SpeedM_0/SVCnt_PN<5>
                                                       SpeedM_0/SVCnt_PN_mux0000<25>1
                                                       SpeedM_0/SVCnt_PN_4
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (1.818ns logic, 3.229ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point SpeedM_0/SVCnt_PN_1 (SLICE_X35Y94.F1), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SpeedM_0/SVCnt_PN_13 (FF)
  Destination:          SpeedM_0/SVCnt_PN_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.088ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_120M_out rising at 0.000ns
  Destination Clock:    Clk_120M_out rising at 20.833ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.381ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SpeedM_0/SVCnt_PN_13 to SpeedM_0/SVCnt_PN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y100.XQ     Tcko                  0.340   SpeedM_0/SVCnt_PN<13>
                                                       SpeedM_0/SVCnt_PN_13
    SLICE_X37Y99.F4      net (fanout=4)        1.299   SpeedM_0/SVCnt_PN<13>
    SLICE_X37Y99.COUT    Topcyf                0.573   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_lut<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<6>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<8>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.XB     Tcinxb                0.307   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.G3     net (fanout=6)        0.923   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.Y      Tilo                  0.195   SpeedM_0/SVCnt_PN<20>
                                                       SpeedM_0/SVCnt_PN_mux0000<0>11_1
    SLICE_X35Y94.F1      net (fanout=15)       1.044   SpeedM_0/SVCnt_PN_mux0000<0>11
    SLICE_X35Y94.CLK     Tfck                  0.235   SpeedM_0/SVCnt_PN<1>
                                                       SpeedM_0/SVCnt_PN_mux0000<28>1
                                                       SpeedM_0/SVCnt_PN_1
    -------------------------------------------------  ---------------------------
    Total                                      5.088ns (1.822ns logic, 3.266ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SpeedM_0/SVCnt_PN_1 (FF)
  Destination:          SpeedM_0/SVCnt_PN_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.882ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_120M_out rising at 0.000ns
  Destination Clock:    Clk_120M_out rising at 20.833ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.381ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SpeedM_0/SVCnt_PN_1 to SpeedM_0/SVCnt_PN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y94.XQ      Tcko                  0.340   SpeedM_0/SVCnt_PN<1>
                                                       SpeedM_0/SVCnt_PN_1
    SLICE_X37Y97.F4      net (fanout=4)        0.921   SpeedM_0/SVCnt_PN<1>
    SLICE_X37Y97.COUT    Topcyf                0.573   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<1>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_lut<0>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<0>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<1>
    SLICE_X37Y98.CIN     net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<1>
    SLICE_X37Y98.COUT    Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<3>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<2>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<3>
    SLICE_X37Y99.CIN     net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<3>
    SLICE_X37Y99.COUT    Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<6>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<8>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.XB     Tcinxb                0.307   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.G3     net (fanout=6)        0.923   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.Y      Tilo                  0.195   SpeedM_0/SVCnt_PN<20>
                                                       SpeedM_0/SVCnt_PN_mux0000<0>11_1
    SLICE_X35Y94.F1      net (fanout=15)       1.044   SpeedM_0/SVCnt_PN_mux0000<0>11
    SLICE_X35Y94.CLK     Tfck                  0.235   SpeedM_0/SVCnt_PN<1>
                                                       SpeedM_0/SVCnt_PN_mux0000<28>1
                                                       SpeedM_0/SVCnt_PN_1
    -------------------------------------------------  ---------------------------
    Total                                      4.882ns (1.994ns logic, 2.888ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SpeedM_0/SVCnt_PN_15 (FF)
  Destination:          SpeedM_0/SVCnt_PN_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.852ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_120M_out rising at 0.000ns
  Destination Clock:    Clk_120M_out rising at 20.833ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.381ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SpeedM_0/SVCnt_PN_15 to SpeedM_0/SVCnt_PN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y101.XQ     Tcko                  0.340   SpeedM_0/SVCnt_PN<15>
                                                       SpeedM_0/SVCnt_PN_15
    SLICE_X37Y99.F1      net (fanout=4)        1.063   SpeedM_0/SVCnt_PN<15>
    SLICE_X37Y99.COUT    Topcyf                0.573   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_lut<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<4>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<5>
    SLICE_X37Y100.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<6>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<7>
    SLICE_X37Y101.COUT   Tbyp                  0.086   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<8>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.CIN    net (fanout=1)        0.000   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<9>
    SLICE_X37Y102.XB     Tcinxb                0.307   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
                                                       SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.G3     net (fanout=6)        0.923   SpeedM_0/Mcompar_SVCnt_PN_cmp_gt0000_cy<10>
    SLICE_X36Y104.Y      Tilo                  0.195   SpeedM_0/SVCnt_PN<20>
                                                       SpeedM_0/SVCnt_PN_mux0000<0>11_1
    SLICE_X35Y94.F1      net (fanout=15)       1.044   SpeedM_0/SVCnt_PN_mux0000<0>11
    SLICE_X35Y94.CLK     Tfck                  0.235   SpeedM_0/SVCnt_PN<1>
                                                       SpeedM_0/SVCnt_PN_mux0000<28>1
                                                       SpeedM_0/SVCnt_PN_1
    -------------------------------------------------  ---------------------------
    Total                                      4.852ns (1.822ns logic, 3.030ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCM_50_50_120_0_CLKFX_BUF = PERIOD TIMEGRP "DCM_50_50_120_0_CLKFX_BUF"
        TS_clk * 2.4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SpeedM_0/SVMema_PN_1_17 (SLICE_X36Y91.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SpeedM_0/SVMema_PN_0_17 (FF)
  Destination:          SpeedM_0/SVMema_PN_1_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.708 - 0.675)
  Source Clock:         Clk_120M_out rising at 20.833ns
  Destination Clock:    Clk_120M_out rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SpeedM_0/SVMema_PN_0_17 to SpeedM_0/SVMema_PN_1_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y90.XQ      Tcko                  0.313   SpeedM_0/SVMema_PN_0_17
                                                       SpeedM_0/SVMema_PN_0_17
    SLICE_X36Y91.BX      net (fanout=2)        0.289   SpeedM_0/SVMema_PN_0_17
    SLICE_X36Y91.CLK     Tckdi       (-Th)     0.082   SpeedM_0/SVMema_PN_1_17
                                                       SpeedM_0/SVMema_PN_1_17
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.231ns logic, 0.289ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point SpeedM_0/SVMema_PN_1_27 (SLICE_X36Y95.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SpeedM_0/SVMema_PN_0_27 (FF)
  Destination:          SpeedM_0/SVMema_PN_1_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.560 - 1.491)
  Source Clock:         Clk_120M_out rising at 20.833ns
  Destination Clock:    Clk_120M_out rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SpeedM_0/SVMema_PN_0_27 to SpeedM_0/SVMema_PN_1_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.XQ      Tcko                  0.331   SpeedM_0/SVMema_PN_0_27
                                                       SpeedM_0/SVMema_PN_0_27
    SLICE_X36Y95.BX      net (fanout=2)        0.313   SpeedM_0/SVMema_PN_0_27
    SLICE_X36Y95.CLK     Tckdi       (-Th)     0.082   SpeedM_0/SVMema_PN_1_27
                                                       SpeedM_0/SVMema_PN_1_27
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.249ns logic, 0.313ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point SpeedM_0/Speed_Value_12 (SLICE_X37Y74.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SpeedM_0/Speed_Value_12 (FF)
  Destination:          SpeedM_0/Speed_Value_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_120M_out rising at 20.833ns
  Destination Clock:    Clk_120M_out rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SpeedM_0/Speed_Value_12 to SpeedM_0/Speed_Value_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.YQ      Tcko                  0.313   SpeedM_0/Speed_Value<13>
                                                       SpeedM_0/Speed_Value_12
    SLICE_X37Y74.G4      net (fanout=2)        0.314   SpeedM_0/Speed_Value<12>
    SLICE_X37Y74.CLK     Tckg        (-Th)     0.125   SpeedM_0/Speed_Value<13>
                                                       SpeedM_0/Speed_Value_mux0000<12>1
                                                       SpeedM_0/Speed_Value_12
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.188ns logic, 0.314ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCM_50_50_120_0_CLKFX_BUF = PERIOD TIMEGRP "DCM_50_50_120_0_CLKFX_BUF"
        TS_clk * 2.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.433ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: SpeedM_0/hallwave1/CLK
  Logical resource: SpeedM_0/Mshreg_hallwave3/SRL16E/WS
  Location pin: SLICE_X54Y166.CLK
  Clock network: Clk_120M_out
--------------------------------------------------------------------------------
Slack: 19.461ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: SpeedM_0/hallwave1/CLK
  Logical resource: SpeedM_0/Mshreg_hallwave3/SRL16E/WS
  Location pin: SLICE_X54Y166.CLK
  Clock network: Clk_120M_out
--------------------------------------------------------------------------------
Slack: 19.775ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ILA_0/U0/iTRIG_IN<33>/CLK
  Logical resource: ILA_0/U0/I_TQ0.G_TW[32].U_TQ/CK
  Location pin: SLICE_X39Y77.CLK
  Clock network: Clk_50M_out
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     50.000ns|     27.225ns|     13.147ns|            2|            0|       146665|         3570|
| TS_DCM_50_50_120_0_CLKFX_BUF  |     20.833ns|      5.478ns|          N/A|            0|            0|         3570|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50M_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50M_in     |   11.033|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 37498  (Setup/Max: 0, Hold: 0, Component Switching Limit: 37498)

Constraints cover 150235 paths, 0 nets, and 13845 connections

Design statistics:
   Minimum period:  27.225ns{1}   (Maximum frequency:  36.731MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jul 20 15:24:11 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4701 MB



