# Embedded systems/FPGA Blogs

I’m an FPGA engineer working on high-performance digital design and accelerator architectures.
This site contains my notes and blogs on varioius FPGA tips, techniques and design practices.

## Posts

- [Understanding FPGA Timing Analysis in Vivado: Part 1](posts/timing_analysis/understanding-fpga-timing-vivado-part-1.md)
- [Understanding FPGA Timing Analysis in Vivado: Part 2](posts/timing_analysis/understanding-fpga-timing-vivado-part-2.md)
- [Understanding FPGA Timing Analysis in Vivado: Part 3](posts/timing_analysis/understanding-fpga-timing-vivado-part-3.md)


<div style="text-align: right; margin-top: 50px;">
  <em>— Abdur Rafae Haqqani</em><br>
  <a href="mailto:rafae50@yahoo.com">rafae50@yahoo.com</a>
</div>
