
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000194                       # Number of seconds simulated (Second)
simTicks                                    194128000                       # Number of ticks simulated (Tick)
finalTick                                  1194039000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.21                       # Real time elapsed on the host (Second)
hostTickRate                                 88035621                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680136                       # Number of bytes of host memory used (Byte)
simInsts                                      2541530                       # Number of instructions simulated (Count)
simOps                                        2811080                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1152497                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1274721                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                           388256                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          884161                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         883290                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      2                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 2338                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              2230                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              388106                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.275899                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.003550                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    122692     31.61%     31.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     23029      5.93%     37.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     50417     12.99%     50.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    110195     28.39%     78.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     19414      5.00%     83.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     41816     10.77%     94.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      7278      1.88%     96.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      7682      1.98%     98.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      5583      1.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                388106                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    3775     99.89%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     4      0.11%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        575636     65.17%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        50208      5.68%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       100417     11.37%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        50207      5.68%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        56620      6.41%     94.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        50202      5.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         883290                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.275020                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                3779                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004278                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  1649936                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  631253                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          628878                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                   508524                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  255251                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          254224                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      632807                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      254262                       # Number of vector alu accesses (Count)
system.cpu.numInsts                            883150                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                         56600                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       133                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                3157                       # Number of nop insts executed (Count)
system.cpu.numRefs                             106801                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          72339                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        50201                       # Number of stores executed (Count)
system.cpu.numRate                           2.274659                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             150                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      881696                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        881696                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.440351                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.440351                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.270914                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.270914                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                     889520                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    484213                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                     455055                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      216993                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     217002                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    558760                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads          56685                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         50307                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         3074                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        47379                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   72548                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             72494                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                77                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                50371                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   14                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   50358                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999742                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              32                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               32                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            1443                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                75                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       387885                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.281171                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.111479                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          166504     42.93%     42.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          104219     26.87%     69.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            6432      1.66%     71.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            2051      0.53%     71.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           19355      4.99%     76.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            8324      2.15%     79.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            2574      0.66%     79.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             296      0.08%     79.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           78130     20.14%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       387885                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               884832                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 884832                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      106628                       # Number of memory references committed (Count)
system.cpu.commit.loads                         56452                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      72190                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions           254016                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      658980                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       577498     65.27%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            2      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        50176      5.67%     70.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       100352     11.34%     82.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        50176      5.67%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        56452      6.38%     94.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        50176      5.67%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       884832                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         78130                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         105527                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            105527                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        105527                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           105527                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         1230                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            1230                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         1230                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           1230                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     94839000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     94839000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     94839000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     94839000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       106757                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        106757                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       106757                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       106757                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.011521                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.011521                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.011521                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.011521                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 77104.878049                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 77104.878049                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 77104.878049                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 77104.878049                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          447                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               447                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total            29                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data           29                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total           29                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         1201                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         1201                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         1201                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         1201                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     92825000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     92825000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     92825000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     92825000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.011250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.011250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.011250                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.011250                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 77289.758535                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 77289.758535                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 77289.758535                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 77289.758535                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   1201                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        55351                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           55351                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         1230                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          1230                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     94839000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     94839000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data        56581                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        56581                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.021739                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.021739                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 77104.878049                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 77104.878049                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           29                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           29                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1201                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1201                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     92825000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     92825000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.021226                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.021226                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 77289.758535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 77289.758535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        50176                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          50176                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data        50176                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        50176                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                68356                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1201                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              56.915903                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           64                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          553                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          407                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             428229                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            428229                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    99571                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                131113                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    155891                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  1435                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     96                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                50356                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     3                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 888475                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     8                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             107394                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         889157                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       72548                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              50362                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        280614                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     196                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    107197                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    14                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             388106                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.291137                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.055959                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   226314     58.31%     58.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1094      0.28%     58.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1092      0.28%     58.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    39785     10.25%     69.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    40869     10.53%     79.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                       58      0.01%     79.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     9432      2.43%     82.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     9483      2.44%     84.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    59979     15.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               388106                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.186856                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.290131                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         107189                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            107189                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        107189                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           107189                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            8                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               8                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            8                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              8                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       558000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       558000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       558000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       558000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       107197                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        107197                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       107197                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       107197                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000075                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000075                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000075                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000075                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst        69750                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total        69750                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst        69750                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total        69750                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 5                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            4                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             4                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            4                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            4                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            4                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            4                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       381500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       381500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       381500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       381500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst        95375                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        95375                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst        95375                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        95375                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      5                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       107189                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          107189                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            8                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             8                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       558000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       558000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       107197                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       107197                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000075                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000075                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst        69750                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        69750                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            4                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            4                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            4                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            4                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       381500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       381500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst        95375                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        95375                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                   12                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  5                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               2.400000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2          237                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             428793                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            428793                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                        96                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      90397                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1048                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 887321                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  464                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    56685                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   50307                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       264                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             64                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           22                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                   86                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   883122                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  883102                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    639306                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    867446                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.274535                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.736998                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                           0                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     210                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   2                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    107                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              56452                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.311663                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            24.113397                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  55243     97.86%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    1      0.00%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  4      0.01%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.00%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  1      0.00%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                993      1.76%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 99      0.18%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  1      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 68      0.12%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  5      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  4      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               28      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              712                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                56452                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     96                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   100754                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  125539                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    156139                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  5578                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 888414                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1008                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   4490                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands              979823                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     1873002                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   891553                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   251450                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                975895                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     3851                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     15153                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          1195783                       # The number of ROB reads (Count)
system.cpu.rob.writes                         1772903                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   881696                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     881696                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.data                      3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                         3                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                     3                       # number of overall hits (Count)
system.l2.overallHits::total                        3                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                    4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 1198                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    1202                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   4                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                1198                       # number of overall misses (Count)
system.l2.overallMisses::total                   1202                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst          279000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        91002500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           91281500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst         279000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       91002500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          91281500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  4                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               1201                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  1205                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 4                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              1201                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 1205                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.997502                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.997510                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.997502                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.997510                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst        69750                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 75962.020033                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    75941.347754                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        69750                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 75962.020033                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   75941.347754                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   70                       # number of writebacks (Count)
system.l2.writebacks::total                        70                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst                4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             1198                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                1202                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst               4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            1198                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               1202                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst       239000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     79012500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       79251500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst       239000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     79012500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      79251500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.997502                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.997510                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.997502                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.997510                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst        59750                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 65953.672788                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 65933.028286                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst        59750                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 65953.672788                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 65933.028286                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           1261                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           35                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             35                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst             4                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                4                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst       279000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       279000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              4                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        69750                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        69750                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst       239000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       239000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        59750                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        59750                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         1198                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1198                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     91002500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     91002500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         1201                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          1201                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.997502                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.997502                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 75962.020033                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 75962.020033                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         1198                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1198                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     79012500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     79012500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.997502                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.997502                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 65953.672788                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 65953.672788                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks            5                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total                5                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          447                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              447                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          447                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          447                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         3450                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       1261                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.735924                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     181.006104                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       786.811786                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3128.182110                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.044191                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.192093                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.763716                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   62                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  591                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3383                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   60                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      20549                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     20549                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        70.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      1198.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000284782500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                2523                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 67                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1202                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         70                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      1202                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       70                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      22.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  1202                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   70                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1082                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     120                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     280.750000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    272.179397                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     78.652718                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            1     25.00%     25.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            1     25.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1     25.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-383            1     25.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.750000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.744616                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.500000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1     25.00%     25.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                3     75.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   76928                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 4480                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              396274622.92920130                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              23077557.07574384                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     193967000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     152489.78                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        76672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         4544                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1318717.547185362084                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 394955905.382015943527                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 23407236.462540179491                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1198                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           70                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst        75000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     29608250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   3871183000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     24714.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  55302614.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        76672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          76928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         4480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         4480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1198                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1202                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           70                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             70                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1318718                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      394955905                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         396274623                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1318718                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1318718                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     23077557                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         23077557                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     23077557                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1318718                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     394955905                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        419352180                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1202                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  71                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           75                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           92                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 7145750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               6010000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           29683250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 5944.88                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           24694.88                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1101                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 50                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           70.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          128                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean          643                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   432.234136                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   407.064544                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           22     17.19%     17.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           14     10.94%     28.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383            9      7.03%     35.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511            4      3.12%     38.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            6      4.69%     42.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            6      4.69%     47.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            4      3.12%     50.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            6      4.69%     55.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           57     44.53%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          128                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 76928                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               4544                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              396.274623                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               23.407236                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.28                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.10                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.18                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.42                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          428400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          223905                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        4319700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy         99180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 15366000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     53382210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     30743040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     104562435                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   538.626241                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     79357750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      6500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    111267500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          521220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          273240                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        4548180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        271440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 15366000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     52802520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     31136640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     104919240                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   540.464230                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     80353250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      6500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    110026250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1202                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            70                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1157                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1202                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         3631                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    3631                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        81408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    81408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1202                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1202    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1202                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3131500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            6309750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           2429                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1227                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               1207                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          517                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean            5                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             1945                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              4                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          1201                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           14                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         3604                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   3618                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       105536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  106176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            1261                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      4480                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              2466                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.028386                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.166107                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    2396     97.16%     97.16% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      70      2.84%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                2466                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1194039000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            1657500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy              7500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           1803000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          2411                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         1206                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              70                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           70                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000022                       # Number of seconds simulated (Second)
simTicks                                     21604000                       # Number of ticks simulated (Tick)
finalTick                                  1215643000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.09                       # Real time elapsed on the host (Second)
hostTickRate                                227953872                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681160                       # Number of bytes of host memory used (Byte)
simInsts                                      2551960                       # Number of instructions simulated (Count)
simOps                                        2823556                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 26895975                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   29754792                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            43208                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           21007                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      224                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18496                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     38                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 8915                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5305                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  74                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               25296                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.731183                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.622900                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     19097     75.49%     75.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      1926      7.61%     83.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1340      5.30%     88.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       839      3.32%     91.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       665      2.63%     94.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       506      2.00%     96.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       481      1.90%     98.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       239      0.94%     99.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       203      0.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 25296                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     117     21.59%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     21.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    265     48.89%     70.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   160     29.52%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          293      1.58%      1.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11725     63.39%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           35      0.19%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            17      0.09%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4421     23.90%     89.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         1992     10.77%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18496                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.428069                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 542                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029304                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    62319                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   29889                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16956                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      556                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     266                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             252                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18442                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         303                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             18126                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4304                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       377                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  76                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6264                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3164                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         1960                       # Number of stores executed (Count)
system.cpu.numRate                           0.419506                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             189                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           17912                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10430                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12476                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.142665                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.142665                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.241390                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.241390                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18832                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     12085                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        252                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2982                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       3078                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2268                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      148                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4742                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2211                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          539                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          120                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5319                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3745                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               418                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1929                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  262                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1577                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.817522                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     419                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 11                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             603                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              585                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           89                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            8980                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             150                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               535                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        23617                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.528856                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.597108                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           19862     84.10%     84.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1388      5.88%     89.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             644      2.73%     92.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             325      1.38%     94.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             361      1.53%     95.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             176      0.75%     96.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             135      0.57%     96.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             103      0.44%     97.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             623      2.64%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        23617                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10444                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12490                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4377                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2732                       # Number of loads committed (Count)
system.cpu.commit.amos                             74                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          74                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2268                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11646                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   205                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           74      0.59%      0.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7987     63.95%     64.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.25%     64.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2732     21.87%     86.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1645     13.17%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12490                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           623                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4785                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4785                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4785                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4785                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          797                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             797                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          797                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            797                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     43059493                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     43059493                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     43059493                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     43059493                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5582                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5582                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5582                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5582                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.142780                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.142780                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.142780                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.142780                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 54026.967378                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 54026.967378                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 54026.967378                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 54026.967378                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          957                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           29                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           46                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      20.804348                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           29                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           94                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                94                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          456                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           456                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          456                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          456                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          341                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          341                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          341                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          341                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     15540000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     15540000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     15540000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     15540000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.061089                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.061089                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.061089                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.061089                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 45571.847507                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 45571.847507                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 45571.847507                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 45571.847507                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    344                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3312                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3312                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          699                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           699                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     41542500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     41542500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         4011                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         4011                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.174271                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.174271                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 59431.330472                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 59431.330472                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          384                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          384                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          315                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          315                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     14885500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     14885500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.078534                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.078534                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 47255.555556                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 47255.555556                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       113000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       113000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        56500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        56500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       111000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       111000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        55500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        55500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1473                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1473                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           98                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           98                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      1516993                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      1516993                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1571                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1571                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.062381                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.062381                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 15479.520408                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 15479.520408                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           72                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           72                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       654500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       654500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.016550                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.016550                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 25173.076923                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 25173.076923                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                98968                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1368                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              72.345029                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           98                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          674                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          252                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              22968                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             22968                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8070                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 12460                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3844                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   366                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    556                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1493                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    98                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23631                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   336                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               7955                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          22940                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5319                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2014                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         15045                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1298                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  221                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1422                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      3073                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   250                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              25296                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.044671                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.407305                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    20436     80.79%     80.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      400      1.58%     82.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      459      1.81%     84.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      476      1.88%     86.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      491      1.94%     88.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      570      2.25%     90.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      281      1.11%     91.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      284      1.12%     92.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1899      7.51%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                25296                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.123102                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.530920                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2754                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2754                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2754                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2754                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          319                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             319                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          319                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            319                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     21133500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     21133500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     21133500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     21133500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3073                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3073                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3073                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3073                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.103807                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.103807                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.103807                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.103807                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66249.216301                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66249.216301                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66249.216301                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66249.216301                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          227                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      75.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          248                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               248                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           70                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            70                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           70                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           70                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          249                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          249                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          249                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          249                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     16607000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     16607000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     16607000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     16607000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.081028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.081028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.081028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.081028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66694.779116                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66694.779116                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66694.779116                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66694.779116                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    248                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2754                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2754                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          319                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           319                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     21133500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     21133500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3073                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3073                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.103807                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.103807                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66249.216301                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66249.216301                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           70                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           70                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          249                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          249                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     16607000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     16607000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.081028                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.081028                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66694.779116                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66694.779116                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               193874                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                504                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             384.670635                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12540                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12540                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       556                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       4607                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      498                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21307                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   95                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4742                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2211                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   224                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        30                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      434                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             94                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          529                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  623                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17573                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   17208                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      9118                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     15255                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.398260                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597706                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         128                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2037                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   9                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    590                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   53                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     37                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2732                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             21.237555                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            59.174026                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2292     83.89%     83.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   21      0.77%     84.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  157      5.75%     90.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   16      0.59%     91.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    2      0.07%     91.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    5      0.18%     91.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.04%     91.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.04%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    4      0.15%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.07%     91.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 15      0.55%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 45      1.65%     93.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 15      0.55%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  7      0.26%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 58      2.12%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  9      0.33%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 13      0.48%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 51      1.87%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  7      0.26%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.04%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.04%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                9      0.33%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              704                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2732                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    556                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8352                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    5760                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           5375                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3873                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  1380                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22713                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    377                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    813                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    104                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               21153                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30554                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23802                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      203                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11617                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9649                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   5                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1498                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            44282                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44467                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10430                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12476                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     55                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                    196                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       251                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    55                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                   196                       # number of overall hits (Count)
system.l2.overallHits::total                      251                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  194                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  144                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     338                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 194                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 144                       # number of overall misses (Count)
system.l2.overallMisses::total                    338                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        15618500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        12976500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           28595000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       15618500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       12976500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          28595000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                249                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                340                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   589                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               249                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               340                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  589                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.779116                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.423529                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.573854                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.779116                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.423529                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.573854                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80507.731959                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 90114.583333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    84600.591716                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80507.731959                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 90114.583333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   84600.591716                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   27                       # number of writebacks (Count)
system.l2.writebacks::total                        27                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              194                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              144                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 338                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             194                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             144                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                338                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     13688500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     11536500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       25225000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     13688500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     11536500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      25225000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.779116                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.423529                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.573854                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.779116                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.423529                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.573854                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70559.278351                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 80114.583333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 74630.177515                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70559.278351                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 80114.583333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 74630.177515                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            352                       # number of replacements (Count)
system.l2.InvalidateReq.hits::cpu.data              3                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 3                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst              55                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 55                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           194                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              194                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     15618500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     15618500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          249                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            249                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.779116                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.779116                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80507.731959                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80507.731959                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          194                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          194                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     13688500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     13688500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.779116                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.779116                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70559.278351                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70559.278351                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 20                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    20                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                5                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   5                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       475000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         475000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             25                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                25                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.200000                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.200000                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data        95000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total        95000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            5                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               5                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       425000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       425000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.200000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.200000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data        85000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total        85000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            176                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               176                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          139                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             139                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     12501500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     12501500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          315                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           315                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.441270                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.441270                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 89938.848921                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 89938.848921                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          139                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          139                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     11111500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     11111500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.441270                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.441270                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 79938.848921                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 79938.848921                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          248                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              248                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          248                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          248                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           94                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               94                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           94                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           94                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4093.520829                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        10812                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4449                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.430209                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     164.927582                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       783.953414                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3144.639833                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.040266                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.191395                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.767734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999395                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4094                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  158                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  709                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3169                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   58                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.999512                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9825                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9825                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        27.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       193.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       143.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000236200250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                 687                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         337                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         27                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       337                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       27                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.56                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.64                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   337                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   27                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      86                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean            250                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    248.312303                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     41.012193                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            1     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1     50.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   21568                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 1728                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              998333641.91816342                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              79985187.92816146                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      21690000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      59587.91                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        12352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data         9152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         2048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 571745972.967968940735                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 423625254.582484781742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 94797259.766709879041                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          193                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          144                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           27                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      5741500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data      5592000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   1035260500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29748.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     38833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  38342981.48                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        12352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data         9216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          21568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        12352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        12352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         1728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         1728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          193                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          144                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             337                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           27                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             27                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      571745973                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      426587669                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         998333642                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    571745973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     571745973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     79985188                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         79985188                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     79985188                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     571745973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     426587669                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1078318830                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  336                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  32                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 5033500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               1680000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           11333500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14980.65                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33730.65                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 203                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 23                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           71.88                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          138                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   167.420290                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   116.191768                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   175.368842                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           77     55.80%     55.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           30     21.74%     77.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           12      8.70%     86.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           10      7.25%     93.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            3      2.17%     95.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            4      2.90%     98.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.72%     99.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            1      0.72%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          138                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 21504                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               2048                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              995.371228                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               94.797260                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.52                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.78                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.74                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               61.41                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          556920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          284625                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1249500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        104400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy      9685440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       139680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      13864485                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   641.755462                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       280750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     20543250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          456960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          239085                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1149540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy         62640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy      9566880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       239520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      13558545                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   627.594196                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       540250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     20283750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 332                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            27                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               317                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  5                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 5                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            332                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1018                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1018                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        23296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    23296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                337                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      337    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  337                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              871000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            1818250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            681                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          344                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                563                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          121                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          248                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              575                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                25                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               25                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            249                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           315                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             3                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          745                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1030                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1775                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31744                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        27776                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   59520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             352                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      1728                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples               944                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.008475                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.091715                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                     936     99.15%     99.15% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       8      0.85%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                 944                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     21604000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             934000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            372000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            511500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1184                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          592                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               8                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
h a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                542                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          120                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          232                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              950                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                26                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               26                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            233                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           310                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          697                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1014                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1711                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        22656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   52352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             732                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      6528                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1303                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002302                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.047946                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1300     99.77%     99.77% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       3      0.23%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1303                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     26599500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             820500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            348000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            505000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1141                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          570                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               3                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
