============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:36:20 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Instance      Cells  Cell Area  Net Area  
-----------------------------------------------
square_root         1577      35755     10871  
  PARTE_OPERATIVA   1441      30646      9605  
    add_88_19        700      13046      4176  
  PARTE_CONTROLE      87       1633       335  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:36:18 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

            Pin                    Type        Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clock)                  launch                                       0 R 
                               uncertainty                       -200    -200 R 
PARTE_OPERATIVA
  s_reg[25]/GN                 TLATNX2                                   -200 R 
  s_reg[25]/D                  lent                              +806     606 F 
                               latch_d_arrival                     +0     606 F 
  s_reg[25]/Q                  TLATNX2              1 12.4   95  +255     861 F 
  n0009D/S0                                                        +0     861   
  n0009D/Y                     MXI2X2               1  7.1  166  +167    1028 F 
  n0032D5469/A1N                                                   +0    1028   
  n0032D5469/Y                 OAI2BB1X4            2 24.5  102  +201    1229 F 
  add_88_19/A[25] 
    fopt4606/A                                                     +0    1229   
    fopt4606/Y                 BUFX4                2 21.1   68  +156    1385 F 
    n0049D4936/B                                                   +0    1385   
    n0049D4936/Y               NAND3X2              1 10.1  159  +108    1494 R 
    n0048D42/A                                                     +0    1494   
    n0048D42/Y                 NAND2X2              1 15.4  106   +87    1581 F 
    n0032D4935/A                                                   +0    1581   
    n0032D4935/Y               INVX4                3 25.3  110   +86    1666 R 
    n0079D4650/A                                                   +0    1666   
    n0079D4650/Y               NAND2X2              1 13.0   94   +74    1741 F 
    n0036D4643/A                                                   +0    1741   
    n0036D4643/Y               CLKINVX4             1 17.9   83   +65    1806 R 
    p0000D58/A                                                     +0    1806   
    p0000D58/Y                 NAND2X4              1 17.9   84   +59    1865 F 
    n0000D4931/A                                                   +0    1865   
    n0000D4931/Y               NAND2X4              1 17.9  124   +83    1948 R 
    p0000D4930/A                                                   +0    1948   
    p0000D4930/Y               NAND2X4              1 17.4   76   +64    2013 F 
    p0000A4927/B0                                                  +0    2013   
    p0000A4927/Y               AOI21X4              1 14.7  168  +123    2136 R 
    n0007D4922/B0                                                  +0    2136   
    n0007D4922/Y               OAI2BB1X4            1 22.5   96   +81    2217 F 
    n0006D4921/S0                                                  +0    2217   
    n0006D4921/Y               MXI2X4               1 18.4  154  +158    2374 F 
  add_88_19/Z[29] 
  n0010D14/A                                                       +0    2374   
  n0010D14/Y                   NAND2X4              1 15.9  110   +96    2471 R 
  n0010D5766/A                                                     +0    2471   
  n0010D5766/Y                 INVX4                1 12.6   45   +40    2510 F 
  latch_resultado_reg[29]/D    TLATNRX4                            +0    2510   
  latch_resultado_reg[29]/GN   setup                          0  +130    2641 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)                  capture                                   2000 R 
                               uncertainty                       -200    1800 R 
--------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    -841ps (TIMING VIOLATION)
Start-point  : PARTE_OPERATIVA/s_reg[25]/D
End-point    : PARTE_OPERATIVA/latch_resultado_reg[29]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:36:20 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage    Internal      Net      Switching  
  Instance  Cells Power(nW)  Power(nW)   Power(nW)   Power(nW)  
----------------------------------------------------------------
square_root  1577  1340.441 3181560.175 1061988.064 4243548.239 

