#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000205659b01d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000020565a24210_0 .net "PC", 31 0, v00000205659ead60_0;  1 drivers
v0000020565a25430_0 .var "clk", 0 0;
v0000020565a243f0_0 .net "clkout", 0 0, L_0000020565a21050;  1 drivers
v0000020565a254d0_0 .net "cycles_consumed", 31 0, v0000020565a25930_0;  1 drivers
v0000020565a24850_0 .var "rst", 0 0;
S_00000205659b04f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000205659b01d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000205659ce8d0 .param/l "RType" 0 4 2, C4<000000>;
P_00000205659ce908 .param/l "add" 0 4 5, C4<100000>;
P_00000205659ce940 .param/l "addi" 0 4 8, C4<001000>;
P_00000205659ce978 .param/l "addu" 0 4 5, C4<100001>;
P_00000205659ce9b0 .param/l "and_" 0 4 5, C4<100100>;
P_00000205659ce9e8 .param/l "andi" 0 4 8, C4<001100>;
P_00000205659cea20 .param/l "beq" 0 4 10, C4<000100>;
P_00000205659cea58 .param/l "bne" 0 4 10, C4<000101>;
P_00000205659cea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000205659ceac8 .param/l "j" 0 4 12, C4<000010>;
P_00000205659ceb00 .param/l "jal" 0 4 12, C4<000011>;
P_00000205659ceb38 .param/l "jr" 0 4 6, C4<001000>;
P_00000205659ceb70 .param/l "lw" 0 4 8, C4<100011>;
P_00000205659ceba8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000205659cebe0 .param/l "or_" 0 4 5, C4<100101>;
P_00000205659cec18 .param/l "ori" 0 4 8, C4<001101>;
P_00000205659cec50 .param/l "sgt" 0 4 6, C4<101011>;
P_00000205659cec88 .param/l "sll" 0 4 6, C4<000000>;
P_00000205659cecc0 .param/l "slt" 0 4 5, C4<101010>;
P_00000205659cecf8 .param/l "slti" 0 4 8, C4<101010>;
P_00000205659ced30 .param/l "srl" 0 4 6, C4<000010>;
P_00000205659ced68 .param/l "sub" 0 4 5, C4<100010>;
P_00000205659ceda0 .param/l "subu" 0 4 5, C4<100011>;
P_00000205659cedd8 .param/l "sw" 0 4 8, C4<101011>;
P_00000205659cee10 .param/l "xor_" 0 4 5, C4<100110>;
P_00000205659cee48 .param/l "xori" 0 4 8, C4<001110>;
L_0000020565a214b0 .functor NOT 1, v0000020565a24850_0, C4<0>, C4<0>, C4<0>;
L_0000020565a20f70 .functor NOT 1, v0000020565a24850_0, C4<0>, C4<0>, C4<0>;
L_0000020565a21980 .functor NOT 1, v0000020565a24850_0, C4<0>, C4<0>, C4<0>;
L_0000020565a212f0 .functor NOT 1, v0000020565a24850_0, C4<0>, C4<0>, C4<0>;
L_0000020565a213d0 .functor NOT 1, v0000020565a24850_0, C4<0>, C4<0>, C4<0>;
L_0000020565a216e0 .functor NOT 1, v0000020565a24850_0, C4<0>, C4<0>, C4<0>;
L_0000020565a21a60 .functor NOT 1, v0000020565a24850_0, C4<0>, C4<0>, C4<0>;
L_0000020565a21b40 .functor NOT 1, v0000020565a24850_0, C4<0>, C4<0>, C4<0>;
L_0000020565a21050 .functor OR 1, v0000020565a25430_0, v00000205659b90a0_0, C4<0>, C4<0>;
L_0000020565a21750 .functor OR 1, L_0000020565a6f260, L_0000020565a6f1c0, C4<0>, C4<0>;
L_0000020565a21910 .functor AND 1, L_0000020565a6f4e0, L_0000020565a703e0, C4<1>, C4<1>;
L_0000020565a21440 .functor NOT 1, v0000020565a24850_0, C4<0>, C4<0>, C4<0>;
L_0000020565a218a0 .functor OR 1, L_0000020565a6ef40, L_0000020565a6ff80, C4<0>, C4<0>;
L_0000020565a210c0 .functor OR 1, L_0000020565a218a0, L_0000020565a6f8a0, C4<0>, C4<0>;
L_0000020565a21360 .functor OR 1, L_0000020565a6fd00, L_0000020565a86230, C4<0>, C4<0>;
L_0000020565a21130 .functor AND 1, L_0000020565a6fc60, L_0000020565a21360, C4<1>, C4<1>;
L_0000020565a21520 .functor OR 1, L_0000020565a85dd0, L_0000020565a850b0, C4<0>, C4<0>;
L_0000020565a211a0 .functor AND 1, L_0000020565a85150, L_0000020565a21520, C4<1>, C4<1>;
L_0000020565a217c0 .functor NOT 1, L_0000020565a21050, C4<0>, C4<0>, C4<0>;
v00000205659e9140_0 .net "ALUOp", 3 0, v00000205659b8ec0_0;  1 drivers
v00000205659e91e0_0 .net "ALUResult", 31 0, v00000205659ea360_0;  1 drivers
v00000205659e9280_0 .net "ALUSrc", 0 0, v00000205659b8060_0;  1 drivers
v00000205659edd40_0 .net "ALUin2", 31 0, L_0000020565a85510;  1 drivers
v00000205659ed020_0 .net "MemReadEn", 0 0, v00000205659b7700_0;  1 drivers
v00000205659ede80_0 .net "MemWriteEn", 0 0, v00000205659b77a0_0;  1 drivers
v00000205659ed980_0 .net "MemtoReg", 0 0, v00000205659b82e0_0;  1 drivers
v00000205659ee560_0 .net "PC", 31 0, v00000205659ead60_0;  alias, 1 drivers
v00000205659ee060_0 .net "PCPlus1", 31 0, L_0000020565a6f440;  1 drivers
v00000205659ee100_0 .net "PCsrc", 0 0, v00000205659ea400_0;  1 drivers
v00000205659edc00_0 .net "RegDst", 0 0, v00000205659b7c00_0;  1 drivers
v00000205659ee1a0_0 .net "RegWriteEn", 0 0, v00000205659b8100_0;  1 drivers
v00000205659ee740_0 .net "WriteRegister", 4 0, L_0000020565a6fee0;  1 drivers
v00000205659ee9c0_0 .net *"_ivl_0", 0 0, L_0000020565a214b0;  1 drivers
L_0000020565a26850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000205659ecf80_0 .net/2u *"_ivl_10", 4 0, L_0000020565a26850;  1 drivers
L_0000020565a26c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205659edf20_0 .net *"_ivl_101", 15 0, L_0000020565a26c40;  1 drivers
v00000205659edb60_0 .net *"_ivl_102", 31 0, L_0000020565a6eea0;  1 drivers
L_0000020565a26c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205659ed200_0 .net *"_ivl_105", 25 0, L_0000020565a26c88;  1 drivers
L_0000020565a26cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205659ed7a0_0 .net/2u *"_ivl_106", 31 0, L_0000020565a26cd0;  1 drivers
v00000205659ed0c0_0 .net *"_ivl_108", 0 0, L_0000020565a6f4e0;  1 drivers
L_0000020565a26d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000205659ee4c0_0 .net/2u *"_ivl_110", 5 0, L_0000020565a26d18;  1 drivers
v00000205659ee240_0 .net *"_ivl_112", 0 0, L_0000020565a703e0;  1 drivers
v00000205659edca0_0 .net *"_ivl_115", 0 0, L_0000020565a21910;  1 drivers
v00000205659eeb00_0 .net *"_ivl_116", 47 0, L_0000020565a70200;  1 drivers
L_0000020565a26d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205659ee920_0 .net *"_ivl_119", 15 0, L_0000020565a26d60;  1 drivers
L_0000020565a26898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000205659ee2e0_0 .net/2u *"_ivl_12", 5 0, L_0000020565a26898;  1 drivers
v00000205659ed8e0_0 .net *"_ivl_120", 47 0, L_0000020565a702a0;  1 drivers
L_0000020565a26da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205659edde0_0 .net *"_ivl_123", 15 0, L_0000020565a26da8;  1 drivers
v00000205659ed160_0 .net *"_ivl_125", 0 0, L_0000020565a6f800;  1 drivers
v00000205659edfc0_0 .net *"_ivl_126", 31 0, L_0000020565a6eae0;  1 drivers
v00000205659ee380_0 .net *"_ivl_128", 47 0, L_0000020565a6ea40;  1 drivers
v00000205659ee420_0 .net *"_ivl_130", 47 0, L_0000020565a6f580;  1 drivers
v00000205659ee600_0 .net *"_ivl_132", 47 0, L_0000020565a70520;  1 drivers
v00000205659eeba0_0 .net *"_ivl_134", 47 0, L_0000020565a6f9e0;  1 drivers
v00000205659ee6a0_0 .net *"_ivl_14", 0 0, L_0000020565a24530;  1 drivers
v00000205659eea60_0 .net *"_ivl_140", 0 0, L_0000020565a21440;  1 drivers
L_0000020565a26e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205659ee7e0_0 .net/2u *"_ivl_142", 31 0, L_0000020565a26e38;  1 drivers
L_0000020565a26f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000205659ed2a0_0 .net/2u *"_ivl_146", 5 0, L_0000020565a26f10;  1 drivers
v00000205659ed340_0 .net *"_ivl_148", 0 0, L_0000020565a6ef40;  1 drivers
L_0000020565a26f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000205659ee880_0 .net/2u *"_ivl_150", 5 0, L_0000020565a26f58;  1 drivers
v00000205659ed840_0 .net *"_ivl_152", 0 0, L_0000020565a6ff80;  1 drivers
v00000205659eec40_0 .net *"_ivl_155", 0 0, L_0000020565a218a0;  1 drivers
L_0000020565a26fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000205659eece0_0 .net/2u *"_ivl_156", 5 0, L_0000020565a26fa0;  1 drivers
v00000205659eed80_0 .net *"_ivl_158", 0 0, L_0000020565a6f8a0;  1 drivers
L_0000020565a268e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000205659eee20_0 .net/2u *"_ivl_16", 4 0, L_0000020565a268e0;  1 drivers
v00000205659ed3e0_0 .net *"_ivl_161", 0 0, L_0000020565a210c0;  1 drivers
L_0000020565a26fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205659ed520_0 .net/2u *"_ivl_162", 15 0, L_0000020565a26fe8;  1 drivers
v00000205659eda20_0 .net *"_ivl_164", 31 0, L_0000020565a6fb20;  1 drivers
v00000205659ed480_0 .net *"_ivl_167", 0 0, L_0000020565a6fda0;  1 drivers
v00000205659ed5c0_0 .net *"_ivl_168", 15 0, L_0000020565a6ec20;  1 drivers
v00000205659ed660_0 .net *"_ivl_170", 31 0, L_0000020565a6ecc0;  1 drivers
v00000205659ed700_0 .net *"_ivl_174", 31 0, L_0000020565a6fbc0;  1 drivers
L_0000020565a27030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205659edac0_0 .net *"_ivl_177", 25 0, L_0000020565a27030;  1 drivers
L_0000020565a27078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020565a237e0_0 .net/2u *"_ivl_178", 31 0, L_0000020565a27078;  1 drivers
v0000020565a23ce0_0 .net *"_ivl_180", 0 0, L_0000020565a6fc60;  1 drivers
L_0000020565a270c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020565a23ec0_0 .net/2u *"_ivl_182", 5 0, L_0000020565a270c0;  1 drivers
v0000020565a22b60_0 .net *"_ivl_184", 0 0, L_0000020565a6fd00;  1 drivers
L_0000020565a27108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020565a223e0_0 .net/2u *"_ivl_186", 5 0, L_0000020565a27108;  1 drivers
v0000020565a22c00_0 .net *"_ivl_188", 0 0, L_0000020565a86230;  1 drivers
v0000020565a23560_0 .net *"_ivl_19", 4 0, L_0000020565a24a30;  1 drivers
v0000020565a23420_0 .net *"_ivl_191", 0 0, L_0000020565a21360;  1 drivers
v0000020565a23e20_0 .net *"_ivl_193", 0 0, L_0000020565a21130;  1 drivers
L_0000020565a27150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020565a22160_0 .net/2u *"_ivl_194", 5 0, L_0000020565a27150;  1 drivers
v0000020565a231a0_0 .net *"_ivl_196", 0 0, L_0000020565a86190;  1 drivers
L_0000020565a27198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020565a234c0_0 .net/2u *"_ivl_198", 31 0, L_0000020565a27198;  1 drivers
L_0000020565a26808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020565a22ca0_0 .net/2u *"_ivl_2", 5 0, L_0000020565a26808;  1 drivers
v0000020565a228e0_0 .net *"_ivl_20", 4 0, L_0000020565a24ad0;  1 drivers
v0000020565a23380_0 .net *"_ivl_200", 31 0, L_0000020565a84e30;  1 drivers
v0000020565a22d40_0 .net *"_ivl_204", 31 0, L_0000020565a85ab0;  1 drivers
L_0000020565a271e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020565a22340_0 .net *"_ivl_207", 25 0, L_0000020565a271e0;  1 drivers
L_0000020565a27228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020565a22840_0 .net/2u *"_ivl_208", 31 0, L_0000020565a27228;  1 drivers
v0000020565a23920_0 .net *"_ivl_210", 0 0, L_0000020565a85150;  1 drivers
L_0000020565a27270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020565a22980_0 .net/2u *"_ivl_212", 5 0, L_0000020565a27270;  1 drivers
v0000020565a23740_0 .net *"_ivl_214", 0 0, L_0000020565a85dd0;  1 drivers
L_0000020565a272b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020565a23600_0 .net/2u *"_ivl_216", 5 0, L_0000020565a272b8;  1 drivers
v0000020565a22480_0 .net *"_ivl_218", 0 0, L_0000020565a850b0;  1 drivers
v0000020565a236a0_0 .net *"_ivl_221", 0 0, L_0000020565a21520;  1 drivers
v0000020565a22700_0 .net *"_ivl_223", 0 0, L_0000020565a211a0;  1 drivers
L_0000020565a27300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020565a225c0_0 .net/2u *"_ivl_224", 5 0, L_0000020565a27300;  1 drivers
v0000020565a232e0_0 .net *"_ivl_226", 0 0, L_0000020565a856f0;  1 drivers
v0000020565a22a20_0 .net *"_ivl_228", 31 0, L_0000020565a85f10;  1 drivers
v0000020565a23c40_0 .net *"_ivl_24", 0 0, L_0000020565a21980;  1 drivers
L_0000020565a26928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020565a23a60_0 .net/2u *"_ivl_26", 4 0, L_0000020565a26928;  1 drivers
v0000020565a22de0_0 .net *"_ivl_29", 4 0, L_0000020565a24b70;  1 drivers
v0000020565a23d80_0 .net *"_ivl_32", 0 0, L_0000020565a212f0;  1 drivers
L_0000020565a26970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020565a22200_0 .net/2u *"_ivl_34", 4 0, L_0000020565a26970;  1 drivers
v0000020565a23240_0 .net *"_ivl_37", 4 0, L_0000020565a256b0;  1 drivers
v0000020565a22020_0 .net *"_ivl_40", 0 0, L_0000020565a213d0;  1 drivers
L_0000020565a269b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020565a23880_0 .net/2u *"_ivl_42", 15 0, L_0000020565a269b8;  1 drivers
v0000020565a239c0_0 .net *"_ivl_45", 15 0, L_0000020565a6f120;  1 drivers
v0000020565a22520_0 .net *"_ivl_48", 0 0, L_0000020565a216e0;  1 drivers
v0000020565a22e80_0 .net *"_ivl_5", 5 0, L_0000020565a25ed0;  1 drivers
L_0000020565a26a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020565a23100_0 .net/2u *"_ivl_50", 36 0, L_0000020565a26a00;  1 drivers
L_0000020565a26a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020565a22ac0_0 .net/2u *"_ivl_52", 31 0, L_0000020565a26a48;  1 drivers
v0000020565a22660_0 .net *"_ivl_55", 4 0, L_0000020565a70020;  1 drivers
v0000020565a227a0_0 .net *"_ivl_56", 36 0, L_0000020565a6efe0;  1 drivers
v0000020565a23b00_0 .net *"_ivl_58", 36 0, L_0000020565a6f300;  1 drivers
v0000020565a22f20_0 .net *"_ivl_62", 0 0, L_0000020565a21a60;  1 drivers
L_0000020565a26a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020565a23ba0_0 .net/2u *"_ivl_64", 5 0, L_0000020565a26a90;  1 drivers
v0000020565a22fc0_0 .net *"_ivl_67", 5 0, L_0000020565a6f760;  1 drivers
v0000020565a220c0_0 .net *"_ivl_70", 0 0, L_0000020565a21b40;  1 drivers
L_0000020565a26ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020565a23060_0 .net/2u *"_ivl_72", 57 0, L_0000020565a26ad8;  1 drivers
L_0000020565a26b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020565a222a0_0 .net/2u *"_ivl_74", 31 0, L_0000020565a26b20;  1 drivers
v0000020565a25bb0_0 .net *"_ivl_77", 25 0, L_0000020565a70160;  1 drivers
v0000020565a242b0_0 .net *"_ivl_78", 57 0, L_0000020565a700c0;  1 drivers
v0000020565a25e30_0 .net *"_ivl_8", 0 0, L_0000020565a20f70;  1 drivers
v0000020565a25070_0 .net *"_ivl_80", 57 0, L_0000020565a6e9a0;  1 drivers
L_0000020565a26b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020565a24710_0 .net/2u *"_ivl_84", 31 0, L_0000020565a26b68;  1 drivers
L_0000020565a26bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020565a25890_0 .net/2u *"_ivl_88", 5 0, L_0000020565a26bb0;  1 drivers
v0000020565a25110_0 .net *"_ivl_90", 0 0, L_0000020565a6f260;  1 drivers
L_0000020565a26bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020565a24f30_0 .net/2u *"_ivl_92", 5 0, L_0000020565a26bf8;  1 drivers
v0000020565a24350_0 .net *"_ivl_94", 0 0, L_0000020565a6f1c0;  1 drivers
v0000020565a24e90_0 .net *"_ivl_97", 0 0, L_0000020565a21750;  1 drivers
v0000020565a24c10_0 .net *"_ivl_98", 47 0, L_0000020565a6f080;  1 drivers
v0000020565a24990_0 .net "adderResult", 31 0, L_0000020565a6fe40;  1 drivers
v0000020565a247b0_0 .net "address", 31 0, L_0000020565a6f3a0;  1 drivers
v0000020565a245d0_0 .net "clk", 0 0, L_0000020565a21050;  alias, 1 drivers
v0000020565a25930_0 .var "cycles_consumed", 31 0;
v0000020565a24df0_0 .net "extImm", 31 0, L_0000020565a6ed60;  1 drivers
v0000020565a251b0_0 .net "funct", 5 0, L_0000020565a70480;  1 drivers
v0000020565a24030_0 .net "hlt", 0 0, v00000205659b90a0_0;  1 drivers
v0000020565a248f0_0 .net "imm", 15 0, L_0000020565a70660;  1 drivers
v0000020565a24490_0 .net "immediate", 31 0, L_0000020565a84c50;  1 drivers
v0000020565a25750_0 .net "input_clk", 0 0, v0000020565a25430_0;  1 drivers
v0000020565a25250_0 .net "instruction", 31 0, L_0000020565a6e860;  1 drivers
v0000020565a24cb0_0 .net "memoryReadData", 31 0, v00000205659eaa40_0;  1 drivers
v0000020565a259d0_0 .net "nextPC", 31 0, L_0000020565a6f940;  1 drivers
v0000020565a25b10_0 .net "opcode", 5 0, L_0000020565a25d90;  1 drivers
v0000020565a240d0_0 .net "rd", 4 0, L_0000020565a25610;  1 drivers
v0000020565a24fd0_0 .net "readData1", 31 0, L_0000020565a21280;  1 drivers
v0000020565a24d50_0 .net "readData1_w", 31 0, L_0000020565a86690;  1 drivers
v0000020565a252f0_0 .net "readData2", 31 0, L_0000020565a21600;  1 drivers
v0000020565a24670_0 .net "rs", 4 0, L_0000020565a25570;  1 drivers
v0000020565a25c50_0 .net "rst", 0 0, v0000020565a24850_0;  1 drivers
v0000020565a24170_0 .net "rt", 4 0, L_0000020565a6ee00;  1 drivers
v0000020565a25390_0 .net "shamt", 31 0, L_0000020565a70340;  1 drivers
v0000020565a257f0_0 .net "wire_instruction", 31 0, L_0000020565a20fe0;  1 drivers
v0000020565a25cf0_0 .net "writeData", 31 0, L_0000020565a85830;  1 drivers
v0000020565a25a70_0 .net "zero", 0 0, L_0000020565a84f70;  1 drivers
L_0000020565a25ed0 .part L_0000020565a6e860, 26, 6;
L_0000020565a25d90 .functor MUXZ 6, L_0000020565a25ed0, L_0000020565a26808, L_0000020565a214b0, C4<>;
L_0000020565a24530 .cmp/eq 6, L_0000020565a25d90, L_0000020565a26898;
L_0000020565a24a30 .part L_0000020565a6e860, 11, 5;
L_0000020565a24ad0 .functor MUXZ 5, L_0000020565a24a30, L_0000020565a268e0, L_0000020565a24530, C4<>;
L_0000020565a25610 .functor MUXZ 5, L_0000020565a24ad0, L_0000020565a26850, L_0000020565a20f70, C4<>;
L_0000020565a24b70 .part L_0000020565a6e860, 21, 5;
L_0000020565a25570 .functor MUXZ 5, L_0000020565a24b70, L_0000020565a26928, L_0000020565a21980, C4<>;
L_0000020565a256b0 .part L_0000020565a6e860, 16, 5;
L_0000020565a6ee00 .functor MUXZ 5, L_0000020565a256b0, L_0000020565a26970, L_0000020565a212f0, C4<>;
L_0000020565a6f120 .part L_0000020565a6e860, 0, 16;
L_0000020565a70660 .functor MUXZ 16, L_0000020565a6f120, L_0000020565a269b8, L_0000020565a213d0, C4<>;
L_0000020565a70020 .part L_0000020565a6e860, 6, 5;
L_0000020565a6efe0 .concat [ 5 32 0 0], L_0000020565a70020, L_0000020565a26a48;
L_0000020565a6f300 .functor MUXZ 37, L_0000020565a6efe0, L_0000020565a26a00, L_0000020565a216e0, C4<>;
L_0000020565a70340 .part L_0000020565a6f300, 0, 32;
L_0000020565a6f760 .part L_0000020565a6e860, 0, 6;
L_0000020565a70480 .functor MUXZ 6, L_0000020565a6f760, L_0000020565a26a90, L_0000020565a21a60, C4<>;
L_0000020565a70160 .part L_0000020565a6e860, 0, 26;
L_0000020565a700c0 .concat [ 26 32 0 0], L_0000020565a70160, L_0000020565a26b20;
L_0000020565a6e9a0 .functor MUXZ 58, L_0000020565a700c0, L_0000020565a26ad8, L_0000020565a21b40, C4<>;
L_0000020565a6f3a0 .part L_0000020565a6e9a0, 0, 32;
L_0000020565a6f440 .arith/sum 32, v00000205659ead60_0, L_0000020565a26b68;
L_0000020565a6f260 .cmp/eq 6, L_0000020565a25d90, L_0000020565a26bb0;
L_0000020565a6f1c0 .cmp/eq 6, L_0000020565a25d90, L_0000020565a26bf8;
L_0000020565a6f080 .concat [ 32 16 0 0], L_0000020565a6f3a0, L_0000020565a26c40;
L_0000020565a6eea0 .concat [ 6 26 0 0], L_0000020565a25d90, L_0000020565a26c88;
L_0000020565a6f4e0 .cmp/eq 32, L_0000020565a6eea0, L_0000020565a26cd0;
L_0000020565a703e0 .cmp/eq 6, L_0000020565a70480, L_0000020565a26d18;
L_0000020565a70200 .concat [ 32 16 0 0], L_0000020565a21280, L_0000020565a26d60;
L_0000020565a702a0 .concat [ 32 16 0 0], v00000205659ead60_0, L_0000020565a26da8;
L_0000020565a6f800 .part L_0000020565a70660, 15, 1;
LS_0000020565a6eae0_0_0 .concat [ 1 1 1 1], L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800;
LS_0000020565a6eae0_0_4 .concat [ 1 1 1 1], L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800;
LS_0000020565a6eae0_0_8 .concat [ 1 1 1 1], L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800;
LS_0000020565a6eae0_0_12 .concat [ 1 1 1 1], L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800;
LS_0000020565a6eae0_0_16 .concat [ 1 1 1 1], L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800;
LS_0000020565a6eae0_0_20 .concat [ 1 1 1 1], L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800;
LS_0000020565a6eae0_0_24 .concat [ 1 1 1 1], L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800;
LS_0000020565a6eae0_0_28 .concat [ 1 1 1 1], L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800, L_0000020565a6f800;
LS_0000020565a6eae0_1_0 .concat [ 4 4 4 4], LS_0000020565a6eae0_0_0, LS_0000020565a6eae0_0_4, LS_0000020565a6eae0_0_8, LS_0000020565a6eae0_0_12;
LS_0000020565a6eae0_1_4 .concat [ 4 4 4 4], LS_0000020565a6eae0_0_16, LS_0000020565a6eae0_0_20, LS_0000020565a6eae0_0_24, LS_0000020565a6eae0_0_28;
L_0000020565a6eae0 .concat [ 16 16 0 0], LS_0000020565a6eae0_1_0, LS_0000020565a6eae0_1_4;
L_0000020565a6ea40 .concat [ 16 32 0 0], L_0000020565a70660, L_0000020565a6eae0;
L_0000020565a6f580 .arith/sum 48, L_0000020565a702a0, L_0000020565a6ea40;
L_0000020565a70520 .functor MUXZ 48, L_0000020565a6f580, L_0000020565a70200, L_0000020565a21910, C4<>;
L_0000020565a6f9e0 .functor MUXZ 48, L_0000020565a70520, L_0000020565a6f080, L_0000020565a21750, C4<>;
L_0000020565a6fe40 .part L_0000020565a6f9e0, 0, 32;
L_0000020565a6f940 .functor MUXZ 32, L_0000020565a6f440, L_0000020565a6fe40, v00000205659ea400_0, C4<>;
L_0000020565a6e860 .functor MUXZ 32, L_0000020565a20fe0, L_0000020565a26e38, L_0000020565a21440, C4<>;
L_0000020565a6ef40 .cmp/eq 6, L_0000020565a25d90, L_0000020565a26f10;
L_0000020565a6ff80 .cmp/eq 6, L_0000020565a25d90, L_0000020565a26f58;
L_0000020565a6f8a0 .cmp/eq 6, L_0000020565a25d90, L_0000020565a26fa0;
L_0000020565a6fb20 .concat [ 16 16 0 0], L_0000020565a70660, L_0000020565a26fe8;
L_0000020565a6fda0 .part L_0000020565a70660, 15, 1;
LS_0000020565a6ec20_0_0 .concat [ 1 1 1 1], L_0000020565a6fda0, L_0000020565a6fda0, L_0000020565a6fda0, L_0000020565a6fda0;
LS_0000020565a6ec20_0_4 .concat [ 1 1 1 1], L_0000020565a6fda0, L_0000020565a6fda0, L_0000020565a6fda0, L_0000020565a6fda0;
LS_0000020565a6ec20_0_8 .concat [ 1 1 1 1], L_0000020565a6fda0, L_0000020565a6fda0, L_0000020565a6fda0, L_0000020565a6fda0;
LS_0000020565a6ec20_0_12 .concat [ 1 1 1 1], L_0000020565a6fda0, L_0000020565a6fda0, L_0000020565a6fda0, L_0000020565a6fda0;
L_0000020565a6ec20 .concat [ 4 4 4 4], LS_0000020565a6ec20_0_0, LS_0000020565a6ec20_0_4, LS_0000020565a6ec20_0_8, LS_0000020565a6ec20_0_12;
L_0000020565a6ecc0 .concat [ 16 16 0 0], L_0000020565a70660, L_0000020565a6ec20;
L_0000020565a6ed60 .functor MUXZ 32, L_0000020565a6ecc0, L_0000020565a6fb20, L_0000020565a210c0, C4<>;
L_0000020565a6fbc0 .concat [ 6 26 0 0], L_0000020565a25d90, L_0000020565a27030;
L_0000020565a6fc60 .cmp/eq 32, L_0000020565a6fbc0, L_0000020565a27078;
L_0000020565a6fd00 .cmp/eq 6, L_0000020565a70480, L_0000020565a270c0;
L_0000020565a86230 .cmp/eq 6, L_0000020565a70480, L_0000020565a27108;
L_0000020565a86190 .cmp/eq 6, L_0000020565a25d90, L_0000020565a27150;
L_0000020565a84e30 .functor MUXZ 32, L_0000020565a6ed60, L_0000020565a27198, L_0000020565a86190, C4<>;
L_0000020565a84c50 .functor MUXZ 32, L_0000020565a84e30, L_0000020565a70340, L_0000020565a21130, C4<>;
L_0000020565a85ab0 .concat [ 6 26 0 0], L_0000020565a25d90, L_0000020565a271e0;
L_0000020565a85150 .cmp/eq 32, L_0000020565a85ab0, L_0000020565a27228;
L_0000020565a85dd0 .cmp/eq 6, L_0000020565a70480, L_0000020565a27270;
L_0000020565a850b0 .cmp/eq 6, L_0000020565a70480, L_0000020565a272b8;
L_0000020565a856f0 .cmp/eq 6, L_0000020565a25d90, L_0000020565a27300;
L_0000020565a85f10 .functor MUXZ 32, L_0000020565a21280, v00000205659ead60_0, L_0000020565a856f0, C4<>;
L_0000020565a86690 .functor MUXZ 32, L_0000020565a85f10, L_0000020565a21600, L_0000020565a211a0, C4<>;
S_00000205659b0680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000205659b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000205659a7d00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020565a21670 .functor NOT 1, v00000205659b8060_0, C4<0>, C4<0>, C4<0>;
v00000205659b9460_0 .net *"_ivl_0", 0 0, L_0000020565a21670;  1 drivers
v00000205659b8740_0 .net "in1", 31 0, L_0000020565a21600;  alias, 1 drivers
v00000205659b8f60_0 .net "in2", 31 0, L_0000020565a84c50;  alias, 1 drivers
v00000205659b87e0_0 .net "out", 31 0, L_0000020565a85510;  alias, 1 drivers
v00000205659b7de0_0 .net "s", 0 0, v00000205659b8060_0;  alias, 1 drivers
L_0000020565a85510 .functor MUXZ 32, L_0000020565a84c50, L_0000020565a21600, L_0000020565a21670, C4<>;
S_0000020565954450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000205659b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000020565a20090 .param/l "RType" 0 4 2, C4<000000>;
P_0000020565a200c8 .param/l "add" 0 4 5, C4<100000>;
P_0000020565a20100 .param/l "addi" 0 4 8, C4<001000>;
P_0000020565a20138 .param/l "addu" 0 4 5, C4<100001>;
P_0000020565a20170 .param/l "and_" 0 4 5, C4<100100>;
P_0000020565a201a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020565a201e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020565a20218 .param/l "bne" 0 4 10, C4<000101>;
P_0000020565a20250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020565a20288 .param/l "j" 0 4 12, C4<000010>;
P_0000020565a202c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020565a202f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020565a20330 .param/l "lw" 0 4 8, C4<100011>;
P_0000020565a20368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020565a203a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000020565a203d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020565a20410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020565a20448 .param/l "sll" 0 4 6, C4<000000>;
P_0000020565a20480 .param/l "slt" 0 4 5, C4<101010>;
P_0000020565a204b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020565a204f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020565a20528 .param/l "sub" 0 4 5, C4<100010>;
P_0000020565a20560 .param/l "subu" 0 4 5, C4<100011>;
P_0000020565a20598 .param/l "sw" 0 4 8, C4<101011>;
P_0000020565a205d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020565a20608 .param/l "xori" 0 4 8, C4<001110>;
v00000205659b8ec0_0 .var "ALUOp", 3 0;
v00000205659b8060_0 .var "ALUSrc", 0 0;
v00000205659b7700_0 .var "MemReadEn", 0 0;
v00000205659b77a0_0 .var "MemWriteEn", 0 0;
v00000205659b82e0_0 .var "MemtoReg", 0 0;
v00000205659b7c00_0 .var "RegDst", 0 0;
v00000205659b8100_0 .var "RegWriteEn", 0 0;
v00000205659b9000_0 .net "funct", 5 0, L_0000020565a70480;  alias, 1 drivers
v00000205659b90a0_0 .var "hlt", 0 0;
v00000205659b81a0_0 .net "opcode", 5 0, L_0000020565a25d90;  alias, 1 drivers
v00000205659b89c0_0 .net "rst", 0 0, v0000020565a24850_0;  alias, 1 drivers
E_00000205659a7f00 .event anyedge, v00000205659b89c0_0, v00000205659b81a0_0, v00000205659b9000_0;
S_00000205659546a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000205659b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000205659a7f40 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000020565a20fe0 .functor BUFZ 32, L_0000020565a6f620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000205659b91e0_0 .net "Data_Out", 31 0, L_0000020565a20fe0;  alias, 1 drivers
v00000205659b7840 .array "InstMem", 0 1023, 31 0;
v00000205659b8a60_0 .net *"_ivl_0", 31 0, L_0000020565a6f620;  1 drivers
v00000205659b7ca0_0 .net *"_ivl_3", 9 0, L_0000020565a705c0;  1 drivers
v00000205659b8b00_0 .net *"_ivl_4", 11 0, L_0000020565a70700;  1 drivers
L_0000020565a26df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000205659b9280_0 .net *"_ivl_7", 1 0, L_0000020565a26df0;  1 drivers
v00000205659b78e0_0 .net "addr", 31 0, v00000205659ead60_0;  alias, 1 drivers
v00000205659b7980_0 .var/i "i", 31 0;
L_0000020565a6f620 .array/port v00000205659b7840, L_0000020565a70700;
L_0000020565a705c0 .part v00000205659ead60_0, 0, 10;
L_0000020565a70700 .concat [ 10 2 0 0], L_0000020565a705c0, L_0000020565a26df0;
S_00000205658e69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000205659b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000020565a21280 .functor BUFZ 32, L_0000020565a6e900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020565a21600 .functor BUFZ 32, L_0000020565a6eb80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000205659b7b60_0 .net *"_ivl_0", 31 0, L_0000020565a6e900;  1 drivers
v00000205659b7f20_0 .net *"_ivl_10", 6 0, L_0000020565a6f6c0;  1 drivers
L_0000020565a26ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020565994650_0 .net *"_ivl_13", 1 0, L_0000020565a26ec8;  1 drivers
v0000020565993b10_0 .net *"_ivl_2", 6 0, L_0000020565a6fa80;  1 drivers
L_0000020565a26e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000205659eae00_0 .net *"_ivl_5", 1 0, L_0000020565a26e80;  1 drivers
v00000205659ea9a0_0 .net *"_ivl_8", 31 0, L_0000020565a6eb80;  1 drivers
v00000205659e9500_0 .net "clk", 0 0, L_0000020565a21050;  alias, 1 drivers
v00000205659e9f00_0 .var/i "i", 31 0;
v00000205659e9960_0 .net "readData1", 31 0, L_0000020565a21280;  alias, 1 drivers
v00000205659ea4a0_0 .net "readData2", 31 0, L_0000020565a21600;  alias, 1 drivers
v00000205659e9320_0 .net "readRegister1", 4 0, L_0000020565a25570;  alias, 1 drivers
v00000205659ea5e0_0 .net "readRegister2", 4 0, L_0000020565a6ee00;  alias, 1 drivers
v00000205659ea7c0 .array "registers", 31 0, 31 0;
v00000205659e9fa0_0 .net "rst", 0 0, v0000020565a24850_0;  alias, 1 drivers
v00000205659ea040_0 .net "we", 0 0, v00000205659b8100_0;  alias, 1 drivers
v00000205659e9d20_0 .net "writeData", 31 0, L_0000020565a85830;  alias, 1 drivers
v00000205659e9460_0 .net "writeRegister", 4 0, L_0000020565a6fee0;  alias, 1 drivers
E_00000205659a9280/0 .event negedge, v00000205659b89c0_0;
E_00000205659a9280/1 .event posedge, v00000205659e9500_0;
E_00000205659a9280 .event/or E_00000205659a9280/0, E_00000205659a9280/1;
L_0000020565a6e900 .array/port v00000205659ea7c0, L_0000020565a6fa80;
L_0000020565a6fa80 .concat [ 5 2 0 0], L_0000020565a25570, L_0000020565a26e80;
L_0000020565a6eb80 .array/port v00000205659ea7c0, L_0000020565a6f6c0;
L_0000020565a6f6c0 .concat [ 5 2 0 0], L_0000020565a6ee00, L_0000020565a26ec8;
S_00000205658e6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000205658e69c0;
 .timescale 0 0;
v00000205659b7e80_0 .var/i "i", 31 0;
S_0000020565951af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000205659b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000205659a9e80 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000020565a21590 .functor NOT 1, v00000205659b7c00_0, C4<0>, C4<0>, C4<0>;
v00000205659e95a0_0 .net *"_ivl_0", 0 0, L_0000020565a21590;  1 drivers
v00000205659e93c0_0 .net "in1", 4 0, L_0000020565a6ee00;  alias, 1 drivers
v00000205659ea0e0_0 .net "in2", 4 0, L_0000020565a25610;  alias, 1 drivers
v00000205659e9a00_0 .net "out", 4 0, L_0000020565a6fee0;  alias, 1 drivers
v00000205659ea180_0 .net "s", 0 0, v00000205659b7c00_0;  alias, 1 drivers
L_0000020565a6fee0 .functor MUXZ 5, L_0000020565a25610, L_0000020565a6ee00, L_0000020565a21590, C4<>;
S_0000020565951c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000205659b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000205659a9980 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020565a21ad0 .functor NOT 1, v00000205659b82e0_0, C4<0>, C4<0>, C4<0>;
v00000205659e9aa0_0 .net *"_ivl_0", 0 0, L_0000020565a21ad0;  1 drivers
v00000205659e9820_0 .net "in1", 31 0, v00000205659ea360_0;  alias, 1 drivers
v00000205659e9640_0 .net "in2", 31 0, v00000205659eaa40_0;  alias, 1 drivers
v00000205659e96e0_0 .net "out", 31 0, L_0000020565a85830;  alias, 1 drivers
v00000205659e9b40_0 .net "s", 0 0, v00000205659b82e0_0;  alias, 1 drivers
L_0000020565a85830 .functor MUXZ 32, v00000205659eaa40_0, v00000205659ea360_0, L_0000020565a21ad0, C4<>;
S_000002056593dd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000205659b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002056593df00 .param/l "ADD" 0 9 12, C4<0000>;
P_000002056593df38 .param/l "AND" 0 9 12, C4<0010>;
P_000002056593df70 .param/l "NOR" 0 9 12, C4<0101>;
P_000002056593dfa8 .param/l "OR" 0 9 12, C4<0011>;
P_000002056593dfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002056593e018 .param/l "SLL" 0 9 12, C4<1000>;
P_000002056593e050 .param/l "SLT" 0 9 12, C4<0110>;
P_000002056593e088 .param/l "SRL" 0 9 12, C4<1001>;
P_000002056593e0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002056593e0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002056593e130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002056593e168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000020565a27348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205659eab80_0 .net/2u *"_ivl_0", 31 0, L_0000020565a27348;  1 drivers
v00000205659ea220_0 .net "opSel", 3 0, v00000205659b8ec0_0;  alias, 1 drivers
v00000205659ea2c0_0 .net "operand1", 31 0, L_0000020565a86690;  alias, 1 drivers
v00000205659e9be0_0 .net "operand2", 31 0, L_0000020565a85510;  alias, 1 drivers
v00000205659ea360_0 .var "result", 31 0;
v00000205659e9780_0 .net "zero", 0 0, L_0000020565a84f70;  alias, 1 drivers
E_00000205659aa080 .event anyedge, v00000205659b8ec0_0, v00000205659ea2c0_0, v00000205659b87e0_0;
L_0000020565a84f70 .cmp/eq 32, v00000205659ea360_0, L_0000020565a27348;
S_0000020565984950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000205659b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000020565a20650 .param/l "RType" 0 4 2, C4<000000>;
P_0000020565a20688 .param/l "add" 0 4 5, C4<100000>;
P_0000020565a206c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000020565a206f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000020565a20730 .param/l "and_" 0 4 5, C4<100100>;
P_0000020565a20768 .param/l "andi" 0 4 8, C4<001100>;
P_0000020565a207a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020565a207d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000020565a20810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020565a20848 .param/l "j" 0 4 12, C4<000010>;
P_0000020565a20880 .param/l "jal" 0 4 12, C4<000011>;
P_0000020565a208b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020565a208f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000020565a20928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020565a20960 .param/l "or_" 0 4 5, C4<100101>;
P_0000020565a20998 .param/l "ori" 0 4 8, C4<001101>;
P_0000020565a209d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020565a20a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000020565a20a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000020565a20a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000020565a20ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020565a20ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000020565a20b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000020565a20b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000020565a20b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020565a20bc8 .param/l "xori" 0 4 8, C4<001110>;
v00000205659ea400_0 .var "PCsrc", 0 0;
v00000205659e9c80_0 .net "funct", 5 0, L_0000020565a70480;  alias, 1 drivers
v00000205659e8f60_0 .net "opcode", 5 0, L_0000020565a25d90;  alias, 1 drivers
v00000205659e98c0_0 .net "operand1", 31 0, L_0000020565a21280;  alias, 1 drivers
v00000205659ea860_0 .net "operand2", 31 0, L_0000020565a85510;  alias, 1 drivers
v00000205659e9dc0_0 .net "rst", 0 0, v0000020565a24850_0;  alias, 1 drivers
E_00000205659a7180/0 .event anyedge, v00000205659b89c0_0, v00000205659b81a0_0, v00000205659e9960_0, v00000205659b87e0_0;
E_00000205659a7180/1 .event anyedge, v00000205659b9000_0;
E_00000205659a7180 .event/or E_00000205659a7180/0, E_00000205659a7180/1;
S_0000020565984ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000205659b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000205659ea900 .array "DataMem", 0 1023, 31 0;
v00000205659ea540_0 .net "address", 31 0, v00000205659ea360_0;  alias, 1 drivers
v00000205659ea680_0 .net "clock", 0 0, L_0000020565a217c0;  1 drivers
v00000205659ea720_0 .net "data", 31 0, L_0000020565a21600;  alias, 1 drivers
v00000205659e9e60_0 .var/i "i", 31 0;
v00000205659eaa40_0 .var "q", 31 0;
v00000205659eaae0_0 .net "rden", 0 0, v00000205659b7700_0;  alias, 1 drivers
v00000205659eac20_0 .net "wren", 0 0, v00000205659b77a0_0;  alias, 1 drivers
E_00000205659a6e40 .event posedge, v00000205659ea680_0;
S_0000020565a21c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000205659b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000205659aa800 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000205659eacc0_0 .net "PCin", 31 0, L_0000020565a6f940;  alias, 1 drivers
v00000205659ead60_0 .var "PCout", 31 0;
v00000205659e9000_0 .net "clk", 0 0, L_0000020565a21050;  alias, 1 drivers
v00000205659e90a0_0 .net "rst", 0 0, v0000020565a24850_0;  alias, 1 drivers
    .scope S_0000020565984950;
T_0 ;
    %wait E_00000205659a7180;
    %load/vec4 v00000205659e9dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205659ea400_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000205659e8f60_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000205659e98c0_0;
    %load/vec4 v00000205659ea860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000205659e8f60_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000205659e98c0_0;
    %load/vec4 v00000205659ea860_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000205659e8f60_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000205659e8f60_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000205659e8f60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000205659e9c80_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000205659ea400_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020565a21c20;
T_1 ;
    %wait E_00000205659a9280;
    %load/vec4 v00000205659e90a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000205659ead60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000205659eacc0_0;
    %assign/vec4 v00000205659ead60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000205659546a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000205659b7980_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000205659b7980_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000205659b7980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %load/vec4 v00000205659b7980_0;
    %addi 1, 0, 32;
    %store/vec4 v00000205659b7980_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659b7840, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000020565954450;
T_3 ;
    %wait E_00000205659a7f00;
    %load/vec4 v00000205659b89c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000205659b90a0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000205659b8060_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000205659b8100_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000205659b77a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000205659b82e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000205659b7700_0, 0;
    %assign/vec4 v00000205659b7c00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000205659b90a0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000205659b8ec0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000205659b8060_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000205659b8100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000205659b77a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000205659b82e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000205659b7700_0, 0, 1;
    %store/vec4 v00000205659b7c00_0, 0, 1;
    %load/vec4 v00000205659b81a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b90a0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b7c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8100_0, 0;
    %load/vec4 v00000205659b9000_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8060_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8060_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b7c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8060_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205659b7c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8060_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8060_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8060_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8060_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8060_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b7700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b82e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b77a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205659b8060_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000205659b8ec0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000205658e69c0;
T_4 ;
    %wait E_00000205659a9280;
    %fork t_1, S_00000205658e6b50;
    %jmp t_0;
    .scope S_00000205658e6b50;
t_1 ;
    %load/vec4 v00000205659e9fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000205659b7e80_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000205659b7e80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000205659b7e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea7c0, 0, 4;
    %load/vec4 v00000205659b7e80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000205659b7e80_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000205659ea040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000205659e9d20_0;
    %load/vec4 v00000205659e9460_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea7c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea7c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000205658e69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000205658e69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000205659e9f00_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000205659e9f00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000205659e9f00_0;
    %ix/getv/s 4, v00000205659e9f00_0;
    %load/vec4a v00000205659ea7c0, 4;
    %ix/getv/s 4, v00000205659e9f00_0;
    %load/vec4a v00000205659ea7c0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000205659e9f00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000205659e9f00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002056593dd70;
T_6 ;
    %wait E_00000205659aa080;
    %load/vec4 v00000205659ea220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000205659ea360_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000205659ea2c0_0;
    %load/vec4 v00000205659e9be0_0;
    %add;
    %assign/vec4 v00000205659ea360_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000205659ea2c0_0;
    %load/vec4 v00000205659e9be0_0;
    %sub;
    %assign/vec4 v00000205659ea360_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000205659ea2c0_0;
    %load/vec4 v00000205659e9be0_0;
    %and;
    %assign/vec4 v00000205659ea360_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000205659ea2c0_0;
    %load/vec4 v00000205659e9be0_0;
    %or;
    %assign/vec4 v00000205659ea360_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000205659ea2c0_0;
    %load/vec4 v00000205659e9be0_0;
    %xor;
    %assign/vec4 v00000205659ea360_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000205659ea2c0_0;
    %load/vec4 v00000205659e9be0_0;
    %or;
    %inv;
    %assign/vec4 v00000205659ea360_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000205659ea2c0_0;
    %load/vec4 v00000205659e9be0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000205659ea360_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000205659e9be0_0;
    %load/vec4 v00000205659ea2c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000205659ea360_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000205659ea2c0_0;
    %ix/getv 4, v00000205659e9be0_0;
    %shiftl 4;
    %assign/vec4 v00000205659ea360_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000205659ea2c0_0;
    %ix/getv 4, v00000205659e9be0_0;
    %shiftr 4;
    %assign/vec4 v00000205659ea360_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020565984ae0;
T_7 ;
    %wait E_00000205659a6e40;
    %load/vec4 v00000205659eaae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000205659ea540_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000205659ea900, 4;
    %assign/vec4 v00000205659eaa40_0, 0;
T_7.0 ;
    %load/vec4 v00000205659eac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000205659ea720_0;
    %ix/getv 3, v00000205659ea540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea900, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020565984ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000205659e9e60_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000205659e9e60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000205659e9e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea900, 0, 4;
    %load/vec4 v00000205659e9e60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000205659e9e60_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea900, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea900, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea900, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea900, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea900, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea900, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea900, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea900, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea900, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea900, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea900, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205659ea900, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000020565984ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000205659e9e60_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000205659e9e60_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000205659e9e60_0;
    %load/vec4a v00000205659ea900, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000205659e9e60_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000205659e9e60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000205659e9e60_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000205659b04f0;
T_10 ;
    %wait E_00000205659a9280;
    %load/vec4 v0000020565a25c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020565a25930_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020565a25930_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020565a25930_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000205659b01d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020565a25430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020565a24850_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000205659b01d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000020565a25430_0;
    %inv;
    %assign/vec4 v0000020565a25430_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000205659b01d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020565a24850_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020565a24850_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000020565a254d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
