#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 31 17:57:07 2020
# Process ID: 13980
# Current directory: C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/Lab09_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1056 C:\Users\tyler\Desktop\Baylor\Spring\Spring 2020\Digital Logic\Lab\Lab09\Lab09_project\Lab09_project.xpr
# Log file: C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/Lab09_project/vivado.log
# Journal file: C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/Lab09_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/Lab09_project/Lab09_project.xpr}

update_compile_order -fileset sources_1
launch_simulation
source register_test.tcl
close_sim
close [ open {C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/Lab09_project/Lab09_project.srcs/sources_1/new/alu.sv} w ]
add_files {{C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/Lab09_project/Lab09_project.srcs/sources_1/new/alu.sv}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top alu [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/Lab09_project/Lab09_project.srcs/sim_1/new/alu_test.sv} w ]
add_files -fileset sim_1 {{C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/Lab09_project/Lab09_project.srcs/sim_1/new/alu_test.sv}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top alu_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source alu_test.tcl
close_sim
launch_simulation
source alu_test.tcl
close_sim
close [ open {C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/Lab09_project/Lab09_project.srcs/sources_1/new/top_lab9.sv} w ]
add_files {{C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/Lab09_project/Lab09_project.srcs/sources_1/new/top_lab9.sv}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_lab9 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {C:/Users/tyler/Documents/GitHub/DL202010_AVHT/Lab06/sseg.xdc C:/Users/tyler/Documents/GitHub/DL202010_AVHT/Lab06/switches.xdc}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {{C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/btnC.xdc} {C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/btnD.xdc} {C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/btnU.xdc} {C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/clock.xdc} {C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/led.xdc}}
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_project
open_project {C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/Lab09_project/Lab09_project.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/DL202010_AVHT/Lab06/sseg.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/tyler/Documents/GitHub/DL202010_AVHT/Lab06/sseg.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
