
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003563                       # Number of seconds simulated
sim_ticks                                  3562536501                       # Number of ticks simulated
final_tick                               531489638496                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60369                       # Simulator instruction rate (inst/s)
host_op_rate                                    76406                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 212939                       # Simulator tick rate (ticks/s)
host_mem_usage                               16877396                       # Number of bytes of host memory used
host_seconds                                 16730.33                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1278294209                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       136320                       # Number of bytes read from this memory
system.physmem.bytes_read::total               141952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        92928                       # Number of bytes written to this memory
system.physmem.bytes_written::total             92928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1065                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1109                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             726                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  726                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1580896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     38264871                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39845767                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1580896                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1580896                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26084785                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26084785                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26084785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1580896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     38264871                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               65930553                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   13                       # Number of system calls
system.switch_cpus.numCycles                  8543254                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3117787                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2538872                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       209018                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1260315                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1206018                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           328663                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9260                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3110471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17222198                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3117787                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1534681                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3790704                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1126715                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         611614                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1522240                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         87834                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8426619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.529993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.311465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4635915     55.02%     55.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           331223      3.93%     58.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           269364      3.20%     62.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           651149      7.73%     69.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           174545      2.07%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           233212      2.77%     74.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           161647      1.92%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            94746      1.12%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1874818     22.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8426619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.364941                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.015883                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3246151                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        598296                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3645258                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         23378                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         913529                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       530236                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           320                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20639083                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1677                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         913529                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3483929                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          105868                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       149402                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3425977                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        347906                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19909794                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           209                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         139130                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        113323                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     27829996                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92959476                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92959476                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17063746                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10766209                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4184                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2514                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            978072                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1878103                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       972200                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        19245                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       393991                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18801967                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4185                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14896624                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        30708                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6487129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     20015034                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          788                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8426619                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.767806                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.892098                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2923212     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1795690     21.31%     56.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1208561     14.34%     70.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       875461     10.39%     80.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       749832      8.90%     89.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       398267      4.73%     94.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       335374      3.98%     98.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        67254      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        72968      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8426619                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           88099     69.51%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              4      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          19867     15.68%     85.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18773     14.81%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12384498     83.14%     83.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       207864      1.40%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1663      0.01%     84.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1488220      9.99%     94.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       814379      5.47%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14896624                       # Type of FU issued
system.switch_cpus.iq.rate                   1.743671                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              126743                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008508                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38377315                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     25293467                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14517127                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15023367                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        57325                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       747491                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          363                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       247250                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         913529                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           57844                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          8061                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18806152                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        40879                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1878103                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       972200                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2491                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       125716                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       120484                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       246200                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14663330                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1394892                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       233291                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2190055                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2066689                       # Number of branches executed
system.switch_cpus.iew.exec_stores             795163                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.716364                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14527312                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14517127                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9444001                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26836688                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.699250                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.351906                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12291256                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6514949                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3397                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       212448                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7513090                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.635979                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.145384                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2900763     38.61%     38.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2087455     27.78%     66.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       840486     11.19%     77.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       484295      6.45%     84.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       388676      5.17%     89.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       163646      2.18%     91.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       195203      2.60%     93.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        94736      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       357830      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7513090                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12291256                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1855560                       # Number of memory references committed
system.switch_cpus.commit.loads               1130610                       # Number of loads committed
system.switch_cpus.commit.membars                1688                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1763103                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11078280                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       250613                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        357830                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25961296                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38526564                       # The number of ROB writes
system.switch_cpus.timesIdled                    3265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  116635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12291256                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.854325                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.854325                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.170514                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.170514                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65965532                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20048355                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19021862                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3392                       # number of misc regfile writes
system.l2.replacements                           1108                       # number of replacements
system.l2.tagsinuse                       8190.295673                       # Cycle average of tags in use
system.l2.total_refs                           518366                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9296                       # Sample count of references to valid blocks.
system.l2.avg_refs                          55.762263                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           545.379915                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      39.040001                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     536.741725                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            7069.134033                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.066575                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.004766                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.065520                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.862931                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999792                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4517                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4518                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2670                       # number of Writeback hits
system.l2.Writeback_hits::total                  2670                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4569                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4570                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4569                       # number of overall hits
system.l2.overall_hits::total                    4570                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1063                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1107                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1065                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1109                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1065                       # number of overall misses
system.l2.overall_misses::total                  1109                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2731516                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     57026033                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        59757549                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data       106010                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        106010                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2731516                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     57132043                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         59863559                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2731516                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     57132043                       # number of overall miss cycles
system.l2.overall_miss_latency::total        59863559                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5580                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5625                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2670                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2670                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                54                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5679                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5679                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.190502                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.196800                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037037                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.189031                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.195281                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.189031                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.195281                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 62079.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 53646.315146                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53981.525745                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data        53005                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        53005                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 62079.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 53645.110798                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53979.764653                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 62079.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 53645.110798                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53979.764653                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  726                       # number of writebacks
system.l2.writebacks::total                       726                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1063                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1107                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1109                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1109                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2472970                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     50635836                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     53108806                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data        93678                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        93678                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2472970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     50729514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     53202484                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2472970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     50729514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     53202484                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.190502                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.196800                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.189031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.195281                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.189031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.195281                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 56203.863636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47634.841016                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47975.434508                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data        46839                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        46839                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 56203.863636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 47633.346479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47973.385032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 56203.863636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 47633.346479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47973.385032                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                514.530624                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001530994                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    519                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1929732.165703                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    40.530624                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            474                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.064953                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.759615                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.824568                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1522184                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1522184                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1522184                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1522184                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1522184                       # number of overall hits
system.cpu.icache.overall_hits::total         1522184                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            56                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             56                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total            56                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3721553                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3721553                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3721553                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3721553                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3721553                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3721553                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1522240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1522240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1522240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1522240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1522240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1522240                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 66456.303571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66456.303571                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 66456.303571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66456.303571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 66456.303571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66456.303571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2954503                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2954503                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2954503                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2954503                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2954503                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2954503                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 65655.622222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65655.622222                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 65655.622222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65655.622222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 65655.622222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65655.622222                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5634                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                157701996                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5890                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               26774.532428                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   225.143210                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      30.856790                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.879466                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.120534                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1058936                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1058936                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       720862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         720862                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1839                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1839                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1696                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1779798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1779798                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1779798                       # number of overall hits
system.cpu.dcache.overall_hits::total         1779798                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        14024                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14024                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        14539                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14539                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        14539                       # number of overall misses
system.cpu.dcache.overall_misses::total         14539                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    490214356                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    490214356                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     27225133                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27225133                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    517439489                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    517439489                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    517439489                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    517439489                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1072960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1072960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       721377                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       721377                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1794337                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1794337                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1794337                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1794337                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013070                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013070                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008103                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008103                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008103                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008103                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 34955.387621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34955.387621                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 52864.335922                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52864.335922                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 35589.757824                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35589.757824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 35589.757824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35589.757824                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2670                       # number of writebacks
system.cpu.dcache.writebacks::total              2670                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         8444                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8444                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          461                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         8905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         8905                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8905                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5580                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           54                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5634                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     97331310                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     97331310                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1128557                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1128557                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     98459867                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     98459867                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     98459867                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     98459867                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003140                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003140                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003140                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003140                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 17442.887097                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17442.887097                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 20899.203704                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20899.203704                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 17476.014732                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17476.014732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 17476.014732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17476.014732                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
