{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611909411036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611909411037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 08:36:50 2021 " "Processing started: Fri Jan 29 08:36:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611909411037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909411037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_3_sevenseg -c cpu_3_sevenseg " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_3_sevenseg -c cpu_3_sevenseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909411037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611909411173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611909411173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twodigit.sv 1 1 " "Found 1 design units, including 1 entities, in source file twodigit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twodigit " "Found entity 1: twodigit" {  } { { "twodigit.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/twodigit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer.sv 1 1 " "Found 1 design units, including 1 entities, in source file sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer " "Found entity 1: sequencer" {  } { { "sequencer.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/sequencer.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/rom.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/ram.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/pc.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/ir.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_3_sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_3_sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_3_sevenseg " "Found entity 1: cpu_3_sevenseg" {  } { { "cpu_3_sevenseg.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/cpu_3_sevenseg.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/alu.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_3_sevenseg " "Elaborating entity \"cpu_3_sevenseg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611909415358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twodigit twodigit:d0 " "Elaborating entity \"twodigit\" for hierarchy \"twodigit:d0\"" {  } { { "cpu_3_sevenseg.sv" "d0" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/cpu_3_sevenseg.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611909415359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 twodigit.sv(11) " "Verilog HDL assignment warning at twodigit.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "twodigit.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/twodigit.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611909415359 "|cpu_3_sevenseg|twodigit:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 twodigit.sv(12) " "Verilog HDL assignment warning at twodigit.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "twodigit.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/twodigit.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611909415359 "|cpu_3_sevenseg|twodigit:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg twodigit:d0\|sevenseg:s0 " "Elaborating entity \"sevenseg\" for hierarchy \"twodigit:d0\|sevenseg:s0\"" {  } { { "twodigit.sv" "s0" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/twodigit.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611909415359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:r3 " "Elaborating entity \"register\" for hierarchy \"register:r3\"" {  } { { "cpu_3_sevenseg.sv" "r3" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/cpu_3_sevenseg.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611909415360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer buffer:b1 " "Elaborating entity \"buffer\" for hierarchy \"buffer:b1\"" {  } { { "cpu_3_sevenseg.sv" "b1" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/cpu_3_sevenseg.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611909415361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer sequencer:s1 " "Elaborating entity \"sequencer\" for hierarchy \"sequencer:s1\"" {  } { { "cpu_3_sevenseg.sv" "s1" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/cpu_3_sevenseg.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611909415361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:i1 " "Elaborating entity \"ir\" for hierarchy \"ir:i1\"" {  } { { "cpu_3_sevenseg.sv" "i1" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/cpu_3_sevenseg.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611909415362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:p1 " "Elaborating entity \"pc\" for hierarchy \"pc:p1\"" {  } { { "cpu_3_sevenseg.sv" "p1" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/cpu_3_sevenseg.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611909415362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pc.sv(38) " "Verilog HDL assignment warning at pc.sv(38): truncated value with size 32 to match size of target (5)" {  } { { "pc.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/pc.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611909415362 "|cpu_3_sevenseg|pc:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 pc.sv(40) " "Verilog HDL assignment warning at pc.sv(40): truncated value with size 8 to match size of target (5)" {  } { { "pc.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/pc.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611909415362 "|cpu_3_sevenseg|pc:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:a1 " "Elaborating entity \"alu\" for hierarchy \"alu:a1\"" {  } { { "cpu_3_sevenseg.sv" "a1" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/cpu_3_sevenseg.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611909415363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:r1 " "Elaborating entity \"ram\" for hierarchy \"ram:r1\"" {  } { { "cpu_3_sevenseg.sv" "r1" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/cpu_3_sevenseg.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611909415363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:r2 " "Elaborating entity \"rom\" for hierarchy \"rom:r2\"" {  } { { "cpu_3_sevenseg.sv" "r2" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/cpu_3_sevenseg.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611909415364 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:r1\|mem " "RAM logic \"ram:r1\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/ram.sv" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1611909415491 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1611909415491 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "twodigit:d0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"twodigit:d0\|Mod0\"" {  } { { "twodigit.sv" "Mod0" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/twodigit.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611909415539 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "twodigit:d0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"twodigit:d0\|Div0\"" {  } { { "twodigit.sv" "Div0" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/twodigit.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611909415539 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1611909415539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "twodigit:d0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"twodigit:d0\|lpm_divide:Mod0\"" {  } { { "twodigit.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/twodigit.sv" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611909415559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "twodigit:d0\|lpm_divide:Mod0 " "Instantiated megafunction \"twodigit:d0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611909415559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611909415559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611909415559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611909415559 ""}  } { { "twodigit.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/twodigit.sv" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611909415559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akl " "Found entity 1: lpm_divide_akl" {  } { { "db/lpm_divide_akl.tdf" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/db/lpm_divide_akl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/db/alt_u_div_see.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "twodigit:d0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"twodigit:d0\|lpm_divide:Div0\"" {  } { { "twodigit.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/twodigit.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611909415652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "twodigit:d0\|lpm_divide:Div0 " "Instantiated megafunction \"twodigit:d0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611909415652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611909415652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611909415652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611909415652 ""}  } { { "twodigit.sv" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/twodigit.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611909415652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7sl " "Found entity 1: lpm_divide_7sl" {  } { { "db/lpm_divide_7sl.tdf" "" { Text "/home/finlay/src/labs/d/d2/modelsim/cpu 2021/db/lpm_divide_7sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611909415679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909415679 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1611909415777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611909415876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611909416206 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611909416206 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "513 " "Implemented 513 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611909416242 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611909416242 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1611909416242 ""} { "Info" "ICUT_CUT_TM_LCELLS" "481 " "Implemented 481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611909416242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611909416242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611909416248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 08:36:56 2021 " "Processing ended: Fri Jan 29 08:36:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611909416248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611909416248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611909416248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611909416248 ""}
