{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695909202006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695909202015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 09:53:21 2023 " "Processing started: Thu Sep 28 09:53:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695909202015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909202015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_design -c alu_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_design -c alu_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909202015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695909202523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695909202523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8u.v 1 1 " "Found 1 design units, including 1 entities, in source file add8u.v" { { "Info" "ISGN_ENTITY_NAME" "1 add8u " "Found entity 1: add8u" {  } { { "add8u.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/add8u.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909213464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909213464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub8u.v 1 1 " "Found 1 design units, including 1 entities, in source file sub8u.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub8u " "Found entity 1: sub8u" {  } { { "sub8u.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/sub8u.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909213472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909213472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult8u.v 1 1 " "Found 1 design units, including 1 entities, in source file mult8u.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult8u " "Found entity 1: mult8u" {  } { { "mult8u.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/mult8u.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909213479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909213479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x4 " "Found entity 1: mux8x4" {  } { { "mux8x4.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/mux8x4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909213489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909213489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const32.v 1 1 " "Found 1 design units, including 1 entities, in source file const32.v" { { "Info" "ISGN_ENTITY_NAME" "1 const32 " "Found entity 1: const32" {  } { { "const32.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/const32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909213497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909213497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_design.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_design.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_design " "Found entity 1: alu_design" {  } { { "alu_design.bdf" "" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/alu_design.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909213504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909213504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_design " "Elaborating entity \"alu_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695909213539 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display_8bits.bdf 1 1 " "Using design file display_8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_8bits " "Found entity 1: display_8bits" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/display_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909213589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695909213589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_8bits display_8bits:inst " "Elaborating entity \"display_8bits\" for hierarchy \"display_8bits:inst\"" {  } { { "alu_design.bdf" "inst" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/alu_design.bdf" { { 200 1384 1520 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909213591 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display7_en.bdf 1 1 " "Using design file display7_en.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display7_en " "Found entity 1: display7_en" {  } { { "display7_en.bdf" "" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/display7_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909213635 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695909213635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7_en display_8bits:inst\|display7_en:inst1 " "Elaborating entity \"display7_en\" for hierarchy \"display_8bits:inst\|display7_en:inst1\"" {  } { { "display_8bits.bdf" "inst1" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/display_8bits.bdf" { { 152 1272 1368 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909213636 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display7.bdf 1 1 " "Using design file display7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display7 " "Found entity 1: display7" {  } { { "display7.bdf" "" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/display7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909213678 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695909213678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7 display_8bits:inst\|display7_en:inst1\|display7:inst " "Elaborating entity \"display7\" for hierarchy \"display_8bits:inst\|display7_en:inst1\|display7:inst\"" {  } { { "display7_en.bdf" "inst" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/display7_en.bdf" { { 144 552 648 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909213679 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div8u.v 1 1 " "Using design file div8u.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div8u " "Found entity 1: div8u" {  } { { "div8u.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/div8u.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909213737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695909213737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div8u display_8bits:inst\|div8u:inst " "Elaborating entity \"div8u\" for hierarchy \"display_8bits:inst\|div8u:inst\"" {  } { { "display_8bits.bdf" "inst" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/display_8bits.bdf" { { 136 584 760 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909213738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide display_8bits:inst\|div8u:inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"display_8bits:inst\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div8u.v" "LPM_DIVIDE_component" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/div8u.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909213823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_8bits:inst\|div8u:inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"display_8bits:inst\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div8u.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/div8u.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909213833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_8bits:inst\|div8u:inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"display_8bits:inst\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909213833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909213833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909213833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909213833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 8 " "Parameter \"lpm_widthd\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909213833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 8 " "Parameter \"lpm_widthn\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909213833 ""}  } { { "div8u.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/div8u.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695909213833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kes.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kes.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kes " "Found entity 1: lpm_divide_kes" {  } { { "db/lpm_divide_kes.tdf" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/db/lpm_divide_kes.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909213892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909213892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_kes display_8bits:inst\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated " "Elaborating entity \"lpm_divide_kes\" for hierarchy \"display_8bits:inst\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909213894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909213926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909213926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_fkh display_8bits:inst\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\|sign_div_unsign_fkh:divider " "Elaborating entity \"sign_div_unsign_fkh\" for hierarchy \"display_8bits:inst\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\|sign_div_unsign_fkh:divider\"" {  } { { "db/lpm_divide_kes.tdf" "divider" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/db/lpm_divide_kes.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909213929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909213959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909213959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_4te display_8bits:inst\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_4te:divider " "Elaborating entity \"alt_u_div_4te\" for hierarchy \"display_8bits:inst\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_4te:divider\"" {  } { { "db/sign_div_unsign_fkh.tdf" "divider" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/db/sign_div_unsign_fkh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909213962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "const10.v 1 1 " "Using design file const10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 const10 " "Found entity 1: const10" {  } { { "const10.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/const10.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909214016 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695909214016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const10 display_8bits:inst\|const10:const1 " "Elaborating entity \"const10\" for hierarchy \"display_8bits:inst\|const10:const1\"" {  } { { "display_8bits.bdf" "const1" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/display_8bits.bdf" { { 384 440 552 432 "const1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant display_8bits:inst\|const10:const1\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"display_8bits:inst\|const10:const1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const10.v" "LPM_CONSTANT_component" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/const10.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_8bits:inst\|const10:const1\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"display_8bits:inst\|const10:const1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const10.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/const10.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_8bits:inst\|const10:const1\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"display_8bits:inst\|const10:const1\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 10 " "Parameter \"lpm_cvalue\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214055 ""}  } { { "const10.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/const10.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695909214055 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comp0.v 1 1 " "Using design file comp0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comp0 " "Found entity 1: comp0" {  } { { "comp0.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/comp0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909214095 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1695909214095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp0 display_8bits:inst\|comp0:inst9 " "Elaborating entity \"comp0\" for hierarchy \"display_8bits:inst\|comp0:inst9\"" {  } { { "display_8bits.bdf" "inst9" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/display_8bits.bdf" { { 272 832 960 368 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare display_8bits:inst\|comp0:inst9\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"display_8bits:inst\|comp0:inst9\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp0.v" "LPM_COMPARE_component" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/comp0.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_8bits:inst\|comp0:inst9\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"display_8bits:inst\|comp0:inst9\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp0.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/comp0.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_8bits:inst\|comp0:inst9\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"display_8bits:inst\|comp0:inst9\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214156 ""}  } { { "comp0.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/comp0.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695909214156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uji " "Found entity 1: cmpr_uji" {  } { { "db/cmpr_uji.tdf" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/db/cmpr_uji.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909214222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909214222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uji display_8bits:inst\|comp0:inst9\|lpm_compare:LPM_COMPARE_component\|cmpr_uji:auto_generated " "Elaborating entity \"cmpr_uji\" for hierarchy \"display_8bits:inst\|comp0:inst9\|lpm_compare:LPM_COMPARE_component\|cmpr_uji:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x4 mux8x4:mux " "Elaborating entity \"mux8x4\" for hierarchy \"mux8x4:mux\"" {  } { { "alu_design.bdf" "mux" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/alu_design.bdf" { { 224 1080 1224 336 "mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux8x4:mux\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux8x4:mux\|lpm_mux:LPM_MUX_component\"" {  } { { "mux8x4.v" "LPM_MUX_component" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/mux8x4.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux8x4:mux\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux8x4:mux\|lpm_mux:LPM_MUX_component\"" {  } { { "mux8x4.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/mux8x4.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux8x4:mux\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux8x4:mux\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214401 ""}  } { { "mux8x4.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/mux8x4.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695909214401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3kc " "Found entity 1: mux_3kc" {  } { { "db/mux_3kc.tdf" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/db/mux_3kc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909214481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909214481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3kc mux8x4:mux\|lpm_mux:LPM_MUX_component\|mux_3kc:auto_generated " "Elaborating entity \"mux_3kc\" for hierarchy \"mux8x4:mux\|lpm_mux:LPM_MUX_component\|mux_3kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add8u add8u:inst5 " "Elaborating entity \"add8u\" for hierarchy \"add8u:inst5\"" {  } { { "alu_design.bdf" "inst5" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/alu_design.bdf" { { 440 744 904 536 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add8u:inst5\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add8u:inst5\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add8u.v" "LPM_ADD_SUB_component" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/add8u.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add8u:inst5\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"add8u:inst5\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add8u.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/add8u.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add8u:inst5\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"add8u:inst5\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214611 ""}  } { { "add8u.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/add8u.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695909214611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ghh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ghh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ghh " "Found entity 1: add_sub_ghh" {  } { { "db/add_sub_ghh.tdf" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/db/add_sub_ghh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909214680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909214680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ghh add8u:inst5\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ghh:auto_generated " "Elaborating entity \"add_sub_ghh\" for hierarchy \"add8u:inst5\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ghh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const32 const32:const " "Elaborating entity \"const32\" for hierarchy \"const32:const\"" {  } { { "alu_design.bdf" "const" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/alu_design.bdf" { { 120 560 672 168 "const" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant const32:const\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"const32:const\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const32.v" "LPM_CONSTANT_component" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/const32.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "const32:const\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"const32:const\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const32.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/const32.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "const32:const\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"const32:const\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 32 " "Parameter \"lpm_cvalue\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214735 ""}  } { { "const32.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/const32.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695909214735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub8u sub8u:inst6 " "Elaborating entity \"sub8u\" for hierarchy \"sub8u:inst6\"" {  } { { "alu_design.bdf" "inst6" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/alu_design.bdf" { { 568 744 904 664 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sub8u:inst6\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sub8u:inst6\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sub8u.v" "LPM_ADD_SUB_component" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/sub8u.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub8u:inst6\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sub8u:inst6\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sub8u.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/sub8u.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub8u:inst6\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"sub8u:inst6\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214784 ""}  } { { "sub8u.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/sub8u.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695909214784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hih.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hih " "Found entity 1: add_sub_hih" {  } { { "db/add_sub_hih.tdf" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/db/add_sub_hih.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909214863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909214863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hih sub8u:inst6\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_hih:auto_generated " "Elaborating entity \"add_sub_hih\" for hierarchy \"sub8u:inst6\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_hih:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult8u mult8u:inst4 " "Elaborating entity \"mult8u\" for hierarchy \"mult8u:inst4\"" {  } { { "alu_design.bdf" "inst4" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/alu_design.bdf" { { 288 736 920 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult8u:inst4\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult8u:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "mult8u.v" "lpm_mult_component" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/mult8u.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult8u:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult8u:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "mult8u.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/mult8u.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909214995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult8u:inst4\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult8u:inst4\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695909214995 ""}  } { { "mult8u.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/mult8u.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695909214995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e5n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e5n " "Found entity 1: mult_e5n" {  } { { "db/mult_e5n.v" "" { Text "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/db/mult_e5n.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695909215062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909215062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_e5n mult8u:inst4\|lpm_mult:lpm_mult_component\|mult_e5n:auto_generated " "Elaborating entity \"mult_e5n\" for hierarchy \"mult8u:inst4\|lpm_mult:lpm_mult_component\|mult_e5n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909215065 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[19\] VCC " "Pin \"HEX\[19\]\" is stuck at VCC" {  } { { "alu_design.bdf" "" { Schematic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/alu_design.bdf" { { 192 1704 1880 208 "HEX\[20..0\]" "" } { 176 1552 1704 200 "HEX\[20..0\]" "" } { 200 1514 1552 232 "HEX\[0\]" "" } { 232 1520 1555 249 "HEX\[1\]" "" } { 248 1520 1555 265 "HEX\[2\]" "" } { 280 1520 1555 297 "HEX\[4\]" "" } { 296 1520 1555 313 "HEX\[5\]" "" } { 312 1520 1555 329 "HEX\[6\]" "" } { 376 1520 1558 393 "HEX\[10\]" "" } { 392 1520 1558 409 "HEX\[11\]" "" } { 408 1520 1558 425 "HEX\[12\]" "" } { 424 1520 1558 441 "HEX\[13\]" "" } { 440 1520 1558 457 "HEX\[14\]" "" } { 456 1520 1558 473 "HEX\[15\]" "" } { 472 1520 1558 489 "HEX\[16\]" "" } { 488 1520 1558 505 "HEX\[17\]" "" } { 504 1520 1558 521 "HEX\[18\]" "" } { 520 1520 1558 537 "HEX\[19\]" "" } { 536 1520 1558 553 "HEX\[20\]" "" } { 264 1520 1555 281 "HEX\[3\]" "" } { 328 1520 1555 345 "HEX\[7\]" "" } { 344 1520 1555 361 "HEX\[8\]" "" } { 360 1520 1555 377 "HEX\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695909216273 "|alu_design|HEX[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695909216273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695909216359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695909216982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695909216982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695909217094 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695909217094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695909217094 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1695909217094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695909217094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695909217132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 09:53:37 2023 " "Processing ended: Thu Sep 28 09:53:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695909217132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695909217132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695909217132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695909217132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1695909218587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695909218595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 09:53:38 2023 " "Processing started: Thu Sep 28 09:53:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695909218595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695909218595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu_design -c alu_design " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu_design -c alu_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695909218595 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695909218716 ""}
{ "Info" "0" "" "Project  = alu_design" {  } {  } 0 0 "Project  = alu_design" 0 0 "Fitter" 0 0 1695909218718 ""}
{ "Info" "0" "" "Revision = alu_design" {  } {  } 0 0 "Revision = alu_design" 0 0 "Fitter" 0 0 1695909218718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695909218873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695909218874 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu_design 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"alu_design\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695909218883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695909218937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695909218937 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695909219464 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695909219494 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695909219623 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "No exact pin location assignment(s) for 31 pins of 31 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1695909219841 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1695909230485 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695909230576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695909230580 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695909230580 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695909230580 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1695909230581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1695909230581 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695909230581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695909230581 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695909230581 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695909230581 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695909230598 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu_design.sdc " "Synopsys Design Constraints File file not found: 'alu_design.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695909235523 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695909235524 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1695909235524 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1695909235524 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695909235525 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1695909235525 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695909235525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695909235529 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1695909235587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695909243425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695909250031 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695909250543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695909250543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695909251630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695909254814 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695909254814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695909255072 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1695909255072 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695909255072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695909255075 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695909256252 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695909256283 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695909256660 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695909256660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695909256986 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695909259298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/output_files/alu_design.fit.smsg " "Generated suppressed messages file C:/Users/Mark/OneDrive - Northeastern University/Embeded/Lab/Lab 3/alu_design/output_files/alu_design.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695909259578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7868 " "Peak virtual memory: 7868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695909260114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 09:54:20 2023 " "Processing ended: Thu Sep 28 09:54:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695909260114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695909260114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695909260114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695909260114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695909261263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695909261270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 09:54:21 2023 " "Processing started: Thu Sep 28 09:54:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695909261270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695909261270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu_design -c alu_design " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu_design -c alu_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695909261270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1695909262197 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695909267591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695909268063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 09:54:28 2023 " "Processing ended: Thu Sep 28 09:54:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695909268063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695909268063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695909268063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695909268063 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695909268716 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695909269350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695909269359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 09:54:28 2023 " "Processing started: Thu Sep 28 09:54:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695909269359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695909269359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_design -c alu_design " "Command: quartus_sta alu_design -c alu_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695909269359 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695909269485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1695909270263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695909270263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695909270310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695909270310 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu_design.sdc " "Synopsys Design Constraints File file not found: 'alu_design.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1695909270959 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695909270959 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1695909270960 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1695909270960 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1695909270961 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1695909270961 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695909270962 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1695909270972 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1695909270975 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909270976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909270991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909270997 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909271001 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909271006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909271009 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695909271015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695909271064 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695909272079 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695909272153 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1695909272153 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1695909272154 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1695909272154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909272156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909272162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909272167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909272172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909272175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909272178 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1695909272184 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695909272376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695909273176 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695909273232 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1695909273232 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1695909273232 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1695909273233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909273237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909273242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909273248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909273251 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909273253 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695909273257 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695909273419 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1695909273419 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1695909273419 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1695909273420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909273431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909273433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909273435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909273439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695909273440 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695909274896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695909274899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5280 " "Peak virtual memory: 5280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695909274953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 09:54:34 2023 " "Processing ended: Thu Sep 28 09:54:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695909274953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695909274953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695909274953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695909274953 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695909275645 ""}
