/**
 * Copyright (c) 2022 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
 */

/**
 * @brief RPU Peripheral register offsets
 */

#ifndef _UCCP530_77_REGISTERS_H_
#define _UCCP530_77_REGISTERS_H_

/*--------------------------------------------------------------------*/

/* Register MIPS_MCU_CONTROL (REGMIPSMCU) */
#define SYS_MIPS_MCU_CONTROL                 0x0000
#define ABS_SYS_MIPS_MCU_CONTROL             0xA4000000UL

#define SYS_MIPS_MCU_PULSE_SOFT_RESET_MASK   0x00000001UL
#define SYS_MIPS_MCU_PULSE_SOFT_RESET_WIDTH  1
#define SYS_MIPS_MCU_PULSE_SOFT_RESET_SHIFT  0
#define SYS_MIPS_MCU_PULSE_SOFT_RESET_SIGNED 0

#define SYS_MIPS_MCU_LATCH_SOFT_RESET_MASK   0x00000002UL
#define SYS_MIPS_MCU_LATCH_SOFT_RESET_WIDTH  1
#define SYS_MIPS_MCU_LATCH_SOFT_RESET_SHIFT  1
#define SYS_MIPS_MCU_LATCH_SOFT_RESET_SIGNED 0

/* Register MIPS_MCU_UCCP_INT_STATUS (REGMIPSMCU) */
#define SYS_MIPS_MCU_UCCP_INT_STATUS            0x0004
#define ABS_SYS_MIPS_MCU_UCCP_INT_STATUS        0xA4000004UL

#define SYS_MIPS_MCU_UCCP_INT_STATUS_MASK       0x00000001UL
#define SYS_MIPS_MCU_UCCP_INT_STATUS_WIDTH      1
#define SYS_MIPS_MCU_UCCP_INT_STATUS_SHIFT      0
#define SYS_MIPS_MCU_UCCP_INT_STATUS_SIGNED     0

#define SYS_MIPS_MCU_WATCHDOG_INT_STATUS_MASK   0x00000002UL
#define SYS_MIPS_MCU_WATCHDOG_INT_STATUS_WIDTH  1
#define SYS_MIPS_MCU_WATCHDOG_INT_STATUS_SHIFT  1
#define SYS_MIPS_MCU_WATCHDOG_INT_STATUS_SIGNED 0

/* Register MIPS_MCU_UCCP_INT_ENABLE (REGMIPSMCU) */
#define SYS_MIPS_MCU_UCCP_INT_ENABLE            0x0008
#define ABS_SYS_MIPS_MCU_UCCP_INT_ENABLE        0xA4000008UL

#define SYS_MIPS_MCU_UCCP_INT_ENABLE_MASK       0x00000001UL
#define SYS_MIPS_MCU_UCCP_INT_ENABLE_WIDTH      1
#define SYS_MIPS_MCU_UCCP_INT_ENABLE_SHIFT      0
#define SYS_MIPS_MCU_UCCP_INT_ENABLE_SIGNED     0

#define SYS_MIPS_MCU_WATCHDOG_INT_ENABLE_MASK   0x00000002UL
#define SYS_MIPS_MCU_WATCHDOG_INT_ENABLE_WIDTH  1
#define SYS_MIPS_MCU_WATCHDOG_INT_ENABLE_SHIFT  1
#define SYS_MIPS_MCU_WATCHDOG_INT_ENABLE_SIGNED 0

/* Register MIPS_MCU_UCCP_INT_CLEAR (REGMIPSMCU) */
#define SYS_MIPS_MCU_UCCP_INT_CLEAR            0x000C
#define ABS_SYS_MIPS_MCU_UCCP_INT_CLEAR        0xA400000CUL

#define SYS_MIPS_MCU_UCCP_INT_CLEAR_MASK       0x00000001UL
#define SYS_MIPS_MCU_UCCP_INT_CLEAR_WIDTH      1
#define SYS_MIPS_MCU_UCCP_INT_CLEAR_SHIFT      0
#define SYS_MIPS_MCU_UCCP_INT_CLEAR_SIGNED     0

#define SYS_MIPS_MCU_WATCHDOG_INT_CLEAR_MASK   0x00000002UL
#define SYS_MIPS_MCU_WATCHDOG_INT_CLEAR_WIDTH  1
#define SYS_MIPS_MCU_WATCHDOG_INT_CLEAR_SHIFT  1
#define SYS_MIPS_MCU_WATCHDOG_INT_CLEAR_SIGNED 0

/* Register MIPS_MCU_CP0_STATUS (REGMIPSMCU) */
#define SYS_MIPS_MCU_CP0_STATUS     0x0010
#define ABS_SYS_MIPS_MCU_CP0_STATUS 0xA4000010UL

#define SYS_MIPS_MCU_CP0_EXL_MASK   0x00000001UL
#define SYS_MIPS_MCU_CP0_EXL_WIDTH  1
#define SYS_MIPS_MCU_CP0_EXL_SHIFT  0
#define SYS_MIPS_MCU_CP0_EXL_SIGNED 0

#define SYS_MIPS_MCU_CP0_ERL_MASK   0x00000002UL
#define SYS_MIPS_MCU_CP0_ERL_WIDTH  1
#define SYS_MIPS_MCU_CP0_ERL_SHIFT  1
#define SYS_MIPS_MCU_CP0_ERL_SIGNED 0

#define SYS_MIPS_MCU_CP0_RP_MASK    0x00000004UL
#define SYS_MIPS_MCU_CP0_RP_WIDTH   1
#define SYS_MIPS_MCU_CP0_RP_SHIFT   2
#define SYS_MIPS_MCU_CP0_RP_SIGNED  0

/* Register MIPS_MCU_CP0_NESTED_STATUS (REGMIPSMCU) */
#define SYS_MIPS_MCU_CP0_NESTED_STATUS     0x0014
#define ABS_SYS_MIPS_MCU_CP0_NESTED_STATUS 0xA4000014UL

#define SYS_MIPS_MCU_CP0_NESTED_EXL_MASK   0x00000001UL
#define SYS_MIPS_MCU_CP0_NESTED_EXL_WIDTH  1
#define SYS_MIPS_MCU_CP0_NESTED_EXL_SHIFT  0
#define SYS_MIPS_MCU_CP0_NESTED_EXL_SIGNED 0

#define SYS_MIPS_MCU_CP0_NESTED_ERL_MASK   0x00000002UL
#define SYS_MIPS_MCU_CP0_NESTED_ERL_WIDTH  1
#define SYS_MIPS_MCU_CP0_NESTED_ERL_SHIFT  1
#define SYS_MIPS_MCU_CP0_NESTED_ERL_SIGNED 0

/* Register MIPS_MCU_CP0_SLEEP_STATUS (REGMIPSMCU) */
#define SYS_MIPS_MCU_CP0_SLEEP_STATUS      0x0018
#define ABS_SYS_MIPS_MCU_CP0_SLEEP_STATUS  0xA4000018UL

#define SYS_MIPS_MCU_CP0_SLEEP_WAIT_MASK   0x00000001UL
#define SYS_MIPS_MCU_CP0_SLEEP_WAIT_WIDTH  1
#define SYS_MIPS_MCU_CP0_SLEEP_WAIT_SHIFT  0
#define SYS_MIPS_MCU_CP0_SLEEP_WAIT_SIGNED 0

#define SYS_MIPS_MCU_CP0_SLEEP_RP_MASK     0x00000002UL
#define SYS_MIPS_MCU_CP0_SLEEP_RP_WIDTH    1
#define SYS_MIPS_MCU_CP0_SLEEP_RP_SHIFT    1
#define SYS_MIPS_MCU_CP0_SLEEP_RP_SIGNED   0

/* Register MIPS_MCU_INSTR_BKPT_STATUS (REGMIPSMCU) */
#define SYS_MIPS_MCU_INSTR_BKPT_STATUS        0x0020
#define ABS_SYS_MIPS_MCU_INSTR_BKPT_STATUS    0xA4000020UL

#define SYS_MIPS_MCU_INSTR_BKPT_STATUS_MASK   0x000000FFUL
#define SYS_MIPS_MCU_INSTR_BKPT_STATUS_WIDTH  8
#define SYS_MIPS_MCU_INSTR_BKPT_STATUS_SHIFT  0
#define SYS_MIPS_MCU_INSTR_BKPT_STATUS_SIGNED 0

/* Register MIPS_MCU_DATA_BKPT_STATUS (REGMIPSMCU) */
#define SYS_MIPS_MCU_DATA_BKPT_STATUS        0x0024
#define ABS_SYS_MIPS_MCU_DATA_BKPT_STATUS    0xA4000024UL

#define SYS_MIPS_MCU_DATA_BKPT_STATUS_MASK   0x0000000FUL
#define SYS_MIPS_MCU_DATA_BKPT_STATUS_WIDTH  4
#define SYS_MIPS_MCU_DATA_BKPT_STATUS_SHIFT  0
#define SYS_MIPS_MCU_DATA_BKPT_STATUS_SIGNED 0

/* Register MIPS_MCU_SYS_CORE_MEM_CTRL (REGMIPSMCU) */
#define SYS_MIPS_MCU_SYS_CORE_MEM_CTRL      0x0030
#define ABS_SYS_MIPS_MCU_SYS_CORE_MEM_CTRL  0xA4000030UL

#define SYS_MIPS_MCU_CORE_MEM_ADDR_MASK     0x003FFFFFUL
#define SYS_MIPS_MCU_CORE_MEM_ADDR_WIDTH    22
#define SYS_MIPS_MCU_CORE_MEM_ADDR_SHIFT    0
#define SYS_MIPS_MCU_CORE_MEM_ADDR_SIGNED   0

#define SYS_MIPS_MCU_CORE_MEM_REGION_MASK   0x40000000UL
#define SYS_MIPS_MCU_CORE_MEM_REGION_WIDTH  1
#define SYS_MIPS_MCU_CORE_MEM_REGION_SHIFT  30
#define SYS_MIPS_MCU_CORE_MEM_REGION_SIGNED 0

#define SYS_MIPS_MCU_CORE_MEM_RDNWR_MASK    0x80000000UL
#define SYS_MIPS_MCU_CORE_MEM_RDNWR_WIDTH   1
#define SYS_MIPS_MCU_CORE_MEM_RDNWR_SHIFT   31
#define SYS_MIPS_MCU_CORE_MEM_RDNWR_SIGNED  0

/* Register MIPS_MCU_SYS_CORE_MEM_WDATA (REGMIPSMCU) */
#define SYS_MIPS_MCU_SYS_CORE_MEM_WDATA     0x0034
#define ABS_SYS_MIPS_MCU_SYS_CORE_MEM_WDATA 0xA4000034UL

#define SYS_MIPS_MCU_CORE_MEM_WDATA_MASK    0xFFFFFFFFUL
#define SYS_MIPS_MCU_CORE_MEM_WDATA_WIDTH   32
#define SYS_MIPS_MCU_CORE_MEM_WDATA_SHIFT   0
#define SYS_MIPS_MCU_CORE_MEM_WDATA_SIGNED  0

/* Register MIPS_MCU_SYS_CORE_MEM_RDATA (REGMIPSMCU) */
#define SYS_MIPS_MCU_SYS_CORE_MEM_RDATA     0x0038
#define ABS_SYS_MIPS_MCU_SYS_CORE_MEM_RDATA 0xA4000038UL

#define SYS_MIPS_MCU_CORE_MEM_RDATA_MASK    0xFFFFFFFFUL
#define SYS_MIPS_MCU_CORE_MEM_RDATA_WIDTH   32
#define SYS_MIPS_MCU_CORE_MEM_RDATA_SHIFT   0
#define SYS_MIPS_MCU_CORE_MEM_RDATA_SIGNED  0

/* Register MIPS_MCU_CORE_INT_MESSAGE (REGMIPSMCU) */
#define SYS_MIPS_MCU_CORE_INT_MESSAGE        0x0040
#define ABS_SYS_MIPS_MCU_CORE_INT_MESSAGE    0xA4000040UL

#define SYS_MIPS_MCU_CORE_INT_MESSAGE_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU_CORE_INT_MESSAGE_WIDTH  32
#define SYS_MIPS_MCU_CORE_INT_MESSAGE_SHIFT  0
#define SYS_MIPS_MCU_CORE_INT_MESSAGE_SIGNED 0

/* Register MIPS_MCU_CORE_FDC_INT_IPL (REGMIPSMCU) */
#define SYS_MIPS_MCU_CORE_FDC_INT_IPL        0x0044
#define ABS_SYS_MIPS_MCU_CORE_FDC_INT_IPL    0xA4000044UL

#define SYS_MIPS_MCU_CORE_FDC_INT_IPL_MASK   0x00000007UL
#define SYS_MIPS_MCU_CORE_FDC_INT_IPL_WIDTH  3
#define SYS_MIPS_MCU_CORE_FDC_INT_IPL_SHIFT  0
#define SYS_MIPS_MCU_CORE_FDC_INT_IPL_SIGNED 0

/* Register MIPS_MCU_TIMER_CONTROL (REGMIPSMCU) */
#define SYS_MIPS_MCU_TIMER_CONTROL        0x0048
#define ABS_SYS_MIPS_MCU_TIMER_CONTROL    0xA4000048UL

#define SYS_MIPS_MCU_TIMER_CONTROL_MASK   0x00000001UL
#define SYS_MIPS_MCU_TIMER_CONTROL_WIDTH  1
#define SYS_MIPS_MCU_TIMER_CONTROL_SHIFT  0
#define SYS_MIPS_MCU_TIMER_CONTROL_SIGNED 0

/* Register MIPS_MCU_TIMER (REGMIPSMCU) */
#define SYS_MIPS_MCU_TIMER        0x004C
#define ABS_SYS_MIPS_MCU_TIMER    0xA400004CUL

#define SYS_MIPS_MCU_TIMER_MASK   0x00FFFFFFUL
#define SYS_MIPS_MCU_TIMER_WIDTH  24
#define SYS_MIPS_MCU_TIMER_SHIFT  0
#define SYS_MIPS_MCU_TIMER_SIGNED 0

/* Register MIPS_MCU_BOOT_EXCP_INSTR_0 (REGMIPSMCU) */
#define SYS_MIPS_MCU_BOOT_EXCP_INSTR_0            0x0050
#define ABS_SYS_MIPS_MCU_BOOT_EXCP_INSTR_0        0xA4000050UL

#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_0_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_0_WIDTH  32
#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_0_SHIFT  0
#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_0_SIGNED 0

/* Register MIPS_MCU_BOOT_EXCP_INSTR_1 (REGMIPSMCU) */
#define SYS_MIPS_MCU_BOOT_EXCP_INSTR_1            0x0054
#define ABS_SYS_MIPS_MCU_BOOT_EXCP_INSTR_1        0xA4000054UL

#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_1_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_1_WIDTH  32
#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_1_SHIFT  0
#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_1_SIGNED 0

/* Register MIPS_MCU_BOOT_EXCP_INSTR_2 (REGMIPSMCU) */
#define SYS_MIPS_MCU_BOOT_EXCP_INSTR_2            0x0058
#define ABS_SYS_MIPS_MCU_BOOT_EXCP_INSTR_2        0xA4000058UL

#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_2_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_2_WIDTH  32
#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_2_SHIFT  0
#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_2_SIGNED 0

/* Register MIPS_MCU_BOOT_EXCP_INSTR_3 (REGMIPSMCU) */
#define SYS_MIPS_MCU_BOOT_EXCP_INSTR_3            0x005C
#define ABS_SYS_MIPS_MCU_BOOT_EXCP_INSTR_3        0xA400005CUL

#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_3_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_3_WIDTH  32
#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_3_SHIFT  0
#define SYS_MIPS_MCU_MCU_BOOT_EXCP_INSTR_3_SIGNED 0

/* Register MIPS_MCU_DEBUG_EXCP_INSTR_0 (REGMIPSMCU) */
#define SYS_MIPS_MCU_DEBUG_EXCP_INSTR_0            0x0060
#define ABS_SYS_MIPS_MCU_DEBUG_EXCP_INSTR_0        0xA4000060UL

#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_0_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_0_WIDTH  32
#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_0_SHIFT  0
#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_0_SIGNED 0

/* Register MIPS_MCU_DEBUG_EXCP_INSTR_1 (REGMIPSMCU) */
#define SYS_MIPS_MCU_DEBUG_EXCP_INSTR_1            0x0064
#define ABS_SYS_MIPS_MCU_DEBUG_EXCP_INSTR_1        0xA4000064UL

#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_1_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_1_WIDTH  32
#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_1_SHIFT  0
#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_1_SIGNED 0

/* Register MIPS_MCU_DEBUG_EXCP_INSTR_2 (REGMIPSMCU) */
#define SYS_MIPS_MCU_DEBUG_EXCP_INSTR_2            0x0068
#define ABS_SYS_MIPS_MCU_DEBUG_EXCP_INSTR_2        0xA4000068UL

#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_2_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_2_WIDTH  32
#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_2_SHIFT  0
#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_2_SIGNED 0

/* Register MIPS_MCU_DEBUG_EXCP_INSTR_3 (REGMIPSMCU) */
#define SYS_MIPS_MCU_DEBUG_EXCP_INSTR_3            0x006C
#define ABS_SYS_MIPS_MCU_DEBUG_EXCP_INSTR_3        0xA400006CUL

#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_3_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_3_WIDTH  32
#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_3_SHIFT  0
#define SYS_MIPS_MCU_MCU_DEBUG_EXCP_INSTR_3_SIGNED 0

/* Register MIPS_MCU_NMI_EXCP_INSTR_0 (REGMIPSMCU) */
#define SYS_MIPS_MCU_NMI_EXCP_INSTR_0            0x0070
#define ABS_SYS_MIPS_MCU_NMI_EXCP_INSTR_0        0xA4000070UL

#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_0_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_0_WIDTH  32
#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_0_SHIFT  0
#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_0_SIGNED 0

/* Register MIPS_MCU_NMI_EXCP_INSTR_1 (REGMIPSMCU) */
#define SYS_MIPS_MCU_NMI_EXCP_INSTR_1            0x0074
#define ABS_SYS_MIPS_MCU_NMI_EXCP_INSTR_1        0xA4000074UL

#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_1_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_1_WIDTH  32
#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_1_SHIFT  0
#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_1_SIGNED 0

/* Register MIPS_MCU_NMI_EXCP_INSTR_2 (REGMIPSMCU) */
#define SYS_MIPS_MCU_NMI_EXCP_INSTR_2            0x0078
#define ABS_SYS_MIPS_MCU_NMI_EXCP_INSTR_2        0xA4000078UL

#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_2_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_2_WIDTH  32
#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_2_SHIFT  0
#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_2_SIGNED 0

/* Register MIPS_MCU_NMI_EXCP_INSTR_3 (REGMIPSMCU) */
#define SYS_MIPS_MCU_NMI_EXCP_INSTR_3            0x007C
#define ABS_SYS_MIPS_MCU_NMI_EXCP_INSTR_3        0xA400007CUL

#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_3_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_3_WIDTH  32
#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_3_SHIFT  0
#define SYS_MIPS_MCU_MCU_NMI_EXCP_INSTR_3_SIGNED 0

/* Register MIPS_MCU_CONTROL (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_CONTROL                 0x0000
#define ABS_SYS_MIPS_MCU2_CONTROL             0xA4000100UL

#define SYS_MIPS_MCU2_PULSE_SOFT_RESET_MASK   0x00000001UL
#define SYS_MIPS_MCU2_PULSE_SOFT_RESET_WIDTH  1
#define SYS_MIPS_MCU2_PULSE_SOFT_RESET_SHIFT  0
#define SYS_MIPS_MCU2_PULSE_SOFT_RESET_SIGNED 0

#define SYS_MIPS_MCU2_LATCH_SOFT_RESET_MASK   0x00000002UL
#define SYS_MIPS_MCU2_LATCH_SOFT_RESET_WIDTH  1
#define SYS_MIPS_MCU2_LATCH_SOFT_RESET_SHIFT  1
#define SYS_MIPS_MCU2_LATCH_SOFT_RESET_SIGNED 0

/* Register MIPS_MCU_UCCP_INT_STATUS (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_UCCP_INT_STATUS            0x0004
#define ABS_SYS_MIPS_MCU2_UCCP_INT_STATUS        0xA4000104UL

#define SYS_MIPS_MCU2_UCCP_INT_STATUS_MASK       0x00000001UL
#define SYS_MIPS_MCU2_UCCP_INT_STATUS_WIDTH      1
#define SYS_MIPS_MCU2_UCCP_INT_STATUS_SHIFT      0
#define SYS_MIPS_MCU2_UCCP_INT_STATUS_SIGNED     0

#define SYS_MIPS_MCU2_WATCHDOG_INT_STATUS_MASK   0x00000002UL
#define SYS_MIPS_MCU2_WATCHDOG_INT_STATUS_WIDTH  1
#define SYS_MIPS_MCU2_WATCHDOG_INT_STATUS_SHIFT  1
#define SYS_MIPS_MCU2_WATCHDOG_INT_STATUS_SIGNED 0

/* Register MIPS_MCU_UCCP_INT_ENABLE (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_UCCP_INT_ENABLE            0x0008
#define ABS_SYS_MIPS_MCU2_UCCP_INT_ENABLE        0xA4000108UL

#define SYS_MIPS_MCU2_UCCP_INT_ENABLE_MASK       0x00000001UL
#define SYS_MIPS_MCU2_UCCP_INT_ENABLE_WIDTH      1
#define SYS_MIPS_MCU2_UCCP_INT_ENABLE_SHIFT      0
#define SYS_MIPS_MCU2_UCCP_INT_ENABLE_SIGNED     0

#define SYS_MIPS_MCU2_WATCHDOG_INT_ENABLE_MASK   0x00000002UL
#define SYS_MIPS_MCU2_WATCHDOG_INT_ENABLE_WIDTH  1
#define SYS_MIPS_MCU2_WATCHDOG_INT_ENABLE_SHIFT  1
#define SYS_MIPS_MCU2_WATCHDOG_INT_ENABLE_SIGNED 0

/* Register MIPS_MCU_UCCP_INT_CLEAR (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_UCCP_INT_CLEAR            0x000C
#define ABS_SYS_MIPS_MCU2_UCCP_INT_CLEAR        0xA400010CUL

#define SYS_MIPS_MCU2_UCCP_INT_CLEAR_MASK       0x00000001UL
#define SYS_MIPS_MCU2_UCCP_INT_CLEAR_WIDTH      1
#define SYS_MIPS_MCU2_UCCP_INT_CLEAR_SHIFT      0
#define SYS_MIPS_MCU2_UCCP_INT_CLEAR_SIGNED     0

#define SYS_MIPS_MCU2_WATCHDOG_INT_CLEAR_MASK   0x00000002UL
#define SYS_MIPS_MCU2_WATCHDOG_INT_CLEAR_WIDTH  1
#define SYS_MIPS_MCU2_WATCHDOG_INT_CLEAR_SHIFT  1
#define SYS_MIPS_MCU2_WATCHDOG_INT_CLEAR_SIGNED 0

/* Register MIPS_MCU_CP0_STATUS (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_CP0_STATUS     0x0010
#define ABS_SYS_MIPS_MCU2_CP0_STATUS 0xA4000110UL

#define SYS_MIPS_MCU2_CP0_EXL_MASK   0x00000001UL
#define SYS_MIPS_MCU2_CP0_EXL_WIDTH  1
#define SYS_MIPS_MCU2_CP0_EXL_SHIFT  0
#define SYS_MIPS_MCU2_CP0_EXL_SIGNED 0

#define SYS_MIPS_MCU2_CP0_ERL_MASK   0x00000002UL
#define SYS_MIPS_MCU2_CP0_ERL_WIDTH  1
#define SYS_MIPS_MCU2_CP0_ERL_SHIFT  1
#define SYS_MIPS_MCU2_CP0_ERL_SIGNED 0

#define SYS_MIPS_MCU2_CP0_RP_MASK    0x00000004UL
#define SYS_MIPS_MCU2_CP0_RP_WIDTH   1
#define SYS_MIPS_MCU2_CP0_RP_SHIFT   2
#define SYS_MIPS_MCU2_CP0_RP_SIGNED  0

/* Register MIPS_MCU_CP0_NESTED_STATUS (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_CP0_NESTED_STATUS     0x0014
#define ABS_SYS_MIPS_MCU2_CP0_NESTED_STATUS 0xA4000114UL

#define SYS_MIPS_MCU2_CP0_NESTED_EXL_MASK   0x00000001UL
#define SYS_MIPS_MCU2_CP0_NESTED_EXL_WIDTH  1
#define SYS_MIPS_MCU2_CP0_NESTED_EXL_SHIFT  0
#define SYS_MIPS_MCU2_CP0_NESTED_EXL_SIGNED 0

#define SYS_MIPS_MCU2_CP0_NESTED_ERL_MASK   0x00000002UL
#define SYS_MIPS_MCU2_CP0_NESTED_ERL_WIDTH  1
#define SYS_MIPS_MCU2_CP0_NESTED_ERL_SHIFT  1
#define SYS_MIPS_MCU2_CP0_NESTED_ERL_SIGNED 0

/* Register MIPS_MCU_CP0_SLEEP_STATUS (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_CP0_SLEEP_STATUS      0x0018
#define ABS_SYS_MIPS_MCU2_CP0_SLEEP_STATUS  0xA4000118UL

#define SYS_MIPS_MCU2_CP0_SLEEP_WAIT_MASK   0x00000001UL
#define SYS_MIPS_MCU2_CP0_SLEEP_WAIT_WIDTH  1
#define SYS_MIPS_MCU2_CP0_SLEEP_WAIT_SHIFT  0
#define SYS_MIPS_MCU2_CP0_SLEEP_WAIT_SIGNED 0

#define SYS_MIPS_MCU2_CP0_SLEEP_RP_MASK     0x00000002UL
#define SYS_MIPS_MCU2_CP0_SLEEP_RP_WIDTH    1
#define SYS_MIPS_MCU2_CP0_SLEEP_RP_SHIFT    1
#define SYS_MIPS_MCU2_CP0_SLEEP_RP_SIGNED   0

/* Register MIPS_MCU_INSTR_BKPT_STATUS (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_INSTR_BKPT_STATUS        0x0020
#define ABS_SYS_MIPS_MCU2_INSTR_BKPT_STATUS    0xA4000120UL

#define SYS_MIPS_MCU2_INSTR_BKPT_STATUS_MASK   0x000000FFUL
#define SYS_MIPS_MCU2_INSTR_BKPT_STATUS_WIDTH  8
#define SYS_MIPS_MCU2_INSTR_BKPT_STATUS_SHIFT  0
#define SYS_MIPS_MCU2_INSTR_BKPT_STATUS_SIGNED 0

/* Register MIPS_MCU_DATA_BKPT_STATUS (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_DATA_BKPT_STATUS        0x0024
#define ABS_SYS_MIPS_MCU2_DATA_BKPT_STATUS    0xA4000124UL

#define SYS_MIPS_MCU2_DATA_BKPT_STATUS_MASK   0x0000000FUL
#define SYS_MIPS_MCU2_DATA_BKPT_STATUS_WIDTH  4
#define SYS_MIPS_MCU2_DATA_BKPT_STATUS_SHIFT  0
#define SYS_MIPS_MCU2_DATA_BKPT_STATUS_SIGNED 0

/* Register MIPS_MCU_SYS_CORE_MEM_CTRL (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_SYS_CORE_MEM_CTRL      0x0030
#define ABS_SYS_MIPS_MCU2_SYS_CORE_MEM_CTRL  0xA4000130UL

#define SYS_MIPS_MCU2_CORE_MEM_ADDR_MASK     0x003FFFFFUL
#define SYS_MIPS_MCU2_CORE_MEM_ADDR_WIDTH    22
#define SYS_MIPS_MCU2_CORE_MEM_ADDR_SHIFT    0
#define SYS_MIPS_MCU2_CORE_MEM_ADDR_SIGNED   0

#define SYS_MIPS_MCU2_CORE_MEM_REGION_MASK   0x40000000UL
#define SYS_MIPS_MCU2_CORE_MEM_REGION_WIDTH  1
#define SYS_MIPS_MCU2_CORE_MEM_REGION_SHIFT  30
#define SYS_MIPS_MCU2_CORE_MEM_REGION_SIGNED 0

#define SYS_MIPS_MCU2_CORE_MEM_RDNWR_MASK    0x80000000UL
#define SYS_MIPS_MCU2_CORE_MEM_RDNWR_WIDTH   1
#define SYS_MIPS_MCU2_CORE_MEM_RDNWR_SHIFT   31
#define SYS_MIPS_MCU2_CORE_MEM_RDNWR_SIGNED  0

/* Register MIPS_MCU_SYS_CORE_MEM_WDATA (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_SYS_CORE_MEM_WDATA     0x0034
#define ABS_SYS_MIPS_MCU2_SYS_CORE_MEM_WDATA 0xA4000134UL

#define SYS_MIPS_MCU2_CORE_MEM_WDATA_MASK    0xFFFFFFFFUL
#define SYS_MIPS_MCU2_CORE_MEM_WDATA_WIDTH   32
#define SYS_MIPS_MCU2_CORE_MEM_WDATA_SHIFT   0
#define SYS_MIPS_MCU2_CORE_MEM_WDATA_SIGNED  0

/* Register MIPS_MCU_SYS_CORE_MEM_RDATA (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_SYS_CORE_MEM_RDATA     0x0038
#define ABS_SYS_MIPS_MCU2_SYS_CORE_MEM_RDATA 0xA4000138UL

#define SYS_MIPS_MCU2_CORE_MEM_RDATA_MASK    0xFFFFFFFFUL
#define SYS_MIPS_MCU2_CORE_MEM_RDATA_WIDTH   32
#define SYS_MIPS_MCU2_CORE_MEM_RDATA_SHIFT   0
#define SYS_MIPS_MCU2_CORE_MEM_RDATA_SIGNED  0

/* Register MIPS_MCU_CORE_INT_MESSAGE (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_CORE_INT_MESSAGE        0x0040
#define ABS_SYS_MIPS_MCU2_CORE_INT_MESSAGE    0xA4000140UL

#define SYS_MIPS_MCU2_CORE_INT_MESSAGE_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU2_CORE_INT_MESSAGE_WIDTH  32
#define SYS_MIPS_MCU2_CORE_INT_MESSAGE_SHIFT  0
#define SYS_MIPS_MCU2_CORE_INT_MESSAGE_SIGNED 0

/* Register MIPS_MCU_CORE_FDC_INT_IPL (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_CORE_FDC_INT_IPL        0x0044
#define ABS_SYS_MIPS_MCU2_CORE_FDC_INT_IPL    0xA4000144UL

#define SYS_MIPS_MCU2_CORE_FDC_INT_IPL_MASK   0x00000007UL
#define SYS_MIPS_MCU2_CORE_FDC_INT_IPL_WIDTH  3
#define SYS_MIPS_MCU2_CORE_FDC_INT_IPL_SHIFT  0
#define SYS_MIPS_MCU2_CORE_FDC_INT_IPL_SIGNED 0

/* Register MIPS_MCU_TIMER_CONTROL (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_TIMER_CONTROL        0x0048
#define ABS_SYS_MIPS_MCU2_TIMER_CONTROL    0xA4000148UL

#define SYS_MIPS_MCU2_TIMER_CONTROL_MASK   0x00000001UL
#define SYS_MIPS_MCU2_TIMER_CONTROL_WIDTH  1
#define SYS_MIPS_MCU2_TIMER_CONTROL_SHIFT  0
#define SYS_MIPS_MCU2_TIMER_CONTROL_SIGNED 0

/* Register MIPS_MCU_TIMER (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_TIMER        0x004C
#define ABS_SYS_MIPS_MCU2_TIMER    0xA400014CUL

#define SYS_MIPS_MCU2_TIMER_MASK   0x00FFFFFFUL
#define SYS_MIPS_MCU2_TIMER_WIDTH  24
#define SYS_MIPS_MCU2_TIMER_SHIFT  0
#define SYS_MIPS_MCU2_TIMER_SIGNED 0

/* Register MIPS_MCU_BOOT_EXCP_INSTR_0 (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_BOOT_EXCP_INSTR_0            0x0050
#define ABS_SYS_MIPS_MCU2_BOOT_EXCP_INSTR_0        0xA4000150UL

#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_0_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_0_WIDTH  32
#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_0_SHIFT  0
#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_0_SIGNED 0

/* Register MIPS_MCU_BOOT_EXCP_INSTR_1 (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_BOOT_EXCP_INSTR_1            0x0054
#define ABS_SYS_MIPS_MCU2_BOOT_EXCP_INSTR_1        0xA4000154UL

#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_1_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_1_WIDTH  32
#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_1_SHIFT  0
#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_1_SIGNED 0

/* Register MIPS_MCU_BOOT_EXCP_INSTR_2 (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_BOOT_EXCP_INSTR_2            0x0058
#define ABS_SYS_MIPS_MCU2_BOOT_EXCP_INSTR_2        0xA4000158UL

#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_2_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_2_WIDTH  32
#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_2_SHIFT  0
#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_2_SIGNED 0

/* Register MIPS_MCU_BOOT_EXCP_INSTR_3 (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_BOOT_EXCP_INSTR_3            0x005C
#define ABS_SYS_MIPS_MCU2_BOOT_EXCP_INSTR_3        0xA400015CUL

#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_3_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_3_WIDTH  32
#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_3_SHIFT  0
#define SYS_MIPS_MCU2_MCU_BOOT_EXCP_INSTR_3_SIGNED 0

/* Register MIPS_MCU_DEBUG_EXCP_INSTR_0 (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_DEBUG_EXCP_INSTR_0            0x0060
#define ABS_SYS_MIPS_MCU2_DEBUG_EXCP_INSTR_0        0xA4000160UL

#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_0_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_0_WIDTH  32
#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_0_SHIFT  0
#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_0_SIGNED 0

/* Register MIPS_MCU_DEBUG_EXCP_INSTR_1 (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_DEBUG_EXCP_INSTR_1            0x0064
#define ABS_SYS_MIPS_MCU2_DEBUG_EXCP_INSTR_1        0xA4000164UL

#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_1_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_1_WIDTH  32
#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_1_SHIFT  0
#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_1_SIGNED 0

/* Register MIPS_MCU_DEBUG_EXCP_INSTR_2 (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_DEBUG_EXCP_INSTR_2            0x0068
#define ABS_SYS_MIPS_MCU2_DEBUG_EXCP_INSTR_2        0xA4000168UL

#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_2_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_2_WIDTH  32
#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_2_SHIFT  0
#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_2_SIGNED 0

/* Register MIPS_MCU_DEBUG_EXCP_INSTR_3 (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_DEBUG_EXCP_INSTR_3            0x006C
#define ABS_SYS_MIPS_MCU2_DEBUG_EXCP_INSTR_3        0xA400016CUL

#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_3_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_3_WIDTH  32
#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_3_SHIFT  0
#define SYS_MIPS_MCU2_MCU_DEBUG_EXCP_INSTR_3_SIGNED 0

/* Register MIPS_MCU_NMI_EXCP_INSTR_0 (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_NMI_EXCP_INSTR_0            0x0070
#define ABS_SYS_MIPS_MCU2_NMI_EXCP_INSTR_0        0xA4000170UL

#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_0_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_0_WIDTH  32
#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_0_SHIFT  0
#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_0_SIGNED 0

/* Register MIPS_MCU_NMI_EXCP_INSTR_1 (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_NMI_EXCP_INSTR_1            0x0074
#define ABS_SYS_MIPS_MCU2_NMI_EXCP_INSTR_1        0xA4000174UL

#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_1_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_1_WIDTH  32
#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_1_SHIFT  0
#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_1_SIGNED 0

/* Register MIPS_MCU_NMI_EXCP_INSTR_2 (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_NMI_EXCP_INSTR_2            0x0078
#define ABS_SYS_MIPS_MCU2_NMI_EXCP_INSTR_2        0xA4000178UL

#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_2_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_2_WIDTH  32
#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_2_SHIFT  0
#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_2_SIGNED 0

/* Register MIPS_MCU_NMI_EXCP_INSTR_3 (REGMIPSMCU2) */
#define SYS_MIPS_MCU2_NMI_EXCP_INSTR_3            0x007C
#define ABS_SYS_MIPS_MCU2_NMI_EXCP_INSTR_3        0xA400017CUL

#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_3_MASK   0xFFFFFFFFUL
#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_3_WIDTH  32
#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_3_SHIFT  0
#define SYS_MIPS_MCU2_MCU_NMI_EXCP_INSTR_3_SIGNED 0

/* Register UCCP_CORE_INT_ENAB (REGSYSREG) */
#define SYS_UCCP_CORE_INT_ENAB                  0x0000
#define ABS_SYS_UCCP_CORE_INT_ENAB              0xA4000400UL

#define SYS_UCCP_CORE_MCP5_IRQ_ENAB_MASK        0x00000010UL
#define SYS_UCCP_CORE_MCP5_IRQ_ENAB_WIDTH       1
#define SYS_UCCP_CORE_MCP5_IRQ_ENAB_SHIFT       4
#define SYS_UCCP_CORE_MCP5_IRQ_ENAB_SIGNED      0

#define SYS_UCCP_CORE_MCP6_IRQ_ENAB_MASK        0x00000020UL
#define SYS_UCCP_CORE_MCP6_IRQ_ENAB_WIDTH       1
#define SYS_UCCP_CORE_MCP6_IRQ_ENAB_SHIFT       5
#define SYS_UCCP_CORE_MCP6_IRQ_ENAB_SIGNED      0

#define SYS_UCCP_CORE_EFS_ECU_IRQ_ENAB_MASK     0x00000040UL
#define SYS_UCCP_CORE_EFS_ECU_IRQ_ENAB_WIDTH    1
#define SYS_UCCP_CORE_EFS_ECU_IRQ_ENAB_SHIFT    6
#define SYS_UCCP_CORE_EFS_ECU_IRQ_ENAB_SIGNED   0

#define SYS_UCCP_CORE_FFT2_IRQ_ENAB_MASK        0x00000200UL
#define SYS_UCCP_CORE_FFT2_IRQ_ENAB_WIDTH       1
#define SYS_UCCP_CORE_FFT2_IRQ_ENAB_SHIFT       9
#define SYS_UCCP_CORE_FFT2_IRQ_ENAB_SIGNED      0

#define SYS_UCCP_CORE_SLEEP_IRQ_ENAB_MASK       0x00000400UL
#define SYS_UCCP_CORE_SLEEP_IRQ_ENAB_WIDTH      1
#define SYS_UCCP_CORE_SLEEP_IRQ_ENAB_SHIFT      10
#define SYS_UCCP_CORE_SLEEP_IRQ_ENAB_SIGNED     0

#define SYS_UCCP_CORE_SOCIF_IRQ_ENAB_MASK       0x00000800UL
#define SYS_UCCP_CORE_SOCIF_IRQ_ENAB_WIDTH      1
#define SYS_UCCP_CORE_SOCIF_IRQ_ENAB_SHIFT      11
#define SYS_UCCP_CORE_SOCIF_IRQ_ENAB_SIGNED     0

#define SYS_UCCP_CORE_MCP_IRQ_ENAB_MASK         0x00001000UL
#define SYS_UCCP_CORE_MCP_IRQ_ENAB_WIDTH        1
#define SYS_UCCP_CORE_MCP_IRQ_ENAB_SHIFT        12
#define SYS_UCCP_CORE_MCP_IRQ_ENAB_SIGNED       0

#define SYS_UCCP_CORE_SCP_IRQ_ENAB_MASK         0x00002000UL
#define SYS_UCCP_CORE_SCP_IRQ_ENAB_WIDTH        1
#define SYS_UCCP_CORE_SCP_IRQ_ENAB_SHIFT        13
#define SYS_UCCP_CORE_SCP_IRQ_ENAB_SIGNED       0

#define SYS_UCCP_CORE_HOST_INT_IRQ_ENAB_MASK    0x00004000UL
#define SYS_UCCP_CORE_HOST_INT_IRQ_ENAB_WIDTH   1
#define SYS_UCCP_CORE_HOST_INT_IRQ_ENAB_SHIFT   14
#define SYS_UCCP_CORE_HOST_INT_IRQ_ENAB_SIGNED  0

#define SYS_UCCP_CORE_MTX_INT_IRQ_ENAB_MASK     0x00008000UL
#define SYS_UCCP_CORE_MTX_INT_IRQ_ENAB_WIDTH    1
#define SYS_UCCP_CORE_MTX_INT_IRQ_ENAB_SHIFT    15
#define SYS_UCCP_CORE_MTX_INT_IRQ_ENAB_SIGNED   0

#define SYS_UCCP_CORE_HOST2_INT_IRQ_ENAB_MASK   0x00010000UL
#define SYS_UCCP_CORE_HOST2_INT_IRQ_ENAB_WIDTH  1
#define SYS_UCCP_CORE_HOST2_INT_IRQ_ENAB_SHIFT  16
#define SYS_UCCP_CORE_HOST2_INT_IRQ_ENAB_SIGNED 0

#define SYS_UCCP_CORE_MTX2_INT_IRQ_ENAB_MASK    0x00020000UL
#define SYS_UCCP_CORE_MTX2_INT_IRQ_ENAB_WIDTH   1
#define SYS_UCCP_CORE_MTX2_INT_IRQ_ENAB_SHIFT   17
#define SYS_UCCP_CORE_MTX2_INT_IRQ_ENAB_SIGNED  0

#define SYS_UCCP_CORE_MTX_IRQ_ENAB_MASK         0x00080000UL
#define SYS_UCCP_CORE_MTX_IRQ_ENAB_WIDTH        1
#define SYS_UCCP_CORE_MTX_IRQ_ENAB_SHIFT        19
#define SYS_UCCP_CORE_MTX_IRQ_ENAB_SIGNED       0

#define SYS_UCCP_CORE_ECU_IRQ_ENAB_MASK         0x00100000UL
#define SYS_UCCP_CORE_ECU_IRQ_ENAB_WIDTH        1
#define SYS_UCCP_CORE_ECU_IRQ_ENAB_SHIFT        20
#define SYS_UCCP_CORE_ECU_IRQ_ENAB_SIGNED       0

#define SYS_UCCP_CORE_FFT_IRQ_ENAB_MASK         0x00200000UL
#define SYS_UCCP_CORE_FFT_IRQ_ENAB_WIDTH        1
#define SYS_UCCP_CORE_FFT_IRQ_ENAB_SHIFT        21
#define SYS_UCCP_CORE_FFT_IRQ_ENAB_SIGNED       0

#define SYS_UCCP_CORE_HOST3_INT_IRQ_ENAB_MASK   0x00400000UL
#define SYS_UCCP_CORE_HOST3_INT_IRQ_ENAB_WIDTH  1
#define SYS_UCCP_CORE_HOST3_INT_IRQ_ENAB_SHIFT  22
#define SYS_UCCP_CORE_HOST3_INT_IRQ_ENAB_SIGNED 0

#define SYS_UCCP_CORE_MTX3_INT_IRQ_ENAB_MASK    0x00800000UL
#define SYS_UCCP_CORE_MTX3_INT_IRQ_ENAB_WIDTH   1
#define SYS_UCCP_CORE_MTX3_INT_IRQ_ENAB_SHIFT   23
#define SYS_UCCP_CORE_MTX3_INT_IRQ_ENAB_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY0_IRQ_ENAB_MASK     0x01000000UL
#define SYS_UCCP_CORE_PHYWAY0_IRQ_ENAB_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY0_IRQ_ENAB_SHIFT    24
#define SYS_UCCP_CORE_PHYWAY0_IRQ_ENAB_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY1_IRQ_ENAB_MASK     0x02000000UL
#define SYS_UCCP_CORE_PHYWAY1_IRQ_ENAB_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY1_IRQ_ENAB_SHIFT    25
#define SYS_UCCP_CORE_PHYWAY1_IRQ_ENAB_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY2_IRQ_ENAB_MASK     0x04000000UL
#define SYS_UCCP_CORE_PHYWAY2_IRQ_ENAB_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY2_IRQ_ENAB_SHIFT    26
#define SYS_UCCP_CORE_PHYWAY2_IRQ_ENAB_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY3_IRQ_ENAB_MASK     0x08000000UL
#define SYS_UCCP_CORE_PHYWAY3_IRQ_ENAB_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY3_IRQ_ENAB_SHIFT    27
#define SYS_UCCP_CORE_PHYWAY3_IRQ_ENAB_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY_IRQ_ENAB_MASK      0x10000000UL
#define SYS_UCCP_CORE_PHYWAY_IRQ_ENAB_WIDTH     1
#define SYS_UCCP_CORE_PHYWAY_IRQ_ENAB_SHIFT     28
#define SYS_UCCP_CORE_PHYWAY_IRQ_ENAB_SIGNED    0

#define SYS_UCCP_CORE_SCP2_IRQ_ENAB_MASK        0x20000000UL
#define SYS_UCCP_CORE_SCP2_IRQ_ENAB_WIDTH       1
#define SYS_UCCP_CORE_SCP2_IRQ_ENAB_SHIFT       29
#define SYS_UCCP_CORE_SCP2_IRQ_ENAB_SIGNED      0

#define SYS_UCCP_CORE_SCP3_IRQ_ENAB_MASK        0x40000000UL
#define SYS_UCCP_CORE_SCP3_IRQ_ENAB_WIDTH       1
#define SYS_UCCP_CORE_SCP3_IRQ_ENAB_SHIFT       30
#define SYS_UCCP_CORE_SCP3_IRQ_ENAB_SIGNED      0

#define SYS_UCCP_CORE_SCP4_IRQ_ENAB_MASK        0x80000000UL
#define SYS_UCCP_CORE_SCP4_IRQ_ENAB_WIDTH       1
#define SYS_UCCP_CORE_SCP4_IRQ_ENAB_SHIFT       31
#define SYS_UCCP_CORE_SCP4_IRQ_ENAB_SIGNED      0

/* Register UCCP_CORE_INT_DIAG (REGSYSREG) */
#define SYS_UCCP_CORE_INT_DIAG                  0x0004
#define ABS_SYS_UCCP_CORE_INT_DIAG              0xA4000404UL

#define SYS_UCCP_CORE_MCP5_IRQ_DIAG_MASK        0x00000010UL
#define SYS_UCCP_CORE_MCP5_IRQ_DIAG_WIDTH       1
#define SYS_UCCP_CORE_MCP5_IRQ_DIAG_SHIFT       4
#define SYS_UCCP_CORE_MCP5_IRQ_DIAG_SIGNED      0

#define SYS_UCCP_CORE_MCP6_IRQ_DIAG_MASK        0x00000020UL
#define SYS_UCCP_CORE_MCP6_IRQ_DIAG_WIDTH       1
#define SYS_UCCP_CORE_MCP6_IRQ_DIAG_SHIFT       5
#define SYS_UCCP_CORE_MCP6_IRQ_DIAG_SIGNED      0

#define SYS_UCCP_CORE_EFS_ECU_IRQ_DIAG_MASK     0x00000040UL
#define SYS_UCCP_CORE_EFS_ECU_IRQ_DIAG_WIDTH    1
#define SYS_UCCP_CORE_EFS_ECU_IRQ_DIAG_SHIFT    6
#define SYS_UCCP_CORE_EFS_ECU_IRQ_DIAG_SIGNED   0

#define SYS_UCCP_CORE_FFT2_IRQ_DIAG_MASK        0x00000200UL
#define SYS_UCCP_CORE_FFT2_IRQ_DIAG_WIDTH       1
#define SYS_UCCP_CORE_FFT2_IRQ_DIAG_SHIFT       9
#define SYS_UCCP_CORE_FFT2_IRQ_DIAG_SIGNED      0

#define SYS_UCCP_CORE_SLEEP_IRQ_DIAG_MASK       0x00000400UL
#define SYS_UCCP_CORE_SLEEP_IRQ_DIAG_WIDTH      1
#define SYS_UCCP_CORE_SLEEP_IRQ_DIAG_SHIFT      10
#define SYS_UCCP_CORE_SLEEP_IRQ_DIAG_SIGNED     0

#define SYS_UCCP_CORE_SOCIF_IRQ_DIAG_MASK       0x00000800UL
#define SYS_UCCP_CORE_SOCIF_IRQ_DIAG_WIDTH      1
#define SYS_UCCP_CORE_SOCIF_IRQ_DIAG_SHIFT      11
#define SYS_UCCP_CORE_SOCIF_IRQ_DIAG_SIGNED     0

#define SYS_UCCP_CORE_MCP_IRQ_DIAG_MASK         0x00001000UL
#define SYS_UCCP_CORE_MCP_IRQ_DIAG_WIDTH        1
#define SYS_UCCP_CORE_MCP_IRQ_DIAG_SHIFT        12
#define SYS_UCCP_CORE_MCP_IRQ_DIAG_SIGNED       0

#define SYS_UCCP_CORE_SCP_IRQ_DIAG_MASK         0x00002000UL
#define SYS_UCCP_CORE_SCP_IRQ_DIAG_WIDTH        1
#define SYS_UCCP_CORE_SCP_IRQ_DIAG_SHIFT        13
#define SYS_UCCP_CORE_SCP_IRQ_DIAG_SIGNED       0

#define SYS_UCCP_CORE_HOST_INT_IRQ_DIAG_MASK    0x00004000UL
#define SYS_UCCP_CORE_HOST_INT_IRQ_DIAG_WIDTH   1
#define SYS_UCCP_CORE_HOST_INT_IRQ_DIAG_SHIFT   14
#define SYS_UCCP_CORE_HOST_INT_IRQ_DIAG_SIGNED  0

#define SYS_UCCP_CORE_MTX_INT_IRQ_DIAG_MASK     0x00008000UL
#define SYS_UCCP_CORE_MTX_INT_IRQ_DIAG_WIDTH    1
#define SYS_UCCP_CORE_MTX_INT_IRQ_DIAG_SHIFT    15
#define SYS_UCCP_CORE_MTX_INT_IRQ_DIAG_SIGNED   0

#define SYS_UCCP_CORE_HOST2_INT_IRQ_DIAG_MASK   0x00010000UL
#define SYS_UCCP_CORE_HOST2_INT_IRQ_DIAG_WIDTH  1
#define SYS_UCCP_CORE_HOST2_INT_IRQ_DIAG_SHIFT  16
#define SYS_UCCP_CORE_HOST2_INT_IRQ_DIAG_SIGNED 0

#define SYS_UCCP_CORE_MTX2_INT_IRQ_DIAG_MASK    0x00020000UL
#define SYS_UCCP_CORE_MTX2_INT_IRQ_DIAG_WIDTH   1
#define SYS_UCCP_CORE_MTX2_INT_IRQ_DIAG_SHIFT   17
#define SYS_UCCP_CORE_MTX2_INT_IRQ_DIAG_SIGNED  0

#define SYS_UCCP_CORE_MTX_IRQ_DIAG_MASK         0x00080000UL
#define SYS_UCCP_CORE_MTX_IRQ_DIAG_WIDTH        1
#define SYS_UCCP_CORE_MTX_IRQ_DIAG_SHIFT        19
#define SYS_UCCP_CORE_MTX_IRQ_DIAG_SIGNED       0

#define SYS_UCCP_CORE_ECU_IRQ_DIAG_MASK         0x00100000UL
#define SYS_UCCP_CORE_ECU_IRQ_DIAG_WIDTH        1
#define SYS_UCCP_CORE_ECU_IRQ_DIAG_SHIFT        20
#define SYS_UCCP_CORE_ECU_IRQ_DIAG_SIGNED       0

#define SYS_UCCP_CORE_FFT_IRQ_DIAG_MASK         0x00200000UL
#define SYS_UCCP_CORE_FFT_IRQ_DIAG_WIDTH        1
#define SYS_UCCP_CORE_FFT_IRQ_DIAG_SHIFT        21
#define SYS_UCCP_CORE_FFT_IRQ_DIAG_SIGNED       0

#define SYS_UCCP_CORE_HOST3_INT_IRQ_DIAG_MASK   0x00400000UL
#define SYS_UCCP_CORE_HOST3_INT_IRQ_DIAG_WIDTH  1
#define SYS_UCCP_CORE_HOST3_INT_IRQ_DIAG_SHIFT  22
#define SYS_UCCP_CORE_HOST3_INT_IRQ_DIAG_SIGNED 0

#define SYS_UCCP_CORE_MTX3_INT_IRQ_DIAG_MASK    0x00800000UL
#define SYS_UCCP_CORE_MTX3_INT_IRQ_DIAG_WIDTH   1
#define SYS_UCCP_CORE_MTX3_INT_IRQ_DIAG_SHIFT   23
#define SYS_UCCP_CORE_MTX3_INT_IRQ_DIAG_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY0_IRQ_DIAG_MASK     0x01000000UL
#define SYS_UCCP_CORE_PHYWAY0_IRQ_DIAG_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY0_IRQ_DIAG_SHIFT    24
#define SYS_UCCP_CORE_PHYWAY0_IRQ_DIAG_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY1_IRQ_DIAG_MASK     0x02000000UL
#define SYS_UCCP_CORE_PHYWAY1_IRQ_DIAG_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY1_IRQ_DIAG_SHIFT    25
#define SYS_UCCP_CORE_PHYWAY1_IRQ_DIAG_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY2_IRQ_DIAG_MASK     0x04000000UL
#define SYS_UCCP_CORE_PHYWAY2_IRQ_DIAG_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY2_IRQ_DIAG_SHIFT    26
#define SYS_UCCP_CORE_PHYWAY2_IRQ_DIAG_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY3_IRQ_DIAG_MASK     0x08000000UL
#define SYS_UCCP_CORE_PHYWAY3_IRQ_DIAG_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY3_IRQ_DIAG_SHIFT    27
#define SYS_UCCP_CORE_PHYWAY3_IRQ_DIAG_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY_IRQ_DIAG_MASK      0x10000000UL
#define SYS_UCCP_CORE_PHYWAY_IRQ_DIAG_WIDTH     1
#define SYS_UCCP_CORE_PHYWAY_IRQ_DIAG_SHIFT     28
#define SYS_UCCP_CORE_PHYWAY_IRQ_DIAG_SIGNED    0

#define SYS_UCCP_CORE_SCP2_IRQ_DIAG_MASK        0x20000000UL
#define SYS_UCCP_CORE_SCP2_IRQ_DIAG_WIDTH       1
#define SYS_UCCP_CORE_SCP2_IRQ_DIAG_SHIFT       29
#define SYS_UCCP_CORE_SCP2_IRQ_DIAG_SIGNED      0

#define SYS_UCCP_CORE_SCP3_IRQ_DIAG_MASK        0x40000000UL
#define SYS_UCCP_CORE_SCP3_IRQ_DIAG_WIDTH       1
#define SYS_UCCP_CORE_SCP3_IRQ_DIAG_SHIFT       30
#define SYS_UCCP_CORE_SCP3_IRQ_DIAG_SIGNED      0

#define SYS_UCCP_CORE_SCP4_IRQ_DIAG_MASK        0x80000000UL
#define SYS_UCCP_CORE_SCP4_IRQ_DIAG_WIDTH       1
#define SYS_UCCP_CORE_SCP4_IRQ_DIAG_SHIFT       31
#define SYS_UCCP_CORE_SCP4_IRQ_DIAG_SIGNED      0

/* Register UCCP_CORE_INT_TEST (REGSYSREG) */
#define SYS_UCCP_CORE_INT_TEST                  0x0008
#define ABS_SYS_UCCP_CORE_INT_TEST              0xA4000408UL

#define SYS_UCCP_CORE_IRQ_TEST_MODE_MASK        0x00000008UL
#define SYS_UCCP_CORE_IRQ_TEST_MODE_WIDTH       1
#define SYS_UCCP_CORE_IRQ_TEST_MODE_SHIFT       3
#define SYS_UCCP_CORE_IRQ_TEST_MODE_SIGNED      0

#define SYS_UCCP_CORE_MCP5_IRQ_TEST_MASK        0x00000010UL
#define SYS_UCCP_CORE_MCP5_IRQ_TEST_WIDTH       1
#define SYS_UCCP_CORE_MCP5_IRQ_TEST_SHIFT       4
#define SYS_UCCP_CORE_MCP5_IRQ_TEST_SIGNED      0

#define SYS_UCCP_CORE_MCP6_IRQ_TEST_MASK        0x00000020UL
#define SYS_UCCP_CORE_MCP6_IRQ_TEST_WIDTH       1
#define SYS_UCCP_CORE_MCP6_IRQ_TEST_SHIFT       5
#define SYS_UCCP_CORE_MCP6_IRQ_TEST_SIGNED      0

#define SYS_UCCP_CORE_EFS_ECU_IRQ_TEST_MASK     0x00000040UL
#define SYS_UCCP_CORE_EFS_ECU_IRQ_TEST_WIDTH    1
#define SYS_UCCP_CORE_EFS_ECU_IRQ_TEST_SHIFT    6
#define SYS_UCCP_CORE_EFS_ECU_IRQ_TEST_SIGNED   0

#define SYS_UCCP_CORE_FFT2_IRQ_TEST_MASK        0x00000200UL
#define SYS_UCCP_CORE_FFT2_IRQ_TEST_WIDTH       1
#define SYS_UCCP_CORE_FFT2_IRQ_TEST_SHIFT       9
#define SYS_UCCP_CORE_FFT2_IRQ_TEST_SIGNED      0

#define SYS_UCCP_CORE_SLEEP_IRQ_TEST_MASK       0x00000400UL
#define SYS_UCCP_CORE_SLEEP_IRQ_TEST_WIDTH      1
#define SYS_UCCP_CORE_SLEEP_IRQ_TEST_SHIFT      10
#define SYS_UCCP_CORE_SLEEP_IRQ_TEST_SIGNED     0

#define SYS_UCCP_CORE_SOCIF_IRQ_TEST_MASK       0x00000800UL
#define SYS_UCCP_CORE_SOCIF_IRQ_TEST_WIDTH      1
#define SYS_UCCP_CORE_SOCIF_IRQ_TEST_SHIFT      11
#define SYS_UCCP_CORE_SOCIF_IRQ_TEST_SIGNED     0

#define SYS_UCCP_CORE_MCP_IRQ_TEST_MASK         0x00001000UL
#define SYS_UCCP_CORE_MCP_IRQ_TEST_WIDTH        1
#define SYS_UCCP_CORE_MCP_IRQ_TEST_SHIFT        12
#define SYS_UCCP_CORE_MCP_IRQ_TEST_SIGNED       0

#define SYS_UCCP_CORE_SCP_IRQ_TEST_MASK         0x00002000UL
#define SYS_UCCP_CORE_SCP_IRQ_TEST_WIDTH        1
#define SYS_UCCP_CORE_SCP_IRQ_TEST_SHIFT        13
#define SYS_UCCP_CORE_SCP_IRQ_TEST_SIGNED       0

#define SYS_UCCP_CORE_HOST_INT_IRQ_TEST_MASK    0x00004000UL
#define SYS_UCCP_CORE_HOST_INT_IRQ_TEST_WIDTH   1
#define SYS_UCCP_CORE_HOST_INT_IRQ_TEST_SHIFT   14
#define SYS_UCCP_CORE_HOST_INT_IRQ_TEST_SIGNED  0

#define SYS_UCCP_CORE_MTX_INT_IRQ_TEST_MASK     0x00008000UL
#define SYS_UCCP_CORE_MTX_INT_IRQ_TEST_WIDTH    1
#define SYS_UCCP_CORE_MTX_INT_IRQ_TEST_SHIFT    15
#define SYS_UCCP_CORE_MTX_INT_IRQ_TEST_SIGNED   0

#define SYS_UCCP_CORE_HOST2_INT_IRQ_TEST_MASK   0x00010000UL
#define SYS_UCCP_CORE_HOST2_INT_IRQ_TEST_WIDTH  1
#define SYS_UCCP_CORE_HOST2_INT_IRQ_TEST_SHIFT  16
#define SYS_UCCP_CORE_HOST2_INT_IRQ_TEST_SIGNED 0

#define SYS_UCCP_CORE_MTX2_INT_IRQ_TEST_MASK    0x00020000UL
#define SYS_UCCP_CORE_MTX2_INT_IRQ_TEST_WIDTH   1
#define SYS_UCCP_CORE_MTX2_INT_IRQ_TEST_SHIFT   17
#define SYS_UCCP_CORE_MTX2_INT_IRQ_TEST_SIGNED  0

#define SYS_UCCP_CORE_MTX_IRQ_TEST_MASK         0x00080000UL
#define SYS_UCCP_CORE_MTX_IRQ_TEST_WIDTH        1
#define SYS_UCCP_CORE_MTX_IRQ_TEST_SHIFT        19
#define SYS_UCCP_CORE_MTX_IRQ_TEST_SIGNED       0

#define SYS_UCCP_CORE_ECU_IRQ_TEST_MASK         0x00100000UL
#define SYS_UCCP_CORE_ECU_IRQ_TEST_WIDTH        1
#define SYS_UCCP_CORE_ECU_IRQ_TEST_SHIFT        20
#define SYS_UCCP_CORE_ECU_IRQ_TEST_SIGNED       0

#define SYS_UCCP_CORE_FFT_IRQ_TEST_MASK         0x00200000UL
#define SYS_UCCP_CORE_FFT_IRQ_TEST_WIDTH        1
#define SYS_UCCP_CORE_FFT_IRQ_TEST_SHIFT        21
#define SYS_UCCP_CORE_FFT_IRQ_TEST_SIGNED       0

#define SYS_UCCP_CORE_HOST3_INT_IRQ_TEST_MASK   0x00400000UL
#define SYS_UCCP_CORE_HOST3_INT_IRQ_TEST_WIDTH  1
#define SYS_UCCP_CORE_HOST3_INT_IRQ_TEST_SHIFT  22
#define SYS_UCCP_CORE_HOST3_INT_IRQ_TEST_SIGNED 0

#define SYS_UCCP_CORE_MTX3_INT_IRQ_TEST_MASK    0x00800000UL
#define SYS_UCCP_CORE_MTX3_INT_IRQ_TEST_WIDTH   1
#define SYS_UCCP_CORE_MTX3_INT_IRQ_TEST_SHIFT   23
#define SYS_UCCP_CORE_MTX3_INT_IRQ_TEST_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY0_IRQ_TEST_MASK     0x01000000UL
#define SYS_UCCP_CORE_PHYWAY0_IRQ_TEST_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY0_IRQ_TEST_SHIFT    24
#define SYS_UCCP_CORE_PHYWAY0_IRQ_TEST_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY1_IRQ_TEST_MASK     0x02000000UL
#define SYS_UCCP_CORE_PHYWAY1_IRQ_TEST_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY1_IRQ_TEST_SHIFT    25
#define SYS_UCCP_CORE_PHYWAY1_IRQ_TEST_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY2_IRQ_TEST_MASK     0x04000000UL
#define SYS_UCCP_CORE_PHYWAY2_IRQ_TEST_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY2_IRQ_TEST_SHIFT    26
#define SYS_UCCP_CORE_PHYWAY2_IRQ_TEST_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY3_IRQ_TEST_MASK     0x08000000UL
#define SYS_UCCP_CORE_PHYWAY3_IRQ_TEST_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY3_IRQ_TEST_SHIFT    27
#define SYS_UCCP_CORE_PHYWAY3_IRQ_TEST_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY_IRQ_TEST_MASK      0x10000000UL
#define SYS_UCCP_CORE_PHYWAY_IRQ_TEST_WIDTH     1
#define SYS_UCCP_CORE_PHYWAY_IRQ_TEST_SHIFT     28
#define SYS_UCCP_CORE_PHYWAY_IRQ_TEST_SIGNED    0

#define SYS_UCCP_CORE_SCP2_IRQ_TEST_MASK        0x20000000UL
#define SYS_UCCP_CORE_SCP2_IRQ_TEST_WIDTH       1
#define SYS_UCCP_CORE_SCP2_IRQ_TEST_SHIFT       29
#define SYS_UCCP_CORE_SCP2_IRQ_TEST_SIGNED      0

#define SYS_UCCP_CORE_SCP3_IRQ_TEST_MASK        0x40000000UL
#define SYS_UCCP_CORE_SCP3_IRQ_TEST_WIDTH       1
#define SYS_UCCP_CORE_SCP3_IRQ_TEST_SHIFT       30
#define SYS_UCCP_CORE_SCP3_IRQ_TEST_SIGNED      0

#define SYS_UCCP_CORE_SCP4_IRQ_TEST_MASK        0x80000000UL
#define SYS_UCCP_CORE_SCP4_IRQ_TEST_WIDTH       1
#define SYS_UCCP_CORE_SCP4_IRQ_TEST_SHIFT       31
#define SYS_UCCP_CORE_SCP4_IRQ_TEST_SIGNED      0

/* Register UCCP_CORE_INT2_ENAB (REGSYSREG) */
#define SYS_UCCP_CORE_INT2_ENAB                  0x000C
#define ABS_SYS_UCCP_CORE_INT2_ENAB              0xA400040CUL

#define SYS_UCCP_CORE_MCP5_IRQ2_ENAB_MASK        0x00000010UL
#define SYS_UCCP_CORE_MCP5_IRQ2_ENAB_WIDTH       1
#define SYS_UCCP_CORE_MCP5_IRQ2_ENAB_SHIFT       4
#define SYS_UCCP_CORE_MCP5_IRQ2_ENAB_SIGNED      0

#define SYS_UCCP_CORE_MCP6_IRQ2_ENAB_MASK        0x00000020UL
#define SYS_UCCP_CORE_MCP6_IRQ2_ENAB_WIDTH       1
#define SYS_UCCP_CORE_MCP6_IRQ2_ENAB_SHIFT       5
#define SYS_UCCP_CORE_MCP6_IRQ2_ENAB_SIGNED      0

#define SYS_UCCP_CORE_EFS_ECU_IRQ2_ENAB_MASK     0x00000040UL
#define SYS_UCCP_CORE_EFS_ECU_IRQ2_ENAB_WIDTH    1
#define SYS_UCCP_CORE_EFS_ECU_IRQ2_ENAB_SHIFT    6
#define SYS_UCCP_CORE_EFS_ECU_IRQ2_ENAB_SIGNED   0

#define SYS_UCCP_CORE_FFT2_IRQ2_ENAB_MASK        0x00000200UL
#define SYS_UCCP_CORE_FFT2_IRQ2_ENAB_WIDTH       1
#define SYS_UCCP_CORE_FFT2_IRQ2_ENAB_SHIFT       9
#define SYS_UCCP_CORE_FFT2_IRQ2_ENAB_SIGNED      0

#define SYS_UCCP_CORE_SLEEP_IRQ2_ENAB_MASK       0x00000400UL
#define SYS_UCCP_CORE_SLEEP_IRQ2_ENAB_WIDTH      1
#define SYS_UCCP_CORE_SLEEP_IRQ2_ENAB_SHIFT      10
#define SYS_UCCP_CORE_SLEEP_IRQ2_ENAB_SIGNED     0

#define SYS_UCCP_CORE_SOCIF_IRQ2_ENAB_MASK       0x00000800UL
#define SYS_UCCP_CORE_SOCIF_IRQ2_ENAB_WIDTH      1
#define SYS_UCCP_CORE_SOCIF_IRQ2_ENAB_SHIFT      11
#define SYS_UCCP_CORE_SOCIF_IRQ2_ENAB_SIGNED     0

#define SYS_UCCP_CORE_MCP_IRQ2_ENAB_MASK         0x00001000UL
#define SYS_UCCP_CORE_MCP_IRQ2_ENAB_WIDTH        1
#define SYS_UCCP_CORE_MCP_IRQ2_ENAB_SHIFT        12
#define SYS_UCCP_CORE_MCP_IRQ2_ENAB_SIGNED       0

#define SYS_UCCP_CORE_SCP_IRQ2_ENAB_MASK         0x00002000UL
#define SYS_UCCP_CORE_SCP_IRQ2_ENAB_WIDTH        1
#define SYS_UCCP_CORE_SCP_IRQ2_ENAB_SHIFT        13
#define SYS_UCCP_CORE_SCP_IRQ2_ENAB_SIGNED       0

#define SYS_UCCP_CORE_HOST_INT_IRQ2_ENAB_MASK    0x00004000UL
#define SYS_UCCP_CORE_HOST_INT_IRQ2_ENAB_WIDTH   1
#define SYS_UCCP_CORE_HOST_INT_IRQ2_ENAB_SHIFT   14
#define SYS_UCCP_CORE_HOST_INT_IRQ2_ENAB_SIGNED  0

#define SYS_UCCP_CORE_MTX_INT_IRQ2_ENAB_MASK     0x00008000UL
#define SYS_UCCP_CORE_MTX_INT_IRQ2_ENAB_WIDTH    1
#define SYS_UCCP_CORE_MTX_INT_IRQ2_ENAB_SHIFT    15
#define SYS_UCCP_CORE_MTX_INT_IRQ2_ENAB_SIGNED   0

#define SYS_UCCP_CORE_HOST2_INT_IRQ2_ENAB_MASK   0x00010000UL
#define SYS_UCCP_CORE_HOST2_INT_IRQ2_ENAB_WIDTH  1
#define SYS_UCCP_CORE_HOST2_INT_IRQ2_ENAB_SHIFT  16
#define SYS_UCCP_CORE_HOST2_INT_IRQ2_ENAB_SIGNED 0

#define SYS_UCCP_CORE_MTX2_INT_IRQ2_ENAB_MASK    0x00020000UL
#define SYS_UCCP_CORE_MTX2_INT_IRQ2_ENAB_WIDTH   1
#define SYS_UCCP_CORE_MTX2_INT_IRQ2_ENAB_SHIFT   17
#define SYS_UCCP_CORE_MTX2_INT_IRQ2_ENAB_SIGNED  0

#define SYS_UCCP_CORE_MTX_IRQ2_ENAB_MASK         0x00080000UL
#define SYS_UCCP_CORE_MTX_IRQ2_ENAB_WIDTH        1
#define SYS_UCCP_CORE_MTX_IRQ2_ENAB_SHIFT        19
#define SYS_UCCP_CORE_MTX_IRQ2_ENAB_SIGNED       0

#define SYS_UCCP_CORE_ECU_IRQ2_ENAB_MASK         0x00100000UL
#define SYS_UCCP_CORE_ECU_IRQ2_ENAB_WIDTH        1
#define SYS_UCCP_CORE_ECU_IRQ2_ENAB_SHIFT        20
#define SYS_UCCP_CORE_ECU_IRQ2_ENAB_SIGNED       0

#define SYS_UCCP_CORE_FFT_IRQ2_ENAB_MASK         0x00200000UL
#define SYS_UCCP_CORE_FFT_IRQ2_ENAB_WIDTH        1
#define SYS_UCCP_CORE_FFT_IRQ2_ENAB_SHIFT        21
#define SYS_UCCP_CORE_FFT_IRQ2_ENAB_SIGNED       0

#define SYS_UCCP_CORE_HOST3_INT_IRQ2_ENAB_MASK   0x00400000UL
#define SYS_UCCP_CORE_HOST3_INT_IRQ2_ENAB_WIDTH  1
#define SYS_UCCP_CORE_HOST3_INT_IRQ2_ENAB_SHIFT  22
#define SYS_UCCP_CORE_HOST3_INT_IRQ2_ENAB_SIGNED 0

#define SYS_UCCP_CORE_MTX3_INT_IRQ2_ENAB_MASK    0x00800000UL
#define SYS_UCCP_CORE_MTX3_INT_IRQ2_ENAB_WIDTH   1
#define SYS_UCCP_CORE_MTX3_INT_IRQ2_ENAB_SHIFT   23
#define SYS_UCCP_CORE_MTX3_INT_IRQ2_ENAB_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY0_IRQ2_ENAB_MASK     0x01000000UL
#define SYS_UCCP_CORE_PHYWAY0_IRQ2_ENAB_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY0_IRQ2_ENAB_SHIFT    24
#define SYS_UCCP_CORE_PHYWAY0_IRQ2_ENAB_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY1_IRQ2_ENAB_MASK     0x02000000UL
#define SYS_UCCP_CORE_PHYWAY1_IRQ2_ENAB_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY1_IRQ2_ENAB_SHIFT    25
#define SYS_UCCP_CORE_PHYWAY1_IRQ2_ENAB_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY2_IRQ2_ENAB_MASK     0x04000000UL
#define SYS_UCCP_CORE_PHYWAY2_IRQ2_ENAB_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY2_IRQ2_ENAB_SHIFT    26
#define SYS_UCCP_CORE_PHYWAY2_IRQ2_ENAB_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY3_IRQ2_ENAB_MASK     0x08000000UL
#define SYS_UCCP_CORE_PHYWAY3_IRQ2_ENAB_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY3_IRQ2_ENAB_SHIFT    27
#define SYS_UCCP_CORE_PHYWAY3_IRQ2_ENAB_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY_IRQ2_ENAB_MASK      0x10000000UL
#define SYS_UCCP_CORE_PHYWAY_IRQ2_ENAB_WIDTH     1
#define SYS_UCCP_CORE_PHYWAY_IRQ2_ENAB_SHIFT     28
#define SYS_UCCP_CORE_PHYWAY_IRQ2_ENAB_SIGNED    0

#define SYS_UCCP_CORE_SCP2_IRQ2_ENAB_MASK        0x20000000UL
#define SYS_UCCP_CORE_SCP2_IRQ2_ENAB_WIDTH       1
#define SYS_UCCP_CORE_SCP2_IRQ2_ENAB_SHIFT       29
#define SYS_UCCP_CORE_SCP2_IRQ2_ENAB_SIGNED      0

#define SYS_UCCP_CORE_SCP3_IRQ2_ENAB_MASK        0x40000000UL
#define SYS_UCCP_CORE_SCP3_IRQ2_ENAB_WIDTH       1
#define SYS_UCCP_CORE_SCP3_IRQ2_ENAB_SHIFT       30
#define SYS_UCCP_CORE_SCP3_IRQ2_ENAB_SIGNED      0

#define SYS_UCCP_CORE_SCP4_IRQ2_ENAB_MASK        0x80000000UL
#define SYS_UCCP_CORE_SCP4_IRQ2_ENAB_WIDTH       1
#define SYS_UCCP_CORE_SCP4_IRQ2_ENAB_SHIFT       31
#define SYS_UCCP_CORE_SCP4_IRQ2_ENAB_SIGNED      0

/* Register UCCP_CORE_INT2_ENAB2 (REGSYSREG) */
#define SYS_UCCP_CORE_INT2_ENAB2                   0x0010
#define ABS_SYS_UCCP_CORE_INT2_ENAB2               0xA4000410UL

#define SYS_UCCP_CORE_HOST4_INT_IRQ2_ENAB_MASK     0x00000004UL
#define SYS_UCCP_CORE_HOST4_INT_IRQ2_ENAB_WIDTH    1
#define SYS_UCCP_CORE_HOST4_INT_IRQ2_ENAB_SHIFT    2
#define SYS_UCCP_CORE_HOST4_INT_IRQ2_ENAB_SIGNED   0

#define SYS_UCCP_CORE_MTX4_INT_IRQ2_ENAB_MASK      0x00000008UL
#define SYS_UCCP_CORE_MTX4_INT_IRQ2_ENAB_WIDTH     1
#define SYS_UCCP_CORE_MTX4_INT_IRQ2_ENAB_SHIFT     3
#define SYS_UCCP_CORE_MTX4_INT_IRQ2_ENAB_SIGNED    0

#define SYS_UCCP_CORE_EFS_MCU2_IRQ2_ENAB_MASK      0x00000010UL
#define SYS_UCCP_CORE_EFS_MCU2_IRQ2_ENAB_WIDTH     1
#define SYS_UCCP_CORE_EFS_MCU2_IRQ2_ENAB_SHIFT     4
#define SYS_UCCP_CORE_EFS_MCU2_IRQ2_ENAB_SIGNED    0

#define SYS_UCCP_CORE_MCP2_IRQ2_ENAB_MASK          0x00000020UL
#define SYS_UCCP_CORE_MCP2_IRQ2_ENAB_WIDTH         1
#define SYS_UCCP_CORE_MCP2_IRQ2_ENAB_SHIFT         5
#define SYS_UCCP_CORE_MCP2_IRQ2_ENAB_SIGNED        0

#define SYS_UCCP_CORE_MCP3_IRQ2_ENAB_MASK          0x00000040UL
#define SYS_UCCP_CORE_MCP3_IRQ2_ENAB_WIDTH         1
#define SYS_UCCP_CORE_MCP3_IRQ2_ENAB_SHIFT         6
#define SYS_UCCP_CORE_MCP3_IRQ2_ENAB_SIGNED        0

#define SYS_UCCP_CORE_MCP4_IRQ2_ENAB_MASK          0x00000080UL
#define SYS_UCCP_CORE_MCP4_IRQ2_ENAB_WIDTH         1
#define SYS_UCCP_CORE_MCP4_IRQ2_ENAB_SHIFT         7
#define SYS_UCCP_CORE_MCP4_IRQ2_ENAB_SIGNED        0

#define SYS_UCCP_CORE_MCU2_IRQ2_ENAB_MASK          0x00000100UL
#define SYS_UCCP_CORE_MCU2_IRQ2_ENAB_WIDTH         1
#define SYS_UCCP_CORE_MCU2_IRQ2_ENAB_SHIFT         8
#define SYS_UCCP_CORE_MCU2_IRQ2_ENAB_SIGNED        0

#define SYS_UCCP_CORE_EFS_MCU_IRQ2_ENAB_MASK       0x00000200UL
#define SYS_UCCP_CORE_EFS_MCU_IRQ2_ENAB_WIDTH      1
#define SYS_UCCP_CORE_EFS_MCU_IRQ2_ENAB_SHIFT      9
#define SYS_UCCP_CORE_EFS_MCU_IRQ2_ENAB_SIGNED     0

#define SYS_UCCP_CORE_RPU_LOGGING_IRQ2_ENAB_MASK   0x00000400UL
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ2_ENAB_WIDTH  1
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ2_ENAB_SHIFT  10
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ2_ENAB_SIGNED 0

#define SYS_UCCP_CORE_SCP5_IRQ2_ENAB_MASK          0x00000800UL
#define SYS_UCCP_CORE_SCP5_IRQ2_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP5_IRQ2_ENAB_SHIFT         11
#define SYS_UCCP_CORE_SCP5_IRQ2_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP6_IRQ2_ENAB_MASK          0x00001000UL
#define SYS_UCCP_CORE_SCP6_IRQ2_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP6_IRQ2_ENAB_SHIFT         12
#define SYS_UCCP_CORE_SCP6_IRQ2_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP7_IRQ2_ENAB_MASK          0x00002000UL
#define SYS_UCCP_CORE_SCP7_IRQ2_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP7_IRQ2_ENAB_SHIFT         13
#define SYS_UCCP_CORE_SCP7_IRQ2_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP8_IRQ2_ENAB_MASK          0x00004000UL
#define SYS_UCCP_CORE_SCP8_IRQ2_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP8_IRQ2_ENAB_SHIFT         14
#define SYS_UCCP_CORE_SCP8_IRQ2_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP9_IRQ2_ENAB_MASK          0x00008000UL
#define SYS_UCCP_CORE_SCP9_IRQ2_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP9_IRQ2_ENAB_SHIFT         15
#define SYS_UCCP_CORE_SCP9_IRQ2_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP10_IRQ2_ENAB_MASK         0x00010000UL
#define SYS_UCCP_CORE_SCP10_IRQ2_ENAB_WIDTH        1
#define SYS_UCCP_CORE_SCP10_IRQ2_ENAB_SHIFT        16
#define SYS_UCCP_CORE_SCP10_IRQ2_ENAB_SIGNED       0

#define SYS_UCCP_CORE_SCP11_IRQ2_ENAB_MASK         0x00020000UL
#define SYS_UCCP_CORE_SCP11_IRQ2_ENAB_WIDTH        1
#define SYS_UCCP_CORE_SCP11_IRQ2_ENAB_SHIFT        17
#define SYS_UCCP_CORE_SCP11_IRQ2_ENAB_SIGNED       0

#define SYS_UCCP_CORE_SCP12_IRQ2_ENAB_MASK         0x00040000UL
#define SYS_UCCP_CORE_SCP12_IRQ2_ENAB_WIDTH        1
#define SYS_UCCP_CORE_SCP12_IRQ2_ENAB_SHIFT        18
#define SYS_UCCP_CORE_SCP12_IRQ2_ENAB_SIGNED       0

#define SYS_UCCP_CORE_WATCHDOG_IRQ2_ENAB_MASK      0x00080000UL
#define SYS_UCCP_CORE_WATCHDOG_IRQ2_ENAB_WIDTH     1
#define SYS_UCCP_CORE_WATCHDOG_IRQ2_ENAB_SHIFT     19
#define SYS_UCCP_CORE_WATCHDOG_IRQ2_ENAB_SIGNED    0

#define SYS_UCCP_CORE_WATCHDOG2_IRQ2_ENAB_MASK     0x00100000UL
#define SYS_UCCP_CORE_WATCHDOG2_IRQ2_ENAB_WIDTH    1
#define SYS_UCCP_CORE_WATCHDOG2_IRQ2_ENAB_SHIFT    20
#define SYS_UCCP_CORE_WATCHDOG2_IRQ2_ENAB_SIGNED   0

/* Register UCCP_CORE_INT3_ENAB (REGSYSREG) */
#define SYS_UCCP_CORE_INT3_ENAB                  0x0014
#define ABS_SYS_UCCP_CORE_INT3_ENAB              0xA4000414UL

#define SYS_UCCP_CORE_MCP5_IRQ3_ENAB_MASK        0x00000010UL
#define SYS_UCCP_CORE_MCP5_IRQ3_ENAB_WIDTH       1
#define SYS_UCCP_CORE_MCP5_IRQ3_ENAB_SHIFT       4
#define SYS_UCCP_CORE_MCP5_IRQ3_ENAB_SIGNED      0

#define SYS_UCCP_CORE_MCP6_IRQ3_ENAB_MASK        0x00000020UL
#define SYS_UCCP_CORE_MCP6_IRQ3_ENAB_WIDTH       1
#define SYS_UCCP_CORE_MCP6_IRQ3_ENAB_SHIFT       5
#define SYS_UCCP_CORE_MCP6_IRQ3_ENAB_SIGNED      0

#define SYS_UCCP_CORE_EFS_ECU_IRQ3_ENAB_MASK     0x00000040UL
#define SYS_UCCP_CORE_EFS_ECU_IRQ3_ENAB_WIDTH    1
#define SYS_UCCP_CORE_EFS_ECU_IRQ3_ENAB_SHIFT    6
#define SYS_UCCP_CORE_EFS_ECU_IRQ3_ENAB_SIGNED   0

#define SYS_UCCP_CORE_FFT2_IRQ3_ENAB_MASK        0x00000200UL
#define SYS_UCCP_CORE_FFT2_IRQ3_ENAB_WIDTH       1
#define SYS_UCCP_CORE_FFT2_IRQ3_ENAB_SHIFT       9
#define SYS_UCCP_CORE_FFT2_IRQ3_ENAB_SIGNED      0

#define SYS_UCCP_CORE_SLEEP_IRQ3_ENAB_MASK       0x00000400UL
#define SYS_UCCP_CORE_SLEEP_IRQ3_ENAB_WIDTH      1
#define SYS_UCCP_CORE_SLEEP_IRQ3_ENAB_SHIFT      10
#define SYS_UCCP_CORE_SLEEP_IRQ3_ENAB_SIGNED     0

#define SYS_UCCP_CORE_SOCIF_IRQ3_ENAB_MASK       0x00000800UL
#define SYS_UCCP_CORE_SOCIF_IRQ3_ENAB_WIDTH      1
#define SYS_UCCP_CORE_SOCIF_IRQ3_ENAB_SHIFT      11
#define SYS_UCCP_CORE_SOCIF_IRQ3_ENAB_SIGNED     0

#define SYS_UCCP_CORE_MCP_IRQ3_ENAB_MASK         0x00001000UL
#define SYS_UCCP_CORE_MCP_IRQ3_ENAB_WIDTH        1
#define SYS_UCCP_CORE_MCP_IRQ3_ENAB_SHIFT        12
#define SYS_UCCP_CORE_MCP_IRQ3_ENAB_SIGNED       0

#define SYS_UCCP_CORE_SCP_IRQ3_ENAB_MASK         0x00002000UL
#define SYS_UCCP_CORE_SCP_IRQ3_ENAB_WIDTH        1
#define SYS_UCCP_CORE_SCP_IRQ3_ENAB_SHIFT        13
#define SYS_UCCP_CORE_SCP_IRQ3_ENAB_SIGNED       0

#define SYS_UCCP_CORE_HOST_INT_IRQ3_ENAB_MASK    0x00004000UL
#define SYS_UCCP_CORE_HOST_INT_IRQ3_ENAB_WIDTH   1
#define SYS_UCCP_CORE_HOST_INT_IRQ3_ENAB_SHIFT   14
#define SYS_UCCP_CORE_HOST_INT_IRQ3_ENAB_SIGNED  0

#define SYS_UCCP_CORE_MTX_INT_IRQ3_ENAB_MASK     0x00008000UL
#define SYS_UCCP_CORE_MTX_INT_IRQ3_ENAB_WIDTH    1
#define SYS_UCCP_CORE_MTX_INT_IRQ3_ENAB_SHIFT    15
#define SYS_UCCP_CORE_MTX_INT_IRQ3_ENAB_SIGNED   0

#define SYS_UCCP_CORE_HOST2_INT_IRQ3_ENAB_MASK   0x00010000UL
#define SYS_UCCP_CORE_HOST2_INT_IRQ3_ENAB_WIDTH  1
#define SYS_UCCP_CORE_HOST2_INT_IRQ3_ENAB_SHIFT  16
#define SYS_UCCP_CORE_HOST2_INT_IRQ3_ENAB_SIGNED 0

#define SYS_UCCP_CORE_MTX2_INT_IRQ3_ENAB_MASK    0x00020000UL
#define SYS_UCCP_CORE_MTX2_INT_IRQ3_ENAB_WIDTH   1
#define SYS_UCCP_CORE_MTX2_INT_IRQ3_ENAB_SHIFT   17
#define SYS_UCCP_CORE_MTX2_INT_IRQ3_ENAB_SIGNED  0

#define SYS_UCCP_CORE_MTX_IRQ3_ENAB_MASK         0x00080000UL
#define SYS_UCCP_CORE_MTX_IRQ3_ENAB_WIDTH        1
#define SYS_UCCP_CORE_MTX_IRQ3_ENAB_SHIFT        19
#define SYS_UCCP_CORE_MTX_IRQ3_ENAB_SIGNED       0

#define SYS_UCCP_CORE_ECU_IRQ3_ENAB_MASK         0x00100000UL
#define SYS_UCCP_CORE_ECU_IRQ3_ENAB_WIDTH        1
#define SYS_UCCP_CORE_ECU_IRQ3_ENAB_SHIFT        20
#define SYS_UCCP_CORE_ECU_IRQ3_ENAB_SIGNED       0

#define SYS_UCCP_CORE_FFT_IRQ3_ENAB_MASK         0x00200000UL
#define SYS_UCCP_CORE_FFT_IRQ3_ENAB_WIDTH        1
#define SYS_UCCP_CORE_FFT_IRQ3_ENAB_SHIFT        21
#define SYS_UCCP_CORE_FFT_IRQ3_ENAB_SIGNED       0

#define SYS_UCCP_CORE_HOST3_INT_IRQ3_ENAB_MASK   0x00400000UL
#define SYS_UCCP_CORE_HOST3_INT_IRQ3_ENAB_WIDTH  1
#define SYS_UCCP_CORE_HOST3_INT_IRQ3_ENAB_SHIFT  22
#define SYS_UCCP_CORE_HOST3_INT_IRQ3_ENAB_SIGNED 0

#define SYS_UCCP_CORE_MTX3_INT_IRQ3_ENAB_MASK    0x00800000UL
#define SYS_UCCP_CORE_MTX3_INT_IRQ3_ENAB_WIDTH   1
#define SYS_UCCP_CORE_MTX3_INT_IRQ3_ENAB_SHIFT   23
#define SYS_UCCP_CORE_MTX3_INT_IRQ3_ENAB_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY0_IRQ3_ENAB_MASK     0x01000000UL
#define SYS_UCCP_CORE_PHYWAY0_IRQ3_ENAB_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY0_IRQ3_ENAB_SHIFT    24
#define SYS_UCCP_CORE_PHYWAY0_IRQ3_ENAB_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY1_IRQ3_ENAB_MASK     0x02000000UL
#define SYS_UCCP_CORE_PHYWAY1_IRQ3_ENAB_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY1_IRQ3_ENAB_SHIFT    25
#define SYS_UCCP_CORE_PHYWAY1_IRQ3_ENAB_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY2_IRQ3_ENAB_MASK     0x04000000UL
#define SYS_UCCP_CORE_PHYWAY2_IRQ3_ENAB_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY2_IRQ3_ENAB_SHIFT    26
#define SYS_UCCP_CORE_PHYWAY2_IRQ3_ENAB_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY3_IRQ3_ENAB_MASK     0x08000000UL
#define SYS_UCCP_CORE_PHYWAY3_IRQ3_ENAB_WIDTH    1
#define SYS_UCCP_CORE_PHYWAY3_IRQ3_ENAB_SHIFT    27
#define SYS_UCCP_CORE_PHYWAY3_IRQ3_ENAB_SIGNED   0

#define SYS_UCCP_CORE_PHYWAY_IRQ3_ENAB_MASK      0x10000000UL
#define SYS_UCCP_CORE_PHYWAY_IRQ3_ENAB_WIDTH     1
#define SYS_UCCP_CORE_PHYWAY_IRQ3_ENAB_SHIFT     28
#define SYS_UCCP_CORE_PHYWAY_IRQ3_ENAB_SIGNED    0

#define SYS_UCCP_CORE_SCP2_IRQ3_ENAB_MASK        0x20000000UL
#define SYS_UCCP_CORE_SCP2_IRQ3_ENAB_WIDTH       1
#define SYS_UCCP_CORE_SCP2_IRQ3_ENAB_SHIFT       29
#define SYS_UCCP_CORE_SCP2_IRQ3_ENAB_SIGNED      0

#define SYS_UCCP_CORE_SCP3_IRQ3_ENAB_MASK        0x40000000UL
#define SYS_UCCP_CORE_SCP3_IRQ3_ENAB_WIDTH       1
#define SYS_UCCP_CORE_SCP3_IRQ3_ENAB_SHIFT       30
#define SYS_UCCP_CORE_SCP3_IRQ3_ENAB_SIGNED      0

#define SYS_UCCP_CORE_SCP4_IRQ3_ENAB_MASK        0x80000000UL
#define SYS_UCCP_CORE_SCP4_IRQ3_ENAB_WIDTH       1
#define SYS_UCCP_CORE_SCP4_IRQ3_ENAB_SHIFT       31
#define SYS_UCCP_CORE_SCP4_IRQ3_ENAB_SIGNED      0

/* Register UCCP_CORE_INT3_ENAB2 (REGSYSREG) */
#define SYS_UCCP_CORE_INT3_ENAB2                   0x0018
#define ABS_SYS_UCCP_CORE_INT3_ENAB2               0xA4000418UL

#define SYS_UCCP_CORE_HOST4_INT_IRQ3_ENAB_MASK     0x00000004UL
#define SYS_UCCP_CORE_HOST4_INT_IRQ3_ENAB_WIDTH    1
#define SYS_UCCP_CORE_HOST4_INT_IRQ3_ENAB_SHIFT    2
#define SYS_UCCP_CORE_HOST4_INT_IRQ3_ENAB_SIGNED   0

#define SYS_UCCP_CORE_MTX4_INT_IRQ3_ENAB_MASK      0x00000008UL
#define SYS_UCCP_CORE_MTX4_INT_IRQ3_ENAB_WIDTH     1
#define SYS_UCCP_CORE_MTX4_INT_IRQ3_ENAB_SHIFT     3
#define SYS_UCCP_CORE_MTX4_INT_IRQ3_ENAB_SIGNED    0

#define SYS_UCCP_CORE_EFS_MCU2_IRQ3_ENAB_MASK      0x00000010UL
#define SYS_UCCP_CORE_EFS_MCU2_IRQ3_ENAB_WIDTH     1
#define SYS_UCCP_CORE_EFS_MCU2_IRQ3_ENAB_SHIFT     4
#define SYS_UCCP_CORE_EFS_MCU2_IRQ3_ENAB_SIGNED    0

#define SYS_UCCP_CORE_MCP2_IRQ3_ENAB_MASK          0x00000020UL
#define SYS_UCCP_CORE_MCP2_IRQ3_ENAB_WIDTH         1
#define SYS_UCCP_CORE_MCP2_IRQ3_ENAB_SHIFT         5
#define SYS_UCCP_CORE_MCP2_IRQ3_ENAB_SIGNED        0

#define SYS_UCCP_CORE_MCP3_IRQ3_ENAB_MASK          0x00000040UL
#define SYS_UCCP_CORE_MCP3_IRQ3_ENAB_WIDTH         1
#define SYS_UCCP_CORE_MCP3_IRQ3_ENAB_SHIFT         6
#define SYS_UCCP_CORE_MCP3_IRQ3_ENAB_SIGNED        0

#define SYS_UCCP_CORE_MCP4_IRQ3_ENAB_MASK          0x00000080UL
#define SYS_UCCP_CORE_MCP4_IRQ3_ENAB_WIDTH         1
#define SYS_UCCP_CORE_MCP4_IRQ3_ENAB_SHIFT         7
#define SYS_UCCP_CORE_MCP4_IRQ3_ENAB_SIGNED        0

#define SYS_UCCP_CORE_MCU2_IRQ3_ENAB_MASK          0x00000100UL
#define SYS_UCCP_CORE_MCU2_IRQ3_ENAB_WIDTH         1
#define SYS_UCCP_CORE_MCU2_IRQ3_ENAB_SHIFT         8
#define SYS_UCCP_CORE_MCU2_IRQ3_ENAB_SIGNED        0

#define SYS_UCCP_CORE_EFS_MCU_IRQ3_ENAB_MASK       0x00000200UL
#define SYS_UCCP_CORE_EFS_MCU_IRQ3_ENAB_WIDTH      1
#define SYS_UCCP_CORE_EFS_MCU_IRQ3_ENAB_SHIFT      9
#define SYS_UCCP_CORE_EFS_MCU_IRQ3_ENAB_SIGNED     0

#define SYS_UCCP_CORE_RPU_LOGGING_IRQ3_ENAB_MASK   0x00000400UL
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ3_ENAB_WIDTH  1
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ3_ENAB_SHIFT  10
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ3_ENAB_SIGNED 0

#define SYS_UCCP_CORE_SCP5_IRQ3_ENAB_MASK          0x00000800UL
#define SYS_UCCP_CORE_SCP5_IRQ3_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP5_IRQ3_ENAB_SHIFT         11
#define SYS_UCCP_CORE_SCP5_IRQ3_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP6_IRQ3_ENAB_MASK          0x00001000UL
#define SYS_UCCP_CORE_SCP6_IRQ3_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP6_IRQ3_ENAB_SHIFT         12
#define SYS_UCCP_CORE_SCP6_IRQ3_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP7_IRQ3_ENAB_MASK          0x00002000UL
#define SYS_UCCP_CORE_SCP7_IRQ3_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP7_IRQ3_ENAB_SHIFT         13
#define SYS_UCCP_CORE_SCP7_IRQ3_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP8_IRQ3_ENAB_MASK          0x00004000UL
#define SYS_UCCP_CORE_SCP8_IRQ3_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP8_IRQ3_ENAB_SHIFT         14
#define SYS_UCCP_CORE_SCP8_IRQ3_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP9_IRQ3_ENAB_MASK          0x00008000UL
#define SYS_UCCP_CORE_SCP9_IRQ3_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP9_IRQ3_ENAB_SHIFT         15
#define SYS_UCCP_CORE_SCP9_IRQ3_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP10_IRQ3_ENAB_MASK         0x00010000UL
#define SYS_UCCP_CORE_SCP10_IRQ3_ENAB_WIDTH        1
#define SYS_UCCP_CORE_SCP10_IRQ3_ENAB_SHIFT        16
#define SYS_UCCP_CORE_SCP10_IRQ3_ENAB_SIGNED       0

#define SYS_UCCP_CORE_SCP11_IRQ3_ENAB_MASK         0x00020000UL
#define SYS_UCCP_CORE_SCP11_IRQ3_ENAB_WIDTH        1
#define SYS_UCCP_CORE_SCP11_IRQ3_ENAB_SHIFT        17
#define SYS_UCCP_CORE_SCP11_IRQ3_ENAB_SIGNED       0

#define SYS_UCCP_CORE_SCP12_IRQ3_ENAB_MASK         0x00040000UL
#define SYS_UCCP_CORE_SCP12_IRQ3_ENAB_WIDTH        1
#define SYS_UCCP_CORE_SCP12_IRQ3_ENAB_SHIFT        18
#define SYS_UCCP_CORE_SCP12_IRQ3_ENAB_SIGNED       0

#define SYS_UCCP_CORE_WATCHDOG_IRQ3_ENAB_MASK      0x00080000UL
#define SYS_UCCP_CORE_WATCHDOG_IRQ3_ENAB_WIDTH     1
#define SYS_UCCP_CORE_WATCHDOG_IRQ3_ENAB_SHIFT     19
#define SYS_UCCP_CORE_WATCHDOG_IRQ3_ENAB_SIGNED    0

#define SYS_UCCP_CORE_WATCHDOG2_IRQ3_ENAB_MASK     0x00100000UL
#define SYS_UCCP_CORE_WATCHDOG2_IRQ3_ENAB_WIDTH    1
#define SYS_UCCP_CORE_WATCHDOG2_IRQ3_ENAB_SHIFT    20
#define SYS_UCCP_CORE_WATCHDOG2_IRQ3_ENAB_SIGNED   0

/* Register UCCP_CORE_CLOCK_FORCE (REGSYSREG) */
#define SYS_UCCP_CORE_CLOCK_FORCE           0x002C
#define ABS_SYS_UCCP_CORE_CLOCK_FORCE       0xA400042CUL

#define SYS_UCCP_CORE_RPU_CLK_FORCE_MASK    0x00000001UL
#define SYS_UCCP_CORE_RPU_CLK_FORCE_WIDTH   1
#define SYS_UCCP_CORE_RPU_CLK_FORCE_SHIFT   0
#define SYS_UCCP_CORE_RPU_CLK_FORCE_SIGNED  0

#define SYS_UCCP_CORE_MCU_CLK_FORCE_MASK    0x00000010UL
#define SYS_UCCP_CORE_MCU_CLK_FORCE_WIDTH   1
#define SYS_UCCP_CORE_MCU_CLK_FORCE_SHIFT   4
#define SYS_UCCP_CORE_MCU_CLK_FORCE_SIGNED  0

#define SYS_UCCP_CORE_MCU2_CLK_FORCE_MASK   0x00000020UL
#define SYS_UCCP_CORE_MCU2_CLK_FORCE_WIDTH  1
#define SYS_UCCP_CORE_MCU2_CLK_FORCE_SHIFT  5
#define SYS_UCCP_CORE_MCU2_CLK_FORCE_SIGNED 0

#define SYS_UCCP_CORE_ECU_CLK_FORCE_MASK    0x00000100UL
#define SYS_UCCP_CORE_ECU_CLK_FORCE_WIDTH   1
#define SYS_UCCP_CORE_ECU_CLK_FORCE_SHIFT   8
#define SYS_UCCP_CORE_ECU_CLK_FORCE_SIGNED  0

/* Register UCCP_CORE_HOST_TO_MTX_CMD (REGSYSREG) */
#define SYS_UCCP_CORE_HOST_TO_MTX_CMD     0x0030
#define ABS_SYS_UCCP_CORE_HOST_TO_MTX_CMD 0xA4000430UL

#define SYS_UCCP_CORE_HOST_DATA_MASK      0x7FFFFFFFUL
#define SYS_UCCP_CORE_HOST_DATA_WIDTH     31
#define SYS_UCCP_CORE_HOST_DATA_SHIFT     0
#define SYS_UCCP_CORE_HOST_DATA_SIGNED    0

#define SYS_UCCP_CORE_HOST_INT_MASK       0x80000000UL
#define SYS_UCCP_CORE_HOST_INT_WIDTH      1
#define SYS_UCCP_CORE_HOST_INT_SHIFT      31
#define SYS_UCCP_CORE_HOST_INT_SIGNED     0

/* Register UCCP_CORE_MTX_TO_HOST_CMD (REGSYSREG) */
#define SYS_UCCP_CORE_MTX_TO_HOST_CMD     0x0034
#define ABS_SYS_UCCP_CORE_MTX_TO_HOST_CMD 0xA4000434UL

#define SYS_UCCP_CORE_MTX_DATA_MASK       0x7FFFFFFFUL
#define SYS_UCCP_CORE_MTX_DATA_WIDTH      31
#define SYS_UCCP_CORE_MTX_DATA_SHIFT      0
#define SYS_UCCP_CORE_MTX_DATA_SIGNED     0

#define SYS_UCCP_CORE_MTX_INT_MASK        0x80000000UL
#define SYS_UCCP_CORE_MTX_INT_WIDTH       1
#define SYS_UCCP_CORE_MTX_INT_SHIFT       31
#define SYS_UCCP_CORE_MTX_INT_SIGNED      0

/* Register UCCP_CORE_HOST_TO_MTX_ACK (REGSYSREG) */
#define SYS_UCCP_CORE_HOST_TO_MTX_ACK     0x0038
#define ABS_SYS_UCCP_CORE_HOST_TO_MTX_ACK 0xA4000438UL

#define SYS_UCCP_CORE_MTX_INT_CLR_MASK    0x80000000UL
#define SYS_UCCP_CORE_MTX_INT_CLR_WIDTH   1
#define SYS_UCCP_CORE_MTX_INT_CLR_SHIFT   31
#define SYS_UCCP_CORE_MTX_INT_CLR_SIGNED  0

/* Register UCCP_CORE_MTX_TO_HOST_ACK (REGSYSREG) */
#define SYS_UCCP_CORE_MTX_TO_HOST_ACK     0x003C
#define ABS_SYS_UCCP_CORE_MTX_TO_HOST_ACK 0xA400043CUL

#define SYS_UCCP_CORE_HOST_INT_CLR_MASK   0x80000000UL
#define SYS_UCCP_CORE_HOST_INT_CLR_WIDTH  1
#define SYS_UCCP_CORE_HOST_INT_CLR_SHIFT  31
#define SYS_UCCP_CORE_HOST_INT_CLR_SIGNED 0

/* Register UCCP_CORE_HOST_INT_ENABLE (REGSYSREG) */
#define SYS_UCCP_CORE_HOST_INT_ENABLE     0x0040
#define ABS_SYS_UCCP_CORE_HOST_INT_ENABLE 0xA4000440UL

#define SYS_UCCP_CORE_HOST_INT_EN_MASK    0x80000000UL
#define SYS_UCCP_CORE_HOST_INT_EN_WIDTH   1
#define SYS_UCCP_CORE_HOST_INT_EN_SHIFT   31
#define SYS_UCCP_CORE_HOST_INT_EN_SIGNED  0

/* Register UCCP_CORE_MTX_INT_ENABLE (REGSYSREG) */
#define SYS_UCCP_CORE_MTX_INT_ENABLE     0x0044
#define ABS_SYS_UCCP_CORE_MTX_INT_ENABLE 0xA4000444UL

#define SYS_UCCP_CORE_MTX_INT_EN_MASK    0x80000000UL
#define SYS_UCCP_CORE_MTX_INT_EN_WIDTH   1
#define SYS_UCCP_CORE_MTX_INT_EN_SHIFT   31
#define SYS_UCCP_CORE_MTX_INT_EN_SIGNED  0

/* Register UCCP_CORE_DBG_UCC_GPIO_IN (REGSYSREG) */
#define SYS_UCCP_CORE_DBG_UCC_GPIO_IN         0x0058
#define ABS_SYS_UCCP_CORE_DBG_UCC_GPIO_IN     0xA4000458UL

#define SYS_UCCP_CORE_DBG_UCC_GPIO_IN_MASK    0x00000003UL
#define SYS_UCCP_CORE_DBG_UCC_GPIO_IN_WIDTH   2
#define SYS_UCCP_CORE_DBG_UCC_GPIO_IN_SHIFT   0
#define SYS_UCCP_CORE_DBG_UCC_GPIO_IN_SIGNED  0

#define SYS_UCCP_CORE_DBG_UCC2_GPIO_IN_MASK   0x0000000CUL
#define SYS_UCCP_CORE_DBG_UCC2_GPIO_IN_WIDTH  2
#define SYS_UCCP_CORE_DBG_UCC2_GPIO_IN_SHIFT  2
#define SYS_UCCP_CORE_DBG_UCC2_GPIO_IN_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC3_GPIO_IN_MASK   0x00000030UL
#define SYS_UCCP_CORE_DBG_UCC3_GPIO_IN_WIDTH  2
#define SYS_UCCP_CORE_DBG_UCC3_GPIO_IN_SHIFT  4
#define SYS_UCCP_CORE_DBG_UCC3_GPIO_IN_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC4_GPIO_IN_MASK   0x000000C0UL
#define SYS_UCCP_CORE_DBG_UCC4_GPIO_IN_WIDTH  2
#define SYS_UCCP_CORE_DBG_UCC4_GPIO_IN_SHIFT  6
#define SYS_UCCP_CORE_DBG_UCC4_GPIO_IN_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC5_GPIO_IN_MASK   0x00000300UL
#define SYS_UCCP_CORE_DBG_UCC5_GPIO_IN_WIDTH  2
#define SYS_UCCP_CORE_DBG_UCC5_GPIO_IN_SHIFT  8
#define SYS_UCCP_CORE_DBG_UCC5_GPIO_IN_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC6_GPIO_IN_MASK   0x00000C00UL
#define SYS_UCCP_CORE_DBG_UCC6_GPIO_IN_WIDTH  2
#define SYS_UCCP_CORE_DBG_UCC6_GPIO_IN_SHIFT  10
#define SYS_UCCP_CORE_DBG_UCC6_GPIO_IN_SIGNED 0

/* Register UCCP_CORE_DBG_UCC_GPIO_OUT (REGSYSREG) */
#define SYS_UCCP_CORE_DBG_UCC_GPIO_OUT         0x005C
#define ABS_SYS_UCCP_CORE_DBG_UCC_GPIO_OUT     0xA400045CUL

#define SYS_UCCP_CORE_DBG_UCC_GPIO_OUT_MASK    0x00000003UL
#define SYS_UCCP_CORE_DBG_UCC_GPIO_OUT_WIDTH   2
#define SYS_UCCP_CORE_DBG_UCC_GPIO_OUT_SHIFT   0
#define SYS_UCCP_CORE_DBG_UCC_GPIO_OUT_SIGNED  0

#define SYS_UCCP_CORE_DBG_UCC2_GPIO_OUT_MASK   0x0000000CUL
#define SYS_UCCP_CORE_DBG_UCC2_GPIO_OUT_WIDTH  2
#define SYS_UCCP_CORE_DBG_UCC2_GPIO_OUT_SHIFT  2
#define SYS_UCCP_CORE_DBG_UCC2_GPIO_OUT_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC3_GPIO_OUT_MASK   0x00000030UL
#define SYS_UCCP_CORE_DBG_UCC3_GPIO_OUT_WIDTH  2
#define SYS_UCCP_CORE_DBG_UCC3_GPIO_OUT_SHIFT  4
#define SYS_UCCP_CORE_DBG_UCC3_GPIO_OUT_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC4_GPIO_OUT_MASK   0x000000C0UL
#define SYS_UCCP_CORE_DBG_UCC4_GPIO_OUT_WIDTH  2
#define SYS_UCCP_CORE_DBG_UCC4_GPIO_OUT_SHIFT  6
#define SYS_UCCP_CORE_DBG_UCC4_GPIO_OUT_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC5_GPIO_OUT_MASK   0x00000300UL
#define SYS_UCCP_CORE_DBG_UCC5_GPIO_OUT_WIDTH  2
#define SYS_UCCP_CORE_DBG_UCC5_GPIO_OUT_SHIFT  8
#define SYS_UCCP_CORE_DBG_UCC5_GPIO_OUT_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC6_GPIO_OUT_MASK   0x00000C00UL
#define SYS_UCCP_CORE_DBG_UCC6_GPIO_OUT_WIDTH  2
#define SYS_UCCP_CORE_DBG_UCC6_GPIO_OUT_SHIFT  10
#define SYS_UCCP_CORE_DBG_UCC6_GPIO_OUT_SIGNED 0

/* Register UCCP_CORE_INT_ENAB2 (REGSYSREG) */
#define SYS_UCCP_CORE_INT_ENAB2                   0x0064
#define ABS_SYS_UCCP_CORE_INT_ENAB2               0xA4000464UL

#define SYS_UCCP_CORE_HOST4_INT_IRQ_ENAB_MASK     0x00000004UL
#define SYS_UCCP_CORE_HOST4_INT_IRQ_ENAB_WIDTH    1
#define SYS_UCCP_CORE_HOST4_INT_IRQ_ENAB_SHIFT    2
#define SYS_UCCP_CORE_HOST4_INT_IRQ_ENAB_SIGNED   0

#define SYS_UCCP_CORE_MTX4_INT_IRQ_ENAB_MASK      0x00000008UL
#define SYS_UCCP_CORE_MTX4_INT_IRQ_ENAB_WIDTH     1
#define SYS_UCCP_CORE_MTX4_INT_IRQ_ENAB_SHIFT     3
#define SYS_UCCP_CORE_MTX4_INT_IRQ_ENAB_SIGNED    0

#define SYS_UCCP_CORE_EFS_MCU2_IRQ_ENAB_MASK      0x00000010UL
#define SYS_UCCP_CORE_EFS_MCU2_IRQ_ENAB_WIDTH     1
#define SYS_UCCP_CORE_EFS_MCU2_IRQ_ENAB_SHIFT     4
#define SYS_UCCP_CORE_EFS_MCU2_IRQ_ENAB_SIGNED    0

#define SYS_UCCP_CORE_MCP2_IRQ_ENAB_MASK          0x00000020UL
#define SYS_UCCP_CORE_MCP2_IRQ_ENAB_WIDTH         1
#define SYS_UCCP_CORE_MCP2_IRQ_ENAB_SHIFT         5
#define SYS_UCCP_CORE_MCP2_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_MCP3_IRQ_ENAB_MASK          0x00000040UL
#define SYS_UCCP_CORE_MCP3_IRQ_ENAB_WIDTH         1
#define SYS_UCCP_CORE_MCP3_IRQ_ENAB_SHIFT         6
#define SYS_UCCP_CORE_MCP3_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_MCP4_IRQ_ENAB_MASK          0x00000080UL
#define SYS_UCCP_CORE_MCP4_IRQ_ENAB_WIDTH         1
#define SYS_UCCP_CORE_MCP4_IRQ_ENAB_SHIFT         7
#define SYS_UCCP_CORE_MCP4_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_MCU2_IRQ_ENAB_MASK          0x00000100UL
#define SYS_UCCP_CORE_MCU2_IRQ_ENAB_WIDTH         1
#define SYS_UCCP_CORE_MCU2_IRQ_ENAB_SHIFT         8
#define SYS_UCCP_CORE_MCU2_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_EFS_MCU_IRQ_ENAB_MASK       0x00000200UL
#define SYS_UCCP_CORE_EFS_MCU_IRQ_ENAB_WIDTH      1
#define SYS_UCCP_CORE_EFS_MCU_IRQ_ENAB_SHIFT      9
#define SYS_UCCP_CORE_EFS_MCU_IRQ_ENAB_SIGNED     0

#define SYS_UCCP_CORE_RPU_LOGGING_IRQ_ENAB_MASK   0x00000400UL
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ_ENAB_WIDTH  1
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ_ENAB_SHIFT  10
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ_ENAB_SIGNED 0

#define SYS_UCCP_CORE_SCP5_IRQ_ENAB_MASK          0x00000800UL
#define SYS_UCCP_CORE_SCP5_IRQ_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP5_IRQ_ENAB_SHIFT         11
#define SYS_UCCP_CORE_SCP5_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP6_IRQ_ENAB_MASK          0x00001000UL
#define SYS_UCCP_CORE_SCP6_IRQ_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP6_IRQ_ENAB_SHIFT         12
#define SYS_UCCP_CORE_SCP6_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP7_IRQ_ENAB_MASK          0x00002000UL
#define SYS_UCCP_CORE_SCP7_IRQ_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP7_IRQ_ENAB_SHIFT         13
#define SYS_UCCP_CORE_SCP7_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP8_IRQ_ENAB_MASK          0x00004000UL
#define SYS_UCCP_CORE_SCP8_IRQ_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP8_IRQ_ENAB_SHIFT         14
#define SYS_UCCP_CORE_SCP8_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP9_IRQ_ENAB_MASK          0x00008000UL
#define SYS_UCCP_CORE_SCP9_IRQ_ENAB_WIDTH         1
#define SYS_UCCP_CORE_SCP9_IRQ_ENAB_SHIFT         15
#define SYS_UCCP_CORE_SCP9_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP10_IRQ_ENAB_MASK         0x00010000UL
#define SYS_UCCP_CORE_SCP10_IRQ_ENAB_WIDTH        1
#define SYS_UCCP_CORE_SCP10_IRQ_ENAB_SHIFT        16
#define SYS_UCCP_CORE_SCP10_IRQ_ENAB_SIGNED       0

#define SYS_UCCP_CORE_SCP11_IRQ_ENAB_MASK         0x00020000UL
#define SYS_UCCP_CORE_SCP11_IRQ_ENAB_WIDTH        1
#define SYS_UCCP_CORE_SCP11_IRQ_ENAB_SHIFT        17
#define SYS_UCCP_CORE_SCP11_IRQ_ENAB_SIGNED       0

#define SYS_UCCP_CORE_SCP12_IRQ_ENAB_MASK         0x00040000UL
#define SYS_UCCP_CORE_SCP12_IRQ_ENAB_WIDTH        1
#define SYS_UCCP_CORE_SCP12_IRQ_ENAB_SHIFT        18
#define SYS_UCCP_CORE_SCP12_IRQ_ENAB_SIGNED       0

#define SYS_UCCP_CORE_WATCHDOG_IRQ_ENAB_MASK      0x00080000UL
#define SYS_UCCP_CORE_WATCHDOG_IRQ_ENAB_WIDTH     1
#define SYS_UCCP_CORE_WATCHDOG_IRQ_ENAB_SHIFT     19
#define SYS_UCCP_CORE_WATCHDOG_IRQ_ENAB_SIGNED    0

#define SYS_UCCP_CORE_WATCHDOG2_IRQ_ENAB_MASK     0x00100000UL
#define SYS_UCCP_CORE_WATCHDOG2_IRQ_ENAB_WIDTH    1
#define SYS_UCCP_CORE_WATCHDOG2_IRQ_ENAB_SHIFT    20
#define SYS_UCCP_CORE_WATCHDOG2_IRQ_ENAB_SIGNED   0

/* Register UCCP_CORE_INT_DIAG2 (REGSYSREG) */
#define SYS_UCCP_CORE_INT_DIAG2                   0x0068
#define ABS_SYS_UCCP_CORE_INT_DIAG2               0xA4000468UL

#define SYS_UCCP_CORE_HOST4_INT_IRQ_DIAG_MASK     0x00000004UL
#define SYS_UCCP_CORE_HOST4_INT_IRQ_DIAG_WIDTH    1
#define SYS_UCCP_CORE_HOST4_INT_IRQ_DIAG_SHIFT    2
#define SYS_UCCP_CORE_HOST4_INT_IRQ_DIAG_SIGNED   0

#define SYS_UCCP_CORE_MTX4_INT_IRQ_DIAG_MASK      0x00000008UL
#define SYS_UCCP_CORE_MTX4_INT_IRQ_DIAG_WIDTH     1
#define SYS_UCCP_CORE_MTX4_INT_IRQ_DIAG_SHIFT     3
#define SYS_UCCP_CORE_MTX4_INT_IRQ_DIAG_SIGNED    0

#define SYS_UCCP_CORE_EFS_MCU2_IRQ_DIAG_MASK      0x00000010UL
#define SYS_UCCP_CORE_EFS_MCU2_IRQ_DIAG_WIDTH     1
#define SYS_UCCP_CORE_EFS_MCU2_IRQ_DIAG_SHIFT     4
#define SYS_UCCP_CORE_EFS_MCU2_IRQ_DIAG_SIGNED    0

#define SYS_UCCP_CORE_MCP2_IRQ_DIAG_MASK          0x00000020UL
#define SYS_UCCP_CORE_MCP2_IRQ_DIAG_WIDTH         1
#define SYS_UCCP_CORE_MCP2_IRQ_DIAG_SHIFT         5
#define SYS_UCCP_CORE_MCP2_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_MCP3_IRQ_DIAG_MASK          0x00000040UL
#define SYS_UCCP_CORE_MCP3_IRQ_DIAG_WIDTH         1
#define SYS_UCCP_CORE_MCP3_IRQ_DIAG_SHIFT         6
#define SYS_UCCP_CORE_MCP3_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_MCP4_IRQ_DIAG_MASK          0x00000080UL
#define SYS_UCCP_CORE_MCP4_IRQ_DIAG_WIDTH         1
#define SYS_UCCP_CORE_MCP4_IRQ_DIAG_SHIFT         7
#define SYS_UCCP_CORE_MCP4_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_MCU2_IRQ_DIAG_MASK          0x00000100UL
#define SYS_UCCP_CORE_MCU2_IRQ_DIAG_WIDTH         1
#define SYS_UCCP_CORE_MCU2_IRQ_DIAG_SHIFT         8
#define SYS_UCCP_CORE_MCU2_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_EFS_MCU_IRQ_DIAG_MASK       0x00000200UL
#define SYS_UCCP_CORE_EFS_MCU_IRQ_DIAG_WIDTH      1
#define SYS_UCCP_CORE_EFS_MCU_IRQ_DIAG_SHIFT      9
#define SYS_UCCP_CORE_EFS_MCU_IRQ_DIAG_SIGNED     0

#define SYS_UCCP_CORE_RPU_LOGGING_IRQ_DIAG_MASK   0x00000400UL
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ_DIAG_WIDTH  1
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ_DIAG_SHIFT  10
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ_DIAG_SIGNED 0

#define SYS_UCCP_CORE_SCP5_IRQ_DIAG_MASK          0x00000800UL
#define SYS_UCCP_CORE_SCP5_IRQ_DIAG_WIDTH         1
#define SYS_UCCP_CORE_SCP5_IRQ_DIAG_SHIFT         11
#define SYS_UCCP_CORE_SCP5_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_SCP6_IRQ_DIAG_MASK          0x00001000UL
#define SYS_UCCP_CORE_SCP6_IRQ_DIAG_WIDTH         1
#define SYS_UCCP_CORE_SCP6_IRQ_DIAG_SHIFT         12
#define SYS_UCCP_CORE_SCP6_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_SCP7_IRQ_DIAG_MASK          0x00002000UL
#define SYS_UCCP_CORE_SCP7_IRQ_DIAG_WIDTH         1
#define SYS_UCCP_CORE_SCP7_IRQ_DIAG_SHIFT         13
#define SYS_UCCP_CORE_SCP7_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_SCP8_IRQ_DIAG_MASK          0x00004000UL
#define SYS_UCCP_CORE_SCP8_IRQ_DIAG_WIDTH         1
#define SYS_UCCP_CORE_SCP8_IRQ_DIAG_SHIFT         14
#define SYS_UCCP_CORE_SCP8_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_SCP9_IRQ_DIAG_MASK          0x00008000UL
#define SYS_UCCP_CORE_SCP9_IRQ_DIAG_WIDTH         1
#define SYS_UCCP_CORE_SCP9_IRQ_DIAG_SHIFT         15
#define SYS_UCCP_CORE_SCP9_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_SCP10_IRQ_DIAG_MASK         0x00010000UL
#define SYS_UCCP_CORE_SCP10_IRQ_DIAG_WIDTH        1
#define SYS_UCCP_CORE_SCP10_IRQ_DIAG_SHIFT        16
#define SYS_UCCP_CORE_SCP10_IRQ_DIAG_SIGNED       0

#define SYS_UCCP_CORE_SCP11_IRQ_DIAG_MASK         0x00020000UL
#define SYS_UCCP_CORE_SCP11_IRQ_DIAG_WIDTH        1
#define SYS_UCCP_CORE_SCP11_IRQ_DIAG_SHIFT        17
#define SYS_UCCP_CORE_SCP11_IRQ_DIAG_SIGNED       0

#define SYS_UCCP_CORE_SCP12_IRQ_DIAG_MASK         0x00040000UL
#define SYS_UCCP_CORE_SCP12_IRQ_DIAG_WIDTH        1
#define SYS_UCCP_CORE_SCP12_IRQ_DIAG_SHIFT        18
#define SYS_UCCP_CORE_SCP12_IRQ_DIAG_SIGNED       0

#define SYS_UCCP_CORE_WATCHDOG_IRQ_DIAG_MASK      0x00080000UL
#define SYS_UCCP_CORE_WATCHDOG_IRQ_DIAG_WIDTH     1
#define SYS_UCCP_CORE_WATCHDOG_IRQ_DIAG_SHIFT     19
#define SYS_UCCP_CORE_WATCHDOG_IRQ_DIAG_SIGNED    0

#define SYS_UCCP_CORE_WATCHDOG2_IRQ_DIAG_MASK     0x00100000UL
#define SYS_UCCP_CORE_WATCHDOG2_IRQ_DIAG_WIDTH    1
#define SYS_UCCP_CORE_WATCHDOG2_IRQ_DIAG_SHIFT    20
#define SYS_UCCP_CORE_WATCHDOG2_IRQ_DIAG_SIGNED   0

/* Register UCCP_CORE_INT_TEST2 (REGSYSREG) */
#define SYS_UCCP_CORE_INT_TEST2                   0x006C
#define ABS_SYS_UCCP_CORE_INT_TEST2               0xA400046CUL

#define SYS_UCCP_CORE_HOST4_INT_IRQ_TEST_MASK     0x00000004UL
#define SYS_UCCP_CORE_HOST4_INT_IRQ_TEST_WIDTH    1
#define SYS_UCCP_CORE_HOST4_INT_IRQ_TEST_SHIFT    2
#define SYS_UCCP_CORE_HOST4_INT_IRQ_TEST_SIGNED   0

#define SYS_UCCP_CORE_MTX4_INT_IRQ_TEST_MASK      0x00000008UL
#define SYS_UCCP_CORE_MTX4_INT_IRQ_TEST_WIDTH     1
#define SYS_UCCP_CORE_MTX4_INT_IRQ_TEST_SHIFT     3
#define SYS_UCCP_CORE_MTX4_INT_IRQ_TEST_SIGNED    0

#define SYS_UCCP_CORE_EFS_MCU2_IRQ_TEST_MASK      0x00000010UL
#define SYS_UCCP_CORE_EFS_MCU2_IRQ_TEST_WIDTH     1
#define SYS_UCCP_CORE_EFS_MCU2_IRQ_TEST_SHIFT     4
#define SYS_UCCP_CORE_EFS_MCU2_IRQ_TEST_SIGNED    0

#define SYS_UCCP_CORE_MCP2_IRQ_TEST_MASK          0x00000020UL
#define SYS_UCCP_CORE_MCP2_IRQ_TEST_WIDTH         1
#define SYS_UCCP_CORE_MCP2_IRQ_TEST_SHIFT         5
#define SYS_UCCP_CORE_MCP2_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_MCP3_IRQ_TEST_MASK          0x00000040UL
#define SYS_UCCP_CORE_MCP3_IRQ_TEST_WIDTH         1
#define SYS_UCCP_CORE_MCP3_IRQ_TEST_SHIFT         6
#define SYS_UCCP_CORE_MCP3_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_MCP4_IRQ_TEST_MASK          0x00000080UL
#define SYS_UCCP_CORE_MCP4_IRQ_TEST_WIDTH         1
#define SYS_UCCP_CORE_MCP4_IRQ_TEST_SHIFT         7
#define SYS_UCCP_CORE_MCP4_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_MCU2_IRQ_TEST_MASK          0x00000100UL
#define SYS_UCCP_CORE_MCU2_IRQ_TEST_WIDTH         1
#define SYS_UCCP_CORE_MCU2_IRQ_TEST_SHIFT         8
#define SYS_UCCP_CORE_MCU2_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_EFS_MCU_IRQ_TEST_MASK       0x00000200UL
#define SYS_UCCP_CORE_EFS_MCU_IRQ_TEST_WIDTH      1
#define SYS_UCCP_CORE_EFS_MCU_IRQ_TEST_SHIFT      9
#define SYS_UCCP_CORE_EFS_MCU_IRQ_TEST_SIGNED     0

#define SYS_UCCP_CORE_RPU_LOGGING_IRQ_TEST_MASK   0x00000400UL
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ_TEST_WIDTH  1
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ_TEST_SHIFT  10
#define SYS_UCCP_CORE_RPU_LOGGING_IRQ_TEST_SIGNED 0

#define SYS_UCCP_CORE_SCP5_IRQ_TEST_MASK          0x00000800UL
#define SYS_UCCP_CORE_SCP5_IRQ_TEST_WIDTH         1
#define SYS_UCCP_CORE_SCP5_IRQ_TEST_SHIFT         11
#define SYS_UCCP_CORE_SCP5_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_SCP6_IRQ_TEST_MASK          0x00001000UL
#define SYS_UCCP_CORE_SCP6_IRQ_TEST_WIDTH         1
#define SYS_UCCP_CORE_SCP6_IRQ_TEST_SHIFT         12
#define SYS_UCCP_CORE_SCP6_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_SCP7_IRQ_TEST_MASK          0x00002000UL
#define SYS_UCCP_CORE_SCP7_IRQ_TEST_WIDTH         1
#define SYS_UCCP_CORE_SCP7_IRQ_TEST_SHIFT         13
#define SYS_UCCP_CORE_SCP7_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_SCP8_IRQ_TEST_MASK          0x00004000UL
#define SYS_UCCP_CORE_SCP8_IRQ_TEST_WIDTH         1
#define SYS_UCCP_CORE_SCP8_IRQ_TEST_SHIFT         14
#define SYS_UCCP_CORE_SCP8_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_SCP9_IRQ_TEST_MASK          0x00008000UL
#define SYS_UCCP_CORE_SCP9_IRQ_TEST_WIDTH         1
#define SYS_UCCP_CORE_SCP9_IRQ_TEST_SHIFT         15
#define SYS_UCCP_CORE_SCP9_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_SCP10_IRQ_TEST_MASK         0x00010000UL
#define SYS_UCCP_CORE_SCP10_IRQ_TEST_WIDTH        1
#define SYS_UCCP_CORE_SCP10_IRQ_TEST_SHIFT        16
#define SYS_UCCP_CORE_SCP10_IRQ_TEST_SIGNED       0

#define SYS_UCCP_CORE_SCP11_IRQ_TEST_MASK         0x00020000UL
#define SYS_UCCP_CORE_SCP11_IRQ_TEST_WIDTH        1
#define SYS_UCCP_CORE_SCP11_IRQ_TEST_SHIFT        17
#define SYS_UCCP_CORE_SCP11_IRQ_TEST_SIGNED       0

#define SYS_UCCP_CORE_SCP12_IRQ_TEST_MASK         0x00040000UL
#define SYS_UCCP_CORE_SCP12_IRQ_TEST_WIDTH        1
#define SYS_UCCP_CORE_SCP12_IRQ_TEST_SHIFT        18
#define SYS_UCCP_CORE_SCP12_IRQ_TEST_SIGNED       0

#define SYS_UCCP_CORE_WATCHDOG_IRQ_TEST_MASK      0x00080000UL
#define SYS_UCCP_CORE_WATCHDOG_IRQ_TEST_WIDTH     1
#define SYS_UCCP_CORE_WATCHDOG_IRQ_TEST_SHIFT     19
#define SYS_UCCP_CORE_WATCHDOG_IRQ_TEST_SIGNED    0

#define SYS_UCCP_CORE_WATCHDOG2_IRQ_TEST_MASK     0x00100000UL
#define SYS_UCCP_CORE_WATCHDOG2_IRQ_TEST_WIDTH    1
#define SYS_UCCP_CORE_WATCHDOG2_IRQ_TEST_SHIFT    20
#define SYS_UCCP_CORE_WATCHDOG2_IRQ_TEST_SIGNED   0

/* Register UCCP_CORE_CORE_ID (REGSYSREG) */
#define SYS_UCCP_CORE_CORE_ID                 0x0070
#define ABS_SYS_UCCP_CORE_CORE_ID             0xA4000470UL

#define SYS_UCCP_CORE_CONFIGURATION_ID_MASK   0x0000FFFFUL
#define SYS_UCCP_CORE_CONFIGURATION_ID_WIDTH  16
#define SYS_UCCP_CORE_CONFIGURATION_ID_SHIFT  0
#define SYS_UCCP_CORE_CONFIGURATION_ID_SIGNED 0

#define SYS_UCCP_CORE_CORE_ID_MASK            0x00FF0000UL
#define SYS_UCCP_CORE_CORE_ID_WIDTH           8
#define SYS_UCCP_CORE_CORE_ID_SHIFT           16
#define SYS_UCCP_CORE_CORE_ID_SIGNED          0

#define SYS_UCCP_CORE_GROUP_ID_MASK           0xFF000000UL
#define SYS_UCCP_CORE_GROUP_ID_WIDTH          8
#define SYS_UCCP_CORE_GROUP_ID_SHIFT          24
#define SYS_UCCP_CORE_GROUP_ID_SIGNED         0

/* Register UCCP_CORE_CORE_REV (REGSYSREG) */
#define SYS_UCCP_CORE_CORE_REV               0x0078
#define ABS_SYS_UCCP_CORE_CORE_REV           0xA4000478UL

#define SYS_UCCP_CORE_MAINTENANCE_REV_MASK   0x000000FFUL
#define SYS_UCCP_CORE_MAINTENANCE_REV_WIDTH  8
#define SYS_UCCP_CORE_MAINTENANCE_REV_SHIFT  0
#define SYS_UCCP_CORE_MAINTENANCE_REV_SIGNED 0

#define SYS_UCCP_CORE_MINOR_REV_MASK         0x0000FF00UL
#define SYS_UCCP_CORE_MINOR_REV_WIDTH        8
#define SYS_UCCP_CORE_MINOR_REV_SHIFT        8
#define SYS_UCCP_CORE_MINOR_REV_SIGNED       0

#define SYS_UCCP_CORE_MAJOR_REV_MASK         0x00FF0000UL
#define SYS_UCCP_CORE_MAJOR_REV_WIDTH        8
#define SYS_UCCP_CORE_MAJOR_REV_SHIFT        16
#define SYS_UCCP_CORE_MAJOR_REV_SIGNED       0

#define SYS_UCCP_CORE_DESIGNER_REV_MASK      0xFF000000UL
#define SYS_UCCP_CORE_DESIGNER_REV_WIDTH     8
#define SYS_UCCP_CORE_DESIGNER_REV_SHIFT     24
#define SYS_UCCP_CORE_DESIGNER_REV_SIGNED    0

/* Register UCCP_CORE_HOST2_TO_MTX2_CMD (REGSYSREG) */
#define SYS_UCCP_CORE_HOST2_TO_MTX2_CMD     0x0080
#define ABS_SYS_UCCP_CORE_HOST2_TO_MTX2_CMD 0xA4000480UL

#define SYS_UCCP_CORE_HOST2_DATA_MASK       0x7FFFFFFFUL
#define SYS_UCCP_CORE_HOST2_DATA_WIDTH      31
#define SYS_UCCP_CORE_HOST2_DATA_SHIFT      0
#define SYS_UCCP_CORE_HOST2_DATA_SIGNED     0

#define SYS_UCCP_CORE_HOST2_INT_MASK        0x80000000UL
#define SYS_UCCP_CORE_HOST2_INT_WIDTH       1
#define SYS_UCCP_CORE_HOST2_INT_SHIFT       31
#define SYS_UCCP_CORE_HOST2_INT_SIGNED      0

/* Register UCCP_CORE_MTX2_TO_HOST2_CMD (REGSYSREG) */
#define SYS_UCCP_CORE_MTX2_TO_HOST2_CMD     0x0084
#define ABS_SYS_UCCP_CORE_MTX2_TO_HOST2_CMD 0xA4000484UL

#define SYS_UCCP_CORE_MTX2_DATA_MASK        0x7FFFFFFFUL
#define SYS_UCCP_CORE_MTX2_DATA_WIDTH       31
#define SYS_UCCP_CORE_MTX2_DATA_SHIFT       0
#define SYS_UCCP_CORE_MTX2_DATA_SIGNED      0

#define SYS_UCCP_CORE_MTX2_INT_MASK         0x80000000UL
#define SYS_UCCP_CORE_MTX2_INT_WIDTH        1
#define SYS_UCCP_CORE_MTX2_INT_SHIFT        31
#define SYS_UCCP_CORE_MTX2_INT_SIGNED       0

/* Register UCCP_CORE_HOST2_TO_MTX2_ACK (REGSYSREG) */
#define SYS_UCCP_CORE_HOST2_TO_MTX2_ACK     0x0088
#define ABS_SYS_UCCP_CORE_HOST2_TO_MTX2_ACK 0xA4000488UL

#define SYS_UCCP_CORE_MTX2_INT_CLR_MASK     0x80000000UL
#define SYS_UCCP_CORE_MTX2_INT_CLR_WIDTH    1
#define SYS_UCCP_CORE_MTX2_INT_CLR_SHIFT    31
#define SYS_UCCP_CORE_MTX2_INT_CLR_SIGNED   0

/* Register UCCP_CORE_MTX2_TO_HOST2_ACK (REGSYSREG) */
#define SYS_UCCP_CORE_MTX2_TO_HOST2_ACK     0x008C
#define ABS_SYS_UCCP_CORE_MTX2_TO_HOST2_ACK 0xA400048CUL

#define SYS_UCCP_CORE_HOST2_INT_CLR_MASK    0x80000000UL
#define SYS_UCCP_CORE_HOST2_INT_CLR_WIDTH   1
#define SYS_UCCP_CORE_HOST2_INT_CLR_SHIFT   31
#define SYS_UCCP_CORE_HOST2_INT_CLR_SIGNED  0

/* Register UCCP_CORE_HOST2_INT_ENABLE (REGSYSREG) */
#define SYS_UCCP_CORE_HOST2_INT_ENABLE     0x0090
#define ABS_SYS_UCCP_CORE_HOST2_INT_ENABLE 0xA4000490UL

#define SYS_UCCP_CORE_HOST2_INT_EN_MASK    0x80000000UL
#define SYS_UCCP_CORE_HOST2_INT_EN_WIDTH   1
#define SYS_UCCP_CORE_HOST2_INT_EN_SHIFT   31
#define SYS_UCCP_CORE_HOST2_INT_EN_SIGNED  0

/* Register UCCP_CORE_MTX2_INT_ENABLE (REGSYSREG) */
#define SYS_UCCP_CORE_MTX2_INT_ENABLE     0x0094
#define ABS_SYS_UCCP_CORE_MTX2_INT_ENABLE 0xA4000494UL

#define SYS_UCCP_CORE_MTX2_INT_EN_MASK    0x80000000UL
#define SYS_UCCP_CORE_MTX2_INT_EN_WIDTH   1
#define SYS_UCCP_CORE_MTX2_INT_EN_SHIFT   31
#define SYS_UCCP_CORE_MTX2_INT_EN_SIGNED  0

/* Register UCCP_CORE_HOST3_TO_MTX3_CMD (REGSYSREG) */
#define SYS_UCCP_CORE_HOST3_TO_MTX3_CMD     0x00A0
#define ABS_SYS_UCCP_CORE_HOST3_TO_MTX3_CMD 0xA40004A0UL

#define SYS_UCCP_CORE_HOST3_DATA_MASK       0x7FFFFFFFUL
#define SYS_UCCP_CORE_HOST3_DATA_WIDTH      31
#define SYS_UCCP_CORE_HOST3_DATA_SHIFT      0
#define SYS_UCCP_CORE_HOST3_DATA_SIGNED     0

#define SYS_UCCP_CORE_HOST3_INT_MASK        0x80000000UL
#define SYS_UCCP_CORE_HOST3_INT_WIDTH       1
#define SYS_UCCP_CORE_HOST3_INT_SHIFT       31
#define SYS_UCCP_CORE_HOST3_INT_SIGNED      0

/* Register UCCP_CORE_MTX3_TO_HOST3_CMD (REGSYSREG) */
#define SYS_UCCP_CORE_MTX3_TO_HOST3_CMD     0x00A4
#define ABS_SYS_UCCP_CORE_MTX3_TO_HOST3_CMD 0xA40004A4UL

#define SYS_UCCP_CORE_MTX3_DATA_MASK        0x7FFFFFFFUL
#define SYS_UCCP_CORE_MTX3_DATA_WIDTH       31
#define SYS_UCCP_CORE_MTX3_DATA_SHIFT       0
#define SYS_UCCP_CORE_MTX3_DATA_SIGNED      0

#define SYS_UCCP_CORE_MTX3_INT_MASK         0x80000000UL
#define SYS_UCCP_CORE_MTX3_INT_WIDTH        1
#define SYS_UCCP_CORE_MTX3_INT_SHIFT        31
#define SYS_UCCP_CORE_MTX3_INT_SIGNED       0

/* Register UCCP_CORE_HOST3_TO_MTX3_ACK (REGSYSREG) */
#define SYS_UCCP_CORE_HOST3_TO_MTX3_ACK     0x00A8
#define ABS_SYS_UCCP_CORE_HOST3_TO_MTX3_ACK 0xA40004A8UL

#define SYS_UCCP_CORE_MTX3_INT_CLR_MASK     0x80000000UL
#define SYS_UCCP_CORE_MTX3_INT_CLR_WIDTH    1
#define SYS_UCCP_CORE_MTX3_INT_CLR_SHIFT    31
#define SYS_UCCP_CORE_MTX3_INT_CLR_SIGNED   0

/* Register UCCP_CORE_MTX3_TO_HOST3_ACK (REGSYSREG) */
#define SYS_UCCP_CORE_MTX3_TO_HOST3_ACK     0x00AC
#define ABS_SYS_UCCP_CORE_MTX3_TO_HOST3_ACK 0xA40004ACUL

#define SYS_UCCP_CORE_HOST3_INT_CLR_MASK    0x80000000UL
#define SYS_UCCP_CORE_HOST3_INT_CLR_WIDTH   1
#define SYS_UCCP_CORE_HOST3_INT_CLR_SHIFT   31
#define SYS_UCCP_CORE_HOST3_INT_CLR_SIGNED  0

/* Register UCCP_CORE_HOST3_INT_ENABLE (REGSYSREG) */
#define SYS_UCCP_CORE_HOST3_INT_ENABLE     0x00B0
#define ABS_SYS_UCCP_CORE_HOST3_INT_ENABLE 0xA40004B0UL

#define SYS_UCCP_CORE_HOST3_INT_EN_MASK    0x80000000UL
#define SYS_UCCP_CORE_HOST3_INT_EN_WIDTH   1
#define SYS_UCCP_CORE_HOST3_INT_EN_SHIFT   31
#define SYS_UCCP_CORE_HOST3_INT_EN_SIGNED  0

/* Register UCCP_CORE_MTX3_INT_ENABLE (REGSYSREG) */
#define SYS_UCCP_CORE_MTX3_INT_ENABLE     0x00B4
#define ABS_SYS_UCCP_CORE_MTX3_INT_ENABLE 0xA40004B4UL

#define SYS_UCCP_CORE_MTX3_INT_EN_MASK    0x80000000UL
#define SYS_UCCP_CORE_MTX3_INT_EN_WIDTH   1
#define SYS_UCCP_CORE_MTX3_INT_EN_SHIFT   31
#define SYS_UCCP_CORE_MTX3_INT_EN_SIGNED  0

/* Register UCCP_CORE_HOST4_TO_MTX4_CMD (REGSYSREG) */
#define SYS_UCCP_CORE_HOST4_TO_MTX4_CMD     0x00C0
#define ABS_SYS_UCCP_CORE_HOST4_TO_MTX4_CMD 0xA40004C0UL

#define SYS_UCCP_CORE_HOST4_DATA_MASK       0x7FFFFFFFUL
#define SYS_UCCP_CORE_HOST4_DATA_WIDTH      31
#define SYS_UCCP_CORE_HOST4_DATA_SHIFT      0
#define SYS_UCCP_CORE_HOST4_DATA_SIGNED     0

#define SYS_UCCP_CORE_HOST4_INT_MASK        0x80000000UL
#define SYS_UCCP_CORE_HOST4_INT_WIDTH       1
#define SYS_UCCP_CORE_HOST4_INT_SHIFT       31
#define SYS_UCCP_CORE_HOST4_INT_SIGNED      0

/* Register UCCP_CORE_MTX4_TO_HOST4_CMD (REGSYSREG) */
#define SYS_UCCP_CORE_MTX4_TO_HOST4_CMD     0x00C4
#define ABS_SYS_UCCP_CORE_MTX4_TO_HOST4_CMD 0xA40004C4UL

#define SYS_UCCP_CORE_MTX4_DATA_MASK        0x7FFFFFFFUL
#define SYS_UCCP_CORE_MTX4_DATA_WIDTH       31
#define SYS_UCCP_CORE_MTX4_DATA_SHIFT       0
#define SYS_UCCP_CORE_MTX4_DATA_SIGNED      0

#define SYS_UCCP_CORE_MTX4_INT_MASK         0x80000000UL
#define SYS_UCCP_CORE_MTX4_INT_WIDTH        1
#define SYS_UCCP_CORE_MTX4_INT_SHIFT        31
#define SYS_UCCP_CORE_MTX4_INT_SIGNED       0

/* Register UCCP_CORE_HOST4_TO_MTX4_ACK (REGSYSREG) */
#define SYS_UCCP_CORE_HOST4_TO_MTX4_ACK     0x00C8
#define ABS_SYS_UCCP_CORE_HOST4_TO_MTX4_ACK 0xA40004C8UL

#define SYS_UCCP_CORE_MTX4_INT_CLR_MASK     0x80000000UL
#define SYS_UCCP_CORE_MTX4_INT_CLR_WIDTH    1
#define SYS_UCCP_CORE_MTX4_INT_CLR_SHIFT    31
#define SYS_UCCP_CORE_MTX4_INT_CLR_SIGNED   0

/* Register UCCP_CORE_MTX4_TO_HOST4_ACK (REGSYSREG) */
#define SYS_UCCP_CORE_MTX4_TO_HOST4_ACK     0x00CC
#define ABS_SYS_UCCP_CORE_MTX4_TO_HOST4_ACK 0xA40004CCUL

#define SYS_UCCP_CORE_HOST4_INT_CLR_MASK    0x80000000UL
#define SYS_UCCP_CORE_HOST4_INT_CLR_WIDTH   1
#define SYS_UCCP_CORE_HOST4_INT_CLR_SHIFT   31
#define SYS_UCCP_CORE_HOST4_INT_CLR_SIGNED  0

/* Register UCCP_CORE_HOST4_INT_ENABLE (REGSYSREG) */
#define SYS_UCCP_CORE_HOST4_INT_ENABLE     0x00D0
#define ABS_SYS_UCCP_CORE_HOST4_INT_ENABLE 0xA40004D0UL

#define SYS_UCCP_CORE_HOST4_INT_EN_MASK    0x80000000UL
#define SYS_UCCP_CORE_HOST4_INT_EN_WIDTH   1
#define SYS_UCCP_CORE_HOST4_INT_EN_SHIFT   31
#define SYS_UCCP_CORE_HOST4_INT_EN_SIGNED  0

/* Register UCCP_CORE_MTX4_INT_ENABLE (REGSYSREG) */
#define SYS_UCCP_CORE_MTX4_INT_ENABLE     0x00D4
#define ABS_SYS_UCCP_CORE_MTX4_INT_ENABLE 0xA40004D4UL

#define SYS_UCCP_CORE_MTX4_INT_EN_MASK    0x80000000UL
#define SYS_UCCP_CORE_MTX4_INT_EN_WIDTH   1
#define SYS_UCCP_CORE_MTX4_INT_EN_SHIFT   31
#define SYS_UCCP_CORE_MTX4_INT_EN_SIGNED  0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS0 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS0             0x0000
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS0         0xA4000600UL

#define SYS_UCCP_SOC_FAB_META0_MEM_ADDR_MSBS_MASK   0x00007FFFUL
#define SYS_UCCP_SOC_FAB_META0_MEM_ADDR_MSBS_WIDTH  15
#define SYS_UCCP_SOC_FAB_META0_MEM_ADDR_MSBS_SHIFT  0
#define SYS_UCCP_SOC_FAB_META0_MEM_ADDR_MSBS_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS1 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS1             0x0004
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS1         0xA4000604UL

#define SYS_UCCP_SOC_FAB_META1_MEM_ADDR_MSBS_MASK   0x00007FFFUL
#define SYS_UCCP_SOC_FAB_META1_MEM_ADDR_MSBS_WIDTH  15
#define SYS_UCCP_SOC_FAB_META1_MEM_ADDR_MSBS_SHIFT  0
#define SYS_UCCP_SOC_FAB_META1_MEM_ADDR_MSBS_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS2             0x0008
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS2         0xA4000608UL

#define SYS_UCCP_SOC_FAB_META2_MEM_ADDR_MSBS_MASK   0x00007FFFUL
#define SYS_UCCP_SOC_FAB_META2_MEM_ADDR_MSBS_WIDTH  15
#define SYS_UCCP_SOC_FAB_META2_MEM_ADDR_MSBS_SHIFT  0
#define SYS_UCCP_SOC_FAB_META2_MEM_ADDR_MSBS_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS3 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS3             0x000C
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS3         0xA400060CUL

#define SYS_UCCP_SOC_FAB_META3_MEM_ADDR_MSBS_MASK   0x00007FFFUL
#define SYS_UCCP_SOC_FAB_META3_MEM_ADDR_MSBS_WIDTH  15
#define SYS_UCCP_SOC_FAB_META3_MEM_ADDR_MSBS_SHIFT  0
#define SYS_UCCP_SOC_FAB_META3_MEM_ADDR_MSBS_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS4 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS4            0x0010
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS4        0xA4000610UL

#define SYS_UCCP_SOC_FAB_HOST_MEM_ADDR_MSBS_MASK   0x00007FFFUL
#define SYS_UCCP_SOC_FAB_HOST_MEM_ADDR_MSBS_WIDTH  15
#define SYS_UCCP_SOC_FAB_HOST_MEM_ADDR_MSBS_SHIFT  0
#define SYS_UCCP_SOC_FAB_HOST_MEM_ADDR_MSBS_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS5 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS5              0x0014
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS5          0xA4000614UL

#define SYS_UCCP_SOC_FAB_PHYWAY_MEM_ADDR_MSBS_MASK   0x0007FFFFUL
#define SYS_UCCP_SOC_FAB_PHYWAY_MEM_ADDR_MSBS_WIDTH  19
#define SYS_UCCP_SOC_FAB_PHYWAY_MEM_ADDR_MSBS_SHIFT  0
#define SYS_UCCP_SOC_FAB_PHYWAY_MEM_ADDR_MSBS_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS6 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS6                0x0018
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS6            0xA4000618UL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MEM_ADDR_MSBS_MASK   0x00007FFFUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MEM_ADDR_MSBS_WIDTH  15
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MEM_ADDR_MSBS_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MEM_ADDR_MSBS_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS7 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS7           0x001C
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS7       0xA400061CUL

#define SYS_UCCP_SOC_FAB_ECU_MEM_ADDR_MSBS_MASK   0x00007FFFUL
#define SYS_UCCP_SOC_FAB_ECU_MEM_ADDR_MSBS_WIDTH  15
#define SYS_UCCP_SOC_FAB_ECU_MEM_ADDR_MSBS_SHIFT  0
#define SYS_UCCP_SOC_FAB_ECU_MEM_ADDR_MSBS_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT0 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT0             0x0020
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT0         0xA4000620UL

#define SYS_UCCP_SOC_FAB_META0_MEM_ADDR_MSBS_EXT_MASK   0x00FFFFFFUL
#define SYS_UCCP_SOC_FAB_META0_MEM_ADDR_MSBS_EXT_WIDTH  24
#define SYS_UCCP_SOC_FAB_META0_MEM_ADDR_MSBS_EXT_SHIFT  0
#define SYS_UCCP_SOC_FAB_META0_MEM_ADDR_MSBS_EXT_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT1 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT1             0x0024
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT1         0xA4000624UL

#define SYS_UCCP_SOC_FAB_META1_MEM_ADDR_MSBS_EXT_MASK   0x00FFFFFFUL
#define SYS_UCCP_SOC_FAB_META1_MEM_ADDR_MSBS_EXT_WIDTH  24
#define SYS_UCCP_SOC_FAB_META1_MEM_ADDR_MSBS_EXT_SHIFT  0
#define SYS_UCCP_SOC_FAB_META1_MEM_ADDR_MSBS_EXT_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT2             0x0028
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT2         0xA4000628UL

#define SYS_UCCP_SOC_FAB_META2_MEM_ADDR_MSBS_EXT_MASK   0x00FFFFFFUL
#define SYS_UCCP_SOC_FAB_META2_MEM_ADDR_MSBS_EXT_WIDTH  24
#define SYS_UCCP_SOC_FAB_META2_MEM_ADDR_MSBS_EXT_SHIFT  0
#define SYS_UCCP_SOC_FAB_META2_MEM_ADDR_MSBS_EXT_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT3 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT3             0x002C
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT3         0xA400062CUL

#define SYS_UCCP_SOC_FAB_META3_MEM_ADDR_MSBS_EXT_MASK   0x00FFFFFFUL
#define SYS_UCCP_SOC_FAB_META3_MEM_ADDR_MSBS_EXT_WIDTH  24
#define SYS_UCCP_SOC_FAB_META3_MEM_ADDR_MSBS_EXT_SHIFT  0
#define SYS_UCCP_SOC_FAB_META3_MEM_ADDR_MSBS_EXT_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT4 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT4            0x0030
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT4        0xA4000630UL

#define SYS_UCCP_SOC_FAB_HOST_MEM_ADDR_MSBS_EXT_MASK   0x00FFFFFFUL
#define SYS_UCCP_SOC_FAB_HOST_MEM_ADDR_MSBS_EXT_WIDTH  24
#define SYS_UCCP_SOC_FAB_HOST_MEM_ADDR_MSBS_EXT_SHIFT  0
#define SYS_UCCP_SOC_FAB_HOST_MEM_ADDR_MSBS_EXT_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT5 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT5              0x0034
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT5          0xA4000634UL

#define SYS_UCCP_SOC_FAB_PHYWAY_MEM_ADDR_MSBS_EXT_MASK   0x00FFFFFFUL
#define SYS_UCCP_SOC_FAB_PHYWAY_MEM_ADDR_MSBS_EXT_WIDTH  24
#define SYS_UCCP_SOC_FAB_PHYWAY_MEM_ADDR_MSBS_EXT_SHIFT  0
#define SYS_UCCP_SOC_FAB_PHYWAY_MEM_ADDR_MSBS_EXT_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT6 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT6                0x0038
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT6            0xA4000638UL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MEM_ADDR_MSBS_EXT_MASK   0x00FFFFFFUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MEM_ADDR_MSBS_EXT_WIDTH  24
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MEM_ADDR_MSBS_EXT_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MEM_ADDR_MSBS_EXT_SIGNED 0

/* Register UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT7 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT7           0x003C
#define ABS_SYS_UCCP_SOC_FAB_MEM_ADDR_MSBS_EXT7       0xA400063CUL

#define SYS_UCCP_SOC_FAB_ECU_MEM_ADDR_MSBS_EXT_MASK   0x00FFFFFFUL
#define SYS_UCCP_SOC_FAB_ECU_MEM_ADDR_MSBS_EXT_WIDTH  24
#define SYS_UCCP_SOC_FAB_ECU_MEM_ADDR_MSBS_EXT_SHIFT  0
#define SYS_UCCP_SOC_FAB_ECU_MEM_ADDR_MSBS_EXT_SIGNED 0

/* Register UCCP_SOC_FAB_TOUT_CTRL (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_TOUT_CTRL             0x0040
#define ABS_SYS_UCCP_SOC_FAB_TOUT_CTRL         0xA4000640UL

#define SYS_UCCP_SOC_FAB_SYS_RD_TIMEOUT_MASK   0x00FFFFFFUL
#define SYS_UCCP_SOC_FAB_SYS_RD_TIMEOUT_WIDTH  24
#define SYS_UCCP_SOC_FAB_SYS_RD_TIMEOUT_SHIFT  0
#define SYS_UCCP_SOC_FAB_SYS_RD_TIMEOUT_SIGNED 0

#define SYS_UCCP_SOC_FAB_SYS_RD_TOUT_EN_MASK   0x20000000UL
#define SYS_UCCP_SOC_FAB_SYS_RD_TOUT_EN_WIDTH  1
#define SYS_UCCP_SOC_FAB_SYS_RD_TOUT_EN_SHIFT  29
#define SYS_UCCP_SOC_FAB_SYS_RD_TOUT_EN_SIGNED 0

/* Register UCCP_SOC_FAB_NO_EXTRAM_REORDERING (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_NO_EXTRAM_REORDERING        0x0044
#define ABS_SYS_UCCP_SOC_FAB_NO_EXTRAM_REORDERING    0xA4000644UL

#define SYS_UCCP_SOC_FAB_NO_EXTRAM_REORDERING_MASK   0x00000001UL
#define SYS_UCCP_SOC_FAB_NO_EXTRAM_REORDERING_WIDTH  1
#define SYS_UCCP_SOC_FAB_NO_EXTRAM_REORDERING_SHIFT  0
#define SYS_UCCP_SOC_FAB_NO_EXTRAM_REORDERING_SIGNED 0

/* Register UCCP_SOC_FAB_MST_READ_TOUT_STATUS (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_READ_TOUT_STATUS                 0x0080
#define ABS_SYS_UCCP_SOC_FAB_MST_READ_TOUT_STATUS             0xA4000680UL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_TOUT_STATUS_MASK   0x0000003FUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_TOUT_STATUS_WIDTH  6
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_TOUT_STATUS_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_TOUT_STATUS_SIGNED 0

#define SYS_UCCP_SOC_FAB_HOST_MST_READ_TOUT_STATUS_MASK       0x00000100UL
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_TOUT_STATUS_WIDTH      1
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_TOUT_STATUS_SHIFT      8
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_TOUT_STATUS_SIGNED     0

#define SYS_UCCP_SOC_FAB_MCU_MST_READ_TOUT_STATUS_MASK        0x0000F000UL
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_TOUT_STATUS_WIDTH       4
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_TOUT_STATUS_SHIFT       12
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_TOUT_STATUS_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_TOUT_STATUS_MASK     0x00100000UL
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_TOUT_STATUS_WIDTH    1
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_TOUT_STATUS_SHIFT    20
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_TOUT_STATUS_SIGNED   0

#define SYS_UCCP_SOC_FAB_ECU_MST_READ_TOUT_STATUS_MASK        0x01000000UL
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_TOUT_STATUS_WIDTH       1
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_TOUT_STATUS_SHIFT       24
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_TOUT_STATUS_SIGNED      0

/* Register UCCP_SOC_FAB_MST_READ_TOUT_STATUS2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_READ_TOUT_STATUS2                0x0084
#define ABS_SYS_UCCP_SOC_FAB_MST_READ_TOUT_STATUS2            0xA4000684UL

#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_TOUT_STATUS_MASK    0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_TOUT_STATUS_WIDTH   1
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_TOUT_STATUS_SHIFT   0
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_TOUT_STATUS_SIGNED  0

#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_TOUT_STATUS_MASK   0x00000002UL
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_TOUT_STATUS_WIDTH  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_TOUT_STATUS_SHIFT  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_TOUT_STATUS_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_MST_READ_TOUT_STATUS_MASK        0x000003F0UL
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_TOUT_STATUS_WIDTH       6
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_TOUT_STATUS_SHIFT       4
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_TOUT_STATUS_SIGNED      0

/* Register UCCP_SOC_FAB_MST_READ_TOUT_ENABLE (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_READ_TOUT_ENABLE                 0x008C
#define ABS_SYS_UCCP_SOC_FAB_MST_READ_TOUT_ENABLE             0xA400068CUL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_TOUT_ENABLE_MASK   0x0000003FUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_TOUT_ENABLE_WIDTH  6
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_TOUT_ENABLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_TOUT_ENABLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_HOST_MST_READ_TOUT_ENABLE_MASK       0x00000100UL
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_TOUT_ENABLE_WIDTH      1
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_TOUT_ENABLE_SHIFT      8
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_TOUT_ENABLE_SIGNED     0

#define SYS_UCCP_SOC_FAB_MCU_MST_READ_TOUT_ENABLE_MASK        0x0000F000UL
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_TOUT_ENABLE_WIDTH       4
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_TOUT_ENABLE_SHIFT       12
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_TOUT_ENABLE_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_TOUT_ENABLE_MASK     0x00100000UL
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_TOUT_ENABLE_WIDTH    1
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_TOUT_ENABLE_SHIFT    20
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_TOUT_ENABLE_SIGNED   0

#define SYS_UCCP_SOC_FAB_ECU_MST_READ_TOUT_ENABLE_MASK        0x01000000UL
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_TOUT_ENABLE_WIDTH       1
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_TOUT_ENABLE_SHIFT       24
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_TOUT_ENABLE_SIGNED      0

/* Register UCCP_SOC_FAB_MST_READ_TOUT_ENABLE2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_READ_TOUT_ENABLE2                0x0090
#define ABS_SYS_UCCP_SOC_FAB_MST_READ_TOUT_ENABLE2            0xA4000690UL

#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_TOUT_ENABLE_MASK    0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_TOUT_ENABLE_WIDTH   1
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_TOUT_ENABLE_SHIFT   0
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_TOUT_ENABLE_SIGNED  0

#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_TOUT_ENABLE_MASK   0x00000002UL
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_TOUT_ENABLE_WIDTH  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_TOUT_ENABLE_SHIFT  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_TOUT_ENABLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_MST_READ_TOUT_ENABLE_MASK        0x000003F0UL
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_TOUT_ENABLE_WIDTH       6
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_TOUT_ENABLE_SHIFT       4
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_TOUT_ENABLE_SIGNED      0

/* Register UCCP_SOC_FAB_MST_READ_TOUT_CLEAR (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_READ_TOUT_CLEAR                 0x0098
#define ABS_SYS_UCCP_SOC_FAB_MST_READ_TOUT_CLEAR             0xA4000698UL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_TOUT_CLEAR_MASK   0x0000003FUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_TOUT_CLEAR_WIDTH  6
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_TOUT_CLEAR_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_TOUT_CLEAR_SIGNED 0

#define SYS_UCCP_SOC_FAB_HOST_MST_READ_TOUT_CLEAR_MASK       0x00000100UL
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_TOUT_CLEAR_WIDTH      1
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_TOUT_CLEAR_SHIFT      8
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_TOUT_CLEAR_SIGNED     0

#define SYS_UCCP_SOC_FAB_MCU_MST_READ_TOUT_CLEAR_MASK        0x0000F000UL
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_TOUT_CLEAR_WIDTH       4
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_TOUT_CLEAR_SHIFT       12
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_TOUT_CLEAR_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_TOUT_CLEAR_MASK     0x00100000UL
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_TOUT_CLEAR_WIDTH    1
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_TOUT_CLEAR_SHIFT    20
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_TOUT_CLEAR_SIGNED   0

#define SYS_UCCP_SOC_FAB_ECU_MST_READ_TOUT_CLEAR_MASK        0x01000000UL
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_TOUT_CLEAR_WIDTH       1
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_TOUT_CLEAR_SHIFT       24
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_TOUT_CLEAR_SIGNED      0

/* Register UCCP_SOC_FAB_MST_READ_TOUT_CLEAR2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_READ_TOUT_CLEAR2                0x009C
#define ABS_SYS_UCCP_SOC_FAB_MST_READ_TOUT_CLEAR2            0xA400069CUL

#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_TOUT_CLEAR_MASK    0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_TOUT_CLEAR_WIDTH   1
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_TOUT_CLEAR_SHIFT   0
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_TOUT_CLEAR_SIGNED  0

#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_TOUT_CLEAR_MASK   0x00000002UL
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_TOUT_CLEAR_WIDTH  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_TOUT_CLEAR_SHIFT  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_TOUT_CLEAR_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_MST_READ_TOUT_CLEAR_MASK        0x000003F0UL
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_TOUT_CLEAR_WIDTH       6
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_TOUT_CLEAR_SHIFT       4
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_TOUT_CLEAR_SIGNED      0

/* Register UCCP_SOC_FAB_MST_RESP_TOUT_STATUS (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_RESP_TOUT_STATUS                 0x00A4
#define ABS_SYS_UCCP_SOC_FAB_MST_RESP_TOUT_STATUS             0xA40006A4UL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_TOUT_STATUS_MASK   0x0000003FUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_TOUT_STATUS_WIDTH  6
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_TOUT_STATUS_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_TOUT_STATUS_SIGNED 0

#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_TOUT_STATUS_MASK       0x00000100UL
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_TOUT_STATUS_WIDTH      1
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_TOUT_STATUS_SHIFT      8
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_TOUT_STATUS_SIGNED     0

#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_TOUT_STATUS_MASK        0x0000F000UL
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_TOUT_STATUS_WIDTH       4
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_TOUT_STATUS_SHIFT       12
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_TOUT_STATUS_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_TOUT_STATUS_MASK     0x00100000UL
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_TOUT_STATUS_WIDTH    1
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_TOUT_STATUS_SHIFT    20
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_TOUT_STATUS_SIGNED   0

#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_TOUT_STATUS_MASK        0x01000000UL
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_TOUT_STATUS_WIDTH       1
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_TOUT_STATUS_SHIFT       24
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_TOUT_STATUS_SIGNED      0

/* Register UCCP_SOC_FAB_MST_RESP_TOUT_STATUS2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_RESP_TOUT_STATUS2                0x00A8
#define ABS_SYS_UCCP_SOC_FAB_MST_RESP_TOUT_STATUS2            0xA40006A8UL

#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_TOUT_STATUS_MASK    0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_TOUT_STATUS_WIDTH   1
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_TOUT_STATUS_SHIFT   0
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_TOUT_STATUS_SIGNED  0

#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_TOUT_STATUS_MASK   0x00000002UL
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_TOUT_STATUS_WIDTH  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_TOUT_STATUS_SHIFT  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_TOUT_STATUS_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_TOUT_STATUS_MASK        0x000003F0UL
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_TOUT_STATUS_WIDTH       6
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_TOUT_STATUS_SHIFT       4
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_TOUT_STATUS_SIGNED      0

/* Register UCCP_SOC_FAB_MST_RESP_TOUT_ENABLE (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_RESP_TOUT_ENABLE                 0x00B0
#define ABS_SYS_UCCP_SOC_FAB_MST_RESP_TOUT_ENABLE             0xA40006B0UL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_TOUT_ENABLE_MASK   0x0000003FUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_TOUT_ENABLE_WIDTH  6
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_TOUT_ENABLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_TOUT_ENABLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_TOUT_ENABLE_MASK       0x00000100UL
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_TOUT_ENABLE_WIDTH      1
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_TOUT_ENABLE_SHIFT      8
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_TOUT_ENABLE_SIGNED     0

#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_TOUT_ENABLE_MASK        0x0000F000UL
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_TOUT_ENABLE_WIDTH       4
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_TOUT_ENABLE_SHIFT       12
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_TOUT_ENABLE_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_TOUT_ENABLE_MASK     0x00100000UL
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_TOUT_ENABLE_WIDTH    1
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_TOUT_ENABLE_SHIFT    20
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_TOUT_ENABLE_SIGNED   0

#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_TOUT_ENABLE_MASK        0x01000000UL
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_TOUT_ENABLE_WIDTH       1
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_TOUT_ENABLE_SHIFT       24
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_TOUT_ENABLE_SIGNED      0

/* Register UCCP_SOC_FAB_MST_RESP_TOUT_ENABLE2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_RESP_TOUT_ENABLE2                0x00B4
#define ABS_SYS_UCCP_SOC_FAB_MST_RESP_TOUT_ENABLE2            0xA40006B4UL

#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_TOUT_ENABLE_MASK    0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_TOUT_ENABLE_WIDTH   1
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_TOUT_ENABLE_SHIFT   0
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_TOUT_ENABLE_SIGNED  0

#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_TOUT_ENABLE_MASK   0x00000002UL
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_TOUT_ENABLE_WIDTH  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_TOUT_ENABLE_SHIFT  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_TOUT_ENABLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_TOUT_ENABLE_MASK        0x000003F0UL
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_TOUT_ENABLE_WIDTH       6
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_TOUT_ENABLE_SHIFT       4
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_TOUT_ENABLE_SIGNED      0

/* Register UCCP_SOC_FAB_MST_RESP_TOUT_CLEAR (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_RESP_TOUT_CLEAR                 0x00BC
#define ABS_SYS_UCCP_SOC_FAB_MST_RESP_TOUT_CLEAR             0xA40006BCUL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_TOUT_CLEAR_MASK   0x0000003FUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_TOUT_CLEAR_WIDTH  6
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_TOUT_CLEAR_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_TOUT_CLEAR_SIGNED 0

#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_TOUT_CLEAR_MASK       0x00000100UL
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_TOUT_CLEAR_WIDTH      1
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_TOUT_CLEAR_SHIFT      8
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_TOUT_CLEAR_SIGNED     0

#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_TOUT_CLEAR_MASK        0x0000F000UL
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_TOUT_CLEAR_WIDTH       4
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_TOUT_CLEAR_SHIFT       12
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_TOUT_CLEAR_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_TOUT_CLEAR_MASK     0x00100000UL
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_TOUT_CLEAR_WIDTH    1
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_TOUT_CLEAR_SHIFT    20
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_TOUT_CLEAR_SIGNED   0

#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_TOUT_CLEAR_MASK        0x01000000UL
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_TOUT_CLEAR_WIDTH       1
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_TOUT_CLEAR_SHIFT       24
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_TOUT_CLEAR_SIGNED      0

/* Register UCCP_SOC_FAB_MST_RESP_TOUT_CLEAR2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_RESP_TOUT_CLEAR2                0x00C0
#define ABS_SYS_UCCP_SOC_FAB_MST_RESP_TOUT_CLEAR2            0xA40006C0UL

#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_TOUT_CLEAR_MASK    0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_TOUT_CLEAR_WIDTH   1
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_TOUT_CLEAR_SHIFT   0
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_TOUT_CLEAR_SIGNED  0

#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_TOUT_CLEAR_MASK   0x00000002UL
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_TOUT_CLEAR_WIDTH  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_TOUT_CLEAR_SHIFT  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_TOUT_CLEAR_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_TOUT_CLEAR_MASK        0x000003F0UL
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_TOUT_CLEAR_WIDTH       6
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_TOUT_CLEAR_SHIFT       4
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_TOUT_CLEAR_SIGNED      0

/* Register UCCP_SOC_FAB_MST_READ_UNMAPPED_STATUS (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_READ_UNMAPPED_STATUS                 0x00C8
#define ABS_SYS_UCCP_SOC_FAB_MST_READ_UNMAPPED_STATUS             0xA40006C8UL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_UNMAPPED_STATUS_MASK   0x0000003FUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_UNMAPPED_STATUS_WIDTH  6
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_UNMAPPED_STATUS_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_UNMAPPED_STATUS_SIGNED 0

#define SYS_UCCP_SOC_FAB_HOST_MST_READ_UNMAPPED_STATUS_MASK       0x00000100UL
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_UNMAPPED_STATUS_WIDTH      1
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_UNMAPPED_STATUS_SHIFT      8
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_UNMAPPED_STATUS_SIGNED     0

#define SYS_UCCP_SOC_FAB_MCU_MST_READ_UNMAPPED_STATUS_MASK        0x0000F000UL
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_UNMAPPED_STATUS_WIDTH       4
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_UNMAPPED_STATUS_SHIFT       12
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_UNMAPPED_STATUS_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_UNMAPPED_STATUS_MASK     0x00100000UL
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_UNMAPPED_STATUS_WIDTH    1
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_UNMAPPED_STATUS_SHIFT    20
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_UNMAPPED_STATUS_SIGNED   0

#define SYS_UCCP_SOC_FAB_ECU_MST_READ_UNMAPPED_STATUS_MASK        0x01000000UL
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_UNMAPPED_STATUS_WIDTH       1
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_UNMAPPED_STATUS_SHIFT       24
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_UNMAPPED_STATUS_SIGNED      0

/* Register UCCP_SOC_FAB_MST_READ_UNMAPPED_STATUS2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_READ_UNMAPPED_STATUS2                0x00CC
#define ABS_SYS_UCCP_SOC_FAB_MST_READ_UNMAPPED_STATUS2            0xA40006CCUL

#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_UNMAPPED_STATUS_MASK    0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_UNMAPPED_STATUS_WIDTH   1
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_UNMAPPED_STATUS_SHIFT   0
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_UNMAPPED_STATUS_SIGNED  0

#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_UNMAPPED_STATUS_MASK   0x00000002UL
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_UNMAPPED_STATUS_WIDTH  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_UNMAPPED_STATUS_SHIFT  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_UNMAPPED_STATUS_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_MST_READ_UNMAPPED_STATUS_MASK        0x000003F0UL
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_UNMAPPED_STATUS_WIDTH       6
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_UNMAPPED_STATUS_SHIFT       4
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_UNMAPPED_STATUS_SIGNED      0

/* Register UCCP_SOC_FAB_MST_READ_UNMAPPED_ENABLE (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_READ_UNMAPPED_ENABLE                 0x00D4
#define ABS_SYS_UCCP_SOC_FAB_MST_READ_UNMAPPED_ENABLE             0xA40006D4UL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_UNMAPPED_ENABLE_MASK   0x0000003FUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_UNMAPPED_ENABLE_WIDTH  6
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_UNMAPPED_ENABLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_UNMAPPED_ENABLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_HOST_MST_READ_UNMAPPED_ENABLE_MASK       0x00000100UL
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_UNMAPPED_ENABLE_WIDTH      1
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_UNMAPPED_ENABLE_SHIFT      8
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_UNMAPPED_ENABLE_SIGNED     0

#define SYS_UCCP_SOC_FAB_MCU_MST_READ_UNMAPPED_ENABLE_MASK        0x0000F000UL
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_UNMAPPED_ENABLE_WIDTH       4
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_UNMAPPED_ENABLE_SHIFT       12
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_UNMAPPED_ENABLE_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_UNMAPPED_ENABLE_MASK     0x00100000UL
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_UNMAPPED_ENABLE_WIDTH    1
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_UNMAPPED_ENABLE_SHIFT    20
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_UNMAPPED_ENABLE_SIGNED   0

#define SYS_UCCP_SOC_FAB_ECU_MST_READ_UNMAPPED_ENABLE_MASK        0x01000000UL
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_UNMAPPED_ENABLE_WIDTH       1
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_UNMAPPED_ENABLE_SHIFT       24
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_UNMAPPED_ENABLE_SIGNED      0

/* Register UCCP_SOC_FAB_MST_READ_UNMAPPED_ENABLE2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_READ_UNMAPPED_ENABLE2                0x00D8
#define ABS_SYS_UCCP_SOC_FAB_MST_READ_UNMAPPED_ENABLE2            0xA40006D8UL

#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_UNMAPPED_ENABLE_MASK    0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_UNMAPPED_ENABLE_WIDTH   1
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_UNMAPPED_ENABLE_SHIFT   0
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_UNMAPPED_ENABLE_SIGNED  0

#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_UNMAPPED_ENABLE_MASK   0x00000002UL
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_UNMAPPED_ENABLE_WIDTH  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_UNMAPPED_ENABLE_SHIFT  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_UNMAPPED_ENABLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_MST_READ_UNMAPPED_ENABLE_MASK        0x000003F0UL
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_UNMAPPED_ENABLE_WIDTH       6
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_UNMAPPED_ENABLE_SHIFT       4
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_UNMAPPED_ENABLE_SIGNED      0

/* Register UCCP_SOC_FAB_MST_READ_UNMAPPED_CLEAR (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_READ_UNMAPPED_CLEAR                 0x00E0
#define ABS_SYS_UCCP_SOC_FAB_MST_READ_UNMAPPED_CLEAR             0xA40006E0UL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_UNMAPPED_CLEAR_MASK   0x0000003FUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_UNMAPPED_CLEAR_WIDTH  6
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_UNMAPPED_CLEAR_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_UNMAPPED_CLEAR_SIGNED 0

#define SYS_UCCP_SOC_FAB_HOST_MST_READ_UNMAPPED_CLEAR_MASK       0x00000100UL
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_UNMAPPED_CLEAR_WIDTH      1
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_UNMAPPED_CLEAR_SHIFT      8
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_UNMAPPED_CLEAR_SIGNED     0

#define SYS_UCCP_SOC_FAB_MCU_MST_READ_UNMAPPED_CLEAR_MASK        0x0000F000UL
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_UNMAPPED_CLEAR_WIDTH       4
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_UNMAPPED_CLEAR_SHIFT       12
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_UNMAPPED_CLEAR_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_UNMAPPED_CLEAR_MASK     0x00100000UL
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_UNMAPPED_CLEAR_WIDTH    1
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_UNMAPPED_CLEAR_SHIFT    20
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_UNMAPPED_CLEAR_SIGNED   0

#define SYS_UCCP_SOC_FAB_ECU_MST_READ_UNMAPPED_CLEAR_MASK        0x01000000UL
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_UNMAPPED_CLEAR_WIDTH       1
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_UNMAPPED_CLEAR_SHIFT       24
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_UNMAPPED_CLEAR_SIGNED      0

/* Register UCCP_SOC_FAB_MST_READ_UNMAPPED_CLEAR2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_READ_UNMAPPED_CLEAR2                0x00E4
#define ABS_SYS_UCCP_SOC_FAB_MST_READ_UNMAPPED_CLEAR2            0xA40006E4UL

#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_UNMAPPED_CLEAR_MASK    0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_UNMAPPED_CLEAR_WIDTH   1
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_UNMAPPED_CLEAR_SHIFT   0
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_UNMAPPED_CLEAR_SIGNED  0

#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_UNMAPPED_CLEAR_MASK   0x00000002UL
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_UNMAPPED_CLEAR_WIDTH  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_UNMAPPED_CLEAR_SHIFT  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_UNMAPPED_CLEAR_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_MST_READ_UNMAPPED_CLEAR_MASK        0x000003F0UL
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_UNMAPPED_CLEAR_WIDTH       6
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_UNMAPPED_CLEAR_SHIFT       4
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_UNMAPPED_CLEAR_SIGNED      0

/* Register UCCP_SOC_FAB_MST_RESP_UNMAPPED_STATUS (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_RESP_UNMAPPED_STATUS                 0x00EC
#define ABS_SYS_UCCP_SOC_FAB_MST_RESP_UNMAPPED_STATUS             0xA40006ECUL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_UNMAPPED_STATUS_MASK   0x0000003FUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_UNMAPPED_STATUS_WIDTH  6
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_UNMAPPED_STATUS_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_UNMAPPED_STATUS_SIGNED 0

#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_UNMAPPED_STATUS_MASK       0x00000100UL
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_UNMAPPED_STATUS_WIDTH      1
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_UNMAPPED_STATUS_SHIFT      8
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_UNMAPPED_STATUS_SIGNED     0

#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_UNMAPPED_STATUS_MASK        0x0000F000UL
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_UNMAPPED_STATUS_WIDTH       4
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_UNMAPPED_STATUS_SHIFT       12
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_UNMAPPED_STATUS_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_UNMAPPED_STATUS_MASK     0x00100000UL
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_UNMAPPED_STATUS_WIDTH    1
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_UNMAPPED_STATUS_SHIFT    20
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_UNMAPPED_STATUS_SIGNED   0

#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_UNMAPPED_STATUS_MASK        0x01000000UL
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_UNMAPPED_STATUS_WIDTH       1
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_UNMAPPED_STATUS_SHIFT       24
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_UNMAPPED_STATUS_SIGNED      0

/* Register UCCP_SOC_FAB_MST_RESP_UNMAPPED_STATUS2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_RESP_UNMAPPED_STATUS2                0x00F0
#define ABS_SYS_UCCP_SOC_FAB_MST_RESP_UNMAPPED_STATUS2            0xA40006F0UL

#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_UNMAPPED_STATUS_MASK    0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_UNMAPPED_STATUS_WIDTH   1
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_UNMAPPED_STATUS_SHIFT   0
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_UNMAPPED_STATUS_SIGNED  0

#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_UNMAPPED_STATUS_MASK   0x00000002UL
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_UNMAPPED_STATUS_WIDTH  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_UNMAPPED_STATUS_SHIFT  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_UNMAPPED_STATUS_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_UNMAPPED_STATUS_MASK        0x000003F0UL
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_UNMAPPED_STATUS_WIDTH       6
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_UNMAPPED_STATUS_SHIFT       4
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_UNMAPPED_STATUS_SIGNED      0

/* Register UCCP_SOC_FAB_MST_RESP_UNMAPPED_ENABLE (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_RESP_UNMAPPED_ENABLE                 0x00F8
#define ABS_SYS_UCCP_SOC_FAB_MST_RESP_UNMAPPED_ENABLE             0xA40006F8UL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_UNMAPPED_ENABLE_MASK   0x0000003FUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_UNMAPPED_ENABLE_WIDTH  6
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_UNMAPPED_ENABLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_UNMAPPED_ENABLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_UNMAPPED_ENABLE_MASK       0x00000100UL
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_UNMAPPED_ENABLE_WIDTH      1
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_UNMAPPED_ENABLE_SHIFT      8
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_UNMAPPED_ENABLE_SIGNED     0

#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_UNMAPPED_ENABLE_MASK        0x0000F000UL
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_UNMAPPED_ENABLE_WIDTH       4
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_UNMAPPED_ENABLE_SHIFT       12
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_UNMAPPED_ENABLE_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_UNMAPPED_ENABLE_MASK     0x00100000UL
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_UNMAPPED_ENABLE_WIDTH    1
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_UNMAPPED_ENABLE_SHIFT    20
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_UNMAPPED_ENABLE_SIGNED   0

#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_UNMAPPED_ENABLE_MASK        0x01000000UL
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_UNMAPPED_ENABLE_WIDTH       1
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_UNMAPPED_ENABLE_SHIFT       24
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_UNMAPPED_ENABLE_SIGNED      0

/* Register UCCP_SOC_FAB_MST_RESP_UNMAPPED_ENABLE2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_RESP_UNMAPPED_ENABLE2                0x00FC
#define ABS_SYS_UCCP_SOC_FAB_MST_RESP_UNMAPPED_ENABLE2            0xA40006FCUL

#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_UNMAPPED_ENABLE_MASK    0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_UNMAPPED_ENABLE_WIDTH   1
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_UNMAPPED_ENABLE_SHIFT   0
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_UNMAPPED_ENABLE_SIGNED  0

#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_UNMAPPED_ENABLE_MASK   0x00000002UL
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_UNMAPPED_ENABLE_WIDTH  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_UNMAPPED_ENABLE_SHIFT  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_UNMAPPED_ENABLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_UNMAPPED_ENABLE_MASK        0x000003F0UL
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_UNMAPPED_ENABLE_WIDTH       6
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_UNMAPPED_ENABLE_SHIFT       4
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_UNMAPPED_ENABLE_SIGNED      0

/* Register UCCP_SOC_FAB_MST_RESP_UNMAPPED_CLEAR (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_RESP_UNMAPPED_CLEAR                 0x0104
#define ABS_SYS_UCCP_SOC_FAB_MST_RESP_UNMAPPED_CLEAR             0xA4000704UL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_UNMAPPED_CLEAR_MASK   0x0000003FUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_UNMAPPED_CLEAR_WIDTH  6
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_UNMAPPED_CLEAR_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_UNMAPPED_CLEAR_SIGNED 0

#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_UNMAPPED_CLEAR_MASK       0x00000100UL
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_UNMAPPED_CLEAR_WIDTH      1
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_UNMAPPED_CLEAR_SHIFT      8
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_UNMAPPED_CLEAR_SIGNED     0

#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_UNMAPPED_CLEAR_MASK        0x0000F000UL
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_UNMAPPED_CLEAR_WIDTH       4
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_UNMAPPED_CLEAR_SHIFT       12
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_UNMAPPED_CLEAR_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_UNMAPPED_CLEAR_MASK     0x00100000UL
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_UNMAPPED_CLEAR_WIDTH    1
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_UNMAPPED_CLEAR_SHIFT    20
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_UNMAPPED_CLEAR_SIGNED   0

#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_UNMAPPED_CLEAR_MASK        0x01000000UL
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_UNMAPPED_CLEAR_WIDTH       1
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_UNMAPPED_CLEAR_SHIFT       24
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_UNMAPPED_CLEAR_SIGNED      0

/* Register UCCP_SOC_FAB_MST_RESP_UNMAPPED_CLEAR2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_RESP_UNMAPPED_CLEAR2                0x0108
#define ABS_SYS_UCCP_SOC_FAB_MST_RESP_UNMAPPED_CLEAR2            0xA4000708UL

#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_UNMAPPED_CLEAR_MASK    0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_UNMAPPED_CLEAR_WIDTH   1
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_UNMAPPED_CLEAR_SHIFT   0
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_UNMAPPED_CLEAR_SIGNED  0

#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_UNMAPPED_CLEAR_MASK   0x00000002UL
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_UNMAPPED_CLEAR_WIDTH  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_UNMAPPED_CLEAR_SHIFT  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_UNMAPPED_CLEAR_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_UNMAPPED_CLEAR_MASK        0x000003F0UL
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_UNMAPPED_CLEAR_WIDTH       6
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_UNMAPPED_CLEAR_SHIFT       4
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_UNMAPPED_CLEAR_SIGNED      0

/* Register UCCP_SOC_FAB_MST_READ_IDLE (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_READ_IDLE                 0x0110
#define ABS_SYS_UCCP_SOC_FAB_MST_READ_IDLE             0xA4000710UL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_IDLE_MASK   0x0000003FUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_IDLE_WIDTH  6
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_IDLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_READ_IDLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_HOST_MST_READ_IDLE_MASK       0x00000100UL
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_IDLE_WIDTH      1
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_IDLE_SHIFT      8
#define SYS_UCCP_SOC_FAB_HOST_MST_READ_IDLE_SIGNED     0

#define SYS_UCCP_SOC_FAB_MCU_MST_READ_IDLE_MASK        0x0000F000UL
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_IDLE_WIDTH       4
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_IDLE_SHIFT       12
#define SYS_UCCP_SOC_FAB_MCU_MST_READ_IDLE_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_IDLE_MASK     0x00100000UL
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_IDLE_WIDTH    1
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_IDLE_SHIFT    20
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_READ_IDLE_SIGNED   0

#define SYS_UCCP_SOC_FAB_ECU_MST_READ_IDLE_MASK        0x01000000UL
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_IDLE_WIDTH       1
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_IDLE_SHIFT       24
#define SYS_UCCP_SOC_FAB_ECU_MST_READ_IDLE_SIGNED      0

/* Register UCCP_SOC_FAB_MST_READ_IDLE2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_READ_IDLE2                0x0114
#define ABS_SYS_UCCP_SOC_FAB_MST_READ_IDLE2            0xA4000714UL

#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_IDLE_MASK    0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_IDLE_WIDTH   1
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_IDLE_SHIFT   0
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_READ_IDLE_SIGNED  0

#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_IDLE_MASK   0x00000002UL
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_IDLE_WIDTH  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_IDLE_SHIFT  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_READ_IDLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_MST_READ_IDLE_MASK        0x000003F0UL
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_IDLE_WIDTH       6
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_IDLE_SHIFT       4
#define SYS_UCCP_SOC_FAB_MCP_MST_READ_IDLE_SIGNED      0

/* Register UCCP_SOC_FAB_MST_RESP_IDLE (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_RESP_IDLE                 0x011C
#define ABS_SYS_UCCP_SOC_FAB_MST_RESP_IDLE             0xA400071CUL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_IDLE_MASK   0x0000003FUL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_IDLE_WIDTH  6
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_IDLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_MST_RESP_IDLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_IDLE_MASK       0x00000100UL
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_IDLE_WIDTH      1
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_IDLE_SHIFT      8
#define SYS_UCCP_SOC_FAB_HOST_MST_RESP_IDLE_SIGNED     0

#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_IDLE_MASK        0x0000F000UL
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_IDLE_WIDTH       4
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_IDLE_SHIFT       12
#define SYS_UCCP_SOC_FAB_MCU_MST_RESP_IDLE_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_IDLE_MASK     0x00100000UL
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_IDLE_WIDTH    1
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_IDLE_SHIFT    20
#define SYS_UCCP_SOC_FAB_PHYWAY_MST_RESP_IDLE_SIGNED   0

#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_IDLE_MASK        0x01000000UL
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_IDLE_WIDTH       1
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_IDLE_SHIFT       24
#define SYS_UCCP_SOC_FAB_ECU_MST_RESP_IDLE_SIGNED      0

/* Register UCCP_SOC_FAB_MST_RESP_IDLE2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MST_RESP_IDLE2                0x0120
#define ABS_SYS_UCCP_SOC_FAB_MST_RESP_IDLE2            0xA4000720UL

#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_IDLE_MASK    0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_IDLE_WIDTH   1
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_IDLE_SHIFT   0
#define SYS_UCCP_SOC_FAB_EDC_EXT_MST_RESP_IDLE_SIGNED  0

#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_IDLE_MASK   0x00000002UL
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_IDLE_WIDTH  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_IDLE_SHIFT  1
#define SYS_UCCP_SOC_FAB_EDC_PBUS_MST_RESP_IDLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_IDLE_MASK        0x000003F0UL
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_IDLE_WIDTH       6
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_IDLE_SHIFT       4
#define SYS_UCCP_SOC_FAB_MCP_MST_RESP_IDLE_SIGNED      0

/* Register UCCP_SOC_FAB_SLV_READ_IDLE (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_SLV_READ_IDLE                0x0128
#define ABS_SYS_UCCP_SOC_FAB_SLV_READ_IDLE            0xA4000728UL

#define SYS_UCCP_SOC_FAB_GRAM_SLV_READ_IDLE_MASK      0x00000001UL
#define SYS_UCCP_SOC_FAB_GRAM_SLV_READ_IDLE_WIDTH     1
#define SYS_UCCP_SOC_FAB_GRAM_SLV_READ_IDLE_SHIFT     0
#define SYS_UCCP_SOC_FAB_GRAM_SLV_READ_IDLE_SIGNED    0

#define SYS_UCCP_SOC_FAB_EXTRAM_SLV_READ_IDLE_MASK    0x00000002UL
#define SYS_UCCP_SOC_FAB_EXTRAM_SLV_READ_IDLE_WIDTH   1
#define SYS_UCCP_SOC_FAB_EXTRAM_SLV_READ_IDLE_SHIFT   1
#define SYS_UCCP_SOC_FAB_EXTRAM_SLV_READ_IDLE_SIGNED  0

#define SYS_UCCP_SOC_FAB_BT_XRAM_SLV_READ_IDLE_MASK   0x00000004UL
#define SYS_UCCP_SOC_FAB_BT_XRAM_SLV_READ_IDLE_WIDTH  1
#define SYS_UCCP_SOC_FAB_BT_XRAM_SLV_READ_IDLE_SHIFT  2
#define SYS_UCCP_SOC_FAB_BT_XRAM_SLV_READ_IDLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_PBUS_SLV_READ_IDLE_MASK      0x00000008UL
#define SYS_UCCP_SOC_FAB_PBUS_SLV_READ_IDLE_WIDTH     1
#define SYS_UCCP_SOC_FAB_PBUS_SLV_READ_IDLE_SHIFT     3
#define SYS_UCCP_SOC_FAB_PBUS_SLV_READ_IDLE_SIGNED    0

#define SYS_UCCP_SOC_FAB_QM_SLV_READ_IDLE_MASK        0x00000010UL
#define SYS_UCCP_SOC_FAB_QM_SLV_READ_IDLE_WIDTH       1
#define SYS_UCCP_SOC_FAB_QM_SLV_READ_IDLE_SHIFT       4
#define SYS_UCCP_SOC_FAB_QM_SLV_READ_IDLE_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_SLV_READ_IDLE_MASK    0x00000020UL
#define SYS_UCCP_SOC_FAB_PHYWAY_SLV_READ_IDLE_WIDTH   1
#define SYS_UCCP_SOC_FAB_PHYWAY_SLV_READ_IDLE_SHIFT   5
#define SYS_UCCP_SOC_FAB_PHYWAY_SLV_READ_IDLE_SIGNED  0

#define SYS_UCCP_SOC_FAB_VIT_SLV_READ_IDLE_MASK       0x00000700UL
#define SYS_UCCP_SOC_FAB_VIT_SLV_READ_IDLE_WIDTH      3
#define SYS_UCCP_SOC_FAB_VIT_SLV_READ_IDLE_SHIFT      8
#define SYS_UCCP_SOC_FAB_VIT_SLV_READ_IDLE_SIGNED     0

#define SYS_UCCP_SOC_FAB_LDPC_SLV_READ_IDLE_MASK      0x00030000UL
#define SYS_UCCP_SOC_FAB_LDPC_SLV_READ_IDLE_WIDTH     2
#define SYS_UCCP_SOC_FAB_LDPC_SLV_READ_IDLE_SHIFT     16
#define SYS_UCCP_SOC_FAB_LDPC_SLV_READ_IDLE_SIGNED    0

/* Register UCCP_SOC_FAB_SLV_READ_IDLE2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_SLV_READ_IDLE2              0x012C
#define ABS_SYS_UCCP_SOC_FAB_SLV_READ_IDLE2          0xA400072CUL

#define SYS_UCCP_SOC_FAB_EXTSYS_SLV_READ_IDLE_MASK   0x0000000FUL
#define SYS_UCCP_SOC_FAB_EXTSYS_SLV_READ_IDLE_WIDTH  4
#define SYS_UCCP_SOC_FAB_EXTSYS_SLV_READ_IDLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_EXTSYS_SLV_READ_IDLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_SYSBUS_SLV_READ_IDLE_MASK   0x00000080UL
#define SYS_UCCP_SOC_FAB_SYSBUS_SLV_READ_IDLE_WIDTH  1
#define SYS_UCCP_SOC_FAB_SYSBUS_SLV_READ_IDLE_SHIFT  7
#define SYS_UCCP_SOC_FAB_SYSBUS_SLV_READ_IDLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_SLV_READ_IDLE_MASK      0x00003F00UL
#define SYS_UCCP_SOC_FAB_MCP_SLV_READ_IDLE_WIDTH     6
#define SYS_UCCP_SOC_FAB_MCP_SLV_READ_IDLE_SHIFT     8
#define SYS_UCCP_SOC_FAB_MCP_SLV_READ_IDLE_SIGNED    0

#define SYS_UCCP_SOC_FAB_ECU_SLV_READ_IDLE_MASK      0x00010000UL
#define SYS_UCCP_SOC_FAB_ECU_SLV_READ_IDLE_WIDTH     1
#define SYS_UCCP_SOC_FAB_ECU_SLV_READ_IDLE_SHIFT     16
#define SYS_UCCP_SOC_FAB_ECU_SLV_READ_IDLE_SIGNED    0

#define SYS_UCCP_SOC_FAB_MCU_SLV_READ_IDLE_MASK      0x03000000UL
#define SYS_UCCP_SOC_FAB_MCU_SLV_READ_IDLE_WIDTH     2
#define SYS_UCCP_SOC_FAB_MCU_SLV_READ_IDLE_SHIFT     24
#define SYS_UCCP_SOC_FAB_MCU_SLV_READ_IDLE_SIGNED    0

/* Register UCCP_SOC_FAB_SLV_RESP_IDLE (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_SLV_RESP_IDLE                0x0134
#define ABS_SYS_UCCP_SOC_FAB_SLV_RESP_IDLE            0xA4000734UL

#define SYS_UCCP_SOC_FAB_GRAM_SLV_RESP_IDLE_MASK      0x00000001UL
#define SYS_UCCP_SOC_FAB_GRAM_SLV_RESP_IDLE_WIDTH     1
#define SYS_UCCP_SOC_FAB_GRAM_SLV_RESP_IDLE_SHIFT     0
#define SYS_UCCP_SOC_FAB_GRAM_SLV_RESP_IDLE_SIGNED    0

#define SYS_UCCP_SOC_FAB_EXTRAM_SLV_RESP_IDLE_MASK    0x00000002UL
#define SYS_UCCP_SOC_FAB_EXTRAM_SLV_RESP_IDLE_WIDTH   1
#define SYS_UCCP_SOC_FAB_EXTRAM_SLV_RESP_IDLE_SHIFT   1
#define SYS_UCCP_SOC_FAB_EXTRAM_SLV_RESP_IDLE_SIGNED  0

#define SYS_UCCP_SOC_FAB_BT_XRAM_SLV_RESP_IDLE_MASK   0x00000004UL
#define SYS_UCCP_SOC_FAB_BT_XRAM_SLV_RESP_IDLE_WIDTH  1
#define SYS_UCCP_SOC_FAB_BT_XRAM_SLV_RESP_IDLE_SHIFT  2
#define SYS_UCCP_SOC_FAB_BT_XRAM_SLV_RESP_IDLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_PBUS_SLV_RESP_IDLE_MASK      0x00000008UL
#define SYS_UCCP_SOC_FAB_PBUS_SLV_RESP_IDLE_WIDTH     1
#define SYS_UCCP_SOC_FAB_PBUS_SLV_RESP_IDLE_SHIFT     3
#define SYS_UCCP_SOC_FAB_PBUS_SLV_RESP_IDLE_SIGNED    0

#define SYS_UCCP_SOC_FAB_QM_SLV_RESP_IDLE_MASK        0x00000010UL
#define SYS_UCCP_SOC_FAB_QM_SLV_RESP_IDLE_WIDTH       1
#define SYS_UCCP_SOC_FAB_QM_SLV_RESP_IDLE_SHIFT       4
#define SYS_UCCP_SOC_FAB_QM_SLV_RESP_IDLE_SIGNED      0

#define SYS_UCCP_SOC_FAB_PHYWAY_SLV_RESP_IDLE_MASK    0x00000020UL
#define SYS_UCCP_SOC_FAB_PHYWAY_SLV_RESP_IDLE_WIDTH   1
#define SYS_UCCP_SOC_FAB_PHYWAY_SLV_RESP_IDLE_SHIFT   5
#define SYS_UCCP_SOC_FAB_PHYWAY_SLV_RESP_IDLE_SIGNED  0

#define SYS_UCCP_SOC_FAB_VIT_SLV_RESP_IDLE_MASK       0x00000700UL
#define SYS_UCCP_SOC_FAB_VIT_SLV_RESP_IDLE_WIDTH      3
#define SYS_UCCP_SOC_FAB_VIT_SLV_RESP_IDLE_SHIFT      8
#define SYS_UCCP_SOC_FAB_VIT_SLV_RESP_IDLE_SIGNED     0

#define SYS_UCCP_SOC_FAB_LDPC_SLV_RESP_IDLE_MASK      0x00030000UL
#define SYS_UCCP_SOC_FAB_LDPC_SLV_RESP_IDLE_WIDTH     2
#define SYS_UCCP_SOC_FAB_LDPC_SLV_RESP_IDLE_SHIFT     16
#define SYS_UCCP_SOC_FAB_LDPC_SLV_RESP_IDLE_SIGNED    0

/* Register UCCP_SOC_FAB_SLV_RESP_IDLE2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_SLV_RESP_IDLE2              0x0138
#define ABS_SYS_UCCP_SOC_FAB_SLV_RESP_IDLE2          0xA4000738UL

#define SYS_UCCP_SOC_FAB_EXTSYS_SLV_RESP_IDLE_MASK   0x0000000FUL
#define SYS_UCCP_SOC_FAB_EXTSYS_SLV_RESP_IDLE_WIDTH  4
#define SYS_UCCP_SOC_FAB_EXTSYS_SLV_RESP_IDLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_EXTSYS_SLV_RESP_IDLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_SYSBUS_SLV_RESP_IDLE_MASK   0x00000080UL
#define SYS_UCCP_SOC_FAB_SYSBUS_SLV_RESP_IDLE_WIDTH  1
#define SYS_UCCP_SOC_FAB_SYSBUS_SLV_RESP_IDLE_SHIFT  7
#define SYS_UCCP_SOC_FAB_SYSBUS_SLV_RESP_IDLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_MCP_SLV_RESP_IDLE_MASK      0x00003F00UL
#define SYS_UCCP_SOC_FAB_MCP_SLV_RESP_IDLE_WIDTH     6
#define SYS_UCCP_SOC_FAB_MCP_SLV_RESP_IDLE_SHIFT     8
#define SYS_UCCP_SOC_FAB_MCP_SLV_RESP_IDLE_SIGNED    0

#define SYS_UCCP_SOC_FAB_ECU_SLV_RESP_IDLE_MASK      0x00010000UL
#define SYS_UCCP_SOC_FAB_ECU_SLV_RESP_IDLE_WIDTH     1
#define SYS_UCCP_SOC_FAB_ECU_SLV_RESP_IDLE_SHIFT     16
#define SYS_UCCP_SOC_FAB_ECU_SLV_RESP_IDLE_SIGNED    0

#define SYS_UCCP_SOC_FAB_MCU_SLV_RESP_IDLE_MASK      0x03000000UL
#define SYS_UCCP_SOC_FAB_MCU_SLV_RESP_IDLE_WIDTH     2
#define SYS_UCCP_SOC_FAB_MCU_SLV_RESP_IDLE_SHIFT     24
#define SYS_UCCP_SOC_FAB_MCU_SLV_RESP_IDLE_SIGNED    0

/* Register UCCP_SOC_FAB_META0 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_META0                            0x0170
#define ABS_SYS_UCCP_SOC_FAB_META0                        0xA4000770UL

#define SYS_UCCP_SOC_FAB_CR_META_BASE_LARGE_EXTRAM_MASK   0x00FFFFFFUL
#define SYS_UCCP_SOC_FAB_CR_META_BASE_LARGE_EXTRAM_WIDTH  24
#define SYS_UCCP_SOC_FAB_CR_META_BASE_LARGE_EXTRAM_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_META_BASE_LARGE_EXTRAM_SIGNED 0

/* Register UCCP_SOC_FAB_META1 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_META1                             0x0174
#define ABS_SYS_UCCP_SOC_FAB_META1                         0xA4000774UL

#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_LARGE_EXTRAM_MASK   0x003FFFFFUL
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_LARGE_EXTRAM_WIDTH  22
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_LARGE_EXTRAM_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_LARGE_EXTRAM_SIGNED 0

/* Register UCCP_SOC_FAB_META2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_META2                            0x0178
#define ABS_SYS_UCCP_SOC_FAB_META2                        0xA4000778UL

#define SYS_UCCP_SOC_FAB_CR_META_BASE_SMALL_EXTRAM_MASK   0x00FFFFFFUL
#define SYS_UCCP_SOC_FAB_CR_META_BASE_SMALL_EXTRAM_WIDTH  24
#define SYS_UCCP_SOC_FAB_CR_META_BASE_SMALL_EXTRAM_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_META_BASE_SMALL_EXTRAM_SIGNED 0

/* Register UCCP_SOC_FAB_META3 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_META3                             0x017C
#define ABS_SYS_UCCP_SOC_FAB_META3                         0xA400077CUL

#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_SMALL_EXTRAM_MASK   0x003FFFFFUL
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_SMALL_EXTRAM_WIDTH  22
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_SMALL_EXTRAM_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_SMALL_EXTRAM_SIGNED 0

/* Register UCCP_SOC_FAB_META4 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_META4                          0x0180
#define ABS_SYS_UCCP_SOC_FAB_META4                      0xA4000780UL

#define SYS_UCCP_SOC_FAB_CR_META_BASE_SMALL_GRAM_MASK   0x000FFFFFUL
#define SYS_UCCP_SOC_FAB_CR_META_BASE_SMALL_GRAM_WIDTH  20
#define SYS_UCCP_SOC_FAB_CR_META_BASE_SMALL_GRAM_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_META_BASE_SMALL_GRAM_SIGNED 0

/* Register UCCP_SOC_FAB_META5 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_META5                           0x0184
#define ABS_SYS_UCCP_SOC_FAB_META5                       0xA4000784UL

#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_SMALL_GRAM_MASK   0x000FFFFFUL
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_SMALL_GRAM_WIDTH  20
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_SMALL_GRAM_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_SMALL_GRAM_SIGNED 0

/* Register UCCP_SOC_FAB_STATUS (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_STATUS                    0x018C
#define ABS_SYS_UCCP_SOC_FAB_STATUS                0xA400078CUL

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_IDLE_MASK       0x00000004UL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_IDLE_WIDTH      1
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_IDLE_SHIFT      2
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_IDLE_SIGNED     0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_REQ_IDLE_MASK   0x00000010UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_REQ_IDLE_WIDTH  1
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_REQ_IDLE_SHIFT  4
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_REQ_IDLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_MEM_IDLE_MASK   0x00000020UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_MEM_IDLE_WIDTH  1
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_MEM_IDLE_SHIFT  5
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_MEM_IDLE_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWSTATEXT0 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWSTATEXT0         0x0000
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWSTATEXT0     0xA4002000UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT0_MASK   0xFFFFFFFFUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT0_WIDTH  32
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT0_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT0_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWSTATEXT1 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWSTATEXT1         0x0004
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWSTATEXT1     0xA4002004UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT1_MASK   0xFFFFFFFFUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT1_WIDTH  32
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT1_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT1_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWSTATEXT2 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWSTATEXT2         0x0008
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWSTATEXT2     0xA4002008UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT2_MASK   0xFFFFFFFFUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT2_WIDTH  32
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT2_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT2_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWSTATEXT3 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWSTATEXT3         0x000C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWSTATEXT3     0xA400200CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT3_MASK   0xFFFFFFFFUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT3_WIDTH  32
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT3_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWSTAT3_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_0 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_0         0x0200
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_0     0xA4002200UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_0_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_0_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_0_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_0_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_1 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_1         0x0204
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_1     0xA4002204UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_1_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_1_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_1_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_1_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_2 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_2         0x0208
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_2     0xA4002208UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_2_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_2_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_2_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_2_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_3 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_3         0x020C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_3     0xA400220CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_3_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_3_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_3_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_3_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_4 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_4         0x0210
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_4     0xA4002210UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_4_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_4_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_4_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_4_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_5 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_5         0x0214
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_5     0xA4002214UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_5_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_5_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_5_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_5_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_6 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_6         0x0218
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_6     0xA4002218UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_6_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_6_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_6_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_6_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_7 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_7         0x021C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_7     0xA400221CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_7_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_7_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_7_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_7_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_8 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_8         0x0220
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_8     0xA4002220UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_8_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_8_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_8_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_8_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_9 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_9         0x0224
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_9     0xA4002224UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_9_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_9_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_9_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_9_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_10 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_10         0x0228
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_10     0xA4002228UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_10_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_10_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_10_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_10_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_11 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_11         0x022C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_11     0xA400222CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_11_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_11_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_11_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_11_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_12 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_12         0x0230
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_12     0xA4002230UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_12_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_12_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_12_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_12_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_13 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_13         0x0234
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_13     0xA4002234UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_13_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_13_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_13_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_13_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_14 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_14         0x0238
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_14     0xA4002238UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_14_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_14_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_14_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_14_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_15 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_15         0x023C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_15     0xA400223CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_15_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_15_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_15_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_15_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_16 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_16         0x0240
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_16     0xA4002240UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_16_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_16_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_16_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_16_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_17 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_17         0x0244
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_17     0xA4002244UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_17_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_17_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_17_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_17_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_18 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_18         0x0248
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_18     0xA4002248UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_18_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_18_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_18_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_18_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_19 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_19         0x024C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_19     0xA400224CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_19_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_19_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_19_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_19_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_20 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_20         0x0250
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_20     0xA4002250UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_20_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_20_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_20_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_20_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_21 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_21         0x0254
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_21     0xA4002254UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_21_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_21_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_21_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_21_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_22 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_22         0x0258
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_22     0xA4002258UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_22_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_22_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_22_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_22_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_23 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_23         0x025C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_23     0xA400225CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_23_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_23_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_23_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_23_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_24 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_24         0x0260
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_24     0xA4002260UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_24_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_24_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_24_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_24_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_25 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_25         0x0264
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_25     0xA4002264UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_25_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_25_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_25_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_25_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_26 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_26         0x0268
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_26     0xA4002268UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_26_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_26_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_26_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_26_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_27 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_27         0x026C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_27     0xA400226CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_27_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_27_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_27_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_27_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_28 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_28         0x0270
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_28     0xA4002270UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_28_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_28_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_28_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_28_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_29 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_29         0x0274
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_29     0xA4002274UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_29_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_29_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_29_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_29_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_30 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_30         0x0278
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_30     0xA4002278UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_30_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_30_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_30_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_30_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_31 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_31         0x027C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_31     0xA400227CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_31_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_31_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_31_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_31_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_32 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_32         0x0280
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_32     0xA4002280UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_32_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_32_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_32_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_32_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_33 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_33         0x0284
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_33     0xA4002284UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_33_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_33_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_33_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_33_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_34 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_34         0x0288
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_34     0xA4002288UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_34_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_34_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_34_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_34_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_35 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_35         0x028C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_35     0xA400228CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_35_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_35_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_35_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_35_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_36 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_36         0x0290
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_36     0xA4002290UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_36_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_36_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_36_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_36_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_37 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_37         0x0294
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_37     0xA4002294UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_37_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_37_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_37_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_37_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_38 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_38         0x0298
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_38     0xA4002298UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_38_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_38_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_38_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_38_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_39 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_39         0x029C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_39     0xA400229CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_39_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_39_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_39_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_39_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_40 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_40         0x02A0
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_40     0xA40022A0UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_40_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_40_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_40_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_40_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_41 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_41         0x02A4
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_41     0xA40022A4UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_41_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_41_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_41_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_41_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_42 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_42         0x02A8
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_42     0xA40022A8UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_42_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_42_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_42_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_42_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_43 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_43         0x02AC
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_43     0xA40022ACUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_43_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_43_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_43_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_43_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_44 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_44         0x02B0
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_44     0xA40022B0UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_44_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_44_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_44_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_44_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_45 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_45         0x02B4
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_45     0xA40022B4UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_45_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_45_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_45_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_45_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_46 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_46         0x02B8
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_46     0xA40022B8UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_46_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_46_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_46_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_46_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_47 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_47         0x02BC
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_47     0xA40022BCUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_47_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_47_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_47_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_47_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_48 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_48         0x02C0
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_48     0xA40022C0UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_48_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_48_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_48_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_48_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_49 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_49         0x02C4
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_49     0xA40022C4UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_49_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_49_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_49_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_49_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_50 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_50         0x02C8
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_50     0xA40022C8UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_50_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_50_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_50_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_50_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_51 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_51         0x02CC
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_51     0xA40022CCUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_51_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_51_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_51_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_51_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_52 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_52         0x02D0
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_52     0xA40022D0UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_52_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_52_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_52_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_52_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_53 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_53         0x02D4
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_53     0xA40022D4UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_53_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_53_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_53_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_53_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_54 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_54         0x02D8
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_54     0xA40022D8UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_54_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_54_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_54_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_54_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_55 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_55         0x02DC
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_55     0xA40022DCUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_55_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_55_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_55_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_55_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_56 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_56         0x02E0
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_56     0xA40022E0UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_56_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_56_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_56_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_56_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_57 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_57         0x02E4
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_57     0xA40022E4UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_57_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_57_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_57_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_57_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_58 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_58         0x02E8
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_58     0xA40022E8UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_58_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_58_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_58_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_58_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_59 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_59         0x02EC
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_59     0xA40022ECUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_59_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_59_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_59_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_59_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_60 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_60         0x02F0
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_60     0xA40022F0UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_60_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_60_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_60_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_60_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_61 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_61         0x02F4
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_61     0xA40022F4UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_61_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_61_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_61_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_61_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_62 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_62         0x02F8
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_62     0xA40022F8UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_62_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_62_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_62_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_62_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_63 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_63         0x02FC
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_63     0xA40022FCUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_63_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_63_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_63_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_63_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_64 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_64         0x0300
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_64     0xA4002300UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_64_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_64_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_64_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_64_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_65 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_65         0x0304
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_65     0xA4002304UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_65_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_65_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_65_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_65_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_66 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_66         0x0308
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_66     0xA4002308UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_66_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_66_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_66_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_66_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_67 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_67         0x030C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_67     0xA400230CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_67_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_67_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_67_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_67_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_68 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_68         0x0310
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_68     0xA4002310UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_68_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_68_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_68_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_68_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_69 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_69         0x0314
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_69     0xA4002314UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_69_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_69_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_69_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_69_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_70 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_70         0x0318
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_70     0xA4002318UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_70_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_70_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_70_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_70_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_71 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_71         0x031C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_71     0xA400231CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_71_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_71_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_71_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_71_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_72 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_72         0x0320
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_72     0xA4002320UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_72_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_72_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_72_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_72_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_73 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_73         0x0324
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_73     0xA4002324UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_73_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_73_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_73_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_73_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_74 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_74         0x0328
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_74     0xA4002328UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_74_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_74_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_74_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_74_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_75 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_75         0x032C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_75     0xA400232CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_75_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_75_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_75_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_75_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_76 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_76         0x0330
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_76     0xA4002330UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_76_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_76_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_76_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_76_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_77 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_77         0x0334
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_77     0xA4002334UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_77_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_77_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_77_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_77_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_78 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_78         0x0338
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_78     0xA4002338UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_78_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_78_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_78_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_78_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_79 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_79         0x033C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_79     0xA400233CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_79_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_79_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_79_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_79_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_80 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_80         0x0340
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_80     0xA4002340UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_80_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_80_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_80_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_80_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_81 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_81         0x0344
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_81     0xA4002344UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_81_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_81_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_81_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_81_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_82 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_82         0x0348
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_82     0xA4002348UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_82_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_82_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_82_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_82_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_83 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_83         0x034C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_83     0xA400234CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_83_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_83_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_83_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_83_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_84 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_84         0x0350
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_84     0xA4002350UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_84_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_84_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_84_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_84_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_85 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_85         0x0354
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_85     0xA4002354UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_85_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_85_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_85_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_85_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_86 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_86         0x0358
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_86     0xA4002358UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_86_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_86_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_86_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_86_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_87 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_87         0x035C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_87     0xA400235CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_87_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_87_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_87_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_87_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_88 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_88         0x0360
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_88     0xA4002360UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_88_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_88_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_88_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_88_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_89 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_89         0x0364
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_89     0xA4002364UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_89_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_89_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_89_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_89_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_90 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_90         0x0368
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_90     0xA4002368UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_90_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_90_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_90_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_90_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_91 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_91         0x036C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_91     0xA400236CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_91_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_91_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_91_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_91_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_92 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_92         0x0370
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_92     0xA4002370UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_92_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_92_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_92_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_92_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_93 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_93         0x0374
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_93     0xA4002374UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_93_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_93_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_93_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_93_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_94 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_94         0x0378
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_94     0xA4002378UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_94_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_94_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_94_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_94_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_95 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_95         0x037C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_95     0xA400237CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_95_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_95_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_95_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_95_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_96 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_96         0x0380
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_96     0xA4002380UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_96_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_96_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_96_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_96_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_97 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_97         0x0384
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_97     0xA4002384UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_97_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_97_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_97_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_97_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_98 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_98         0x0388
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_98     0xA4002388UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_98_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_98_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_98_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_98_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_99 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_99         0x038C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_99     0xA400238CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_99_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_99_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_99_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_99_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_100 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_100         0x0390
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_100     0xA4002390UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_100_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_100_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_100_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_100_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_101 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_101         0x0394
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_101     0xA4002394UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_101_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_101_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_101_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_101_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_102 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_102         0x0398
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_102     0xA4002398UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_102_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_102_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_102_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_102_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_103 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_103         0x039C
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_103     0xA400239CUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_103_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_103_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_103_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_103_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_104 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_104         0x03A0
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_104     0xA40023A0UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_104_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_104_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_104_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_104_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_105 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_105         0x03A4
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_105     0xA40023A4UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_105_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_105_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_105_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_105_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_106 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_106         0x03A8
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_106     0xA40023A8UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_106_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_106_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_106_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_106_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_107 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_107         0x03AC
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_107     0xA40023ACUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_107_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_107_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_107_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_107_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_108 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_108         0x03B0
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_108     0xA40023B0UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_108_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_108_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_108_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_108_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_109 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_109         0x03B4
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_109     0xA40023B4UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_109_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_109_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_109_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_109_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_110 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_110         0x03B8
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_110     0xA40023B8UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_110_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_110_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_110_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_110_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_111 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_111         0x03BC
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_111     0xA40023BCUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_111_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_111_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_111_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_111_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_112 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_112         0x03C0
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_112     0xA40023C0UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_112_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_112_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_112_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_112_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_113 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_113         0x03C4
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_113     0xA40023C4UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_113_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_113_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_113_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_113_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_114 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_114         0x03C8
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_114     0xA40023C8UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_114_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_114_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_114_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_114_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_115 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_115         0x03CC
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_115     0xA40023CCUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_115_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_115_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_115_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_115_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_116 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_116         0x03D0
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_116     0xA40023D0UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_116_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_116_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_116_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_116_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_117 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_117         0x03D4
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_117     0xA40023D4UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_117_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_117_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_117_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_117_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_118 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_118         0x03D8
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_118     0xA40023D8UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_118_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_118_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_118_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_118_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_119 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_119         0x03DC
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_119     0xA40023DCUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_119_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_119_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_119_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_119_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_120 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_120         0x03E0
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_120     0xA40023E0UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_120_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_120_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_120_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_120_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_121 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_121         0x03E4
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_121     0xA40023E4UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_121_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_121_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_121_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_121_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_122 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_122         0x03E8
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_122     0xA40023E8UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_122_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_122_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_122_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_122_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_123 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_123         0x03EC
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_123     0xA40023ECUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_123_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_123_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_123_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_123_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_124 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_124         0x03F0
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_124     0xA40023F0UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_124_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_124_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_124_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_124_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_125 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_125         0x03F4
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_125     0xA40023F4UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_125_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_125_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_125_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_125_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_126 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_126         0x03F8
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_126     0xA40023F8UL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_126_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_126_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_126_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_126_SIGNED 0

/* Register RPU_INTERRUPT_CTRL_HWVECEXT_127 (REGIRQCTRL) */
#define SYS_RPU_INTERRUPT_CTRL_HWVECEXT_127         0x03FC
#define ABS_SYS_RPU_INTERRUPT_CTRL_HWVECEXT_127     0xA40023FCUL

#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_127_MASK   0x0000003FUL
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_127_WIDTH  6
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_127_SHIFT  0
#define SYS_RPU_INTERRUPT_CTRL_IRQ_HWVEC_127_SIGNED 0

/* Register RPU_LOGGING_SYS_LOG (REGRPULOGREG) */
#define SYS_RPU_LOGGING_SYS_LOG                        0x0000
#define ABS_SYS_RPU_LOGGING_SYS_LOG                    0xA4002A00UL

#define SYS_RPU_LOGGING_PAYLOAD_MASK                   0x00FFFFFFUL
#define SYS_RPU_LOGGING_PAYLOAD_WIDTH                  24
#define SYS_RPU_LOGGING_PAYLOAD_SHIFT                  0
#define SYS_RPU_LOGGING_PAYLOAD_SIGNED                 0

#define SYS_RPU_LOGGING_STRUCTURED_LOGGING_TYPE_MASK   0x07000000UL
#define SYS_RPU_LOGGING_STRUCTURED_LOGGING_TYPE_WIDTH  3
#define SYS_RPU_LOGGING_STRUCTURED_LOGGING_TYPE_SHIFT  24
#define SYS_RPU_LOGGING_STRUCTURED_LOGGING_TYPE_SIGNED 0

#define SYS_RPU_LOGGING_SEQUENCE_INDICATOR_MASK        0x18000000UL
#define SYS_RPU_LOGGING_SEQUENCE_INDICATOR_WIDTH       2
#define SYS_RPU_LOGGING_SEQUENCE_INDICATOR_SHIFT       27
#define SYS_RPU_LOGGING_SEQUENCE_INDICATOR_SIGNED      0

/* Register RPU_LOGGING_SYS_LOG_STATUS (REGRPULOGREG) */
#define SYS_RPU_LOGGING_SYS_LOG_STATUS     0x0004
#define ABS_SYS_RPU_LOGGING_SYS_LOG_STATUS 0xA4002A04UL

#define SYS_RPU_LOGGING_OVERFLOW_MASK      0x00000001UL
#define SYS_RPU_LOGGING_OVERFLOW_WIDTH     1
#define SYS_RPU_LOGGING_OVERFLOW_SHIFT     0
#define SYS_RPU_LOGGING_OVERFLOW_SIGNED    0

/* Register RPU_LOGGING_SYS_LOG_FILTEROUT_TYPE (REGRPULOGREG) */
#define SYS_RPU_LOGGING_SYS_LOG_FILTEROUT_TYPE     0x0008
#define ABS_SYS_RPU_LOGGING_SYS_LOG_FILTEROUT_TYPE 0xA4002A08UL

#define SYS_RPU_LOGGING_FILTEROUT_VALUE_MASK       0x00000001UL
#define SYS_RPU_LOGGING_FILTEROUT_VALUE_WIDTH      1
#define SYS_RPU_LOGGING_FILTEROUT_VALUE_SHIFT      0
#define SYS_RPU_LOGGING_FILTEROUT_VALUE_SIGNED     0

#define SYS_RPU_LOGGING_FILTEROUT_STRING_MASK      0x00000002UL
#define SYS_RPU_LOGGING_FILTEROUT_STRING_WIDTH     1
#define SYS_RPU_LOGGING_FILTEROUT_STRING_SHIFT     1
#define SYS_RPU_LOGGING_FILTEROUT_STRING_SIGNED    0

#define SYS_RPU_LOGGING_FILTEROUT_JOB_QUEUE_MASK   0x00000004UL
#define SYS_RPU_LOGGING_FILTEROUT_JOB_QUEUE_WIDTH  1
#define SYS_RPU_LOGGING_FILTEROUT_JOB_QUEUE_SHIFT  2
#define SYS_RPU_LOGGING_FILTEROUT_JOB_QUEUE_SIGNED 0

#define SYS_RPU_LOGGING_FILTEROUT_JOB_START_MASK   0x00000008UL
#define SYS_RPU_LOGGING_FILTEROUT_JOB_START_WIDTH  1
#define SYS_RPU_LOGGING_FILTEROUT_JOB_START_SHIFT  3
#define SYS_RPU_LOGGING_FILTEROUT_JOB_START_SIGNED 0

#define SYS_RPU_LOGGING_FILTEROUT_JOB_END_MASK     0x00000010UL
#define SYS_RPU_LOGGING_FILTEROUT_JOB_END_WIDTH    1
#define SYS_RPU_LOGGING_FILTEROUT_JOB_END_SHIFT    4
#define SYS_RPU_LOGGING_FILTEROUT_JOB_END_SIGNED   0

/* Register RPU_LOGGING_SYS_LOG_FILTEROUT_SOURCE (REGRPULOGREG) */
#define SYS_RPU_LOGGING_SYS_LOG_FILTEROUT_SOURCE     0x000C
#define ABS_SYS_RPU_LOGGING_SYS_LOG_FILTEROUT_SOURCE 0xA4002A0CUL

#define SYS_RPU_LOGGING_FILTEROUT_MCU0_MASK          0x00000001UL
#define SYS_RPU_LOGGING_FILTEROUT_MCU0_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_MCU0_SHIFT         0
#define SYS_RPU_LOGGING_FILTEROUT_MCU0_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_MCU1_MASK          0x00000002UL
#define SYS_RPU_LOGGING_FILTEROUT_MCU1_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_MCU1_SHIFT         1
#define SYS_RPU_LOGGING_FILTEROUT_MCU1_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_MCU2_MASK          0x00000004UL
#define SYS_RPU_LOGGING_FILTEROUT_MCU2_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_MCU2_SHIFT         2
#define SYS_RPU_LOGGING_FILTEROUT_MCU2_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_MCU3_MASK          0x00000008UL
#define SYS_RPU_LOGGING_FILTEROUT_MCU3_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_MCU3_SHIFT         3
#define SYS_RPU_LOGGING_FILTEROUT_MCU3_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_ECU0_MASK          0x00000010UL
#define SYS_RPU_LOGGING_FILTEROUT_ECU0_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_ECU0_SHIFT         4
#define SYS_RPU_LOGGING_FILTEROUT_ECU0_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_ECU1_MASK          0x00000020UL
#define SYS_RPU_LOGGING_FILTEROUT_ECU1_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_ECU1_SHIFT         5
#define SYS_RPU_LOGGING_FILTEROUT_ECU1_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_ECU2_MASK          0x00000040UL
#define SYS_RPU_LOGGING_FILTEROUT_ECU2_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_ECU2_SHIFT         6
#define SYS_RPU_LOGGING_FILTEROUT_ECU2_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_ECU3_MASK          0x00000080UL
#define SYS_RPU_LOGGING_FILTEROUT_ECU3_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_ECU3_SHIFT         7
#define SYS_RPU_LOGGING_FILTEROUT_ECU3_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_ECU4_MASK          0x00000100UL
#define SYS_RPU_LOGGING_FILTEROUT_ECU4_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_ECU4_SHIFT         8
#define SYS_RPU_LOGGING_FILTEROUT_ECU4_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_ECU5_MASK          0x00000200UL
#define SYS_RPU_LOGGING_FILTEROUT_ECU5_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_ECU5_SHIFT         9
#define SYS_RPU_LOGGING_FILTEROUT_ECU5_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_MCP0_MASK          0x00000400UL
#define SYS_RPU_LOGGING_FILTEROUT_MCP0_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_MCP0_SHIFT         10
#define SYS_RPU_LOGGING_FILTEROUT_MCP0_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_MCP1_MASK          0x00000800UL
#define SYS_RPU_LOGGING_FILTEROUT_MCP1_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_MCP1_SHIFT         11
#define SYS_RPU_LOGGING_FILTEROUT_MCP1_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_MCP2_MASK          0x00001000UL
#define SYS_RPU_LOGGING_FILTEROUT_MCP2_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_MCP2_SHIFT         12
#define SYS_RPU_LOGGING_FILTEROUT_MCP2_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_MCP3_MASK          0x00002000UL
#define SYS_RPU_LOGGING_FILTEROUT_MCP3_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_MCP3_SHIFT         13
#define SYS_RPU_LOGGING_FILTEROUT_MCP3_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_MCP4_MASK          0x00004000UL
#define SYS_RPU_LOGGING_FILTEROUT_MCP4_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_MCP4_SHIFT         14
#define SYS_RPU_LOGGING_FILTEROUT_MCP4_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_MCP5_MASK          0x00008000UL
#define SYS_RPU_LOGGING_FILTEROUT_MCP5_WIDTH         1
#define SYS_RPU_LOGGING_FILTEROUT_MCP5_SHIFT         15
#define SYS_RPU_LOGGING_FILTEROUT_MCP5_SIGNED        0

#define SYS_RPU_LOGGING_FILTEROUT_DCP_MASK           0x00010000UL
#define SYS_RPU_LOGGING_FILTEROUT_DCP_WIDTH          1
#define SYS_RPU_LOGGING_FILTEROUT_DCP_SHIFT          16
#define SYS_RPU_LOGGING_FILTEROUT_DCP_SIGNED         0

/* Register RPU_LOGGING_SYS_TIME_BASE_LO (REGRPULOGREG) */
#define SYS_RPU_LOGGING_SYS_TIME_BASE_LO     0x0010
#define ABS_SYS_RPU_LOGGING_SYS_TIME_BASE_LO 0xA4002A10UL

#define SYS_RPU_LOGGING_TIME_BASE_LO_MASK    0xFFFFFFFFUL
#define SYS_RPU_LOGGING_TIME_BASE_LO_WIDTH   32
#define SYS_RPU_LOGGING_TIME_BASE_LO_SHIFT   0
#define SYS_RPU_LOGGING_TIME_BASE_LO_SIGNED  0

/* Register RPU_LOGGING_SYS_TIME_BASE_HI (REGRPULOGREG) */
#define SYS_RPU_LOGGING_SYS_TIME_BASE_HI     0x0014
#define ABS_SYS_RPU_LOGGING_SYS_TIME_BASE_HI 0xA4002A14UL

#define SYS_RPU_LOGGING_TIME_BASE_HI_MASK    0x0000000FUL
#define SYS_RPU_LOGGING_TIME_BASE_HI_WIDTH   4
#define SYS_RPU_LOGGING_TIME_BASE_HI_SHIFT   0
#define SYS_RPU_LOGGING_TIME_BASE_HI_SIGNED  0

/* Register RPU_LOGGING_SYS_DBG_TRACE_STAT (REGRPULOGREG) */
#define SYS_RPU_LOGGING_SYS_DBG_TRACE_STAT      0x0018
#define ABS_SYS_RPU_LOGGING_SYS_DBG_TRACE_STAT  0xA4002A18UL

#define SYS_RPU_LOGGING_TRACE_IRQ_STATUS_MASK   0x00000001UL
#define SYS_RPU_LOGGING_TRACE_IRQ_STATUS_WIDTH  1
#define SYS_RPU_LOGGING_TRACE_IRQ_STATUS_SHIFT  0
#define SYS_RPU_LOGGING_TRACE_IRQ_STATUS_SIGNED 0

/* Register RPU_LOGGING_SYS_DBG_TRACE_ENAB (REGRPULOGREG) */
#define SYS_RPU_LOGGING_SYS_DBG_TRACE_ENAB      0x001C
#define ABS_SYS_RPU_LOGGING_SYS_DBG_TRACE_ENAB  0xA4002A1CUL

#define SYS_RPU_LOGGING_TRACE_IRQ_ENABLE_MASK   0x00000001UL
#define SYS_RPU_LOGGING_TRACE_IRQ_ENABLE_WIDTH  1
#define SYS_RPU_LOGGING_TRACE_IRQ_ENABLE_SHIFT  0
#define SYS_RPU_LOGGING_TRACE_IRQ_ENABLE_SIGNED 0

#define SYS_RPU_LOGGING_RPU_LOG_ENABLE_MASK     0x00000002UL
#define SYS_RPU_LOGGING_RPU_LOG_ENABLE_WIDTH    1
#define SYS_RPU_LOGGING_RPU_LOG_ENABLE_SHIFT    1
#define SYS_RPU_LOGGING_RPU_LOG_ENABLE_SIGNED   0

/* Register RPU_LOGGING_SYS_DBG_TRACE_CLR (REGRPULOGREG) */
#define SYS_RPU_LOGGING_SYS_DBG_TRACE_CLR      0x0020
#define ABS_SYS_RPU_LOGGING_SYS_DBG_TRACE_CLR  0xA4002A20UL

#define SYS_RPU_LOGGING_TRACE_IRQ_CLEAR_MASK   0x00000001UL
#define SYS_RPU_LOGGING_TRACE_IRQ_CLEAR_WIDTH  1
#define SYS_RPU_LOGGING_TRACE_IRQ_CLEAR_SHIFT  0
#define SYS_RPU_LOGGING_TRACE_IRQ_CLEAR_SIGNED 0

/* Register RPU_LOGGING_SYS_DBG_TRACE_ADD (REGRPULOGREG) */
#define SYS_RPU_LOGGING_SYS_DBG_TRACE_ADD         0x0024
#define ABS_SYS_RPU_LOGGING_SYS_DBG_TRACE_ADD     0xA4002A24UL

#define SYS_RPU_LOGGING_TRACE_BASE_ADDRESS_MASK   0x000FFFFEUL
#define SYS_RPU_LOGGING_TRACE_BASE_ADDRESS_WIDTH  19
#define SYS_RPU_LOGGING_TRACE_BASE_ADDRESS_SHIFT  1
#define SYS_RPU_LOGGING_TRACE_BASE_ADDRESS_SIGNED 0

/* Register RPU_LOGGING_SYS_DBG_TRACE_LEN (REGRPULOGREG) */
#define SYS_RPU_LOGGING_SYS_DBG_TRACE_LEN     0x0028
#define ABS_SYS_RPU_LOGGING_SYS_DBG_TRACE_LEN 0xA4002A28UL

#define SYS_RPU_LOGGING_TRACE_LENGTH_MASK     0x000FFFFEUL
#define SYS_RPU_LOGGING_TRACE_LENGTH_WIDTH    19
#define SYS_RPU_LOGGING_TRACE_LENGTH_SHIFT    1
#define SYS_RPU_LOGGING_TRACE_LENGTH_SIGNED   0

/* Register RPU_LOGGING_SYS_DBG_TRACE_PTR (REGRPULOGREG) */
#define SYS_RPU_LOGGING_SYS_DBG_TRACE_PTR     0x002C
#define ABS_SYS_RPU_LOGGING_SYS_DBG_TRACE_PTR 0xA4002A2CUL

#define SYS_RPU_LOGGING_TRACE_POINTER_MASK    0x000FFFFEUL
#define SYS_RPU_LOGGING_TRACE_POINTER_WIDTH   19
#define SYS_RPU_LOGGING_TRACE_POINTER_SHIFT   1
#define SYS_RPU_LOGGING_TRACE_POINTER_SIGNED  0

/* Register RPU_LOGGING_SYS_DBG_TRACE_TIMER (REGRPULOGREG) */
#define SYS_RPU_LOGGING_SYS_DBG_TRACE_TIMER            0x0030
#define ABS_SYS_RPU_LOGGING_SYS_DBG_TRACE_TIMER        0xA4002A30UL

#define SYS_RPU_LOGGING_TRACE_TIMESTAMP_DIVIDER_MASK   0x000003FFUL
#define SYS_RPU_LOGGING_TRACE_TIMESTAMP_DIVIDER_WIDTH  10
#define SYS_RPU_LOGGING_TRACE_TIMESTAMP_DIVIDER_SHIFT  0
#define SYS_RPU_LOGGING_TRACE_TIMESTAMP_DIVIDER_SIGNED 0

#define SYS_RPU_LOGGING_TRACE_TIMESTAMP_ENABLE_MASK    0x00800000UL
#define SYS_RPU_LOGGING_TRACE_TIMESTAMP_ENABLE_WIDTH   1
#define SYS_RPU_LOGGING_TRACE_TIMESTAMP_ENABLE_SHIFT   23
#define SYS_RPU_LOGGING_TRACE_TIMESTAMP_ENABLE_SIGNED  0

/* Register UCC_SLEEP_CTRL_IRQ_STATUS (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_IRQ_STATUS                0x0004
#define ABS_SYS_SLEEP_CTRL_IRQ_STATUS            0xA4002C04UL

#define SYS_SLEEP_CTRL_TIMER_IRQ_STATUS_MASK     0x00000001UL
#define SYS_SLEEP_CTRL_TIMER_IRQ_STATUS_WIDTH    1
#define SYS_SLEEP_CTRL_TIMER_IRQ_STATUS_SHIFT    0
#define SYS_SLEEP_CTRL_TIMER_IRQ_STATUS_SIGNED   0

#define SYS_SLEEP_CTRL_WAKEUP_IRQ_STATUS_MASK    0x00000002UL
#define SYS_SLEEP_CTRL_WAKEUP_IRQ_STATUS_WIDTH   1
#define SYS_SLEEP_CTRL_WAKEUP_IRQ_STATUS_SHIFT   1
#define SYS_SLEEP_CTRL_WAKEUP_IRQ_STATUS_SIGNED  0

#define SYS_SLEEP_CTRL_STARTUP_IRQ_STATUS_MASK   0x00000004UL
#define SYS_SLEEP_CTRL_STARTUP_IRQ_STATUS_WIDTH  1
#define SYS_SLEEP_CTRL_STARTUP_IRQ_STATUS_SHIFT  2
#define SYS_SLEEP_CTRL_STARTUP_IRQ_STATUS_SIGNED 0

#define SYS_SLEEP_CTRL_AWAKE_IRQ_STATUS_MASK     0x00000008UL
#define SYS_SLEEP_CTRL_AWAKE_IRQ_STATUS_WIDTH    1
#define SYS_SLEEP_CTRL_AWAKE_IRQ_STATUS_SHIFT    3
#define SYS_SLEEP_CTRL_AWAKE_IRQ_STATUS_SIGNED   0

/* Register UCC_SLEEP_CTRL_IRQ_ENABLE (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_IRQ_ENABLE                0x0008
#define ABS_SYS_SLEEP_CTRL_IRQ_ENABLE            0xA4002C08UL

#define SYS_SLEEP_CTRL_TIMER_IRQ_ENABLE_MASK     0x00000001UL
#define SYS_SLEEP_CTRL_TIMER_IRQ_ENABLE_WIDTH    1
#define SYS_SLEEP_CTRL_TIMER_IRQ_ENABLE_SHIFT    0
#define SYS_SLEEP_CTRL_TIMER_IRQ_ENABLE_SIGNED   0

#define SYS_SLEEP_CTRL_WAKEUP_IRQ_ENABLE_MASK    0x00000002UL
#define SYS_SLEEP_CTRL_WAKEUP_IRQ_ENABLE_WIDTH   1
#define SYS_SLEEP_CTRL_WAKEUP_IRQ_ENABLE_SHIFT   1
#define SYS_SLEEP_CTRL_WAKEUP_IRQ_ENABLE_SIGNED  0

#define SYS_SLEEP_CTRL_STARTUP_IRQ_ENABLE_MASK   0x00000004UL
#define SYS_SLEEP_CTRL_STARTUP_IRQ_ENABLE_WIDTH  1
#define SYS_SLEEP_CTRL_STARTUP_IRQ_ENABLE_SHIFT  2
#define SYS_SLEEP_CTRL_STARTUP_IRQ_ENABLE_SIGNED 0

#define SYS_SLEEP_CTRL_AWAKE_IRQ_ENABLE_MASK     0x00000008UL
#define SYS_SLEEP_CTRL_AWAKE_IRQ_ENABLE_WIDTH    1
#define SYS_SLEEP_CTRL_AWAKE_IRQ_ENABLE_SHIFT    3
#define SYS_SLEEP_CTRL_AWAKE_IRQ_ENABLE_SIGNED   0

/* Register UCC_SLEEP_CTRL_IRQ_CLEAR (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_IRQ_CLEAR                0x000C
#define ABS_SYS_SLEEP_CTRL_IRQ_CLEAR            0xA4002C0CUL

#define SYS_SLEEP_CTRL_TIMER_IRQ_CLEAR_MASK     0x00000001UL
#define SYS_SLEEP_CTRL_TIMER_IRQ_CLEAR_WIDTH    1
#define SYS_SLEEP_CTRL_TIMER_IRQ_CLEAR_SHIFT    0
#define SYS_SLEEP_CTRL_TIMER_IRQ_CLEAR_SIGNED   0

#define SYS_SLEEP_CTRL_WAKEUP_IRQ_CLEAR_MASK    0x00000002UL
#define SYS_SLEEP_CTRL_WAKEUP_IRQ_CLEAR_WIDTH   1
#define SYS_SLEEP_CTRL_WAKEUP_IRQ_CLEAR_SHIFT   1
#define SYS_SLEEP_CTRL_WAKEUP_IRQ_CLEAR_SIGNED  0

#define SYS_SLEEP_CTRL_STARTUP_IRQ_CLEAR_MASK   0x00000004UL
#define SYS_SLEEP_CTRL_STARTUP_IRQ_CLEAR_WIDTH  1
#define SYS_SLEEP_CTRL_STARTUP_IRQ_CLEAR_SHIFT  2
#define SYS_SLEEP_CTRL_STARTUP_IRQ_CLEAR_SIGNED 0

#define SYS_SLEEP_CTRL_AWAKE_IRQ_CLEAR_MASK     0x00000008UL
#define SYS_SLEEP_CTRL_AWAKE_IRQ_CLEAR_WIDTH    1
#define SYS_SLEEP_CTRL_AWAKE_IRQ_CLEAR_SHIFT    3
#define SYS_SLEEP_CTRL_AWAKE_IRQ_CLEAR_SIGNED   0

/* Register UCC_SLEEP_CTRL_SLEEP_CLK_DIV (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_SLEEP_CLK_DIV        0x0010
#define ABS_SYS_SLEEP_CTRL_SLEEP_CLK_DIV    0xA4002C10UL

#define SYS_SLEEP_CTRL_SLEEP_CLK_DIV_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_SLEEP_CLK_DIV_WIDTH  20
#define SYS_SLEEP_CTRL_SLEEP_CLK_DIV_SHIFT  0
#define SYS_SLEEP_CTRL_SLEEP_CLK_DIV_SIGNED 0

/* Register UCC_SLEEP_CTRL_WAKEUP_TIME (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_WAKEUP_TIME        0x0014
#define ABS_SYS_SLEEP_CTRL_WAKEUP_TIME    0xA4002C14UL

#define SYS_SLEEP_CTRL_WAKEUP_TIME_MASK   0xFFFFFFFFUL
#define SYS_SLEEP_CTRL_WAKEUP_TIME_WIDTH  32
#define SYS_SLEEP_CTRL_WAKEUP_TIME_SHIFT  0
#define SYS_SLEEP_CTRL_WAKEUP_TIME_SIGNED 0

/* Register UCC_SLEEP_CTRL_TIMER_CAPTURE (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_TIMER_CAPTURE        0x0018
#define ABS_SYS_SLEEP_CTRL_TIMER_CAPTURE    0xA4002C18UL

#define SYS_SLEEP_CTRL_TIMER_CAPTURE_MASK   0x00000001UL
#define SYS_SLEEP_CTRL_TIMER_CAPTURE_WIDTH  1
#define SYS_SLEEP_CTRL_TIMER_CAPTURE_SHIFT  0
#define SYS_SLEEP_CTRL_TIMER_CAPTURE_SIGNED 0

/* Register UCC_SLEEP_CTRL_TIMER_VALUE (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_TIMER_VALUE        0x001C
#define ABS_SYS_SLEEP_CTRL_TIMER_VALUE    0xA4002C1CUL

#define SYS_SLEEP_CTRL_TIMER_VALUE_MASK   0xFFFFFFFFUL
#define SYS_SLEEP_CTRL_TIMER_VALUE_WIDTH  32
#define SYS_SLEEP_CTRL_TIMER_VALUE_SHIFT  0
#define SYS_SLEEP_CTRL_TIMER_VALUE_SIGNED 0

/* Register UCC_SLEEP_CTRL_LTC_FREEZE (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_LTC_FREEZE        0x0020
#define ABS_SYS_SLEEP_CTRL_LTC_FREEZE    0xA4002C20UL

#define SYS_SLEEP_CTRL_LTC_FREEZE_MASK   0x00000001UL
#define SYS_SLEEP_CTRL_LTC_FREEZE_WIDTH  1
#define SYS_SLEEP_CTRL_LTC_FREEZE_SHIFT  0
#define SYS_SLEEP_CTRL_LTC_FREEZE_SIGNED 0

/* Register UCC_SLEEP_CTRL_LTC_FREEZE_DURATION_0 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_LTC_FREEZE_DURATION_0        0x0024
#define ABS_SYS_SLEEP_CTRL_LTC_FREEZE_DURATION_0    0xA4002C24UL

#define SYS_SLEEP_CTRL_LTC_FREEZE_DURATION_0_MASK   0x0000FFFFUL
#define SYS_SLEEP_CTRL_LTC_FREEZE_DURATION_0_WIDTH  16
#define SYS_SLEEP_CTRL_LTC_FREEZE_DURATION_0_SHIFT  0
#define SYS_SLEEP_CTRL_LTC_FREEZE_DURATION_0_SIGNED 0

/* Register UCC_SLEEP_CTRL_LTC_FREEZE_DURATION_1 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_LTC_FREEZE_DURATION_1        0x0028
#define ABS_SYS_SLEEP_CTRL_LTC_FREEZE_DURATION_1    0xA4002C28UL

#define SYS_SLEEP_CTRL_LTC_FREEZE_DURATION_1_MASK   0x0000FFFFUL
#define SYS_SLEEP_CTRL_LTC_FREEZE_DURATION_1_WIDTH  16
#define SYS_SLEEP_CTRL_LTC_FREEZE_DURATION_1_SHIFT  0
#define SYS_SLEEP_CTRL_LTC_FREEZE_DURATION_1_SIGNED 0

/* Register UCC_SLEEP_CTRL_DATA_0 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_DATA_0        0x002C
#define ABS_SYS_SLEEP_CTRL_DATA_0    0xA4002C2CUL

#define SYS_SLEEP_CTRL_DATA_0_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_DATA_0_WIDTH  20
#define SYS_SLEEP_CTRL_DATA_0_SHIFT  0
#define SYS_SLEEP_CTRL_DATA_0_SIGNED 0

/* Register UCC_SLEEP_CTRL_DATA_1 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_DATA_1        0x0030
#define ABS_SYS_SLEEP_CTRL_DATA_1    0xA4002C30UL

#define SYS_SLEEP_CTRL_DATA_1_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_DATA_1_WIDTH  20
#define SYS_SLEEP_CTRL_DATA_1_SHIFT  0
#define SYS_SLEEP_CTRL_DATA_1_SIGNED 0

/* Register UCC_SLEEP_CTRL_RPU_READY (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RPU_READY        0x0034
#define ABS_SYS_SLEEP_CTRL_RPU_READY    0xA4002C34UL

#define SYS_SLEEP_CTRL_RPU_READY_MASK   0x00000001UL
#define SYS_SLEEP_CTRL_RPU_READY_WIDTH  1
#define SYS_SLEEP_CTRL_RPU_READY_SHIFT  0
#define SYS_SLEEP_CTRL_RPU_READY_SIGNED 0

/* Register UCC_SLEEP_CTRL_WAKEUP_NOW (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_WAKEUP_NOW        0x0038
#define ABS_SYS_SLEEP_CTRL_WAKEUP_NOW    0xA4002C38UL

#define SYS_SLEEP_CTRL_WAKEUP_NOW_MASK   0x00000001UL
#define SYS_SLEEP_CTRL_WAKEUP_NOW_WIDTH  1
#define SYS_SLEEP_CTRL_WAKEUP_NOW_SHIFT  0
#define SYS_SLEEP_CTRL_WAKEUP_NOW_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ENABLES_0 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ENABLES_0          0x0040
#define ABS_SYS_SLEEP_CTRL_PWR_ENABLES_0      0xA4002C40UL

#define SYS_SLEEP_CTRL_POWER_ENABLES_0_MASK   0x0000FFFFUL
#define SYS_SLEEP_CTRL_POWER_ENABLES_0_WIDTH  16
#define SYS_SLEEP_CTRL_POWER_ENABLES_0_SHIFT  0
#define SYS_SLEEP_CTRL_POWER_ENABLES_0_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ENABLES_1 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ENABLES_1          0x0044
#define ABS_SYS_SLEEP_CTRL_PWR_ENABLES_1      0xA4002C44UL

#define SYS_SLEEP_CTRL_POWER_ENABLES_1_MASK   0x0000FFFFUL
#define SYS_SLEEP_CTRL_POWER_ENABLES_1_WIDTH  16
#define SYS_SLEEP_CTRL_POWER_ENABLES_1_SHIFT  0
#define SYS_SLEEP_CTRL_POWER_ENABLES_1_SIGNED 0

/* Register UCC_SLEEP_CTRL_ACK_MODE (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_ACK_MODE                0x0048
#define ABS_SYS_SLEEP_CTRL_ACK_MODE            0xA4002C48UL

#define SYS_SLEEP_CTRL_ACK_MODE_MASK           0x00000003UL
#define SYS_SLEEP_CTRL_ACK_MODE_WIDTH          2
#define SYS_SLEEP_CTRL_ACK_MODE_SHIFT          0
#define SYS_SLEEP_CTRL_ACK_MODE_SIGNED         0

#define SYS_SLEEP_CTRL_IMMEDIATE_WAKEUP_MASK   0x00000010UL
#define SYS_SLEEP_CTRL_IMMEDIATE_WAKEUP_WIDTH  1
#define SYS_SLEEP_CTRL_IMMEDIATE_WAKEUP_SHIFT  4
#define SYS_SLEEP_CTRL_IMMEDIATE_WAKEUP_SIGNED 0

#define SYS_SLEEP_CTRL_IGNORE_BUS_IDLE_MASK    0x00000100UL
#define SYS_SLEEP_CTRL_IGNORE_BUS_IDLE_WIDTH   1
#define SYS_SLEEP_CTRL_IGNORE_BUS_IDLE_SHIFT   8
#define SYS_SLEEP_CTRL_IGNORE_BUS_IDLE_SIGNED  0

/* Register UCC_SLEEP_CTRL_POWER_KICK (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_POWER_KICK            0x004C
#define ABS_SYS_SLEEP_CTRL_POWER_KICK        0xA4002C4CUL

#define SYS_SLEEP_CTRL_POWER_ON_KICK_MASK    0x00000001UL
#define SYS_SLEEP_CTRL_POWER_ON_KICK_WIDTH   1
#define SYS_SLEEP_CTRL_POWER_ON_KICK_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_KICK_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_KICK_MASK   0x00000002UL
#define SYS_SLEEP_CTRL_POWER_OFF_KICK_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_KICK_SHIFT  1
#define SYS_SLEEP_CTRL_POWER_OFF_KICK_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_VALUE_0 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_VALUE_0          0x0050
#define ABS_SYS_SLEEP_CTRL_PWR_ON_VALUE_0      0xA4002C50UL

#define SYS_SLEEP_CTRL_POWER_ON_VALUE_0_MASK   0x0000FFFFUL
#define SYS_SLEEP_CTRL_POWER_ON_VALUE_0_WIDTH  16
#define SYS_SLEEP_CTRL_POWER_ON_VALUE_0_SHIFT  0
#define SYS_SLEEP_CTRL_POWER_ON_VALUE_0_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_VALUE_1 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_VALUE_1          0x0054
#define ABS_SYS_SLEEP_CTRL_PWR_ON_VALUE_1      0xA4002C54UL

#define SYS_SLEEP_CTRL_POWER_ON_VALUE_1_MASK   0x0000FFFFUL
#define SYS_SLEEP_CTRL_POWER_ON_VALUE_1_WIDTH  16
#define SYS_SLEEP_CTRL_POWER_ON_VALUE_1_SHIFT  0
#define SYS_SLEEP_CTRL_POWER_ON_VALUE_1_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_VALUE_0 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_VALUE_0          0x0058
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_VALUE_0      0xA4002C58UL

#define SYS_SLEEP_CTRL_POWER_OFF_VALUE_0_MASK   0x0000FFFFUL
#define SYS_SLEEP_CTRL_POWER_OFF_VALUE_0_WIDTH  16
#define SYS_SLEEP_CTRL_POWER_OFF_VALUE_0_SHIFT  0
#define SYS_SLEEP_CTRL_POWER_OFF_VALUE_0_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_VALUE_1 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_VALUE_1          0x005C
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_VALUE_1      0xA4002C5CUL

#define SYS_SLEEP_CTRL_POWER_OFF_VALUE_1_MASK   0x0000FFFFUL
#define SYS_SLEEP_CTRL_POWER_OFF_VALUE_1_WIDTH  16
#define SYS_SLEEP_CTRL_POWER_OFF_VALUE_1_SHIFT  0
#define SYS_SLEEP_CTRL_POWER_OFF_VALUE_1_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_ON_STATE_0 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_ON_STATE_0        0x0060
#define ABS_SYS_SLEEP_CTRL_RAM_ON_STATE_0    0xA4002C60UL

#define SYS_SLEEP_CTRL_RAM_ON_VALUE_0_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_RAM_ON_VALUE_0_WIDTH  20
#define SYS_SLEEP_CTRL_RAM_ON_VALUE_0_SHIFT  0
#define SYS_SLEEP_CTRL_RAM_ON_VALUE_0_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_ON_STATE_1 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_ON_STATE_1        0x0064
#define ABS_SYS_SLEEP_CTRL_RAM_ON_STATE_1    0xA4002C64UL

#define SYS_SLEEP_CTRL_RAM_ON_VALUE_1_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_RAM_ON_VALUE_1_WIDTH  20
#define SYS_SLEEP_CTRL_RAM_ON_VALUE_1_SHIFT  0
#define SYS_SLEEP_CTRL_RAM_ON_VALUE_1_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_ON_STATE_2 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_ON_STATE_2        0x0068
#define ABS_SYS_SLEEP_CTRL_RAM_ON_STATE_2    0xA4002C68UL

#define SYS_SLEEP_CTRL_RAM_ON_VALUE_2_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_RAM_ON_VALUE_2_WIDTH  20
#define SYS_SLEEP_CTRL_RAM_ON_VALUE_2_SHIFT  0
#define SYS_SLEEP_CTRL_RAM_ON_VALUE_2_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_ON_STATE_3 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_ON_STATE_3        0x006C
#define ABS_SYS_SLEEP_CTRL_RAM_ON_STATE_3    0xA4002C6CUL

#define SYS_SLEEP_CTRL_RAM_ON_VALUE_3_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_RAM_ON_VALUE_3_WIDTH  20
#define SYS_SLEEP_CTRL_RAM_ON_VALUE_3_SHIFT  0
#define SYS_SLEEP_CTRL_RAM_ON_VALUE_3_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_OFF_STATE_0 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_OFF_STATE_0        0x0070
#define ABS_SYS_SLEEP_CTRL_RAM_OFF_STATE_0    0xA4002C70UL

#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_0_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_0_WIDTH  20
#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_0_SHIFT  0
#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_0_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_OFF_STATE_1 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_OFF_STATE_1        0x0074
#define ABS_SYS_SLEEP_CTRL_RAM_OFF_STATE_1    0xA4002C74UL

#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_1_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_1_WIDTH  20
#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_1_SHIFT  0
#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_1_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_OFF_STATE_2 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_OFF_STATE_2        0x0078
#define ABS_SYS_SLEEP_CTRL_RAM_OFF_STATE_2    0xA4002C78UL

#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_2_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_2_WIDTH  20
#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_2_SHIFT  0
#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_2_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_OFF_STATE_3 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_OFF_STATE_3        0x007C
#define ABS_SYS_SLEEP_CTRL_RAM_OFF_STATE_3    0xA4002C7CUL

#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_3_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_3_WIDTH  20
#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_3_SHIFT  0
#define SYS_SLEEP_CTRL_RAM_OFF_VALUE_3_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_0 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_0           0x0080
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_0       0xA4002C80UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_0_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_0_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_0_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_0_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_0_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_0_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_0_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_0_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_1 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_1           0x0084
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_1       0xA4002C84UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_1_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_1_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_1_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_1_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_1_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_1_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_1_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_1_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_2 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_2           0x0088
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_2       0xA4002C88UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_2_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_2_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_2_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_2_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_2_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_2_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_2_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_2_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_3 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_3           0x008C
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_3       0xA4002C8CUL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_3_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_3_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_3_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_3_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_3_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_3_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_3_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_3_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_4 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_4           0x0090
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_4       0xA4002C90UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_4_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_4_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_4_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_4_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_4_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_4_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_4_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_4_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_5 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_5           0x0094
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_5       0xA4002C94UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_5_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_5_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_5_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_5_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_5_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_5_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_5_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_5_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_6 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_6           0x0098
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_6       0xA4002C98UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_6_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_6_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_6_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_6_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_6_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_6_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_6_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_6_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_7 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_7           0x009C
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_7       0xA4002C9CUL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_7_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_7_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_7_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_7_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_7_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_7_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_7_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_7_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_8 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_8           0x00A0
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_8       0xA4002CA0UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_8_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_8_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_8_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_8_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_8_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_8_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_8_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_8_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_9 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_9           0x00A4
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_9       0xA4002CA4UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_9_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_9_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_9_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_9_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_9_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_9_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_9_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_9_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_10 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_10           0x00A8
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_10       0xA4002CA8UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_10_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_10_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_10_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_10_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_10_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_10_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_10_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_10_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_11 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_11           0x00AC
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_11       0xA4002CACUL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_11_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_11_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_11_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_11_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_11_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_11_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_11_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_11_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_12 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_12           0x00B0
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_12       0xA4002CB0UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_12_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_12_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_12_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_12_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_12_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_12_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_12_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_12_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_13 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_13           0x00B4
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_13       0xA4002CB4UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_13_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_13_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_13_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_13_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_13_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_13_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_13_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_13_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_14 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_14           0x00B8
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_14       0xA4002CB8UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_14_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_14_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_14_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_14_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_14_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_14_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_14_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_14_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_15 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_15           0x00BC
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_15       0xA4002CBCUL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_15_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_15_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_15_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_15_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_15_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_15_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_15_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_15_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_16 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_16           0x00C0
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_16       0xA4002CC0UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_16_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_16_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_16_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_16_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_16_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_16_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_16_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_16_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_17 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_17           0x00C4
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_17       0xA4002CC4UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_17_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_17_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_17_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_17_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_17_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_17_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_17_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_17_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_18 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_18           0x00C8
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_18       0xA4002CC8UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_18_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_18_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_18_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_18_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_18_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_18_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_18_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_18_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_19 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_19           0x00CC
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_19       0xA4002CCCUL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_19_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_19_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_19_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_19_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_19_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_19_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_19_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_19_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_20 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_20           0x00D0
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_20       0xA4002CD0UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_20_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_20_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_20_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_20_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_20_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_20_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_20_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_20_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_21 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_21           0x00D4
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_21       0xA4002CD4UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_21_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_21_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_21_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_21_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_21_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_21_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_21_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_21_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_22 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_22           0x00D8
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_22       0xA4002CD8UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_22_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_22_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_22_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_22_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_22_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_22_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_22_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_22_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_23 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_23           0x00DC
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_23       0xA4002CDCUL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_23_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_23_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_23_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_23_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_23_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_23_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_23_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_23_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_24 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_24           0x00E0
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_24       0xA4002CE0UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_24_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_24_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_24_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_24_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_24_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_24_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_24_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_24_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_25 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_25           0x00E4
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_25       0xA4002CE4UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_25_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_25_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_25_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_25_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_25_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_25_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_25_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_25_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_26 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_26           0x00E8
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_26       0xA4002CE8UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_26_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_26_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_26_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_26_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_26_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_26_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_26_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_26_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_27 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_27           0x00EC
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_27       0xA4002CECUL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_27_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_27_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_27_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_27_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_27_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_27_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_27_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_27_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_28 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_28           0x00F0
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_28       0xA4002CF0UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_28_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_28_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_28_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_28_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_28_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_28_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_28_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_28_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_29 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_29           0x00F4
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_29       0xA4002CF4UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_29_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_29_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_29_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_29_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_29_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_29_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_29_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_29_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_30 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_30           0x00F8
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_30       0xA4002CF8UL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_30_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_30_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_30_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_30_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_30_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_30_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_30_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_30_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_ON_TIME_31 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_ON_TIME_31           0x00FC
#define ABS_SYS_SLEEP_CTRL_PWR_ON_TIME_31       0xA4002CFCUL

#define SYS_SLEEP_CTRL_POWER_ON_TIME_31_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_ON_TIME_31_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_ON_TIME_31_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_ON_TIME_31_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_ON_FORCE_31_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_31_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_31_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_ON_FORCE_31_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_0 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_0           0x0100
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_0       0xA4002D00UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_0_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_0_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_0_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_0_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_0_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_0_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_0_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_0_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_1 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_1           0x0104
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_1       0xA4002D04UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_1_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_1_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_1_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_1_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_1_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_1_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_1_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_1_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_2 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_2           0x0108
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_2       0xA4002D08UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_2_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_2_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_2_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_2_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_2_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_2_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_2_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_2_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_3 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_3           0x010C
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_3       0xA4002D0CUL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_3_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_3_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_3_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_3_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_3_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_3_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_3_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_3_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_4 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_4           0x0110
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_4       0xA4002D10UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_4_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_4_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_4_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_4_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_4_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_4_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_4_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_4_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_5 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_5           0x0114
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_5       0xA4002D14UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_5_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_5_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_5_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_5_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_5_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_5_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_5_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_5_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_6 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_6           0x0118
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_6       0xA4002D18UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_6_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_6_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_6_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_6_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_6_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_6_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_6_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_6_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_7 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_7           0x011C
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_7       0xA4002D1CUL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_7_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_7_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_7_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_7_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_7_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_7_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_7_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_7_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_8 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_8           0x0120
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_8       0xA4002D20UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_8_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_8_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_8_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_8_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_8_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_8_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_8_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_8_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_9 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_9           0x0124
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_9       0xA4002D24UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_9_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_9_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_9_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_9_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_9_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_9_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_9_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_9_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_10 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_10           0x0128
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_10       0xA4002D28UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_10_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_10_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_10_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_10_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_10_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_10_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_10_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_10_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_11 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_11           0x012C
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_11       0xA4002D2CUL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_11_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_11_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_11_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_11_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_11_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_11_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_11_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_11_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_12 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_12           0x0130
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_12       0xA4002D30UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_12_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_12_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_12_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_12_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_12_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_12_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_12_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_12_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_13 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_13           0x0134
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_13       0xA4002D34UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_13_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_13_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_13_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_13_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_13_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_13_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_13_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_13_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_14 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_14           0x0138
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_14       0xA4002D38UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_14_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_14_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_14_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_14_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_14_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_14_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_14_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_14_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_15 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_15           0x013C
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_15       0xA4002D3CUL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_15_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_15_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_15_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_15_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_15_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_15_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_15_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_15_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_16 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_16           0x0140
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_16       0xA4002D40UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_16_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_16_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_16_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_16_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_16_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_16_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_16_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_16_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_17 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_17           0x0144
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_17       0xA4002D44UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_17_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_17_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_17_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_17_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_17_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_17_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_17_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_17_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_18 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_18           0x0148
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_18       0xA4002D48UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_18_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_18_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_18_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_18_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_18_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_18_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_18_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_18_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_19 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_19           0x014C
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_19       0xA4002D4CUL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_19_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_19_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_19_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_19_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_19_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_19_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_19_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_19_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_20 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_20           0x0150
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_20       0xA4002D50UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_20_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_20_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_20_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_20_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_20_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_20_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_20_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_20_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_21 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_21           0x0154
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_21       0xA4002D54UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_21_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_21_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_21_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_21_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_21_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_21_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_21_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_21_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_22 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_22           0x0158
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_22       0xA4002D58UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_22_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_22_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_22_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_22_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_22_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_22_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_22_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_22_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_23 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_23           0x015C
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_23       0xA4002D5CUL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_23_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_23_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_23_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_23_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_23_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_23_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_23_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_23_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_24 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_24           0x0160
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_24       0xA4002D60UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_24_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_24_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_24_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_24_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_24_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_24_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_24_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_24_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_25 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_25           0x0164
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_25       0xA4002D64UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_25_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_25_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_25_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_25_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_25_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_25_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_25_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_25_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_26 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_26           0x0168
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_26       0xA4002D68UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_26_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_26_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_26_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_26_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_26_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_26_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_26_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_26_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_27 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_27           0x016C
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_27       0xA4002D6CUL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_27_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_27_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_27_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_27_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_27_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_27_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_27_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_27_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_28 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_28           0x0170
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_28       0xA4002D70UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_28_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_28_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_28_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_28_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_28_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_28_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_28_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_28_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_29 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_29           0x0174
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_29       0xA4002D74UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_29_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_29_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_29_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_29_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_29_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_29_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_29_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_29_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_30 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_30           0x0178
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_30       0xA4002D78UL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_30_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_30_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_30_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_30_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_30_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_30_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_30_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_30_SIGNED 0

/* Register UCC_SLEEP_CTRL_PWR_OFF_TIME_31 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_PWR_OFF_TIME_31           0x017C
#define ABS_SYS_SLEEP_CTRL_PWR_OFF_TIME_31       0xA4002D7CUL

#define SYS_SLEEP_CTRL_POWER_OFF_TIME_31_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_31_WIDTH   8
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_31_SHIFT   0
#define SYS_SLEEP_CTRL_POWER_OFF_TIME_31_SIGNED  0

#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_31_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_31_WIDTH  1
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_31_SHIFT  19
#define SYS_SLEEP_CTRL_POWER_OFF_FORCE_31_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_ON_TIME_0 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_ON_TIME_0         0x0180
#define ABS_SYS_SLEEP_CTRL_RAM_ON_TIME_0     0xA4002D80UL

#define SYS_SLEEP_CTRL_RAM_ON_TIME_0_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_RAM_ON_TIME_0_WIDTH   8
#define SYS_SLEEP_CTRL_RAM_ON_TIME_0_SHIFT   0
#define SYS_SLEEP_CTRL_RAM_ON_TIME_0_SIGNED  0

#define SYS_SLEEP_CTRL_RAM_ON_FORCE_0_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_RAM_ON_FORCE_0_WIDTH  1
#define SYS_SLEEP_CTRL_RAM_ON_FORCE_0_SHIFT  19
#define SYS_SLEEP_CTRL_RAM_ON_FORCE_0_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_ON_TIME_1 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_ON_TIME_1         0x0184
#define ABS_SYS_SLEEP_CTRL_RAM_ON_TIME_1     0xA4002D84UL

#define SYS_SLEEP_CTRL_RAM_ON_TIME_1_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_RAM_ON_TIME_1_WIDTH   8
#define SYS_SLEEP_CTRL_RAM_ON_TIME_1_SHIFT   0
#define SYS_SLEEP_CTRL_RAM_ON_TIME_1_SIGNED  0

#define SYS_SLEEP_CTRL_RAM_ON_FORCE_1_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_RAM_ON_FORCE_1_WIDTH  1
#define SYS_SLEEP_CTRL_RAM_ON_FORCE_1_SHIFT  19
#define SYS_SLEEP_CTRL_RAM_ON_FORCE_1_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_ON_TIME_2 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_ON_TIME_2         0x0188
#define ABS_SYS_SLEEP_CTRL_RAM_ON_TIME_2     0xA4002D88UL

#define SYS_SLEEP_CTRL_RAM_ON_TIME_2_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_RAM_ON_TIME_2_WIDTH   8
#define SYS_SLEEP_CTRL_RAM_ON_TIME_2_SHIFT   0
#define SYS_SLEEP_CTRL_RAM_ON_TIME_2_SIGNED  0

#define SYS_SLEEP_CTRL_RAM_ON_FORCE_2_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_RAM_ON_FORCE_2_WIDTH  1
#define SYS_SLEEP_CTRL_RAM_ON_FORCE_2_SHIFT  19
#define SYS_SLEEP_CTRL_RAM_ON_FORCE_2_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_ON_TIME_3 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_ON_TIME_3         0x018C
#define ABS_SYS_SLEEP_CTRL_RAM_ON_TIME_3     0xA4002D8CUL

#define SYS_SLEEP_CTRL_RAM_ON_TIME_3_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_RAM_ON_TIME_3_WIDTH   8
#define SYS_SLEEP_CTRL_RAM_ON_TIME_3_SHIFT   0
#define SYS_SLEEP_CTRL_RAM_ON_TIME_3_SIGNED  0

#define SYS_SLEEP_CTRL_RAM_ON_FORCE_3_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_RAM_ON_FORCE_3_WIDTH  1
#define SYS_SLEEP_CTRL_RAM_ON_FORCE_3_SHIFT  19
#define SYS_SLEEP_CTRL_RAM_ON_FORCE_3_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_OFF_TIME_0 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_0         0x01A0
#define ABS_SYS_SLEEP_CTRL_RAM_OFF_TIME_0     0xA4002DA0UL

#define SYS_SLEEP_CTRL_RAM_OFF_TIME_0_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_0_WIDTH   8
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_0_SHIFT   0
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_0_SIGNED  0

#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_0_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_0_WIDTH  1
#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_0_SHIFT  19
#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_0_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_OFF_TIME_1 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_1         0x01A4
#define ABS_SYS_SLEEP_CTRL_RAM_OFF_TIME_1     0xA4002DA4UL

#define SYS_SLEEP_CTRL_RAM_OFF_TIME_1_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_1_WIDTH   8
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_1_SHIFT   0
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_1_SIGNED  0

#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_1_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_1_WIDTH  1
#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_1_SHIFT  19
#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_1_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_OFF_TIME_2 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_2         0x01A8
#define ABS_SYS_SLEEP_CTRL_RAM_OFF_TIME_2     0xA4002DA8UL

#define SYS_SLEEP_CTRL_RAM_OFF_TIME_2_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_2_WIDTH   8
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_2_SHIFT   0
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_2_SIGNED  0

#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_2_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_2_WIDTH  1
#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_2_SHIFT  19
#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_2_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_OFF_TIME_3 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_3         0x01AC
#define ABS_SYS_SLEEP_CTRL_RAM_OFF_TIME_3     0xA4002DACUL

#define SYS_SLEEP_CTRL_RAM_OFF_TIME_3_MASK    0x000000FFUL
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_3_WIDTH   8
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_3_SHIFT   0
#define SYS_SLEEP_CTRL_RAM_OFF_TIME_3_SIGNED  0

#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_3_MASK   0x00080000UL
#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_3_WIDTH  1
#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_3_SHIFT  19
#define SYS_SLEEP_CTRL_RAM_OFF_FORCE_3_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_ENABLES_0 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_ENABLES_0        0x01B0
#define ABS_SYS_SLEEP_CTRL_RAM_ENABLES_0    0xA4002DB0UL

#define SYS_SLEEP_CTRL_RAM_ENABLES_0_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_RAM_ENABLES_0_WIDTH  20
#define SYS_SLEEP_CTRL_RAM_ENABLES_0_SHIFT  0
#define SYS_SLEEP_CTRL_RAM_ENABLES_0_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_ENABLES_1 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_ENABLES_1        0x01B4
#define ABS_SYS_SLEEP_CTRL_RAM_ENABLES_1    0xA4002DB4UL

#define SYS_SLEEP_CTRL_RAM_ENABLES_1_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_RAM_ENABLES_1_WIDTH  20
#define SYS_SLEEP_CTRL_RAM_ENABLES_1_SHIFT  0
#define SYS_SLEEP_CTRL_RAM_ENABLES_1_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_ENABLES_2 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_ENABLES_2        0x01B8
#define ABS_SYS_SLEEP_CTRL_RAM_ENABLES_2    0xA4002DB8UL

#define SYS_SLEEP_CTRL_RAM_ENABLES_2_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_RAM_ENABLES_2_WIDTH  20
#define SYS_SLEEP_CTRL_RAM_ENABLES_2_SHIFT  0
#define SYS_SLEEP_CTRL_RAM_ENABLES_2_SIGNED 0

/* Register UCC_SLEEP_CTRL_RAM_ENABLES_3 (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_RAM_ENABLES_3        0x01BC
#define ABS_SYS_SLEEP_CTRL_RAM_ENABLES_3    0xA4002DBCUL

#define SYS_SLEEP_CTRL_RAM_ENABLES_3_MASK   0x000FFFFFUL
#define SYS_SLEEP_CTRL_RAM_ENABLES_3_WIDTH  20
#define SYS_SLEEP_CTRL_RAM_ENABLES_3_SHIFT  0
#define SYS_SLEEP_CTRL_RAM_ENABLES_3_SIGNED 0

/* Register UCC_SLEEP_CTRL_BOOT_CTRL (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_BOOT_CTRL              0x01C0
#define ABS_SYS_SLEEP_CTRL_BOOT_CTRL          0xA4002DC0UL

#define SYS_SLEEP_CTRL_METX_BOOT_MINIM_MASK   0x00000001UL
#define SYS_SLEEP_CTRL_METX_BOOT_MINIM_WIDTH  1
#define SYS_SLEEP_CTRL_METX_BOOT_MINIM_SHIFT  0
#define SYS_SLEEP_CTRL_METX_BOOT_MINIM_SIGNED 0

/* Register UCC_SLEEP_CTRL_MEM_MARGIN_CTRL (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_MEM_MARGIN_CTRL     0x01C4
#define ABS_SYS_SLEEP_CTRL_MEM_MARGIN_CTRL 0xA4002DC4UL

#define SYS_SLEEP_CTRL_ROM_RME_MASK        0x00000001UL
#define SYS_SLEEP_CTRL_ROM_RME_WIDTH       1
#define SYS_SLEEP_CTRL_ROM_RME_SHIFT       0
#define SYS_SLEEP_CTRL_ROM_RME_SIGNED      0

#define SYS_SLEEP_CTRL_ROM_RM_MASK         0x00000006UL
#define SYS_SLEEP_CTRL_ROM_RM_WIDTH        2
#define SYS_SLEEP_CTRL_ROM_RM_SHIFT        1
#define SYS_SLEEP_CTRL_ROM_RM_SIGNED       0

#define SYS_SLEEP_CTRL_RAM_RME_MASK        0x00000008UL
#define SYS_SLEEP_CTRL_RAM_RME_WIDTH       1
#define SYS_SLEEP_CTRL_RAM_RME_SHIFT       3
#define SYS_SLEEP_CTRL_RAM_RME_SIGNED      0

#define SYS_SLEEP_CTRL_RAM_RM_MASK         0x00000030UL
#define SYS_SLEEP_CTRL_RAM_RM_WIDTH        2
#define SYS_SLEEP_CTRL_RAM_RM_SHIFT        4
#define SYS_SLEEP_CTRL_RAM_RM_SIGNED       0

#define SYS_SLEEP_CTRL_RAM_RA_MASK         0x000000C0UL
#define SYS_SLEEP_CTRL_RAM_RA_WIDTH        2
#define SYS_SLEEP_CTRL_RAM_RA_SHIFT        6
#define SYS_SLEEP_CTRL_RAM_RA_SIGNED       0

#define SYS_SLEEP_CTRL_RAM_WA_MASK         0x00000700UL
#define SYS_SLEEP_CTRL_RAM_WA_WIDTH        3
#define SYS_SLEEP_CTRL_RAM_WA_SHIFT        8
#define SYS_SLEEP_CTRL_RAM_WA_SIGNED       0

#define SYS_SLEEP_CTRL_RAM_WPULSE_MASK     0x00003800UL
#define SYS_SLEEP_CTRL_RAM_WPULSE_WIDTH    3
#define SYS_SLEEP_CTRL_RAM_WPULSE_SHIFT    11
#define SYS_SLEEP_CTRL_RAM_WPULSE_SIGNED   0

/* Register UCC_SLEEP_CTRL_GPIO_CTRL (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_GPIO_CTRL                                           0x01C8
#define ABS_SYS_SLEEP_CTRL_GPIO_CTRL                                       0xA4002DC8UL

#define SYS_SLEEP_CTRL_ALT_BT_COEX_REQ_FUNCTION_GPIO0_MASK                 0x00000001UL
#define SYS_SLEEP_CTRL_ALT_BT_COEX_REQ_FUNCTION_GPIO0_WIDTH                1
#define SYS_SLEEP_CTRL_ALT_BT_COEX_REQ_FUNCTION_GPIO0_SHIFT                0
#define SYS_SLEEP_CTRL_ALT_BT_COEX_REQ_FUNCTION_GPIO0_SIGNED               0

#define SYS_SLEEP_CTRL_ALT_BT_COEX_STATUS0_FUNCTION_GPIO1_MASK             0x00000002UL
#define SYS_SLEEP_CTRL_ALT_BT_COEX_STATUS0_FUNCTION_GPIO1_WIDTH            1
#define SYS_SLEEP_CTRL_ALT_BT_COEX_STATUS0_FUNCTION_GPIO1_SHIFT            1
#define SYS_SLEEP_CTRL_ALT_BT_COEX_STATUS0_FUNCTION_GPIO1_SIGNED           0

#define SYS_SLEEP_CTRL_ALT_BT_COEX_GRANT_FUNCTION_GPIO2_MASK               0x00000004UL
#define SYS_SLEEP_CTRL_ALT_BT_COEX_GRANT_FUNCTION_GPIO2_WIDTH              1
#define SYS_SLEEP_CTRL_ALT_BT_COEX_GRANT_FUNCTION_GPIO2_SHIFT              2
#define SYS_SLEEP_CTRL_ALT_BT_COEX_GRANT_FUNCTION_GPIO2_SIGNED             0

#define SYS_SLEEP_CTRL_ALT_SWCTRL0_FUNCTION_GPIO3_MASK                     0x00000008UL
#define SYS_SLEEP_CTRL_ALT_SWCTRL0_FUNCTION_GPIO3_WIDTH                    1
#define SYS_SLEEP_CTRL_ALT_SWCTRL0_FUNCTION_GPIO3_SHIFT                    3
#define SYS_SLEEP_CTRL_ALT_SWCTRL0_FUNCTION_GPIO3_SIGNED                   0

#define SYS_SLEEP_CTRL_ALT_SWCTRL1_FUNCTION_GPIO4_MASK                     0x00000010UL
#define SYS_SLEEP_CTRL_ALT_SWCTRL1_FUNCTION_GPIO4_WIDTH                    1
#define SYS_SLEEP_CTRL_ALT_SWCTRL1_FUNCTION_GPIO4_SHIFT                    4
#define SYS_SLEEP_CTRL_ALT_SWCTRL1_FUNCTION_GPIO4_SIGNED                   0

#define SYS_SLEEP_CTRL_ALT_HOST_IRQ_FUNCTION_GPIO5_MASK                    0x00000020UL
#define SYS_SLEEP_CTRL_ALT_HOST_IRQ_FUNCTION_GPIO5_WIDTH                   1
#define SYS_SLEEP_CTRL_ALT_HOST_IRQ_FUNCTION_GPIO5_SHIFT                   5
#define SYS_SLEEP_CTRL_ALT_HOST_IRQ_FUNCTION_GPIO5_SIGNED                  0

#define SYS_SLEEP_CTRL_ALT_SWCTRL1_FUNCTION_BT_COEX_STATUS1_MASK           0x00000040UL
#define SYS_SLEEP_CTRL_ALT_SWCTRL1_FUNCTION_BT_COEX_STATUS1_WIDTH          1
#define SYS_SLEEP_CTRL_ALT_SWCTRL1_FUNCTION_BT_COEX_STATUS1_SHIFT          6
#define SYS_SLEEP_CTRL_ALT_SWCTRL1_FUNCTION_BT_COEX_STATUS1_SIGNED         0

#define SYS_SLEEP_CTRL_ALT_BT_COEX_REQ_FUNCTION_DIGMON0_MASK               0x00000080UL
#define SYS_SLEEP_CTRL_ALT_BT_COEX_REQ_FUNCTION_DIGMON0_WIDTH              1
#define SYS_SLEEP_CTRL_ALT_BT_COEX_REQ_FUNCTION_DIGMON0_SHIFT              7
#define SYS_SLEEP_CTRL_ALT_BT_COEX_REQ_FUNCTION_DIGMON0_SIGNED             0

#define SYS_SLEEP_CTRL_ALT_BT_COEX_STATUS0_FUNCTION_DIGMON1_MASK           0x00000100UL
#define SYS_SLEEP_CTRL_ALT_BT_COEX_STATUS0_FUNCTION_DIGMON1_WIDTH          1
#define SYS_SLEEP_CTRL_ALT_BT_COEX_STATUS0_FUNCTION_DIGMON1_SHIFT          8
#define SYS_SLEEP_CTRL_ALT_BT_COEX_STATUS0_FUNCTION_DIGMON1_SIGNED         0

#define SYS_SLEEP_CTRL_INVERT_BT_COEX_GRANT_OUTPUT_MASK                    0x00000200UL
#define SYS_SLEEP_CTRL_INVERT_BT_COEX_GRANT_OUTPUT_WIDTH                   1
#define SYS_SLEEP_CTRL_INVERT_BT_COEX_GRANT_OUTPUT_SHIFT                   9
#define SYS_SLEEP_CTRL_INVERT_BT_COEX_GRANT_OUTPUT_SIGNED                  0

#define SYS_SLEEP_CTRL_INVERT_SWCTRL0_OUTPUT_MASK                          0x00000400UL
#define SYS_SLEEP_CTRL_INVERT_SWCTRL0_OUTPUT_WIDTH                         1
#define SYS_SLEEP_CTRL_INVERT_SWCTRL0_OUTPUT_SHIFT                         10
#define SYS_SLEEP_CTRL_INVERT_SWCTRL0_OUTPUT_SIGNED                        0

#define SYS_SLEEP_CTRL_INVERT_SWCTRL1_OUTPUT_MASK                          0x00000800UL
#define SYS_SLEEP_CTRL_INVERT_SWCTRL1_OUTPUT_WIDTH                         1
#define SYS_SLEEP_CTRL_INVERT_SWCTRL1_OUTPUT_SHIFT                         11
#define SYS_SLEEP_CTRL_INVERT_SWCTRL1_OUTPUT_SIGNED                        0

#define SYS_SLEEP_CTRL_DIGMON_MASK                                         0x00007000UL
#define SYS_SLEEP_CTRL_DIGMON_WIDTH                                        3
#define SYS_SLEEP_CTRL_DIGMON_SHIFT                                        12
#define SYS_SLEEP_CTRL_DIGMON_SIGNED                                       0

#define SYS_SLEEP_CTRL_ALT_BT_COEX_GRANT_SW_CTRL0_FUNCTION_PAD_TEST_MASK   0x00008000UL
#define SYS_SLEEP_CTRL_ALT_BT_COEX_GRANT_SW_CTRL0_FUNCTION_PAD_TEST_WIDTH  1
#define SYS_SLEEP_CTRL_ALT_BT_COEX_GRANT_SW_CTRL0_FUNCTION_PAD_TEST_SHIFT  15
#define SYS_SLEEP_CTRL_ALT_BT_COEX_GRANT_SW_CTRL0_FUNCTION_PAD_TEST_SIGNED 0

/* Register UCC_SLEEP_CTRL_MCU_BOOT_ADDR_MS (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_MCU_BOOT_ADDR_MS        0x01D4
#define ABS_SYS_SLEEP_CTRL_MCU_BOOT_ADDR_MS    0xA4002DD4UL

#define SYS_SLEEP_CTRL_MCU_BOOT_ADDR_MS_MASK   0x00003FFFUL
#define SYS_SLEEP_CTRL_MCU_BOOT_ADDR_MS_WIDTH  14
#define SYS_SLEEP_CTRL_MCU_BOOT_ADDR_MS_SHIFT  0
#define SYS_SLEEP_CTRL_MCU_BOOT_ADDR_MS_SIGNED 0

/* Register UCC_SLEEP_CTRL_MCU_BOOT_ADDR_LS (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_MCU_BOOT_ADDR_LS        0x01D8
#define ABS_SYS_SLEEP_CTRL_MCU_BOOT_ADDR_LS    0xA4002DD8UL

#define SYS_SLEEP_CTRL_MCU_BOOT_ADDR_LS_MASK   0x0000FFFFUL
#define SYS_SLEEP_CTRL_MCU_BOOT_ADDR_LS_WIDTH  16
#define SYS_SLEEP_CTRL_MCU_BOOT_ADDR_LS_SHIFT  0
#define SYS_SLEEP_CTRL_MCU_BOOT_ADDR_LS_SIGNED 0

/* Register UCC_SLEEP_CTRL_MCU2_BOOT_ADDR_MS (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_MCU2_BOOT_ADDR_MS        0x01DC
#define ABS_SYS_SLEEP_CTRL_MCU2_BOOT_ADDR_MS    0xA4002DDCUL

#define SYS_SLEEP_CTRL_MCU2_BOOT_ADDR_MS_MASK   0x00003FFFUL
#define SYS_SLEEP_CTRL_MCU2_BOOT_ADDR_MS_WIDTH  14
#define SYS_SLEEP_CTRL_MCU2_BOOT_ADDR_MS_SHIFT  0
#define SYS_SLEEP_CTRL_MCU2_BOOT_ADDR_MS_SIGNED 0

/* Register UCC_SLEEP_CTRL_MCU2_BOOT_ADDR_LS (REGSLEEPCTRL) */
#define SYS_SLEEP_CTRL_MCU2_BOOT_ADDR_LS        0x01E0
#define ABS_SYS_SLEEP_CTRL_MCU2_BOOT_ADDR_LS    0xA4002DE0UL

#define SYS_SLEEP_CTRL_MCU2_BOOT_ADDR_LS_MASK   0x0000FFFFUL
#define SYS_SLEEP_CTRL_MCU2_BOOT_ADDR_LS_WIDTH  16
#define SYS_SLEEP_CTRL_MCU2_BOOT_ADDR_LS_SHIFT  0
#define SYS_SLEEP_CTRL_MCU2_BOOT_ADDR_LS_SIGNED 0

/* Register EDC_SYS_DBG_ERR_MONITOR (REGEDCREG) */
#define SYS_EDC_DBG_ERR_MONITOR                     0x001C
#define ABS_SYS_EDC_DBG_ERR_MONITOR                 0xA400601CUL

#define SYS_EDC_DBG_ERR_MONITOR_CHANNEL_MASK        0x0000003FUL
#define SYS_EDC_DBG_ERR_MONITOR_CHANNEL_WIDTH       6
#define SYS_EDC_DBG_ERR_MONITOR_CHANNEL_SHIFT       0
#define SYS_EDC_DBG_ERR_MONITOR_CHANNEL_SIGNED      0

#define SYS_EDC_DBG_ERR_MONITOR_SELECT_MASK         0x00000040UL
#define SYS_EDC_DBG_ERR_MONITOR_SELECT_WIDTH        1
#define SYS_EDC_DBG_ERR_MONITOR_SELECT_SHIFT        6
#define SYS_EDC_DBG_ERR_MONITOR_SELECT_SIGNED       0

#define SYS_EDC_DBG_AGEN_OFF_SUM_RANGE_ERR_MASK     0x00000100UL
#define SYS_EDC_DBG_AGEN_OFF_SUM_RANGE_ERR_WIDTH    1
#define SYS_EDC_DBG_AGEN_OFF_SUM_RANGE_ERR_SHIFT    8
#define SYS_EDC_DBG_AGEN_OFF_SUM_RANGE_ERR_SIGNED   0

#define SYS_EDC_DBG_TBUS_TO_PBUS_MASK_ERR_MASK      0x00000200UL
#define SYS_EDC_DBG_TBUS_TO_PBUS_MASK_ERR_WIDTH     1
#define SYS_EDC_DBG_TBUS_TO_PBUS_MASK_ERR_SHIFT     9
#define SYS_EDC_DBG_TBUS_TO_PBUS_MASK_ERR_SIGNED    0

#define SYS_EDC_DBG_TBUS_TO_TBUS_MASK_ERR_MASK      0x00000400UL
#define SYS_EDC_DBG_TBUS_TO_TBUS_MASK_ERR_WIDTH     1
#define SYS_EDC_DBG_TBUS_TO_TBUS_MASK_ERR_SHIFT     10
#define SYS_EDC_DBG_TBUS_TO_TBUS_MASK_ERR_SIGNED    0

#define SYS_EDC_DBG_TBUS_TO_EXT_RAM_MASK_ERR_MASK   0x00000800UL
#define SYS_EDC_DBG_TBUS_TO_EXT_RAM_MASK_ERR_WIDTH  1
#define SYS_EDC_DBG_TBUS_TO_EXT_RAM_MASK_ERR_SHIFT  11
#define SYS_EDC_DBG_TBUS_TO_EXT_RAM_MASK_ERR_SIGNED 0

#define SYS_EDC_DBG_TBUS_TO_GRAM_MASK_ERR_MASK      0x00001000UL
#define SYS_EDC_DBG_TBUS_TO_GRAM_MASK_ERR_WIDTH     1
#define SYS_EDC_DBG_TBUS_TO_GRAM_MASK_ERR_SHIFT     12
#define SYS_EDC_DBG_TBUS_TO_GRAM_MASK_ERR_SIGNED    0

#define SYS_EDC_DBG_MMR_TO_TBUS_MASK_ERR_MASK       0x00002000UL
#define SYS_EDC_DBG_MMR_TO_TBUS_MASK_ERR_WIDTH      1
#define SYS_EDC_DBG_MMR_TO_TBUS_MASK_ERR_SHIFT      13
#define SYS_EDC_DBG_MMR_TO_TBUS_MASK_ERR_SIGNED     0

#define SYS_EDC_DBG_PBUS_TO_PBUS_MASK_ERR_MASK      0x00004000UL
#define SYS_EDC_DBG_PBUS_TO_PBUS_MASK_ERR_WIDTH     1
#define SYS_EDC_DBG_PBUS_TO_PBUS_MASK_ERR_SHIFT     14
#define SYS_EDC_DBG_PBUS_TO_PBUS_MASK_ERR_SIGNED    0

#define SYS_EDC_DBG_PBUS_TO_TBUS_MASK_ERR_MASK      0x00008000UL
#define SYS_EDC_DBG_PBUS_TO_TBUS_MASK_ERR_WIDTH     1
#define SYS_EDC_DBG_PBUS_TO_TBUS_MASK_ERR_SHIFT     15
#define SYS_EDC_DBG_PBUS_TO_TBUS_MASK_ERR_SIGNED    0

#define SYS_EDC_DBG_PBUS_TO_EXT_RAM_MASK_ERR_MASK   0x00010000UL
#define SYS_EDC_DBG_PBUS_TO_EXT_RAM_MASK_ERR_WIDTH  1
#define SYS_EDC_DBG_PBUS_TO_EXT_RAM_MASK_ERR_SHIFT  16
#define SYS_EDC_DBG_PBUS_TO_EXT_RAM_MASK_ERR_SIGNED 0

#define SYS_EDC_DBG_PBUS_TO_GRAM_MASK_ERR_MASK      0x00020000UL
#define SYS_EDC_DBG_PBUS_TO_GRAM_MASK_ERR_WIDTH     1
#define SYS_EDC_DBG_PBUS_TO_GRAM_MASK_ERR_SHIFT     17
#define SYS_EDC_DBG_PBUS_TO_GRAM_MASK_ERR_SIGNED    0

#define SYS_EDC_DBG_EXT_RAM_TO_PBUS_MASK_ERR_MASK   0x00040000UL
#define SYS_EDC_DBG_EXT_RAM_TO_PBUS_MASK_ERR_WIDTH  1
#define SYS_EDC_DBG_EXT_RAM_TO_PBUS_MASK_ERR_SHIFT  18
#define SYS_EDC_DBG_EXT_RAM_TO_PBUS_MASK_ERR_SIGNED 0

#define SYS_EDC_DBG_EXT_RAM_TO_TBUS_MASK_ERR_MASK   0x00080000UL
#define SYS_EDC_DBG_EXT_RAM_TO_TBUS_MASK_ERR_WIDTH  1
#define SYS_EDC_DBG_EXT_RAM_TO_TBUS_MASK_ERR_SHIFT  19
#define SYS_EDC_DBG_EXT_RAM_TO_TBUS_MASK_ERR_SIGNED 0

#define SYS_EDC_DBG_GRAM_TO_PBUS_MASK_ERR_MASK      0x00400000UL
#define SYS_EDC_DBG_GRAM_TO_PBUS_MASK_ERR_WIDTH     1
#define SYS_EDC_DBG_GRAM_TO_PBUS_MASK_ERR_SHIFT     22
#define SYS_EDC_DBG_GRAM_TO_PBUS_MASK_ERR_SIGNED    0

#define SYS_EDC_DBG_GRAM_TO_TBUS_MASK_ERR_MASK      0x00800000UL
#define SYS_EDC_DBG_GRAM_TO_TBUS_MASK_ERR_WIDTH     1
#define SYS_EDC_DBG_GRAM_TO_TBUS_MASK_ERR_SHIFT     23
#define SYS_EDC_DBG_GRAM_TO_TBUS_MASK_ERR_SIGNED    0

/* Register EDC_SYS_CONTROL_0 (REGEDCREG) */
#define SYS_EDC_CONTROL_0                  0x0020
#define ABS_SYS_EDC_CONTROL_0              0xA4006020UL

#define SYS_EDC_STATE_0_MASK               0x00000003UL
#define SYS_EDC_STATE_0_WIDTH              2
#define SYS_EDC_STATE_0_SHIFT              0
#define SYS_EDC_STATE_0_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_0_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_0_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_0_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_0_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_0_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_0_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_0_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_0_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_0_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_0_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_0_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_0_SIGNED  0

#define SYS_EDC_RUN_0_MASK                 0x20000000UL
#define SYS_EDC_RUN_0_WIDTH                1
#define SYS_EDC_RUN_0_SHIFT                29
#define SYS_EDC_RUN_0_SIGNED               0

#define SYS_EDC_STEP_0_MASK                0x40000000UL
#define SYS_EDC_STEP_0_WIDTH               1
#define SYS_EDC_STEP_0_SHIFT               30
#define SYS_EDC_STEP_0_SIGNED              0

#define SYS_EDC_HALT_0_MASK                0x80000000UL
#define SYS_EDC_HALT_0_WIDTH               1
#define SYS_EDC_HALT_0_SHIFT               31
#define SYS_EDC_HALT_0_SIGNED              0

/* Register EDC_SYS_PC_0 (REGEDCREG) */
#define SYS_EDC_PC_0        0x0024
#define ABS_SYS_EDC_PC_0    0xA4006024UL

#define SYS_EDC_PC_0_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_0_WIDTH  24
#define SYS_EDC_PC_0_SHIFT  0
#define SYS_EDC_PC_0_SIGNED 0

/* Register EDC_SYS_CONTROL_1 (REGEDCREG) */
#define SYS_EDC_CONTROL_1                  0x0028
#define ABS_SYS_EDC_CONTROL_1              0xA4006028UL

#define SYS_EDC_STATE_1_MASK               0x00000003UL
#define SYS_EDC_STATE_1_WIDTH              2
#define SYS_EDC_STATE_1_SHIFT              0
#define SYS_EDC_STATE_1_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_1_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_1_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_1_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_1_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_1_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_1_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_1_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_1_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_1_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_1_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_1_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_1_SIGNED  0

#define SYS_EDC_RUN_1_MASK                 0x20000000UL
#define SYS_EDC_RUN_1_WIDTH                1
#define SYS_EDC_RUN_1_SHIFT                29
#define SYS_EDC_RUN_1_SIGNED               0

#define SYS_EDC_STEP_1_MASK                0x40000000UL
#define SYS_EDC_STEP_1_WIDTH               1
#define SYS_EDC_STEP_1_SHIFT               30
#define SYS_EDC_STEP_1_SIGNED              0

#define SYS_EDC_HALT_1_MASK                0x80000000UL
#define SYS_EDC_HALT_1_WIDTH               1
#define SYS_EDC_HALT_1_SHIFT               31
#define SYS_EDC_HALT_1_SIGNED              0

/* Register EDC_SYS_PC_1 (REGEDCREG) */
#define SYS_EDC_PC_1        0x002C
#define ABS_SYS_EDC_PC_1    0xA400602CUL

#define SYS_EDC_PC_1_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_1_WIDTH  24
#define SYS_EDC_PC_1_SHIFT  0
#define SYS_EDC_PC_1_SIGNED 0

/* Register EDC_SYS_CONTROL_2 (REGEDCREG) */
#define SYS_EDC_CONTROL_2                  0x0030
#define ABS_SYS_EDC_CONTROL_2              0xA4006030UL

#define SYS_EDC_STATE_2_MASK               0x00000003UL
#define SYS_EDC_STATE_2_WIDTH              2
#define SYS_EDC_STATE_2_SHIFT              0
#define SYS_EDC_STATE_2_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_2_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_2_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_2_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_2_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_2_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_2_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_2_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_2_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_2_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_2_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_2_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_2_SIGNED  0

#define SYS_EDC_RUN_2_MASK                 0x20000000UL
#define SYS_EDC_RUN_2_WIDTH                1
#define SYS_EDC_RUN_2_SHIFT                29
#define SYS_EDC_RUN_2_SIGNED               0

#define SYS_EDC_STEP_2_MASK                0x40000000UL
#define SYS_EDC_STEP_2_WIDTH               1
#define SYS_EDC_STEP_2_SHIFT               30
#define SYS_EDC_STEP_2_SIGNED              0

#define SYS_EDC_HALT_2_MASK                0x80000000UL
#define SYS_EDC_HALT_2_WIDTH               1
#define SYS_EDC_HALT_2_SHIFT               31
#define SYS_EDC_HALT_2_SIGNED              0

/* Register EDC_SYS_PC_2 (REGEDCREG) */
#define SYS_EDC_PC_2        0x0034
#define ABS_SYS_EDC_PC_2    0xA4006034UL

#define SYS_EDC_PC_2_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_2_WIDTH  24
#define SYS_EDC_PC_2_SHIFT  0
#define SYS_EDC_PC_2_SIGNED 0

/* Register EDC_SYS_CONTROL_3 (REGEDCREG) */
#define SYS_EDC_CONTROL_3                  0x0038
#define ABS_SYS_EDC_CONTROL_3              0xA4006038UL

#define SYS_EDC_STATE_3_MASK               0x00000003UL
#define SYS_EDC_STATE_3_WIDTH              2
#define SYS_EDC_STATE_3_SHIFT              0
#define SYS_EDC_STATE_3_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_3_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_3_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_3_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_3_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_3_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_3_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_3_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_3_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_3_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_3_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_3_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_3_SIGNED  0

#define SYS_EDC_RUN_3_MASK                 0x20000000UL
#define SYS_EDC_RUN_3_WIDTH                1
#define SYS_EDC_RUN_3_SHIFT                29
#define SYS_EDC_RUN_3_SIGNED               0

#define SYS_EDC_STEP_3_MASK                0x40000000UL
#define SYS_EDC_STEP_3_WIDTH               1
#define SYS_EDC_STEP_3_SHIFT               30
#define SYS_EDC_STEP_3_SIGNED              0

#define SYS_EDC_HALT_3_MASK                0x80000000UL
#define SYS_EDC_HALT_3_WIDTH               1
#define SYS_EDC_HALT_3_SHIFT               31
#define SYS_EDC_HALT_3_SIGNED              0

/* Register EDC_SYS_PC_3 (REGEDCREG) */
#define SYS_EDC_PC_3        0x003C
#define ABS_SYS_EDC_PC_3    0xA400603CUL

#define SYS_EDC_PC_3_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_3_WIDTH  24
#define SYS_EDC_PC_3_SHIFT  0
#define SYS_EDC_PC_3_SIGNED 0

/* Register EDC_SYS_CONTROL_4 (REGEDCREG) */
#define SYS_EDC_CONTROL_4                  0x0040
#define ABS_SYS_EDC_CONTROL_4              0xA4006040UL

#define SYS_EDC_STATE_4_MASK               0x00000003UL
#define SYS_EDC_STATE_4_WIDTH              2
#define SYS_EDC_STATE_4_SHIFT              0
#define SYS_EDC_STATE_4_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_4_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_4_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_4_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_4_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_4_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_4_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_4_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_4_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_4_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_4_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_4_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_4_SIGNED  0

#define SYS_EDC_RUN_4_MASK                 0x20000000UL
#define SYS_EDC_RUN_4_WIDTH                1
#define SYS_EDC_RUN_4_SHIFT                29
#define SYS_EDC_RUN_4_SIGNED               0

#define SYS_EDC_STEP_4_MASK                0x40000000UL
#define SYS_EDC_STEP_4_WIDTH               1
#define SYS_EDC_STEP_4_SHIFT               30
#define SYS_EDC_STEP_4_SIGNED              0

#define SYS_EDC_HALT_4_MASK                0x80000000UL
#define SYS_EDC_HALT_4_WIDTH               1
#define SYS_EDC_HALT_4_SHIFT               31
#define SYS_EDC_HALT_4_SIGNED              0

/* Register EDC_SYS_PC_4 (REGEDCREG) */
#define SYS_EDC_PC_4        0x0044
#define ABS_SYS_EDC_PC_4    0xA4006044UL

#define SYS_EDC_PC_4_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_4_WIDTH  24
#define SYS_EDC_PC_4_SHIFT  0
#define SYS_EDC_PC_4_SIGNED 0

/* Register EDC_SYS_CONTROL_5 (REGEDCREG) */
#define SYS_EDC_CONTROL_5                  0x0048
#define ABS_SYS_EDC_CONTROL_5              0xA4006048UL

#define SYS_EDC_STATE_5_MASK               0x00000003UL
#define SYS_EDC_STATE_5_WIDTH              2
#define SYS_EDC_STATE_5_SHIFT              0
#define SYS_EDC_STATE_5_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_5_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_5_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_5_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_5_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_5_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_5_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_5_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_5_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_5_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_5_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_5_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_5_SIGNED  0

#define SYS_EDC_RUN_5_MASK                 0x20000000UL
#define SYS_EDC_RUN_5_WIDTH                1
#define SYS_EDC_RUN_5_SHIFT                29
#define SYS_EDC_RUN_5_SIGNED               0

#define SYS_EDC_STEP_5_MASK                0x40000000UL
#define SYS_EDC_STEP_5_WIDTH               1
#define SYS_EDC_STEP_5_SHIFT               30
#define SYS_EDC_STEP_5_SIGNED              0

#define SYS_EDC_HALT_5_MASK                0x80000000UL
#define SYS_EDC_HALT_5_WIDTH               1
#define SYS_EDC_HALT_5_SHIFT               31
#define SYS_EDC_HALT_5_SIGNED              0

/* Register EDC_SYS_PC_5 (REGEDCREG) */
#define SYS_EDC_PC_5        0x004C
#define ABS_SYS_EDC_PC_5    0xA400604CUL

#define SYS_EDC_PC_5_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_5_WIDTH  24
#define SYS_EDC_PC_5_SHIFT  0
#define SYS_EDC_PC_5_SIGNED 0

/* Register EDC_SYS_CONTROL_6 (REGEDCREG) */
#define SYS_EDC_CONTROL_6                  0x0050
#define ABS_SYS_EDC_CONTROL_6              0xA4006050UL

#define SYS_EDC_STATE_6_MASK               0x00000003UL
#define SYS_EDC_STATE_6_WIDTH              2
#define SYS_EDC_STATE_6_SHIFT              0
#define SYS_EDC_STATE_6_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_6_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_6_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_6_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_6_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_6_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_6_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_6_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_6_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_6_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_6_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_6_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_6_SIGNED  0

#define SYS_EDC_RUN_6_MASK                 0x20000000UL
#define SYS_EDC_RUN_6_WIDTH                1
#define SYS_EDC_RUN_6_SHIFT                29
#define SYS_EDC_RUN_6_SIGNED               0

#define SYS_EDC_STEP_6_MASK                0x40000000UL
#define SYS_EDC_STEP_6_WIDTH               1
#define SYS_EDC_STEP_6_SHIFT               30
#define SYS_EDC_STEP_6_SIGNED              0

#define SYS_EDC_HALT_6_MASK                0x80000000UL
#define SYS_EDC_HALT_6_WIDTH               1
#define SYS_EDC_HALT_6_SHIFT               31
#define SYS_EDC_HALT_6_SIGNED              0

/* Register EDC_SYS_PC_6 (REGEDCREG) */
#define SYS_EDC_PC_6        0x0054
#define ABS_SYS_EDC_PC_6    0xA4006054UL

#define SYS_EDC_PC_6_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_6_WIDTH  24
#define SYS_EDC_PC_6_SHIFT  0
#define SYS_EDC_PC_6_SIGNED 0

/* Register EDC_SYS_CONTROL_7 (REGEDCREG) */
#define SYS_EDC_CONTROL_7                  0x0058
#define ABS_SYS_EDC_CONTROL_7              0xA4006058UL

#define SYS_EDC_STATE_7_MASK               0x00000003UL
#define SYS_EDC_STATE_7_WIDTH              2
#define SYS_EDC_STATE_7_SHIFT              0
#define SYS_EDC_STATE_7_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_7_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_7_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_7_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_7_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_7_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_7_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_7_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_7_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_7_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_7_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_7_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_7_SIGNED  0

#define SYS_EDC_RUN_7_MASK                 0x20000000UL
#define SYS_EDC_RUN_7_WIDTH                1
#define SYS_EDC_RUN_7_SHIFT                29
#define SYS_EDC_RUN_7_SIGNED               0

#define SYS_EDC_STEP_7_MASK                0x40000000UL
#define SYS_EDC_STEP_7_WIDTH               1
#define SYS_EDC_STEP_7_SHIFT               30
#define SYS_EDC_STEP_7_SIGNED              0

#define SYS_EDC_HALT_7_MASK                0x80000000UL
#define SYS_EDC_HALT_7_WIDTH               1
#define SYS_EDC_HALT_7_SHIFT               31
#define SYS_EDC_HALT_7_SIGNED              0

/* Register EDC_SYS_PC_7 (REGEDCREG) */
#define SYS_EDC_PC_7        0x005C
#define ABS_SYS_EDC_PC_7    0xA400605CUL

#define SYS_EDC_PC_7_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_7_WIDTH  24
#define SYS_EDC_PC_7_SHIFT  0
#define SYS_EDC_PC_7_SIGNED 0

/* Register EDC_SYS_CONTROL_8 (REGEDCREG) */
#define SYS_EDC_CONTROL_8                  0x0060
#define ABS_SYS_EDC_CONTROL_8              0xA4006060UL

#define SYS_EDC_STATE_8_MASK               0x00000003UL
#define SYS_EDC_STATE_8_WIDTH              2
#define SYS_EDC_STATE_8_SHIFT              0
#define SYS_EDC_STATE_8_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_8_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_8_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_8_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_8_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_8_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_8_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_8_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_8_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_8_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_8_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_8_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_8_SIGNED  0

#define SYS_EDC_RUN_8_MASK                 0x20000000UL
#define SYS_EDC_RUN_8_WIDTH                1
#define SYS_EDC_RUN_8_SHIFT                29
#define SYS_EDC_RUN_8_SIGNED               0

#define SYS_EDC_STEP_8_MASK                0x40000000UL
#define SYS_EDC_STEP_8_WIDTH               1
#define SYS_EDC_STEP_8_SHIFT               30
#define SYS_EDC_STEP_8_SIGNED              0

#define SYS_EDC_HALT_8_MASK                0x80000000UL
#define SYS_EDC_HALT_8_WIDTH               1
#define SYS_EDC_HALT_8_SHIFT               31
#define SYS_EDC_HALT_8_SIGNED              0

/* Register EDC_SYS_PC_8 (REGEDCREG) */
#define SYS_EDC_PC_8        0x0064
#define ABS_SYS_EDC_PC_8    0xA4006064UL

#define SYS_EDC_PC_8_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_8_WIDTH  24
#define SYS_EDC_PC_8_SHIFT  0
#define SYS_EDC_PC_8_SIGNED 0

/* Register EDC_SYS_CONTROL_9 (REGEDCREG) */
#define SYS_EDC_CONTROL_9                  0x0068
#define ABS_SYS_EDC_CONTROL_9              0xA4006068UL

#define SYS_EDC_STATE_9_MASK               0x00000003UL
#define SYS_EDC_STATE_9_WIDTH              2
#define SYS_EDC_STATE_9_SHIFT              0
#define SYS_EDC_STATE_9_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_9_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_9_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_9_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_9_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_9_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_9_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_9_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_9_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_9_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_9_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_9_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_9_SIGNED  0

#define SYS_EDC_RUN_9_MASK                 0x20000000UL
#define SYS_EDC_RUN_9_WIDTH                1
#define SYS_EDC_RUN_9_SHIFT                29
#define SYS_EDC_RUN_9_SIGNED               0

#define SYS_EDC_STEP_9_MASK                0x40000000UL
#define SYS_EDC_STEP_9_WIDTH               1
#define SYS_EDC_STEP_9_SHIFT               30
#define SYS_EDC_STEP_9_SIGNED              0

#define SYS_EDC_HALT_9_MASK                0x80000000UL
#define SYS_EDC_HALT_9_WIDTH               1
#define SYS_EDC_HALT_9_SHIFT               31
#define SYS_EDC_HALT_9_SIGNED              0

/* Register EDC_SYS_PC_9 (REGEDCREG) */
#define SYS_EDC_PC_9        0x006C
#define ABS_SYS_EDC_PC_9    0xA400606CUL

#define SYS_EDC_PC_9_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_9_WIDTH  24
#define SYS_EDC_PC_9_SHIFT  0
#define SYS_EDC_PC_9_SIGNED 0

/* Register EDC_SYS_CONTROL_10 (REGEDCREG) */
#define SYS_EDC_CONTROL_10                  0x0070
#define ABS_SYS_EDC_CONTROL_10              0xA4006070UL

#define SYS_EDC_STATE_10_MASK               0x00000003UL
#define SYS_EDC_STATE_10_WIDTH              2
#define SYS_EDC_STATE_10_SHIFT              0
#define SYS_EDC_STATE_10_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_10_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_10_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_10_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_10_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_10_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_10_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_10_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_10_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_10_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_10_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_10_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_10_SIGNED  0

#define SYS_EDC_RUN_10_MASK                 0x20000000UL
#define SYS_EDC_RUN_10_WIDTH                1
#define SYS_EDC_RUN_10_SHIFT                29
#define SYS_EDC_RUN_10_SIGNED               0

#define SYS_EDC_STEP_10_MASK                0x40000000UL
#define SYS_EDC_STEP_10_WIDTH               1
#define SYS_EDC_STEP_10_SHIFT               30
#define SYS_EDC_STEP_10_SIGNED              0

#define SYS_EDC_HALT_10_MASK                0x80000000UL
#define SYS_EDC_HALT_10_WIDTH               1
#define SYS_EDC_HALT_10_SHIFT               31
#define SYS_EDC_HALT_10_SIGNED              0

/* Register EDC_SYS_PC_10 (REGEDCREG) */
#define SYS_EDC_PC_10        0x0074
#define ABS_SYS_EDC_PC_10    0xA4006074UL

#define SYS_EDC_PC_10_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_10_WIDTH  24
#define SYS_EDC_PC_10_SHIFT  0
#define SYS_EDC_PC_10_SIGNED 0

/* Register EDC_SYS_CONTROL_11 (REGEDCREG) */
#define SYS_EDC_CONTROL_11                  0x0078
#define ABS_SYS_EDC_CONTROL_11              0xA4006078UL

#define SYS_EDC_STATE_11_MASK               0x00000003UL
#define SYS_EDC_STATE_11_WIDTH              2
#define SYS_EDC_STATE_11_SHIFT              0
#define SYS_EDC_STATE_11_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_11_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_11_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_11_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_11_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_11_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_11_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_11_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_11_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_11_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_11_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_11_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_11_SIGNED  0

#define SYS_EDC_RUN_11_MASK                 0x20000000UL
#define SYS_EDC_RUN_11_WIDTH                1
#define SYS_EDC_RUN_11_SHIFT                29
#define SYS_EDC_RUN_11_SIGNED               0

#define SYS_EDC_STEP_11_MASK                0x40000000UL
#define SYS_EDC_STEP_11_WIDTH               1
#define SYS_EDC_STEP_11_SHIFT               30
#define SYS_EDC_STEP_11_SIGNED              0

#define SYS_EDC_HALT_11_MASK                0x80000000UL
#define SYS_EDC_HALT_11_WIDTH               1
#define SYS_EDC_HALT_11_SHIFT               31
#define SYS_EDC_HALT_11_SIGNED              0

/* Register EDC_SYS_PC_11 (REGEDCREG) */
#define SYS_EDC_PC_11        0x007C
#define ABS_SYS_EDC_PC_11    0xA400607CUL

#define SYS_EDC_PC_11_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_11_WIDTH  24
#define SYS_EDC_PC_11_SHIFT  0
#define SYS_EDC_PC_11_SIGNED 0

/* Register EDC_SYS_CONTROL_12 (REGEDCREG) */
#define SYS_EDC_CONTROL_12                  0x0080
#define ABS_SYS_EDC_CONTROL_12              0xA4006080UL

#define SYS_EDC_STATE_12_MASK               0x00000003UL
#define SYS_EDC_STATE_12_WIDTH              2
#define SYS_EDC_STATE_12_SHIFT              0
#define SYS_EDC_STATE_12_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_12_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_12_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_12_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_12_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_12_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_12_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_12_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_12_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_12_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_12_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_12_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_12_SIGNED  0

#define SYS_EDC_RUN_12_MASK                 0x20000000UL
#define SYS_EDC_RUN_12_WIDTH                1
#define SYS_EDC_RUN_12_SHIFT                29
#define SYS_EDC_RUN_12_SIGNED               0

#define SYS_EDC_STEP_12_MASK                0x40000000UL
#define SYS_EDC_STEP_12_WIDTH               1
#define SYS_EDC_STEP_12_SHIFT               30
#define SYS_EDC_STEP_12_SIGNED              0

#define SYS_EDC_HALT_12_MASK                0x80000000UL
#define SYS_EDC_HALT_12_WIDTH               1
#define SYS_EDC_HALT_12_SHIFT               31
#define SYS_EDC_HALT_12_SIGNED              0

/* Register EDC_SYS_PC_12 (REGEDCREG) */
#define SYS_EDC_PC_12        0x0084
#define ABS_SYS_EDC_PC_12    0xA4006084UL

#define SYS_EDC_PC_12_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_12_WIDTH  24
#define SYS_EDC_PC_12_SHIFT  0
#define SYS_EDC_PC_12_SIGNED 0

/* Register EDC_SYS_CONTROL_13 (REGEDCREG) */
#define SYS_EDC_CONTROL_13                  0x0088
#define ABS_SYS_EDC_CONTROL_13              0xA4006088UL

#define SYS_EDC_STATE_13_MASK               0x00000003UL
#define SYS_EDC_STATE_13_WIDTH              2
#define SYS_EDC_STATE_13_SHIFT              0
#define SYS_EDC_STATE_13_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_13_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_13_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_13_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_13_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_13_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_13_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_13_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_13_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_13_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_13_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_13_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_13_SIGNED  0

#define SYS_EDC_RUN_13_MASK                 0x20000000UL
#define SYS_EDC_RUN_13_WIDTH                1
#define SYS_EDC_RUN_13_SHIFT                29
#define SYS_EDC_RUN_13_SIGNED               0

#define SYS_EDC_STEP_13_MASK                0x40000000UL
#define SYS_EDC_STEP_13_WIDTH               1
#define SYS_EDC_STEP_13_SHIFT               30
#define SYS_EDC_STEP_13_SIGNED              0

#define SYS_EDC_HALT_13_MASK                0x80000000UL
#define SYS_EDC_HALT_13_WIDTH               1
#define SYS_EDC_HALT_13_SHIFT               31
#define SYS_EDC_HALT_13_SIGNED              0

/* Register EDC_SYS_PC_13 (REGEDCREG) */
#define SYS_EDC_PC_13        0x008C
#define ABS_SYS_EDC_PC_13    0xA400608CUL

#define SYS_EDC_PC_13_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_13_WIDTH  24
#define SYS_EDC_PC_13_SHIFT  0
#define SYS_EDC_PC_13_SIGNED 0

/* Register EDC_SYS_CONTROL_14 (REGEDCREG) */
#define SYS_EDC_CONTROL_14                  0x0090
#define ABS_SYS_EDC_CONTROL_14              0xA4006090UL

#define SYS_EDC_STATE_14_MASK               0x00000003UL
#define SYS_EDC_STATE_14_WIDTH              2
#define SYS_EDC_STATE_14_SHIFT              0
#define SYS_EDC_STATE_14_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_14_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_14_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_14_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_14_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_14_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_14_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_14_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_14_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_14_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_14_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_14_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_14_SIGNED  0

#define SYS_EDC_RUN_14_MASK                 0x20000000UL
#define SYS_EDC_RUN_14_WIDTH                1
#define SYS_EDC_RUN_14_SHIFT                29
#define SYS_EDC_RUN_14_SIGNED               0

#define SYS_EDC_STEP_14_MASK                0x40000000UL
#define SYS_EDC_STEP_14_WIDTH               1
#define SYS_EDC_STEP_14_SHIFT               30
#define SYS_EDC_STEP_14_SIGNED              0

#define SYS_EDC_HALT_14_MASK                0x80000000UL
#define SYS_EDC_HALT_14_WIDTH               1
#define SYS_EDC_HALT_14_SHIFT               31
#define SYS_EDC_HALT_14_SIGNED              0

/* Register EDC_SYS_PC_14 (REGEDCREG) */
#define SYS_EDC_PC_14        0x0094
#define ABS_SYS_EDC_PC_14    0xA4006094UL

#define SYS_EDC_PC_14_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_14_WIDTH  24
#define SYS_EDC_PC_14_SHIFT  0
#define SYS_EDC_PC_14_SIGNED 0

/* Register EDC_SYS_CONTROL_15 (REGEDCREG) */
#define SYS_EDC_CONTROL_15                  0x0098
#define ABS_SYS_EDC_CONTROL_15              0xA4006098UL

#define SYS_EDC_STATE_15_MASK               0x00000003UL
#define SYS_EDC_STATE_15_WIDTH              2
#define SYS_EDC_STATE_15_SHIFT              0
#define SYS_EDC_STATE_15_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_15_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_15_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_15_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_15_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_15_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_15_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_15_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_15_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_15_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_15_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_15_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_15_SIGNED  0

#define SYS_EDC_RUN_15_MASK                 0x20000000UL
#define SYS_EDC_RUN_15_WIDTH                1
#define SYS_EDC_RUN_15_SHIFT                29
#define SYS_EDC_RUN_15_SIGNED               0

#define SYS_EDC_STEP_15_MASK                0x40000000UL
#define SYS_EDC_STEP_15_WIDTH               1
#define SYS_EDC_STEP_15_SHIFT               30
#define SYS_EDC_STEP_15_SIGNED              0

#define SYS_EDC_HALT_15_MASK                0x80000000UL
#define SYS_EDC_HALT_15_WIDTH               1
#define SYS_EDC_HALT_15_SHIFT               31
#define SYS_EDC_HALT_15_SIGNED              0

/* Register EDC_SYS_PC_15 (REGEDCREG) */
#define SYS_EDC_PC_15        0x009C
#define ABS_SYS_EDC_PC_15    0xA400609CUL

#define SYS_EDC_PC_15_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_15_WIDTH  24
#define SYS_EDC_PC_15_SHIFT  0
#define SYS_EDC_PC_15_SIGNED 0

/* Register EDC_SYS_CONTROL_16 (REGEDCREG) */
#define SYS_EDC_CONTROL_16                  0x00A0
#define ABS_SYS_EDC_CONTROL_16              0xA40060A0UL

#define SYS_EDC_STATE_16_MASK               0x00000003UL
#define SYS_EDC_STATE_16_WIDTH              2
#define SYS_EDC_STATE_16_SHIFT              0
#define SYS_EDC_STATE_16_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_16_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_16_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_16_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_16_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_16_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_16_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_16_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_16_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_16_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_16_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_16_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_16_SIGNED  0

#define SYS_EDC_RUN_16_MASK                 0x20000000UL
#define SYS_EDC_RUN_16_WIDTH                1
#define SYS_EDC_RUN_16_SHIFT                29
#define SYS_EDC_RUN_16_SIGNED               0

#define SYS_EDC_STEP_16_MASK                0x40000000UL
#define SYS_EDC_STEP_16_WIDTH               1
#define SYS_EDC_STEP_16_SHIFT               30
#define SYS_EDC_STEP_16_SIGNED              0

#define SYS_EDC_HALT_16_MASK                0x80000000UL
#define SYS_EDC_HALT_16_WIDTH               1
#define SYS_EDC_HALT_16_SHIFT               31
#define SYS_EDC_HALT_16_SIGNED              0

/* Register EDC_SYS_PC_16 (REGEDCREG) */
#define SYS_EDC_PC_16        0x00A4
#define ABS_SYS_EDC_PC_16    0xA40060A4UL

#define SYS_EDC_PC_16_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_16_WIDTH  24
#define SYS_EDC_PC_16_SHIFT  0
#define SYS_EDC_PC_16_SIGNED 0

/* Register EDC_SYS_CONTROL_17 (REGEDCREG) */
#define SYS_EDC_CONTROL_17                  0x00A8
#define ABS_SYS_EDC_CONTROL_17              0xA40060A8UL

#define SYS_EDC_STATE_17_MASK               0x00000003UL
#define SYS_EDC_STATE_17_WIDTH              2
#define SYS_EDC_STATE_17_SHIFT              0
#define SYS_EDC_STATE_17_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_17_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_17_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_17_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_17_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_17_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_17_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_17_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_17_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_17_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_17_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_17_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_17_SIGNED  0

#define SYS_EDC_RUN_17_MASK                 0x20000000UL
#define SYS_EDC_RUN_17_WIDTH                1
#define SYS_EDC_RUN_17_SHIFT                29
#define SYS_EDC_RUN_17_SIGNED               0

#define SYS_EDC_STEP_17_MASK                0x40000000UL
#define SYS_EDC_STEP_17_WIDTH               1
#define SYS_EDC_STEP_17_SHIFT               30
#define SYS_EDC_STEP_17_SIGNED              0

#define SYS_EDC_HALT_17_MASK                0x80000000UL
#define SYS_EDC_HALT_17_WIDTH               1
#define SYS_EDC_HALT_17_SHIFT               31
#define SYS_EDC_HALT_17_SIGNED              0

/* Register EDC_SYS_PC_17 (REGEDCREG) */
#define SYS_EDC_PC_17        0x00AC
#define ABS_SYS_EDC_PC_17    0xA40060ACUL

#define SYS_EDC_PC_17_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_17_WIDTH  24
#define SYS_EDC_PC_17_SHIFT  0
#define SYS_EDC_PC_17_SIGNED 0

/* Register EDC_SYS_CONTROL_18 (REGEDCREG) */
#define SYS_EDC_CONTROL_18                  0x00B0
#define ABS_SYS_EDC_CONTROL_18              0xA40060B0UL

#define SYS_EDC_STATE_18_MASK               0x00000003UL
#define SYS_EDC_STATE_18_WIDTH              2
#define SYS_EDC_STATE_18_SHIFT              0
#define SYS_EDC_STATE_18_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_18_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_18_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_18_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_18_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_18_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_18_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_18_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_18_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_18_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_18_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_18_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_18_SIGNED  0

#define SYS_EDC_RUN_18_MASK                 0x20000000UL
#define SYS_EDC_RUN_18_WIDTH                1
#define SYS_EDC_RUN_18_SHIFT                29
#define SYS_EDC_RUN_18_SIGNED               0

#define SYS_EDC_STEP_18_MASK                0x40000000UL
#define SYS_EDC_STEP_18_WIDTH               1
#define SYS_EDC_STEP_18_SHIFT               30
#define SYS_EDC_STEP_18_SIGNED              0

#define SYS_EDC_HALT_18_MASK                0x80000000UL
#define SYS_EDC_HALT_18_WIDTH               1
#define SYS_EDC_HALT_18_SHIFT               31
#define SYS_EDC_HALT_18_SIGNED              0

/* Register EDC_SYS_PC_18 (REGEDCREG) */
#define SYS_EDC_PC_18        0x00B4
#define ABS_SYS_EDC_PC_18    0xA40060B4UL

#define SYS_EDC_PC_18_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_18_WIDTH  24
#define SYS_EDC_PC_18_SHIFT  0
#define SYS_EDC_PC_18_SIGNED 0

/* Register EDC_SYS_CONTROL_19 (REGEDCREG) */
#define SYS_EDC_CONTROL_19                  0x00B8
#define ABS_SYS_EDC_CONTROL_19              0xA40060B8UL

#define SYS_EDC_STATE_19_MASK               0x00000003UL
#define SYS_EDC_STATE_19_WIDTH              2
#define SYS_EDC_STATE_19_SHIFT              0
#define SYS_EDC_STATE_19_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_19_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_19_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_19_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_19_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_19_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_19_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_19_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_19_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_19_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_19_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_19_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_19_SIGNED  0

#define SYS_EDC_RUN_19_MASK                 0x20000000UL
#define SYS_EDC_RUN_19_WIDTH                1
#define SYS_EDC_RUN_19_SHIFT                29
#define SYS_EDC_RUN_19_SIGNED               0

#define SYS_EDC_STEP_19_MASK                0x40000000UL
#define SYS_EDC_STEP_19_WIDTH               1
#define SYS_EDC_STEP_19_SHIFT               30
#define SYS_EDC_STEP_19_SIGNED              0

#define SYS_EDC_HALT_19_MASK                0x80000000UL
#define SYS_EDC_HALT_19_WIDTH               1
#define SYS_EDC_HALT_19_SHIFT               31
#define SYS_EDC_HALT_19_SIGNED              0

/* Register EDC_SYS_PC_19 (REGEDCREG) */
#define SYS_EDC_PC_19        0x00BC
#define ABS_SYS_EDC_PC_19    0xA40060BCUL

#define SYS_EDC_PC_19_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_19_WIDTH  24
#define SYS_EDC_PC_19_SHIFT  0
#define SYS_EDC_PC_19_SIGNED 0

/* Register EDC_SYS_CONTROL_20 (REGEDCREG) */
#define SYS_EDC_CONTROL_20                  0x00C0
#define ABS_SYS_EDC_CONTROL_20              0xA40060C0UL

#define SYS_EDC_STATE_20_MASK               0x00000003UL
#define SYS_EDC_STATE_20_WIDTH              2
#define SYS_EDC_STATE_20_SHIFT              0
#define SYS_EDC_STATE_20_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_20_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_20_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_20_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_20_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_20_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_20_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_20_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_20_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_20_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_20_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_20_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_20_SIGNED  0

#define SYS_EDC_RUN_20_MASK                 0x20000000UL
#define SYS_EDC_RUN_20_WIDTH                1
#define SYS_EDC_RUN_20_SHIFT                29
#define SYS_EDC_RUN_20_SIGNED               0

#define SYS_EDC_STEP_20_MASK                0x40000000UL
#define SYS_EDC_STEP_20_WIDTH               1
#define SYS_EDC_STEP_20_SHIFT               30
#define SYS_EDC_STEP_20_SIGNED              0

#define SYS_EDC_HALT_20_MASK                0x80000000UL
#define SYS_EDC_HALT_20_WIDTH               1
#define SYS_EDC_HALT_20_SHIFT               31
#define SYS_EDC_HALT_20_SIGNED              0

/* Register EDC_SYS_PC_20 (REGEDCREG) */
#define SYS_EDC_PC_20        0x00C4
#define ABS_SYS_EDC_PC_20    0xA40060C4UL

#define SYS_EDC_PC_20_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_20_WIDTH  24
#define SYS_EDC_PC_20_SHIFT  0
#define SYS_EDC_PC_20_SIGNED 0

/* Register EDC_SYS_CONTROL_21 (REGEDCREG) */
#define SYS_EDC_CONTROL_21                  0x00C8
#define ABS_SYS_EDC_CONTROL_21              0xA40060C8UL

#define SYS_EDC_STATE_21_MASK               0x00000003UL
#define SYS_EDC_STATE_21_WIDTH              2
#define SYS_EDC_STATE_21_SHIFT              0
#define SYS_EDC_STATE_21_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_21_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_21_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_21_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_21_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_21_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_21_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_21_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_21_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_21_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_21_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_21_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_21_SIGNED  0

#define SYS_EDC_RUN_21_MASK                 0x20000000UL
#define SYS_EDC_RUN_21_WIDTH                1
#define SYS_EDC_RUN_21_SHIFT                29
#define SYS_EDC_RUN_21_SIGNED               0

#define SYS_EDC_STEP_21_MASK                0x40000000UL
#define SYS_EDC_STEP_21_WIDTH               1
#define SYS_EDC_STEP_21_SHIFT               30
#define SYS_EDC_STEP_21_SIGNED              0

#define SYS_EDC_HALT_21_MASK                0x80000000UL
#define SYS_EDC_HALT_21_WIDTH               1
#define SYS_EDC_HALT_21_SHIFT               31
#define SYS_EDC_HALT_21_SIGNED              0

/* Register EDC_SYS_PC_21 (REGEDCREG) */
#define SYS_EDC_PC_21        0x00CC
#define ABS_SYS_EDC_PC_21    0xA40060CCUL

#define SYS_EDC_PC_21_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_21_WIDTH  24
#define SYS_EDC_PC_21_SHIFT  0
#define SYS_EDC_PC_21_SIGNED 0

/* Register EDC_SYS_CONTROL_22 (REGEDCREG) */
#define SYS_EDC_CONTROL_22                  0x00D0
#define ABS_SYS_EDC_CONTROL_22              0xA40060D0UL

#define SYS_EDC_STATE_22_MASK               0x00000003UL
#define SYS_EDC_STATE_22_WIDTH              2
#define SYS_EDC_STATE_22_SHIFT              0
#define SYS_EDC_STATE_22_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_22_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_22_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_22_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_22_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_22_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_22_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_22_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_22_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_22_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_22_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_22_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_22_SIGNED  0

#define SYS_EDC_RUN_22_MASK                 0x20000000UL
#define SYS_EDC_RUN_22_WIDTH                1
#define SYS_EDC_RUN_22_SHIFT                29
#define SYS_EDC_RUN_22_SIGNED               0

#define SYS_EDC_STEP_22_MASK                0x40000000UL
#define SYS_EDC_STEP_22_WIDTH               1
#define SYS_EDC_STEP_22_SHIFT               30
#define SYS_EDC_STEP_22_SIGNED              0

#define SYS_EDC_HALT_22_MASK                0x80000000UL
#define SYS_EDC_HALT_22_WIDTH               1
#define SYS_EDC_HALT_22_SHIFT               31
#define SYS_EDC_HALT_22_SIGNED              0

/* Register EDC_SYS_PC_22 (REGEDCREG) */
#define SYS_EDC_PC_22        0x00D4
#define ABS_SYS_EDC_PC_22    0xA40060D4UL

#define SYS_EDC_PC_22_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_22_WIDTH  24
#define SYS_EDC_PC_22_SHIFT  0
#define SYS_EDC_PC_22_SIGNED 0

/* Register EDC_SYS_CONTROL_23 (REGEDCREG) */
#define SYS_EDC_CONTROL_23                  0x00D8
#define ABS_SYS_EDC_CONTROL_23              0xA40060D8UL

#define SYS_EDC_STATE_23_MASK               0x00000003UL
#define SYS_EDC_STATE_23_WIDTH              2
#define SYS_EDC_STATE_23_SHIFT              0
#define SYS_EDC_STATE_23_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_23_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_23_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_23_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_23_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_23_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_23_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_23_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_23_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_23_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_23_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_23_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_23_SIGNED  0

#define SYS_EDC_RUN_23_MASK                 0x20000000UL
#define SYS_EDC_RUN_23_WIDTH                1
#define SYS_EDC_RUN_23_SHIFT                29
#define SYS_EDC_RUN_23_SIGNED               0

#define SYS_EDC_STEP_23_MASK                0x40000000UL
#define SYS_EDC_STEP_23_WIDTH               1
#define SYS_EDC_STEP_23_SHIFT               30
#define SYS_EDC_STEP_23_SIGNED              0

#define SYS_EDC_HALT_23_MASK                0x80000000UL
#define SYS_EDC_HALT_23_WIDTH               1
#define SYS_EDC_HALT_23_SHIFT               31
#define SYS_EDC_HALT_23_SIGNED              0

/* Register EDC_SYS_PC_23 (REGEDCREG) */
#define SYS_EDC_PC_23        0x00DC
#define ABS_SYS_EDC_PC_23    0xA40060DCUL

#define SYS_EDC_PC_23_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_23_WIDTH  24
#define SYS_EDC_PC_23_SHIFT  0
#define SYS_EDC_PC_23_SIGNED 0

/* Register EDC_SYS_CONTROL_24 (REGEDCREG) */
#define SYS_EDC_CONTROL_24                  0x00E0
#define ABS_SYS_EDC_CONTROL_24              0xA40060E0UL

#define SYS_EDC_STATE_24_MASK               0x00000003UL
#define SYS_EDC_STATE_24_WIDTH              2
#define SYS_EDC_STATE_24_SHIFT              0
#define SYS_EDC_STATE_24_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_24_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_24_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_24_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_24_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_24_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_24_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_24_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_24_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_24_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_24_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_24_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_24_SIGNED  0

#define SYS_EDC_RUN_24_MASK                 0x20000000UL
#define SYS_EDC_RUN_24_WIDTH                1
#define SYS_EDC_RUN_24_SHIFT                29
#define SYS_EDC_RUN_24_SIGNED               0

#define SYS_EDC_STEP_24_MASK                0x40000000UL
#define SYS_EDC_STEP_24_WIDTH               1
#define SYS_EDC_STEP_24_SHIFT               30
#define SYS_EDC_STEP_24_SIGNED              0

#define SYS_EDC_HALT_24_MASK                0x80000000UL
#define SYS_EDC_HALT_24_WIDTH               1
#define SYS_EDC_HALT_24_SHIFT               31
#define SYS_EDC_HALT_24_SIGNED              0

/* Register EDC_SYS_PC_24 (REGEDCREG) */
#define SYS_EDC_PC_24        0x00E4
#define ABS_SYS_EDC_PC_24    0xA40060E4UL

#define SYS_EDC_PC_24_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_24_WIDTH  24
#define SYS_EDC_PC_24_SHIFT  0
#define SYS_EDC_PC_24_SIGNED 0

/* Register EDC_SYS_CONTROL_25 (REGEDCREG) */
#define SYS_EDC_CONTROL_25                  0x00E8
#define ABS_SYS_EDC_CONTROL_25              0xA40060E8UL

#define SYS_EDC_STATE_25_MASK               0x00000003UL
#define SYS_EDC_STATE_25_WIDTH              2
#define SYS_EDC_STATE_25_SHIFT              0
#define SYS_EDC_STATE_25_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_25_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_25_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_25_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_25_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_25_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_25_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_25_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_25_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_25_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_25_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_25_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_25_SIGNED  0

#define SYS_EDC_RUN_25_MASK                 0x20000000UL
#define SYS_EDC_RUN_25_WIDTH                1
#define SYS_EDC_RUN_25_SHIFT                29
#define SYS_EDC_RUN_25_SIGNED               0

#define SYS_EDC_STEP_25_MASK                0x40000000UL
#define SYS_EDC_STEP_25_WIDTH               1
#define SYS_EDC_STEP_25_SHIFT               30
#define SYS_EDC_STEP_25_SIGNED              0

#define SYS_EDC_HALT_25_MASK                0x80000000UL
#define SYS_EDC_HALT_25_WIDTH               1
#define SYS_EDC_HALT_25_SHIFT               31
#define SYS_EDC_HALT_25_SIGNED              0

/* Register EDC_SYS_PC_25 (REGEDCREG) */
#define SYS_EDC_PC_25        0x00EC
#define ABS_SYS_EDC_PC_25    0xA40060ECUL

#define SYS_EDC_PC_25_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_25_WIDTH  24
#define SYS_EDC_PC_25_SHIFT  0
#define SYS_EDC_PC_25_SIGNED 0

/* Register EDC_SYS_CONTROL_26 (REGEDCREG) */
#define SYS_EDC_CONTROL_26                  0x00F0
#define ABS_SYS_EDC_CONTROL_26              0xA40060F0UL

#define SYS_EDC_STATE_26_MASK               0x00000003UL
#define SYS_EDC_STATE_26_WIDTH              2
#define SYS_EDC_STATE_26_SHIFT              0
#define SYS_EDC_STATE_26_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_26_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_26_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_26_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_26_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_26_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_26_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_26_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_26_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_26_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_26_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_26_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_26_SIGNED  0

#define SYS_EDC_RUN_26_MASK                 0x20000000UL
#define SYS_EDC_RUN_26_WIDTH                1
#define SYS_EDC_RUN_26_SHIFT                29
#define SYS_EDC_RUN_26_SIGNED               0

#define SYS_EDC_STEP_26_MASK                0x40000000UL
#define SYS_EDC_STEP_26_WIDTH               1
#define SYS_EDC_STEP_26_SHIFT               30
#define SYS_EDC_STEP_26_SIGNED              0

#define SYS_EDC_HALT_26_MASK                0x80000000UL
#define SYS_EDC_HALT_26_WIDTH               1
#define SYS_EDC_HALT_26_SHIFT               31
#define SYS_EDC_HALT_26_SIGNED              0

/* Register EDC_SYS_PC_26 (REGEDCREG) */
#define SYS_EDC_PC_26        0x00F4
#define ABS_SYS_EDC_PC_26    0xA40060F4UL

#define SYS_EDC_PC_26_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_26_WIDTH  24
#define SYS_EDC_PC_26_SHIFT  0
#define SYS_EDC_PC_26_SIGNED 0

/* Register EDC_SYS_CONTROL_27 (REGEDCREG) */
#define SYS_EDC_CONTROL_27                  0x00F8
#define ABS_SYS_EDC_CONTROL_27              0xA40060F8UL

#define SYS_EDC_STATE_27_MASK               0x00000003UL
#define SYS_EDC_STATE_27_WIDTH              2
#define SYS_EDC_STATE_27_SHIFT              0
#define SYS_EDC_STATE_27_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_27_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_27_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_27_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_27_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_27_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_27_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_27_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_27_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_27_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_27_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_27_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_27_SIGNED  0

#define SYS_EDC_RUN_27_MASK                 0x20000000UL
#define SYS_EDC_RUN_27_WIDTH                1
#define SYS_EDC_RUN_27_SHIFT                29
#define SYS_EDC_RUN_27_SIGNED               0

#define SYS_EDC_STEP_27_MASK                0x40000000UL
#define SYS_EDC_STEP_27_WIDTH               1
#define SYS_EDC_STEP_27_SHIFT               30
#define SYS_EDC_STEP_27_SIGNED              0

#define SYS_EDC_HALT_27_MASK                0x80000000UL
#define SYS_EDC_HALT_27_WIDTH               1
#define SYS_EDC_HALT_27_SHIFT               31
#define SYS_EDC_HALT_27_SIGNED              0

/* Register EDC_SYS_PC_27 (REGEDCREG) */
#define SYS_EDC_PC_27        0x00FC
#define ABS_SYS_EDC_PC_27    0xA40060FCUL

#define SYS_EDC_PC_27_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_27_WIDTH  24
#define SYS_EDC_PC_27_SHIFT  0
#define SYS_EDC_PC_27_SIGNED 0

/* Register EDC_SYS_CONTROL_28 (REGEDCREG) */
#define SYS_EDC_CONTROL_28                  0x0100
#define ABS_SYS_EDC_CONTROL_28              0xA4006100UL

#define SYS_EDC_STATE_28_MASK               0x00000003UL
#define SYS_EDC_STATE_28_WIDTH              2
#define SYS_EDC_STATE_28_SHIFT              0
#define SYS_EDC_STATE_28_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_28_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_28_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_28_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_28_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_28_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_28_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_28_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_28_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_28_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_28_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_28_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_28_SIGNED  0

#define SYS_EDC_RUN_28_MASK                 0x20000000UL
#define SYS_EDC_RUN_28_WIDTH                1
#define SYS_EDC_RUN_28_SHIFT                29
#define SYS_EDC_RUN_28_SIGNED               0

#define SYS_EDC_STEP_28_MASK                0x40000000UL
#define SYS_EDC_STEP_28_WIDTH               1
#define SYS_EDC_STEP_28_SHIFT               30
#define SYS_EDC_STEP_28_SIGNED              0

#define SYS_EDC_HALT_28_MASK                0x80000000UL
#define SYS_EDC_HALT_28_WIDTH               1
#define SYS_EDC_HALT_28_SHIFT               31
#define SYS_EDC_HALT_28_SIGNED              0

/* Register EDC_SYS_PC_28 (REGEDCREG) */
#define SYS_EDC_PC_28        0x0104
#define ABS_SYS_EDC_PC_28    0xA4006104UL

#define SYS_EDC_PC_28_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_28_WIDTH  24
#define SYS_EDC_PC_28_SHIFT  0
#define SYS_EDC_PC_28_SIGNED 0

/* Register EDC_SYS_CONTROL_29 (REGEDCREG) */
#define SYS_EDC_CONTROL_29                  0x0108
#define ABS_SYS_EDC_CONTROL_29              0xA4006108UL

#define SYS_EDC_STATE_29_MASK               0x00000003UL
#define SYS_EDC_STATE_29_WIDTH              2
#define SYS_EDC_STATE_29_SHIFT              0
#define SYS_EDC_STATE_29_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_29_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_29_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_29_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_29_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_29_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_29_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_29_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_29_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_29_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_29_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_29_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_29_SIGNED  0

#define SYS_EDC_RUN_29_MASK                 0x20000000UL
#define SYS_EDC_RUN_29_WIDTH                1
#define SYS_EDC_RUN_29_SHIFT                29
#define SYS_EDC_RUN_29_SIGNED               0

#define SYS_EDC_STEP_29_MASK                0x40000000UL
#define SYS_EDC_STEP_29_WIDTH               1
#define SYS_EDC_STEP_29_SHIFT               30
#define SYS_EDC_STEP_29_SIGNED              0

#define SYS_EDC_HALT_29_MASK                0x80000000UL
#define SYS_EDC_HALT_29_WIDTH               1
#define SYS_EDC_HALT_29_SHIFT               31
#define SYS_EDC_HALT_29_SIGNED              0

/* Register EDC_SYS_PC_29 (REGEDCREG) */
#define SYS_EDC_PC_29        0x010C
#define ABS_SYS_EDC_PC_29    0xA400610CUL

#define SYS_EDC_PC_29_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_29_WIDTH  24
#define SYS_EDC_PC_29_SHIFT  0
#define SYS_EDC_PC_29_SIGNED 0

/* Register EDC_SYS_CONTROL_30 (REGEDCREG) */
#define SYS_EDC_CONTROL_30                  0x0110
#define ABS_SYS_EDC_CONTROL_30              0xA4006110UL

#define SYS_EDC_STATE_30_MASK               0x00000003UL
#define SYS_EDC_STATE_30_WIDTH              2
#define SYS_EDC_STATE_30_SHIFT              0
#define SYS_EDC_STATE_30_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_30_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_30_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_30_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_30_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_30_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_30_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_30_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_30_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_30_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_30_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_30_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_30_SIGNED  0

#define SYS_EDC_RUN_30_MASK                 0x20000000UL
#define SYS_EDC_RUN_30_WIDTH                1
#define SYS_EDC_RUN_30_SHIFT                29
#define SYS_EDC_RUN_30_SIGNED               0

#define SYS_EDC_STEP_30_MASK                0x40000000UL
#define SYS_EDC_STEP_30_WIDTH               1
#define SYS_EDC_STEP_30_SHIFT               30
#define SYS_EDC_STEP_30_SIGNED              0

#define SYS_EDC_HALT_30_MASK                0x80000000UL
#define SYS_EDC_HALT_30_WIDTH               1
#define SYS_EDC_HALT_30_SHIFT               31
#define SYS_EDC_HALT_30_SIGNED              0

/* Register EDC_SYS_PC_30 (REGEDCREG) */
#define SYS_EDC_PC_30        0x0114
#define ABS_SYS_EDC_PC_30    0xA4006114UL

#define SYS_EDC_PC_30_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_30_WIDTH  24
#define SYS_EDC_PC_30_SHIFT  0
#define SYS_EDC_PC_30_SIGNED 0

/* Register EDC_SYS_CONTROL_31 (REGEDCREG) */
#define SYS_EDC_CONTROL_31                  0x0118
#define ABS_SYS_EDC_CONTROL_31              0xA4006118UL

#define SYS_EDC_STATE_31_MASK               0x00000003UL
#define SYS_EDC_STATE_31_WIDTH              2
#define SYS_EDC_STATE_31_SHIFT              0
#define SYS_EDC_STATE_31_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_31_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_31_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_31_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_31_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_31_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_31_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_31_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_31_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_31_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_31_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_31_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_31_SIGNED  0

#define SYS_EDC_RUN_31_MASK                 0x20000000UL
#define SYS_EDC_RUN_31_WIDTH                1
#define SYS_EDC_RUN_31_SHIFT                29
#define SYS_EDC_RUN_31_SIGNED               0

#define SYS_EDC_STEP_31_MASK                0x40000000UL
#define SYS_EDC_STEP_31_WIDTH               1
#define SYS_EDC_STEP_31_SHIFT               30
#define SYS_EDC_STEP_31_SIGNED              0

#define SYS_EDC_HALT_31_MASK                0x80000000UL
#define SYS_EDC_HALT_31_WIDTH               1
#define SYS_EDC_HALT_31_SHIFT               31
#define SYS_EDC_HALT_31_SIGNED              0

/* Register EDC_SYS_PC_31 (REGEDCREG) */
#define SYS_EDC_PC_31        0x011C
#define ABS_SYS_EDC_PC_31    0xA400611CUL

#define SYS_EDC_PC_31_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_31_WIDTH  24
#define SYS_EDC_PC_31_SHIFT  0
#define SYS_EDC_PC_31_SIGNED 0

/* Register EDC_SYS_CONTROL_32 (REGEDCREG) */
#define SYS_EDC_CONTROL_32                  0x0120
#define ABS_SYS_EDC_CONTROL_32              0xA4006120UL

#define SYS_EDC_STATE_32_MASK               0x00000003UL
#define SYS_EDC_STATE_32_WIDTH              2
#define SYS_EDC_STATE_32_SHIFT              0
#define SYS_EDC_STATE_32_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_32_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_32_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_32_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_32_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_32_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_32_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_32_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_32_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_32_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_32_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_32_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_32_SIGNED  0

#define SYS_EDC_RUN_32_MASK                 0x20000000UL
#define SYS_EDC_RUN_32_WIDTH                1
#define SYS_EDC_RUN_32_SHIFT                29
#define SYS_EDC_RUN_32_SIGNED               0

#define SYS_EDC_STEP_32_MASK                0x40000000UL
#define SYS_EDC_STEP_32_WIDTH               1
#define SYS_EDC_STEP_32_SHIFT               30
#define SYS_EDC_STEP_32_SIGNED              0

#define SYS_EDC_HALT_32_MASK                0x80000000UL
#define SYS_EDC_HALT_32_WIDTH               1
#define SYS_EDC_HALT_32_SHIFT               31
#define SYS_EDC_HALT_32_SIGNED              0

/* Register EDC_SYS_PC_32 (REGEDCREG) */
#define SYS_EDC_PC_32        0x0124
#define ABS_SYS_EDC_PC_32    0xA4006124UL

#define SYS_EDC_PC_32_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_32_WIDTH  24
#define SYS_EDC_PC_32_SHIFT  0
#define SYS_EDC_PC_32_SIGNED 0

/* Register EDC_SYS_CONTROL_33 (REGEDCREG) */
#define SYS_EDC_CONTROL_33                  0x0128
#define ABS_SYS_EDC_CONTROL_33              0xA4006128UL

#define SYS_EDC_STATE_33_MASK               0x00000003UL
#define SYS_EDC_STATE_33_WIDTH              2
#define SYS_EDC_STATE_33_SHIFT              0
#define SYS_EDC_STATE_33_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_33_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_33_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_33_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_33_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_33_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_33_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_33_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_33_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_33_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_33_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_33_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_33_SIGNED  0

#define SYS_EDC_RUN_33_MASK                 0x20000000UL
#define SYS_EDC_RUN_33_WIDTH                1
#define SYS_EDC_RUN_33_SHIFT                29
#define SYS_EDC_RUN_33_SIGNED               0

#define SYS_EDC_STEP_33_MASK                0x40000000UL
#define SYS_EDC_STEP_33_WIDTH               1
#define SYS_EDC_STEP_33_SHIFT               30
#define SYS_EDC_STEP_33_SIGNED              0

#define SYS_EDC_HALT_33_MASK                0x80000000UL
#define SYS_EDC_HALT_33_WIDTH               1
#define SYS_EDC_HALT_33_SHIFT               31
#define SYS_EDC_HALT_33_SIGNED              0

/* Register EDC_SYS_PC_33 (REGEDCREG) */
#define SYS_EDC_PC_33        0x012C
#define ABS_SYS_EDC_PC_33    0xA400612CUL

#define SYS_EDC_PC_33_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_33_WIDTH  24
#define SYS_EDC_PC_33_SHIFT  0
#define SYS_EDC_PC_33_SIGNED 0

/* Register EDC_SYS_CONTROL_34 (REGEDCREG) */
#define SYS_EDC_CONTROL_34                  0x0130
#define ABS_SYS_EDC_CONTROL_34              0xA4006130UL

#define SYS_EDC_STATE_34_MASK               0x00000003UL
#define SYS_EDC_STATE_34_WIDTH              2
#define SYS_EDC_STATE_34_SHIFT              0
#define SYS_EDC_STATE_34_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_34_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_34_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_34_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_34_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_34_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_34_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_34_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_34_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_34_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_34_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_34_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_34_SIGNED  0

#define SYS_EDC_RUN_34_MASK                 0x20000000UL
#define SYS_EDC_RUN_34_WIDTH                1
#define SYS_EDC_RUN_34_SHIFT                29
#define SYS_EDC_RUN_34_SIGNED               0

#define SYS_EDC_STEP_34_MASK                0x40000000UL
#define SYS_EDC_STEP_34_WIDTH               1
#define SYS_EDC_STEP_34_SHIFT               30
#define SYS_EDC_STEP_34_SIGNED              0

#define SYS_EDC_HALT_34_MASK                0x80000000UL
#define SYS_EDC_HALT_34_WIDTH               1
#define SYS_EDC_HALT_34_SHIFT               31
#define SYS_EDC_HALT_34_SIGNED              0

/* Register EDC_SYS_PC_34 (REGEDCREG) */
#define SYS_EDC_PC_34        0x0134
#define ABS_SYS_EDC_PC_34    0xA4006134UL

#define SYS_EDC_PC_34_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_34_WIDTH  24
#define SYS_EDC_PC_34_SHIFT  0
#define SYS_EDC_PC_34_SIGNED 0

/* Register EDC_SYS_CONTROL_35 (REGEDCREG) */
#define SYS_EDC_CONTROL_35                  0x0138
#define ABS_SYS_EDC_CONTROL_35              0xA4006138UL

#define SYS_EDC_STATE_35_MASK               0x00000003UL
#define SYS_EDC_STATE_35_WIDTH              2
#define SYS_EDC_STATE_35_SHIFT              0
#define SYS_EDC_STATE_35_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_35_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_35_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_35_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_35_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_35_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_35_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_35_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_35_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_35_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_35_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_35_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_35_SIGNED  0

#define SYS_EDC_RUN_35_MASK                 0x20000000UL
#define SYS_EDC_RUN_35_WIDTH                1
#define SYS_EDC_RUN_35_SHIFT                29
#define SYS_EDC_RUN_35_SIGNED               0

#define SYS_EDC_STEP_35_MASK                0x40000000UL
#define SYS_EDC_STEP_35_WIDTH               1
#define SYS_EDC_STEP_35_SHIFT               30
#define SYS_EDC_STEP_35_SIGNED              0

#define SYS_EDC_HALT_35_MASK                0x80000000UL
#define SYS_EDC_HALT_35_WIDTH               1
#define SYS_EDC_HALT_35_SHIFT               31
#define SYS_EDC_HALT_35_SIGNED              0

/* Register EDC_SYS_PC_35 (REGEDCREG) */
#define SYS_EDC_PC_35        0x013C
#define ABS_SYS_EDC_PC_35    0xA400613CUL

#define SYS_EDC_PC_35_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_35_WIDTH  24
#define SYS_EDC_PC_35_SHIFT  0
#define SYS_EDC_PC_35_SIGNED 0

/* Register EDC_SYS_CONTROL_36 (REGEDCREG) */
#define SYS_EDC_CONTROL_36                  0x0140
#define ABS_SYS_EDC_CONTROL_36              0xA4006140UL

#define SYS_EDC_STATE_36_MASK               0x00000003UL
#define SYS_EDC_STATE_36_WIDTH              2
#define SYS_EDC_STATE_36_SHIFT              0
#define SYS_EDC_STATE_36_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_36_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_36_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_36_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_36_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_36_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_36_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_36_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_36_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_36_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_36_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_36_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_36_SIGNED  0

#define SYS_EDC_RUN_36_MASK                 0x20000000UL
#define SYS_EDC_RUN_36_WIDTH                1
#define SYS_EDC_RUN_36_SHIFT                29
#define SYS_EDC_RUN_36_SIGNED               0

#define SYS_EDC_STEP_36_MASK                0x40000000UL
#define SYS_EDC_STEP_36_WIDTH               1
#define SYS_EDC_STEP_36_SHIFT               30
#define SYS_EDC_STEP_36_SIGNED              0

#define SYS_EDC_HALT_36_MASK                0x80000000UL
#define SYS_EDC_HALT_36_WIDTH               1
#define SYS_EDC_HALT_36_SHIFT               31
#define SYS_EDC_HALT_36_SIGNED              0

/* Register EDC_SYS_PC_36 (REGEDCREG) */
#define SYS_EDC_PC_36        0x0144
#define ABS_SYS_EDC_PC_36    0xA4006144UL

#define SYS_EDC_PC_36_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_36_WIDTH  24
#define SYS_EDC_PC_36_SHIFT  0
#define SYS_EDC_PC_36_SIGNED 0

/* Register EDC_SYS_CONTROL_37 (REGEDCREG) */
#define SYS_EDC_CONTROL_37                  0x0148
#define ABS_SYS_EDC_CONTROL_37              0xA4006148UL

#define SYS_EDC_STATE_37_MASK               0x00000003UL
#define SYS_EDC_STATE_37_WIDTH              2
#define SYS_EDC_STATE_37_SHIFT              0
#define SYS_EDC_STATE_37_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_37_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_37_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_37_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_37_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_37_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_37_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_37_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_37_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_37_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_37_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_37_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_37_SIGNED  0

#define SYS_EDC_RUN_37_MASK                 0x20000000UL
#define SYS_EDC_RUN_37_WIDTH                1
#define SYS_EDC_RUN_37_SHIFT                29
#define SYS_EDC_RUN_37_SIGNED               0

#define SYS_EDC_STEP_37_MASK                0x40000000UL
#define SYS_EDC_STEP_37_WIDTH               1
#define SYS_EDC_STEP_37_SHIFT               30
#define SYS_EDC_STEP_37_SIGNED              0

#define SYS_EDC_HALT_37_MASK                0x80000000UL
#define SYS_EDC_HALT_37_WIDTH               1
#define SYS_EDC_HALT_37_SHIFT               31
#define SYS_EDC_HALT_37_SIGNED              0

/* Register EDC_SYS_PC_37 (REGEDCREG) */
#define SYS_EDC_PC_37        0x014C
#define ABS_SYS_EDC_PC_37    0xA400614CUL

#define SYS_EDC_PC_37_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_37_WIDTH  24
#define SYS_EDC_PC_37_SHIFT  0
#define SYS_EDC_PC_37_SIGNED 0

/* Register EDC_SYS_CONTROL_38 (REGEDCREG) */
#define SYS_EDC_CONTROL_38                  0x0150
#define ABS_SYS_EDC_CONTROL_38              0xA4006150UL

#define SYS_EDC_STATE_38_MASK               0x00000003UL
#define SYS_EDC_STATE_38_WIDTH              2
#define SYS_EDC_STATE_38_SHIFT              0
#define SYS_EDC_STATE_38_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_38_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_38_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_38_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_38_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_38_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_38_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_38_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_38_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_38_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_38_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_38_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_38_SIGNED  0

#define SYS_EDC_RUN_38_MASK                 0x20000000UL
#define SYS_EDC_RUN_38_WIDTH                1
#define SYS_EDC_RUN_38_SHIFT                29
#define SYS_EDC_RUN_38_SIGNED               0

#define SYS_EDC_STEP_38_MASK                0x40000000UL
#define SYS_EDC_STEP_38_WIDTH               1
#define SYS_EDC_STEP_38_SHIFT               30
#define SYS_EDC_STEP_38_SIGNED              0

#define SYS_EDC_HALT_38_MASK                0x80000000UL
#define SYS_EDC_HALT_38_WIDTH               1
#define SYS_EDC_HALT_38_SHIFT               31
#define SYS_EDC_HALT_38_SIGNED              0

/* Register EDC_SYS_PC_38 (REGEDCREG) */
#define SYS_EDC_PC_38        0x0154
#define ABS_SYS_EDC_PC_38    0xA4006154UL

#define SYS_EDC_PC_38_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_38_WIDTH  24
#define SYS_EDC_PC_38_SHIFT  0
#define SYS_EDC_PC_38_SIGNED 0

/* Register EDC_SYS_CONTROL_39 (REGEDCREG) */
#define SYS_EDC_CONTROL_39                  0x0158
#define ABS_SYS_EDC_CONTROL_39              0xA4006158UL

#define SYS_EDC_STATE_39_MASK               0x00000003UL
#define SYS_EDC_STATE_39_WIDTH              2
#define SYS_EDC_STATE_39_SHIFT              0
#define SYS_EDC_STATE_39_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_39_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_39_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_39_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_39_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_39_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_39_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_39_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_39_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_39_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_39_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_39_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_39_SIGNED  0

#define SYS_EDC_RUN_39_MASK                 0x20000000UL
#define SYS_EDC_RUN_39_WIDTH                1
#define SYS_EDC_RUN_39_SHIFT                29
#define SYS_EDC_RUN_39_SIGNED               0

#define SYS_EDC_STEP_39_MASK                0x40000000UL
#define SYS_EDC_STEP_39_WIDTH               1
#define SYS_EDC_STEP_39_SHIFT               30
#define SYS_EDC_STEP_39_SIGNED              0

#define SYS_EDC_HALT_39_MASK                0x80000000UL
#define SYS_EDC_HALT_39_WIDTH               1
#define SYS_EDC_HALT_39_SHIFT               31
#define SYS_EDC_HALT_39_SIGNED              0

/* Register EDC_SYS_PC_39 (REGEDCREG) */
#define SYS_EDC_PC_39        0x015C
#define ABS_SYS_EDC_PC_39    0xA400615CUL

#define SYS_EDC_PC_39_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_39_WIDTH  24
#define SYS_EDC_PC_39_SHIFT  0
#define SYS_EDC_PC_39_SIGNED 0

/* Register EDC_SYS_CONTROL_40 (REGEDCREG) */
#define SYS_EDC_CONTROL_40                  0x0160
#define ABS_SYS_EDC_CONTROL_40              0xA4006160UL

#define SYS_EDC_STATE_40_MASK               0x00000003UL
#define SYS_EDC_STATE_40_WIDTH              2
#define SYS_EDC_STATE_40_SHIFT              0
#define SYS_EDC_STATE_40_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_40_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_40_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_40_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_40_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_40_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_40_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_40_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_40_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_40_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_40_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_40_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_40_SIGNED  0

#define SYS_EDC_RUN_40_MASK                 0x20000000UL
#define SYS_EDC_RUN_40_WIDTH                1
#define SYS_EDC_RUN_40_SHIFT                29
#define SYS_EDC_RUN_40_SIGNED               0

#define SYS_EDC_STEP_40_MASK                0x40000000UL
#define SYS_EDC_STEP_40_WIDTH               1
#define SYS_EDC_STEP_40_SHIFT               30
#define SYS_EDC_STEP_40_SIGNED              0

#define SYS_EDC_HALT_40_MASK                0x80000000UL
#define SYS_EDC_HALT_40_WIDTH               1
#define SYS_EDC_HALT_40_SHIFT               31
#define SYS_EDC_HALT_40_SIGNED              0

/* Register EDC_SYS_PC_40 (REGEDCREG) */
#define SYS_EDC_PC_40        0x0164
#define ABS_SYS_EDC_PC_40    0xA4006164UL

#define SYS_EDC_PC_40_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_40_WIDTH  24
#define SYS_EDC_PC_40_SHIFT  0
#define SYS_EDC_PC_40_SIGNED 0

/* Register EDC_SYS_CONTROL_41 (REGEDCREG) */
#define SYS_EDC_CONTROL_41                  0x0168
#define ABS_SYS_EDC_CONTROL_41              0xA4006168UL

#define SYS_EDC_STATE_41_MASK               0x00000003UL
#define SYS_EDC_STATE_41_WIDTH              2
#define SYS_EDC_STATE_41_SHIFT              0
#define SYS_EDC_STATE_41_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_41_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_41_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_41_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_41_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_41_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_41_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_41_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_41_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_41_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_41_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_41_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_41_SIGNED  0

#define SYS_EDC_RUN_41_MASK                 0x20000000UL
#define SYS_EDC_RUN_41_WIDTH                1
#define SYS_EDC_RUN_41_SHIFT                29
#define SYS_EDC_RUN_41_SIGNED               0

#define SYS_EDC_STEP_41_MASK                0x40000000UL
#define SYS_EDC_STEP_41_WIDTH               1
#define SYS_EDC_STEP_41_SHIFT               30
#define SYS_EDC_STEP_41_SIGNED              0

#define SYS_EDC_HALT_41_MASK                0x80000000UL
#define SYS_EDC_HALT_41_WIDTH               1
#define SYS_EDC_HALT_41_SHIFT               31
#define SYS_EDC_HALT_41_SIGNED              0

/* Register EDC_SYS_PC_41 (REGEDCREG) */
#define SYS_EDC_PC_41        0x016C
#define ABS_SYS_EDC_PC_41    0xA400616CUL

#define SYS_EDC_PC_41_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_41_WIDTH  24
#define SYS_EDC_PC_41_SHIFT  0
#define SYS_EDC_PC_41_SIGNED 0

/* Register EDC_SYS_CONTROL_42 (REGEDCREG) */
#define SYS_EDC_CONTROL_42                  0x0170
#define ABS_SYS_EDC_CONTROL_42              0xA4006170UL

#define SYS_EDC_STATE_42_MASK               0x00000003UL
#define SYS_EDC_STATE_42_WIDTH              2
#define SYS_EDC_STATE_42_SHIFT              0
#define SYS_EDC_STATE_42_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_42_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_42_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_42_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_42_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_42_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_42_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_42_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_42_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_42_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_42_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_42_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_42_SIGNED  0

#define SYS_EDC_RUN_42_MASK                 0x20000000UL
#define SYS_EDC_RUN_42_WIDTH                1
#define SYS_EDC_RUN_42_SHIFT                29
#define SYS_EDC_RUN_42_SIGNED               0

#define SYS_EDC_STEP_42_MASK                0x40000000UL
#define SYS_EDC_STEP_42_WIDTH               1
#define SYS_EDC_STEP_42_SHIFT               30
#define SYS_EDC_STEP_42_SIGNED              0

#define SYS_EDC_HALT_42_MASK                0x80000000UL
#define SYS_EDC_HALT_42_WIDTH               1
#define SYS_EDC_HALT_42_SHIFT               31
#define SYS_EDC_HALT_42_SIGNED              0

/* Register EDC_SYS_PC_42 (REGEDCREG) */
#define SYS_EDC_PC_42        0x0174
#define ABS_SYS_EDC_PC_42    0xA4006174UL

#define SYS_EDC_PC_42_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_42_WIDTH  24
#define SYS_EDC_PC_42_SHIFT  0
#define SYS_EDC_PC_42_SIGNED 0

/* Register EDC_SYS_CONTROL_43 (REGEDCREG) */
#define SYS_EDC_CONTROL_43                  0x0178
#define ABS_SYS_EDC_CONTROL_43              0xA4006178UL

#define SYS_EDC_STATE_43_MASK               0x00000003UL
#define SYS_EDC_STATE_43_WIDTH              2
#define SYS_EDC_STATE_43_SHIFT              0
#define SYS_EDC_STATE_43_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_43_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_43_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_43_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_43_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_43_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_43_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_43_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_43_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_43_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_43_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_43_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_43_SIGNED  0

#define SYS_EDC_RUN_43_MASK                 0x20000000UL
#define SYS_EDC_RUN_43_WIDTH                1
#define SYS_EDC_RUN_43_SHIFT                29
#define SYS_EDC_RUN_43_SIGNED               0

#define SYS_EDC_STEP_43_MASK                0x40000000UL
#define SYS_EDC_STEP_43_WIDTH               1
#define SYS_EDC_STEP_43_SHIFT               30
#define SYS_EDC_STEP_43_SIGNED              0

#define SYS_EDC_HALT_43_MASK                0x80000000UL
#define SYS_EDC_HALT_43_WIDTH               1
#define SYS_EDC_HALT_43_SHIFT               31
#define SYS_EDC_HALT_43_SIGNED              0

/* Register EDC_SYS_PC_43 (REGEDCREG) */
#define SYS_EDC_PC_43        0x017C
#define ABS_SYS_EDC_PC_43    0xA400617CUL

#define SYS_EDC_PC_43_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_43_WIDTH  24
#define SYS_EDC_PC_43_SHIFT  0
#define SYS_EDC_PC_43_SIGNED 0

/* Register EDC_SYS_CONTROL_44 (REGEDCREG) */
#define SYS_EDC_CONTROL_44                  0x0180
#define ABS_SYS_EDC_CONTROL_44              0xA4006180UL

#define SYS_EDC_STATE_44_MASK               0x00000003UL
#define SYS_EDC_STATE_44_WIDTH              2
#define SYS_EDC_STATE_44_SHIFT              0
#define SYS_EDC_STATE_44_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_44_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_44_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_44_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_44_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_44_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_44_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_44_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_44_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_44_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_44_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_44_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_44_SIGNED  0

#define SYS_EDC_RUN_44_MASK                 0x20000000UL
#define SYS_EDC_RUN_44_WIDTH                1
#define SYS_EDC_RUN_44_SHIFT                29
#define SYS_EDC_RUN_44_SIGNED               0

#define SYS_EDC_STEP_44_MASK                0x40000000UL
#define SYS_EDC_STEP_44_WIDTH               1
#define SYS_EDC_STEP_44_SHIFT               30
#define SYS_EDC_STEP_44_SIGNED              0

#define SYS_EDC_HALT_44_MASK                0x80000000UL
#define SYS_EDC_HALT_44_WIDTH               1
#define SYS_EDC_HALT_44_SHIFT               31
#define SYS_EDC_HALT_44_SIGNED              0

/* Register EDC_SYS_PC_44 (REGEDCREG) */
#define SYS_EDC_PC_44        0x0184
#define ABS_SYS_EDC_PC_44    0xA4006184UL

#define SYS_EDC_PC_44_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_44_WIDTH  24
#define SYS_EDC_PC_44_SHIFT  0
#define SYS_EDC_PC_44_SIGNED 0

/* Register EDC_SYS_CONTROL_45 (REGEDCREG) */
#define SYS_EDC_CONTROL_45                  0x0188
#define ABS_SYS_EDC_CONTROL_45              0xA4006188UL

#define SYS_EDC_STATE_45_MASK               0x00000003UL
#define SYS_EDC_STATE_45_WIDTH              2
#define SYS_EDC_STATE_45_SHIFT              0
#define SYS_EDC_STATE_45_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_45_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_45_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_45_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_45_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_45_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_45_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_45_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_45_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_45_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_45_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_45_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_45_SIGNED  0

#define SYS_EDC_RUN_45_MASK                 0x20000000UL
#define SYS_EDC_RUN_45_WIDTH                1
#define SYS_EDC_RUN_45_SHIFT                29
#define SYS_EDC_RUN_45_SIGNED               0

#define SYS_EDC_STEP_45_MASK                0x40000000UL
#define SYS_EDC_STEP_45_WIDTH               1
#define SYS_EDC_STEP_45_SHIFT               30
#define SYS_EDC_STEP_45_SIGNED              0

#define SYS_EDC_HALT_45_MASK                0x80000000UL
#define SYS_EDC_HALT_45_WIDTH               1
#define SYS_EDC_HALT_45_SHIFT               31
#define SYS_EDC_HALT_45_SIGNED              0

/* Register EDC_SYS_PC_45 (REGEDCREG) */
#define SYS_EDC_PC_45        0x018C
#define ABS_SYS_EDC_PC_45    0xA400618CUL

#define SYS_EDC_PC_45_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_45_WIDTH  24
#define SYS_EDC_PC_45_SHIFT  0
#define SYS_EDC_PC_45_SIGNED 0

/* Register EDC_SYS_CONTROL_46 (REGEDCREG) */
#define SYS_EDC_CONTROL_46                  0x0190
#define ABS_SYS_EDC_CONTROL_46              0xA4006190UL

#define SYS_EDC_STATE_46_MASK               0x00000003UL
#define SYS_EDC_STATE_46_WIDTH              2
#define SYS_EDC_STATE_46_SHIFT              0
#define SYS_EDC_STATE_46_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_46_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_46_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_46_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_46_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_46_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_46_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_46_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_46_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_46_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_46_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_46_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_46_SIGNED  0

#define SYS_EDC_RUN_46_MASK                 0x20000000UL
#define SYS_EDC_RUN_46_WIDTH                1
#define SYS_EDC_RUN_46_SHIFT                29
#define SYS_EDC_RUN_46_SIGNED               0

#define SYS_EDC_STEP_46_MASK                0x40000000UL
#define SYS_EDC_STEP_46_WIDTH               1
#define SYS_EDC_STEP_46_SHIFT               30
#define SYS_EDC_STEP_46_SIGNED              0

#define SYS_EDC_HALT_46_MASK                0x80000000UL
#define SYS_EDC_HALT_46_WIDTH               1
#define SYS_EDC_HALT_46_SHIFT               31
#define SYS_EDC_HALT_46_SIGNED              0

/* Register EDC_SYS_PC_46 (REGEDCREG) */
#define SYS_EDC_PC_46        0x0194
#define ABS_SYS_EDC_PC_46    0xA4006194UL

#define SYS_EDC_PC_46_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_46_WIDTH  24
#define SYS_EDC_PC_46_SHIFT  0
#define SYS_EDC_PC_46_SIGNED 0

/* Register EDC_SYS_CONTROL_47 (REGEDCREG) */
#define SYS_EDC_CONTROL_47                  0x0198
#define ABS_SYS_EDC_CONTROL_47              0xA4006198UL

#define SYS_EDC_STATE_47_MASK               0x00000003UL
#define SYS_EDC_STATE_47_WIDTH              2
#define SYS_EDC_STATE_47_SHIFT              0
#define SYS_EDC_STATE_47_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_47_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_47_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_47_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_47_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_47_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_47_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_47_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_47_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_47_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_47_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_47_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_47_SIGNED  0

#define SYS_EDC_RUN_47_MASK                 0x20000000UL
#define SYS_EDC_RUN_47_WIDTH                1
#define SYS_EDC_RUN_47_SHIFT                29
#define SYS_EDC_RUN_47_SIGNED               0

#define SYS_EDC_STEP_47_MASK                0x40000000UL
#define SYS_EDC_STEP_47_WIDTH               1
#define SYS_EDC_STEP_47_SHIFT               30
#define SYS_EDC_STEP_47_SIGNED              0

#define SYS_EDC_HALT_47_MASK                0x80000000UL
#define SYS_EDC_HALT_47_WIDTH               1
#define SYS_EDC_HALT_47_SHIFT               31
#define SYS_EDC_HALT_47_SIGNED              0

/* Register EDC_SYS_PC_47 (REGEDCREG) */
#define SYS_EDC_PC_47        0x019C
#define ABS_SYS_EDC_PC_47    0xA400619CUL

#define SYS_EDC_PC_47_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_47_WIDTH  24
#define SYS_EDC_PC_47_SHIFT  0
#define SYS_EDC_PC_47_SIGNED 0

/* Register EDC_SYS_CONTROL_48 (REGEDCREG) */
#define SYS_EDC_CONTROL_48                  0x01A0
#define ABS_SYS_EDC_CONTROL_48              0xA40061A0UL

#define SYS_EDC_STATE_48_MASK               0x00000003UL
#define SYS_EDC_STATE_48_WIDTH              2
#define SYS_EDC_STATE_48_SHIFT              0
#define SYS_EDC_STATE_48_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_48_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_48_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_48_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_48_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_48_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_48_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_48_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_48_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_48_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_48_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_48_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_48_SIGNED  0

#define SYS_EDC_RUN_48_MASK                 0x20000000UL
#define SYS_EDC_RUN_48_WIDTH                1
#define SYS_EDC_RUN_48_SHIFT                29
#define SYS_EDC_RUN_48_SIGNED               0

#define SYS_EDC_STEP_48_MASK                0x40000000UL
#define SYS_EDC_STEP_48_WIDTH               1
#define SYS_EDC_STEP_48_SHIFT               30
#define SYS_EDC_STEP_48_SIGNED              0

#define SYS_EDC_HALT_48_MASK                0x80000000UL
#define SYS_EDC_HALT_48_WIDTH               1
#define SYS_EDC_HALT_48_SHIFT               31
#define SYS_EDC_HALT_48_SIGNED              0

/* Register EDC_SYS_PC_48 (REGEDCREG) */
#define SYS_EDC_PC_48        0x01A4
#define ABS_SYS_EDC_PC_48    0xA40061A4UL

#define SYS_EDC_PC_48_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_48_WIDTH  24
#define SYS_EDC_PC_48_SHIFT  0
#define SYS_EDC_PC_48_SIGNED 0

/* Register EDC_SYS_CONTROL_49 (REGEDCREG) */
#define SYS_EDC_CONTROL_49                  0x01A8
#define ABS_SYS_EDC_CONTROL_49              0xA40061A8UL

#define SYS_EDC_STATE_49_MASK               0x00000003UL
#define SYS_EDC_STATE_49_WIDTH              2
#define SYS_EDC_STATE_49_SHIFT              0
#define SYS_EDC_STATE_49_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_49_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_49_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_49_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_49_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_49_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_49_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_49_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_49_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_49_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_49_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_49_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_49_SIGNED  0

#define SYS_EDC_RUN_49_MASK                 0x20000000UL
#define SYS_EDC_RUN_49_WIDTH                1
#define SYS_EDC_RUN_49_SHIFT                29
#define SYS_EDC_RUN_49_SIGNED               0

#define SYS_EDC_STEP_49_MASK                0x40000000UL
#define SYS_EDC_STEP_49_WIDTH               1
#define SYS_EDC_STEP_49_SHIFT               30
#define SYS_EDC_STEP_49_SIGNED              0

#define SYS_EDC_HALT_49_MASK                0x80000000UL
#define SYS_EDC_HALT_49_WIDTH               1
#define SYS_EDC_HALT_49_SHIFT               31
#define SYS_EDC_HALT_49_SIGNED              0

/* Register EDC_SYS_PC_49 (REGEDCREG) */
#define SYS_EDC_PC_49        0x01AC
#define ABS_SYS_EDC_PC_49    0xA40061ACUL

#define SYS_EDC_PC_49_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_49_WIDTH  24
#define SYS_EDC_PC_49_SHIFT  0
#define SYS_EDC_PC_49_SIGNED 0

/* Register EDC_SYS_CONTROL_50 (REGEDCREG) */
#define SYS_EDC_CONTROL_50                  0x01B0
#define ABS_SYS_EDC_CONTROL_50              0xA40061B0UL

#define SYS_EDC_STATE_50_MASK               0x00000003UL
#define SYS_EDC_STATE_50_WIDTH              2
#define SYS_EDC_STATE_50_SHIFT              0
#define SYS_EDC_STATE_50_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_50_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_50_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_50_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_50_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_50_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_50_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_50_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_50_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_50_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_50_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_50_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_50_SIGNED  0

#define SYS_EDC_RUN_50_MASK                 0x20000000UL
#define SYS_EDC_RUN_50_WIDTH                1
#define SYS_EDC_RUN_50_SHIFT                29
#define SYS_EDC_RUN_50_SIGNED               0

#define SYS_EDC_STEP_50_MASK                0x40000000UL
#define SYS_EDC_STEP_50_WIDTH               1
#define SYS_EDC_STEP_50_SHIFT               30
#define SYS_EDC_STEP_50_SIGNED              0

#define SYS_EDC_HALT_50_MASK                0x80000000UL
#define SYS_EDC_HALT_50_WIDTH               1
#define SYS_EDC_HALT_50_SHIFT               31
#define SYS_EDC_HALT_50_SIGNED              0

/* Register EDC_SYS_PC_50 (REGEDCREG) */
#define SYS_EDC_PC_50        0x01B4
#define ABS_SYS_EDC_PC_50    0xA40061B4UL

#define SYS_EDC_PC_50_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_50_WIDTH  24
#define SYS_EDC_PC_50_SHIFT  0
#define SYS_EDC_PC_50_SIGNED 0

/* Register EDC_SYS_CONTROL_51 (REGEDCREG) */
#define SYS_EDC_CONTROL_51                  0x01B8
#define ABS_SYS_EDC_CONTROL_51              0xA40061B8UL

#define SYS_EDC_STATE_51_MASK               0x00000003UL
#define SYS_EDC_STATE_51_WIDTH              2
#define SYS_EDC_STATE_51_SHIFT              0
#define SYS_EDC_STATE_51_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_51_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_51_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_51_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_51_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_51_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_51_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_51_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_51_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_51_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_51_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_51_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_51_SIGNED  0

#define SYS_EDC_RUN_51_MASK                 0x20000000UL
#define SYS_EDC_RUN_51_WIDTH                1
#define SYS_EDC_RUN_51_SHIFT                29
#define SYS_EDC_RUN_51_SIGNED               0

#define SYS_EDC_STEP_51_MASK                0x40000000UL
#define SYS_EDC_STEP_51_WIDTH               1
#define SYS_EDC_STEP_51_SHIFT               30
#define SYS_EDC_STEP_51_SIGNED              0

#define SYS_EDC_HALT_51_MASK                0x80000000UL
#define SYS_EDC_HALT_51_WIDTH               1
#define SYS_EDC_HALT_51_SHIFT               31
#define SYS_EDC_HALT_51_SIGNED              0

/* Register EDC_SYS_PC_51 (REGEDCREG) */
#define SYS_EDC_PC_51        0x01BC
#define ABS_SYS_EDC_PC_51    0xA40061BCUL

#define SYS_EDC_PC_51_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_51_WIDTH  24
#define SYS_EDC_PC_51_SHIFT  0
#define SYS_EDC_PC_51_SIGNED 0

/* Register EDC_SYS_CONTROL_52 (REGEDCREG) */
#define SYS_EDC_CONTROL_52                  0x01C0
#define ABS_SYS_EDC_CONTROL_52              0xA40061C0UL

#define SYS_EDC_STATE_52_MASK               0x00000003UL
#define SYS_EDC_STATE_52_WIDTH              2
#define SYS_EDC_STATE_52_SHIFT              0
#define SYS_EDC_STATE_52_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_52_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_52_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_52_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_52_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_52_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_52_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_52_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_52_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_52_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_52_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_52_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_52_SIGNED  0

#define SYS_EDC_RUN_52_MASK                 0x20000000UL
#define SYS_EDC_RUN_52_WIDTH                1
#define SYS_EDC_RUN_52_SHIFT                29
#define SYS_EDC_RUN_52_SIGNED               0

#define SYS_EDC_STEP_52_MASK                0x40000000UL
#define SYS_EDC_STEP_52_WIDTH               1
#define SYS_EDC_STEP_52_SHIFT               30
#define SYS_EDC_STEP_52_SIGNED              0

#define SYS_EDC_HALT_52_MASK                0x80000000UL
#define SYS_EDC_HALT_52_WIDTH               1
#define SYS_EDC_HALT_52_SHIFT               31
#define SYS_EDC_HALT_52_SIGNED              0

/* Register EDC_SYS_PC_52 (REGEDCREG) */
#define SYS_EDC_PC_52        0x01C4
#define ABS_SYS_EDC_PC_52    0xA40061C4UL

#define SYS_EDC_PC_52_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_52_WIDTH  24
#define SYS_EDC_PC_52_SHIFT  0
#define SYS_EDC_PC_52_SIGNED 0

/* Register EDC_SYS_CONTROL_53 (REGEDCREG) */
#define SYS_EDC_CONTROL_53                  0x01C8
#define ABS_SYS_EDC_CONTROL_53              0xA40061C8UL

#define SYS_EDC_STATE_53_MASK               0x00000003UL
#define SYS_EDC_STATE_53_WIDTH              2
#define SYS_EDC_STATE_53_SHIFT              0
#define SYS_EDC_STATE_53_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_53_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_53_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_53_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_53_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_53_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_53_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_53_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_53_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_53_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_53_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_53_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_53_SIGNED  0

#define SYS_EDC_RUN_53_MASK                 0x20000000UL
#define SYS_EDC_RUN_53_WIDTH                1
#define SYS_EDC_RUN_53_SHIFT                29
#define SYS_EDC_RUN_53_SIGNED               0

#define SYS_EDC_STEP_53_MASK                0x40000000UL
#define SYS_EDC_STEP_53_WIDTH               1
#define SYS_EDC_STEP_53_SHIFT               30
#define SYS_EDC_STEP_53_SIGNED              0

#define SYS_EDC_HALT_53_MASK                0x80000000UL
#define SYS_EDC_HALT_53_WIDTH               1
#define SYS_EDC_HALT_53_SHIFT               31
#define SYS_EDC_HALT_53_SIGNED              0

/* Register EDC_SYS_PC_53 (REGEDCREG) */
#define SYS_EDC_PC_53        0x01CC
#define ABS_SYS_EDC_PC_53    0xA40061CCUL

#define SYS_EDC_PC_53_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_53_WIDTH  24
#define SYS_EDC_PC_53_SHIFT  0
#define SYS_EDC_PC_53_SIGNED 0

/* Register EDC_SYS_CONTROL_54 (REGEDCREG) */
#define SYS_EDC_CONTROL_54                  0x01D0
#define ABS_SYS_EDC_CONTROL_54              0xA40061D0UL

#define SYS_EDC_STATE_54_MASK               0x00000003UL
#define SYS_EDC_STATE_54_WIDTH              2
#define SYS_EDC_STATE_54_SHIFT              0
#define SYS_EDC_STATE_54_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_54_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_54_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_54_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_54_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_54_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_54_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_54_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_54_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_54_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_54_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_54_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_54_SIGNED  0

#define SYS_EDC_RUN_54_MASK                 0x20000000UL
#define SYS_EDC_RUN_54_WIDTH                1
#define SYS_EDC_RUN_54_SHIFT                29
#define SYS_EDC_RUN_54_SIGNED               0

#define SYS_EDC_STEP_54_MASK                0x40000000UL
#define SYS_EDC_STEP_54_WIDTH               1
#define SYS_EDC_STEP_54_SHIFT               30
#define SYS_EDC_STEP_54_SIGNED              0

#define SYS_EDC_HALT_54_MASK                0x80000000UL
#define SYS_EDC_HALT_54_WIDTH               1
#define SYS_EDC_HALT_54_SHIFT               31
#define SYS_EDC_HALT_54_SIGNED              0

/* Register EDC_SYS_PC_54 (REGEDCREG) */
#define SYS_EDC_PC_54        0x01D4
#define ABS_SYS_EDC_PC_54    0xA40061D4UL

#define SYS_EDC_PC_54_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_54_WIDTH  24
#define SYS_EDC_PC_54_SHIFT  0
#define SYS_EDC_PC_54_SIGNED 0

/* Register EDC_SYS_CONTROL_55 (REGEDCREG) */
#define SYS_EDC_CONTROL_55                  0x01D8
#define ABS_SYS_EDC_CONTROL_55              0xA40061D8UL

#define SYS_EDC_STATE_55_MASK               0x00000003UL
#define SYS_EDC_STATE_55_WIDTH              2
#define SYS_EDC_STATE_55_SHIFT              0
#define SYS_EDC_STATE_55_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_55_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_55_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_55_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_55_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_55_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_55_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_55_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_55_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_55_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_55_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_55_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_55_SIGNED  0

#define SYS_EDC_RUN_55_MASK                 0x20000000UL
#define SYS_EDC_RUN_55_WIDTH                1
#define SYS_EDC_RUN_55_SHIFT                29
#define SYS_EDC_RUN_55_SIGNED               0

#define SYS_EDC_STEP_55_MASK                0x40000000UL
#define SYS_EDC_STEP_55_WIDTH               1
#define SYS_EDC_STEP_55_SHIFT               30
#define SYS_EDC_STEP_55_SIGNED              0

#define SYS_EDC_HALT_55_MASK                0x80000000UL
#define SYS_EDC_HALT_55_WIDTH               1
#define SYS_EDC_HALT_55_SHIFT               31
#define SYS_EDC_HALT_55_SIGNED              0

/* Register EDC_SYS_PC_55 (REGEDCREG) */
#define SYS_EDC_PC_55        0x01DC
#define ABS_SYS_EDC_PC_55    0xA40061DCUL

#define SYS_EDC_PC_55_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_55_WIDTH  24
#define SYS_EDC_PC_55_SHIFT  0
#define SYS_EDC_PC_55_SIGNED 0

/* Register EDC_SYS_CONTROL_56 (REGEDCREG) */
#define SYS_EDC_CONTROL_56                  0x01E0
#define ABS_SYS_EDC_CONTROL_56              0xA40061E0UL

#define SYS_EDC_STATE_56_MASK               0x00000003UL
#define SYS_EDC_STATE_56_WIDTH              2
#define SYS_EDC_STATE_56_SHIFT              0
#define SYS_EDC_STATE_56_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_56_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_56_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_56_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_56_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_56_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_56_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_56_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_56_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_56_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_56_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_56_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_56_SIGNED  0

#define SYS_EDC_RUN_56_MASK                 0x20000000UL
#define SYS_EDC_RUN_56_WIDTH                1
#define SYS_EDC_RUN_56_SHIFT                29
#define SYS_EDC_RUN_56_SIGNED               0

#define SYS_EDC_STEP_56_MASK                0x40000000UL
#define SYS_EDC_STEP_56_WIDTH               1
#define SYS_EDC_STEP_56_SHIFT               30
#define SYS_EDC_STEP_56_SIGNED              0

#define SYS_EDC_HALT_56_MASK                0x80000000UL
#define SYS_EDC_HALT_56_WIDTH               1
#define SYS_EDC_HALT_56_SHIFT               31
#define SYS_EDC_HALT_56_SIGNED              0

/* Register EDC_SYS_PC_56 (REGEDCREG) */
#define SYS_EDC_PC_56        0x01E4
#define ABS_SYS_EDC_PC_56    0xA40061E4UL

#define SYS_EDC_PC_56_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_56_WIDTH  24
#define SYS_EDC_PC_56_SHIFT  0
#define SYS_EDC_PC_56_SIGNED 0

/* Register EDC_SYS_CONTROL_57 (REGEDCREG) */
#define SYS_EDC_CONTROL_57                  0x01E8
#define ABS_SYS_EDC_CONTROL_57              0xA40061E8UL

#define SYS_EDC_STATE_57_MASK               0x00000003UL
#define SYS_EDC_STATE_57_WIDTH              2
#define SYS_EDC_STATE_57_SHIFT              0
#define SYS_EDC_STATE_57_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_57_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_57_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_57_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_57_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_57_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_57_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_57_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_57_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_57_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_57_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_57_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_57_SIGNED  0

#define SYS_EDC_RUN_57_MASK                 0x20000000UL
#define SYS_EDC_RUN_57_WIDTH                1
#define SYS_EDC_RUN_57_SHIFT                29
#define SYS_EDC_RUN_57_SIGNED               0

#define SYS_EDC_STEP_57_MASK                0x40000000UL
#define SYS_EDC_STEP_57_WIDTH               1
#define SYS_EDC_STEP_57_SHIFT               30
#define SYS_EDC_STEP_57_SIGNED              0

#define SYS_EDC_HALT_57_MASK                0x80000000UL
#define SYS_EDC_HALT_57_WIDTH               1
#define SYS_EDC_HALT_57_SHIFT               31
#define SYS_EDC_HALT_57_SIGNED              0

/* Register EDC_SYS_PC_57 (REGEDCREG) */
#define SYS_EDC_PC_57        0x01EC
#define ABS_SYS_EDC_PC_57    0xA40061ECUL

#define SYS_EDC_PC_57_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_57_WIDTH  24
#define SYS_EDC_PC_57_SHIFT  0
#define SYS_EDC_PC_57_SIGNED 0

/* Register EDC_SYS_CONTROL_58 (REGEDCREG) */
#define SYS_EDC_CONTROL_58                  0x01F0
#define ABS_SYS_EDC_CONTROL_58              0xA40061F0UL

#define SYS_EDC_STATE_58_MASK               0x00000003UL
#define SYS_EDC_STATE_58_WIDTH              2
#define SYS_EDC_STATE_58_SHIFT              0
#define SYS_EDC_STATE_58_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_58_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_58_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_58_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_58_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_58_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_58_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_58_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_58_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_58_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_58_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_58_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_58_SIGNED  0

#define SYS_EDC_RUN_58_MASK                 0x20000000UL
#define SYS_EDC_RUN_58_WIDTH                1
#define SYS_EDC_RUN_58_SHIFT                29
#define SYS_EDC_RUN_58_SIGNED               0

#define SYS_EDC_STEP_58_MASK                0x40000000UL
#define SYS_EDC_STEP_58_WIDTH               1
#define SYS_EDC_STEP_58_SHIFT               30
#define SYS_EDC_STEP_58_SIGNED              0

#define SYS_EDC_HALT_58_MASK                0x80000000UL
#define SYS_EDC_HALT_58_WIDTH               1
#define SYS_EDC_HALT_58_SHIFT               31
#define SYS_EDC_HALT_58_SIGNED              0

/* Register EDC_SYS_PC_58 (REGEDCREG) */
#define SYS_EDC_PC_58        0x01F4
#define ABS_SYS_EDC_PC_58    0xA40061F4UL

#define SYS_EDC_PC_58_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_58_WIDTH  24
#define SYS_EDC_PC_58_SHIFT  0
#define SYS_EDC_PC_58_SIGNED 0

/* Register EDC_SYS_CONTROL_59 (REGEDCREG) */
#define SYS_EDC_CONTROL_59                  0x01F8
#define ABS_SYS_EDC_CONTROL_59              0xA40061F8UL

#define SYS_EDC_STATE_59_MASK               0x00000003UL
#define SYS_EDC_STATE_59_WIDTH              2
#define SYS_EDC_STATE_59_SHIFT              0
#define SYS_EDC_STATE_59_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_59_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_59_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_59_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_59_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_59_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_59_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_59_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_59_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_59_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_59_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_59_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_59_SIGNED  0

#define SYS_EDC_RUN_59_MASK                 0x20000000UL
#define SYS_EDC_RUN_59_WIDTH                1
#define SYS_EDC_RUN_59_SHIFT                29
#define SYS_EDC_RUN_59_SIGNED               0

#define SYS_EDC_STEP_59_MASK                0x40000000UL
#define SYS_EDC_STEP_59_WIDTH               1
#define SYS_EDC_STEP_59_SHIFT               30
#define SYS_EDC_STEP_59_SIGNED              0

#define SYS_EDC_HALT_59_MASK                0x80000000UL
#define SYS_EDC_HALT_59_WIDTH               1
#define SYS_EDC_HALT_59_SHIFT               31
#define SYS_EDC_HALT_59_SIGNED              0

/* Register EDC_SYS_PC_59 (REGEDCREG) */
#define SYS_EDC_PC_59        0x01FC
#define ABS_SYS_EDC_PC_59    0xA40061FCUL

#define SYS_EDC_PC_59_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_59_WIDTH  24
#define SYS_EDC_PC_59_SHIFT  0
#define SYS_EDC_PC_59_SIGNED 0

/* Register EDC_SYS_CONTROL_60 (REGEDCREG) */
#define SYS_EDC_CONTROL_60                  0x0200
#define ABS_SYS_EDC_CONTROL_60              0xA4006200UL

#define SYS_EDC_STATE_60_MASK               0x00000003UL
#define SYS_EDC_STATE_60_WIDTH              2
#define SYS_EDC_STATE_60_SHIFT              0
#define SYS_EDC_STATE_60_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_60_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_60_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_60_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_60_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_60_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_60_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_60_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_60_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_60_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_60_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_60_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_60_SIGNED  0

#define SYS_EDC_RUN_60_MASK                 0x20000000UL
#define SYS_EDC_RUN_60_WIDTH                1
#define SYS_EDC_RUN_60_SHIFT                29
#define SYS_EDC_RUN_60_SIGNED               0

#define SYS_EDC_STEP_60_MASK                0x40000000UL
#define SYS_EDC_STEP_60_WIDTH               1
#define SYS_EDC_STEP_60_SHIFT               30
#define SYS_EDC_STEP_60_SIGNED              0

#define SYS_EDC_HALT_60_MASK                0x80000000UL
#define SYS_EDC_HALT_60_WIDTH               1
#define SYS_EDC_HALT_60_SHIFT               31
#define SYS_EDC_HALT_60_SIGNED              0

/* Register EDC_SYS_PC_60 (REGEDCREG) */
#define SYS_EDC_PC_60        0x0204
#define ABS_SYS_EDC_PC_60    0xA4006204UL

#define SYS_EDC_PC_60_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_60_WIDTH  24
#define SYS_EDC_PC_60_SHIFT  0
#define SYS_EDC_PC_60_SIGNED 0

/* Register EDC_SYS_CONTROL_61 (REGEDCREG) */
#define SYS_EDC_CONTROL_61                  0x0208
#define ABS_SYS_EDC_CONTROL_61              0xA4006208UL

#define SYS_EDC_STATE_61_MASK               0x00000003UL
#define SYS_EDC_STATE_61_WIDTH              2
#define SYS_EDC_STATE_61_SHIFT              0
#define SYS_EDC_STATE_61_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_61_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_61_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_61_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_61_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_61_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_61_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_61_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_61_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_61_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_61_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_61_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_61_SIGNED  0

#define SYS_EDC_RUN_61_MASK                 0x20000000UL
#define SYS_EDC_RUN_61_WIDTH                1
#define SYS_EDC_RUN_61_SHIFT                29
#define SYS_EDC_RUN_61_SIGNED               0

#define SYS_EDC_STEP_61_MASK                0x40000000UL
#define SYS_EDC_STEP_61_WIDTH               1
#define SYS_EDC_STEP_61_SHIFT               30
#define SYS_EDC_STEP_61_SIGNED              0

#define SYS_EDC_HALT_61_MASK                0x80000000UL
#define SYS_EDC_HALT_61_WIDTH               1
#define SYS_EDC_HALT_61_SHIFT               31
#define SYS_EDC_HALT_61_SIGNED              0

/* Register EDC_SYS_PC_61 (REGEDCREG) */
#define SYS_EDC_PC_61        0x020C
#define ABS_SYS_EDC_PC_61    0xA400620CUL

#define SYS_EDC_PC_61_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_61_WIDTH  24
#define SYS_EDC_PC_61_SHIFT  0
#define SYS_EDC_PC_61_SIGNED 0

/* Register EDC_SYS_CONTROL_62 (REGEDCREG) */
#define SYS_EDC_CONTROL_62                  0x0210
#define ABS_SYS_EDC_CONTROL_62              0xA4006210UL

#define SYS_EDC_STATE_62_MASK               0x00000003UL
#define SYS_EDC_STATE_62_WIDTH              2
#define SYS_EDC_STATE_62_SHIFT              0
#define SYS_EDC_STATE_62_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_62_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_62_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_62_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_62_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_62_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_62_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_62_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_62_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_62_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_62_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_62_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_62_SIGNED  0

#define SYS_EDC_RUN_62_MASK                 0x20000000UL
#define SYS_EDC_RUN_62_WIDTH                1
#define SYS_EDC_RUN_62_SHIFT                29
#define SYS_EDC_RUN_62_SIGNED               0

#define SYS_EDC_STEP_62_MASK                0x40000000UL
#define SYS_EDC_STEP_62_WIDTH               1
#define SYS_EDC_STEP_62_SHIFT               30
#define SYS_EDC_STEP_62_SIGNED              0

#define SYS_EDC_HALT_62_MASK                0x80000000UL
#define SYS_EDC_HALT_62_WIDTH               1
#define SYS_EDC_HALT_62_SHIFT               31
#define SYS_EDC_HALT_62_SIGNED              0

/* Register EDC_SYS_PC_62 (REGEDCREG) */
#define SYS_EDC_PC_62        0x0214
#define ABS_SYS_EDC_PC_62    0xA4006214UL

#define SYS_EDC_PC_62_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_62_WIDTH  24
#define SYS_EDC_PC_62_SHIFT  0
#define SYS_EDC_PC_62_SIGNED 0

/* Register EDC_SYS_CONTROL_63 (REGEDCREG) */
#define SYS_EDC_CONTROL_63                  0x0218
#define ABS_SYS_EDC_CONTROL_63              0xA4006218UL

#define SYS_EDC_STATE_63_MASK               0x00000003UL
#define SYS_EDC_STATE_63_WIDTH              2
#define SYS_EDC_STATE_63_SHIFT              0
#define SYS_EDC_STATE_63_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_63_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_63_WIDTH         1
#define SYS_EDC_DMA_ACTIVE_63_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_63_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_63_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_63_WIDTH  1
#define SYS_EDC_LATCHED_DCP_RESET_63_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_63_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_63_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_63_WIDTH   1
#define SYS_EDC_PULSED_DCP_RESET_63_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_63_SIGNED  0

#define SYS_EDC_RUN_63_MASK                 0x20000000UL
#define SYS_EDC_RUN_63_WIDTH                1
#define SYS_EDC_RUN_63_SHIFT                29
#define SYS_EDC_RUN_63_SIGNED               0

#define SYS_EDC_STEP_63_MASK                0x40000000UL
#define SYS_EDC_STEP_63_WIDTH               1
#define SYS_EDC_STEP_63_SHIFT               30
#define SYS_EDC_STEP_63_SIGNED              0

#define SYS_EDC_HALT_63_MASK                0x80000000UL
#define SYS_EDC_HALT_63_WIDTH               1
#define SYS_EDC_HALT_63_SHIFT               31
#define SYS_EDC_HALT_63_SIGNED              0

/* Register EDC_SYS_PC_63 (REGEDCREG) */
#define SYS_EDC_PC_63        0x021C
#define ABS_SYS_EDC_PC_63    0xA400621CUL

#define SYS_EDC_PC_63_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_63_WIDTH  24
#define SYS_EDC_PC_63_SHIFT  0
#define SYS_EDC_PC_63_SIGNED 0

/* Register EDC_SYS_DEBUG_STAT_0 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_0            0x0220
#define ABS_SYS_EDC_DEBUG_STAT_0        0xA4006220UL

#define SYS_EDC_ITEMS_LEFT_0_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_0_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_0_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_0_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_0_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_0_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_0_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_0_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_0 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_0            0x0224
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_0        0xA4006224UL

#define SYS_EDC_AGEN_ITEMS_LEFT_0_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_0_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_0_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_0_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_0_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_0_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_0_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_0_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_0_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_0_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_0_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_0_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_1 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_1            0x0228
#define ABS_SYS_EDC_DEBUG_STAT_1        0xA4006228UL

#define SYS_EDC_ITEMS_LEFT_1_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_1_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_1_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_1_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_1_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_1_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_1_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_1_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_1 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_1            0x022C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_1        0xA400622CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_1_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_1_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_1_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_1_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_1_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_1_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_1_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_1_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_1_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_1_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_1_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_1_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_2 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_2            0x0230
#define ABS_SYS_EDC_DEBUG_STAT_2        0xA4006230UL

#define SYS_EDC_ITEMS_LEFT_2_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_2_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_2_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_2_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_2_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_2_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_2_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_2_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_2 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_2            0x0234
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_2        0xA4006234UL

#define SYS_EDC_AGEN_ITEMS_LEFT_2_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_2_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_2_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_2_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_2_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_2_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_2_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_2_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_2_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_2_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_2_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_2_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_3 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_3            0x0238
#define ABS_SYS_EDC_DEBUG_STAT_3        0xA4006238UL

#define SYS_EDC_ITEMS_LEFT_3_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_3_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_3_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_3_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_3_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_3_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_3_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_3_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_3 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_3            0x023C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_3        0xA400623CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_3_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_3_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_3_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_3_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_3_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_3_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_3_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_3_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_3_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_3_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_3_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_3_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_4 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_4            0x0240
#define ABS_SYS_EDC_DEBUG_STAT_4        0xA4006240UL

#define SYS_EDC_ITEMS_LEFT_4_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_4_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_4_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_4_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_4_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_4_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_4_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_4_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_4 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_4            0x0244
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_4        0xA4006244UL

#define SYS_EDC_AGEN_ITEMS_LEFT_4_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_4_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_4_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_4_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_4_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_4_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_4_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_4_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_4_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_4_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_4_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_4_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_5 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_5            0x0248
#define ABS_SYS_EDC_DEBUG_STAT_5        0xA4006248UL

#define SYS_EDC_ITEMS_LEFT_5_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_5_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_5_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_5_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_5_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_5_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_5_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_5_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_5 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_5            0x024C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_5        0xA400624CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_5_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_5_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_5_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_5_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_5_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_5_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_5_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_5_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_5_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_5_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_5_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_5_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_6 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_6            0x0250
#define ABS_SYS_EDC_DEBUG_STAT_6        0xA4006250UL

#define SYS_EDC_ITEMS_LEFT_6_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_6_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_6_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_6_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_6_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_6_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_6_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_6_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_6 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_6            0x0254
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_6        0xA4006254UL

#define SYS_EDC_AGEN_ITEMS_LEFT_6_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_6_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_6_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_6_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_6_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_6_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_6_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_6_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_6_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_6_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_6_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_6_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_7 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_7            0x0258
#define ABS_SYS_EDC_DEBUG_STAT_7        0xA4006258UL

#define SYS_EDC_ITEMS_LEFT_7_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_7_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_7_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_7_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_7_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_7_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_7_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_7_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_7 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_7            0x025C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_7        0xA400625CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_7_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_7_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_7_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_7_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_7_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_7_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_7_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_7_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_7_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_7_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_7_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_7_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_8 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_8            0x0260
#define ABS_SYS_EDC_DEBUG_STAT_8        0xA4006260UL

#define SYS_EDC_ITEMS_LEFT_8_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_8_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_8_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_8_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_8_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_8_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_8_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_8_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_8 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_8            0x0264
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_8        0xA4006264UL

#define SYS_EDC_AGEN_ITEMS_LEFT_8_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_8_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_8_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_8_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_8_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_8_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_8_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_8_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_8_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_8_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_8_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_8_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_9 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_9            0x0268
#define ABS_SYS_EDC_DEBUG_STAT_9        0xA4006268UL

#define SYS_EDC_ITEMS_LEFT_9_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_9_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_9_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_9_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_9_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_9_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_9_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_9_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_9 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_9            0x026C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_9        0xA400626CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_9_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_9_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_9_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_9_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_9_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_9_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_9_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_9_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_9_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_9_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_9_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_9_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_10 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_10            0x0270
#define ABS_SYS_EDC_DEBUG_STAT_10        0xA4006270UL

#define SYS_EDC_ITEMS_LEFT_10_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_10_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_10_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_10_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_10_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_10_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_10_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_10_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_10 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_10            0x0274
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_10        0xA4006274UL

#define SYS_EDC_AGEN_ITEMS_LEFT_10_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_10_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_10_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_10_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_10_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_10_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_10_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_10_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_10_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_10_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_10_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_10_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_11 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_11            0x0278
#define ABS_SYS_EDC_DEBUG_STAT_11        0xA4006278UL

#define SYS_EDC_ITEMS_LEFT_11_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_11_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_11_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_11_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_11_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_11_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_11_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_11_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_11 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_11            0x027C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_11        0xA400627CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_11_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_11_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_11_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_11_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_11_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_11_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_11_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_11_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_11_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_11_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_11_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_11_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_12 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_12            0x0280
#define ABS_SYS_EDC_DEBUG_STAT_12        0xA4006280UL

#define SYS_EDC_ITEMS_LEFT_12_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_12_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_12_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_12_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_12_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_12_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_12_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_12_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_12 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_12            0x0284
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_12        0xA4006284UL

#define SYS_EDC_AGEN_ITEMS_LEFT_12_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_12_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_12_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_12_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_12_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_12_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_12_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_12_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_12_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_12_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_12_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_12_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_13 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_13            0x0288
#define ABS_SYS_EDC_DEBUG_STAT_13        0xA4006288UL

#define SYS_EDC_ITEMS_LEFT_13_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_13_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_13_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_13_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_13_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_13_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_13_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_13_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_13 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_13            0x028C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_13        0xA400628CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_13_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_13_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_13_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_13_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_13_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_13_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_13_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_13_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_13_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_13_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_13_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_13_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_14 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_14            0x0290
#define ABS_SYS_EDC_DEBUG_STAT_14        0xA4006290UL

#define SYS_EDC_ITEMS_LEFT_14_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_14_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_14_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_14_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_14_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_14_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_14_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_14_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_14 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_14            0x0294
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_14        0xA4006294UL

#define SYS_EDC_AGEN_ITEMS_LEFT_14_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_14_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_14_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_14_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_14_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_14_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_14_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_14_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_14_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_14_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_14_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_14_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_15 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_15            0x0298
#define ABS_SYS_EDC_DEBUG_STAT_15        0xA4006298UL

#define SYS_EDC_ITEMS_LEFT_15_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_15_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_15_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_15_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_15_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_15_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_15_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_15_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_15 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_15            0x029C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_15        0xA400629CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_15_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_15_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_15_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_15_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_15_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_15_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_15_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_15_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_15_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_15_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_15_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_15_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_16 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_16            0x02A0
#define ABS_SYS_EDC_DEBUG_STAT_16        0xA40062A0UL

#define SYS_EDC_ITEMS_LEFT_16_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_16_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_16_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_16_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_16_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_16_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_16_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_16_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_16 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_16            0x02A4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_16        0xA40062A4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_16_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_16_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_16_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_16_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_16_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_16_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_16_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_16_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_16_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_16_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_16_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_16_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_17 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_17            0x02A8
#define ABS_SYS_EDC_DEBUG_STAT_17        0xA40062A8UL

#define SYS_EDC_ITEMS_LEFT_17_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_17_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_17_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_17_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_17_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_17_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_17_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_17_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_17 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_17            0x02AC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_17        0xA40062ACUL

#define SYS_EDC_AGEN_ITEMS_LEFT_17_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_17_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_17_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_17_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_17_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_17_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_17_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_17_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_17_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_17_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_17_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_17_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_18 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_18            0x02B0
#define ABS_SYS_EDC_DEBUG_STAT_18        0xA40062B0UL

#define SYS_EDC_ITEMS_LEFT_18_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_18_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_18_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_18_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_18_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_18_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_18_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_18_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_18 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_18            0x02B4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_18        0xA40062B4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_18_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_18_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_18_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_18_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_18_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_18_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_18_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_18_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_18_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_18_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_18_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_18_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_19 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_19            0x02B8
#define ABS_SYS_EDC_DEBUG_STAT_19        0xA40062B8UL

#define SYS_EDC_ITEMS_LEFT_19_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_19_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_19_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_19_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_19_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_19_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_19_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_19_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_19 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_19            0x02BC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_19        0xA40062BCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_19_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_19_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_19_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_19_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_19_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_19_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_19_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_19_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_19_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_19_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_19_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_19_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_20 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_20            0x02C0
#define ABS_SYS_EDC_DEBUG_STAT_20        0xA40062C0UL

#define SYS_EDC_ITEMS_LEFT_20_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_20_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_20_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_20_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_20_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_20_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_20_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_20_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_20 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_20            0x02C4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_20        0xA40062C4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_20_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_20_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_20_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_20_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_20_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_20_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_20_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_20_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_20_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_20_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_20_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_20_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_21 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_21            0x02C8
#define ABS_SYS_EDC_DEBUG_STAT_21        0xA40062C8UL

#define SYS_EDC_ITEMS_LEFT_21_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_21_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_21_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_21_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_21_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_21_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_21_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_21_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_21 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_21            0x02CC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_21        0xA40062CCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_21_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_21_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_21_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_21_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_21_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_21_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_21_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_21_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_21_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_21_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_21_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_21_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_22 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_22            0x02D0
#define ABS_SYS_EDC_DEBUG_STAT_22        0xA40062D0UL

#define SYS_EDC_ITEMS_LEFT_22_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_22_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_22_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_22_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_22_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_22_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_22_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_22_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_22 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_22            0x02D4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_22        0xA40062D4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_22_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_22_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_22_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_22_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_22_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_22_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_22_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_22_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_22_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_22_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_22_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_22_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_23 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_23            0x02D8
#define ABS_SYS_EDC_DEBUG_STAT_23        0xA40062D8UL

#define SYS_EDC_ITEMS_LEFT_23_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_23_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_23_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_23_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_23_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_23_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_23_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_23_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_23 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_23            0x02DC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_23        0xA40062DCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_23_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_23_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_23_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_23_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_23_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_23_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_23_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_23_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_23_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_23_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_23_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_23_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_24 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_24            0x02E0
#define ABS_SYS_EDC_DEBUG_STAT_24        0xA40062E0UL

#define SYS_EDC_ITEMS_LEFT_24_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_24_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_24_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_24_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_24_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_24_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_24_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_24_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_24 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_24            0x02E4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_24        0xA40062E4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_24_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_24_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_24_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_24_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_24_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_24_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_24_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_24_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_24_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_24_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_24_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_24_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_25 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_25            0x02E8
#define ABS_SYS_EDC_DEBUG_STAT_25        0xA40062E8UL

#define SYS_EDC_ITEMS_LEFT_25_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_25_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_25_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_25_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_25_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_25_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_25_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_25_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_25 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_25            0x02EC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_25        0xA40062ECUL

#define SYS_EDC_AGEN_ITEMS_LEFT_25_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_25_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_25_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_25_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_25_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_25_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_25_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_25_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_25_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_25_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_25_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_25_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_26 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_26            0x02F0
#define ABS_SYS_EDC_DEBUG_STAT_26        0xA40062F0UL

#define SYS_EDC_ITEMS_LEFT_26_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_26_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_26_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_26_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_26_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_26_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_26_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_26_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_26 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_26            0x02F4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_26        0xA40062F4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_26_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_26_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_26_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_26_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_26_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_26_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_26_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_26_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_26_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_26_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_26_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_26_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_27 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_27            0x02F8
#define ABS_SYS_EDC_DEBUG_STAT_27        0xA40062F8UL

#define SYS_EDC_ITEMS_LEFT_27_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_27_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_27_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_27_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_27_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_27_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_27_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_27_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_27 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_27            0x02FC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_27        0xA40062FCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_27_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_27_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_27_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_27_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_27_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_27_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_27_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_27_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_27_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_27_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_27_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_27_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_28 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_28            0x0300
#define ABS_SYS_EDC_DEBUG_STAT_28        0xA4006300UL

#define SYS_EDC_ITEMS_LEFT_28_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_28_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_28_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_28_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_28_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_28_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_28_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_28_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_28 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_28            0x0304
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_28        0xA4006304UL

#define SYS_EDC_AGEN_ITEMS_LEFT_28_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_28_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_28_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_28_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_28_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_28_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_28_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_28_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_28_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_28_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_28_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_28_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_29 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_29            0x0308
#define ABS_SYS_EDC_DEBUG_STAT_29        0xA4006308UL

#define SYS_EDC_ITEMS_LEFT_29_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_29_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_29_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_29_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_29_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_29_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_29_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_29_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_29 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_29            0x030C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_29        0xA400630CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_29_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_29_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_29_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_29_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_29_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_29_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_29_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_29_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_29_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_29_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_29_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_29_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_30 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_30            0x0310
#define ABS_SYS_EDC_DEBUG_STAT_30        0xA4006310UL

#define SYS_EDC_ITEMS_LEFT_30_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_30_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_30_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_30_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_30_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_30_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_30_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_30_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_30 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_30            0x0314
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_30        0xA4006314UL

#define SYS_EDC_AGEN_ITEMS_LEFT_30_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_30_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_30_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_30_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_30_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_30_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_30_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_30_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_30_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_30_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_30_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_30_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_31 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_31            0x0318
#define ABS_SYS_EDC_DEBUG_STAT_31        0xA4006318UL

#define SYS_EDC_ITEMS_LEFT_31_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_31_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_31_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_31_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_31_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_31_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_31_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_31_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_31 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_31            0x031C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_31        0xA400631CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_31_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_31_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_31_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_31_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_31_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_31_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_31_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_31_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_31_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_31_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_31_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_31_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_32 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_32            0x0320
#define ABS_SYS_EDC_DEBUG_STAT_32        0xA4006320UL

#define SYS_EDC_ITEMS_LEFT_32_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_32_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_32_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_32_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_32_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_32_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_32_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_32_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_32 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_32            0x0324
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_32        0xA4006324UL

#define SYS_EDC_AGEN_ITEMS_LEFT_32_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_32_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_32_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_32_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_32_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_32_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_32_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_32_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_32_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_32_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_32_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_32_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_33 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_33            0x0328
#define ABS_SYS_EDC_DEBUG_STAT_33        0xA4006328UL

#define SYS_EDC_ITEMS_LEFT_33_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_33_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_33_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_33_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_33_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_33_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_33_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_33_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_33 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_33            0x032C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_33        0xA400632CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_33_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_33_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_33_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_33_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_33_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_33_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_33_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_33_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_33_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_33_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_33_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_33_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_34 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_34            0x0330
#define ABS_SYS_EDC_DEBUG_STAT_34        0xA4006330UL

#define SYS_EDC_ITEMS_LEFT_34_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_34_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_34_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_34_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_34_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_34_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_34_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_34_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_34 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_34            0x0334
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_34        0xA4006334UL

#define SYS_EDC_AGEN_ITEMS_LEFT_34_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_34_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_34_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_34_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_34_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_34_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_34_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_34_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_34_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_34_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_34_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_34_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_35 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_35            0x0338
#define ABS_SYS_EDC_DEBUG_STAT_35        0xA4006338UL

#define SYS_EDC_ITEMS_LEFT_35_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_35_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_35_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_35_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_35_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_35_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_35_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_35_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_35 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_35            0x033C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_35        0xA400633CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_35_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_35_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_35_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_35_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_35_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_35_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_35_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_35_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_35_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_35_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_35_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_35_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_36 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_36            0x0340
#define ABS_SYS_EDC_DEBUG_STAT_36        0xA4006340UL

#define SYS_EDC_ITEMS_LEFT_36_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_36_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_36_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_36_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_36_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_36_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_36_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_36_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_36 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_36            0x0344
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_36        0xA4006344UL

#define SYS_EDC_AGEN_ITEMS_LEFT_36_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_36_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_36_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_36_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_36_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_36_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_36_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_36_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_36_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_36_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_36_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_36_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_37 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_37            0x0348
#define ABS_SYS_EDC_DEBUG_STAT_37        0xA4006348UL

#define SYS_EDC_ITEMS_LEFT_37_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_37_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_37_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_37_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_37_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_37_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_37_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_37_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_37 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_37            0x034C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_37        0xA400634CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_37_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_37_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_37_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_37_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_37_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_37_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_37_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_37_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_37_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_37_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_37_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_37_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_38 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_38            0x0350
#define ABS_SYS_EDC_DEBUG_STAT_38        0xA4006350UL

#define SYS_EDC_ITEMS_LEFT_38_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_38_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_38_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_38_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_38_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_38_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_38_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_38_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_38 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_38            0x0354
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_38        0xA4006354UL

#define SYS_EDC_AGEN_ITEMS_LEFT_38_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_38_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_38_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_38_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_38_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_38_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_38_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_38_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_38_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_38_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_38_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_38_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_39 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_39            0x0358
#define ABS_SYS_EDC_DEBUG_STAT_39        0xA4006358UL

#define SYS_EDC_ITEMS_LEFT_39_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_39_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_39_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_39_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_39_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_39_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_39_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_39_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_39 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_39            0x035C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_39        0xA400635CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_39_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_39_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_39_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_39_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_39_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_39_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_39_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_39_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_39_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_39_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_39_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_39_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_40 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_40            0x0360
#define ABS_SYS_EDC_DEBUG_STAT_40        0xA4006360UL

#define SYS_EDC_ITEMS_LEFT_40_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_40_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_40_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_40_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_40_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_40_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_40_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_40_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_40 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_40            0x0364
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_40        0xA4006364UL

#define SYS_EDC_AGEN_ITEMS_LEFT_40_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_40_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_40_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_40_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_40_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_40_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_40_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_40_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_40_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_40_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_40_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_40_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_41 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_41            0x0368
#define ABS_SYS_EDC_DEBUG_STAT_41        0xA4006368UL

#define SYS_EDC_ITEMS_LEFT_41_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_41_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_41_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_41_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_41_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_41_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_41_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_41_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_41 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_41            0x036C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_41        0xA400636CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_41_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_41_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_41_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_41_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_41_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_41_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_41_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_41_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_41_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_41_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_41_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_41_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_42 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_42            0x0370
#define ABS_SYS_EDC_DEBUG_STAT_42        0xA4006370UL

#define SYS_EDC_ITEMS_LEFT_42_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_42_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_42_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_42_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_42_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_42_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_42_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_42_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_42 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_42            0x0374
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_42        0xA4006374UL

#define SYS_EDC_AGEN_ITEMS_LEFT_42_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_42_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_42_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_42_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_42_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_42_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_42_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_42_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_42_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_42_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_42_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_42_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_43 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_43            0x0378
#define ABS_SYS_EDC_DEBUG_STAT_43        0xA4006378UL

#define SYS_EDC_ITEMS_LEFT_43_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_43_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_43_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_43_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_43_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_43_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_43_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_43_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_43 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_43            0x037C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_43        0xA400637CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_43_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_43_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_43_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_43_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_43_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_43_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_43_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_43_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_43_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_43_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_43_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_43_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_44 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_44            0x0380
#define ABS_SYS_EDC_DEBUG_STAT_44        0xA4006380UL

#define SYS_EDC_ITEMS_LEFT_44_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_44_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_44_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_44_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_44_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_44_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_44_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_44_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_44 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_44            0x0384
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_44        0xA4006384UL

#define SYS_EDC_AGEN_ITEMS_LEFT_44_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_44_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_44_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_44_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_44_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_44_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_44_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_44_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_44_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_44_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_44_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_44_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_45 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_45            0x0388
#define ABS_SYS_EDC_DEBUG_STAT_45        0xA4006388UL

#define SYS_EDC_ITEMS_LEFT_45_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_45_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_45_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_45_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_45_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_45_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_45_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_45_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_45 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_45            0x038C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_45        0xA400638CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_45_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_45_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_45_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_45_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_45_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_45_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_45_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_45_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_45_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_45_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_45_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_45_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_46 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_46            0x0390
#define ABS_SYS_EDC_DEBUG_STAT_46        0xA4006390UL

#define SYS_EDC_ITEMS_LEFT_46_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_46_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_46_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_46_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_46_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_46_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_46_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_46_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_46 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_46            0x0394
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_46        0xA4006394UL

#define SYS_EDC_AGEN_ITEMS_LEFT_46_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_46_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_46_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_46_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_46_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_46_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_46_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_46_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_46_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_46_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_46_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_46_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_47 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_47            0x0398
#define ABS_SYS_EDC_DEBUG_STAT_47        0xA4006398UL

#define SYS_EDC_ITEMS_LEFT_47_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_47_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_47_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_47_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_47_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_47_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_47_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_47_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_47 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_47            0x039C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_47        0xA400639CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_47_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_47_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_47_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_47_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_47_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_47_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_47_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_47_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_47_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_47_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_47_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_47_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_48 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_48            0x03A0
#define ABS_SYS_EDC_DEBUG_STAT_48        0xA40063A0UL

#define SYS_EDC_ITEMS_LEFT_48_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_48_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_48_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_48_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_48_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_48_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_48_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_48_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_48 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_48            0x03A4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_48        0xA40063A4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_48_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_48_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_48_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_48_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_48_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_48_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_48_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_48_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_48_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_48_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_48_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_48_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_49 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_49            0x03A8
#define ABS_SYS_EDC_DEBUG_STAT_49        0xA40063A8UL

#define SYS_EDC_ITEMS_LEFT_49_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_49_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_49_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_49_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_49_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_49_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_49_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_49_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_49 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_49            0x03AC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_49        0xA40063ACUL

#define SYS_EDC_AGEN_ITEMS_LEFT_49_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_49_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_49_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_49_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_49_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_49_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_49_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_49_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_49_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_49_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_49_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_49_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_50 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_50            0x03B0
#define ABS_SYS_EDC_DEBUG_STAT_50        0xA40063B0UL

#define SYS_EDC_ITEMS_LEFT_50_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_50_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_50_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_50_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_50_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_50_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_50_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_50_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_50 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_50            0x03B4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_50        0xA40063B4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_50_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_50_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_50_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_50_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_50_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_50_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_50_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_50_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_50_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_50_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_50_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_50_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_51 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_51            0x03B8
#define ABS_SYS_EDC_DEBUG_STAT_51        0xA40063B8UL

#define SYS_EDC_ITEMS_LEFT_51_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_51_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_51_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_51_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_51_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_51_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_51_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_51_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_51 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_51            0x03BC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_51        0xA40063BCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_51_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_51_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_51_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_51_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_51_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_51_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_51_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_51_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_51_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_51_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_51_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_51_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_52 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_52            0x03C0
#define ABS_SYS_EDC_DEBUG_STAT_52        0xA40063C0UL

#define SYS_EDC_ITEMS_LEFT_52_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_52_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_52_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_52_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_52_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_52_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_52_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_52_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_52 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_52            0x03C4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_52        0xA40063C4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_52_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_52_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_52_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_52_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_52_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_52_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_52_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_52_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_52_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_52_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_52_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_52_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_53 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_53            0x03C8
#define ABS_SYS_EDC_DEBUG_STAT_53        0xA40063C8UL

#define SYS_EDC_ITEMS_LEFT_53_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_53_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_53_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_53_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_53_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_53_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_53_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_53_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_53 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_53            0x03CC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_53        0xA40063CCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_53_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_53_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_53_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_53_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_53_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_53_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_53_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_53_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_53_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_53_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_53_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_53_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_54 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_54            0x03D0
#define ABS_SYS_EDC_DEBUG_STAT_54        0xA40063D0UL

#define SYS_EDC_ITEMS_LEFT_54_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_54_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_54_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_54_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_54_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_54_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_54_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_54_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_54 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_54            0x03D4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_54        0xA40063D4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_54_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_54_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_54_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_54_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_54_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_54_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_54_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_54_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_54_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_54_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_54_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_54_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_55 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_55            0x03D8
#define ABS_SYS_EDC_DEBUG_STAT_55        0xA40063D8UL

#define SYS_EDC_ITEMS_LEFT_55_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_55_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_55_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_55_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_55_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_55_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_55_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_55_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_55 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_55            0x03DC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_55        0xA40063DCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_55_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_55_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_55_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_55_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_55_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_55_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_55_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_55_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_55_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_55_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_55_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_55_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_56 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_56            0x03E0
#define ABS_SYS_EDC_DEBUG_STAT_56        0xA40063E0UL

#define SYS_EDC_ITEMS_LEFT_56_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_56_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_56_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_56_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_56_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_56_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_56_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_56_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_56 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_56            0x03E4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_56        0xA40063E4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_56_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_56_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_56_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_56_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_56_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_56_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_56_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_56_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_56_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_56_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_56_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_56_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_57 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_57            0x03E8
#define ABS_SYS_EDC_DEBUG_STAT_57        0xA40063E8UL

#define SYS_EDC_ITEMS_LEFT_57_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_57_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_57_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_57_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_57_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_57_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_57_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_57_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_57 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_57            0x03EC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_57        0xA40063ECUL

#define SYS_EDC_AGEN_ITEMS_LEFT_57_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_57_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_57_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_57_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_57_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_57_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_57_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_57_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_57_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_57_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_57_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_57_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_58 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_58            0x03F0
#define ABS_SYS_EDC_DEBUG_STAT_58        0xA40063F0UL

#define SYS_EDC_ITEMS_LEFT_58_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_58_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_58_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_58_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_58_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_58_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_58_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_58_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_58 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_58            0x03F4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_58        0xA40063F4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_58_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_58_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_58_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_58_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_58_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_58_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_58_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_58_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_58_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_58_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_58_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_58_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_59 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_59            0x03F8
#define ABS_SYS_EDC_DEBUG_STAT_59        0xA40063F8UL

#define SYS_EDC_ITEMS_LEFT_59_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_59_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_59_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_59_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_59_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_59_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_59_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_59_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_59 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_59            0x03FC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_59        0xA40063FCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_59_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_59_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_59_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_59_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_59_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_59_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_59_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_59_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_59_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_59_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_59_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_59_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_60 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_60            0x0400
#define ABS_SYS_EDC_DEBUG_STAT_60        0xA4006400UL

#define SYS_EDC_ITEMS_LEFT_60_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_60_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_60_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_60_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_60_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_60_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_60_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_60_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_60 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_60            0x0404
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_60        0xA4006404UL

#define SYS_EDC_AGEN_ITEMS_LEFT_60_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_60_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_60_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_60_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_60_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_60_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_60_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_60_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_60_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_60_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_60_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_60_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_61 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_61            0x0408
#define ABS_SYS_EDC_DEBUG_STAT_61        0xA4006408UL

#define SYS_EDC_ITEMS_LEFT_61_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_61_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_61_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_61_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_61_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_61_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_61_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_61_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_61 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_61            0x040C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_61        0xA400640CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_61_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_61_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_61_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_61_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_61_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_61_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_61_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_61_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_61_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_61_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_61_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_61_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_62 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_62            0x0410
#define ABS_SYS_EDC_DEBUG_STAT_62        0xA4006410UL

#define SYS_EDC_ITEMS_LEFT_62_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_62_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_62_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_62_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_62_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_62_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_62_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_62_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_62 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_62            0x0414
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_62        0xA4006414UL

#define SYS_EDC_AGEN_ITEMS_LEFT_62_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_62_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_62_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_62_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_62_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_62_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_62_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_62_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_62_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_62_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_62_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_62_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_63 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_63            0x0418
#define ABS_SYS_EDC_DEBUG_STAT_63        0xA4006418UL

#define SYS_EDC_ITEMS_LEFT_63_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_63_WIDTH      16
#define SYS_EDC_ITEMS_LEFT_63_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_63_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_63_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_63_WIDTH  8
#define SYS_EDC_TRANSFERS_LEFT_63_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_63_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_63 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_63            0x041C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_63        0xA400641CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_63_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_63_WIDTH      16
#define SYS_EDC_AGEN_ITEMS_LEFT_63_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_63_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_63_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_63_WIDTH  8
#define SYS_EDC_AGEN_TRANSFERS_LEFT_63_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_63_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_63_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_63_WIDTH      4
#define SYS_EDC_AGEN_BURST_LEFT_63_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_63_SIGNED     0

/* Register EDC_SYS_STAT_CTRL (REGEDCREG) */
#define SYS_EDC_STAT_CTRL              0x0424
#define ABS_SYS_EDC_STAT_CTRL          0xA4006424UL

#define SYS_EDC_STAT_REQ_SEL_MASK      0x0000003FUL
#define SYS_EDC_STAT_REQ_SEL_WIDTH     6
#define SYS_EDC_STAT_REQ_SEL_SHIFT     0
#define SYS_EDC_STAT_REQ_SEL_SIGNED    0

#define SYS_EDC_STAT_REQ_ALL_MASK      0x40000000UL
#define SYS_EDC_STAT_REQ_ALL_WIDTH     1
#define SYS_EDC_STAT_REQ_ALL_SHIFT     30
#define SYS_EDC_STAT_REQ_ALL_SIGNED    0

#define SYS_EDC_STAT_REQ_ENABLE_MASK   0x80000000UL
#define SYS_EDC_STAT_REQ_ENABLE_WIDTH  1
#define SYS_EDC_STAT_REQ_ENABLE_SHIFT  31
#define SYS_EDC_STAT_REQ_ENABLE_SIGNED 0

/* Register EDC_SYS_DCP_CYCLE_CNT (REGEDCREG) */
#define SYS_EDC_DCP_CYCLE_CNT        0x0428
#define ABS_SYS_EDC_DCP_CYCLE_CNT    0xA4006428UL

#define SYS_EDC_DCP_CYCLE_CNT_MASK   0xFFFFFFFFUL
#define SYS_EDC_DCP_CYCLE_CNT_WIDTH  32
#define SYS_EDC_DCP_CYCLE_CNT_SHIFT  0
#define SYS_EDC_DCP_CYCLE_CNT_SIGNED 0

/* Register EDC_SYS_DCP_ISSUE_CNT (REGEDCREG) */
#define SYS_EDC_DCP_ISSUE_CNT        0x042C
#define ABS_SYS_EDC_DCP_ISSUE_CNT    0xA400642CUL

#define SYS_EDC_DCP_ISSUE_CNT_MASK   0xFFFFFFFFUL
#define SYS_EDC_DCP_ISSUE_CNT_WIDTH  32
#define SYS_EDC_DCP_ISSUE_CNT_SHIFT  0
#define SYS_EDC_DCP_ISSUE_CNT_SIGNED 0

/* Register EDC_SYS_DCP_WAIT_CNT (REGEDCREG) */
#define SYS_EDC_DCP_WAIT_CNT        0x0430
#define ABS_SYS_EDC_DCP_WAIT_CNT    0xA4006430UL

#define SYS_EDC_DCP_WAIT_CNT_MASK   0xFFFFFFFFUL
#define SYS_EDC_DCP_WAIT_CNT_WIDTH  32
#define SYS_EDC_DCP_WAIT_CNT_SHIFT  0
#define SYS_EDC_DCP_WAIT_CNT_SIGNED 0

/* Register EDC_SYS_BURST_CTRL (REGEDCREG) */
#define SYS_EDC_BURST_CTRL                 0x0434
#define ABS_SYS_EDC_BURST_CTRL             0xA4006434UL

#define SYS_EDC_EDC_MAX_BURSTLEN_MASK      0x0F000000UL
#define SYS_EDC_EDC_MAX_BURSTLEN_WIDTH     4
#define SYS_EDC_EDC_MAX_BURSTLEN_SHIFT     24
#define SYS_EDC_EDC_MAX_BURSTLEN_SIGNED    0

#define SYS_EDC_EDC_BREAK_NONLINEAR_MASK   0x10000000UL
#define SYS_EDC_EDC_BREAK_NONLINEAR_WIDTH  1
#define SYS_EDC_EDC_BREAK_NONLINEAR_SHIFT  28
#define SYS_EDC_EDC_BREAK_NONLINEAR_SIGNED 0

#define SYS_EDC_EDC_PAGE_BREAK_MASK        0xE0000000UL
#define SYS_EDC_EDC_PAGE_BREAK_WIDTH       3
#define SYS_EDC_EDC_PAGE_BREAK_SHIFT       29
#define SYS_EDC_EDC_PAGE_BREAK_SIGNED      0

/* Register EDC_EXT_RAM_BURST_TIMEOUT_0 (REGEDCREG) */
#define SYS_EDC_EDC_EXT_RAM_BURST_TIMEOUT_0     0x0438
#define ABS_SYS_EDC_EDC_EXT_RAM_BURST_TIMEOUT_0 0xA4006438UL

#define SYS_EDC_BURST_TIMEOUT_VALUE_0_MASK      0x00000FFFUL
#define SYS_EDC_BURST_TIMEOUT_VALUE_0_WIDTH     12
#define SYS_EDC_BURST_TIMEOUT_VALUE_0_SHIFT     0
#define SYS_EDC_BURST_TIMEOUT_VALUE_0_SIGNED    0

#define SYS_EDC_BURST_TIMEOUT_ENABLE_0_MASK     0x00001000UL
#define SYS_EDC_BURST_TIMEOUT_ENABLE_0_WIDTH    1
#define SYS_EDC_BURST_TIMEOUT_ENABLE_0_SHIFT    12
#define SYS_EDC_BURST_TIMEOUT_ENABLE_0_SIGNED   0

/* Register EDC_EXT_RAM_BURST_TIMEOUT_1 (REGEDCREG) */
#define SYS_EDC_EDC_EXT_RAM_BURST_TIMEOUT_1     0x043C
#define ABS_SYS_EDC_EDC_EXT_RAM_BURST_TIMEOUT_1 0xA400643CUL

#define SYS_EDC_BURST_TIMEOUT_VALUE_1_MASK      0x00000FFFUL
#define SYS_EDC_BURST_TIMEOUT_VALUE_1_WIDTH     12
#define SYS_EDC_BURST_TIMEOUT_VALUE_1_SHIFT     0
#define SYS_EDC_BURST_TIMEOUT_VALUE_1_SIGNED    0

#define SYS_EDC_BURST_TIMEOUT_ENABLE_1_MASK     0x00001000UL
#define SYS_EDC_BURST_TIMEOUT_ENABLE_1_WIDTH    1
#define SYS_EDC_BURST_TIMEOUT_ENABLE_1_SHIFT    12
#define SYS_EDC_BURST_TIMEOUT_ENABLE_1_SIGNED   0

/* Register EDC_EXT_RAM_BURST_TIMEOUT_2 (REGEDCREG) */
#define SYS_EDC_EDC_EXT_RAM_BURST_TIMEOUT_2     0x0440
#define ABS_SYS_EDC_EDC_EXT_RAM_BURST_TIMEOUT_2 0xA4006440UL

#define SYS_EDC_BURST_TIMEOUT_VALUE_2_MASK      0x00000FFFUL
#define SYS_EDC_BURST_TIMEOUT_VALUE_2_WIDTH     12
#define SYS_EDC_BURST_TIMEOUT_VALUE_2_SHIFT     0
#define SYS_EDC_BURST_TIMEOUT_VALUE_2_SIGNED    0

#define SYS_EDC_BURST_TIMEOUT_ENABLE_2_MASK     0x00001000UL
#define SYS_EDC_BURST_TIMEOUT_ENABLE_2_WIDTH    1
#define SYS_EDC_BURST_TIMEOUT_ENABLE_2_SHIFT    12
#define SYS_EDC_BURST_TIMEOUT_ENABLE_2_SIGNED   0

/* Register EDC_EXT_RAM_BURST_TIMEOUT_3 (REGEDCREG) */
#define SYS_EDC_EDC_EXT_RAM_BURST_TIMEOUT_3     0x0444
#define ABS_SYS_EDC_EDC_EXT_RAM_BURST_TIMEOUT_3 0xA4006444UL

#define SYS_EDC_BURST_TIMEOUT_VALUE_3_MASK      0x00000FFFUL
#define SYS_EDC_BURST_TIMEOUT_VALUE_3_WIDTH     12
#define SYS_EDC_BURST_TIMEOUT_VALUE_3_SHIFT     0
#define SYS_EDC_BURST_TIMEOUT_VALUE_3_SIGNED    0

#define SYS_EDC_BURST_TIMEOUT_ENABLE_3_MASK     0x00001000UL
#define SYS_EDC_BURST_TIMEOUT_ENABLE_3_WIDTH    1
#define SYS_EDC_BURST_TIMEOUT_ENABLE_3_SHIFT    12
#define SYS_EDC_BURST_TIMEOUT_ENABLE_3_SIGNED   0

/* Register EDC_SYS_CONFIGURATION_STATUS (REGEDCREG) */
#define SYS_EDC_CONFIGURATION_STATUS               0x0448
#define ABS_SYS_EDC_CONFIGURATION_STATUS           0xA4006448UL

#define SYS_EDC_FULL_AGEN_STATUS_MASK              0x00000001UL
#define SYS_EDC_FULL_AGEN_STATUS_WIDTH             1
#define SYS_EDC_FULL_AGEN_STATUS_SHIFT             0
#define SYS_EDC_FULL_AGEN_STATUS_SIGNED            0

#define SYS_EDC_FULL_OFFSET_LUTS_STATUS_MASK       0x00000002UL
#define SYS_EDC_FULL_OFFSET_LUTS_STATUS_WIDTH      1
#define SYS_EDC_FULL_OFFSET_LUTS_STATUS_SHIFT      1
#define SYS_EDC_FULL_OFFSET_LUTS_STATUS_SIGNED     0

#define SYS_EDC_FULL_OFFSET_ADJ_LUTS_STATUS_MASK   0x00000004UL
#define SYS_EDC_FULL_OFFSET_ADJ_LUTS_STATUS_WIDTH  1
#define SYS_EDC_FULL_OFFSET_ADJ_LUTS_STATUS_SHIFT  2
#define SYS_EDC_FULL_OFFSET_ADJ_LUTS_STATUS_SIGNED 0

/* Register UCC_HPQM_SYS_CONTROL_0 (REGHPQMREG) */
#define SYS_HPQM_SYS_CONTROL_0      0x0000
#define ABS_SYS_HPQM_SYS_CONTROL_0  0xA503E800UL

#define SYS_HPQM_RS_QUEUE_ID_MASK   0x0000003FUL
#define SYS_HPQM_RS_QUEUE_ID_WIDTH  6
#define SYS_HPQM_RS_QUEUE_ID_SHIFT  0
#define SYS_HPQM_RS_QUEUE_ID_SIGNED 0

#define SYS_HPQM_RS_QUEUE_MASK      0x80000000UL
#define SYS_HPQM_RS_QUEUE_WIDTH     1
#define SYS_HPQM_RS_QUEUE_SHIFT     31
#define SYS_HPQM_RS_QUEUE_SIGNED    0

/* Register UCC_HPQM_SYS_CONTROL_1 (REGHPQMREG) */
#define SYS_HPQM_SYS_CONTROL_1          0x0004
#define ABS_SYS_HPQM_SYS_CONTROL_1      0xA503E804UL

#define SYS_HPQM_NUM_D256_QUEUES_MASK   0x00000007UL
#define SYS_HPQM_NUM_D256_QUEUES_WIDTH  3
#define SYS_HPQM_NUM_D256_QUEUES_SHIFT  0
#define SYS_HPQM_NUM_D256_QUEUES_SIGNED 0

/* Register UCC_HPQM_SYS_CONTROL_2 (REGHPQMREG) */
#define SYS_HPQM_SYS_CONTROL_2          0x0008
#define ABS_SYS_HPQM_SYS_CONTROL_2      0xA503E808UL

#define SYS_HPQM_NUM_D128_QUEUES_MASK   0x0000000FUL
#define SYS_HPQM_NUM_D128_QUEUES_WIDTH  4
#define SYS_HPQM_NUM_D128_QUEUES_SHIFT  0
#define SYS_HPQM_NUM_D128_QUEUES_SIGNED 0

/* Register UCC_HPQM_SYS_CONTROL_3 (REGHPQMREG) */
#define SYS_HPQM_SYS_CONTROL_3         0x000C
#define ABS_SYS_HPQM_SYS_CONTROL_3     0xA503E80CUL

#define SYS_HPQM_NUM_D64_QUEUES_MASK   0x0000001FUL
#define SYS_HPQM_NUM_D64_QUEUES_WIDTH  5
#define SYS_HPQM_NUM_D64_QUEUES_SHIFT  0
#define SYS_HPQM_NUM_D64_QUEUES_SIGNED 0

/* Register UCC_HPQM_SYS_CONTROL_4 (REGHPQMREG) */
#define SYS_HPQM_SYS_CONTROL_4         0x0010
#define ABS_SYS_HPQM_SYS_CONTROL_4     0xA503E810UL

#define SYS_HPQM_NUM_D32_QUEUES_MASK   0x0000003FUL
#define SYS_HPQM_NUM_D32_QUEUES_WIDTH  6
#define SYS_HPQM_NUM_D32_QUEUES_SHIFT  0
#define SYS_HPQM_NUM_D32_QUEUES_SIGNED 0

/* Register UCC_HPQM_SYS_ERROR_CLEAR (REGHPQMREG) */
#define SYS_HPQM_SYS_ERROR_CLEAR     0x0014
#define ABS_SYS_HPQM_SYS_ERROR_CLEAR 0xA503E814UL

#define SYS_HPQM_ERR_FLAG_CLR_MASK   0x80000000UL
#define SYS_HPQM_ERR_FLAG_CLR_WIDTH  1
#define SYS_HPQM_ERR_FLAG_CLR_SHIFT  31
#define SYS_HPQM_ERR_FLAG_CLR_SIGNED 0

/* Register UCC_HPQM_SYS_ERROR_STATUS (REGHPQMREG) */
#define SYS_HPQM_SYS_ERROR_STATUS     0x0018
#define ABS_SYS_HPQM_SYS_ERROR_STATUS 0xA503E818UL

#define SYS_HPQM_ERR_QUEUE_ID_MASK    0x0000003FUL
#define SYS_HPQM_ERR_QUEUE_ID_WIDTH   6
#define SYS_HPQM_ERR_QUEUE_ID_SHIFT   0
#define SYS_HPQM_ERR_QUEUE_ID_SIGNED  0

#define SYS_HPQM_OVERFLOW_MASK        0x00000040UL
#define SYS_HPQM_OVERFLOW_WIDTH       1
#define SYS_HPQM_OVERFLOW_SHIFT       6
#define SYS_HPQM_OVERFLOW_SIGNED      0

#define SYS_HPQM_UNDERFLOW_MASK       0x00000080UL
#define SYS_HPQM_UNDERFLOW_WIDTH      1
#define SYS_HPQM_UNDERFLOW_SHIFT      7
#define SYS_HPQM_UNDERFLOW_SIGNED     0

/* Register UCC_HPQM_SYS_DEBUG_0 (REGHPQMREG) */
#define SYS_HPQM_SYS_DEBUG_0         0x001C
#define ABS_SYS_HPQM_SYS_DEBUG_0     0xA503E81CUL

#define SYS_HPQM_MON_QUEUE_ID_MASK   0x0000003FUL
#define SYS_HPQM_MON_QUEUE_ID_WIDTH  6
#define SYS_HPQM_MON_QUEUE_ID_SHIFT  0
#define SYS_HPQM_MON_QUEUE_ID_SIGNED 0

#define SYS_HPQM_MON_ENABLE_MASK     0x80000000UL
#define SYS_HPQM_MON_ENABLE_WIDTH    1
#define SYS_HPQM_MON_ENABLE_SHIFT    31
#define SYS_HPQM_MON_ENABLE_SIGNED   0

/* Register UCC_HPQM_SYS_DEBUG_1 (REGHPQMREG) */
#define SYS_HPQM_SYS_DEBUG_1          0x0020
#define ABS_SYS_HPQM_SYS_DEBUG_1      0xA503E820UL

#define SYS_HPQM_MON_MAX_COUNT_MASK   0x000001FFUL
#define SYS_HPQM_MON_MAX_COUNT_WIDTH  9
#define SYS_HPQM_MON_MAX_COUNT_SHIFT  0
#define SYS_HPQM_MON_MAX_COUNT_SIGNED 0

/* Register UCC_HPQM_SYS_DEBUG_2 (REGHPQMREG) */
#define SYS_HPQM_SYS_DEBUG_2      0x0024
#define ABS_SYS_HPQM_SYS_DEBUG_2  0xA503E824UL

#define SYS_HPQM_MON_COUNT_MASK   0x000001FFUL
#define SYS_HPQM_MON_COUNT_WIDTH  9
#define SYS_HPQM_MON_COUNT_SHIFT  0
#define SYS_HPQM_MON_COUNT_SIGNED 0

/* Register UCC_HPQM_SYS_DEBUG_3 (REGHPQMREG) */
#define SYS_HPQM_SYS_DEBUG_3       0x0028
#define ABS_SYS_HPQM_SYS_DEBUG_3   0xA503E828UL

#define SYS_HPQM_MON_RD_PTR_MASK   0x000000FFUL
#define SYS_HPQM_MON_RD_PTR_WIDTH  8
#define SYS_HPQM_MON_RD_PTR_SHIFT  0
#define SYS_HPQM_MON_RD_PTR_SIGNED 0

/* Register UCC_HPQM_SYS_DEBUG_4 (REGHPQMREG) */
#define SYS_HPQM_SYS_DEBUG_4          0x002C
#define ABS_SYS_HPQM_SYS_DEBUG_4      0xA503E82CUL

#define SYS_HPQM_MON_NOT_EMPTY_MASK   0x80000000UL
#define SYS_HPQM_MON_NOT_EMPTY_WIDTH  1
#define SYS_HPQM_MON_NOT_EMPTY_SHIFT  31
#define SYS_HPQM_MON_NOT_EMPTY_SIGNED 0

/* Register UCC_HPQM_SYS_DEBUG_5 (REGHPQMREG) */
#define SYS_HPQM_SYS_DEBUG_5         0x0030
#define ABS_SYS_HPQM_SYS_DEBUG_5     0xA503E830UL

#define SYS_HPQM_MON_NOT_FULL_MASK   0x80000000UL
#define SYS_HPQM_MON_NOT_FULL_WIDTH  1
#define SYS_HPQM_MON_NOT_FULL_SHIFT  31
#define SYS_HPQM_MON_NOT_FULL_SIGNED 0

/* Register UCC_HPQM_SYS_BUILD_0 (REGHPQMREG) */
#define SYS_HPQM_SYS_BUILD_0              0x0040
#define ABS_SYS_HPQM_SYS_BUILD_0          0xA503E840UL

#define SYS_HPQM_BUILD_MAX_D256_ID_MASK   0x00000003UL
#define SYS_HPQM_BUILD_MAX_D256_ID_WIDTH  2
#define SYS_HPQM_BUILD_MAX_D256_ID_SHIFT  0
#define SYS_HPQM_BUILD_MAX_D256_ID_SIGNED 0

/* Register UCC_HPQM_SYS_BUILD_1 (REGHPQMREG) */
#define SYS_HPQM_SYS_BUILD_1              0x0044
#define ABS_SYS_HPQM_SYS_BUILD_1          0xA503E844UL

#define SYS_HPQM_BUILD_MAX_D128_ID_MASK   0x0000000FUL
#define SYS_HPQM_BUILD_MAX_D128_ID_WIDTH  4
#define SYS_HPQM_BUILD_MAX_D128_ID_SHIFT  0
#define SYS_HPQM_BUILD_MAX_D128_ID_SIGNED 0

/* Register UCC_HPQM_SYS_BUILD_2 (REGHPQMREG) */
#define SYS_HPQM_SYS_BUILD_2             0x0048
#define ABS_SYS_HPQM_SYS_BUILD_2         0xA503E848UL

#define SYS_HPQM_BUILD_MAX_D64_ID_MASK   0x0000001FUL
#define SYS_HPQM_BUILD_MAX_D64_ID_WIDTH  5
#define SYS_HPQM_BUILD_MAX_D64_ID_SHIFT  0
#define SYS_HPQM_BUILD_MAX_D64_ID_SIGNED 0

/* Register UCC_HPQM_SYS_BUILD_3 (REGHPQMREG) */
#define SYS_HPQM_SYS_BUILD_3             0x004C
#define ABS_SYS_HPQM_SYS_BUILD_3         0xA503E84CUL

#define SYS_HPQM_BUILD_MAX_D32_ID_MASK   0x0000003FUL
#define SYS_HPQM_BUILD_MAX_D32_ID_WIDTH  6
#define SYS_HPQM_BUILD_MAX_D32_ID_SHIFT  0
#define SYS_HPQM_BUILD_MAX_D32_ID_SIGNED 0

/* Register UCC_HPQM_SYS_BUILD_4 (REGHPQMREG) */
#define SYS_HPQM_SYS_BUILD_4               0x0050
#define ABS_SYS_HPQM_SYS_BUILD_4           0xA503E850UL

#define SYS_HPQM_BUILD_MAX_QUEUE_ID_MASK   0x0000003FUL
#define SYS_HPQM_BUILD_MAX_QUEUE_ID_WIDTH  6
#define SYS_HPQM_BUILD_MAX_QUEUE_ID_SHIFT  0
#define SYS_HPQM_BUILD_MAX_QUEUE_ID_SIGNED 0

/* Register UCC_HPQM_SYS_QUEUE_NOT_EMPTY_LOW (REGHPQMREG) */
#define SYS_HPQM_SYS_QUEUE_NOT_EMPTY_LOW     0x0060
#define ABS_SYS_HPQM_SYS_QUEUE_NOT_EMPTY_LOW 0xA503E860UL

#define SYS_HPQM_QUEUE_NOT_EMPTY_LOW_MASK    0xFFFFFFFFUL
#define SYS_HPQM_QUEUE_NOT_EMPTY_LOW_WIDTH   32
#define SYS_HPQM_QUEUE_NOT_EMPTY_LOW_SHIFT   0
#define SYS_HPQM_QUEUE_NOT_EMPTY_LOW_SIGNED  0

/* Register UCC_HPQM_SYS_QUEUE_NOT_EMPTY_HIGH (REGHPQMREG) */
#define SYS_HPQM_SYS_QUEUE_NOT_EMPTY_HIGH     0x0064
#define ABS_SYS_HPQM_SYS_QUEUE_NOT_EMPTY_HIGH 0xA503E864UL

#define SYS_HPQM_QUEUE_NOT_EMPTY_HIGH_MASK    0xFFFFFFFFUL
#define SYS_HPQM_QUEUE_NOT_EMPTY_HIGH_WIDTH   32
#define SYS_HPQM_QUEUE_NOT_EMPTY_HIGH_SHIFT   0
#define SYS_HPQM_QUEUE_NOT_EMPTY_HIGH_SIGNED  0

/* Register UCC_HPQM_SYS_QUEUE_NOT_FULL_LOW (REGHPQMREG) */
#define SYS_HPQM_SYS_QUEUE_NOT_FULL_LOW     0x0068
#define ABS_SYS_HPQM_SYS_QUEUE_NOT_FULL_LOW 0xA503E868UL

#define SYS_HPQM_QUEUE_NOT_FULL_LOW_MASK    0xFFFFFFFFUL
#define SYS_HPQM_QUEUE_NOT_FULL_LOW_WIDTH   32
#define SYS_HPQM_QUEUE_NOT_FULL_LOW_SHIFT   0
#define SYS_HPQM_QUEUE_NOT_FULL_LOW_SIGNED  0

/* Register UCC_HPQM_SYS_QUEUE_NOT_FULL_HIGH (REGHPQMREG) */
#define SYS_HPQM_SYS_QUEUE_NOT_FULL_HIGH     0x006C
#define ABS_SYS_HPQM_SYS_QUEUE_NOT_FULL_HIGH 0xA503E86CUL

#define SYS_HPQM_QUEUE_NOT_FULL_HIGH_MASK    0xFFFFFFFFUL
#define SYS_HPQM_QUEUE_NOT_FULL_HIGH_WIDTH   32
#define SYS_HPQM_QUEUE_NOT_FULL_HIGH_SHIFT   0
#define SYS_HPQM_QUEUE_NOT_FULL_HIGH_SIGNED  0

/* Register UCC_HPQM_SYS_HEAD_0 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_0         0x0100
#define ABS_SYS_HPQM_SYS_HEAD_0     0xA503E900UL

#define SYS_HPQM_HEAD_DATA_0_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_0_WIDTH  32
#define SYS_HPQM_HEAD_DATA_0_SHIFT  0
#define SYS_HPQM_HEAD_DATA_0_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_1 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_1         0x0104
#define ABS_SYS_HPQM_SYS_HEAD_1     0xA503E904UL

#define SYS_HPQM_HEAD_DATA_1_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_1_WIDTH  32
#define SYS_HPQM_HEAD_DATA_1_SHIFT  0
#define SYS_HPQM_HEAD_DATA_1_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_2 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_2         0x0108
#define ABS_SYS_HPQM_SYS_HEAD_2     0xA503E908UL

#define SYS_HPQM_HEAD_DATA_2_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_2_WIDTH  32
#define SYS_HPQM_HEAD_DATA_2_SHIFT  0
#define SYS_HPQM_HEAD_DATA_2_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_3 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_3         0x010C
#define ABS_SYS_HPQM_SYS_HEAD_3     0xA503E90CUL

#define SYS_HPQM_HEAD_DATA_3_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_3_WIDTH  32
#define SYS_HPQM_HEAD_DATA_3_SHIFT  0
#define SYS_HPQM_HEAD_DATA_3_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_4 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_4         0x0110
#define ABS_SYS_HPQM_SYS_HEAD_4     0xA503E910UL

#define SYS_HPQM_HEAD_DATA_4_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_4_WIDTH  32
#define SYS_HPQM_HEAD_DATA_4_SHIFT  0
#define SYS_HPQM_HEAD_DATA_4_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_5 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_5         0x0114
#define ABS_SYS_HPQM_SYS_HEAD_5     0xA503E914UL

#define SYS_HPQM_HEAD_DATA_5_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_5_WIDTH  32
#define SYS_HPQM_HEAD_DATA_5_SHIFT  0
#define SYS_HPQM_HEAD_DATA_5_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_6 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_6         0x0118
#define ABS_SYS_HPQM_SYS_HEAD_6     0xA503E918UL

#define SYS_HPQM_HEAD_DATA_6_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_6_WIDTH  32
#define SYS_HPQM_HEAD_DATA_6_SHIFT  0
#define SYS_HPQM_HEAD_DATA_6_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_7 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_7         0x011C
#define ABS_SYS_HPQM_SYS_HEAD_7     0xA503E91CUL

#define SYS_HPQM_HEAD_DATA_7_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_7_WIDTH  32
#define SYS_HPQM_HEAD_DATA_7_SHIFT  0
#define SYS_HPQM_HEAD_DATA_7_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_8 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_8         0x0120
#define ABS_SYS_HPQM_SYS_HEAD_8     0xA503E920UL

#define SYS_HPQM_HEAD_DATA_8_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_8_WIDTH  32
#define SYS_HPQM_HEAD_DATA_8_SHIFT  0
#define SYS_HPQM_HEAD_DATA_8_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_9 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_9         0x0124
#define ABS_SYS_HPQM_SYS_HEAD_9     0xA503E924UL

#define SYS_HPQM_HEAD_DATA_9_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_9_WIDTH  32
#define SYS_HPQM_HEAD_DATA_9_SHIFT  0
#define SYS_HPQM_HEAD_DATA_9_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_10 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_10         0x0128
#define ABS_SYS_HPQM_SYS_HEAD_10     0xA503E928UL

#define SYS_HPQM_HEAD_DATA_10_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_10_WIDTH  32
#define SYS_HPQM_HEAD_DATA_10_SHIFT  0
#define SYS_HPQM_HEAD_DATA_10_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_11 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_11         0x012C
#define ABS_SYS_HPQM_SYS_HEAD_11     0xA503E92CUL

#define SYS_HPQM_HEAD_DATA_11_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_11_WIDTH  32
#define SYS_HPQM_HEAD_DATA_11_SHIFT  0
#define SYS_HPQM_HEAD_DATA_11_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_12 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_12         0x0130
#define ABS_SYS_HPQM_SYS_HEAD_12     0xA503E930UL

#define SYS_HPQM_HEAD_DATA_12_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_12_WIDTH  32
#define SYS_HPQM_HEAD_DATA_12_SHIFT  0
#define SYS_HPQM_HEAD_DATA_12_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_13 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_13         0x0134
#define ABS_SYS_HPQM_SYS_HEAD_13     0xA503E934UL

#define SYS_HPQM_HEAD_DATA_13_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_13_WIDTH  32
#define SYS_HPQM_HEAD_DATA_13_SHIFT  0
#define SYS_HPQM_HEAD_DATA_13_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_14 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_14         0x0138
#define ABS_SYS_HPQM_SYS_HEAD_14     0xA503E938UL

#define SYS_HPQM_HEAD_DATA_14_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_14_WIDTH  32
#define SYS_HPQM_HEAD_DATA_14_SHIFT  0
#define SYS_HPQM_HEAD_DATA_14_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_15 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_15         0x013C
#define ABS_SYS_HPQM_SYS_HEAD_15     0xA503E93CUL

#define SYS_HPQM_HEAD_DATA_15_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_15_WIDTH  32
#define SYS_HPQM_HEAD_DATA_15_SHIFT  0
#define SYS_HPQM_HEAD_DATA_15_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_16 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_16         0x0140
#define ABS_SYS_HPQM_SYS_HEAD_16     0xA503E940UL

#define SYS_HPQM_HEAD_DATA_16_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_16_WIDTH  32
#define SYS_HPQM_HEAD_DATA_16_SHIFT  0
#define SYS_HPQM_HEAD_DATA_16_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_17 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_17         0x0144
#define ABS_SYS_HPQM_SYS_HEAD_17     0xA503E944UL

#define SYS_HPQM_HEAD_DATA_17_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_17_WIDTH  32
#define SYS_HPQM_HEAD_DATA_17_SHIFT  0
#define SYS_HPQM_HEAD_DATA_17_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_18 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_18         0x0148
#define ABS_SYS_HPQM_SYS_HEAD_18     0xA503E948UL

#define SYS_HPQM_HEAD_DATA_18_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_18_WIDTH  32
#define SYS_HPQM_HEAD_DATA_18_SHIFT  0
#define SYS_HPQM_HEAD_DATA_18_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_19 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_19         0x014C
#define ABS_SYS_HPQM_SYS_HEAD_19     0xA503E94CUL

#define SYS_HPQM_HEAD_DATA_19_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_19_WIDTH  32
#define SYS_HPQM_HEAD_DATA_19_SHIFT  0
#define SYS_HPQM_HEAD_DATA_19_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_20 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_20         0x0150
#define ABS_SYS_HPQM_SYS_HEAD_20     0xA503E950UL

#define SYS_HPQM_HEAD_DATA_20_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_20_WIDTH  32
#define SYS_HPQM_HEAD_DATA_20_SHIFT  0
#define SYS_HPQM_HEAD_DATA_20_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_21 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_21         0x0154
#define ABS_SYS_HPQM_SYS_HEAD_21     0xA503E954UL

#define SYS_HPQM_HEAD_DATA_21_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_21_WIDTH  32
#define SYS_HPQM_HEAD_DATA_21_SHIFT  0
#define SYS_HPQM_HEAD_DATA_21_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_22 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_22         0x0158
#define ABS_SYS_HPQM_SYS_HEAD_22     0xA503E958UL

#define SYS_HPQM_HEAD_DATA_22_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_22_WIDTH  32
#define SYS_HPQM_HEAD_DATA_22_SHIFT  0
#define SYS_HPQM_HEAD_DATA_22_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_23 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_23         0x015C
#define ABS_SYS_HPQM_SYS_HEAD_23     0xA503E95CUL

#define SYS_HPQM_HEAD_DATA_23_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_23_WIDTH  32
#define SYS_HPQM_HEAD_DATA_23_SHIFT  0
#define SYS_HPQM_HEAD_DATA_23_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_24 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_24         0x0160
#define ABS_SYS_HPQM_SYS_HEAD_24     0xA503E960UL

#define SYS_HPQM_HEAD_DATA_24_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_24_WIDTH  32
#define SYS_HPQM_HEAD_DATA_24_SHIFT  0
#define SYS_HPQM_HEAD_DATA_24_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_25 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_25         0x0164
#define ABS_SYS_HPQM_SYS_HEAD_25     0xA503E964UL

#define SYS_HPQM_HEAD_DATA_25_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_25_WIDTH  32
#define SYS_HPQM_HEAD_DATA_25_SHIFT  0
#define SYS_HPQM_HEAD_DATA_25_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_26 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_26         0x0168
#define ABS_SYS_HPQM_SYS_HEAD_26     0xA503E968UL

#define SYS_HPQM_HEAD_DATA_26_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_26_WIDTH  32
#define SYS_HPQM_HEAD_DATA_26_SHIFT  0
#define SYS_HPQM_HEAD_DATA_26_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_27 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_27         0x016C
#define ABS_SYS_HPQM_SYS_HEAD_27     0xA503E96CUL

#define SYS_HPQM_HEAD_DATA_27_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_27_WIDTH  32
#define SYS_HPQM_HEAD_DATA_27_SHIFT  0
#define SYS_HPQM_HEAD_DATA_27_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_28 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_28         0x0170
#define ABS_SYS_HPQM_SYS_HEAD_28     0xA503E970UL

#define SYS_HPQM_HEAD_DATA_28_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_28_WIDTH  32
#define SYS_HPQM_HEAD_DATA_28_SHIFT  0
#define SYS_HPQM_HEAD_DATA_28_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_29 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_29         0x0174
#define ABS_SYS_HPQM_SYS_HEAD_29     0xA503E974UL

#define SYS_HPQM_HEAD_DATA_29_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_29_WIDTH  32
#define SYS_HPQM_HEAD_DATA_29_SHIFT  0
#define SYS_HPQM_HEAD_DATA_29_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_30 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_30         0x0178
#define ABS_SYS_HPQM_SYS_HEAD_30     0xA503E978UL

#define SYS_HPQM_HEAD_DATA_30_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_30_WIDTH  32
#define SYS_HPQM_HEAD_DATA_30_SHIFT  0
#define SYS_HPQM_HEAD_DATA_30_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_31 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_31         0x017C
#define ABS_SYS_HPQM_SYS_HEAD_31     0xA503E97CUL

#define SYS_HPQM_HEAD_DATA_31_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_31_WIDTH  32
#define SYS_HPQM_HEAD_DATA_31_SHIFT  0
#define SYS_HPQM_HEAD_DATA_31_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_32 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_32         0x0180
#define ABS_SYS_HPQM_SYS_HEAD_32     0xA503E980UL

#define SYS_HPQM_HEAD_DATA_32_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_32_WIDTH  32
#define SYS_HPQM_HEAD_DATA_32_SHIFT  0
#define SYS_HPQM_HEAD_DATA_32_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_33 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_33         0x0184
#define ABS_SYS_HPQM_SYS_HEAD_33     0xA503E984UL

#define SYS_HPQM_HEAD_DATA_33_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_33_WIDTH  32
#define SYS_HPQM_HEAD_DATA_33_SHIFT  0
#define SYS_HPQM_HEAD_DATA_33_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_34 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_34         0x0188
#define ABS_SYS_HPQM_SYS_HEAD_34     0xA503E988UL

#define SYS_HPQM_HEAD_DATA_34_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_34_WIDTH  32
#define SYS_HPQM_HEAD_DATA_34_SHIFT  0
#define SYS_HPQM_HEAD_DATA_34_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_35 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_35         0x018C
#define ABS_SYS_HPQM_SYS_HEAD_35     0xA503E98CUL

#define SYS_HPQM_HEAD_DATA_35_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_35_WIDTH  32
#define SYS_HPQM_HEAD_DATA_35_SHIFT  0
#define SYS_HPQM_HEAD_DATA_35_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_36 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_36         0x0190
#define ABS_SYS_HPQM_SYS_HEAD_36     0xA503E990UL

#define SYS_HPQM_HEAD_DATA_36_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_36_WIDTH  32
#define SYS_HPQM_HEAD_DATA_36_SHIFT  0
#define SYS_HPQM_HEAD_DATA_36_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_37 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_37         0x0194
#define ABS_SYS_HPQM_SYS_HEAD_37     0xA503E994UL

#define SYS_HPQM_HEAD_DATA_37_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_37_WIDTH  32
#define SYS_HPQM_HEAD_DATA_37_SHIFT  0
#define SYS_HPQM_HEAD_DATA_37_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_38 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_38         0x0198
#define ABS_SYS_HPQM_SYS_HEAD_38     0xA503E998UL

#define SYS_HPQM_HEAD_DATA_38_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_38_WIDTH  32
#define SYS_HPQM_HEAD_DATA_38_SHIFT  0
#define SYS_HPQM_HEAD_DATA_38_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_39 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_39         0x019C
#define ABS_SYS_HPQM_SYS_HEAD_39     0xA503E99CUL

#define SYS_HPQM_HEAD_DATA_39_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_39_WIDTH  32
#define SYS_HPQM_HEAD_DATA_39_SHIFT  0
#define SYS_HPQM_HEAD_DATA_39_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_40 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_40         0x01A0
#define ABS_SYS_HPQM_SYS_HEAD_40     0xA503E9A0UL

#define SYS_HPQM_HEAD_DATA_40_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_40_WIDTH  32
#define SYS_HPQM_HEAD_DATA_40_SHIFT  0
#define SYS_HPQM_HEAD_DATA_40_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_41 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_41         0x01A4
#define ABS_SYS_HPQM_SYS_HEAD_41     0xA503E9A4UL

#define SYS_HPQM_HEAD_DATA_41_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_41_WIDTH  32
#define SYS_HPQM_HEAD_DATA_41_SHIFT  0
#define SYS_HPQM_HEAD_DATA_41_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_42 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_42         0x01A8
#define ABS_SYS_HPQM_SYS_HEAD_42     0xA503E9A8UL

#define SYS_HPQM_HEAD_DATA_42_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_42_WIDTH  32
#define SYS_HPQM_HEAD_DATA_42_SHIFT  0
#define SYS_HPQM_HEAD_DATA_42_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_43 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_43         0x01AC
#define ABS_SYS_HPQM_SYS_HEAD_43     0xA503E9ACUL

#define SYS_HPQM_HEAD_DATA_43_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_43_WIDTH  32
#define SYS_HPQM_HEAD_DATA_43_SHIFT  0
#define SYS_HPQM_HEAD_DATA_43_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_44 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_44         0x01B0
#define ABS_SYS_HPQM_SYS_HEAD_44     0xA503E9B0UL

#define SYS_HPQM_HEAD_DATA_44_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_44_WIDTH  32
#define SYS_HPQM_HEAD_DATA_44_SHIFT  0
#define SYS_HPQM_HEAD_DATA_44_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_45 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_45         0x01B4
#define ABS_SYS_HPQM_SYS_HEAD_45     0xA503E9B4UL

#define SYS_HPQM_HEAD_DATA_45_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_45_WIDTH  32
#define SYS_HPQM_HEAD_DATA_45_SHIFT  0
#define SYS_HPQM_HEAD_DATA_45_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_46 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_46         0x01B8
#define ABS_SYS_HPQM_SYS_HEAD_46     0xA503E9B8UL

#define SYS_HPQM_HEAD_DATA_46_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_46_WIDTH  32
#define SYS_HPQM_HEAD_DATA_46_SHIFT  0
#define SYS_HPQM_HEAD_DATA_46_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_47 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_47         0x01BC
#define ABS_SYS_HPQM_SYS_HEAD_47     0xA503E9BCUL

#define SYS_HPQM_HEAD_DATA_47_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_47_WIDTH  32
#define SYS_HPQM_HEAD_DATA_47_SHIFT  0
#define SYS_HPQM_HEAD_DATA_47_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_48 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_48         0x01C0
#define ABS_SYS_HPQM_SYS_HEAD_48     0xA503E9C0UL

#define SYS_HPQM_HEAD_DATA_48_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_48_WIDTH  32
#define SYS_HPQM_HEAD_DATA_48_SHIFT  0
#define SYS_HPQM_HEAD_DATA_48_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_49 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_49         0x01C4
#define ABS_SYS_HPQM_SYS_HEAD_49     0xA503E9C4UL

#define SYS_HPQM_HEAD_DATA_49_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_49_WIDTH  32
#define SYS_HPQM_HEAD_DATA_49_SHIFT  0
#define SYS_HPQM_HEAD_DATA_49_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_50 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_50         0x01C8
#define ABS_SYS_HPQM_SYS_HEAD_50     0xA503E9C8UL

#define SYS_HPQM_HEAD_DATA_50_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_50_WIDTH  32
#define SYS_HPQM_HEAD_DATA_50_SHIFT  0
#define SYS_HPQM_HEAD_DATA_50_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_51 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_51         0x01CC
#define ABS_SYS_HPQM_SYS_HEAD_51     0xA503E9CCUL

#define SYS_HPQM_HEAD_DATA_51_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_51_WIDTH  32
#define SYS_HPQM_HEAD_DATA_51_SHIFT  0
#define SYS_HPQM_HEAD_DATA_51_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_52 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_52         0x01D0
#define ABS_SYS_HPQM_SYS_HEAD_52     0xA503E9D0UL

#define SYS_HPQM_HEAD_DATA_52_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_52_WIDTH  32
#define SYS_HPQM_HEAD_DATA_52_SHIFT  0
#define SYS_HPQM_HEAD_DATA_52_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_53 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_53         0x01D4
#define ABS_SYS_HPQM_SYS_HEAD_53     0xA503E9D4UL

#define SYS_HPQM_HEAD_DATA_53_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_53_WIDTH  32
#define SYS_HPQM_HEAD_DATA_53_SHIFT  0
#define SYS_HPQM_HEAD_DATA_53_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_54 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_54         0x01D8
#define ABS_SYS_HPQM_SYS_HEAD_54     0xA503E9D8UL

#define SYS_HPQM_HEAD_DATA_54_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_54_WIDTH  32
#define SYS_HPQM_HEAD_DATA_54_SHIFT  0
#define SYS_HPQM_HEAD_DATA_54_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_55 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_55         0x01DC
#define ABS_SYS_HPQM_SYS_HEAD_55     0xA503E9DCUL

#define SYS_HPQM_HEAD_DATA_55_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_55_WIDTH  32
#define SYS_HPQM_HEAD_DATA_55_SHIFT  0
#define SYS_HPQM_HEAD_DATA_55_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_56 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_56         0x01E0
#define ABS_SYS_HPQM_SYS_HEAD_56     0xA503E9E0UL

#define SYS_HPQM_HEAD_DATA_56_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_56_WIDTH  32
#define SYS_HPQM_HEAD_DATA_56_SHIFT  0
#define SYS_HPQM_HEAD_DATA_56_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_57 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_57         0x01E4
#define ABS_SYS_HPQM_SYS_HEAD_57     0xA503E9E4UL

#define SYS_HPQM_HEAD_DATA_57_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_57_WIDTH  32
#define SYS_HPQM_HEAD_DATA_57_SHIFT  0
#define SYS_HPQM_HEAD_DATA_57_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_58 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_58         0x01E8
#define ABS_SYS_HPQM_SYS_HEAD_58     0xA503E9E8UL

#define SYS_HPQM_HEAD_DATA_58_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_58_WIDTH  32
#define SYS_HPQM_HEAD_DATA_58_SHIFT  0
#define SYS_HPQM_HEAD_DATA_58_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_59 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_59         0x01EC
#define ABS_SYS_HPQM_SYS_HEAD_59     0xA503E9ECUL

#define SYS_HPQM_HEAD_DATA_59_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_59_WIDTH  32
#define SYS_HPQM_HEAD_DATA_59_SHIFT  0
#define SYS_HPQM_HEAD_DATA_59_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_60 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_60         0x01F0
#define ABS_SYS_HPQM_SYS_HEAD_60     0xA503E9F0UL

#define SYS_HPQM_HEAD_DATA_60_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_60_WIDTH  32
#define SYS_HPQM_HEAD_DATA_60_SHIFT  0
#define SYS_HPQM_HEAD_DATA_60_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_61 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_61         0x01F4
#define ABS_SYS_HPQM_SYS_HEAD_61     0xA503E9F4UL

#define SYS_HPQM_HEAD_DATA_61_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_61_WIDTH  32
#define SYS_HPQM_HEAD_DATA_61_SHIFT  0
#define SYS_HPQM_HEAD_DATA_61_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_62 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_62         0x01F8
#define ABS_SYS_HPQM_SYS_HEAD_62     0xA503E9F8UL

#define SYS_HPQM_HEAD_DATA_62_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_62_WIDTH  32
#define SYS_HPQM_HEAD_DATA_62_SHIFT  0
#define SYS_HPQM_HEAD_DATA_62_SIGNED 0

/* Register UCC_HPQM_SYS_HEAD_63 (REGHPQMREG) */
#define SYS_HPQM_SYS_HEAD_63         0x01FC
#define ABS_SYS_HPQM_SYS_HEAD_63     0xA503E9FCUL

#define SYS_HPQM_HEAD_DATA_63_MASK   0xFFFFFFFFUL
#define SYS_HPQM_HEAD_DATA_63_WIDTH  32
#define SYS_HPQM_HEAD_DATA_63_SHIFT  0
#define SYS_HPQM_HEAD_DATA_63_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_0 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_0         0x0200
#define ABS_SYS_HPQM_SYS_TAIL_0     0xA503EA00UL

#define SYS_HPQM_TAIL_DATA_0_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_0_WIDTH  32
#define SYS_HPQM_TAIL_DATA_0_SHIFT  0
#define SYS_HPQM_TAIL_DATA_0_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_1 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_1         0x0204
#define ABS_SYS_HPQM_SYS_TAIL_1     0xA503EA04UL

#define SYS_HPQM_TAIL_DATA_1_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_1_WIDTH  32
#define SYS_HPQM_TAIL_DATA_1_SHIFT  0
#define SYS_HPQM_TAIL_DATA_1_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_2 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_2         0x0208
#define ABS_SYS_HPQM_SYS_TAIL_2     0xA503EA08UL

#define SYS_HPQM_TAIL_DATA_2_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_2_WIDTH  32
#define SYS_HPQM_TAIL_DATA_2_SHIFT  0
#define SYS_HPQM_TAIL_DATA_2_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_3 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_3         0x020C
#define ABS_SYS_HPQM_SYS_TAIL_3     0xA503EA0CUL

#define SYS_HPQM_TAIL_DATA_3_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_3_WIDTH  32
#define SYS_HPQM_TAIL_DATA_3_SHIFT  0
#define SYS_HPQM_TAIL_DATA_3_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_4 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_4         0x0210
#define ABS_SYS_HPQM_SYS_TAIL_4     0xA503EA10UL

#define SYS_HPQM_TAIL_DATA_4_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_4_WIDTH  32
#define SYS_HPQM_TAIL_DATA_4_SHIFT  0
#define SYS_HPQM_TAIL_DATA_4_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_5 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_5         0x0214
#define ABS_SYS_HPQM_SYS_TAIL_5     0xA503EA14UL

#define SYS_HPQM_TAIL_DATA_5_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_5_WIDTH  32
#define SYS_HPQM_TAIL_DATA_5_SHIFT  0
#define SYS_HPQM_TAIL_DATA_5_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_6 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_6         0x0218
#define ABS_SYS_HPQM_SYS_TAIL_6     0xA503EA18UL

#define SYS_HPQM_TAIL_DATA_6_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_6_WIDTH  32
#define SYS_HPQM_TAIL_DATA_6_SHIFT  0
#define SYS_HPQM_TAIL_DATA_6_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_7 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_7         0x021C
#define ABS_SYS_HPQM_SYS_TAIL_7     0xA503EA1CUL

#define SYS_HPQM_TAIL_DATA_7_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_7_WIDTH  32
#define SYS_HPQM_TAIL_DATA_7_SHIFT  0
#define SYS_HPQM_TAIL_DATA_7_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_8 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_8         0x0220
#define ABS_SYS_HPQM_SYS_TAIL_8     0xA503EA20UL

#define SYS_HPQM_TAIL_DATA_8_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_8_WIDTH  32
#define SYS_HPQM_TAIL_DATA_8_SHIFT  0
#define SYS_HPQM_TAIL_DATA_8_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_9 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_9         0x0224
#define ABS_SYS_HPQM_SYS_TAIL_9     0xA503EA24UL

#define SYS_HPQM_TAIL_DATA_9_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_9_WIDTH  32
#define SYS_HPQM_TAIL_DATA_9_SHIFT  0
#define SYS_HPQM_TAIL_DATA_9_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_10 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_10         0x0228
#define ABS_SYS_HPQM_SYS_TAIL_10     0xA503EA28UL

#define SYS_HPQM_TAIL_DATA_10_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_10_WIDTH  32
#define SYS_HPQM_TAIL_DATA_10_SHIFT  0
#define SYS_HPQM_TAIL_DATA_10_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_11 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_11         0x022C
#define ABS_SYS_HPQM_SYS_TAIL_11     0xA503EA2CUL

#define SYS_HPQM_TAIL_DATA_11_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_11_WIDTH  32
#define SYS_HPQM_TAIL_DATA_11_SHIFT  0
#define SYS_HPQM_TAIL_DATA_11_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_12 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_12         0x0230
#define ABS_SYS_HPQM_SYS_TAIL_12     0xA503EA30UL

#define SYS_HPQM_TAIL_DATA_12_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_12_WIDTH  32
#define SYS_HPQM_TAIL_DATA_12_SHIFT  0
#define SYS_HPQM_TAIL_DATA_12_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_13 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_13         0x0234
#define ABS_SYS_HPQM_SYS_TAIL_13     0xA503EA34UL

#define SYS_HPQM_TAIL_DATA_13_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_13_WIDTH  32
#define SYS_HPQM_TAIL_DATA_13_SHIFT  0
#define SYS_HPQM_TAIL_DATA_13_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_14 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_14         0x0238
#define ABS_SYS_HPQM_SYS_TAIL_14     0xA503EA38UL

#define SYS_HPQM_TAIL_DATA_14_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_14_WIDTH  32
#define SYS_HPQM_TAIL_DATA_14_SHIFT  0
#define SYS_HPQM_TAIL_DATA_14_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_15 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_15         0x023C
#define ABS_SYS_HPQM_SYS_TAIL_15     0xA503EA3CUL

#define SYS_HPQM_TAIL_DATA_15_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_15_WIDTH  32
#define SYS_HPQM_TAIL_DATA_15_SHIFT  0
#define SYS_HPQM_TAIL_DATA_15_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_16 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_16         0x0240
#define ABS_SYS_HPQM_SYS_TAIL_16     0xA503EA40UL

#define SYS_HPQM_TAIL_DATA_16_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_16_WIDTH  32
#define SYS_HPQM_TAIL_DATA_16_SHIFT  0
#define SYS_HPQM_TAIL_DATA_16_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_17 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_17         0x0244
#define ABS_SYS_HPQM_SYS_TAIL_17     0xA503EA44UL

#define SYS_HPQM_TAIL_DATA_17_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_17_WIDTH  32
#define SYS_HPQM_TAIL_DATA_17_SHIFT  0
#define SYS_HPQM_TAIL_DATA_17_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_18 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_18         0x0248
#define ABS_SYS_HPQM_SYS_TAIL_18     0xA503EA48UL

#define SYS_HPQM_TAIL_DATA_18_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_18_WIDTH  32
#define SYS_HPQM_TAIL_DATA_18_SHIFT  0
#define SYS_HPQM_TAIL_DATA_18_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_19 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_19         0x024C
#define ABS_SYS_HPQM_SYS_TAIL_19     0xA503EA4CUL

#define SYS_HPQM_TAIL_DATA_19_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_19_WIDTH  32
#define SYS_HPQM_TAIL_DATA_19_SHIFT  0
#define SYS_HPQM_TAIL_DATA_19_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_20 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_20         0x0250
#define ABS_SYS_HPQM_SYS_TAIL_20     0xA503EA50UL

#define SYS_HPQM_TAIL_DATA_20_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_20_WIDTH  32
#define SYS_HPQM_TAIL_DATA_20_SHIFT  0
#define SYS_HPQM_TAIL_DATA_20_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_21 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_21         0x0254
#define ABS_SYS_HPQM_SYS_TAIL_21     0xA503EA54UL

#define SYS_HPQM_TAIL_DATA_21_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_21_WIDTH  32
#define SYS_HPQM_TAIL_DATA_21_SHIFT  0
#define SYS_HPQM_TAIL_DATA_21_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_22 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_22         0x0258
#define ABS_SYS_HPQM_SYS_TAIL_22     0xA503EA58UL

#define SYS_HPQM_TAIL_DATA_22_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_22_WIDTH  32
#define SYS_HPQM_TAIL_DATA_22_SHIFT  0
#define SYS_HPQM_TAIL_DATA_22_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_23 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_23         0x025C
#define ABS_SYS_HPQM_SYS_TAIL_23     0xA503EA5CUL

#define SYS_HPQM_TAIL_DATA_23_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_23_WIDTH  32
#define SYS_HPQM_TAIL_DATA_23_SHIFT  0
#define SYS_HPQM_TAIL_DATA_23_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_24 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_24         0x0260
#define ABS_SYS_HPQM_SYS_TAIL_24     0xA503EA60UL

#define SYS_HPQM_TAIL_DATA_24_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_24_WIDTH  32
#define SYS_HPQM_TAIL_DATA_24_SHIFT  0
#define SYS_HPQM_TAIL_DATA_24_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_25 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_25         0x0264
#define ABS_SYS_HPQM_SYS_TAIL_25     0xA503EA64UL

#define SYS_HPQM_TAIL_DATA_25_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_25_WIDTH  32
#define SYS_HPQM_TAIL_DATA_25_SHIFT  0
#define SYS_HPQM_TAIL_DATA_25_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_26 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_26         0x0268
#define ABS_SYS_HPQM_SYS_TAIL_26     0xA503EA68UL

#define SYS_HPQM_TAIL_DATA_26_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_26_WIDTH  32
#define SYS_HPQM_TAIL_DATA_26_SHIFT  0
#define SYS_HPQM_TAIL_DATA_26_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_27 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_27         0x026C
#define ABS_SYS_HPQM_SYS_TAIL_27     0xA503EA6CUL

#define SYS_HPQM_TAIL_DATA_27_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_27_WIDTH  32
#define SYS_HPQM_TAIL_DATA_27_SHIFT  0
#define SYS_HPQM_TAIL_DATA_27_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_28 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_28         0x0270
#define ABS_SYS_HPQM_SYS_TAIL_28     0xA503EA70UL

#define SYS_HPQM_TAIL_DATA_28_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_28_WIDTH  32
#define SYS_HPQM_TAIL_DATA_28_SHIFT  0
#define SYS_HPQM_TAIL_DATA_28_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_29 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_29         0x0274
#define ABS_SYS_HPQM_SYS_TAIL_29     0xA503EA74UL

#define SYS_HPQM_TAIL_DATA_29_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_29_WIDTH  32
#define SYS_HPQM_TAIL_DATA_29_SHIFT  0
#define SYS_HPQM_TAIL_DATA_29_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_30 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_30         0x0278
#define ABS_SYS_HPQM_SYS_TAIL_30     0xA503EA78UL

#define SYS_HPQM_TAIL_DATA_30_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_30_WIDTH  32
#define SYS_HPQM_TAIL_DATA_30_SHIFT  0
#define SYS_HPQM_TAIL_DATA_30_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_31 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_31         0x027C
#define ABS_SYS_HPQM_SYS_TAIL_31     0xA503EA7CUL

#define SYS_HPQM_TAIL_DATA_31_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_31_WIDTH  32
#define SYS_HPQM_TAIL_DATA_31_SHIFT  0
#define SYS_HPQM_TAIL_DATA_31_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_32 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_32         0x0280
#define ABS_SYS_HPQM_SYS_TAIL_32     0xA503EA80UL

#define SYS_HPQM_TAIL_DATA_32_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_32_WIDTH  32
#define SYS_HPQM_TAIL_DATA_32_SHIFT  0
#define SYS_HPQM_TAIL_DATA_32_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_33 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_33         0x0284
#define ABS_SYS_HPQM_SYS_TAIL_33     0xA503EA84UL

#define SYS_HPQM_TAIL_DATA_33_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_33_WIDTH  32
#define SYS_HPQM_TAIL_DATA_33_SHIFT  0
#define SYS_HPQM_TAIL_DATA_33_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_34 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_34         0x0288
#define ABS_SYS_HPQM_SYS_TAIL_34     0xA503EA88UL

#define SYS_HPQM_TAIL_DATA_34_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_34_WIDTH  32
#define SYS_HPQM_TAIL_DATA_34_SHIFT  0
#define SYS_HPQM_TAIL_DATA_34_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_35 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_35         0x028C
#define ABS_SYS_HPQM_SYS_TAIL_35     0xA503EA8CUL

#define SYS_HPQM_TAIL_DATA_35_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_35_WIDTH  32
#define SYS_HPQM_TAIL_DATA_35_SHIFT  0
#define SYS_HPQM_TAIL_DATA_35_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_36 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_36         0x0290
#define ABS_SYS_HPQM_SYS_TAIL_36     0xA503EA90UL

#define SYS_HPQM_TAIL_DATA_36_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_36_WIDTH  32
#define SYS_HPQM_TAIL_DATA_36_SHIFT  0
#define SYS_HPQM_TAIL_DATA_36_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_37 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_37         0x0294
#define ABS_SYS_HPQM_SYS_TAIL_37     0xA503EA94UL

#define SYS_HPQM_TAIL_DATA_37_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_37_WIDTH  32
#define SYS_HPQM_TAIL_DATA_37_SHIFT  0
#define SYS_HPQM_TAIL_DATA_37_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_38 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_38         0x0298
#define ABS_SYS_HPQM_SYS_TAIL_38     0xA503EA98UL

#define SYS_HPQM_TAIL_DATA_38_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_38_WIDTH  32
#define SYS_HPQM_TAIL_DATA_38_SHIFT  0
#define SYS_HPQM_TAIL_DATA_38_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_39 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_39         0x029C
#define ABS_SYS_HPQM_SYS_TAIL_39     0xA503EA9CUL

#define SYS_HPQM_TAIL_DATA_39_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_39_WIDTH  32
#define SYS_HPQM_TAIL_DATA_39_SHIFT  0
#define SYS_HPQM_TAIL_DATA_39_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_40 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_40         0x02A0
#define ABS_SYS_HPQM_SYS_TAIL_40     0xA503EAA0UL

#define SYS_HPQM_TAIL_DATA_40_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_40_WIDTH  32
#define SYS_HPQM_TAIL_DATA_40_SHIFT  0
#define SYS_HPQM_TAIL_DATA_40_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_41 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_41         0x02A4
#define ABS_SYS_HPQM_SYS_TAIL_41     0xA503EAA4UL

#define SYS_HPQM_TAIL_DATA_41_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_41_WIDTH  32
#define SYS_HPQM_TAIL_DATA_41_SHIFT  0
#define SYS_HPQM_TAIL_DATA_41_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_42 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_42         0x02A8
#define ABS_SYS_HPQM_SYS_TAIL_42     0xA503EAA8UL

#define SYS_HPQM_TAIL_DATA_42_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_42_WIDTH  32
#define SYS_HPQM_TAIL_DATA_42_SHIFT  0
#define SYS_HPQM_TAIL_DATA_42_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_43 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_43         0x02AC
#define ABS_SYS_HPQM_SYS_TAIL_43     0xA503EAACUL

#define SYS_HPQM_TAIL_DATA_43_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_43_WIDTH  32
#define SYS_HPQM_TAIL_DATA_43_SHIFT  0
#define SYS_HPQM_TAIL_DATA_43_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_44 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_44         0x02B0
#define ABS_SYS_HPQM_SYS_TAIL_44     0xA503EAB0UL

#define SYS_HPQM_TAIL_DATA_44_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_44_WIDTH  32
#define SYS_HPQM_TAIL_DATA_44_SHIFT  0
#define SYS_HPQM_TAIL_DATA_44_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_45 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_45         0x02B4
#define ABS_SYS_HPQM_SYS_TAIL_45     0xA503EAB4UL

#define SYS_HPQM_TAIL_DATA_45_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_45_WIDTH  32
#define SYS_HPQM_TAIL_DATA_45_SHIFT  0
#define SYS_HPQM_TAIL_DATA_45_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_46 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_46         0x02B8
#define ABS_SYS_HPQM_SYS_TAIL_46     0xA503EAB8UL

#define SYS_HPQM_TAIL_DATA_46_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_46_WIDTH  32
#define SYS_HPQM_TAIL_DATA_46_SHIFT  0
#define SYS_HPQM_TAIL_DATA_46_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_47 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_47         0x02BC
#define ABS_SYS_HPQM_SYS_TAIL_47     0xA503EABCUL

#define SYS_HPQM_TAIL_DATA_47_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_47_WIDTH  32
#define SYS_HPQM_TAIL_DATA_47_SHIFT  0
#define SYS_HPQM_TAIL_DATA_47_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_48 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_48         0x02C0
#define ABS_SYS_HPQM_SYS_TAIL_48     0xA503EAC0UL

#define SYS_HPQM_TAIL_DATA_48_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_48_WIDTH  32
#define SYS_HPQM_TAIL_DATA_48_SHIFT  0
#define SYS_HPQM_TAIL_DATA_48_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_49 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_49         0x02C4
#define ABS_SYS_HPQM_SYS_TAIL_49     0xA503EAC4UL

#define SYS_HPQM_TAIL_DATA_49_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_49_WIDTH  32
#define SYS_HPQM_TAIL_DATA_49_SHIFT  0
#define SYS_HPQM_TAIL_DATA_49_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_50 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_50         0x02C8
#define ABS_SYS_HPQM_SYS_TAIL_50     0xA503EAC8UL

#define SYS_HPQM_TAIL_DATA_50_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_50_WIDTH  32
#define SYS_HPQM_TAIL_DATA_50_SHIFT  0
#define SYS_HPQM_TAIL_DATA_50_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_51 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_51         0x02CC
#define ABS_SYS_HPQM_SYS_TAIL_51     0xA503EACCUL

#define SYS_HPQM_TAIL_DATA_51_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_51_WIDTH  32
#define SYS_HPQM_TAIL_DATA_51_SHIFT  0
#define SYS_HPQM_TAIL_DATA_51_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_52 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_52         0x02D0
#define ABS_SYS_HPQM_SYS_TAIL_52     0xA503EAD0UL

#define SYS_HPQM_TAIL_DATA_52_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_52_WIDTH  32
#define SYS_HPQM_TAIL_DATA_52_SHIFT  0
#define SYS_HPQM_TAIL_DATA_52_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_53 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_53         0x02D4
#define ABS_SYS_HPQM_SYS_TAIL_53     0xA503EAD4UL

#define SYS_HPQM_TAIL_DATA_53_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_53_WIDTH  32
#define SYS_HPQM_TAIL_DATA_53_SHIFT  0
#define SYS_HPQM_TAIL_DATA_53_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_54 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_54         0x02D8
#define ABS_SYS_HPQM_SYS_TAIL_54     0xA503EAD8UL

#define SYS_HPQM_TAIL_DATA_54_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_54_WIDTH  32
#define SYS_HPQM_TAIL_DATA_54_SHIFT  0
#define SYS_HPQM_TAIL_DATA_54_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_55 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_55         0x02DC
#define ABS_SYS_HPQM_SYS_TAIL_55     0xA503EADCUL

#define SYS_HPQM_TAIL_DATA_55_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_55_WIDTH  32
#define SYS_HPQM_TAIL_DATA_55_SHIFT  0
#define SYS_HPQM_TAIL_DATA_55_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_56 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_56         0x02E0
#define ABS_SYS_HPQM_SYS_TAIL_56     0xA503EAE0UL

#define SYS_HPQM_TAIL_DATA_56_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_56_WIDTH  32
#define SYS_HPQM_TAIL_DATA_56_SHIFT  0
#define SYS_HPQM_TAIL_DATA_56_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_57 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_57         0x02E4
#define ABS_SYS_HPQM_SYS_TAIL_57     0xA503EAE4UL

#define SYS_HPQM_TAIL_DATA_57_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_57_WIDTH  32
#define SYS_HPQM_TAIL_DATA_57_SHIFT  0
#define SYS_HPQM_TAIL_DATA_57_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_58 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_58         0x02E8
#define ABS_SYS_HPQM_SYS_TAIL_58     0xA503EAE8UL

#define SYS_HPQM_TAIL_DATA_58_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_58_WIDTH  32
#define SYS_HPQM_TAIL_DATA_58_SHIFT  0
#define SYS_HPQM_TAIL_DATA_58_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_59 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_59         0x02EC
#define ABS_SYS_HPQM_SYS_TAIL_59     0xA503EAECUL

#define SYS_HPQM_TAIL_DATA_59_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_59_WIDTH  32
#define SYS_HPQM_TAIL_DATA_59_SHIFT  0
#define SYS_HPQM_TAIL_DATA_59_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_60 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_60         0x02F0
#define ABS_SYS_HPQM_SYS_TAIL_60     0xA503EAF0UL

#define SYS_HPQM_TAIL_DATA_60_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_60_WIDTH  32
#define SYS_HPQM_TAIL_DATA_60_SHIFT  0
#define SYS_HPQM_TAIL_DATA_60_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_61 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_61         0x02F4
#define ABS_SYS_HPQM_SYS_TAIL_61     0xA503EAF4UL

#define SYS_HPQM_TAIL_DATA_61_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_61_WIDTH  32
#define SYS_HPQM_TAIL_DATA_61_SHIFT  0
#define SYS_HPQM_TAIL_DATA_61_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_62 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_62         0x02F8
#define ABS_SYS_HPQM_SYS_TAIL_62     0xA503EAF8UL

#define SYS_HPQM_TAIL_DATA_62_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_62_WIDTH  32
#define SYS_HPQM_TAIL_DATA_62_SHIFT  0
#define SYS_HPQM_TAIL_DATA_62_SIGNED 0

/* Register UCC_HPQM_SYS_TAIL_63 (REGHPQMREG) */
#define SYS_HPQM_SYS_TAIL_63         0x02FC
#define ABS_SYS_HPQM_SYS_TAIL_63     0xA503EAFCUL

#define SYS_HPQM_TAIL_DATA_63_MASK   0xFFFFFFFFUL
#define SYS_HPQM_TAIL_DATA_63_WIDTH  32
#define SYS_HPQM_TAIL_DATA_63_SHIFT  0
#define SYS_HPQM_TAIL_DATA_63_SIGNED 0

/* Register SCP_CONTROL (PMR_SCP) */
#define PMB_SCP_CONTROL                    0x0000
#define ABS_PMB_SCP_CONTROL                0xA5001000UL

#define PMB_SCP_N_SEL_MASK                 0x00000007UL
#define PMB_SCP_N_SEL_WIDTH                3
#define PMB_SCP_N_SEL_SHIFT                0
#define PMB_SCP_N_SEL_SIGNED               0

#define PMB_SCP_LUT_RESET_MASK             0x00000008UL
#define PMB_SCP_LUT_RESET_WIDTH            1
#define PMB_SCP_LUT_RESET_SHIFT            3
#define PMB_SCP_LUT_RESET_SIGNED           0

#define PMB_SCP_P_SEL_MASK                 0x00000030UL
#define PMB_SCP_P_SEL_WIDTH                2
#define PMB_SCP_P_SEL_SHIFT                4
#define PMB_SCP_P_SEL_SIGNED               0

#define PMB_SCP_FORMAT_MASK                0x00000040UL
#define PMB_SCP_FORMAT_WIDTH               1
#define PMB_SCP_FORMAT_SHIFT               6
#define PMB_SCP_FORMAT_SIGNED              0

#define PMB_SCP_SOURCE_MASK                0x00000180UL
#define PMB_SCP_SOURCE_WIDTH               2
#define PMB_SCP_SOURCE_SHIFT               7
#define PMB_SCP_SOURCE_SIGNED              0

#define PMB_SCP_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP_INPUT_MODE_WIDTH           1
#define PMB_SCP_INPUT_MODE_SHIFT           9
#define PMB_SCP_INPUT_MODE_SIGNED          0

#define PMB_SCP_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP_INVERT_SPECTRUM_WIDTH      1
#define PMB_SCP_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP_SYNCHRONIZE_UPDATES_WIDTH  1
#define PMB_SCP_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP_RESET_MASK                 0x00001000UL
#define PMB_SCP_RESET_WIDTH                1
#define PMB_SCP_RESET_SHIFT                12
#define PMB_SCP_RESET_SIGNED               0

#define PMB_SCP_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP_CLEAR_PHASE_WIDTH          1
#define PMB_SCP_CLEAR_PHASE_SHIFT          13
#define PMB_SCP_CLEAR_PHASE_SIGNED         0

#define PMB_SCP_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP_SET_SCP_POWER_WIDTH        2
#define PMB_SCP_SET_SCP_POWER_SHIFT        14
#define PMB_SCP_SET_SCP_POWER_SIGNED       0

#define PMB_SCP_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP_SET_ADC_POWER_WIDTH        2
#define PMB_SCP_SET_ADC_POWER_SHIFT        16
#define PMB_SCP_SET_ADC_POWER_SIGNED       0

#define PMB_SCP_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP_SET_ACTIVE_FRAME_WIDTH     2
#define PMB_SCP_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP_TBUS_FIFO_FLUSH_MASK       0x00100000UL
#define PMB_SCP_TBUS_FIFO_FLUSH_WIDTH      1
#define PMB_SCP_TBUS_FIFO_FLUSH_SHIFT      20
#define PMB_SCP_TBUS_FIFO_FLUSH_SIGNED     0

#define PMB_SCP_MODE_MASK                  0x00E00000UL
#define PMB_SCP_MODE_WIDTH                 3
#define PMB_SCP_MODE_SHIFT                 21
#define PMB_SCP_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP) */
#define PMB_SCP_STATUS                     0x0004
#define ABS_PMB_SCP_STATUS                 0xA5001004UL

#define PMB_SCP_COEFF_LOADED_MASK          0x00003000UL
#define PMB_SCP_COEFF_LOADED_WIDTH         2
#define PMB_SCP_COEFF_LOADED_SHIFT         12
#define PMB_SCP_COEFF_LOADED_SIGNED        0

#define PMB_SCP_POWER_MASK                 0x0000C000UL
#define PMB_SCP_POWER_WIDTH                2
#define PMB_SCP_POWER_SHIFT                14
#define PMB_SCP_POWER_SIGNED               0

#define PMB_SCP_ADC_POWER_MASK             0x00030000UL
#define PMB_SCP_ADC_POWER_WIDTH            2
#define PMB_SCP_ADC_POWER_SHIFT            16
#define PMB_SCP_ADC_POWER_SIGNED           0

#define PMB_SCP_ACTIVE_FRAME_MASK          0x00040000UL
#define PMB_SCP_ACTIVE_FRAME_WIDTH         1
#define PMB_SCP_ACTIVE_FRAME_SHIFT         18
#define PMB_SCP_ACTIVE_FRAME_SIGNED        0

#define PMB_SCP_INPUT_SAMPLE_ENABLE_MASK   0x00080000UL
#define PMB_SCP_INPUT_SAMPLE_ENABLE_WIDTH  1
#define PMB_SCP_INPUT_SAMPLE_ENABLE_SHIFT  19
#define PMB_SCP_INPUT_SAMPLE_ENABLE_SIGNED 0

#define PMB_SCP_IF_ENABLE_MASK             0x00100000UL
#define PMB_SCP_IF_ENABLE_WIDTH            1
#define PMB_SCP_IF_ENABLE_SHIFT            20
#define PMB_SCP_IF_ENABLE_SIGNED           0

#define PMB_SCP_IRQ_SCP_MASK               0x00800000UL
#define PMB_SCP_IRQ_SCP_WIDTH              1
#define PMB_SCP_IRQ_SCP_SHIFT              23
#define PMB_SCP_IRQ_SCP_SIGNED             0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP) */
#define PMB_SCP_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP_INTERRUPT_STATUS       0xA5001008UL

#define PMB_SCP_ENERGY_EVENT_MASK          0x00080000UL
#define PMB_SCP_ENERGY_EVENT_WIDTH         1
#define PMB_SCP_ENERGY_EVENT_SHIFT         19
#define PMB_SCP_ENERGY_EVENT_SIGNED        0

#define PMB_SCP_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP_TBUS_OVERFLOW_EVENT_WIDTH  1
#define PMB_SCP_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP_OVERFLOW_EVENT_WIDTH       1
#define PMB_SCP_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP_COMPARE_EVENT_WIDTH        1
#define PMB_SCP_COMPARE_EVENT_SHIFT        22
#define PMB_SCP_COMPARE_EVENT_SIGNED       0

#define PMB_SCP_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP_AGC_COUNTS_EVENT_WIDTH     1
#define PMB_SCP_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP) */
#define PMB_SCP_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP_INTERRUPT_ENABLE        0xA500100CUL

#define PMB_SCP_ENERGY_ENABLE_MASK          0x00080000UL
#define PMB_SCP_ENERGY_ENABLE_WIDTH         1
#define PMB_SCP_ENERGY_ENABLE_SHIFT         19
#define PMB_SCP_ENERGY_ENABLE_SIGNED        0

#define PMB_SCP_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP_TBUS_OVERFLOW_ENABLE_WIDTH  1
#define PMB_SCP_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP_OVERFLOW_ENABLE_WIDTH       1
#define PMB_SCP_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP_COMPARE_ENABLE_WIDTH        1
#define PMB_SCP_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP_AGC_COUNTS_ENABLE_WIDTH     1
#define PMB_SCP_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP) */
#define PMB_SCP_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP_INTERRUPT_CLEAR        0xA5001010UL

#define PMB_SCP_ENERGY_CLEAR_MASK          0x00080000UL
#define PMB_SCP_ENERGY_CLEAR_WIDTH         1
#define PMB_SCP_ENERGY_CLEAR_SHIFT         19
#define PMB_SCP_ENERGY_CLEAR_SIGNED        0

#define PMB_SCP_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP_TBUS_OVERFLOW_CLEAR_WIDTH  1
#define PMB_SCP_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP_OVERFLOW_CLEAR_WIDTH       1
#define PMB_SCP_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP_COMPARE_CLEAR_WIDTH        1
#define PMB_SCP_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP_AGC_COUNTS_CLEAR_WIDTH     1
#define PMB_SCP_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP) */
#define PMB_SCP_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP_INPUT_SAMPLE 0xA5001014UL

#define PMB_SCP_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP_INPUT_Q_WIDTH    12
#define PMB_SCP_INPUT_Q_SHIFT    0
#define PMB_SCP_INPUT_Q_SIGNED   0

#define PMB_SCP_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP_INPUT_I_WIDTH    12
#define PMB_SCP_INPUT_I_SHIFT    12
#define PMB_SCP_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP) */
#define PMB_SCP_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP_REFERENCE_CLOCK_CONTROL_N 0xA5001018UL

#define PMB_SCP_N_MASK                        0x00FFFF00UL
#define PMB_SCP_N_WIDTH                       16
#define PMB_SCP_N_SHIFT                       8
#define PMB_SCP_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP) */
#define PMB_SCP_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP_REFERENCE_CLOCK_CONTROL_M 0xA500101CUL

#define PMB_SCP_M_MASK                        0x00FFFF00UL
#define PMB_SCP_M_WIDTH                       16
#define PMB_SCP_M_SHIFT                       8
#define PMB_SCP_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP) */
#define PMB_SCP_CIC_BYPASS        0x0020
#define ABS_PMB_SCP_CIC_BYPASS    0xA5001020UL

#define PMB_SCP_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP_CIC_BYPASS_WIDTH  1
#define PMB_SCP_CIC_BYPASS_SHIFT  23
#define PMB_SCP_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP) */
#define PMB_SCP_RSSI_INPUT        0x0024
#define ABS_PMB_SCP_RSSI_INPUT    0xA5001024UL

#define PMB_SCP_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP_RSSI_INPUT_WIDTH  12
#define PMB_SCP_RSSI_INPUT_SHIFT  8
#define PMB_SCP_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP) */
#define PMB_SCP_CONTROL2                0x0028
#define ABS_PMB_SCP_CONTROL2            0xA5001028UL

#define PMB_SCP_KICK_ENABLE_MASK        0x00400000UL
#define PMB_SCP_KICK_ENABLE_WIDTH       1
#define PMB_SCP_KICK_ENABLE_SHIFT       22
#define PMB_SCP_KICK_ENABLE_SIGNED      0

#define PMB_SCP_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP_WLAN_EDAGC_START_WIDTH  1
#define PMB_SCP_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DEBUG (PMR_SCP) */
#define PMB_SCP_DEBUG                          0x002C
#define ABS_PMB_SCP_DEBUG                      0xA500102CUL

#define PMB_SCP_START_SAMPLES_MASK             0x000000FFUL
#define PMB_SCP_START_SAMPLES_WIDTH            8
#define PMB_SCP_START_SAMPLES_SHIFT            0
#define PMB_SCP_START_SAMPLES_SIGNED           0

#define PMB_SCP_DISCARD_INITIAL_SAMPLES_MASK   0x0007FF00UL
#define PMB_SCP_DISCARD_INITIAL_SAMPLES_WIDTH  11
#define PMB_SCP_DISCARD_INITIAL_SAMPLES_SHIFT  8
#define PMB_SCP_DISCARD_INITIAL_SAMPLES_SIGNED 0

#define PMB_SCP_DEBUG_MASK                     0x00300000UL
#define PMB_SCP_DEBUG_WIDTH                    2
#define PMB_SCP_DEBUG_SHIFT                    20
#define PMB_SCP_DEBUG_SIGNED                   0

#define PMB_SCP_START_MODE_MASK                0x00400000UL
#define PMB_SCP_START_MODE_WIDTH               1
#define PMB_SCP_START_MODE_SHIFT               22
#define PMB_SCP_START_MODE_SIGNED              0

#define PMB_SCP_DISCARD_INITIAL_ZEROS_MASK     0x00800000UL
#define PMB_SCP_DISCARD_INITIAL_ZEROS_WIDTH    1
#define PMB_SCP_DISCARD_INITIAL_ZEROS_SHIFT    23
#define PMB_SCP_DISCARD_INITIAL_ZEROS_SIGNED   0

/* Register SCP_DEBUG_VALID_0 (PMR_SCP) */
#define PMB_SCP_DEBUG_VALID_0        0x0030
#define ABS_PMB_SCP_DEBUG_VALID_0    0xA5001030UL

#define PMB_SCP_DEBUG_VALID_0_MASK   0x00FFFFFFUL
#define PMB_SCP_DEBUG_VALID_0_WIDTH  24
#define PMB_SCP_DEBUG_VALID_0_SHIFT  0
#define PMB_SCP_DEBUG_VALID_0_SIGNED 0

/* Register SCP_DEBUG_VALID_1 (PMR_SCP) */
#define PMB_SCP_DEBUG_VALID_1        0x0034
#define ABS_PMB_SCP_DEBUG_VALID_1    0xA5001034UL

#define PMB_SCP_DEBUG_VALID_1_MASK   0x0000003FUL
#define PMB_SCP_DEBUG_VALID_1_WIDTH  6
#define PMB_SCP_DEBUG_VALID_1_SHIFT  0
#define PMB_SCP_DEBUG_VALID_1_SIGNED 0

/* Register SCP_DEBUG_ENABLE_0 (PMR_SCP) */
#define PMB_SCP_DEBUG_ENABLE_0        0x0038
#define ABS_PMB_SCP_DEBUG_ENABLE_0    0xA5001038UL

#define PMB_SCP_DEBUG_ENABLE_0_MASK   0x00FFFFFFUL
#define PMB_SCP_DEBUG_ENABLE_0_WIDTH  24
#define PMB_SCP_DEBUG_ENABLE_0_SHIFT  0
#define PMB_SCP_DEBUG_ENABLE_0_SIGNED 0

/* Register SCP_DEBUG_ENABLE_1 (PMR_SCP) */
#define PMB_SCP_DEBUG_ENABLE_1        0x003C
#define ABS_PMB_SCP_DEBUG_ENABLE_1    0xA500103CUL

#define PMB_SCP_DEBUG_ENABLE_1_MASK   0x0000003FUL
#define PMB_SCP_DEBUG_ENABLE_1_WIDTH  6
#define PMB_SCP_DEBUG_ENABLE_1_SHIFT  0
#define PMB_SCP_DEBUG_ENABLE_1_SIGNED 0

/* Register SCP_COEFF_ADDR (PMR_SCP) */
#define PMB_SCP_COEFF_ADDR        0x0040
#define ABS_PMB_SCP_COEFF_ADDR    0xA5001040UL

#define PMB_SCP_COEFF_ADDR_MASK   0x0000003FUL
#define PMB_SCP_COEFF_ADDR_WIDTH  6
#define PMB_SCP_COEFF_ADDR_SHIFT  0
#define PMB_SCP_COEFF_ADDR_SIGNED 0

/* Register SCP_COEFF_DATA (PMR_SCP) */
#define PMB_SCP_COEFF_DATA        0x0044
#define ABS_PMB_SCP_COEFF_DATA    0xA5001044UL

#define PMB_SCP_COEFF_DATA_MASK   0x0001FFFFUL
#define PMB_SCP_COEFF_DATA_WIDTH  17
#define PMB_SCP_COEFF_DATA_SHIFT  0
#define PMB_SCP_COEFF_DATA_SIGNED 0

/* Register SCP_ENERGY_CONTROL (PMR_SCP) */
#define PMB_SCP_ENERGY_CONTROL                 0x0050
#define ABS_PMB_SCP_ENERGY_CONTROL             0xA5001050UL

#define PMB_SCP_ENERGY_BLOCK_SIZE_MASK         0x00007FFFUL
#define PMB_SCP_ENERGY_BLOCK_SIZE_WIDTH        15
#define PMB_SCP_ENERGY_BLOCK_SIZE_SHIFT        0
#define PMB_SCP_ENERGY_BLOCK_SIZE_SIGNED       0

#define PMB_SCP_ENERGY_CIC_ENABLE_MASK         0x00400000UL
#define PMB_SCP_ENERGY_CIC_ENABLE_WIDTH        1
#define PMB_SCP_ENERGY_CIC_ENABLE_SHIFT        22
#define PMB_SCP_ENERGY_CIC_ENABLE_SIGNED       0

#define PMB_SCP_ENERGY_LATE_GAIN_ENABLE_MASK   0x00800000UL
#define PMB_SCP_ENERGY_LATE_GAIN_ENABLE_WIDTH  1
#define PMB_SCP_ENERGY_LATE_GAIN_ENABLE_SHIFT  23
#define PMB_SCP_ENERGY_LATE_GAIN_ENABLE_SIGNED 0

/* Register SCP_ENERGY_CIC_VALUE (PMR_SCP) */
#define PMB_SCP_ENERGY_CIC_VALUE        0x0054
#define ABS_PMB_SCP_ENERGY_CIC_VALUE    0xA5001054UL

#define PMB_SCP_ENERGY_CIC_VALUE_MASK   0x00FFFFFFUL
#define PMB_SCP_ENERGY_CIC_VALUE_WIDTH  24
#define PMB_SCP_ENERGY_CIC_VALUE_SHIFT  0
#define PMB_SCP_ENERGY_CIC_VALUE_SIGNED 0

/* Register SCP_ENERGY_LATE_GAIN_VALUE (PMR_SCP) */
#define PMB_SCP_ENERGY_LATE_GAIN_VALUE        0x0058
#define ABS_PMB_SCP_ENERGY_LATE_GAIN_VALUE    0xA5001058UL

#define PMB_SCP_ENERGY_LATE_GAIN_VALUE_MASK   0x00FFFFFFUL
#define PMB_SCP_ENERGY_LATE_GAIN_VALUE_WIDTH  24
#define PMB_SCP_ENERGY_LATE_GAIN_VALUE_SHIFT  0
#define PMB_SCP_ENERGY_LATE_GAIN_VALUE_SIGNED 0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP) */
#define PMB_SCP_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP_EARLY_COARSE_GAIN    0xA5001060UL

#define PMB_SCP_EARLY_COARSE_GAIN_MASK   0x00C00000UL
#define PMB_SCP_EARLY_COARSE_GAIN_WIDTH  2
#define PMB_SCP_EARLY_COARSE_GAIN_SHIFT  22
#define PMB_SCP_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP_EARLY_FINE_GAIN_I 0xA5001064UL

#define PMB_SCP_EARLY_I_GAIN_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_I_GAIN_WIDTH    14
#define PMB_SCP_EARLY_I_GAIN_SHIFT    10
#define PMB_SCP_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP_EARLY_FINE_GAIN_Q 0xA5001068UL

#define PMB_SCP_EARLY_Q_GAIN_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_Q_GAIN_WIDTH    14
#define PMB_SCP_EARLY_Q_GAIN_SHIFT    10
#define PMB_SCP_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP) */
#define PMB_SCP_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP_EARLY_ANGLE_IQ       0xA500106CUL

#define PMB_SCP_EARLY_I_TO_Q_GAIN_MASK   0x00FFFC00UL
#define PMB_SCP_EARLY_I_TO_Q_GAIN_WIDTH  14
#define PMB_SCP_EARLY_I_TO_Q_GAIN_SHIFT  10
#define PMB_SCP_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP) */
#define PMB_SCP_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP_LATE_COARSE_GAIN    0xA5001074UL

#define PMB_SCP_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP_LATE_COARSE_GAIN_WIDTH  1
#define PMB_SCP_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP) */
#define PMB_SCP_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP_LATE_FINE_GAIN_I 0xA5001078UL

#define PMB_SCP_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP_LATE_I_GAIN_WIDTH    11
#define PMB_SCP_LATE_I_GAIN_SHIFT    13
#define PMB_SCP_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP) */
#define PMB_SCP_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP_LATE_FINE_GAIN_Q 0xA500107CUL

#define PMB_SCP_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP_LATE_Q_GAIN_WIDTH    11
#define PMB_SCP_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I_1 (PMR_SCP) */
#define PMB_SCP_DC_OFFSET_I_1             0x0080
#define ABS_PMB_SCP_DC_OFFSET_I_1         0xA5001080UL

#define PMB_SCP_DC_OFFSET_FRAC_I_1_MASK   0x00000FFFUL
#define PMB_SCP_DC_OFFSET_FRAC_I_1_WIDTH  12
#define PMB_SCP_DC_OFFSET_FRAC_I_1_SHIFT  0
#define PMB_SCP_DC_OFFSET_FRAC_I_1_SIGNED 0

#define PMB_SCP_DC_OFFSET_I_1_MASK        0x00FFF000UL
#define PMB_SCP_DC_OFFSET_I_1_WIDTH       12
#define PMB_SCP_DC_OFFSET_I_1_SHIFT       12
#define PMB_SCP_DC_OFFSET_I_1_SIGNED      0

/* Register SCP_DC_OFFSET_Q_1 (PMR_SCP) */
#define PMB_SCP_DC_OFFSET_Q_1             0x0084
#define ABS_PMB_SCP_DC_OFFSET_Q_1         0xA5001084UL

#define PMB_SCP_DC_OFFSET_FRAC_Q_1_MASK   0x00000FFFUL
#define PMB_SCP_DC_OFFSET_FRAC_Q_1_WIDTH  12
#define PMB_SCP_DC_OFFSET_FRAC_Q_1_SHIFT  0
#define PMB_SCP_DC_OFFSET_FRAC_Q_1_SIGNED 0

#define PMB_SCP_DC_OFFSET_Q_1_MASK        0x00FFF000UL
#define PMB_SCP_DC_OFFSET_Q_1_WIDTH       12
#define PMB_SCP_DC_OFFSET_Q_1_SHIFT       12
#define PMB_SCP_DC_OFFSET_Q_1_SIGNED      0

/* Register SCP_DC_OFFSET_I_0 (PMR_SCP) */
#define PMB_SCP_DC_OFFSET_I_0             0x0088
#define ABS_PMB_SCP_DC_OFFSET_I_0         0xA5001088UL

#define PMB_SCP_DC_OFFSET_FRAC_I_0_MASK   0x00000FFFUL
#define PMB_SCP_DC_OFFSET_FRAC_I_0_WIDTH  12
#define PMB_SCP_DC_OFFSET_FRAC_I_0_SHIFT  0
#define PMB_SCP_DC_OFFSET_FRAC_I_0_SIGNED 0

#define PMB_SCP_DC_OFFSET_I_0_MASK        0x00FFF000UL
#define PMB_SCP_DC_OFFSET_I_0_WIDTH       12
#define PMB_SCP_DC_OFFSET_I_0_SHIFT       12
#define PMB_SCP_DC_OFFSET_I_0_SIGNED      0

/* Register SCP_DC_OFFSET_Q_0 (PMR_SCP) */
#define PMB_SCP_DC_OFFSET_Q_0             0x008C
#define ABS_PMB_SCP_DC_OFFSET_Q_0         0xA500108CUL

#define PMB_SCP_DC_OFFSET_FRAC_Q_0_MASK   0x00000FFFUL
#define PMB_SCP_DC_OFFSET_FRAC_Q_0_WIDTH  12
#define PMB_SCP_DC_OFFSET_FRAC_Q_0_SHIFT  0
#define PMB_SCP_DC_OFFSET_FRAC_Q_0_SIGNED 0

#define PMB_SCP_DC_OFFSET_Q_0_MASK        0x00FFF000UL
#define PMB_SCP_DC_OFFSET_Q_0_WIDTH       12
#define PMB_SCP_DC_OFFSET_Q_0_SHIFT       12
#define PMB_SCP_DC_OFFSET_Q_0_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP) */
#define PMB_SCP_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP_EXT_GAIN_CONTROL_1 0xA5001090UL

#define PMB_SCP_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP_GAIN_CONTROL_1_WIDTH   12
#define PMB_SCP_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP) */
#define PMB_SCP_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP_EXT_GAIN_CONTROL_2 0xA5001094UL

#define PMB_SCP_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP_GAIN_CONTROL_2_WIDTH   12
#define PMB_SCP_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP) */
#define PMB_SCP_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP_EXT_OFFSET_CONTROL_1 0xA5001098UL

#define PMB_SCP_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP_OFFSET_CONTROL_1_WIDTH   12
#define PMB_SCP_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP) */
#define PMB_SCP_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP_EXT_OFFSET_CONTROL_2 0xA500109CUL

#define PMB_SCP_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP_OFFSET_CONTROL_2_WIDTH   12
#define PMB_SCP_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP) */
#define PMB_SCP_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP_EARLY_GAIN_BYPASS 0xA50010A0UL

#define PMB_SCP_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP_EARLY_BYPASS_WIDTH    1
#define PMB_SCP_EARLY_BYPASS_SHIFT    23
#define PMB_SCP_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP) */
#define PMB_SCP_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP_LATE_GAIN_BYPASS 0xA50010A4UL

#define PMB_SCP_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP_LATE_BYPASS_WIDTH    1
#define PMB_SCP_LATE_BYPASS_SHIFT    23
#define PMB_SCP_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP) */
#define PMB_SCP_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP_IQCORR_CONTROL   0xA50010B0UL

#define PMB_SCP_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP_IQCORR_ENABLE_WIDTH  1
#define PMB_SCP_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP) */
#define PMB_SCP_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP_IQCORR_STATUS 0xA50010B4UL

#define PMB_SCP_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP_IQCORR_OUT_WIDTH  21
#define PMB_SCP_IQCORR_OUT_SHIFT  0
#define PMB_SCP_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_NOISE_PERIOD (PMR_SCP) */
#define PMB_SCP_AGC_NOISE_PERIOD     0x00B8
#define ABS_PMB_SCP_AGC_NOISE_PERIOD 0xA50010B8UL

#define PMB_SCP_NOISE_PERIOD_MASK    0x00FFFFE0UL
#define PMB_SCP_NOISE_PERIOD_WIDTH   19
#define PMB_SCP_NOISE_PERIOD_SHIFT   5
#define PMB_SCP_NOISE_PERIOD_SIGNED  0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP) */
#define PMB_SCP_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP_AGC_CLIP_CONTROL 0xA50010C0UL

#define PMB_SCP_AGC_CLIP_MASK        0x0007FFF0UL
#define PMB_SCP_AGC_CLIP_WIDTH       15
#define PMB_SCP_AGC_CLIP_SHIFT       4
#define PMB_SCP_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP) */
#define PMB_SCP_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP_AGC_THRESH_CONTROL 0xA50010C4UL

#define PMB_SCP_AGC_THRESH_MASK        0x0007FFF0UL
#define PMB_SCP_AGC_THRESH_WIDTH       15
#define PMB_SCP_AGC_THRESH_SHIFT       4
#define PMB_SCP_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP) */
#define PMB_SCP_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP_AGC_PERIOD    0xA50010C8UL

#define PMB_SCP_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP_AGC_PERIOD_WIDTH  18
#define PMB_SCP_AGC_PERIOD_SHIFT  6
#define PMB_SCP_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP) */
#define PMB_SCP_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP_AGC_SAMPLE_COUNTER 0xA50010CCUL

#define PMB_SCP_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP_AGC_COUNT_WIDTH        18
#define PMB_SCP_AGC_COUNT_SHIFT        6
#define PMB_SCP_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP) */
#define PMB_SCP_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP_AGC_CLIP_COUNT_I 0xA50010D0UL

#define PMB_SCP_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP_CLIP_COUNT_I_WIDTH   18
#define PMB_SCP_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP) */
#define PMB_SCP_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP_AGC_THRESH_COUNT_I 0xA50010D4UL

#define PMB_SCP_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP_THRESH_COUNT_I_WIDTH   18
#define PMB_SCP_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP) */
#define PMB_SCP_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP_AGC_CLIP_COUNT_Q 0xA50010D8UL

#define PMB_SCP_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP_CLIP_COUNT_Q_WIDTH   18
#define PMB_SCP_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP) */
#define PMB_SCP_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP_AGC_THRESH_COUNT_Q 0xA50010DCUL

#define PMB_SCP_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP_THRESH_COUNT_Q_WIDTH   18
#define PMB_SCP_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP) */
#define PMB_SCP_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP_DC_MONITOR_I    0xA50010E0UL

#define PMB_SCP_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP_DC_MONITOR_I_WIDTH  24
#define PMB_SCP_DC_MONITOR_I_SHIFT  0
#define PMB_SCP_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP) */
#define PMB_SCP_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP_DC_MONITOR_Q    0xA50010E4UL

#define PMB_SCP_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP_DC_MONITOR_Q_WIDTH  24
#define PMB_SCP_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP) */
#define PMB_SCP_DC_BYPASS        0x00E8
#define ABS_PMB_SCP_DC_BYPASS    0xA50010E8UL

#define PMB_SCP_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP_DC_BYPASS_WIDTH  1
#define PMB_SCP_DC_BYPASS_SHIFT  23
#define PMB_SCP_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP) */
#define PMB_SCP_DC_CONTROL               0x00EC
#define ABS_PMB_SCP_DC_CONTROL           0xA50010ECUL

#define PMB_SCP_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP_DC_MONITOR_SOURCE_WIDTH  1
#define PMB_SCP_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP_DC_MONITOR_SOURCE_SIGNED 0

#define PMB_SCP_DC_MONITOR_IQ_SEL_MASK   0x00000002UL
#define PMB_SCP_DC_MONITOR_IQ_SEL_WIDTH  1
#define PMB_SCP_DC_MONITOR_IQ_SEL_SHIFT  1
#define PMB_SCP_DC_MONITOR_IQ_SEL_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP) */
#define PMB_SCP_LO_BASE        0x0100
#define ABS_PMB_SCP_LO_BASE    0xA5001100UL

#define PMB_SCP_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP_LO_BASE_WIDTH  3
#define PMB_SCP_LO_BASE_SHIFT  21
#define PMB_SCP_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP) */
#define PMB_SCP_LO_CONTROL        0x0104
#define ABS_PMB_SCP_LO_CONTROL    0xA5001104UL

#define PMB_SCP_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP_LO_CONTROL_WIDTH  24
#define PMB_SCP_LO_CONTROL_SHIFT  0
#define PMB_SCP_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP) */
#define PMB_SCP_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP_MIXER_BYPASS    0xA500110CUL

#define PMB_SCP_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP_MIXER_BYPASS_WIDTH  1
#define PMB_SCP_MIXER_BYPASS_SHIFT  23
#define PMB_SCP_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP) */
#define PMB_SCP_MIXER_CONTROL              0x0110
#define ABS_PMB_SCP_MIXER_CONTROL          0xA5001110UL

#define PMB_SCP_MIXER_OUT_GAIN_MASK        0x00000001UL
#define PMB_SCP_MIXER_OUT_GAIN_WIDTH       1
#define PMB_SCP_MIXER_OUT_GAIN_SHIFT       0
#define PMB_SCP_MIXER_OUT_GAIN_SIGNED      0

#define PMB_SCP_MIXER_METRIC_ENABLE_MASK   0x00800000UL
#define PMB_SCP_MIXER_METRIC_ENABLE_WIDTH  1
#define PMB_SCP_MIXER_METRIC_ENABLE_SHIFT  23
#define PMB_SCP_MIXER_METRIC_ENABLE_SIGNED 0

/* Register MIXER_METRIC_STATUS (PMR_SCP) */
#define PMB_SCP_MIXER_METRIC_STATUS     0x0114
#define ABS_PMB_SCP_MIXER_METRIC_STATUS 0xA5001114UL

#define PMB_SCP_MIXER_METRIC_OUT_MASK   0x003FFFFFUL
#define PMB_SCP_MIXER_METRIC_OUT_WIDTH  22
#define PMB_SCP_MIXER_METRIC_OUT_SHIFT  0
#define PMB_SCP_MIXER_METRIC_OUT_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP) */
#define PMB_SCP_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP_RESAMPLING_FACTOR_BASE 0xA5001120UL

#define PMB_SCP_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP_RESAMP_BASE_WIDTH          3
#define PMB_SCP_RESAMP_BASE_SHIFT          21
#define PMB_SCP_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP) */
#define PMB_SCP_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP_RESAMPLING_FACTOR_CONTROL 0xA5001124UL

#define PMB_SCP_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP_RESAMP_CONTROL_WIDTH          24
#define PMB_SCP_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP_RESAMPLERCOEFF_0 0xA5001128UL

#define PMB_SCP_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP_R1_R23_WIDTH         10
#define PMB_SCP_R1_R23_SHIFT         2
#define PMB_SCP_R1_R23_SIGNED        0

#define PMB_SCP_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP_R0_R24_WIDTH         10
#define PMB_SCP_R0_R24_SHIFT         14
#define PMB_SCP_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP_RESAMPLERCOEFF_1 0xA500112CUL

#define PMB_SCP_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP_R3_R21_WIDTH         10
#define PMB_SCP_R3_R21_SHIFT         2
#define PMB_SCP_R3_R21_SIGNED        0

#define PMB_SCP_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP_R2_R22_WIDTH         10
#define PMB_SCP_R2_R22_SHIFT         14
#define PMB_SCP_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP_RESAMPLERCOEFF_2 0xA5001130UL

#define PMB_SCP_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP_R5_R19_WIDTH         10
#define PMB_SCP_R5_R19_SHIFT         2
#define PMB_SCP_R5_R19_SIGNED        0

#define PMB_SCP_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP_R4_R20_WIDTH         10
#define PMB_SCP_R4_R20_SHIFT         14
#define PMB_SCP_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP_RESAMPLERCOEFF_3 0xA5001134UL

#define PMB_SCP_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP_R7_R17_WIDTH         10
#define PMB_SCP_R7_R17_SHIFT         2
#define PMB_SCP_R7_R17_SIGNED        0

#define PMB_SCP_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP_R6_R18_WIDTH         10
#define PMB_SCP_R6_R18_SHIFT         14
#define PMB_SCP_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP_RESAMPLERCOEFF_4 0xA5001138UL

#define PMB_SCP_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP_R9_R15_WIDTH         10
#define PMB_SCP_R9_R15_SHIFT         2
#define PMB_SCP_R9_R15_SIGNED        0

#define PMB_SCP_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP_R8_R16_WIDTH         10
#define PMB_SCP_R8_R16_SHIFT         14
#define PMB_SCP_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP_RESAMPLERCOEFF_5 0xA500113CUL

#define PMB_SCP_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP_R11_R13_WIDTH        10
#define PMB_SCP_R11_R13_SHIFT        2
#define PMB_SCP_R11_R13_SIGNED       0

#define PMB_SCP_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP_R10_R14_WIDTH        10
#define PMB_SCP_R10_R14_SHIFT        14
#define PMB_SCP_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP_RESAMPLERCOEFF_6 0xA5001140UL

#define PMB_SCP_R12_MASK             0x00FFC000UL
#define PMB_SCP_R12_WIDTH            10
#define PMB_SCP_R12_SHIFT            14
#define PMB_SCP_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP) */
#define PMB_SCP_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP_RESAMPLER_BYPASS 0xA5001144UL

#define PMB_SCP_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP_RESAMP_BYPASS_WIDTH  1
#define PMB_SCP_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP) */
#define PMB_SCP_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP_RESAMPLER_CONTROL  0xA5001148UL

#define PMB_SCP_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP_RESAMP_OUT_GAIN_WIDTH  2
#define PMB_SCP_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLERCOEFF_ADDR (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_ADDR        0x0150
#define ABS_PMB_SCP_RESAMPLERCOEFF_ADDR    0xA5001150UL

#define PMB_SCP_RESAMPLERCOEFF_ADDR_MASK   0x0000003FUL
#define PMB_SCP_RESAMPLERCOEFF_ADDR_WIDTH  6
#define PMB_SCP_RESAMPLERCOEFF_ADDR_SHIFT  0
#define PMB_SCP_RESAMPLERCOEFF_ADDR_SIGNED 0

/* Register SCP_RESAMPLERCOEFF_DATA (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_DATA        0x0154
#define ABS_PMB_SCP_RESAMPLERCOEFF_DATA    0xA5001154UL

#define PMB_SCP_RESAMPLERCOEFF_DATA_MASK   0x00003FFFUL
#define PMB_SCP_RESAMPLERCOEFF_DATA_WIDTH  14
#define PMB_SCP_RESAMPLERCOEFF_DATA_SHIFT  0
#define PMB_SCP_RESAMPLERCOEFF_DATA_SIGNED 0

/* Register SCP_RESAMPLING_TIME_ACCUM_ENABLE (PMR_SCP) */
#define PMB_SCP_RESAMPLING_TIME_ACCUM_ENABLE     0x0158
#define ABS_PMB_SCP_RESAMPLING_TIME_ACCUM_ENABLE 0xA5001158UL

#define PMB_SCP_TIME_ACCUM_ENABLE_MASK           0x00000001UL
#define PMB_SCP_TIME_ACCUM_ENABLE_WIDTH          1
#define PMB_SCP_TIME_ACCUM_ENABLE_SHIFT          0
#define PMB_SCP_TIME_ACCUM_ENABLE_SIGNED         0

/* Register SCP_RESAMPLING_TIME_ACCUM (PMR_SCP) */
#define PMB_SCP_RESAMPLING_TIME_ACCUM     0x015C
#define ABS_PMB_SCP_RESAMPLING_TIME_ACCUM 0xA500115CUL

#define PMB_SCP_TIME_ACCUM_MASK           0x00FFFFFFUL
#define PMB_SCP_TIME_ACCUM_WIDTH          24
#define PMB_SCP_TIME_ACCUM_SHIFT          0
#define PMB_SCP_TIME_ACCUM_SIGNED         0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP) */
#define PMB_SCP_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP_SAMPLE_NUMBER 0xA5001160UL

#define PMB_SCP_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP_SAMPLE_NUM_WIDTH  16
#define PMB_SCP_SAMPLE_NUM_SHIFT  0
#define PMB_SCP_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP) */
#define PMB_SCP_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP_SYMBOL_NUMBER 0xA5001164UL

#define PMB_SCP_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP_SYMBOL_NUM_WIDTH  16
#define PMB_SCP_SYMBOL_NUM_SHIFT  0
#define PMB_SCP_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP) */
#define PMB_SCP_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP_SAMPLE_NUMBER_A    0xA5001168UL

#define PMB_SCP_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP_SAMPLE_NUMBER_A_WIDTH  16
#define PMB_SCP_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP) */
#define PMB_SCP_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP_SYMBOL_NUMBER_A    0xA500116CUL

#define PMB_SCP_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP_SYMBOL_NUMBER_A_WIDTH  16
#define PMB_SCP_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP) */
#define PMB_SCP_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP_SAMPLE_NUMBER_B    0xA5001170UL

#define PMB_SCP_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP_SAMPLE_NUMBER_B_WIDTH  16
#define PMB_SCP_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP) */
#define PMB_SCP_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP_SYMBOL_NUMBER_B    0xA5001174UL

#define PMB_SCP_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP_SYMBOL_NUMBER_B_WIDTH  16
#define PMB_SCP_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP) */
#define PMB_SCP_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP_FRAME_COMPARE_CONTROL 0xA5001178UL

#define PMB_SCP_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP_NEW_SCP_POWER_WIDTH       2
#define PMB_SCP_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP_NEW_ADC_POWER_WIDTH       2
#define PMB_SCP_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP_NEW_ACTIVE_FRAME_WIDTH    2
#define PMB_SCP_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP) */
#define PMB_SCP_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP_FRAME_COMPARE_SYMBOL 0xA500117CUL

#define PMB_SCP_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP_COMPARE_SYMBOL_A_WIDTH   16
#define PMB_SCP_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP) */
#define PMB_SCP_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP_FRAME_COMPARE_SAMPLE 0xA5001180UL

#define PMB_SCP_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP_COMPARE_SAMPLE_A_WIDTH   16
#define PMB_SCP_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP) */
#define PMB_SCP_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP_SYM_FIFO_OUT    0xA5001188UL

#define PMB_SCP_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP_SYM_FIFO_OUT_WIDTH  16
#define PMB_SCP_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_TBUS_FIFO_COUNT (PMR_SCP) */
#define PMB_SCP_TBUS_FIFO_COUNT        0x018C
#define ABS_PMB_SCP_TBUS_FIFO_COUNT    0xA500118CUL

#define PMB_SCP_TBUS_FIFO_COUNT_MASK   0x000001FFUL
#define PMB_SCP_TBUS_FIFO_COUNT_WIDTH  9
#define PMB_SCP_TBUS_FIFO_COUNT_SHIFT  0
#define PMB_SCP_TBUS_FIFO_COUNT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP) */
#define PMB_SCP_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP_SYMBOL_PERIOD_A    0xA50011A0UL

#define PMB_SCP_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP_SYMBOL_PERIOD_A_WIDTH  16
#define PMB_SCP_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP) */
#define PMB_SCP_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP_FRAME_SYMS_A    0xA50011A4UL

#define PMB_SCP_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP_FRAME_SYMS_A_WIDTH  16
#define PMB_SCP_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP) */
#define PMB_SCP_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP_FINAL_PERIOD_A    0xA50011A8UL

#define PMB_SCP_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP_FINAL_PERIOD_A_WIDTH  16
#define PMB_SCP_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP) */
#define PMB_SCP_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP_SYMBOL_PERIOD_ADJUST_A    0xA50011ACUL

#define PMB_SCP_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP_SYMBOL_PERIOD_ADJUST_A_WIDTH  16
#define PMB_SCP_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP) */
#define PMB_SCP_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP_FRAME_SYMS_ADJUST_A    0xA50011B0UL

#define PMB_SCP_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP_FRAME_SYMS_ADJUST_A_WIDTH  16
#define PMB_SCP_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP) */
#define PMB_SCP_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP_FINAL_PERIOD_ADJUST_A    0xA50011B4UL

#define PMB_SCP_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP_FINAL_PERIOD_ADJUST_A_WIDTH  16
#define PMB_SCP_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP) */
#define PMB_SCP_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP_APPLY_PARAMETERS_A    0xA50011B8UL

#define PMB_SCP_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP_APPLY_PARAMETERS_A_WIDTH  16
#define PMB_SCP_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP) */
#define PMB_SCP_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP_SYMBOL_PERIOD_B    0xA50011E0UL

#define PMB_SCP_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP_SYMBOL_PERIOD_B_WIDTH  16
#define PMB_SCP_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP) */
#define PMB_SCP_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP_FRAME_SYMS_B    0xA50011E4UL

#define PMB_SCP_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP_FRAME_SYMS_B_WIDTH  16
#define PMB_SCP_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP) */
#define PMB_SCP_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP_FINAL_PERIOD_B    0xA50011E8UL

#define PMB_SCP_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP_FINAL_PERIOD_B_WIDTH  16
#define PMB_SCP_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP) */
#define PMB_SCP_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP_SYMBOL_PERIOD_ADJUST_B    0xA50011ECUL

#define PMB_SCP_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP_SYMBOL_PERIOD_ADJUST_B_WIDTH  16
#define PMB_SCP_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP) */
#define PMB_SCP_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP_FRAME_SYMS_ADJUST_B    0xA50011F0UL

#define PMB_SCP_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP_FRAME_SYMS_ADJUST_B_WIDTH  16
#define PMB_SCP_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP) */
#define PMB_SCP_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP_FINAL_PERIOD_ADJUST_B    0xA50011F4UL

#define PMB_SCP_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP_FINAL_PERIOD_ADJUST_B_WIDTH  16
#define PMB_SCP_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP) */
#define PMB_SCP_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP_APPLY_PARAMETERS_B    0xA50011F8UL

#define PMB_SCP_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP_APPLY_PARAMETERS_B_WIDTH  16
#define PMB_SCP_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP) */
#define PMB_SCP_COEFF_0     0x0220
#define ABS_PMB_SCP_COEFF_0 0xA5001220UL

#define PMB_SCP_A1_MASK     0x00000FFCUL
#define PMB_SCP_A1_WIDTH    10
#define PMB_SCP_A1_SHIFT    2
#define PMB_SCP_A1_SIGNED   0

#define PMB_SCP_A0_MASK     0x00FFC000UL
#define PMB_SCP_A0_WIDTH    10
#define PMB_SCP_A0_SHIFT    14
#define PMB_SCP_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP) */
#define PMB_SCP_COEFF_1     0x0224
#define ABS_PMB_SCP_COEFF_1 0xA5001224UL

#define PMB_SCP_A3_MASK     0x00000FFCUL
#define PMB_SCP_A3_WIDTH    10
#define PMB_SCP_A3_SHIFT    2
#define PMB_SCP_A3_SIGNED   0

#define PMB_SCP_A2_MASK     0x00FFC000UL
#define PMB_SCP_A2_WIDTH    10
#define PMB_SCP_A2_SHIFT    14
#define PMB_SCP_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP) */
#define PMB_SCP_COEFF_2     0x0228
#define ABS_PMB_SCP_COEFF_2 0xA5001228UL

#define PMB_SCP_A5_MASK     0x00000FFCUL
#define PMB_SCP_A5_WIDTH    10
#define PMB_SCP_A5_SHIFT    2
#define PMB_SCP_A5_SIGNED   0

#define PMB_SCP_A4_MASK     0x00FFC000UL
#define PMB_SCP_A4_WIDTH    10
#define PMB_SCP_A4_SHIFT    14
#define PMB_SCP_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP) */
#define PMB_SCP_COEFF_3     0x022C
#define ABS_PMB_SCP_COEFF_3 0xA500122CUL

#define PMB_SCP_A7_MASK     0x00000FFCUL
#define PMB_SCP_A7_WIDTH    10
#define PMB_SCP_A7_SHIFT    2
#define PMB_SCP_A7_SIGNED   0

#define PMB_SCP_A6_MASK     0x00FFC000UL
#define PMB_SCP_A6_WIDTH    10
#define PMB_SCP_A6_SHIFT    14
#define PMB_SCP_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP) */
#define PMB_SCP_COEFF_4     0x0230
#define ABS_PMB_SCP_COEFF_4 0xA5001230UL

#define PMB_SCP_A9_MASK     0x00000FFCUL
#define PMB_SCP_A9_WIDTH    10
#define PMB_SCP_A9_SHIFT    2
#define PMB_SCP_A9_SIGNED   0

#define PMB_SCP_A8_MASK     0x00FFC000UL
#define PMB_SCP_A8_WIDTH    10
#define PMB_SCP_A8_SHIFT    14
#define PMB_SCP_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP) */
#define PMB_SCP_COEFF_5     0x0234
#define ABS_PMB_SCP_COEFF_5 0xA5001234UL

#define PMB_SCP_A11_MASK    0x00000FFCUL
#define PMB_SCP_A11_WIDTH   10
#define PMB_SCP_A11_SHIFT   2
#define PMB_SCP_A11_SIGNED  0

#define PMB_SCP_A10_MASK    0x00FFC000UL
#define PMB_SCP_A10_WIDTH   10
#define PMB_SCP_A10_SHIFT   14
#define PMB_SCP_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP) */
#define PMB_SCP_FIR_BYPASS        0x0238
#define ABS_PMB_SCP_FIR_BYPASS    0xA5001238UL

#define PMB_SCP_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP_FIR_BYPASS_WIDTH  1
#define PMB_SCP_FIR_BYPASS_SHIFT  23
#define PMB_SCP_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP) */
#define PMB_SCP_FIR_CONTROL               0x023C
#define ABS_PMB_SCP_FIR_CONTROL           0xA500123CUL

#define PMB_SCP_FIR_OUT_GAIN_MASK         0x0000000FUL
#define PMB_SCP_FIR_OUT_GAIN_WIDTH        4
#define PMB_SCP_FIR_OUT_GAIN_SHIFT        0
#define PMB_SCP_FIR_OUT_GAIN_SIGNED       0

#define PMB_SCP_FIR_COEFF_SET_SEL_MASK    0x00000010UL
#define PMB_SCP_FIR_COEFF_SET_SEL_WIDTH   1
#define PMB_SCP_FIR_COEFF_SET_SEL_SHIFT   4
#define PMB_SCP_FIR_COEFF_SET_SEL_SIGNED  0

#define PMB_SCP_FIR_DYNAMIC_COEFFS_MASK   0x00000020UL
#define PMB_SCP_FIR_DYNAMIC_COEFFS_WIDTH  1
#define PMB_SCP_FIR_DYNAMIC_COEFFS_SHIFT  5
#define PMB_SCP_FIR_DYNAMIC_COEFFS_SIGNED 0

#define PMB_SCP_FIR_ITERATION_NUM_MASK    0x00070000UL
#define PMB_SCP_FIR_ITERATION_NUM_WIDTH   3
#define PMB_SCP_FIR_ITERATION_NUM_SHIFT   16
#define PMB_SCP_FIR_ITERATION_NUM_SIGNED  0

/* Register SCP_NOTCH_0 (PMR_SCP) */
#define PMB_SCP_NOTCH_0              0x0240
#define ABS_PMB_SCP_NOTCH_0          0xA5001240UL

#define PMB_SCP_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP_NOTCH0_ENABLE_WIDTH  1
#define PMB_SCP_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP_NOTCH0_L_WIDTH       3
#define PMB_SCP_NOTCH0_L_SHIFT       1
#define PMB_SCP_NOTCH0_L_SIGNED      0

#define PMB_SCP_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP_NOTCH0_S_WIDTH       4
#define PMB_SCP_NOTCH0_S_SHIFT       4
#define PMB_SCP_NOTCH0_S_SIGNED      0

#define PMB_SCP_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_NOTCH0_FREQ_WIDTH    16
#define PMB_SCP_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP) */
#define PMB_SCP_NOTCH_1              0x0244
#define ABS_PMB_SCP_NOTCH_1          0xA5001244UL

#define PMB_SCP_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP_NOTCH1_ENABLE_WIDTH  1
#define PMB_SCP_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP_NOTCH1_L_WIDTH       3
#define PMB_SCP_NOTCH1_L_SHIFT       1
#define PMB_SCP_NOTCH1_L_SIGNED      0

#define PMB_SCP_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP_NOTCH1_S_WIDTH       4
#define PMB_SCP_NOTCH1_S_SHIFT       4
#define PMB_SCP_NOTCH1_S_SIGNED      0

#define PMB_SCP_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_NOTCH1_FREQ_WIDTH    16
#define PMB_SCP_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP) */
#define PMB_SCP_NOTCH_2              0x0248
#define ABS_PMB_SCP_NOTCH_2          0xA5001248UL

#define PMB_SCP_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP_NOTCH2_ENABLE_WIDTH  1
#define PMB_SCP_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP_NOTCH2_L_WIDTH       3
#define PMB_SCP_NOTCH2_L_SHIFT       1
#define PMB_SCP_NOTCH2_L_SIGNED      0

#define PMB_SCP_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP_NOTCH2_S_WIDTH       4
#define PMB_SCP_NOTCH2_S_SHIFT       4
#define PMB_SCP_NOTCH2_S_SIGNED      0

#define PMB_SCP_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_NOTCH2_FREQ_WIDTH    16
#define PMB_SCP_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP) */
#define PMB_SCP_NOTCH_3              0x024C
#define ABS_PMB_SCP_NOTCH_3          0xA500124CUL

#define PMB_SCP_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP_NOTCH3_ENABLE_WIDTH  1
#define PMB_SCP_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP_NOTCH3_L_WIDTH       3
#define PMB_SCP_NOTCH3_L_SHIFT       1
#define PMB_SCP_NOTCH3_L_SIGNED      0

#define PMB_SCP_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP_NOTCH3_S_WIDTH       4
#define PMB_SCP_NOTCH3_S_SHIFT       4
#define PMB_SCP_NOTCH3_S_SIGNED      0

#define PMB_SCP_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_NOTCH3_FREQ_WIDTH    16
#define PMB_SCP_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP) */
#define PMB_SCP_NOTCH_4              0x0250
#define ABS_PMB_SCP_NOTCH_4          0xA5001250UL

#define PMB_SCP_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP_NOTCH4_ENABLE_WIDTH  1
#define PMB_SCP_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP_NOTCH4_L_WIDTH       3
#define PMB_SCP_NOTCH4_L_SHIFT       1
#define PMB_SCP_NOTCH4_L_SIGNED      0

#define PMB_SCP_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP_NOTCH4_S_WIDTH       4
#define PMB_SCP_NOTCH4_S_SHIFT       4
#define PMB_SCP_NOTCH4_S_SIGNED      0

#define PMB_SCP_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_NOTCH4_FREQ_WIDTH    16
#define PMB_SCP_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP_NOTCHENERGY_0_I 0xA5001254UL

#define PMB_SCP_I_ENERGY_0_MASK     0x00FFFF80UL
#define PMB_SCP_I_ENERGY_0_WIDTH    17
#define PMB_SCP_I_ENERGY_0_SHIFT    7
#define PMB_SCP_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP_NOTCHENERGY_0_Q 0xA5001258UL

#define PMB_SCP_Q_ENERGY_0_MASK     0x00FFFF80UL
#define PMB_SCP_Q_ENERGY_0_WIDTH    17
#define PMB_SCP_Q_ENERGY_0_SHIFT    7
#define PMB_SCP_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP_NOTCHENERGY_1_I 0xA500125CUL

#define PMB_SCP_I_ENERGY_1_MASK     0x00FFFF80UL
#define PMB_SCP_I_ENERGY_1_WIDTH    17
#define PMB_SCP_I_ENERGY_1_SHIFT    7
#define PMB_SCP_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP_NOTCHENERGY_1_Q 0xA5001260UL

#define PMB_SCP_Q_ENERGY_1_MASK     0x00FFFF80UL
#define PMB_SCP_Q_ENERGY_1_WIDTH    17
#define PMB_SCP_Q_ENERGY_1_SHIFT    7
#define PMB_SCP_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP_NOTCHENERGY_2_I 0xA5001264UL

#define PMB_SCP_I_ENERGY_2_MASK     0x00FFFF80UL
#define PMB_SCP_I_ENERGY_2_WIDTH    17
#define PMB_SCP_I_ENERGY_2_SHIFT    7
#define PMB_SCP_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP_NOTCHENERGY_2_Q 0xA5001268UL

#define PMB_SCP_Q_ENERGY_2_MASK     0x00FFFF80UL
#define PMB_SCP_Q_ENERGY_2_WIDTH    17
#define PMB_SCP_Q_ENERGY_2_SHIFT    7
#define PMB_SCP_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP_NOTCHENERGY_3_I 0xA500126CUL

#define PMB_SCP_I_ENERGY_3_MASK     0x00FFFF80UL
#define PMB_SCP_I_ENERGY_3_WIDTH    17
#define PMB_SCP_I_ENERGY_3_SHIFT    7
#define PMB_SCP_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP_NOTCHENERGY_3_Q 0xA5001270UL

#define PMB_SCP_Q_ENERGY_3_MASK     0x00FFFF80UL
#define PMB_SCP_Q_ENERGY_3_WIDTH    17
#define PMB_SCP_Q_ENERGY_3_SHIFT    7
#define PMB_SCP_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP_NOTCHENERGY_4_I 0xA5001274UL

#define PMB_SCP_I_ENERGY_4_MASK     0x00FFFF80UL
#define PMB_SCP_I_ENERGY_4_WIDTH    17
#define PMB_SCP_I_ENERGY_4_SHIFT    7
#define PMB_SCP_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP_NOTCHENERGY_4_Q 0xA5001278UL

#define PMB_SCP_Q_ENERGY_4_MASK     0x00FFFF80UL
#define PMB_SCP_Q_ENERGY_4_WIDTH    17
#define PMB_SCP_Q_ENERGY_4_SHIFT    7
#define PMB_SCP_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP) */
#define PMB_SCP_NOTCH_BYPASS            0x027C
#define ABS_PMB_SCP_NOTCH_BYPASS        0xA500127CUL

#define PMB_SCP_HWCONTROL_NOTCH0_MASK   0x00200000UL
#define PMB_SCP_HWCONTROL_NOTCH0_WIDTH  1
#define PMB_SCP_HWCONTROL_NOTCH0_SHIFT  21
#define PMB_SCP_HWCONTROL_NOTCH0_SIGNED 0

#define PMB_SCP_NOTCH_ACCUM_MASK        0x00400000UL
#define PMB_SCP_NOTCH_ACCUM_WIDTH       1
#define PMB_SCP_NOTCH_ACCUM_SHIFT       22
#define PMB_SCP_NOTCH_ACCUM_SIGNED      0

#define PMB_SCP_NOTCH_BYPASS_MASK       0x00800000UL
#define PMB_SCP_NOTCH_BYPASS_WIDTH      1
#define PMB_SCP_NOTCH_BYPASS_SHIFT      23
#define PMB_SCP_NOTCH_BYPASS_SIGNED     0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP_IMPULSE_NOISE_CONTROL  0xA5001280UL

#define PMB_SCP_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP_NOISE_FILTER_ENABLE_WIDTH  1
#define PMB_SCP_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP_IMPULSE_NOISE_BURST_COUNT 0xA5001284UL

#define PMB_SCP_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP_NOISE_BURST_COUNT_WIDTH       8
#define PMB_SCP_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP_IMPULSE_NOISE_SAMPLE_COUNT 0xA5001288UL

#define PMB_SCP_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP_NOISE_SAMPLE_COUNT_WIDTH       8
#define PMB_SCP_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP_IMPULSE_NOISE_ENERGY 0xA500128CUL

#define PMB_SCP_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP_NOISE_ENERGY_WIDTH       16
#define PMB_SCP_NOISE_ENERGY_SHIFT       8
#define PMB_SCP_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP_IMPULSE_NOISE_THRESHOLD_1 0xA5001290UL

#define PMB_SCP_T1_MASK                       0x000000FFUL
#define PMB_SCP_T1_WIDTH                      8
#define PMB_SCP_T1_SHIFT                      0
#define PMB_SCP_T1_SIGNED                     0

#define PMB_SCP_T2_MASK                       0x0000FF00UL
#define PMB_SCP_T2_WIDTH                      8
#define PMB_SCP_T2_SHIFT                      8
#define PMB_SCP_T2_SIGNED                     0

#define PMB_SCP_T3_MASK                       0x00FF0000UL
#define PMB_SCP_T3_WIDTH                      8
#define PMB_SCP_T3_SHIFT                      16
#define PMB_SCP_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP_IMPULSE_NOISE_THRESHOLD_2 0xA5001294UL

#define PMB_SCP_T4_MASK                       0x000000FFUL
#define PMB_SCP_T4_WIDTH                      8
#define PMB_SCP_T4_SHIFT                      0
#define PMB_SCP_T4_SIGNED                     0

#define PMB_SCP_T5_MASK                       0x0000FF00UL
#define PMB_SCP_T5_WIDTH                      8
#define PMB_SCP_T5_SHIFT                      8
#define PMB_SCP_T5_SIGNED                     0

#define PMB_SCP_T6_MASK                       0x00FF0000UL
#define PMB_SCP_T6_WIDTH                      8
#define PMB_SCP_T6_SHIFT                      16
#define PMB_SCP_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP_IMPULSE_NOISE_THRESHOLD_3 0xA5001298UL

#define PMB_SCP_T7_MASK                       0x000000FFUL
#define PMB_SCP_T7_WIDTH                      8
#define PMB_SCP_T7_SHIFT                      0
#define PMB_SCP_T7_SIGNED                     0

#define PMB_SCP_T8_MASK                       0x0000FF00UL
#define PMB_SCP_T8_WIDTH                      8
#define PMB_SCP_T8_SHIFT                      8
#define PMB_SCP_T8_SIGNED                     0

#define PMB_SCP_T9_MASK                       0x00FF0000UL
#define PMB_SCP_T9_WIDTH                      8
#define PMB_SCP_T9_SHIFT                      16
#define PMB_SCP_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP_IMPULSE_NOISE_THRESHOLD_4 0xA500129CUL

#define PMB_SCP_T10_MASK                      0x000000FFUL
#define PMB_SCP_T10_WIDTH                     8
#define PMB_SCP_T10_SHIFT                     0
#define PMB_SCP_T10_SIGNED                    0

#define PMB_SCP_T11_MASK                      0x0000FF00UL
#define PMB_SCP_T11_WIDTH                     8
#define PMB_SCP_T11_SHIFT                     8
#define PMB_SCP_T11_SIGNED                    0

#define PMB_SCP_T12_MASK                      0x00FF0000UL
#define PMB_SCP_T12_WIDTH                     8
#define PMB_SCP_T12_SHIFT                     16
#define PMB_SCP_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP_IMPULSE_NOISE_THRESHOLD_5 0xA50012A0UL

#define PMB_SCP_T13_MASK                      0x000000FFUL
#define PMB_SCP_T13_WIDTH                     8
#define PMB_SCP_T13_SHIFT                     0
#define PMB_SCP_T13_SIGNED                    0

#define PMB_SCP_T14_MASK                      0x0000FF00UL
#define PMB_SCP_T14_WIDTH                     8
#define PMB_SCP_T14_SHIFT                     8
#define PMB_SCP_T14_SIGNED                    0

#define PMB_SCP_T15_MASK                      0x00FF0000UL
#define PMB_SCP_T15_WIDTH                     8
#define PMB_SCP_T15_SHIFT                     16
#define PMB_SCP_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP_IMPULSE_NOISE_THRESHOLD_6 0xA50012A4UL

#define PMB_SCP_T16_MASK                      0x00FF0000UL
#define PMB_SCP_T16_WIDTH                     8
#define PMB_SCP_T16_SHIFT                     16
#define PMB_SCP_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP) */
#define PMB_SCP_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP_IMPULSE_FILTER_BYPASS 0xA50012A8UL

#define PMB_SCP_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP_IMP_BYPASS_WIDTH          1
#define PMB_SCP_IMP_BYPASS_SHIFT          23
#define PMB_SCP_IMP_BYPASS_SIGNED         0

/* Register SCP_IQ_IMB_INPHASE_DLY (PMR_SCP) */
#define PMB_SCP_IQ_IMB_INPHASE_DLY      0x02AC
#define ABS_PMB_SCP_IQ_IMB_INPHASE_DLY  0xA50012ACUL

#define PMB_SCP_IQ_INPHASE_DELAY_MASK   0x0000000FUL
#define PMB_SCP_IQ_INPHASE_DELAY_WIDTH  4
#define PMB_SCP_IQ_INPHASE_DELAY_SHIFT  0
#define PMB_SCP_IQ_INPHASE_DELAY_SIGNED 0

/* Register SCP_IQ_IMB_COEFF1 (PMR_SCP) */
#define PMB_SCP_IQ_IMB_COEFF1       0x02B0
#define ABS_PMB_SCP_IQ_IMB_COEFF1   0xA50012B0UL

#define PMB_SCP_IQ_FILTER_B0_MASK   0x00000FFFUL
#define PMB_SCP_IQ_FILTER_B0_WIDTH  12
#define PMB_SCP_IQ_FILTER_B0_SHIFT  0
#define PMB_SCP_IQ_FILTER_B0_SIGNED 0

#define PMB_SCP_IQ_FILTER_B1_MASK   0x00FFF000UL
#define PMB_SCP_IQ_FILTER_B1_WIDTH  12
#define PMB_SCP_IQ_FILTER_B1_SHIFT  12
#define PMB_SCP_IQ_FILTER_B1_SIGNED 0

/* Register SCP_IQ_IMB_COEFF2 (PMR_SCP) */
#define PMB_SCP_IQ_IMB_COEFF2       0x02B4
#define ABS_PMB_SCP_IQ_IMB_COEFF2   0xA50012B4UL

#define PMB_SCP_IQ_FILTER_B2_MASK   0x00000FFFUL
#define PMB_SCP_IQ_FILTER_B2_WIDTH  12
#define PMB_SCP_IQ_FILTER_B2_SHIFT  0
#define PMB_SCP_IQ_FILTER_B2_SIGNED 0

#define PMB_SCP_IQ_FILTER_B3_MASK   0x00FFF000UL
#define PMB_SCP_IQ_FILTER_B3_WIDTH  12
#define PMB_SCP_IQ_FILTER_B3_SHIFT  12
#define PMB_SCP_IQ_FILTER_B3_SIGNED 0

/* Register SCP_IQ_IMB_COEFF3 (PMR_SCP) */
#define PMB_SCP_IQ_IMB_COEFF3       0x02B8
#define ABS_PMB_SCP_IQ_IMB_COEFF3   0xA50012B8UL

#define PMB_SCP_IQ_FILTER_B4_MASK   0x00000FFFUL
#define PMB_SCP_IQ_FILTER_B4_WIDTH  12
#define PMB_SCP_IQ_FILTER_B4_SHIFT  0
#define PMB_SCP_IQ_FILTER_B4_SIGNED 0

#define PMB_SCP_IQ_FILTER_B5_MASK   0x00FFF000UL
#define PMB_SCP_IQ_FILTER_B5_WIDTH  12
#define PMB_SCP_IQ_FILTER_B5_SHIFT  12
#define PMB_SCP_IQ_FILTER_B5_SIGNED 0

/* Register SCP_IQ_IMB_COEFF4 (PMR_SCP) */
#define PMB_SCP_IQ_IMB_COEFF4       0x02BC
#define ABS_PMB_SCP_IQ_IMB_COEFF4   0xA50012BCUL

#define PMB_SCP_IQ_FILTER_B6_MASK   0x00000FFFUL
#define PMB_SCP_IQ_FILTER_B6_WIDTH  12
#define PMB_SCP_IQ_FILTER_B6_SHIFT  0
#define PMB_SCP_IQ_FILTER_B6_SIGNED 0

#define PMB_SCP_IQ_FILTER_B7_MASK   0x00FFF000UL
#define PMB_SCP_IQ_FILTER_B7_WIDTH  12
#define PMB_SCP_IQ_FILTER_B7_SHIFT  12
#define PMB_SCP_IQ_FILTER_B7_SIGNED 0

/* Register SCP_IQ_IMB_COEFF5 (PMR_SCP) */
#define PMB_SCP_IQ_IMB_COEFF5       0x02C0
#define ABS_PMB_SCP_IQ_IMB_COEFF5   0xA50012C0UL

#define PMB_SCP_IQ_FILTER_B8_MASK   0x00000FFFUL
#define PMB_SCP_IQ_FILTER_B8_WIDTH  12
#define PMB_SCP_IQ_FILTER_B8_SHIFT  0
#define PMB_SCP_IQ_FILTER_B8_SIGNED 0

#define PMB_SCP_IQ_FILTER_B9_MASK   0x00FFF000UL
#define PMB_SCP_IQ_FILTER_B9_WIDTH  12
#define PMB_SCP_IQ_FILTER_B9_SHIFT  12
#define PMB_SCP_IQ_FILTER_B9_SIGNED 0

/* Register SCP_IQ_IMB_COEFF6 (PMR_SCP) */
#define PMB_SCP_IQ_IMB_COEFF6        0x02C4
#define ABS_PMB_SCP_IQ_IMB_COEFF6    0xA50012C4UL

#define PMB_SCP_IQ_FILTER_B10_MASK   0x00000FFFUL
#define PMB_SCP_IQ_FILTER_B10_WIDTH  12
#define PMB_SCP_IQ_FILTER_B10_SHIFT  0
#define PMB_SCP_IQ_FILTER_B10_SIGNED 0

#define PMB_SCP_IQ_FILTER_B11_MASK   0x00FFF000UL
#define PMB_SCP_IQ_FILTER_B11_WIDTH  12
#define PMB_SCP_IQ_FILTER_B11_SHIFT  12
#define PMB_SCP_IQ_FILTER_B11_SIGNED 0

/* Register SCP_IQ_IMB_COEFF7 (PMR_SCP) */
#define PMB_SCP_IQ_IMB_COEFF7        0x02C8
#define ABS_PMB_SCP_IQ_IMB_COEFF7    0xA50012C8UL

#define PMB_SCP_IQ_FILTER_B12_MASK   0x00000FFFUL
#define PMB_SCP_IQ_FILTER_B12_WIDTH  12
#define PMB_SCP_IQ_FILTER_B12_SHIFT  0
#define PMB_SCP_IQ_FILTER_B12_SIGNED 0

#define PMB_SCP_IQ_FILTER_B13_MASK   0x00FFF000UL
#define PMB_SCP_IQ_FILTER_B13_WIDTH  12
#define PMB_SCP_IQ_FILTER_B13_SHIFT  12
#define PMB_SCP_IQ_FILTER_B13_SIGNED 0

/* Register SCP_IQ_IMB_COEFF8 (PMR_SCP) */
#define PMB_SCP_IQ_IMB_COEFF8        0x02CC
#define ABS_PMB_SCP_IQ_IMB_COEFF8    0xA50012CCUL

#define PMB_SCP_IQ_FILTER_B14_MASK   0x00000FFFUL
#define PMB_SCP_IQ_FILTER_B14_WIDTH  12
#define PMB_SCP_IQ_FILTER_B14_SHIFT  0
#define PMB_SCP_IQ_FILTER_B14_SIGNED 0

/* Register SCP_IQ_IMB_BYPASS (PMR_SCP) */
#define PMB_SCP_IQ_IMB_BYPASS              0x02D0
#define ABS_PMB_SCP_IQ_IMB_BYPASS          0xA50012D0UL

#define PMB_SCP_IQ_IMBALANCE_BYPASS_MASK   0x00010000UL
#define PMB_SCP_IQ_IMBALANCE_BYPASS_WIDTH  1
#define PMB_SCP_IQ_IMBALANCE_BYPASS_SHIFT  16
#define PMB_SCP_IQ_IMBALANCE_BYPASS_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP) */
#define PMB_SCP_DRM_DECIMATOR_CTRL     0x02D8
#define ABS_PMB_SCP_DRM_DECIMATOR_CTRL 0xA50012D8UL

#define PMB_SCP_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP_DRM_DEC_RATIO_WIDTH    4
#define PMB_SCP_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP_DRM_DEC_EN_WIDTH       1
#define PMB_SCP_DRM_DEC_EN_SHIFT       12
#define PMB_SCP_DRM_DEC_EN_SIGNED      0

/* Register SCP_EARLY_FINE_GAIN_I_0 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_I_0     0x02E0
#define ABS_PMB_SCP_EARLY_FINE_GAIN_I_0 0xA50012E0UL

#define PMB_SCP_EARLY_I_GAIN_0_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_I_GAIN_0_WIDTH    14
#define PMB_SCP_EARLY_I_GAIN_0_SHIFT    10
#define PMB_SCP_EARLY_I_GAIN_0_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_0 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_Q_0     0x02E4
#define ABS_PMB_SCP_EARLY_FINE_GAIN_Q_0 0xA50012E4UL

#define PMB_SCP_EARLY_Q_GAIN_0_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_Q_GAIN_0_WIDTH    14
#define PMB_SCP_EARLY_Q_GAIN_0_SHIFT    10
#define PMB_SCP_EARLY_Q_GAIN_0_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_0 (PMR_SCP) */
#define PMB_SCP_EARLY_ANGLE_IQ_0           0x02E8
#define ABS_PMB_SCP_EARLY_ANGLE_IQ_0       0xA50012E8UL

#define PMB_SCP_EARLY_I_TO_Q_GAIN_0_MASK   0x00FFFC00UL
#define PMB_SCP_EARLY_I_TO_Q_GAIN_0_WIDTH  14
#define PMB_SCP_EARLY_I_TO_Q_GAIN_0_SHIFT  10
#define PMB_SCP_EARLY_I_TO_Q_GAIN_0_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I_1 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_I_1     0x02EC
#define ABS_PMB_SCP_EARLY_FINE_GAIN_I_1 0xA50012ECUL

#define PMB_SCP_EARLY_I_GAIN_1_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_I_GAIN_1_WIDTH    14
#define PMB_SCP_EARLY_I_GAIN_1_SHIFT    10
#define PMB_SCP_EARLY_I_GAIN_1_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_1 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_Q_1     0x02F0
#define ABS_PMB_SCP_EARLY_FINE_GAIN_Q_1 0xA50012F0UL

#define PMB_SCP_EARLY_Q_GAIN_1_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_Q_GAIN_1_WIDTH    14
#define PMB_SCP_EARLY_Q_GAIN_1_SHIFT    10
#define PMB_SCP_EARLY_Q_GAIN_1_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_1 (PMR_SCP) */
#define PMB_SCP_EARLY_ANGLE_IQ_1           0x02F4
#define ABS_PMB_SCP_EARLY_ANGLE_IQ_1       0xA50012F4UL

#define PMB_SCP_EARLY_I_TO_Q_GAIN_1_MASK   0x00FFFC00UL
#define PMB_SCP_EARLY_I_TO_Q_GAIN_1_WIDTH  14
#define PMB_SCP_EARLY_I_TO_Q_GAIN_1_SHIFT  10
#define PMB_SCP_EARLY_I_TO_Q_GAIN_1_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I_2 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_I_2     0x02F8
#define ABS_PMB_SCP_EARLY_FINE_GAIN_I_2 0xA50012F8UL

#define PMB_SCP_EARLY_I_GAIN_2_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_I_GAIN_2_WIDTH    14
#define PMB_SCP_EARLY_I_GAIN_2_SHIFT    10
#define PMB_SCP_EARLY_I_GAIN_2_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_2 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_Q_2     0x02FC
#define ABS_PMB_SCP_EARLY_FINE_GAIN_Q_2 0xA50012FCUL

#define PMB_SCP_EARLY_Q_GAIN_2_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_Q_GAIN_2_WIDTH    14
#define PMB_SCP_EARLY_Q_GAIN_2_SHIFT    10
#define PMB_SCP_EARLY_Q_GAIN_2_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_2 (PMR_SCP) */
#define PMB_SCP_EARLY_ANGLE_IQ_2           0x0300
#define ABS_PMB_SCP_EARLY_ANGLE_IQ_2       0xA5001300UL

#define PMB_SCP_EARLY_I_TO_Q_GAIN_2_MASK   0x00FFFC00UL
#define PMB_SCP_EARLY_I_TO_Q_GAIN_2_WIDTH  14
#define PMB_SCP_EARLY_I_TO_Q_GAIN_2_SHIFT  10
#define PMB_SCP_EARLY_I_TO_Q_GAIN_2_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I_3 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_I_3     0x0304
#define ABS_PMB_SCP_EARLY_FINE_GAIN_I_3 0xA5001304UL

#define PMB_SCP_EARLY_I_GAIN_3_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_I_GAIN_3_WIDTH    14
#define PMB_SCP_EARLY_I_GAIN_3_SHIFT    10
#define PMB_SCP_EARLY_I_GAIN_3_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_3 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_Q_3     0x0308
#define ABS_PMB_SCP_EARLY_FINE_GAIN_Q_3 0xA5001308UL

#define PMB_SCP_EARLY_Q_GAIN_3_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_Q_GAIN_3_WIDTH    14
#define PMB_SCP_EARLY_Q_GAIN_3_SHIFT    10
#define PMB_SCP_EARLY_Q_GAIN_3_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_3 (PMR_SCP) */
#define PMB_SCP_EARLY_ANGLE_IQ_3           0x030C
#define ABS_PMB_SCP_EARLY_ANGLE_IQ_3       0xA500130CUL

#define PMB_SCP_EARLY_I_TO_Q_GAIN_3_MASK   0x00FFFC00UL
#define PMB_SCP_EARLY_I_TO_Q_GAIN_3_WIDTH  14
#define PMB_SCP_EARLY_I_TO_Q_GAIN_3_SHIFT  10
#define PMB_SCP_EARLY_I_TO_Q_GAIN_3_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I_4 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_I_4     0x0310
#define ABS_PMB_SCP_EARLY_FINE_GAIN_I_4 0xA5001310UL

#define PMB_SCP_EARLY_I_GAIN_4_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_I_GAIN_4_WIDTH    14
#define PMB_SCP_EARLY_I_GAIN_4_SHIFT    10
#define PMB_SCP_EARLY_I_GAIN_4_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_4 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_Q_4     0x0314
#define ABS_PMB_SCP_EARLY_FINE_GAIN_Q_4 0xA5001314UL

#define PMB_SCP_EARLY_Q_GAIN_4_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_Q_GAIN_4_WIDTH    14
#define PMB_SCP_EARLY_Q_GAIN_4_SHIFT    10
#define PMB_SCP_EARLY_Q_GAIN_4_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_4 (PMR_SCP) */
#define PMB_SCP_EARLY_ANGLE_IQ_4           0x0318
#define ABS_PMB_SCP_EARLY_ANGLE_IQ_4       0xA5001318UL

#define PMB_SCP_EARLY_I_TO_Q_GAIN_4_MASK   0x00FFFC00UL
#define PMB_SCP_EARLY_I_TO_Q_GAIN_4_WIDTH  14
#define PMB_SCP_EARLY_I_TO_Q_GAIN_4_SHIFT  10
#define PMB_SCP_EARLY_I_TO_Q_GAIN_4_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I_5 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_I_5     0x031C
#define ABS_PMB_SCP_EARLY_FINE_GAIN_I_5 0xA500131CUL

#define PMB_SCP_EARLY_I_GAIN_5_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_I_GAIN_5_WIDTH    14
#define PMB_SCP_EARLY_I_GAIN_5_SHIFT    10
#define PMB_SCP_EARLY_I_GAIN_5_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_5 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_Q_5     0x0320
#define ABS_PMB_SCP_EARLY_FINE_GAIN_Q_5 0xA5001320UL

#define PMB_SCP_EARLY_Q_GAIN_5_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_Q_GAIN_5_WIDTH    14
#define PMB_SCP_EARLY_Q_GAIN_5_SHIFT    10
#define PMB_SCP_EARLY_Q_GAIN_5_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_5 (PMR_SCP) */
#define PMB_SCP_EARLY_ANGLE_IQ_5           0x0324
#define ABS_PMB_SCP_EARLY_ANGLE_IQ_5       0xA5001324UL

#define PMB_SCP_EARLY_I_TO_Q_GAIN_5_MASK   0x00FFFC00UL
#define PMB_SCP_EARLY_I_TO_Q_GAIN_5_WIDTH  14
#define PMB_SCP_EARLY_I_TO_Q_GAIN_5_SHIFT  10
#define PMB_SCP_EARLY_I_TO_Q_GAIN_5_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I_6 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_I_6     0x0328
#define ABS_PMB_SCP_EARLY_FINE_GAIN_I_6 0xA5001328UL

#define PMB_SCP_EARLY_I_GAIN_6_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_I_GAIN_6_WIDTH    14
#define PMB_SCP_EARLY_I_GAIN_6_SHIFT    10
#define PMB_SCP_EARLY_I_GAIN_6_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_6 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_Q_6     0x032C
#define ABS_PMB_SCP_EARLY_FINE_GAIN_Q_6 0xA500132CUL

#define PMB_SCP_EARLY_Q_GAIN_6_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_Q_GAIN_6_WIDTH    14
#define PMB_SCP_EARLY_Q_GAIN_6_SHIFT    10
#define PMB_SCP_EARLY_Q_GAIN_6_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_6 (PMR_SCP) */
#define PMB_SCP_EARLY_ANGLE_IQ_6           0x0330
#define ABS_PMB_SCP_EARLY_ANGLE_IQ_6       0xA5001330UL

#define PMB_SCP_EARLY_I_TO_Q_GAIN_6_MASK   0x00FFFC00UL
#define PMB_SCP_EARLY_I_TO_Q_GAIN_6_WIDTH  14
#define PMB_SCP_EARLY_I_TO_Q_GAIN_6_SHIFT  10
#define PMB_SCP_EARLY_I_TO_Q_GAIN_6_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I_7 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_I_7     0x0334
#define ABS_PMB_SCP_EARLY_FINE_GAIN_I_7 0xA5001334UL

#define PMB_SCP_EARLY_I_GAIN_7_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_I_GAIN_7_WIDTH    14
#define PMB_SCP_EARLY_I_GAIN_7_SHIFT    10
#define PMB_SCP_EARLY_I_GAIN_7_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_7 (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_Q_7     0x0338
#define ABS_PMB_SCP_EARLY_FINE_GAIN_Q_7 0xA5001338UL

#define PMB_SCP_EARLY_Q_GAIN_7_MASK     0x00FFFC00UL
#define PMB_SCP_EARLY_Q_GAIN_7_WIDTH    14
#define PMB_SCP_EARLY_Q_GAIN_7_SHIFT    10
#define PMB_SCP_EARLY_Q_GAIN_7_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_7 (PMR_SCP) */
#define PMB_SCP_EARLY_ANGLE_IQ_7           0x033C
#define ABS_PMB_SCP_EARLY_ANGLE_IQ_7       0xA500133CUL

#define PMB_SCP_EARLY_I_TO_Q_GAIN_7_MASK   0x00FFFC00UL
#define PMB_SCP_EARLY_I_TO_Q_GAIN_7_WIDTH  14
#define PMB_SCP_EARLY_I_TO_Q_GAIN_7_SHIFT  10
#define PMB_SCP_EARLY_I_TO_Q_GAIN_7_SIGNED 0

/* Register SCP_CORE_ID (PMR_SCP) */
#define PMB_SCP_CORE_ID            0x0340
#define ABS_PMB_SCP_CORE_ID        0xA5001340UL

#define PMB_SCP_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP_CORE_CONFIG_WIDTH  8
#define PMB_SCP_CORE_CONFIG_SHIFT  0
#define PMB_SCP_CORE_CONFIG_SIGNED 0

#define PMB_SCP_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP_CORE_ID_WIDTH      8
#define PMB_SCP_CORE_ID_SHIFT      8
#define PMB_SCP_CORE_ID_SIGNED     0

#define PMB_SCP_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP_GROUP_ID_WIDTH     8
#define PMB_SCP_GROUP_ID_SHIFT     16
#define PMB_SCP_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP) */
#define PMB_SCP_CORE_REVISION          0x0350
#define ABS_PMB_SCP_CORE_REVISION      0xA5001350UL

#define PMB_SCP_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP_MAINTENANCE_REV_WIDTH  8
#define PMB_SCP_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP_MINOR_REV_WIDTH        8
#define PMB_SCP_MINOR_REV_SHIFT        8
#define PMB_SCP_MINOR_REV_SIGNED       0

#define PMB_SCP_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP_MAJOR_REV_WIDTH        8
#define PMB_SCP_MAJOR_REV_SHIFT        16
#define PMB_SCP_MAJOR_REV_SIGNED       0

/* Register SCP_GNSS_OUTPUT_FORMAT (PMR_SCP) */
#define PMB_SCP_GNSS_OUTPUT_FORMAT        0x0360
#define ABS_PMB_SCP_GNSS_OUTPUT_FORMAT    0xA5001360UL

#define PMB_SCP_GNSS_OUTPUT_FORMAT_MASK   0x00000007UL
#define PMB_SCP_GNSS_OUTPUT_FORMAT_WIDTH  3
#define PMB_SCP_GNSS_OUTPUT_FORMAT_SHIFT  0
#define PMB_SCP_GNSS_OUTPUT_FORMAT_SIGNED 0

/* Register SCP_TBUS_CONTROL (PMR_SCP) */
#define PMB_SCP_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP_TBUS_CONTROL          0xA5001380UL

#define PMB_SCP_TBUS_OUTPUT_FORMAT_MASK   0x000C0000UL
#define PMB_SCP_TBUS_OUTPUT_FORMAT_WIDTH  2
#define PMB_SCP_TBUS_OUTPUT_FORMAT_SHIFT  18
#define PMB_SCP_TBUS_OUTPUT_FORMAT_SIGNED 0

#define PMB_SCP_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP_TBUS_OUTPUT_STALL_WIDTH   1
#define PMB_SCP_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP_TBUS_OUTPUT_ENABLE_WIDTH  1
#define PMB_SCP_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP_TBUS_OUTPUT_MODE_WIDTH    1
#define PMB_SCP_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_ISCR_CONTROL (PMR_SCP) */
#define PMB_SCP_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP_ISCR_CONTROL   0xA5001390UL

#define PMB_SCP_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP_ISCR_ENABLE_WIDTH  1
#define PMB_SCP_ISCR_ENABLE_SHIFT  8
#define PMB_SCP_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP) */
#define PMB_SCP_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP_ISCR_COUNTER0       0xA5001394UL

#define PMB_SCP_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP_ISCR_COUNTER_LOW_WIDTH  24
#define PMB_SCP_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP) */
#define PMB_SCP_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP_ISCR_COUNTER1        0xA5001398UL

#define PMB_SCP_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP_ISCR_COUNTER_HIGH_WIDTH  24
#define PMB_SCP_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP) */
#define PMB_SCP_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP_ISCR_STATUS0          0xA500139CUL

#define PMB_SCP_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP_ISCR_SYM_START_LOW_WIDTH  24
#define PMB_SCP_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP) */
#define PMB_SCP_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP_ISCR_STATUS1           0xA50013A0UL

#define PMB_SCP_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP_ISCR_SYM_START_HIGH_WIDTH  24
#define PMB_SCP_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP) */
#define PMB_SCP_CONFIGURATION                     0x03A4
#define ABS_PMB_SCP_CONFIGURATION                 0xA50013A4UL

#define PMB_SCP_CONFIGURATION_WIDTH_MASK          0x00000001UL
#define PMB_SCP_CONFIGURATION_WIDTH_WIDTH         1
#define PMB_SCP_CONFIGURATION_WIDTH_SHIFT         0
#define PMB_SCP_CONFIGURATION_WIDTH_SIGNED        0

#define PMB_SCP_CONFIGURATION_DRM_DECIM_MASK      0x00000002UL
#define PMB_SCP_CONFIGURATION_DRM_DECIM_WIDTH     1
#define PMB_SCP_CONFIGURATION_DRM_DECIM_SHIFT     1
#define PMB_SCP_CONFIGURATION_DRM_DECIM_SIGNED    0

#define PMB_SCP_CONFIGURATION_DC_MON_MASK         0x00000004UL
#define PMB_SCP_CONFIGURATION_DC_MON_WIDTH        1
#define PMB_SCP_CONFIGURATION_DC_MON_SHIFT        2
#define PMB_SCP_CONFIGURATION_DC_MON_SIGNED       0

#define PMB_SCP_CONFIGURATION_DC_OFF_MASK         0x00000008UL
#define PMB_SCP_CONFIGURATION_DC_OFF_WIDTH        1
#define PMB_SCP_CONFIGURATION_DC_OFF_SHIFT        3
#define PMB_SCP_CONFIGURATION_DC_OFF_SIGNED       0

#define PMB_SCP_CONFIGURATION_EARLY_GAIN_MASK     0x00000010UL
#define PMB_SCP_CONFIGURATION_EARLY_GAIN_WIDTH    1
#define PMB_SCP_CONFIGURATION_EARLY_GAIN_SHIFT    4
#define PMB_SCP_CONFIGURATION_EARLY_GAIN_SIGNED   0

#define PMB_SCP_CONFIGURATION_AGC_MON_MASK        0x00000020UL
#define PMB_SCP_CONFIGURATION_AGC_MON_WIDTH       1
#define PMB_SCP_CONFIGURATION_AGC_MON_SHIFT       5
#define PMB_SCP_CONFIGURATION_AGC_MON_SIGNED      0

#define PMB_SCP_CONFIGURATION_IQ_CORR_MASK        0x00000040UL
#define PMB_SCP_CONFIGURATION_IQ_CORR_WIDTH       1
#define PMB_SCP_CONFIGURATION_IQ_CORR_SHIFT       6
#define PMB_SCP_CONFIGURATION_IQ_CORR_SIGNED      0

#define PMB_SCP_CONFIGURATION_MIXER_MASK          0x00000080UL
#define PMB_SCP_CONFIGURATION_MIXER_WIDTH         1
#define PMB_SCP_CONFIGURATION_MIXER_SHIFT         7
#define PMB_SCP_CONFIGURATION_MIXER_SIGNED        0

#define PMB_SCP_CONFIGURATION_RESAMPLER_MASK      0x00000100UL
#define PMB_SCP_CONFIGURATION_RESAMPLER_WIDTH     1
#define PMB_SCP_CONFIGURATION_RESAMPLER_SHIFT     8
#define PMB_SCP_CONFIGURATION_RESAMPLER_SIGNED    0

#define PMB_SCP_CONFIGURATION_FIR_MASK            0x00000200UL
#define PMB_SCP_CONFIGURATION_FIR_WIDTH           1
#define PMB_SCP_CONFIGURATION_FIR_SHIFT           9
#define PMB_SCP_CONFIGURATION_FIR_SIGNED          0

#define PMB_SCP_CONFIGURATION_CIC_MASK            0x00000400UL
#define PMB_SCP_CONFIGURATION_CIC_WIDTH           1
#define PMB_SCP_CONFIGURATION_CIC_SHIFT           10
#define PMB_SCP_CONFIGURATION_CIC_SIGNED          0

#define PMB_SCP_CONFIGURATION_NOTCH_MASK          0x00001800UL
#define PMB_SCP_CONFIGURATION_NOTCH_WIDTH         2
#define PMB_SCP_CONFIGURATION_NOTCH_SHIFT         11
#define PMB_SCP_CONFIGURATION_NOTCH_SIGNED        0

#define PMB_SCP_CONFIGURATION_LATE_GAIN_MASK      0x00002000UL
#define PMB_SCP_CONFIGURATION_LATE_GAIN_WIDTH     1
#define PMB_SCP_CONFIGURATION_LATE_GAIN_SHIFT     13
#define PMB_SCP_CONFIGURATION_LATE_GAIN_SIGNED    0

#define PMB_SCP_CONFIGURATION_IMPULSE_MASK        0x00004000UL
#define PMB_SCP_CONFIGURATION_IMPULSE_WIDTH       1
#define PMB_SCP_CONFIGURATION_IMPULSE_SHIFT       14
#define PMB_SCP_CONFIGURATION_IMPULSE_SIGNED      0

#define PMB_SCP_CONFIGURATION_FR_SYM_CNT_MASK     0x00008000UL
#define PMB_SCP_CONFIGURATION_FR_SYM_CNT_WIDTH    1
#define PMB_SCP_CONFIGURATION_FR_SYM_CNT_SHIFT    15
#define PMB_SCP_CONFIGURATION_FR_SYM_CNT_SIGNED   0

#define PMB_SCP_CONFIGURATION_CIC_NRG_MON_MASK    0x00010000UL
#define PMB_SCP_CONFIGURATION_CIC_NRG_MON_WIDTH   1
#define PMB_SCP_CONFIGURATION_CIC_NRG_MON_SHIFT   16
#define PMB_SCP_CONFIGURATION_CIC_NRG_MON_SIGNED  0

#define PMB_SCP_CONFIGURATION_LATE_NRG_MON_MASK   0x00020000UL
#define PMB_SCP_CONFIGURATION_LATE_NRG_MON_WIDTH  1
#define PMB_SCP_CONFIGURATION_LATE_NRG_MON_SHIFT  17
#define PMB_SCP_CONFIGURATION_LATE_NRG_MON_SIGNED 0

#define PMB_SCP_CONFIGURATION_IQ_METRIC_MASK      0x00040000UL
#define PMB_SCP_CONFIGURATION_IQ_METRIC_WIDTH     1
#define PMB_SCP_CONFIGURATION_IQ_METRIC_SHIFT     18
#define PMB_SCP_CONFIGURATION_IQ_METRIC_SIGNED    0

#define PMB_SCP_CONFIGURATION_IQ_IMBALANCE_MASK   0x00180000UL
#define PMB_SCP_CONFIGURATION_IQ_IMBALANCE_WIDTH  2
#define PMB_SCP_CONFIGURATION_IQ_IMBALANCE_SHIFT  19
#define PMB_SCP_CONFIGURATION_IQ_IMBALANCE_SIGNED 0

/* Register SCP_LUT_SELECT_CONTROL (PMR_SCP) */
#define PMB_SCP_LUT_SELECT_CONTROL           0x03AC
#define ABS_PMB_SCP_LUT_SELECT_CONTROL       0xA50013ACUL

#define PMB_SCP_LUT_SELECT_MODE_MASK         0x00000001UL
#define PMB_SCP_LUT_SELECT_MODE_WIDTH        1
#define PMB_SCP_LUT_SELECT_MODE_SHIFT        0
#define PMB_SCP_LUT_SELECT_MODE_SIGNED       0

#define PMB_SCP_MIXER_LUT_SELECT_MASK        0x00000006UL
#define PMB_SCP_MIXER_LUT_SELECT_WIDTH       2
#define PMB_SCP_MIXER_LUT_SELECT_SHIFT       1
#define PMB_SCP_MIXER_LUT_SELECT_SIGNED      0

#define PMB_SCP_RESAMPLER_LUT_SELECT_MASK    0x00000018UL
#define PMB_SCP_RESAMPLER_LUT_SELECT_WIDTH   2
#define PMB_SCP_RESAMPLER_LUT_SELECT_SHIFT   3
#define PMB_SCP_RESAMPLER_LUT_SELECT_SIGNED  0

#define PMB_SCP_LATE_GAIN_LUT_SELECT_MASK    0x00000020UL
#define PMB_SCP_LATE_GAIN_LUT_SELECT_WIDTH   1
#define PMB_SCP_LATE_GAIN_LUT_SELECT_SHIFT   5
#define PMB_SCP_LATE_GAIN_LUT_SELECT_SIGNED  0

#define PMB_SCP_DC_OFFSET_LUT_SELECT_MASK    0x00000040UL
#define PMB_SCP_DC_OFFSET_LUT_SELECT_WIDTH   1
#define PMB_SCP_DC_OFFSET_LUT_SELECT_SHIFT   6
#define PMB_SCP_DC_OFFSET_LUT_SELECT_SIGNED  0

#define PMB_SCP_EARLY_GAIN_LUT_SELECT_MASK   0x00000380UL
#define PMB_SCP_EARLY_GAIN_LUT_SELECT_WIDTH  3
#define PMB_SCP_EARLY_GAIN_LUT_SELECT_SHIFT  7
#define PMB_SCP_EARLY_GAIN_LUT_SELECT_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I_0 (PMR_SCP) */
#define PMB_SCP_LATE_FINE_GAIN_I_0     0x03B0
#define ABS_PMB_SCP_LATE_FINE_GAIN_I_0 0xA50013B0UL

#define PMB_SCP_LATE_I_GAIN_0_MASK     0x00FFE000UL
#define PMB_SCP_LATE_I_GAIN_0_WIDTH    11
#define PMB_SCP_LATE_I_GAIN_0_SHIFT    13
#define PMB_SCP_LATE_I_GAIN_0_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q_0 (PMR_SCP) */
#define PMB_SCP_LATE_FINE_GAIN_Q_0     0x03B4
#define ABS_PMB_SCP_LATE_FINE_GAIN_Q_0 0xA50013B4UL

#define PMB_SCP_LATE_Q_GAIN_0_MASK     0x00FFE000UL
#define PMB_SCP_LATE_Q_GAIN_0_WIDTH    11
#define PMB_SCP_LATE_Q_GAIN_0_SHIFT    13
#define PMB_SCP_LATE_Q_GAIN_0_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_I_1 (PMR_SCP) */
#define PMB_SCP_LATE_FINE_GAIN_I_1     0x03B8
#define ABS_PMB_SCP_LATE_FINE_GAIN_I_1 0xA50013B8UL

#define PMB_SCP_LATE_I_GAIN_1_MASK     0x00FFE000UL
#define PMB_SCP_LATE_I_GAIN_1_WIDTH    11
#define PMB_SCP_LATE_I_GAIN_1_SHIFT    13
#define PMB_SCP_LATE_I_GAIN_1_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q_1 (PMR_SCP) */
#define PMB_SCP_LATE_FINE_GAIN_Q_1     0x03BC
#define ABS_PMB_SCP_LATE_FINE_GAIN_Q_1 0xA50013BCUL

#define PMB_SCP_LATE_Q_GAIN_1_MASK     0x00FFE000UL
#define PMB_SCP_LATE_Q_GAIN_1_WIDTH    11
#define PMB_SCP_LATE_Q_GAIN_1_SHIFT    13
#define PMB_SCP_LATE_Q_GAIN_1_SIGNED   0

/* Register SCP_LO_BASE_0 (PMR_SCP) */
#define PMB_SCP_LO_BASE_0        0x03C0
#define ABS_PMB_SCP_LO_BASE_0    0xA50013C0UL

#define PMB_SCP_LO_BASE_0_MASK   0x00E00000UL
#define PMB_SCP_LO_BASE_0_WIDTH  3
#define PMB_SCP_LO_BASE_0_SHIFT  21
#define PMB_SCP_LO_BASE_0_SIGNED 0

/* Register SCP_LO_CONTROL_0 (PMR_SCP) */
#define PMB_SCP_LO_CONTROL_0        0x03C4
#define ABS_PMB_SCP_LO_CONTROL_0    0xA50013C4UL

#define PMB_SCP_LO_CONTROL_0_MASK   0x00FFFFFFUL
#define PMB_SCP_LO_CONTROL_0_WIDTH  24
#define PMB_SCP_LO_CONTROL_0_SHIFT  0
#define PMB_SCP_LO_CONTROL_0_SIGNED 0

/* Register SCP_LO_BASE_1 (PMR_SCP) */
#define PMB_SCP_LO_BASE_1        0x03C8
#define ABS_PMB_SCP_LO_BASE_1    0xA50013C8UL

#define PMB_SCP_LO_BASE_1_MASK   0x00E00000UL
#define PMB_SCP_LO_BASE_1_WIDTH  3
#define PMB_SCP_LO_BASE_1_SHIFT  21
#define PMB_SCP_LO_BASE_1_SIGNED 0

/* Register SCP_LO_CONTROL_1 (PMR_SCP) */
#define PMB_SCP_LO_CONTROL_1        0x03CC
#define ABS_PMB_SCP_LO_CONTROL_1    0xA50013CCUL

#define PMB_SCP_LO_CONTROL_1_MASK   0x00FFFFFFUL
#define PMB_SCP_LO_CONTROL_1_WIDTH  24
#define PMB_SCP_LO_CONTROL_1_SHIFT  0
#define PMB_SCP_LO_CONTROL_1_SIGNED 0

/* Register SCP_LO_BASE_2 (PMR_SCP) */
#define PMB_SCP_LO_BASE_2        0x03D0
#define ABS_PMB_SCP_LO_BASE_2    0xA50013D0UL

#define PMB_SCP_LO_BASE_2_MASK   0x00E00000UL
#define PMB_SCP_LO_BASE_2_WIDTH  3
#define PMB_SCP_LO_BASE_2_SHIFT  21
#define PMB_SCP_LO_BASE_2_SIGNED 0

/* Register SCP_LO_CONTROL_2 (PMR_SCP) */
#define PMB_SCP_LO_CONTROL_2        0x03D4
#define ABS_PMB_SCP_LO_CONTROL_2    0xA50013D4UL

#define PMB_SCP_LO_CONTROL_2_MASK   0x00FFFFFFUL
#define PMB_SCP_LO_CONTROL_2_WIDTH  24
#define PMB_SCP_LO_CONTROL_2_SHIFT  0
#define PMB_SCP_LO_CONTROL_2_SIGNED 0

/* Register SCP_LO_BASE_3 (PMR_SCP) */
#define PMB_SCP_LO_BASE_3        0x03D8
#define ABS_PMB_SCP_LO_BASE_3    0xA50013D8UL

#define PMB_SCP_LO_BASE_3_MASK   0x00E00000UL
#define PMB_SCP_LO_BASE_3_WIDTH  3
#define PMB_SCP_LO_BASE_3_SHIFT  21
#define PMB_SCP_LO_BASE_3_SIGNED 0

/* Register SCP_LO_CONTROL_3 (PMR_SCP) */
#define PMB_SCP_LO_CONTROL_3        0x03DC
#define ABS_PMB_SCP_LO_CONTROL_3    0xA50013DCUL

#define PMB_SCP_LO_CONTROL_3_MASK   0x00FFFFFFUL
#define PMB_SCP_LO_CONTROL_3_WIDTH  24
#define PMB_SCP_LO_CONTROL_3_SHIFT  0
#define PMB_SCP_LO_CONTROL_3_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE_0 (PMR_SCP) */
#define PMB_SCP_RESAMPLING_FACTOR_BASE_0     0x03E0
#define ABS_PMB_SCP_RESAMPLING_FACTOR_BASE_0 0xA50013E0UL

#define PMB_SCP_RESAMP_BASE_0_MASK           0x00E00000UL
#define PMB_SCP_RESAMP_BASE_0_WIDTH          3
#define PMB_SCP_RESAMP_BASE_0_SHIFT          21
#define PMB_SCP_RESAMP_BASE_0_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL_0 (PMR_SCP) */
#define PMB_SCP_RESAMPLING_FACTOR_CONTROL_0     0x03E4
#define ABS_PMB_SCP_RESAMPLING_FACTOR_CONTROL_0 0xA50013E4UL

#define PMB_SCP_RESAMP_CONTROL_0_MASK           0x00FFFFFFUL
#define PMB_SCP_RESAMP_CONTROL_0_WIDTH          24
#define PMB_SCP_RESAMP_CONTROL_0_SHIFT          0
#define PMB_SCP_RESAMP_CONTROL_0_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_BASE_1 (PMR_SCP) */
#define PMB_SCP_RESAMPLING_FACTOR_BASE_1     0x03E8
#define ABS_PMB_SCP_RESAMPLING_FACTOR_BASE_1 0xA50013E8UL

#define PMB_SCP_RESAMP_BASE_1_MASK           0x00E00000UL
#define PMB_SCP_RESAMP_BASE_1_WIDTH          3
#define PMB_SCP_RESAMP_BASE_1_SHIFT          21
#define PMB_SCP_RESAMP_BASE_1_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL_1 (PMR_SCP) */
#define PMB_SCP_RESAMPLING_FACTOR_CONTROL_1     0x03EC
#define ABS_PMB_SCP_RESAMPLING_FACTOR_CONTROL_1 0xA50013ECUL

#define PMB_SCP_RESAMP_CONTROL_1_MASK           0x00FFFFFFUL
#define PMB_SCP_RESAMP_CONTROL_1_WIDTH          24
#define PMB_SCP_RESAMP_CONTROL_1_SHIFT          0
#define PMB_SCP_RESAMP_CONTROL_1_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_BASE_2 (PMR_SCP) */
#define PMB_SCP_RESAMPLING_FACTOR_BASE_2     0x03F0
#define ABS_PMB_SCP_RESAMPLING_FACTOR_BASE_2 0xA50013F0UL

#define PMB_SCP_RESAMP_BASE_2_MASK           0x00E00000UL
#define PMB_SCP_RESAMP_BASE_2_WIDTH          3
#define PMB_SCP_RESAMP_BASE_2_SHIFT          21
#define PMB_SCP_RESAMP_BASE_2_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL_2 (PMR_SCP) */
#define PMB_SCP_RESAMPLING_FACTOR_CONTROL_2     0x03F4
#define ABS_PMB_SCP_RESAMPLING_FACTOR_CONTROL_2 0xA50013F4UL

#define PMB_SCP_RESAMP_CONTROL_2_MASK           0x00FFFFFFUL
#define PMB_SCP_RESAMP_CONTROL_2_WIDTH          24
#define PMB_SCP_RESAMP_CONTROL_2_SHIFT          0
#define PMB_SCP_RESAMP_CONTROL_2_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_BASE_3 (PMR_SCP) */
#define PMB_SCP_RESAMPLING_FACTOR_BASE_3     0x03F8
#define ABS_PMB_SCP_RESAMPLING_FACTOR_BASE_3 0xA50013F8UL

#define PMB_SCP_RESAMP_BASE_3_MASK           0x00E00000UL
#define PMB_SCP_RESAMP_BASE_3_WIDTH          3
#define PMB_SCP_RESAMP_BASE_3_SHIFT          21
#define PMB_SCP_RESAMP_BASE_3_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL_3 (PMR_SCP) */
#define PMB_SCP_RESAMPLING_FACTOR_CONTROL_3     0x03FC
#define ABS_PMB_SCP_RESAMPLING_FACTOR_CONTROL_3 0xA50013FCUL

#define PMB_SCP_RESAMP_CONTROL_3_MASK           0x00FFFFFFUL
#define PMB_SCP_RESAMP_CONTROL_3_WIDTH          24
#define PMB_SCP_RESAMP_CONTROL_3_SHIFT          0
#define PMB_SCP_RESAMP_CONTROL_3_SIGNED         0

/* Register WLAN_CTRL_AUTO_CONFIG_MODE (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_AUTO_CONFIG_MODE              0x0000
#define ABS_PMB_WLAN_CTRL_AUTO_CONFIG_MODE          0xA5003400UL

#define PMB_WLAN_CTRL_AUTO_CONFIG_MODE_MASK         0x00000001UL
#define PMB_WLAN_CTRL_AUTO_CONFIG_MODE_WIDTH        1
#define PMB_WLAN_CTRL_AUTO_CONFIG_MODE_SHIFT        0
#define PMB_WLAN_CTRL_AUTO_CONFIG_MODE_SIGNED       0

#define PMB_WLAN_CTRL_AUTO_CONFIG_PHY_ONLY_MASK     0x00000002UL
#define PMB_WLAN_CTRL_AUTO_CONFIG_PHY_ONLY_WIDTH    1
#define PMB_WLAN_CTRL_AUTO_CONFIG_PHY_ONLY_SHIFT    1
#define PMB_WLAN_CTRL_AUTO_CONFIG_PHY_ONLY_SIGNED   0

#define PMB_WLAN_CTRL_AUTO_CONFIG_MAC_CRYPTO_MASK   0x00000004UL
#define PMB_WLAN_CTRL_AUTO_CONFIG_MAC_CRYPTO_WIDTH  1
#define PMB_WLAN_CTRL_AUTO_CONFIG_MAC_CRYPTO_SHIFT  2
#define PMB_WLAN_CTRL_AUTO_CONFIG_MAC_CRYPTO_SIGNED 0

/* Register WLAN_CTRL_AUTO_CONFIG (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_AUTO_CONFIG                    0x0004
#define ABS_PMB_WLAN_CTRL_AUTO_CONFIG                0xA5003404UL

#define PMB_WLAN_CTRL_AUTO_CONFIG_PHY_ENABLED_MASK   0x00000001UL
#define PMB_WLAN_CTRL_AUTO_CONFIG_PHY_ENABLED_WIDTH  1
#define PMB_WLAN_CTRL_AUTO_CONFIG_PHY_ENABLED_SHIFT  0
#define PMB_WLAN_CTRL_AUTO_CONFIG_PHY_ENABLED_SIGNED 0

#define PMB_WLAN_CTRL_AUTO_CONFIG_RX_N_TX_MASK       0x00000002UL
#define PMB_WLAN_CTRL_AUTO_CONFIG_RX_N_TX_WIDTH      1
#define PMB_WLAN_CTRL_AUTO_CONFIG_RX_N_TX_SHIFT      1
#define PMB_WLAN_CTRL_AUTO_CONFIG_RX_N_TX_SIGNED     0

/* Register WLAN_CTRL_CONFIG_PHY (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_CONFIG_PHY              0x0008
#define ABS_PMB_WLAN_CTRL_CONFIG_PHY          0xA5003408UL

#define PMB_WLAN_CTRL_RX_N_TX_MASK            0x00000001UL
#define PMB_WLAN_CTRL_RX_N_TX_WIDTH           1
#define PMB_WLAN_CTRL_RX_N_TX_SHIFT           0
#define PMB_WLAN_CTRL_RX_N_TX_SIGNED          0

#define PMB_WLAN_CTRL_DIRECT_SCP_FFT_MASK     0x00000002UL
#define PMB_WLAN_CTRL_DIRECT_SCP_FFT_WIDTH    1
#define PMB_WLAN_CTRL_DIRECT_SCP_FFT_SHIFT    1
#define PMB_WLAN_CTRL_DIRECT_SCP_FFT_SIGNED   0

#define PMB_WLAN_CTRL_DIRECT_FFT_MIMO_MASK    0x00000004UL
#define PMB_WLAN_CTRL_DIRECT_FFT_MIMO_WIDTH   1
#define PMB_WLAN_CTRL_DIRECT_FFT_MIMO_SHIFT   2
#define PMB_WLAN_CTRL_DIRECT_FFT_MIMO_SIGNED  0

#define PMB_WLAN_CTRL_DIRECT_SD_VIT_MASK      0x00000008UL
#define PMB_WLAN_CTRL_DIRECT_SD_VIT_WIDTH     1
#define PMB_WLAN_CTRL_DIRECT_SD_VIT_SHIFT     3
#define PMB_WLAN_CTRL_DIRECT_SD_VIT_SIGNED    0

#define PMB_WLAN_CTRL_DIRECT_TXP_FFT_MASK     0x00000010UL
#define PMB_WLAN_CTRL_DIRECT_TXP_FFT_WIDTH    1
#define PMB_WLAN_CTRL_DIRECT_TXP_FFT_SHIFT    4
#define PMB_WLAN_CTRL_DIRECT_TXP_FFT_SIGNED   0

#define PMB_WLAN_CTRL_DIRECT_FFT_TXSCP_MASK   0x00000020UL
#define PMB_WLAN_CTRL_DIRECT_FFT_TXSCP_WIDTH  1
#define PMB_WLAN_CTRL_DIRECT_FFT_TXSCP_SHIFT  5
#define PMB_WLAN_CTRL_DIRECT_FFT_TXSCP_SIGNED 0

#define PMB_WLAN_CTRL_DIRECT_MIMO_CM_MASK     0x00000040UL
#define PMB_WLAN_CTRL_DIRECT_MIMO_CM_WIDTH    1
#define PMB_WLAN_CTRL_DIRECT_MIMO_CM_SHIFT    6
#define PMB_WLAN_CTRL_DIRECT_MIMO_CM_SIGNED   0

#define PMB_WLAN_CTRL_DIRECT_RTM_SVD_MASK     0x00000080UL
#define PMB_WLAN_CTRL_DIRECT_RTM_SVD_WIDTH    1
#define PMB_WLAN_CTRL_DIRECT_RTM_SVD_SHIFT    7
#define PMB_WLAN_CTRL_DIRECT_RTM_SVD_SIGNED   0

#define PMB_WLAN_CTRL_POWER_SAVE_MODE_MASK    0x00100000UL
#define PMB_WLAN_CTRL_POWER_SAVE_MODE_WIDTH   1
#define PMB_WLAN_CTRL_POWER_SAVE_MODE_SHIFT   20
#define PMB_WLAN_CTRL_POWER_SAVE_MODE_SIGNED  0

#define PMB_WLAN_CTRL_TX_ON_MASK              0x00200000UL
#define PMB_WLAN_CTRL_TX_ON_WIDTH             1
#define PMB_WLAN_CTRL_TX_ON_SHIFT             21
#define PMB_WLAN_CTRL_TX_ON_SIGNED            0

#define PMB_WLAN_CTRL_RX_ON_MASK              0x00400000UL
#define PMB_WLAN_CTRL_RX_ON_WIDTH             1
#define PMB_WLAN_CTRL_RX_ON_SHIFT             22
#define PMB_WLAN_CTRL_RX_ON_SIGNED            0

#define PMB_WLAN_CTRL_TX_READY_MASK           0x00800000UL
#define PMB_WLAN_CTRL_TX_READY_WIDTH          1
#define PMB_WLAN_CTRL_TX_READY_SHIFT          23
#define PMB_WLAN_CTRL_TX_READY_SIGNED         0

/* Register WLAN_CTRL_CONFIG_MAC (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_CONFIG_MAC                 0x000C
#define ABS_PMB_WLAN_CTRL_CONFIG_MAC             0xA500340CUL

#define PMB_WLAN_CTRL_DIRECT_PHY_DEAGG_MASK      0x00000001UL
#define PMB_WLAN_CTRL_DIRECT_PHY_DEAGG_WIDTH     1
#define PMB_WLAN_CTRL_DIRECT_PHY_DEAGG_SHIFT     0
#define PMB_WLAN_CTRL_DIRECT_PHY_DEAGG_SIGNED    0

#define PMB_WLAN_CTRL_DIRECT_DEAGG_CRYPTO_MASK   0x00000002UL
#define PMB_WLAN_CTRL_DIRECT_DEAGG_CRYPTO_WIDTH  1
#define PMB_WLAN_CTRL_DIRECT_DEAGG_CRYPTO_SHIFT  1
#define PMB_WLAN_CTRL_DIRECT_DEAGG_CRYPTO_SIGNED 0

#define PMB_WLAN_CTRL_DIRECT_CRYPTO_AGG_MASK     0x00000004UL
#define PMB_WLAN_CTRL_DIRECT_CRYPTO_AGG_WIDTH    1
#define PMB_WLAN_CTRL_DIRECT_CRYPTO_AGG_SHIFT    2
#define PMB_WLAN_CTRL_DIRECT_CRYPTO_AGG_SIGNED   0

#define PMB_WLAN_CTRL_DIRECT_AGG_TXP_MASK        0x00000008UL
#define PMB_WLAN_CTRL_DIRECT_AGG_TXP_WIDTH       1
#define PMB_WLAN_CTRL_DIRECT_AGG_TXP_SHIFT       3
#define PMB_WLAN_CTRL_DIRECT_AGG_TXP_SIGNED      0

/* Register WLAN_CTRL_TX_HOLDOFF (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_TX_HOLDOFF        0x0010
#define ABS_PMB_WLAN_CTRL_TX_HOLDOFF    0xA5003410UL

#define PMB_WLAN_CTRL_TX_HOLDOFF_MASK   0x00003FFFUL
#define PMB_WLAN_CTRL_TX_HOLDOFF_WIDTH  14
#define PMB_WLAN_CTRL_TX_HOLDOFF_SHIFT  0
#define PMB_WLAN_CTRL_TX_HOLDOFF_SIGNED 0

/* Register WLAN_CTRL_TX_EXTRA_HOLDOFF (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_TX_EXTRA_HOLDOFF        0x0014
#define ABS_PMB_WLAN_CTRL_TX_EXTRA_HOLDOFF    0xA5003414UL

#define PMB_WLAN_CTRL_TX_EXTRA_HOLDOFF_MASK   0x00003FFFUL
#define PMB_WLAN_CTRL_TX_EXTRA_HOLDOFF_WIDTH  14
#define PMB_WLAN_CTRL_TX_EXTRA_HOLDOFF_SHIFT  0
#define PMB_WLAN_CTRL_TX_EXTRA_HOLDOFF_SIGNED 0

/* Register WLAN_CTRL_WATCHDOG (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_WATCHDOG                       0x0018
#define ABS_PMB_WLAN_CTRL_WATCHDOG                   0xA5003418UL

#define PMB_WLAN_CTRL_WATCHDOG_EF_STATUS_MASK        0x00000001UL
#define PMB_WLAN_CTRL_WATCHDOG_EF_STATUS_WIDTH       1
#define PMB_WLAN_CTRL_WATCHDOG_EF_STATUS_SHIFT       0
#define PMB_WLAN_CTRL_WATCHDOG_EF_STATUS_SIGNED      0

#define PMB_WLAN_CTRL_WATCHDOG_EF_ENABLE_MASK        0x00000002UL
#define PMB_WLAN_CTRL_WATCHDOG_EF_ENABLE_WIDTH       1
#define PMB_WLAN_CTRL_WATCHDOG_EF_ENABLE_SHIFT       1
#define PMB_WLAN_CTRL_WATCHDOG_EF_ENABLE_SIGNED      0

#define PMB_WLAN_CTRL_WATCHDOG_EF_CLEAR_MASK         0x00000004UL
#define PMB_WLAN_CTRL_WATCHDOG_EF_CLEAR_WIDTH        1
#define PMB_WLAN_CTRL_WATCHDOG_EF_CLEAR_SHIFT        2
#define PMB_WLAN_CTRL_WATCHDOG_EF_CLEAR_SIGNED       0

#define PMB_WLAN_CTRL_WATCHDOG_TIMEOUT_MS_MASK       0x000003F0UL
#define PMB_WLAN_CTRL_WATCHDOG_TIMEOUT_MS_WIDTH      6
#define PMB_WLAN_CTRL_WATCHDOG_TIMEOUT_MS_SHIFT      4
#define PMB_WLAN_CTRL_WATCHDOG_TIMEOUT_MS_SIGNED     0

#define PMB_WLAN_CTRL_WATCHDOG_CYCLES_PER_1US_MASK   0x001FF000UL
#define PMB_WLAN_CTRL_WATCHDOG_CYCLES_PER_1US_WIDTH  9
#define PMB_WLAN_CTRL_WATCHDOG_CYCLES_PER_1US_SHIFT  12
#define PMB_WLAN_CTRL_WATCHDOG_CYCLES_PER_1US_SIGNED 0

/* Register WLAN_CTRL_DEBUG (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_DEBUG        0x0020
#define ABS_PMB_WLAN_CTRL_DEBUG    0xA5003420UL

#define PMB_WLAN_CTRL_DEBUG_MASK   0x00000003UL
#define PMB_WLAN_CTRL_DEBUG_WIDTH  2
#define PMB_WLAN_CTRL_DEBUG_SHIFT  0
#define PMB_WLAN_CTRL_DEBUG_SIGNED 0

/* Register WLAN_CTRL_DEBUG_PHY_VALID (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_DEBUG_PHY_VALID        0x0024
#define ABS_PMB_WLAN_CTRL_DEBUG_PHY_VALID    0xA5003424UL

#define PMB_WLAN_CTRL_DEBUG_PHY_VALID_MASK   0x000001FFUL
#define PMB_WLAN_CTRL_DEBUG_PHY_VALID_WIDTH  9
#define PMB_WLAN_CTRL_DEBUG_PHY_VALID_SHIFT  0
#define PMB_WLAN_CTRL_DEBUG_PHY_VALID_SIGNED 0

/* Register WLAN_CTRL_DEBUG_PHY_ENABLE (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_DEBUG_PHY_ENABLE        0x0028
#define ABS_PMB_WLAN_CTRL_DEBUG_PHY_ENABLE    0xA5003428UL

#define PMB_WLAN_CTRL_DEBUG_PHY_ENABLE_MASK   0x000001FFUL
#define PMB_WLAN_CTRL_DEBUG_PHY_ENABLE_WIDTH  9
#define PMB_WLAN_CTRL_DEBUG_PHY_ENABLE_SHIFT  0
#define PMB_WLAN_CTRL_DEBUG_PHY_ENABLE_SIGNED 0

/* Register WLAN_CTRL_DEBUG_MAC_VALID (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_DEBUG_MAC_VALID        0x002C
#define ABS_PMB_WLAN_CTRL_DEBUG_MAC_VALID    0xA500342CUL

#define PMB_WLAN_CTRL_DEBUG_MAC_VALID_MASK   0x0000007FUL
#define PMB_WLAN_CTRL_DEBUG_MAC_VALID_WIDTH  7
#define PMB_WLAN_CTRL_DEBUG_MAC_VALID_SHIFT  0
#define PMB_WLAN_CTRL_DEBUG_MAC_VALID_SIGNED 0

/* Register WLAN_CTRL_DEBUG_MAC_ENABLE (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_DEBUG_MAC_ENABLE        0x0030
#define ABS_PMB_WLAN_CTRL_DEBUG_MAC_ENABLE    0xA5003430UL

#define PMB_WLAN_CTRL_DEBUG_MAC_ENABLE_MASK   0x0000007FUL
#define PMB_WLAN_CTRL_DEBUG_MAC_ENABLE_WIDTH  7
#define PMB_WLAN_CTRL_DEBUG_MAC_ENABLE_SHIFT  0
#define PMB_WLAN_CTRL_DEBUG_MAC_ENABLE_SIGNED 0

/* Register WLAN_CTRL_CCA_BUSY_COUNT_0 (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_CCA_BUSY_COUNT_0          0x0034
#define ABS_PMB_WLAN_CTRL_CCA_BUSY_COUNT_0      0xA5003434UL

#define PMB_WLAN_CTRL_CCA_BUSY_COUNT_ENA_MASK   0x00000001UL
#define PMB_WLAN_CTRL_CCA_BUSY_COUNT_ENA_WIDTH  1
#define PMB_WLAN_CTRL_CCA_BUSY_COUNT_ENA_SHIFT  0
#define PMB_WLAN_CTRL_CCA_BUSY_COUNT_ENA_SIGNED 0

/* Register WLAN_CTRL_CCA_BUSY_COUNT_1 (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_CCA_BUSY_COUNT_1        0x0038
#define ABS_PMB_WLAN_CTRL_CCA_BUSY_COUNT_1    0xA5003438UL

#define PMB_WLAN_CTRL_CCA_BUSY_COUNTER_MASK   0x00FFFFFFUL
#define PMB_WLAN_CTRL_CCA_BUSY_COUNTER_WIDTH  24
#define PMB_WLAN_CTRL_CCA_BUSY_COUNTER_SHIFT  0
#define PMB_WLAN_CTRL_CCA_BUSY_COUNTER_SIGNED 0

/* Register WLAN_CTRL_NUM_PAYLOAD_BYTES_FOR_DEASSERTION (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_NUM_PAYLOAD_BYTES_FOR_DEASSERTION        0x003C
#define ABS_PMB_WLAN_CTRL_NUM_PAYLOAD_BYTES_FOR_DEASSERTION    0xA500343CUL

#define PMB_WLAN_CTRL_NUM_PAYLOAD_BYTES_FOR_DEASSERTION_MASK   0x0000003FUL
#define PMB_WLAN_CTRL_NUM_PAYLOAD_BYTES_FOR_DEASSERTION_WIDTH  6
#define PMB_WLAN_CTRL_NUM_PAYLOAD_BYTES_FOR_DEASSERTION_SHIFT  0
#define PMB_WLAN_CTRL_NUM_PAYLOAD_BYTES_FOR_DEASSERTION_SIGNED 0

/* Register WLAN_CTRL_TM_COUNTER_MSB (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_TM_COUNTER_MSB        0x0040
#define ABS_PMB_WLAN_CTRL_TM_COUNTER_MSB    0xA5003440UL

#define PMB_WLAN_CTRL_TM_COUNTER_MSB_MASK   0x00FFFFFFUL
#define PMB_WLAN_CTRL_TM_COUNTER_MSB_WIDTH  24
#define PMB_WLAN_CTRL_TM_COUNTER_MSB_SHIFT  0
#define PMB_WLAN_CTRL_TM_COUNTER_MSB_SIGNED 0

/* Register WLAN_CTRL_TM_COUNTER_LSB (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_TM_COUNTER_LSB        0x0044
#define ABS_PMB_WLAN_CTRL_TM_COUNTER_LSB    0xA5003444UL

#define PMB_WLAN_CTRL_TM_COUNTER_LSB_MASK   0x00FFFFFFUL
#define PMB_WLAN_CTRL_TM_COUNTER_LSB_WIDTH  24
#define PMB_WLAN_CTRL_TM_COUNTER_LSB_SHIFT  0
#define PMB_WLAN_CTRL_TM_COUNTER_LSB_SIGNED 0

/* Register WLAN_CTRL_ADC_FIRST_SAMPLE_SNAPSHOT_MSB (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_ADC_FIRST_SAMPLE_SNAPSHOT_MSB        0x0048
#define ABS_PMB_WLAN_CTRL_ADC_FIRST_SAMPLE_SNAPSHOT_MSB    0xA5003448UL

#define PMB_WLAN_CTRL_ADC_FIRST_SAMPLE_SNAPSHOT_MSB_MASK   0x00FFFFFFUL
#define PMB_WLAN_CTRL_ADC_FIRST_SAMPLE_SNAPSHOT_MSB_WIDTH  24
#define PMB_WLAN_CTRL_ADC_FIRST_SAMPLE_SNAPSHOT_MSB_SHIFT  0
#define PMB_WLAN_CTRL_ADC_FIRST_SAMPLE_SNAPSHOT_MSB_SIGNED 0

/* Register WLAN_CTRL_ADC_FIRST_SAMPLE_SNAPSHOT_LSB (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_ADC_FIRST_SAMPLE_SNAPSHOT_LSB        0x004C
#define ABS_PMB_WLAN_CTRL_ADC_FIRST_SAMPLE_SNAPSHOT_LSB    0xA500344CUL

#define PMB_WLAN_CTRL_ADC_FIRST_SAMPLE_SNAPSHOT_LSB_MASK   0x00FFFFFFUL
#define PMB_WLAN_CTRL_ADC_FIRST_SAMPLE_SNAPSHOT_LSB_WIDTH  24
#define PMB_WLAN_CTRL_ADC_FIRST_SAMPLE_SNAPSHOT_LSB_SHIFT  0
#define PMB_WLAN_CTRL_ADC_FIRST_SAMPLE_SNAPSHOT_LSB_SIGNED 0

/* Register WLAN_CTRL_TM_COUNTER_CTRL (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_TM_COUNTER_CTRL          0x0050
#define ABS_PMB_WLAN_CTRL_TM_COUNTER_CTRL      0xA5003450UL

#define PMB_WLAN_CTRL_TM_COUNTER_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_CTRL_TM_COUNTER_ENABLE_WIDTH  1
#define PMB_WLAN_CTRL_TM_COUNTER_ENABLE_SHIFT  0
#define PMB_WLAN_CTRL_TM_COUNTER_ENABLE_SIGNED 0

/* Register WLAN_CTRL_TX_ABORT_CONTROL (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_TX_ABORT_CONTROL        0x0054
#define ABS_PMB_WLAN_CTRL_TX_ABORT_CONTROL    0xA5003454UL

#define PMB_WLAN_CTRL_TX_ABORT_CONTROL_MASK   0x00000001UL
#define PMB_WLAN_CTRL_TX_ABORT_CONTROL_WIDTH  1
#define PMB_WLAN_CTRL_TX_ABORT_CONTROL_SHIFT  0
#define PMB_WLAN_CTRL_TX_ABORT_CONTROL_SIGNED 0

/* Register WLAN_CTRL_OFDM_RTM_SCP_EOP_SNAPSHOT_MSB (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_OFDM_RTM_SCP_EOP_SNAPSHOT_MSB        0x0058
#define ABS_PMB_WLAN_CTRL_OFDM_RTM_SCP_EOP_SNAPSHOT_MSB    0xA5003458UL

#define PMB_WLAN_CTRL_OFDM_RTM_SCP_EOP_SNAPSHOT_MSB_MASK   0x00FFFFFFUL
#define PMB_WLAN_CTRL_OFDM_RTM_SCP_EOP_SNAPSHOT_MSB_WIDTH  24
#define PMB_WLAN_CTRL_OFDM_RTM_SCP_EOP_SNAPSHOT_MSB_SHIFT  0
#define PMB_WLAN_CTRL_OFDM_RTM_SCP_EOP_SNAPSHOT_MSB_SIGNED 0

/* Register WLAN_CTRL_OFDM_RTM_SCP_EOP_SNAPSHOT_LSB (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_OFDM_RTM_SCP_EOP_SNAPSHOT_LSB        0x005C
#define ABS_PMB_WLAN_CTRL_OFDM_RTM_SCP_EOP_SNAPSHOT_LSB    0xA500345CUL

#define PMB_WLAN_CTRL_OFDM_RTM_SCP_EOP_SNAPSHOT_LSB_MASK   0x00FFFFFFUL
#define PMB_WLAN_CTRL_OFDM_RTM_SCP_EOP_SNAPSHOT_LSB_WIDTH  24
#define PMB_WLAN_CTRL_OFDM_RTM_SCP_EOP_SNAPSHOT_LSB_SHIFT  0
#define PMB_WLAN_CTRL_OFDM_RTM_SCP_EOP_SNAPSHOT_LSB_SIGNED 0

/* Register WLAN_CTRL_OFDM_RTM_FD_EOP_SNAPSHOT_MSB (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_OFDM_RTM_FD_EOP_SNAPSHOT_MSB        0x0060
#define ABS_PMB_WLAN_CTRL_OFDM_RTM_FD_EOP_SNAPSHOT_MSB    0xA5003460UL

#define PMB_WLAN_CTRL_OFDM_RTM_FD_EOP_SNAPSHOT_MSB_MASK   0x00FFFFFFUL
#define PMB_WLAN_CTRL_OFDM_RTM_FD_EOP_SNAPSHOT_MSB_WIDTH  24
#define PMB_WLAN_CTRL_OFDM_RTM_FD_EOP_SNAPSHOT_MSB_SHIFT  0
#define PMB_WLAN_CTRL_OFDM_RTM_FD_EOP_SNAPSHOT_MSB_SIGNED 0

/* Register WLAN_CTRL_OFDM_RTM_FD_EOP_SNAPSHOT_LSB (PMR_WLANCTRL) */
#define PMB_WLAN_CTRL_OFDM_RTM_FD_EOP_SNAPSHOT_LSB        0x0064
#define ABS_PMB_WLAN_CTRL_OFDM_RTM_FD_EOP_SNAPSHOT_LSB    0xA5003464UL

#define PMB_WLAN_CTRL_OFDM_RTM_FD_EOP_SNAPSHOT_LSB_MASK   0x00FFFFFFUL
#define PMB_WLAN_CTRL_OFDM_RTM_FD_EOP_SNAPSHOT_LSB_WIDTH  24
#define PMB_WLAN_CTRL_OFDM_RTM_FD_EOP_SNAPSHOT_LSB_SHIFT  0
#define PMB_WLAN_CTRL_OFDM_RTM_FD_EOP_SNAPSHOT_LSB_SIGNED 0

/* Register WLAN_ED_CONTROL_REGISTER (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CONTROL_REGISTER              0x0000
#define ABS_PMB_WLAN_ED_CONTROL_REGISTER          0xA5003800UL

#define PMB_WLAN_ED_RESET_MASK                    0x00000001UL
#define PMB_WLAN_ED_RESET_WIDTH                   1
#define PMB_WLAN_ED_RESET_SHIFT                   0
#define PMB_WLAN_ED_RESET_SIGNED                  0

#define PMB_WLAN_ED_ENABLE_MASK                   0x00000002UL
#define PMB_WLAN_ED_ENABLE_WIDTH                  1
#define PMB_WLAN_ED_ENABLE_SHIFT                  1
#define PMB_WLAN_ED_ENABLE_SIGNED                 0

#define PMB_WLAN_ED_AGC_EST_TRIGGER_METHOD_MASK   0x00000004UL
#define PMB_WLAN_ED_AGC_EST_TRIGGER_METHOD_WIDTH  1
#define PMB_WLAN_ED_AGC_EST_TRIGGER_METHOD_SHIFT  2
#define PMB_WLAN_ED_AGC_EST_TRIGGER_METHOD_SIGNED 0

#define PMB_WLAN_ED_ENABLE_MID_PACKET_DET_MASK    0x00000008UL
#define PMB_WLAN_ED_ENABLE_MID_PACKET_DET_WIDTH   1
#define PMB_WLAN_ED_ENABLE_MID_PACKET_DET_SHIFT   3
#define PMB_WLAN_ED_ENABLE_MID_PACKET_DET_SIGNED  0

/* Register WLAN_ED_WAIT_COUNTER (PMR_WLAN_ED) */
#define PMB_WLAN_ED_WAIT_COUNTER      0x0004
#define ABS_PMB_WLAN_ED_WAIT_COUNTER  0xA5003804UL

#define PMB_WLAN_ED_WAIT_COUNT_MASK   0x000000FFUL
#define PMB_WLAN_ED_WAIT_COUNT_WIDTH  8
#define PMB_WLAN_ED_WAIT_COUNT_SHIFT  0
#define PMB_WLAN_ED_WAIT_COUNT_SIGNED 0

/* Register WLAN_ED_THRESH_SETTINGS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_THRESH_SETTINGS     0x0008
#define ABS_PMB_WLAN_ED_THRESH_SETTINGS 0xA5003808UL

#define PMB_WLAN_ED_ED_THRESHOLD_MASK   0x000000FFUL
#define PMB_WLAN_ED_ED_THRESHOLD_WIDTH  8
#define PMB_WLAN_ED_ED_THRESHOLD_SHIFT  0
#define PMB_WLAN_ED_ED_THRESHOLD_SIGNED 0

/* Register WLAN_ED_ESTIMATION_LENGTH (PMR_WLAN_ED) */
#define PMB_WLAN_ED_ESTIMATION_LENGTH        0x000C
#define ABS_PMB_WLAN_ED_ESTIMATION_LENGTH    0xA500380CUL

#define PMB_WLAN_ED_ESTIMATION_LENGTH_MASK   0x00000003UL
#define PMB_WLAN_ED_ESTIMATION_LENGTH_WIDTH  2
#define PMB_WLAN_ED_ESTIMATION_LENGTH_SHIFT  0
#define PMB_WLAN_ED_ESTIMATION_LENGTH_SIGNED 0

/* Register WLAN_ED_BARKER_CORRELATION_SETTINGS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_BARKER_CORRELATION_SETTINGS     0x0010
#define ABS_PMB_WLAN_ED_BARKER_CORRELATION_SETTINGS 0xA5003810UL

#define PMB_WLAN_ED_BARKER_CORR_ENABLE_MASK         0x00000001UL
#define PMB_WLAN_ED_BARKER_CORR_ENABLE_WIDTH        1
#define PMB_WLAN_ED_BARKER_CORR_ENABLE_SHIFT        0
#define PMB_WLAN_ED_BARKER_CORR_ENABLE_SIGNED       0

#define PMB_WLAN_ED_DSSS_CORR_THRES_MANTISSA_MASK   0x000001FEUL
#define PMB_WLAN_ED_DSSS_CORR_THRES_MANTISSA_WIDTH  8
#define PMB_WLAN_ED_DSSS_CORR_THRES_MANTISSA_SHIFT  1
#define PMB_WLAN_ED_DSSS_CORR_THRES_MANTISSA_SIGNED 0

#define PMB_WLAN_ED_DSSS_CORR_THRES_EXPONENT_MASK   0x0000FE00UL
#define PMB_WLAN_ED_DSSS_CORR_THRES_EXPONENT_WIDTH  7
#define PMB_WLAN_ED_DSSS_CORR_THRES_EXPONENT_SHIFT  9
#define PMB_WLAN_ED_DSSS_CORR_THRES_EXPONENT_SIGNED 0

/* Register WLAN_ED_CCA_THRES_PRIM20 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CCA_THRES_PRIM20              0x0014
#define ABS_PMB_WLAN_ED_CCA_THRES_PRIM20          0xA5003814UL

#define PMB_WLAN_ED_CCA_BUSY_THRESH_PRIM20_MASK   0x000000FFUL
#define PMB_WLAN_ED_CCA_BUSY_THRESH_PRIM20_WIDTH  8
#define PMB_WLAN_ED_CCA_BUSY_THRESH_PRIM20_SHIFT  0
#define PMB_WLAN_ED_CCA_BUSY_THRESH_PRIM20_SIGNED 0

/* Register WLAN_ED_CCA_THRES_SECONDARY (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CCA_THRES_SECONDARY          0x0018
#define ABS_PMB_WLAN_ED_CCA_THRES_SECONDARY      0xA5003818UL

#define PMB_WLAN_ED_CCA_BUSY_THRESH_SEC20_MASK   0x000000FFUL
#define PMB_WLAN_ED_CCA_BUSY_THRESH_SEC20_WIDTH  8
#define PMB_WLAN_ED_CCA_BUSY_THRESH_SEC20_SHIFT  0
#define PMB_WLAN_ED_CCA_BUSY_THRESH_SEC20_SIGNED 0

#define PMB_WLAN_ED_CCA_BUSY_THRESH_SEC40_MASK   0x0000FF00UL
#define PMB_WLAN_ED_CCA_BUSY_THRESH_SEC40_WIDTH  8
#define PMB_WLAN_ED_CCA_BUSY_THRESH_SEC40_SHIFT  8
#define PMB_WLAN_ED_CCA_BUSY_THRESH_SEC40_SIGNED 0

/* Register WLAN_ED_DYNAMIC_ED_SETTINGS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_DYNAMIC_ED_SETTINGS                  0x001C
#define ABS_PMB_WLAN_ED_DYNAMIC_ED_SETTINGS              0xA500381CUL

#define PMB_WLAN_ED_DYNAMIC_ED_ENABLE_MASK               0x00000001UL
#define PMB_WLAN_ED_DYNAMIC_ED_ENABLE_WIDTH              1
#define PMB_WLAN_ED_DYNAMIC_ED_ENABLE_SHIFT              0
#define PMB_WLAN_ED_DYNAMIC_ED_ENABLE_SIGNED             0

#define PMB_WLAN_ED_MARGIN_TO_TRIG_INTR_MASK             0x0000007EUL
#define PMB_WLAN_ED_MARGIN_TO_TRIG_INTR_WIDTH            6
#define PMB_WLAN_ED_MARGIN_TO_TRIG_INTR_SHIFT            1
#define PMB_WLAN_ED_MARGIN_TO_TRIG_INTR_SIGNED           0

#define PMB_WLAN_ED_NUM_SYMB_DYNAMIC_ED_MASK             0x00000380UL
#define PMB_WLAN_ED_NUM_SYMB_DYNAMIC_ED_WIDTH            3
#define PMB_WLAN_ED_NUM_SYMB_DYNAMIC_ED_SHIFT            7
#define PMB_WLAN_ED_NUM_SYMB_DYNAMIC_ED_SIGNED           0

#define PMB_WLAN_ED_NUM_SYMB_DYNAMIC_ED_INIT_SKIP_MASK   0x00001C00UL
#define PMB_WLAN_ED_NUM_SYMB_DYNAMIC_ED_INIT_SKIP_WIDTH  3
#define PMB_WLAN_ED_NUM_SYMB_DYNAMIC_ED_INIT_SKIP_SHIFT  10
#define PMB_WLAN_ED_NUM_SYMB_DYNAMIC_ED_INIT_SKIP_SIGNED 0

/* Register WLAN_ED_EVENT_STATUS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_EVENT_STATUS                  0x0020
#define ABS_PMB_WLAN_ED_EVENT_STATUS              0xA5003820UL

#define PMB_WLAN_ED_LOW_ENERGY_EVENT_MASK         0x00000001UL
#define PMB_WLAN_ED_LOW_ENERGY_EVENT_WIDTH        1
#define PMB_WLAN_ED_LOW_ENERGY_EVENT_SHIFT        0
#define PMB_WLAN_ED_LOW_ENERGY_EVENT_SIGNED       0

#define PMB_WLAN_ED_DSSS_CORR_OVER_EVENT_MASK     0x00000002UL
#define PMB_WLAN_ED_DSSS_CORR_OVER_EVENT_WIDTH    1
#define PMB_WLAN_ED_DSSS_CORR_OVER_EVENT_SHIFT    1
#define PMB_WLAN_ED_DSSS_CORR_OVER_EVENT_SIGNED   0

#define PMB_WLAN_ED_S2L_DONE_EVENT_MASK           0x00000004UL
#define PMB_WLAN_ED_S2L_DONE_EVENT_WIDTH          1
#define PMB_WLAN_ED_S2L_DONE_EVENT_SHIFT          2
#define PMB_WLAN_ED_S2L_DONE_EVENT_SIGNED         0

#define PMB_WLAN_ED_OFDM_CORR_OR_POP_EVENT_MASK   0x00000008UL
#define PMB_WLAN_ED_OFDM_CORR_OR_POP_EVENT_WIDTH  1
#define PMB_WLAN_ED_OFDM_CORR_OR_POP_EVENT_SHIFT  3
#define PMB_WLAN_ED_OFDM_CORR_OR_POP_EVENT_SIGNED 0

#define PMB_WLAN_ED_START_SCP_OUTPUT_EVENT_MASK   0x00000010UL
#define PMB_WLAN_ED_START_SCP_OUTPUT_EVENT_WIDTH  1
#define PMB_WLAN_ED_START_SCP_OUTPUT_EVENT_SHIFT  4
#define PMB_WLAN_ED_START_SCP_OUTPUT_EVENT_SIGNED 0

#define PMB_WLAN_ED_POST_AGC_EST_EVENT_MASK       0x00000020UL
#define PMB_WLAN_ED_POST_AGC_EST_EVENT_WIDTH      1
#define PMB_WLAN_ED_POST_AGC_EST_EVENT_SHIFT      5
#define PMB_WLAN_ED_POST_AGC_EST_EVENT_SIGNED     0

/* Register WLAN_ED_EVENT_CLR (PMR_WLAN_ED) */
#define PMB_WLAN_ED_EVENT_CLR                         0x0024
#define ABS_PMB_WLAN_ED_EVENT_CLR                     0xA5003824UL

#define PMB_WLAN_ED_LOW_ENERGY_EVENT_CLR_MASK         0x00000001UL
#define PMB_WLAN_ED_LOW_ENERGY_EVENT_CLR_WIDTH        1
#define PMB_WLAN_ED_LOW_ENERGY_EVENT_CLR_SHIFT        0
#define PMB_WLAN_ED_LOW_ENERGY_EVENT_CLR_SIGNED       0

#define PMB_WLAN_ED_DSSS_CORR_OVER_EVENT_CLR_MASK     0x00000002UL
#define PMB_WLAN_ED_DSSS_CORR_OVER_EVENT_CLR_WIDTH    1
#define PMB_WLAN_ED_DSSS_CORR_OVER_EVENT_CLR_SHIFT    1
#define PMB_WLAN_ED_DSSS_CORR_OVER_EVENT_CLR_SIGNED   0

#define PMB_WLAN_ED_S2L_DONE_EVENT_CLR_MASK           0x00000004UL
#define PMB_WLAN_ED_S2L_DONE_EVENT_CLR_WIDTH          1
#define PMB_WLAN_ED_S2L_DONE_EVENT_CLR_SHIFT          2
#define PMB_WLAN_ED_S2L_DONE_EVENT_CLR_SIGNED         0

#define PMB_WLAN_ED_OFDM_CORR_OR_POP_EVENT_CLR_MASK   0x00000008UL
#define PMB_WLAN_ED_OFDM_CORR_OR_POP_EVENT_CLR_WIDTH  1
#define PMB_WLAN_ED_OFDM_CORR_OR_POP_EVENT_CLR_SHIFT  3
#define PMB_WLAN_ED_OFDM_CORR_OR_POP_EVENT_CLR_SIGNED 0

#define PMB_WLAN_ED_START_SCP_OUTPUT_EVENT_CLR_MASK   0x00000010UL
#define PMB_WLAN_ED_START_SCP_OUTPUT_EVENT_CLR_WIDTH  1
#define PMB_WLAN_ED_START_SCP_OUTPUT_EVENT_CLR_SHIFT  4
#define PMB_WLAN_ED_START_SCP_OUTPUT_EVENT_CLR_SIGNED 0

#define PMB_WLAN_ED_POST_AGC_EST_EVENT_CLR_MASK       0x00000020UL
#define PMB_WLAN_ED_POST_AGC_EST_EVENT_CLR_WIDTH      1
#define PMB_WLAN_ED_POST_AGC_EST_EVENT_CLR_SHIFT      5
#define PMB_WLAN_ED_POST_AGC_EST_EVENT_CLR_SIGNED     0

/* Register WLAN_ED_POST_AGC_ESTIMATION_PARAMS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POST_AGC_ESTIMATION_PARAMS                0x0028
#define ABS_PMB_WLAN_ED_POST_AGC_ESTIMATION_PARAMS            0xA5003828UL

#define PMB_WLAN_ED_UPDATE_CURRENT_RSSI_REG_MASK              0x00000001UL
#define PMB_WLAN_ED_UPDATE_CURRENT_RSSI_REG_WIDTH             1
#define PMB_WLAN_ED_UPDATE_CURRENT_RSSI_REG_SHIFT             0
#define PMB_WLAN_ED_UPDATE_CURRENT_RSSI_REG_SIGNED            0

#define PMB_WLAN_ED_VAR_DC_ESTIMATION_LENGTH_MASK             0x00000006UL
#define PMB_WLAN_ED_VAR_DC_ESTIMATION_LENGTH_WIDTH            2
#define PMB_WLAN_ED_VAR_DC_ESTIMATION_LENGTH_SHIFT            1
#define PMB_WLAN_ED_VAR_DC_ESTIMATION_LENGTH_SIGNED           0

#define PMB_WLAN_ED_DSSS_CORR_THRESH_POST_AGC_MANTISSA_MASK   0x000007F8UL
#define PMB_WLAN_ED_DSSS_CORR_THRESH_POST_AGC_MANTISSA_WIDTH  8
#define PMB_WLAN_ED_DSSS_CORR_THRESH_POST_AGC_MANTISSA_SHIFT  3
#define PMB_WLAN_ED_DSSS_CORR_THRESH_POST_AGC_MANTISSA_SIGNED 0

#define PMB_WLAN_ED_DSSS_CORR_THRESH_POST_AGC_EXPONENT_MASK   0x0003F800UL
#define PMB_WLAN_ED_DSSS_CORR_THRESH_POST_AGC_EXPONENT_WIDTH  7
#define PMB_WLAN_ED_DSSS_CORR_THRESH_POST_AGC_EXPONENT_SHIFT  11
#define PMB_WLAN_ED_DSSS_CORR_THRESH_POST_AGC_EXPONENT_SIGNED 0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT1 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT1     0x002C
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT1 0xA500382CUL

#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT1_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT1_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT1_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT1_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT1 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT1     0x0030
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT1 0xA5003830UL

#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT1_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT1_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT1_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT1_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT1 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT1     0x0034
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT1 0xA5003834UL

#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT1_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT1_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT1_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT1_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT1 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT1     0x0038
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT1 0xA5003838UL

#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT1_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT1_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT1_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT1_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT1 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT1     0x003C
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT1 0xA500383CUL

#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT1_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT1_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT1_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT1_SIGNED       0

/* Register WLAN_ED_POSTAGC_DCEST_PRIM_ANT1 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_DCEST_PRIM_ANT1       0x0040
#define ABS_PMB_WLAN_ED_POSTAGC_DCEST_PRIM_ANT1   0xA5003840UL

#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT1_MASK   0x000003FFUL
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT1_WIDTH  10
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT1_SHIFT  0
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT1_SIGNED 0

#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT1_MASK   0x000FFC00UL
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT1_WIDTH  10
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT1_SHIFT  10
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT1_SIGNED 0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT2 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT2     0x0044
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT2 0xA5003844UL

#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT2_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT2_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT2_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT2_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT2 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT2     0x0048
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT2 0xA5003848UL

#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT2_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT2_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT2_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT2_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT2 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT2     0x004C
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT2 0xA500384CUL

#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT2_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT2_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT2_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT2_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT2 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT2     0x0050
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT2 0xA5003850UL

#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT2_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT2_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT2_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT2_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT2 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT2     0x0054
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT2 0xA5003854UL

#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT2_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT2_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT2_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT2_SIGNED       0

/* Register WLAN_ED_POSTAGC_DCEST_PRIM_ANT2 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_DCEST_PRIM_ANT2       0x0058
#define ABS_PMB_WLAN_ED_POSTAGC_DCEST_PRIM_ANT2   0xA5003858UL

#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT2_MASK   0x000003FFUL
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT2_WIDTH  10
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT2_SHIFT  0
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT2_SIGNED 0

#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT2_MASK   0x000FFC00UL
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT2_WIDTH  10
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT2_SHIFT  10
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT2_SIGNED 0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT3 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT3     0x005C
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT3 0xA500385CUL

#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT3_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT3_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT3_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT3_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT3 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT3     0x0060
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT3 0xA5003860UL

#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT3_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT3_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT3_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT3_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT3 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT3     0x0064
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT3 0xA5003864UL

#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT3_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT3_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT3_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT3_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT3 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT3     0x0068
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT3 0xA5003868UL

#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT3_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT3_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT3_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT3_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT3 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT3     0x006C
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT3 0xA500386CUL

#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT3_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT3_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT3_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT3_SIGNED       0

/* Register WLAN_ED_POSTAGC_DCEST_PRIM_ANT3 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_DCEST_PRIM_ANT3       0x0070
#define ABS_PMB_WLAN_ED_POSTAGC_DCEST_PRIM_ANT3   0xA5003870UL

#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT3_MASK   0x000003FFUL
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT3_WIDTH  10
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT3_SHIFT  0
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT3_SIGNED 0

#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT3_MASK   0x000FFC00UL
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT3_WIDTH  10
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT3_SHIFT  10
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT3_SIGNED 0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT4 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT4     0x0074
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT4 0xA5003874UL

#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT4_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT4_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT4_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_PRIM80_VAR_ANT4_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT4 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT4     0x0078
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT4 0xA5003878UL

#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT4_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT4_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT4_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_PRIM40_VAR_ANT4_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT4 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT4     0x007C
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT4 0xA500387CUL

#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT4_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT4_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT4_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_PRIM20_VAR_ANT4_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT4 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT4     0x0080
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT4 0xA5003880UL

#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT4_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT4_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT4_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_SEC40_VAR_ANT4_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT4 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT4     0x0084
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT4 0xA5003884UL

#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT4_MASK         0x000FFFFFUL
#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT4_WIDTH        20
#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT4_SHIFT        0
#define PMB_WLAN_ED_POSTAGC_SEC20_VAR_ANT4_SIGNED       0

/* Register WLAN_ED_POSTAGC_DCEST_PRIM_ANT4 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_DCEST_PRIM_ANT4       0x0088
#define ABS_PMB_WLAN_ED_POSTAGC_DCEST_PRIM_ANT4   0xA5003888UL

#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT4_MASK   0x000003FFUL
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT4_WIDTH  10
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT4_SHIFT  0
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_Q_ANT4_SIGNED 0

#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT4_MASK   0x000FFC00UL
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT4_WIDTH  10
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT4_SHIFT  10
#define PMB_WLAN_ED_POSTAGC_PRIM_DC_I_ANT4_SIGNED 0

/* Register WLAN_ED_EFF_CURRENT_RSSI_REG1 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_EFF_CURRENT_RSSI_REG1          0x008C
#define ABS_PMB_WLAN_ED_EFF_CURRENT_RSSI_REG1      0xA500388CUL

#define PMB_WLAN_ED_EFF_CURRENT_PRIM20_RSSI_MASK   0x000000FFUL
#define PMB_WLAN_ED_EFF_CURRENT_PRIM20_RSSI_WIDTH  8
#define PMB_WLAN_ED_EFF_CURRENT_PRIM20_RSSI_SHIFT  0
#define PMB_WLAN_ED_EFF_CURRENT_PRIM20_RSSI_SIGNED 0

#define PMB_WLAN_ED_EFF_CURRENT_SEC20_RSSI_MASK    0x0000FF00UL
#define PMB_WLAN_ED_EFF_CURRENT_SEC20_RSSI_WIDTH   8
#define PMB_WLAN_ED_EFF_CURRENT_SEC20_RSSI_SHIFT   8
#define PMB_WLAN_ED_EFF_CURRENT_SEC20_RSSI_SIGNED  0

/* Register WLAN_ED_EFF_CURRENT_RSSI_REG2 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_EFF_CURRENT_RSSI_REG2          0x0090
#define ABS_PMB_WLAN_ED_EFF_CURRENT_RSSI_REG2      0xA5003890UL

#define PMB_WLAN_ED_EFF_CURRENT_PRIM40_RSSI_MASK   0x000000FFUL
#define PMB_WLAN_ED_EFF_CURRENT_PRIM40_RSSI_WIDTH  8
#define PMB_WLAN_ED_EFF_CURRENT_PRIM40_RSSI_SHIFT  0
#define PMB_WLAN_ED_EFF_CURRENT_PRIM40_RSSI_SIGNED 0

#define PMB_WLAN_ED_EFF_CURRENT_SEC40_RSSI_MASK    0x0000FF00UL
#define PMB_WLAN_ED_EFF_CURRENT_SEC40_RSSI_WIDTH   8
#define PMB_WLAN_ED_EFF_CURRENT_SEC40_RSSI_SHIFT   8
#define PMB_WLAN_ED_EFF_CURRENT_SEC40_RSSI_SIGNED  0

#define PMB_WLAN_ED_EFF_CURRENT_PRIM80_RSSI_MASK   0x00FF0000UL
#define PMB_WLAN_ED_EFF_CURRENT_PRIM80_RSSI_WIDTH  8
#define PMB_WLAN_ED_EFF_CURRENT_PRIM80_RSSI_SHIFT  16
#define PMB_WLAN_ED_EFF_CURRENT_PRIM80_RSSI_SIGNED 0

/* Register WLAN_ED_CHANNEL_LOAD (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CHANNEL_LOAD                   0x0094
#define ABS_PMB_WLAN_ED_CHANNEL_LOAD               0xA5003894UL

#define PMB_WLAN_ED_CHL_LOAD_THRESH_MASK           0x000000FFUL
#define PMB_WLAN_ED_CHL_LOAD_THRESH_WIDTH          8
#define PMB_WLAN_ED_CHL_LOAD_THRESH_SHIFT          0
#define PMB_WLAN_ED_CHL_LOAD_THRESH_SIGNED         0

#define PMB_WLAN_ED_CHL_LOAD_SEL_MASK              0x00000700UL
#define PMB_WLAN_ED_CHL_LOAD_SEL_WIDTH             3
#define PMB_WLAN_ED_CHL_LOAD_SEL_SHIFT             8
#define PMB_WLAN_ED_CHL_LOAD_SEL_SIGNED            0

#define PMB_WLAN_ED_PRIM20_CORR_IND_INCLUDE_MASK   0x00000800UL
#define PMB_WLAN_ED_PRIM20_CORR_IND_INCLUDE_WIDTH  1
#define PMB_WLAN_ED_PRIM20_CORR_IND_INCLUDE_SHIFT  11
#define PMB_WLAN_ED_PRIM20_CORR_IND_INCLUDE_SIGNED 0

#define PMB_WLAN_ED_SEC20_CORR_IND_INCLUDE_MASK    0x00001000UL
#define PMB_WLAN_ED_SEC20_CORR_IND_INCLUDE_WIDTH   1
#define PMB_WLAN_ED_SEC20_CORR_IND_INCLUDE_SHIFT   12
#define PMB_WLAN_ED_SEC20_CORR_IND_INCLUDE_SIGNED  0

#define PMB_WLAN_ED_SEC40_CORR_IND_INCLUDE_MASK    0x00002000UL
#define PMB_WLAN_ED_SEC40_CORR_IND_INCLUDE_WIDTH   1
#define PMB_WLAN_ED_SEC40_CORR_IND_INCLUDE_SHIFT   13
#define PMB_WLAN_ED_SEC40_CORR_IND_INCLUDE_SIGNED  0

/* Register WLAN_ED_CORRELATION_RESULT (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CORRELATION_RESULT                   0x0098
#define ABS_PMB_WLAN_ED_CORRELATION_RESULT               0xA5003898UL

#define PMB_WLAN_ED_PRIM20_CORRELATION_INDICATION_MASK   0x00000001UL
#define PMB_WLAN_ED_PRIM20_CORRELATION_INDICATION_WIDTH  1
#define PMB_WLAN_ED_PRIM20_CORRELATION_INDICATION_SHIFT  0
#define PMB_WLAN_ED_PRIM20_CORRELATION_INDICATION_SIGNED 0

#define PMB_WLAN_ED_SEC20_CORRELATION_INDICATION_MASK    0x00000002UL
#define PMB_WLAN_ED_SEC20_CORRELATION_INDICATION_WIDTH   1
#define PMB_WLAN_ED_SEC20_CORRELATION_INDICATION_SHIFT   1
#define PMB_WLAN_ED_SEC20_CORRELATION_INDICATION_SIGNED  0

#define PMB_WLAN_ED_SEC40_CORRELATION_INDICATION_MASK    0x00000004UL
#define PMB_WLAN_ED_SEC40_CORRELATION_INDICATION_WIDTH   1
#define PMB_WLAN_ED_SEC40_CORRELATION_INDICATION_SHIFT   2
#define PMB_WLAN_ED_SEC40_CORRELATION_INDICATION_SIGNED  0

/* Register WLAN_ED_FILT_GAIN_COMP_FACTORS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_FILT_GAIN_COMP_FACTORS       0x009C
#define ABS_PMB_WLAN_ED_FILT_GAIN_COMP_FACTORS   0xA500389CUL

#define PMB_WLAN_ED_COMP_FAC_FILT_GAIN_20_MASK   0x000000FFUL
#define PMB_WLAN_ED_COMP_FAC_FILT_GAIN_20_WIDTH  8
#define PMB_WLAN_ED_COMP_FAC_FILT_GAIN_20_SHIFT  0
#define PMB_WLAN_ED_COMP_FAC_FILT_GAIN_20_SIGNED 0

#define PMB_WLAN_ED_COMP_FAC_FILT_GAIN_40_MASK   0x0000FF00UL
#define PMB_WLAN_ED_COMP_FAC_FILT_GAIN_40_WIDTH  8
#define PMB_WLAN_ED_COMP_FAC_FILT_GAIN_40_SHIFT  8
#define PMB_WLAN_ED_COMP_FAC_FILT_GAIN_40_SIGNED 0

#define PMB_WLAN_ED_COMP_FAC_FILT_GAIN_80_MASK   0x00FF0000UL
#define PMB_WLAN_ED_COMP_FAC_FILT_GAIN_80_WIDTH  8
#define PMB_WLAN_ED_COMP_FAC_FILT_GAIN_80_SHIFT  16
#define PMB_WLAN_ED_COMP_FAC_FILT_GAIN_80_SIGNED 0

/* Register WLAN_ED_MIMO_EXTENSION (PMR_WLAN_ED) */
#define PMB_WLAN_ED_MIMO_EXTENSION                    0x00A0
#define ABS_PMB_WLAN_ED_MIMO_EXTENSION                0xA50038A0UL

#define PMB_WLAN_ED_ANT0_ENABLE_MASK                  0x00000001UL
#define PMB_WLAN_ED_ANT0_ENABLE_WIDTH                 1
#define PMB_WLAN_ED_ANT0_ENABLE_SHIFT                 0
#define PMB_WLAN_ED_ANT0_ENABLE_SIGNED                0

#define PMB_WLAN_ED_ANT1_ENABLE_MASK                  0x00000002UL
#define PMB_WLAN_ED_ANT1_ENABLE_WIDTH                 1
#define PMB_WLAN_ED_ANT1_ENABLE_SHIFT                 1
#define PMB_WLAN_ED_ANT1_ENABLE_SIGNED                0

#define PMB_WLAN_ED_ANT2_ENABLE_MASK                  0x00000004UL
#define PMB_WLAN_ED_ANT2_ENABLE_WIDTH                 1
#define PMB_WLAN_ED_ANT2_ENABLE_SHIFT                 2
#define PMB_WLAN_ED_ANT2_ENABLE_SIGNED                0

#define PMB_WLAN_ED_ANT3_ENABLE_MASK                  0x00000008UL
#define PMB_WLAN_ED_ANT3_ENABLE_WIDTH                 1
#define PMB_WLAN_ED_ANT3_ENABLE_SHIFT                 3
#define PMB_WLAN_ED_ANT3_ENABLE_SIGNED                0

#define PMB_WLAN_ED_DSSS_CORR_ANT_SEL_MASK            0x00000030UL
#define PMB_WLAN_ED_DSSS_CORR_ANT_SEL_WIDTH           2
#define PMB_WLAN_ED_DSSS_CORR_ANT_SEL_SHIFT           4
#define PMB_WLAN_ED_DSSS_CORR_ANT_SEL_SIGNED          0

#define PMB_WLAN_ED_CORR_MIN_NORM_PASS_MASK           0x00000FC0UL
#define PMB_WLAN_ED_CORR_MIN_NORM_PASS_WIDTH          6
#define PMB_WLAN_ED_CORR_MIN_NORM_PASS_SHIFT          6
#define PMB_WLAN_ED_CORR_MIN_NORM_PASS_SIGNED         0

#define PMB_WLAN_ED_OFDM_CORR_OVER_EVENT_EN_MASK      0x00001000UL
#define PMB_WLAN_ED_OFDM_CORR_OVER_EVENT_EN_WIDTH     1
#define PMB_WLAN_ED_OFDM_CORR_OVER_EVENT_EN_SHIFT     12
#define PMB_WLAN_ED_OFDM_CORR_OVER_EVENT_EN_SIGNED    0

#define PMB_WLAN_ED_VARIANCE_SW_OFF_MASK              0x00002000UL
#define PMB_WLAN_ED_VARIANCE_SW_OFF_WIDTH             1
#define PMB_WLAN_ED_VARIANCE_SW_OFF_SHIFT             13
#define PMB_WLAN_ED_VARIANCE_SW_OFF_SIGNED            0

#define PMB_WLAN_ED_MIN_VAR_FOR_OFDM_CORR_PASS_MASK   0x003FC000UL
#define PMB_WLAN_ED_MIN_VAR_FOR_OFDM_CORR_PASS_WIDTH  8
#define PMB_WLAN_ED_MIN_VAR_FOR_OFDM_CORR_PASS_SHIFT  14
#define PMB_WLAN_ED_MIN_VAR_FOR_OFDM_CORR_PASS_SIGNED 0

#define PMB_WLAN_ED_OFDM_CORR_EN_MASK                 0x00400000UL
#define PMB_WLAN_ED_OFDM_CORR_EN_WIDTH                1
#define PMB_WLAN_ED_OFDM_CORR_EN_SHIFT                22
#define PMB_WLAN_ED_OFDM_CORR_EN_SIGNED               0

#define PMB_WLAN_ED_POST_AGC_EST_EVENT_EN_MASK        0x00800000UL
#define PMB_WLAN_ED_POST_AGC_EST_EVENT_EN_WIDTH       1
#define PMB_WLAN_ED_POST_AGC_EST_EVENT_EN_SHIFT       23
#define PMB_WLAN_ED_POST_AGC_EST_EVENT_EN_SIGNED      0

/* Register WLAN_ED_DC_COMPENSATION_SETTINGS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_DC_COMPENSATION_SETTINGS     0x00A4
#define ABS_PMB_WLAN_ED_DC_COMPENSATION_SETTINGS 0xA50038A4UL

#define PMB_WLAN_ED_DC_COMP_ENABLE_MASK          0x00000001UL
#define PMB_WLAN_ED_DC_COMP_ENABLE_WIDTH         1
#define PMB_WLAN_ED_DC_COMP_ENABLE_SHIFT         0
#define PMB_WLAN_ED_DC_COMP_ENABLE_SIGNED        0

#define PMB_WLAN_ED_DC_ESTIMATION_LENGTH_MASK    0x0000000EUL
#define PMB_WLAN_ED_DC_ESTIMATION_LENGTH_WIDTH   3
#define PMB_WLAN_ED_DC_ESTIMATION_LENGTH_SHIFT   1
#define PMB_WLAN_ED_DC_ESTIMATION_LENGTH_SIGNED  0

#define PMB_WLAN_ED_DC_ESTIMATION_ENABLE_MASK    0x00000010UL
#define PMB_WLAN_ED_DC_ESTIMATION_ENABLE_WIDTH   1
#define PMB_WLAN_ED_DC_ESTIMATION_ENABLE_SHIFT   4
#define PMB_WLAN_ED_DC_ESTIMATION_ENABLE_SIGNED  0

/* Register WLAN_ED_CORR_METRIC_TH1 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CORR_METRIC_TH1                0x00A8
#define ABS_PMB_WLAN_ED_CORR_METRIC_TH1            0xA50038A8UL

#define PMB_WLAN_ED_CORR_METRIC_TH1_MASK           0x000001FFUL
#define PMB_WLAN_ED_CORR_METRIC_TH1_WIDTH          9
#define PMB_WLAN_ED_CORR_METRIC_TH1_SHIFT          0
#define PMB_WLAN_ED_CORR_METRIC_TH1_SIGNED         0

#define PMB_WLAN_ED_CORR_METRIC_TH1_POSTAGC_MASK   0x0003FE00UL
#define PMB_WLAN_ED_CORR_METRIC_TH1_POSTAGC_WIDTH  9
#define PMB_WLAN_ED_CORR_METRIC_TH1_POSTAGC_SHIFT  9
#define PMB_WLAN_ED_CORR_METRIC_TH1_POSTAGC_SIGNED 0

/* Register WLAN_ED_STATUS_REGISTER (PMR_WLAN_ED) */
#define PMB_WLAN_ED_STATUS_REGISTER                  0x00AC
#define ABS_PMB_WLAN_ED_STATUS_REGISTER              0xA50038ACUL

#define PMB_WLAN_ED_ED_STATUS_MASK                   0x00000001UL
#define PMB_WLAN_ED_ED_STATUS_WIDTH                  1
#define PMB_WLAN_ED_ED_STATUS_SHIFT                  0
#define PMB_WLAN_ED_ED_STATUS_SIGNED                 0

#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIM20_MASK   0x00000002UL
#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIM20_WIDTH  1
#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIM20_SHIFT  1
#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIM20_SIGNED 0

#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIM40_MASK   0x00000004UL
#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIM40_WIDTH  1
#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIM40_SHIFT  2
#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIM40_SIGNED 0

#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIM80_MASK   0x00000008UL
#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIM80_WIDTH  1
#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIM80_SHIFT  3
#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIM80_SIGNED 0

#define PMB_WLAN_ED_POST_AGC_EST_VALID_SEC20_MASK    0x00000010UL
#define PMB_WLAN_ED_POST_AGC_EST_VALID_SEC20_WIDTH   1
#define PMB_WLAN_ED_POST_AGC_EST_VALID_SEC20_SHIFT   4
#define PMB_WLAN_ED_POST_AGC_EST_VALID_SEC20_SIGNED  0

#define PMB_WLAN_ED_POST_AGC_EST_VALID_SEC40_MASK    0x00000020UL
#define PMB_WLAN_ED_POST_AGC_EST_VALID_SEC40_WIDTH   1
#define PMB_WLAN_ED_POST_AGC_EST_VALID_SEC40_SHIFT   5
#define PMB_WLAN_ED_POST_AGC_EST_VALID_SEC40_SIGNED  0

#define PMB_WLAN_ED_PRIM20_CCA_BUSY_MASK             0x00000040UL
#define PMB_WLAN_ED_PRIM20_CCA_BUSY_WIDTH            1
#define PMB_WLAN_ED_PRIM20_CCA_BUSY_SHIFT            6
#define PMB_WLAN_ED_PRIM20_CCA_BUSY_SIGNED           0

#define PMB_WLAN_ED_SEC20_CCA_BUSY_MASK              0x00000080UL
#define PMB_WLAN_ED_SEC20_CCA_BUSY_WIDTH             1
#define PMB_WLAN_ED_SEC20_CCA_BUSY_SHIFT             7
#define PMB_WLAN_ED_SEC20_CCA_BUSY_SIGNED            0

#define PMB_WLAN_ED_SEC40_CCA_BUSY_MASK              0x00000100UL
#define PMB_WLAN_ED_SEC40_CCA_BUSY_WIDTH             1
#define PMB_WLAN_ED_SEC40_CCA_BUSY_SHIFT             8
#define PMB_WLAN_ED_SEC40_CCA_BUSY_SIGNED            0

#define PMB_WLAN_ED_DSSS_CORR_SUCCESS_MASK           0x00000200UL
#define PMB_WLAN_ED_DSSS_CORR_SUCCESS_WIDTH          1
#define PMB_WLAN_ED_DSSS_CORR_SUCCESS_SHIFT          9
#define PMB_WLAN_ED_DSSS_CORR_SUCCESS_SIGNED         0

#define PMB_WLAN_ED_DED_AVG_ENERGY_MASK              0x0001FC00UL
#define PMB_WLAN_ED_DED_AVG_ENERGY_WIDTH             7
#define PMB_WLAN_ED_DED_AVG_ENERGY_SHIFT             10
#define PMB_WLAN_ED_DED_AVG_ENERGY_SIGNED            0

#define PMB_WLAN_ED_POSTAGC_OFDM_CORR_SUCCESS_MASK   0x00020000UL
#define PMB_WLAN_ED_POSTAGC_OFDM_CORR_SUCCESS_WIDTH  1
#define PMB_WLAN_ED_POSTAGC_OFDM_CORR_SUCCESS_SHIFT  17
#define PMB_WLAN_ED_POSTAGC_OFDM_CORR_SUCCESS_SIGNED 0

#define PMB_WLAN_ED_S2L_STATUS_MASK                  0x00040000UL
#define PMB_WLAN_ED_S2L_STATUS_WIDTH                 1
#define PMB_WLAN_ED_S2L_STATUS_SHIFT                 18
#define PMB_WLAN_ED_S2L_STATUS_SIGNED                0

#define PMB_WLAN_ED_ED_DONE_SOURCE_MASK              0x00380000UL
#define PMB_WLAN_ED_ED_DONE_SOURCE_WIDTH             3
#define PMB_WLAN_ED_ED_DONE_SOURCE_SHIFT             19
#define PMB_WLAN_ED_ED_DONE_SOURCE_SIGNED            0

#define PMB_WLAN_ED_ED_S2L_METRIC_MASK               0x00C00000UL
#define PMB_WLAN_ED_ED_S2L_METRIC_WIDTH              2
#define PMB_WLAN_ED_ED_S2L_METRIC_SHIFT              22
#define PMB_WLAN_ED_ED_S2L_METRIC_SIGNED             0

/* Register WLAN_ED_DECIMATOR_FILT_COEFF_REG1 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_DECIMATOR_FILT_COEFF_REG1     0x00B0
#define ABS_PMB_WLAN_ED_DECIMATOR_FILT_COEFF_REG1 0xA50038B0UL

#define PMB_WLAN_ED_FILTER_COEFF_H0_MASK          0x00000FFCUL
#define PMB_WLAN_ED_FILTER_COEFF_H0_WIDTH         10
#define PMB_WLAN_ED_FILTER_COEFF_H0_SHIFT         2
#define PMB_WLAN_ED_FILTER_COEFF_H0_SIGNED        0

#define PMB_WLAN_ED_FILTER_COEFF_H1_MASK          0x00FFC000UL
#define PMB_WLAN_ED_FILTER_COEFF_H1_WIDTH         10
#define PMB_WLAN_ED_FILTER_COEFF_H1_SHIFT         14
#define PMB_WLAN_ED_FILTER_COEFF_H1_SIGNED        0

/* Register WLAN_ED_DECIMATOR_FILT_COEFF_REG2 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_DECIMATOR_FILT_COEFF_REG2     0x00B4
#define ABS_PMB_WLAN_ED_DECIMATOR_FILT_COEFF_REG2 0xA50038B4UL

#define PMB_WLAN_ED_FILTER_COEFF_H2_MASK          0x00000FFCUL
#define PMB_WLAN_ED_FILTER_COEFF_H2_WIDTH         10
#define PMB_WLAN_ED_FILTER_COEFF_H2_SHIFT         2
#define PMB_WLAN_ED_FILTER_COEFF_H2_SIGNED        0

#define PMB_WLAN_ED_FILTER_COEFF_H3_MASK          0x00FFC000UL
#define PMB_WLAN_ED_FILTER_COEFF_H3_WIDTH         10
#define PMB_WLAN_ED_FILTER_COEFF_H3_SHIFT         14
#define PMB_WLAN_ED_FILTER_COEFF_H3_SIGNED        0

/* Register WLAN_ED_DECIMATOR_FILT_COEFF_REG3 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_DECIMATOR_FILT_COEFF_REG3     0x00B8
#define ABS_PMB_WLAN_ED_DECIMATOR_FILT_COEFF_REG3 0xA50038B8UL

#define PMB_WLAN_ED_FILTER_COEFF_H4_MASK          0x00000FFCUL
#define PMB_WLAN_ED_FILTER_COEFF_H4_WIDTH         10
#define PMB_WLAN_ED_FILTER_COEFF_H4_SHIFT         2
#define PMB_WLAN_ED_FILTER_COEFF_H4_SIGNED        0

#define PMB_WLAN_ED_FILTER_COEFF_H5_MASK          0x00FFC000UL
#define PMB_WLAN_ED_FILTER_COEFF_H5_WIDTH         10
#define PMB_WLAN_ED_FILTER_COEFF_H5_SHIFT         14
#define PMB_WLAN_ED_FILTER_COEFF_H5_SIGNED        0

/* Register WLAN_ED_DECIMATOR_FILT_COEFF_REG4 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_DECIMATOR_FILT_COEFF_REG4     0x00BC
#define ABS_PMB_WLAN_ED_DECIMATOR_FILT_COEFF_REG4 0xA50038BCUL

#define PMB_WLAN_ED_FILTER_COEFF_H6_MASK          0x00000FFCUL
#define PMB_WLAN_ED_FILTER_COEFF_H6_WIDTH         10
#define PMB_WLAN_ED_FILTER_COEFF_H6_SHIFT         2
#define PMB_WLAN_ED_FILTER_COEFF_H6_SIGNED        0

#define PMB_WLAN_ED_FILTER_COEFF_H7_MASK          0x00FFC000UL
#define PMB_WLAN_ED_FILTER_COEFF_H7_WIDTH         10
#define PMB_WLAN_ED_FILTER_COEFF_H7_SHIFT         14
#define PMB_WLAN_ED_FILTER_COEFF_H7_SIGNED        0

/* Register WLAN_ED_DECIMATOR_FILT_COEFF_REG5 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_DECIMATOR_FILT_COEFF_REG5     0x00C0
#define ABS_PMB_WLAN_ED_DECIMATOR_FILT_COEFF_REG5 0xA50038C0UL

#define PMB_WLAN_ED_FILTER_COEFF_H8_MASK          0x00000FFCUL
#define PMB_WLAN_ED_FILTER_COEFF_H8_WIDTH         10
#define PMB_WLAN_ED_FILTER_COEFF_H8_SHIFT         2
#define PMB_WLAN_ED_FILTER_COEFF_H8_SIGNED        0

#define PMB_WLAN_ED_FILTER_COEFF_H9_MASK          0x00FFC000UL
#define PMB_WLAN_ED_FILTER_COEFF_H9_WIDTH         10
#define PMB_WLAN_ED_FILTER_COEFF_H9_SHIFT         14
#define PMB_WLAN_ED_FILTER_COEFF_H9_SIGNED        0

/* Register WLAN_ED_DECIMATOR_FILT_COEFF_REG6 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_DECIMATOR_FILT_COEFF_REG6     0x00C4
#define ABS_PMB_WLAN_ED_DECIMATOR_FILT_COEFF_REG6 0xA50038C4UL

#define PMB_WLAN_ED_FILTER_COEFF_H10_MASK         0x00000FFCUL
#define PMB_WLAN_ED_FILTER_COEFF_H10_WIDTH        10
#define PMB_WLAN_ED_FILTER_COEFF_H10_SHIFT        2
#define PMB_WLAN_ED_FILTER_COEFF_H10_SIGNED       0

#define PMB_WLAN_ED_FILTER_COEFF_H11_MASK         0x00FFC000UL
#define PMB_WLAN_ED_FILTER_COEFF_H11_WIDTH        10
#define PMB_WLAN_ED_FILTER_COEFF_H11_SHIFT        14
#define PMB_WLAN_ED_FILTER_COEFF_H11_SIGNED       0

/* Register WLAN_ED_SIGNAL_PREPROC_REG (PMR_WLAN_ED) */
#define PMB_WLAN_ED_SIGNAL_PREPROC_REG          0x00C8
#define ABS_PMB_WLAN_ED_SIGNAL_PREPROC_REG      0xA50038C8UL

#define PMB_WLAN_ED_RX_OPER_FS_MASK             0x00000003UL
#define PMB_WLAN_ED_RX_OPER_FS_WIDTH            2
#define PMB_WLAN_ED_RX_OPER_FS_SHIFT            0
#define PMB_WLAN_ED_RX_OPER_FS_SIGNED           0

#define PMB_WLAN_ED_PRIM20_OFFSET_MASK          0x0000000CUL
#define PMB_WLAN_ED_PRIM20_OFFSET_WIDTH         2
#define PMB_WLAN_ED_PRIM20_OFFSET_SHIFT         2
#define PMB_WLAN_ED_PRIM20_OFFSET_SIGNED        0

#define PMB_WLAN_ED_SIG_PREPROC_WAIT_CNT_MASK   0x000001F0UL
#define PMB_WLAN_ED_SIG_PREPROC_WAIT_CNT_WIDTH  5
#define PMB_WLAN_ED_SIG_PREPROC_WAIT_CNT_SHIFT  4
#define PMB_WLAN_ED_SIG_PREPROC_WAIT_CNT_SIGNED 0

/* Register WLAN_ED_DET_THRES_PRIM20 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_DET_THRES_PRIM20            0x00CC
#define ABS_PMB_WLAN_ED_DET_THRES_PRIM20        0xA50038CCUL

#define PMB_WLAN_ED_ED_DET_THRESH_PRIM20_MASK   0x000000FFUL
#define PMB_WLAN_ED_ED_DET_THRESH_PRIM20_WIDTH  8
#define PMB_WLAN_ED_ED_DET_THRESH_PRIM20_SHIFT  0
#define PMB_WLAN_ED_ED_DET_THRESH_PRIM20_SIGNED 0

/* Register WLAN_ED_DET_THRES_SECONDARY (PMR_WLAN_ED) */
#define PMB_WLAN_ED_DET_THRES_SECONDARY        0x00D0
#define ABS_PMB_WLAN_ED_DET_THRES_SECONDARY    0xA50038D0UL

#define PMB_WLAN_ED_ED_DET_THRESH_SEC20_MASK   0x000000FFUL
#define PMB_WLAN_ED_ED_DET_THRESH_SEC20_WIDTH  8
#define PMB_WLAN_ED_ED_DET_THRESH_SEC20_SHIFT  0
#define PMB_WLAN_ED_ED_DET_THRESH_SEC20_SIGNED 0

#define PMB_WLAN_ED_ED_DET_THRESH_SEC40_MASK   0x0000FF00UL
#define PMB_WLAN_ED_ED_DET_THRESH_SEC40_WIDTH  8
#define PMB_WLAN_ED_ED_DET_THRESH_SEC40_SHIFT  8
#define PMB_WLAN_ED_ED_DET_THRESH_SEC40_SIGNED 0

/* Register WLAN_ED_S2L_REG1 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_S2L_REG1                    0x00D4
#define ABS_PMB_WLAN_ED_S2L_REG1                0xA50038D4UL

#define PMB_WLAN_ED_S2L_DETECTION_EN_MASK       0x00000001UL
#define PMB_WLAN_ED_S2L_DETECTION_EN_WIDTH      1
#define PMB_WLAN_ED_S2L_DETECTION_EN_SHIFT      0
#define PMB_WLAN_ED_S2L_DETECTION_EN_SIGNED     0

#define PMB_WLAN_ED_S2L_EN_CONSEC_CHECK_MASK    0x00000002UL
#define PMB_WLAN_ED_S2L_EN_CONSEC_CHECK_WIDTH   1
#define PMB_WLAN_ED_S2L_EN_CONSEC_CHECK_SHIFT   1
#define PMB_WLAN_ED_S2L_EN_CONSEC_CHECK_SIGNED  0

#define PMB_WLAN_ED_S2L_CONSECUTIVE_PASS_MASK   0x0000003CUL
#define PMB_WLAN_ED_S2L_CONSECUTIVE_PASS_WIDTH  4
#define PMB_WLAN_ED_S2L_CONSECUTIVE_PASS_SHIFT  2
#define PMB_WLAN_ED_S2L_CONSECUTIVE_PASS_SIGNED 0

#define PMB_WLAN_ED_S2L_MIN_PASS_MASK           0x000003C0UL
#define PMB_WLAN_ED_S2L_MIN_PASS_WIDTH          4
#define PMB_WLAN_ED_S2L_MIN_PASS_SHIFT          6
#define PMB_WLAN_ED_S2L_MIN_PASS_SIGNED         0

/* Register WLAN_ED_S2L_REG2 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_S2L_REG2                      0x00D8
#define ABS_PMB_WLAN_ED_S2L_REG2                  0xA50038D8UL

#define PMB_WLAN_ED_S2L_TIMEOUT_WAIT_VALUE_MASK   0x00000FFFUL
#define PMB_WLAN_ED_S2L_TIMEOUT_WAIT_VALUE_WIDTH  12
#define PMB_WLAN_ED_S2L_TIMEOUT_WAIT_VALUE_SHIFT  0
#define PMB_WLAN_ED_S2L_TIMEOUT_WAIT_VALUE_SIGNED 0

#define PMB_WLAN_ED_S2L_DET_THRES1_MASK           0x001FF000UL
#define PMB_WLAN_ED_S2L_DET_THRES1_WIDTH          9
#define PMB_WLAN_ED_S2L_DET_THRES1_SHIFT          12
#define PMB_WLAN_ED_S2L_DET_THRES1_SIGNED         0

/* Register WLAN_ED_PRIM20_ED_DISABLE_CONDITION (PMR_WLAN_ED) */
#define PMB_WLAN_ED_PRIM20_ED_DISABLE_CONDITION         0x00DC
#define ABS_PMB_WLAN_ED_PRIM20_ED_DISABLE_CONDITION     0xA50038DCUL

#define PMB_WLAN_ED_PRIM20_SEC20_POW_DIFF_TH_MASK       0x000000FFUL
#define PMB_WLAN_ED_PRIM20_SEC20_POW_DIFF_TH_WIDTH      8
#define PMB_WLAN_ED_PRIM20_SEC20_POW_DIFF_TH_SHIFT      0
#define PMB_WLAN_ED_PRIM20_SEC20_POW_DIFF_TH_SIGNED     0

#define PMB_WLAN_ED_PRIM40_SEC40_POW_DIFF_TH_MASK       0x0000FF00UL
#define PMB_WLAN_ED_PRIM40_SEC40_POW_DIFF_TH_WIDTH      8
#define PMB_WLAN_ED_PRIM40_SEC40_POW_DIFF_TH_SHIFT      8
#define PMB_WLAN_ED_PRIM40_SEC40_POW_DIFF_TH_SIGNED     0

#define PMB_WLAN_ED_EN_PRIMSEC_DIFF_ED_DISABLE_MASK     0x00010000UL
#define PMB_WLAN_ED_EN_PRIMSEC_DIFF_ED_DISABLE_WIDTH    1
#define PMB_WLAN_ED_EN_PRIMSEC_DIFF_ED_DISABLE_SHIFT    16
#define PMB_WLAN_ED_EN_PRIMSEC_DIFF_ED_DISABLE_SIGNED   0

#define PMB_WLAN_ED_DIS_SEC20ED_PREVENTION_LOGIC_MASK   0x00020000UL
#define PMB_WLAN_ED_DIS_SEC20ED_PREVENTION_LOGIC_WIDTH  1
#define PMB_WLAN_ED_DIS_SEC20ED_PREVENTION_LOGIC_SHIFT  17
#define PMB_WLAN_ED_DIS_SEC20ED_PREVENTION_LOGIC_SIGNED 0

#define PMB_WLAN_ED_DIS_SEC40ED_PREVENTION_LOGIC_MASK   0x00040000UL
#define PMB_WLAN_ED_DIS_SEC40ED_PREVENTION_LOGIC_WIDTH  1
#define PMB_WLAN_ED_DIS_SEC40ED_PREVENTION_LOGIC_SHIFT  18
#define PMB_WLAN_ED_DIS_SEC40ED_PREVENTION_LOGIC_SIGNED 0

/* Register WLAN_ED_SECOND_AGC_SETTINGS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_SECOND_AGC_SETTINGS                     0x00E0
#define ABS_PMB_WLAN_ED_SECOND_AGC_SETTINGS                 0xA50038E0UL

#define PMB_WLAN_ED_EN_HT_STF_DETECT_SEC_AGC_TRIGGER_MASK   0x00000001UL
#define PMB_WLAN_ED_EN_HT_STF_DETECT_SEC_AGC_TRIGGER_WIDTH  1
#define PMB_WLAN_ED_EN_HT_STF_DETECT_SEC_AGC_TRIGGER_SHIFT  0
#define PMB_WLAN_ED_EN_HT_STF_DETECT_SEC_AGC_TRIGGER_SIGNED 0

#define PMB_WLAN_ED_SECOND_AGC_EST_START_WAIT_TIME_MASK     0x00000FFEUL
#define PMB_WLAN_ED_SECOND_AGC_EST_START_WAIT_TIME_WIDTH    11
#define PMB_WLAN_ED_SECOND_AGC_EST_START_WAIT_TIME_SHIFT    1
#define PMB_WLAN_ED_SECOND_AGC_EST_START_WAIT_TIME_SIGNED   0

#define PMB_WLAN_ED_SECOND_AGC_EST_END_WAIT_TIME_MASK       0x00FFF000UL
#define PMB_WLAN_ED_SECOND_AGC_EST_END_WAIT_TIME_WIDTH      12
#define PMB_WLAN_ED_SECOND_AGC_EST_END_WAIT_TIME_SHIFT      12
#define PMB_WLAN_ED_SECOND_AGC_EST_END_WAIT_TIME_SIGNED     0

/* Register WLAN_ED_POP_DET_SETTINGS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POP_DET_SETTINGS                  0x00E4
#define ABS_PMB_WLAN_ED_POP_DET_SETTINGS              0xA50038E4UL

#define PMB_WLAN_ED_ENABLE_POP_CHECK_MASK             0x00000001UL
#define PMB_WLAN_ED_ENABLE_POP_CHECK_WIDTH            1
#define PMB_WLAN_ED_ENABLE_POP_CHECK_SHIFT            0
#define PMB_WLAN_ED_ENABLE_POP_CHECK_SIGNED           0

#define PMB_WLAN_ED_REF_POW_FOR_POP_CHECK_MASK        0x000001FEUL
#define PMB_WLAN_ED_REF_POW_FOR_POP_CHECK_WIDTH       8
#define PMB_WLAN_ED_REF_POW_FOR_POP_CHECK_SHIFT       1
#define PMB_WLAN_ED_REF_POW_FOR_POP_CHECK_SIGNED      0

#define PMB_WLAN_ED_PRIM20_REF_POW_DIFF_THRESH_MASK   0x0001FE00UL
#define PMB_WLAN_ED_PRIM20_REF_POW_DIFF_THRESH_WIDTH  8
#define PMB_WLAN_ED_PRIM20_REF_POW_DIFF_THRESH_SHIFT  9
#define PMB_WLAN_ED_PRIM20_REF_POW_DIFF_THRESH_SIGNED 0

#define PMB_WLAN_ED_HW_POP_DET_ENABLE_MASK            0x00020000UL
#define PMB_WLAN_ED_HW_POP_DET_ENABLE_WIDTH           1
#define PMB_WLAN_ED_HW_POP_DET_ENABLE_SHIFT           17
#define PMB_WLAN_ED_HW_POP_DET_ENABLE_SIGNED          0

/* Register WLAN_ED_SIGNAL_STATUS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_SIGNAL_STATUS                  0x00E8
#define ABS_PMB_WLAN_ED_SIGNAL_STATUS              0xA50038E8UL

#define PMB_WLAN_ED_PRIM20_SIG_STATUS_KNOWN_MASK   0x00000001UL
#define PMB_WLAN_ED_PRIM20_SIG_STATUS_KNOWN_WIDTH  1
#define PMB_WLAN_ED_PRIM20_SIG_STATUS_KNOWN_SHIFT  0
#define PMB_WLAN_ED_PRIM20_SIG_STATUS_KNOWN_SIGNED 0

#define PMB_WLAN_ED_SEC20_SIG_STATUS_KNOWN_MASK    0x00000002UL
#define PMB_WLAN_ED_SEC20_SIG_STATUS_KNOWN_WIDTH   1
#define PMB_WLAN_ED_SEC20_SIG_STATUS_KNOWN_SHIFT   1
#define PMB_WLAN_ED_SEC20_SIG_STATUS_KNOWN_SIGNED  0

#define PMB_WLAN_ED_SEC40_SIG_STATUS_KNOWN_MASK    0x00000004UL
#define PMB_WLAN_ED_SEC40_SIG_STATUS_KNOWN_WIDTH   1
#define PMB_WLAN_ED_SEC40_SIG_STATUS_KNOWN_SHIFT   2
#define PMB_WLAN_ED_SEC40_SIG_STATUS_KNOWN_SIGNED  0

/* Register WLAN_ED_CORR_SUCCESS_WAIT_TIME (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CORR_SUCCESS_WAIT_TIME                        0x00EC
#define ABS_PMB_WLAN_ED_CORR_SUCCESS_WAIT_TIME                    0xA50038ECUL

#define PMB_WLAN_ED_PRIM20_CORR_SUCCESS_TIMEOUT_WAIT_VALUE_MASK   0x000003FFUL
#define PMB_WLAN_ED_PRIM20_CORR_SUCCESS_TIMEOUT_WAIT_VALUE_WIDTH  10
#define PMB_WLAN_ED_PRIM20_CORR_SUCCESS_TIMEOUT_WAIT_VALUE_SHIFT  0
#define PMB_WLAN_ED_PRIM20_CORR_SUCCESS_TIMEOUT_WAIT_VALUE_SIGNED 0

/* Register WLAN_ED_EN_AGC_TRANSIENT_ED_RESET (PMR_WLAN_ED) */
#define PMB_WLAN_ED_EN_AGC_TRANSIENT_ED_RESET        0x00F0
#define ABS_PMB_WLAN_ED_EN_AGC_TRANSIENT_ED_RESET    0xA50038F0UL

#define PMB_WLAN_ED_EN_AGC_TRANSIENT_ED_RESET_MASK   0x00000001UL
#define PMB_WLAN_ED_EN_AGC_TRANSIENT_ED_RESET_WIDTH  1
#define PMB_WLAN_ED_EN_AGC_TRANSIENT_ED_RESET_SHIFT  0
#define PMB_WLAN_ED_EN_AGC_TRANSIENT_ED_RESET_SIGNED 0

/* Register WLAN_ED_CORR_METRIC_TH2 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CORR_METRIC_TH2                0x00F4
#define ABS_PMB_WLAN_ED_CORR_METRIC_TH2            0xA50038F4UL

#define PMB_WLAN_ED_CORR_METRIC_TH2_MASK           0x000001FFUL
#define PMB_WLAN_ED_CORR_METRIC_TH2_WIDTH          9
#define PMB_WLAN_ED_CORR_METRIC_TH2_SHIFT          0
#define PMB_WLAN_ED_CORR_METRIC_TH2_SIGNED         0

#define PMB_WLAN_ED_CORR_METRIC_TH2_POSTAGC_MASK   0x0003FE00UL
#define PMB_WLAN_ED_CORR_METRIC_TH2_POSTAGC_WIDTH  9
#define PMB_WLAN_ED_CORR_METRIC_TH2_POSTAGC_SHIFT  9
#define PMB_WLAN_ED_CORR_METRIC_TH2_POSTAGC_SIGNED 0

/* Register WLAN_ED_CORR_METRIC_TH3 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CORR_METRIC_TH3                0x00F8
#define ABS_PMB_WLAN_ED_CORR_METRIC_TH3            0xA50038F8UL

#define PMB_WLAN_ED_CORR_METRIC_TH3_MASK           0x000001FFUL
#define PMB_WLAN_ED_CORR_METRIC_TH3_WIDTH          9
#define PMB_WLAN_ED_CORR_METRIC_TH3_SHIFT          0
#define PMB_WLAN_ED_CORR_METRIC_TH3_SIGNED         0

#define PMB_WLAN_ED_CORR_METRIC_TH3_POSTAGC_MASK   0x0003FE00UL
#define PMB_WLAN_ED_CORR_METRIC_TH3_POSTAGC_WIDTH  9
#define PMB_WLAN_ED_CORR_METRIC_TH3_POSTAGC_SHIFT  9
#define PMB_WLAN_ED_CORR_METRIC_TH3_POSTAGC_SIGNED 0

/* Register WLAN_ED_S2L_REG3 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_S2L_REG3              0x00FC
#define ABS_PMB_WLAN_ED_S2L_REG3          0xA50038FCUL

#define PMB_WLAN_ED_S2L_DET_THRES3_MASK   0x000001FFUL
#define PMB_WLAN_ED_S2L_DET_THRES3_WIDTH  9
#define PMB_WLAN_ED_S2L_DET_THRES3_SHIFT  0
#define PMB_WLAN_ED_S2L_DET_THRES3_SIGNED 0

#define PMB_WLAN_ED_S2L_DET_THRES2_MASK   0x0003FE00UL
#define PMB_WLAN_ED_S2L_DET_THRES2_WIDTH  9
#define PMB_WLAN_ED_S2L_DET_THRES2_SHIFT  9
#define PMB_WLAN_ED_S2L_DET_THRES2_SIGNED 0

/* Register WLAN_ED_AGC_TO_S2L_COUNT_REG (PMR_WLAN_ED) */
#define PMB_WLAN_ED_AGC_TO_S2L_COUNT_REG     0x0100
#define ABS_PMB_WLAN_ED_AGC_TO_S2L_COUNT_REG 0xA5003900UL

#define PMB_WLAN_ED_AGC_TO_S2L_COUNT_MASK    0x000003FFUL
#define PMB_WLAN_ED_AGC_TO_S2L_COUNT_WIDTH   10
#define PMB_WLAN_ED_AGC_TO_S2L_COUNT_SHIFT   0
#define PMB_WLAN_ED_AGC_TO_S2L_COUNT_SIGNED  0

/* Register WLAN_ED_CFO_EST_REAL_REG (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CFO_EST_REAL_REG     0x0104
#define ABS_PMB_WLAN_ED_CFO_EST_REAL_REG 0xA5003904UL

#define PMB_WLAN_ED_CFO_EST_REAL_MASK    0x00FFFFFFUL
#define PMB_WLAN_ED_CFO_EST_REAL_WIDTH   24
#define PMB_WLAN_ED_CFO_EST_REAL_SHIFT   0
#define PMB_WLAN_ED_CFO_EST_REAL_SIGNED  0

/* Register WLAN_ED_CFO_EST_IMAG_REG (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CFO_EST_IMAG_REG     0x0108
#define ABS_PMB_WLAN_ED_CFO_EST_IMAG_REG 0xA5003908UL

#define PMB_WLAN_ED_CFO_EST_IMAG_MASK    0x00FFFFFFUL
#define PMB_WLAN_ED_CFO_EST_IMAG_WIDTH   24
#define PMB_WLAN_ED_CFO_EST_IMAG_SHIFT   0
#define PMB_WLAN_ED_CFO_EST_IMAG_SIGNED  0

/* Register WLAN_ED_11K_CONTROL_REGISTER (PMR_WLAN_ED) */
#define PMB_WLAN_ED_11K_CONTROL_REGISTER     0x010C
#define ABS_PMB_WLAN_ED_11K_CONTROL_REGISTER 0xA500390CUL

#define PMB_WLAN_ED_11K_RESET_MASK           0x00000001UL
#define PMB_WLAN_ED_11K_RESET_WIDTH          1
#define PMB_WLAN_ED_11K_RESET_SHIFT          0
#define PMB_WLAN_ED_11K_RESET_SIGNED         0

#define PMB_WLAN_ED_11K_ENABLE_MASK          0x00000002UL
#define PMB_WLAN_ED_11K_ENABLE_WIDTH         1
#define PMB_WLAN_ED_11K_ENABLE_SHIFT         1
#define PMB_WLAN_ED_11K_ENABLE_SIGNED        0

/* Register WLAN_ED_11K_SETTINGS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_11K_SETTINGS                      0x0110
#define ABS_PMB_WLAN_ED_11K_SETTINGS                  0xA5003910UL

#define PMB_WLAN_ED_11K_TX_ON_MASK                    0x00000001UL
#define PMB_WLAN_ED_11K_TX_ON_WIDTH                   1
#define PMB_WLAN_ED_11K_TX_ON_SHIFT                   0
#define PMB_WLAN_ED_11K_TX_ON_SIGNED                  0

#define PMB_WLAN_ED_11K_VIRTUAL_CHANNEL_BUSY_MASK     0x00000002UL
#define PMB_WLAN_ED_11K_VIRTUAL_CHANNEL_BUSY_WIDTH    1
#define PMB_WLAN_ED_11K_VIRTUAL_CHANNEL_BUSY_SHIFT    1
#define PMB_WLAN_ED_11K_VIRTUAL_CHANNEL_BUSY_SIGNED   0

#define PMB_WLAN_ED_11K_DEBUG_MODE_EN_MASK            0x00000008UL
#define PMB_WLAN_ED_11K_DEBUG_MODE_EN_WIDTH           1
#define PMB_WLAN_ED_11K_DEBUG_MODE_EN_SHIFT           3
#define PMB_WLAN_ED_11K_DEBUG_MODE_EN_SIGNED          0

#define PMB_WLAN_ED_11K_CHANNEL_SEL_MASK              0x00000030UL
#define PMB_WLAN_ED_11K_CHANNEL_SEL_WIDTH             2
#define PMB_WLAN_ED_11K_CHANNEL_SEL_SHIFT             4
#define PMB_WLAN_ED_11K_CHANNEL_SEL_SIGNED            0

#define PMB_WLAN_ED_11K_ANPI_MAX_ACCUM_LEN_SEL_MASK   0x00001800UL
#define PMB_WLAN_ED_11K_ANPI_MAX_ACCUM_LEN_SEL_WIDTH  2
#define PMB_WLAN_ED_11K_ANPI_MAX_ACCUM_LEN_SEL_SHIFT  11
#define PMB_WLAN_ED_11K_ANPI_MAX_ACCUM_LEN_SEL_SIGNED 0

/* Register WLAN_ED_ACI_DETECTION_SETTINGS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_ACI_DETECTION_SETTINGS              0x0118
#define ABS_PMB_WLAN_ED_ACI_DETECTION_SETTINGS          0xA5003918UL

#define PMB_WLAN_ED_ACI_DET_THRES_DB_MASK               0x000000FFUL
#define PMB_WLAN_ED_ACI_DET_THRES_DB_WIDTH              8
#define PMB_WLAN_ED_ACI_DET_THRES_DB_SHIFT              0
#define PMB_WLAN_ED_ACI_DET_THRES_DB_SIGNED             0

#define PMB_WLAN_ED_AGC_RSSI_COMP_FACTOR_MASK           0x0000FF00UL
#define PMB_WLAN_ED_AGC_RSSI_COMP_FACTOR_WIDTH          8
#define PMB_WLAN_ED_AGC_RSSI_COMP_FACTOR_SHIFT          8
#define PMB_WLAN_ED_AGC_RSSI_COMP_FACTOR_SIGNED         0

#define PMB_WLAN_ED_SUPPRESS_CCA_IF_ACI_DETECTED_MASK   0x00010000UL
#define PMB_WLAN_ED_SUPPRESS_CCA_IF_ACI_DETECTED_WIDTH  1
#define PMB_WLAN_ED_SUPPRESS_CCA_IF_ACI_DETECTED_SHIFT  16
#define PMB_WLAN_ED_SUPPRESS_CCA_IF_ACI_DETECTED_SIGNED 0

#define PMB_WLAN_ED_MVG_AVG_EST_LEN_MASK                0x00060000UL
#define PMB_WLAN_ED_MVG_AVG_EST_LEN_WIDTH               2
#define PMB_WLAN_ED_MVG_AVG_EST_LEN_SHIFT               17
#define PMB_WLAN_ED_MVG_AVG_EST_LEN_SIGNED              0

#define PMB_WLAN_ED_ACI_USE_MVG_AVG_VAR_MASK            0x00080000UL
#define PMB_WLAN_ED_ACI_USE_MVG_AVG_VAR_WIDTH           1
#define PMB_WLAN_ED_ACI_USE_MVG_AVG_VAR_SHIFT           19
#define PMB_WLAN_ED_ACI_USE_MVG_AVG_VAR_SIGNED          0

/* Register WLAN_ED_AACI_DETECTION_SETTINGS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_AACI_DETECTION_SETTINGS              0x011C
#define ABS_PMB_WLAN_ED_AACI_DETECTION_SETTINGS          0xA500391CUL

#define PMB_WLAN_ED_SUPPRESS_CCA_IF_AACI_DETECTED_MASK   0x00000001UL
#define PMB_WLAN_ED_SUPPRESS_CCA_IF_AACI_DETECTED_WIDTH  1
#define PMB_WLAN_ED_SUPPRESS_CCA_IF_AACI_DETECTED_SHIFT  0
#define PMB_WLAN_ED_SUPPRESS_CCA_IF_AACI_DETECTED_SIGNED 0

/* Register WLAN_ED_11K_ANPI_ACCUM_VALUE (PMR_WLAN_ED) */
#define PMB_WLAN_ED_11K_ANPI_ACCUM_VALUE        0x0120
#define ABS_PMB_WLAN_ED_11K_ANPI_ACCUM_VALUE    0xA5003920UL

#define PMB_WLAN_ED_11K_ANPI_ACCUM_VALUE_MASK   0x00FFFFFFUL
#define PMB_WLAN_ED_11K_ANPI_ACCUM_VALUE_WIDTH  24
#define PMB_WLAN_ED_11K_ANPI_ACCUM_VALUE_SHIFT  0
#define PMB_WLAN_ED_11K_ANPI_ACCUM_VALUE_SIGNED 0

/* Register WLAN_ED_11K_ANPI_ACCUM_COUNT (PMR_WLAN_ED) */
#define PMB_WLAN_ED_11K_ANPI_ACCUM_COUNT        0x0124
#define ABS_PMB_WLAN_ED_11K_ANPI_ACCUM_COUNT    0xA5003924UL

#define PMB_WLAN_ED_11K_ANPI_ACCUM_COUNT_MASK   0x000FFFFFUL
#define PMB_WLAN_ED_11K_ANPI_ACCUM_COUNT_WIDTH  20
#define PMB_WLAN_ED_11K_ANPI_ACCUM_COUNT_SHIFT  0
#define PMB_WLAN_ED_11K_ANPI_ACCUM_COUNT_SIGNED 0

/* Register WLAN_ED_DEBUG_OFDM_OR_DSSS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_DEBUG_OFDM_OR_DSSS        0x01FC
#define ABS_PMB_WLAN_ED_DEBUG_OFDM_OR_DSSS    0xA50039FCUL

#define PMB_WLAN_ED_OFDM_OR_DSSS_FORCE_MASK   0x00000001UL
#define PMB_WLAN_ED_OFDM_OR_DSSS_FORCE_WIDTH  1
#define PMB_WLAN_ED_OFDM_OR_DSSS_FORCE_SHIFT  0
#define PMB_WLAN_ED_OFDM_OR_DSSS_FORCE_SIGNED 0

#define PMB_WLAN_ED_OFDM_OR_DSSS_LEVEL_MASK   0x00000002UL
#define PMB_WLAN_ED_OFDM_OR_DSSS_LEVEL_WIDTH  1
#define PMB_WLAN_ED_OFDM_OR_DSSS_LEVEL_SHIFT  1
#define PMB_WLAN_ED_OFDM_OR_DSSS_LEVEL_SIGNED 0

/* Register WLAN_RADAR_CONTROL_REGISTER (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_CONTROL_REGISTER                         0x0000
#define ABS_PMB_WLAN_RADAR_CONTROL_REGISTER                     0xA5003A00UL

#define PMB_WLAN_RADAR_RESET_MASK                               0x00000001UL
#define PMB_WLAN_RADAR_RESET_WIDTH                              1
#define PMB_WLAN_RADAR_RESET_SHIFT                              0
#define PMB_WLAN_RADAR_RESET_SIGNED                             0

#define PMB_WLAN_RADAR_ENABLE_MASK                              0x00000002UL
#define PMB_WLAN_RADAR_ENABLE_WIDTH                             1
#define PMB_WLAN_RADAR_ENABLE_SHIFT                             1
#define PMB_WLAN_RADAR_ENABLE_SIGNED                            0

#define PMB_WLAN_RADAR_DISABLE_AGC_TRANSIENT_RADAR_RESET_MASK   0x00000004UL
#define PMB_WLAN_RADAR_DISABLE_AGC_TRANSIENT_RADAR_RESET_WIDTH  1
#define PMB_WLAN_RADAR_DISABLE_AGC_TRANSIENT_RADAR_RESET_SHIFT  2
#define PMB_WLAN_RADAR_DISABLE_AGC_TRANSIENT_RADAR_RESET_SIGNED 0

/* Register WLAN_RADAR_RSSI_COMP_REG (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_RSSI_COMP_REG                0x0004
#define ABS_PMB_WLAN_RADAR_RSSI_COMP_REG            0xA5003A04UL

#define PMB_WLAN_RADAR_RSSI_COMP_FACTOR_MASK        0x000000FFUL
#define PMB_WLAN_RADAR_RSSI_COMP_FACTOR_WIDTH       8
#define PMB_WLAN_RADAR_RSSI_COMP_FACTOR_SHIFT       0
#define PMB_WLAN_RADAR_RSSI_COMP_FACTOR_SIGNED      0

#define PMB_WLAN_RADAR_VAR_RIGHT_SHIFT_VALUE_MASK   0x00000F00UL
#define PMB_WLAN_RADAR_VAR_RIGHT_SHIFT_VALUE_WIDTH  4
#define PMB_WLAN_RADAR_VAR_RIGHT_SHIFT_VALUE_SHIFT  8
#define PMB_WLAN_RADAR_VAR_RIGHT_SHIFT_VALUE_SIGNED 0

/* Register WLAN_RADAR_THRESH (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_THRESH                     0x0008
#define ABS_PMB_WLAN_RADAR_THRESH                 0xA5003A08UL

#define PMB_WLAN_RADAR_EDGE_DET_THRESHOLD_MASK    0x0000003FUL
#define PMB_WLAN_RADAR_EDGE_DET_THRESHOLD_WIDTH   6
#define PMB_WLAN_RADAR_EDGE_DET_THRESHOLD_SHIFT   0
#define PMB_WLAN_RADAR_EDGE_DET_THRESHOLD_SIGNED  0

#define PMB_WLAN_RADAR_WINDOW_INDEX_MASK          0x000000C0UL
#define PMB_WLAN_RADAR_WINDOW_INDEX_WIDTH         2
#define PMB_WLAN_RADAR_WINDOW_INDEX_SHIFT         6
#define PMB_WLAN_RADAR_WINDOW_INDEX_SIGNED        0

#define PMB_WLAN_RADAR_ABS_THRESHOLD_MASK         0x0000FF00UL
#define PMB_WLAN_RADAR_ABS_THRESHOLD_WIDTH        8
#define PMB_WLAN_RADAR_ABS_THRESHOLD_SHIFT        8
#define PMB_WLAN_RADAR_ABS_THRESHOLD_SIGNED       0

#define PMB_WLAN_RADAR_EDGE_DET_THRESHOLD2_MASK   0x003F0000UL
#define PMB_WLAN_RADAR_EDGE_DET_THRESHOLD2_WIDTH  6
#define PMB_WLAN_RADAR_EDGE_DET_THRESHOLD2_SHIFT  16
#define PMB_WLAN_RADAR_EDGE_DET_THRESHOLD2_SIGNED 0

/* Register WLAN_RADAR_PULSE_PARAMETERS (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_PULSE_PARAMETERS            0x000C
#define ABS_PMB_WLAN_RADAR_PULSE_PARAMETERS        0xA5003A0CUL

#define PMB_WLAN_RADAR_VAR_EST_LEN_MASK            0x00000FFFUL
#define PMB_WLAN_RADAR_VAR_EST_LEN_WIDTH           12
#define PMB_WLAN_RADAR_VAR_EST_LEN_SHIFT           0
#define PMB_WLAN_RADAR_VAR_EST_LEN_SIGNED          0

#define PMB_WLAN_RADAR_MAX_WAIT_FOR_NEGEDGE_MASK   0x00FFF000UL
#define PMB_WLAN_RADAR_MAX_WAIT_FOR_NEGEDGE_WIDTH  12
#define PMB_WLAN_RADAR_MAX_WAIT_FOR_NEGEDGE_SHIFT  12
#define PMB_WLAN_RADAR_MAX_WAIT_FOR_NEGEDGE_SIGNED 0

/* Register WLAN_RADAR_TIME_SETTINGS (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_TIME_SETTINGS         0x0010
#define ABS_PMB_WLAN_RADAR_TIME_SETTINGS     0xA5003A10UL

#define PMB_WLAN_RADAR_SAMP_PER_TU_MASK      0x00000FFFUL
#define PMB_WLAN_RADAR_SAMP_PER_TU_WIDTH     12
#define PMB_WLAN_RADAR_SAMP_PER_TU_SHIFT     0
#define PMB_WLAN_RADAR_SAMP_PER_TU_SIGNED    0

#define PMB_WLAN_RADAR_POP_WAIT_COUNT_MASK   0x00FFF000UL
#define PMB_WLAN_RADAR_POP_WAIT_COUNT_WIDTH  12
#define PMB_WLAN_RADAR_POP_WAIT_COUNT_SHIFT  12
#define PMB_WLAN_RADAR_POP_WAIT_COUNT_SIGNED 0

/* Register WLAN_RADAR_EST_PERIOD (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_EST_PERIOD         0x0014
#define ABS_PMB_WLAN_RADAR_EST_PERIOD     0xA5003A14UL

#define PMB_WLAN_RADAR_TIME_PERIOD_MASK   0x00FFFFFFUL
#define PMB_WLAN_RADAR_TIME_PERIOD_WIDTH  24
#define PMB_WLAN_RADAR_TIME_PERIOD_SHIFT  0
#define PMB_WLAN_RADAR_TIME_PERIOD_SIGNED 0

/* Register WLAN_RADAR_SELECTION_PARAMS (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_SELECTION_PARAMS               0x0018
#define ABS_PMB_WLAN_RADAR_SELECTION_PARAMS           0xA5003A18UL

#define PMB_WLAN_RADAR_CHANNEL_SELECT_MASK            0x00000007UL
#define PMB_WLAN_RADAR_CHANNEL_SELECT_WIDTH           3
#define PMB_WLAN_RADAR_CHANNEL_SELECT_SHIFT           0
#define PMB_WLAN_RADAR_CHANNEL_SELECT_SIGNED          0

#define PMB_WLAN_RADAR_ADC_SAMPLING_RATE_MASK         0x00001FF8UL
#define PMB_WLAN_RADAR_ADC_SAMPLING_RATE_WIDTH        10
#define PMB_WLAN_RADAR_ADC_SAMPLING_RATE_SHIFT        3
#define PMB_WLAN_RADAR_ADC_SAMPLING_RATE_SIGNED       0

#define PMB_WLAN_RADAR_HOPPING_TIME_BIN_LENGTH_MASK   0x00FFE000UL
#define PMB_WLAN_RADAR_HOPPING_TIME_BIN_LENGTH_WIDTH  11
#define PMB_WLAN_RADAR_HOPPING_TIME_BIN_LENGTH_SHIFT  13
#define PMB_WLAN_RADAR_HOPPING_TIME_BIN_LENGTH_SIGNED 0

/* Register WLAN_RADAR_INTR_REASON (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_INTR_REASON                         0x001C
#define ABS_PMB_WLAN_RADAR_INTR_REASON                     0xA5003A1CUL

#define PMB_WLAN_RADAR_PULSE_SEPARATION_INTR_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_RADAR_PULSE_SEPARATION_INTR_ENABLE_WIDTH  1
#define PMB_WLAN_RADAR_PULSE_SEPARATION_INTR_ENABLE_SHIFT  0
#define PMB_WLAN_RADAR_PULSE_SEPARATION_INTR_ENABLE_SIGNED 0

#define PMB_WLAN_RADAR_MAX_PULSE_SEPARATION_MASK           0x0000FFFEUL
#define PMB_WLAN_RADAR_MAX_PULSE_SEPARATION_WIDTH          15
#define PMB_WLAN_RADAR_MAX_PULSE_SEPARATION_SHIFT          1
#define PMB_WLAN_RADAR_MAX_PULSE_SEPARATION_SIGNED         0

#define PMB_WLAN_RADAR_NUM_PULSES_MASK                     0x00FF0000UL
#define PMB_WLAN_RADAR_NUM_PULSES_WIDTH                    8
#define PMB_WLAN_RADAR_NUM_PULSES_SHIFT                    16
#define PMB_WLAN_RADAR_NUM_PULSES_SIGNED                   0

/* Register WLAN_RADAR_INTR_CLEAR (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_INTR_CLEAR        0x0020
#define ABS_PMB_WLAN_RADAR_INTR_CLEAR    0xA5003A20UL

#define PMB_WLAN_RADAR_INTR_CLEAR_MASK   0x00000001UL
#define PMB_WLAN_RADAR_INTR_CLEAR_WIDTH  1
#define PMB_WLAN_RADAR_INTR_CLEAR_SHIFT  0
#define PMB_WLAN_RADAR_INTR_CLEAR_SIGNED 0

/* Register WLAN_RADAR_DC_EST_SETTINGS (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_DC_EST_SETTINGS      0x0024
#define ABS_PMB_WLAN_RADAR_DC_EST_SETTINGS  0xA5003A24UL

#define PMB_WLAN_RADAR_DC_EST_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_RADAR_DC_EST_ENABLE_WIDTH  1
#define PMB_WLAN_RADAR_DC_EST_ENABLE_SHIFT  0
#define PMB_WLAN_RADAR_DC_EST_ENABLE_SIGNED 0

#define PMB_WLAN_RADAR_DC_EST_LENGTH_MASK   0x00000FFEUL
#define PMB_WLAN_RADAR_DC_EST_LENGTH_WIDTH  11
#define PMB_WLAN_RADAR_DC_EST_LENGTH_SHIFT  1
#define PMB_WLAN_RADAR_DC_EST_LENGTH_SIGNED 0

#define PMB_WLAN_RADAR_DC_EST_SHIFT_MASK    0x0000F000UL
#define PMB_WLAN_RADAR_DC_EST_SHIFT_WIDTH   4
#define PMB_WLAN_RADAR_DC_EST_SHIFT_SHIFT   12
#define PMB_WLAN_RADAR_DC_EST_SHIFT_SIGNED  0

/* Register WLAN_RADAR_CHIRP_RATE_EST_SETTINGS (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_CHIRP_RATE_EST_SETTINGS                0x0028
#define ABS_PMB_WLAN_RADAR_CHIRP_RATE_EST_SETTINGS            0xA5003A28UL

#define PMB_WLAN_RADAR_CHIRP_RATE_EST_MAX_LENGTH_MASK         0x000007FFUL
#define PMB_WLAN_RADAR_CHIRP_RATE_EST_MAX_LENGTH_WIDTH        11
#define PMB_WLAN_RADAR_CHIRP_RATE_EST_MAX_LENGTH_SHIFT        0
#define PMB_WLAN_RADAR_CHIRP_RATE_EST_MAX_LENGTH_SIGNED       0

#define PMB_WLAN_RADAR_CHIRP_RATE_EST_MIN_LENGTH_MASK         0x000FF800UL
#define PMB_WLAN_RADAR_CHIRP_RATE_EST_MIN_LENGTH_WIDTH        9
#define PMB_WLAN_RADAR_CHIRP_RATE_EST_MIN_LENGTH_SHIFT        11
#define PMB_WLAN_RADAR_CHIRP_RATE_EST_MIN_LENGTH_SIGNED       0

#define PMB_WLAN_RADAR_CHIRP_RATE_EST_MIN_LENGTH_SHIFT_MASK   0x00F00000UL
#define PMB_WLAN_RADAR_CHIRP_RATE_EST_MIN_LENGTH_SHIFT_WIDTH  4
#define PMB_WLAN_RADAR_CHIRP_RATE_EST_MIN_LENGTH_SHIFT_SHIFT  20
#define PMB_WLAN_RADAR_CHIRP_RATE_EST_MIN_LENGTH_SHIFT_SIGNED 0

/* Register WLAN_RADAR_CHIRP_ANG_EST_SETTINGS (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_CHIRP_ANG_EST_SETTINGS            0x002C
#define ABS_PMB_WLAN_RADAR_CHIRP_ANG_EST_SETTINGS        0xA5003A2CUL

#define PMB_WLAN_RADAR_ONE_SEGMENT_EST_ENABLE_MASK       0x00000001UL
#define PMB_WLAN_RADAR_ONE_SEGMENT_EST_ENABLE_WIDTH      1
#define PMB_WLAN_RADAR_ONE_SEGMENT_EST_ENABLE_SHIFT      0
#define PMB_WLAN_RADAR_ONE_SEGMENT_EST_ENABLE_SIGNED     0

#define PMB_WLAN_RADAR_CHIRP_ANGLE_EST_MAX_LENGTH_MASK   0x00000FFEUL
#define PMB_WLAN_RADAR_CHIRP_ANGLE_EST_MAX_LENGTH_WIDTH  11
#define PMB_WLAN_RADAR_CHIRP_ANGLE_EST_MAX_LENGTH_SHIFT  1
#define PMB_WLAN_RADAR_CHIRP_ANGLE_EST_MAX_LENGTH_SIGNED 0

#define PMB_WLAN_RADAR_CHIRP_EST_ENABLE_DC_EST_ON_MASK   0x00001000UL
#define PMB_WLAN_RADAR_CHIRP_EST_ENABLE_DC_EST_ON_WIDTH  1
#define PMB_WLAN_RADAR_CHIRP_EST_ENABLE_DC_EST_ON_SHIFT  12
#define PMB_WLAN_RADAR_CHIRP_EST_ENABLE_DC_EST_ON_SIGNED 0

#define PMB_WLAN_RADAR_CHIRP_WAIT_COUNT_DC_EST_ON_MASK   0x0003E000UL
#define PMB_WLAN_RADAR_CHIRP_WAIT_COUNT_DC_EST_ON_WIDTH  5
#define PMB_WLAN_RADAR_CHIRP_WAIT_COUNT_DC_EST_ON_SHIFT  13
#define PMB_WLAN_RADAR_CHIRP_WAIT_COUNT_DC_EST_ON_SIGNED 0

/* Register WLAN_RADAR_SIGNAL_STATUS (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_SIGNAL_STATUS        0x0030
#define ABS_PMB_WLAN_RADAR_SIGNAL_STATUS    0xA5003A30UL

#define PMB_WLAN_RADAR_SIGNAL_STATUS_MASK   0x00000001UL
#define PMB_WLAN_RADAR_SIGNAL_STATUS_WIDTH  1
#define PMB_WLAN_RADAR_SIGNAL_STATUS_SHIFT  0
#define PMB_WLAN_RADAR_SIGNAL_STATUS_SIGNED 0

/* Register WLAN_RADAR_BUFFER_PTR (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_BUFFER_PTR        0x0034
#define ABS_PMB_WLAN_RADAR_BUFFER_PTR    0xA5003A34UL

#define PMB_WLAN_RADAR_BUFFER_PTR_MASK   0x0000007FUL
#define PMB_WLAN_RADAR_BUFFER_PTR_WIDTH  7
#define PMB_WLAN_RADAR_BUFFER_PTR_SHIFT  0
#define PMB_WLAN_RADAR_BUFFER_PTR_SIGNED 0

/* Register WLAN_RADAR_STATUS_REG (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_STATUS_REG         0x0038
#define ABS_PMB_WLAN_RADAR_STATUS_REG     0xA5003A38UL

#define PMB_WLAN_RADAR_INTR_SOURCE_MASK   0x00000003UL
#define PMB_WLAN_RADAR_INTR_SOURCE_WIDTH  2
#define PMB_WLAN_RADAR_INTR_SOURCE_SHIFT  0
#define PMB_WLAN_RADAR_INTR_SOURCE_SIGNED 0

/* Register WLAN_RADAR_INTR_STATUS (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_INTR_STATUS        0x003C
#define ABS_PMB_WLAN_RADAR_INTR_STATUS    0xA5003A3CUL

#define PMB_WLAN_RADAR_INTR_STATUS_MASK   0x00000001UL
#define PMB_WLAN_RADAR_INTR_STATUS_WIDTH  1
#define PMB_WLAN_RADAR_INTR_STATUS_SHIFT  0
#define PMB_WLAN_RADAR_INTR_STATUS_SIGNED 0

/* Register WLAN_RADAR_BUF_INDEX (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_BUF_INDEX           0x0040
#define ABS_PMB_WLAN_RADAR_BUF_INDEX       0xA5003A40UL

#define PMB_WLAN_RADAR_BUFFER_INDEX_MASK   0x000000FFUL
#define PMB_WLAN_RADAR_BUFFER_INDEX_WIDTH  8
#define PMB_WLAN_RADAR_BUFFER_INDEX_SHIFT  0
#define PMB_WLAN_RADAR_BUFFER_INDEX_SIGNED 0

/* Register WLAN_RADAR_BUFFER1 (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_BUFFER1                                       0x0044
#define ABS_PMB_WLAN_RADAR_BUFFER1                                   0xA5003A44UL

#define PMB_WLAN_RADAR_RSSI_MASK                                     0x000000FFUL
#define PMB_WLAN_RADAR_RSSI_WIDTH                                    8
#define PMB_WLAN_RADAR_RSSI_SHIFT                                    0
#define PMB_WLAN_RADAR_RSSI_SIGNED                                   0

#define PMB_WLAN_RADAR_PULSE_WIDTH_MASK                              0x000FFF00UL
#define PMB_WLAN_RADAR_PULSE_WIDTH_WIDTH                             12
#define PMB_WLAN_RADAR_PULSE_WIDTH_SHIFT                             8
#define PMB_WLAN_RADAR_PULSE_WIDTH_SIGNED                            0

#define PMB_WLAN_RADAR_PULSE_STATUS_MASK                             0x00100000UL
#define PMB_WLAN_RADAR_PULSE_STATUS_WIDTH                            1
#define PMB_WLAN_RADAR_PULSE_STATUS_SHIFT                            20
#define PMB_WLAN_RADAR_PULSE_STATUS_SIGNED                           0

#define PMB_WLAN_RADAR_POSEDGE_OVER_POSEDGE_STATUS_MASK              0x00200000UL
#define PMB_WLAN_RADAR_POSEDGE_OVER_POSEDGE_STATUS_WIDTH             1
#define PMB_WLAN_RADAR_POSEDGE_OVER_POSEDGE_STATUS_SHIFT             21
#define PMB_WLAN_RADAR_POSEDGE_OVER_POSEDGE_STATUS_SIGNED            0

#define PMB_WLAN_RADAR_CHIRP_ANGLE_ONE_TIME_ESTIMATION_STATUS_MASK   0x00400000UL
#define PMB_WLAN_RADAR_CHIRP_ANGLE_ONE_TIME_ESTIMATION_STATUS_WIDTH  1
#define PMB_WLAN_RADAR_CHIRP_ANGLE_ONE_TIME_ESTIMATION_STATUS_SHIFT  22
#define PMB_WLAN_RADAR_CHIRP_ANGLE_ONE_TIME_ESTIMATION_STATUS_SIGNED 0

#define PMB_WLAN_RADAR_CHIRP_ANGLE_EST_SEGMENT_STATUS_MASK           0x00800000UL
#define PMB_WLAN_RADAR_CHIRP_ANGLE_EST_SEGMENT_STATUS_WIDTH          1
#define PMB_WLAN_RADAR_CHIRP_ANGLE_EST_SEGMENT_STATUS_SHIFT          23
#define PMB_WLAN_RADAR_CHIRP_ANGLE_EST_SEGMENT_STATUS_SIGNED         0

/* Register WLAN_RADAR_BUFFER2 (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_BUFFER2     0x0048
#define ABS_PMB_WLAN_RADAR_BUFFER2 0xA5003A48UL

#define PMB_WLAN_RADAR_TIME_MASK   0x00FFFFFFUL
#define PMB_WLAN_RADAR_TIME_WIDTH  24
#define PMB_WLAN_RADAR_TIME_SHIFT  0
#define PMB_WLAN_RADAR_TIME_SIGNED 0

/* Register WLAN_RADAR_BUFFER3 (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_BUFFER3               0x004C
#define ABS_PMB_WLAN_RADAR_BUFFER3           0xA5003A4CUL

#define PMB_WLAN_RADAR_AVG_CHIRP_RATE_MASK   0x00FFFFFFUL
#define PMB_WLAN_RADAR_AVG_CHIRP_RATE_WIDTH  24
#define PMB_WLAN_RADAR_AVG_CHIRP_RATE_SHIFT  0
#define PMB_WLAN_RADAR_AVG_CHIRP_RATE_SIGNED 0

/* Register WLAN_RADAR_BUFFER4 (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_BUFFER4                0x0050
#define ABS_PMB_WLAN_RADAR_BUFFER4            0xA5003A50UL

#define PMB_WLAN_RADAR_AVG_CHIRP_ANGLE_MASK   0x00FFFFFFUL
#define PMB_WLAN_RADAR_AVG_CHIRP_ANGLE_WIDTH  24
#define PMB_WLAN_RADAR_AVG_CHIRP_ANGLE_SHIFT  0
#define PMB_WLAN_RADAR_AVG_CHIRP_ANGLE_SIGNED 0

/* Register WLAN_RADAR_BUFFER5 (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_BUFFER5                         0x0054
#define ABS_PMB_WLAN_RADAR_BUFFER5                     0xA5003A54UL

#define PMB_WLAN_RADAR_CHIRP_RATE_SEGMENT_COUNT_MASK   0x000000FFUL
#define PMB_WLAN_RADAR_CHIRP_RATE_SEGMENT_COUNT_WIDTH  8
#define PMB_WLAN_RADAR_CHIRP_RATE_SEGMENT_COUNT_SHIFT  0
#define PMB_WLAN_RADAR_CHIRP_RATE_SEGMENT_COUNT_SIGNED 0

#define PMB_WLAN_RADAR_CHIRP_ANGLE_EST_POSITION_MASK   0x0000FF00UL
#define PMB_WLAN_RADAR_CHIRP_ANGLE_EST_POSITION_WIDTH  8
#define PMB_WLAN_RADAR_CHIRP_ANGLE_EST_POSITION_SHIFT  8
#define PMB_WLAN_RADAR_CHIRP_ANGLE_EST_POSITION_SIGNED 0

#define PMB_WLAN_RADAR_HOPPING_BIN_COUNT_MASK          0x000F0000UL
#define PMB_WLAN_RADAR_HOPPING_BIN_COUNT_WIDTH         4
#define PMB_WLAN_RADAR_HOPPING_BIN_COUNT_SHIFT         16
#define PMB_WLAN_RADAR_HOPPING_BIN_COUNT_SIGNED        0

#define PMB_WLAN_RADAR_ANGLE_EST_SHIFT_COUNT_MASK      0x00F00000UL
#define PMB_WLAN_RADAR_ANGLE_EST_SHIFT_COUNT_WIDTH     4
#define PMB_WLAN_RADAR_ANGLE_EST_SHIFT_COUNT_SHIFT     20
#define PMB_WLAN_RADAR_ANGLE_EST_SHIFT_COUNT_SIGNED    0

/* Register WLAN_RADAR_BUFFER6 (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_BUFFER6                                  0x0058
#define ABS_PMB_WLAN_RADAR_BUFFER6                              0xA5003A58UL

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN1_I_PATH_MASK   0x000000FFUL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN1_I_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN1_I_PATH_SHIFT  0
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN1_I_PATH_SIGNED 0

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN2_I_PATH_MASK   0x0000FF00UL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN2_I_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN2_I_PATH_SHIFT  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN2_I_PATH_SIGNED 0

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN3_I_PATH_MASK   0x00FF0000UL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN3_I_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN3_I_PATH_SHIFT  16
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN3_I_PATH_SIGNED 0

/* Register WLAN_RADAR_BUFFER7 (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_BUFFER7                                  0x005C
#define ABS_PMB_WLAN_RADAR_BUFFER7                              0xA5003A5CUL

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN1_Q_PATH_MASK   0x000000FFUL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN1_Q_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN1_Q_PATH_SHIFT  0
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN1_Q_PATH_SIGNED 0

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN2_Q_PATH_MASK   0x0000FF00UL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN2_Q_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN2_Q_PATH_SHIFT  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN2_Q_PATH_SIGNED 0

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN3_Q_PATH_MASK   0x00FF0000UL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN3_Q_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN3_Q_PATH_SHIFT  16
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN3_Q_PATH_SIGNED 0

/* Register WLAN_RADAR_BUFFER8 (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_BUFFER8                                  0x0060
#define ABS_PMB_WLAN_RADAR_BUFFER8                              0xA5003A60UL

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN4_I_PATH_MASK   0x000000FFUL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN4_I_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN4_I_PATH_SHIFT  0
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN4_I_PATH_SIGNED 0

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN5_I_PATH_MASK   0x0000FF00UL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN5_I_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN5_I_PATH_SHIFT  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN5_I_PATH_SIGNED 0

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN6_I_PATH_MASK   0x00FF0000UL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN6_I_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN6_I_PATH_SHIFT  16
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN6_I_PATH_SIGNED 0

/* Register WLAN_RADAR_BUFFER9 (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_BUFFER9                                  0x0064
#define ABS_PMB_WLAN_RADAR_BUFFER9                              0xA5003A64UL

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN4_Q_PATH_MASK   0x000000FFUL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN4_Q_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN4_Q_PATH_SHIFT  0
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN4_Q_PATH_SIGNED 0

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN5_Q_PATH_MASK   0x0000FF00UL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN5_Q_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN5_Q_PATH_SHIFT  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN5_Q_PATH_SIGNED 0

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN6_Q_PATH_MASK   0x00FF0000UL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN6_Q_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN6_Q_PATH_SHIFT  16
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN6_Q_PATH_SIGNED 0

/* Register WLAN_RADAR_BUFFER10 (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_BUFFER10                                 0x0068
#define ABS_PMB_WLAN_RADAR_BUFFER10                             0xA5003A68UL

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN7_I_PATH_MASK   0x000000FFUL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN7_I_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN7_I_PATH_SHIFT  0
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN7_I_PATH_SIGNED 0

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN8_I_PATH_MASK   0x0000FF00UL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN8_I_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN8_I_PATH_SHIFT  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN8_I_PATH_SIGNED 0

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN9_I_PATH_MASK   0x00FF0000UL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN9_I_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN9_I_PATH_SHIFT  16
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN9_I_PATH_SIGNED 0

/* Register WLAN_RADAR_BUFFER11 (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_BUFFER11                                 0x006C
#define ABS_PMB_WLAN_RADAR_BUFFER11                             0xA5003A6CUL

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN7_Q_PATH_MASK   0x000000FFUL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN7_Q_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN7_Q_PATH_SHIFT  0
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN7_Q_PATH_SIGNED 0

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN8_Q_PATH_MASK   0x0000FF00UL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN8_Q_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN8_Q_PATH_SHIFT  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN8_Q_PATH_SIGNED 0

#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN9_Q_PATH_MASK   0x00FF0000UL
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN9_Q_PATH_WIDTH  8
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN9_Q_PATH_SHIFT  16
#define PMB_WLAN_RADAR_ZERO_CROSS_COUNT_TIME_BIN9_Q_PATH_SIGNED 0

/* Register WLAN_RADAR_TIMER (PMR_WLAN_RADAR) */
#define PMB_WLAN_RADAR_TIMER              0x0070
#define ABS_PMB_WLAN_RADAR_TIMER          0xA5003A70UL

#define PMB_WLAN_RADAR_TIMER_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RADAR_TIMER_COUNT_WIDTH  24
#define PMB_WLAN_RADAR_TIMER_COUNT_SHIFT  0
#define PMB_WLAN_RADAR_TIMER_COUNT_SIGNED 0

/* Register WLAN_AGC_CONTROL_REGISTER (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_CONTROL_REGISTER                 0x0000
#define ABS_PMB_WLAN_AGC_CONTROL_REGISTER             0xA5003C00UL

#define PMB_WLAN_AGC_AGC_MOD_RST_MASK                 0x00000001UL
#define PMB_WLAN_AGC_AGC_MOD_RST_WIDTH                1
#define PMB_WLAN_AGC_AGC_MOD_RST_SHIFT                0
#define PMB_WLAN_AGC_AGC_MOD_RST_SIGNED               0

#define PMB_WLAN_AGC_MODULE_EN_MASK                   0x00000002UL
#define PMB_WLAN_AGC_MODULE_EN_WIDTH                  1
#define PMB_WLAN_AGC_MODULE_EN_SHIFT                  1
#define PMB_WLAN_AGC_MODULE_EN_SIGNED                 0

#define PMB_WLAN_AGC_INIT_GAIN_SEL_ENABLE_MASK        0x00000004UL
#define PMB_WLAN_AGC_INIT_GAIN_SEL_ENABLE_WIDTH       1
#define PMB_WLAN_AGC_INIT_GAIN_SEL_ENABLE_SHIFT       2
#define PMB_WLAN_AGC_INIT_GAIN_SEL_ENABLE_SIGNED      0

#define PMB_WLAN_AGC_GAIN_SEL_TOGGLE_ENABLE_MASK      0x00000008UL
#define PMB_WLAN_AGC_GAIN_SEL_TOGGLE_ENABLE_WIDTH     1
#define PMB_WLAN_AGC_GAIN_SEL_TOGGLE_ENABLE_SHIFT     3
#define PMB_WLAN_AGC_GAIN_SEL_TOGGLE_ENABLE_SIGNED    0

#define PMB_WLAN_AGC_EN_RF_STATUS_GAIN_SET_MASK       0x00000010UL
#define PMB_WLAN_AGC_EN_RF_STATUS_GAIN_SET_WIDTH      1
#define PMB_WLAN_AGC_EN_RF_STATUS_GAIN_SET_SHIFT      4
#define PMB_WLAN_AGC_EN_RF_STATUS_GAIN_SET_SIGNED     0

#define PMB_WLAN_AGC_EN_POP_DET_AGC_DEFREEZE_MASK     0x00000020UL
#define PMB_WLAN_AGC_EN_POP_DET_AGC_DEFREEZE_WIDTH    1
#define PMB_WLAN_AGC_EN_POP_DET_AGC_DEFREEZE_SHIFT    5
#define PMB_WLAN_AGC_EN_POP_DET_AGC_DEFREEZE_SIGNED   0

#define PMB_WLAN_AGC_HW_EN_AGC_TRIGGER_DISABLE_MASK   0x00000040UL
#define PMB_WLAN_AGC_HW_EN_AGC_TRIGGER_DISABLE_WIDTH  1
#define PMB_WLAN_AGC_HW_EN_AGC_TRIGGER_DISABLE_SHIFT  6
#define PMB_WLAN_AGC_HW_EN_AGC_TRIGGER_DISABLE_SIGNED 0

#define PMB_WLAN_AGC_EN_AACI_DETECTION_LOGIC_MASK     0x00000080UL
#define PMB_WLAN_AGC_EN_AACI_DETECTION_LOGIC_WIDTH    1
#define PMB_WLAN_AGC_EN_AACI_DETECTION_LOGIC_SHIFT    7
#define PMB_WLAN_AGC_EN_AACI_DETECTION_LOGIC_SIGNED   0

/* Register WLAN_AGC_WAIT_TIME (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_WAIT_TIME                          0x0004
#define ABS_PMB_WLAN_AGC_WAIT_TIME                      0xA5003C04UL

#define PMB_WLAN_AGC_WAIT_TIME_MASK                     0x000003FFUL
#define PMB_WLAN_AGC_WAIT_TIME_WIDTH                    10
#define PMB_WLAN_AGC_WAIT_TIME_SHIFT                    0
#define PMB_WLAN_AGC_WAIT_TIME_SIGNED                   0

#define PMB_WLAN_AGC_RF_RSSI_VALID_GEN_WAIT_TIME_MASK   0x0003FC00UL
#define PMB_WLAN_AGC_RF_RSSI_VALID_GEN_WAIT_TIME_WIDTH  8
#define PMB_WLAN_AGC_RF_RSSI_VALID_GEN_WAIT_TIME_SHIFT  10
#define PMB_WLAN_AGC_RF_RSSI_VALID_GEN_WAIT_TIME_SIGNED 0

/* Register WLAN_AGC_EST_PARAMETERS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_EST_PARAMETERS                                 0x0008
#define ABS_PMB_WLAN_AGC_EST_PARAMETERS                             0xA5003C08UL

#define PMB_WLAN_AGC_ESTIMATION_METHOD_MASK                         0x00000001UL
#define PMB_WLAN_AGC_ESTIMATION_METHOD_WIDTH                        1
#define PMB_WLAN_AGC_ESTIMATION_METHOD_SHIFT                        0
#define PMB_WLAN_AGC_ESTIMATION_METHOD_SIGNED                       0

#define PMB_WLAN_AGC_ESTIMATION_LENGTH_SELECTION_MASK               0x0000000EUL
#define PMB_WLAN_AGC_ESTIMATION_LENGTH_SELECTION_WIDTH              3
#define PMB_WLAN_AGC_ESTIMATION_LENGTH_SELECTION_SHIFT              1
#define PMB_WLAN_AGC_ESTIMATION_LENGTH_SELECTION_SIGNED             0

#define PMB_WLAN_AGC_AGC_EST_TRIGGER_METHOD_MASK                    0x00000010UL
#define PMB_WLAN_AGC_AGC_EST_TRIGGER_METHOD_WIDTH                   1
#define PMB_WLAN_AGC_AGC_EST_TRIGGER_METHOD_SHIFT                   4
#define PMB_WLAN_AGC_AGC_EST_TRIGGER_METHOD_SIGNED                  0

#define PMB_WLAN_AGC_N_SYMB_VAR_AVG_SEL_MASK                        0x000000E0UL
#define PMB_WLAN_AGC_N_SYMB_VAR_AVG_SEL_WIDTH                       3
#define PMB_WLAN_AGC_N_SYMB_VAR_AVG_SEL_SHIFT                       5
#define PMB_WLAN_AGC_N_SYMB_VAR_AVG_SEL_SIGNED                      0

#define PMB_WLAN_AGC_DISABLE_DC_SUBTRACT_IN_ESTIMATION_MASK         0x00000100UL
#define PMB_WLAN_AGC_DISABLE_DC_SUBTRACT_IN_ESTIMATION_WIDTH        1
#define PMB_WLAN_AGC_DISABLE_DC_SUBTRACT_IN_ESTIMATION_SHIFT        8
#define PMB_WLAN_AGC_DISABLE_DC_SUBTRACT_IN_ESTIMATION_SIGNED       0

#define PMB_WLAN_AGC_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_MASK   0x00000200UL
#define PMB_WLAN_AGC_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_WIDTH  1
#define PMB_WLAN_AGC_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_SHIFT  9
#define PMB_WLAN_AGC_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_SIGNED 0

#define PMB_WLAN_AGC_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_MASK      0x0003FC00UL
#define PMB_WLAN_AGC_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_WIDTH     8
#define PMB_WLAN_AGC_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_SHIFT     10
#define PMB_WLAN_AGC_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_SIGNED    0

#define PMB_WLAN_AGC_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_MASK         0x00040000UL
#define PMB_WLAN_AGC_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_WIDTH        1
#define PMB_WLAN_AGC_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_SHIFT        18
#define PMB_WLAN_AGC_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_SIGNED       0

#define PMB_WLAN_AGC_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_MASK         0x00080000UL
#define PMB_WLAN_AGC_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_WIDTH        1
#define PMB_WLAN_AGC_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_SHIFT        19
#define PMB_WLAN_AGC_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_SIGNED       0

#define PMB_WLAN_AGC_USE_MVG_AVG_VAR_LIVE_MASK                      0x00100000UL
#define PMB_WLAN_AGC_USE_MVG_AVG_VAR_LIVE_WIDTH                     1
#define PMB_WLAN_AGC_USE_MVG_AVG_VAR_LIVE_SHIFT                     20
#define PMB_WLAN_AGC_USE_MVG_AVG_VAR_LIVE_SIGNED                    0

/* Register WLAN_AGC_SET_INIT_AGC_GAIN (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_SET_INIT_AGC_GAIN     0x000C
#define ABS_PMB_WLAN_AGC_SET_INIT_AGC_GAIN 0xA5003C0CUL

#define PMB_WLAN_AGC_INIT_AGC_GAIN0_MASK   0x000000FFUL
#define PMB_WLAN_AGC_INIT_AGC_GAIN0_WIDTH  8
#define PMB_WLAN_AGC_INIT_AGC_GAIN0_SHIFT  0
#define PMB_WLAN_AGC_INIT_AGC_GAIN0_SIGNED 0

#define PMB_WLAN_AGC_INIT_AGC_GAIN1_MASK   0x0000FF00UL
#define PMB_WLAN_AGC_INIT_AGC_GAIN1_WIDTH  8
#define PMB_WLAN_AGC_INIT_AGC_GAIN1_SHIFT  8
#define PMB_WLAN_AGC_INIT_AGC_GAIN1_SIGNED 0

/* Register WLAN_AGC_TARGET_LEVEL (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_TARGET_LEVEL            0x0010
#define ABS_PMB_WLAN_AGC_TARGET_LEVEL        0xA5003C10UL

#define PMB_WLAN_AGC_TARGET_SIG_LEVEL_MASK   0x000000FFUL
#define PMB_WLAN_AGC_TARGET_SIG_LEVEL_WIDTH  8
#define PMB_WLAN_AGC_TARGET_SIG_LEVEL_SHIFT  0
#define PMB_WLAN_AGC_TARGET_SIG_LEVEL_SIGNED 0

#define PMB_WLAN_AGC_DC_COMPENSATION_MASK    0x00000700UL
#define PMB_WLAN_AGC_DC_COMPENSATION_WIDTH   3
#define PMB_WLAN_AGC_DC_COMPENSATION_SHIFT   8
#define PMB_WLAN_AGC_DC_COMPENSATION_SIGNED  0

/* Register WLAN_AGC_CLIP_LEVEL (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_CLIP_LEVEL        0x0014
#define ABS_PMB_WLAN_AGC_CLIP_LEVEL    0xA5003C14UL

#define PMB_WLAN_AGC_CLIP_LEVEL_MASK   0x000003FFUL
#define PMB_WLAN_AGC_CLIP_LEVEL_WIDTH  10
#define PMB_WLAN_AGC_CLIP_LEVEL_SHIFT  0
#define PMB_WLAN_AGC_CLIP_LEVEL_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION1 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION1      0x0018
#define ABS_PMB_WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION1  0xA5003C18UL

#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_MASK       0x000003FFUL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_WIDTH      10
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_SHIFT      0
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_SIGNED     0

#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_MASK   0x000FFC00UL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_WIDTH  10
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_SHIFT  10
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION2 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION2           0x001C
#define ABS_PMB_WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION2       0xA5003C1CUL

#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_MASK   0x000003FFUL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_WIDTH  10
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_SHIFT  0
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION     0x0020
#define ABS_PMB_WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION 0xA5003C20UL

#define PMB_WLAN_AGC_N_CLIP_DEEP_FIRST_ITER_MASK                0x000007FFUL
#define PMB_WLAN_AGC_N_CLIP_DEEP_FIRST_ITER_WIDTH               11
#define PMB_WLAN_AGC_N_CLIP_DEEP_FIRST_ITER_SHIFT               0
#define PMB_WLAN_AGC_N_CLIP_DEEP_FIRST_ITER_SIGNED              0

#define PMB_WLAN_AGC_N_CLIP_MODERATE_FIRST_ITER_MASK            0x003FF800UL
#define PMB_WLAN_AGC_N_CLIP_MODERATE_FIRST_ITER_WIDTH           11
#define PMB_WLAN_AGC_N_CLIP_MODERATE_FIRST_ITER_SHIFT           11
#define PMB_WLAN_AGC_N_CLIP_MODERATE_FIRST_ITER_SIGNED          0

/* Register WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION     0x0024
#define ABS_PMB_WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION 0xA5003C24UL

#define PMB_WLAN_AGC_CUTBACK_DEEP_CLIP_FIRST_ITER_MASK             0x0000003FUL
#define PMB_WLAN_AGC_CUTBACK_DEEP_CLIP_FIRST_ITER_WIDTH            6
#define PMB_WLAN_AGC_CUTBACK_DEEP_CLIP_FIRST_ITER_SHIFT            0
#define PMB_WLAN_AGC_CUTBACK_DEEP_CLIP_FIRST_ITER_SIGNED           0

#define PMB_WLAN_AGC_CUTBACK_MODERATE_CLIP_FIRST_ITER_MASK         0x00000FC0UL
#define PMB_WLAN_AGC_CUTBACK_MODERATE_CLIP_FIRST_ITER_WIDTH        6
#define PMB_WLAN_AGC_CUTBACK_MODERATE_CLIP_FIRST_ITER_SHIFT        6
#define PMB_WLAN_AGC_CUTBACK_MODERATE_CLIP_FIRST_ITER_SIGNED       0

#define PMB_WLAN_AGC_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_MASK    0x0003F000UL
#define PMB_WLAN_AGC_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_WIDTH   6
#define PMB_WLAN_AGC_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_SHIFT   12
#define PMB_WLAN_AGC_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_SIGNED  0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION1 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION1      0x0028
#define ABS_PMB_WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION1  0xA5003C28UL

#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_MASK       0x000003FFUL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_WIDTH      10
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_SHIFT      0
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_SIGNED     0

#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_MASK   0x000FFC00UL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_WIDTH  10
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_SHIFT  10
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION2 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION2           0x002C
#define ABS_PMB_WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION2       0xA5003C2CUL

#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_MASK   0x000003FFUL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_WIDTH  10
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_SHIFT  0
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION     0x0030
#define ABS_PMB_WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION 0xA5003C30UL

#define PMB_WLAN_AGC_N_CLIP_DEEP_SECOND_ITER_MASK                0x000007FFUL
#define PMB_WLAN_AGC_N_CLIP_DEEP_SECOND_ITER_WIDTH               11
#define PMB_WLAN_AGC_N_CLIP_DEEP_SECOND_ITER_SHIFT               0
#define PMB_WLAN_AGC_N_CLIP_DEEP_SECOND_ITER_SIGNED              0

#define PMB_WLAN_AGC_N_CLIP_MODERATE_SECOND_ITER_MASK            0x003FF800UL
#define PMB_WLAN_AGC_N_CLIP_MODERATE_SECOND_ITER_WIDTH           11
#define PMB_WLAN_AGC_N_CLIP_MODERATE_SECOND_ITER_SHIFT           11
#define PMB_WLAN_AGC_N_CLIP_MODERATE_SECOND_ITER_SIGNED          0

/* Register WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION     0x0034
#define ABS_PMB_WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION 0xA5003C34UL

#define PMB_WLAN_AGC_CUTBACK_DEEP_CLIP_SECOND_ITER_MASK             0x0000003FUL
#define PMB_WLAN_AGC_CUTBACK_DEEP_CLIP_SECOND_ITER_WIDTH            6
#define PMB_WLAN_AGC_CUTBACK_DEEP_CLIP_SECOND_ITER_SHIFT            0
#define PMB_WLAN_AGC_CUTBACK_DEEP_CLIP_SECOND_ITER_SIGNED           0

#define PMB_WLAN_AGC_CUTBACK_MODERATE_CLIP_SECOND_ITER_MASK         0x00000FC0UL
#define PMB_WLAN_AGC_CUTBACK_MODERATE_CLIP_SECOND_ITER_WIDTH        6
#define PMB_WLAN_AGC_CUTBACK_MODERATE_CLIP_SECOND_ITER_SHIFT        6
#define PMB_WLAN_AGC_CUTBACK_MODERATE_CLIP_SECOND_ITER_SIGNED       0

#define PMB_WLAN_AGC_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_MASK    0x0003F000UL
#define PMB_WLAN_AGC_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_WIDTH   6
#define PMB_WLAN_AGC_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_SHIFT   12
#define PMB_WLAN_AGC_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_SIGNED  0

/* Register WLAN_AGC_FIRSTAGC_FINAL_TRANSIENT_LEN (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_FINAL_TRANSIENT_LEN                 0x0038
#define ABS_PMB_WLAN_AGC_FIRSTAGC_FINAL_TRANSIENT_LEN             0xA5003C38UL

#define PMB_WLAN_AGC_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_MASK   0x000003FFUL
#define PMB_WLAN_AGC_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_WIDTH  10
#define PMB_WLAN_AGC_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_SHIFT  0
#define PMB_WLAN_AGC_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_SETTINGS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_SECONDAGC_SETTINGS                 0x003C
#define ABS_PMB_WLAN_AGC_SECONDAGC_SETTINGS             0xA5003C3CUL

#define PMB_WLAN_AGC_SECOND_AGC_EN_MASK                 0x00000001UL
#define PMB_WLAN_AGC_SECOND_AGC_EN_WIDTH                1
#define PMB_WLAN_AGC_SECOND_AGC_EN_SHIFT                0
#define PMB_WLAN_AGC_SECOND_AGC_EN_SIGNED               0

#define PMB_WLAN_AGC_SECOND_AGC_CONFIG_AUTOMATIC_MASK   0x00800000UL
#define PMB_WLAN_AGC_SECOND_AGC_CONFIG_AUTOMATIC_WIDTH  1
#define PMB_WLAN_AGC_SECOND_AGC_CONFIG_AUTOMATIC_SHIFT  23
#define PMB_WLAN_AGC_SECOND_AGC_CONFIG_AUTOMATIC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_CLIP_SETTINGS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_SECONDAGC_CLIP_SETTINGS           0x0040
#define ABS_PMB_WLAN_AGC_SECONDAGC_CLIP_SETTINGS       0xA5003C40UL

#define PMB_WLAN_AGC_N_CLIP_DEEP_SECOND_AGC_MASK       0x000007FFUL
#define PMB_WLAN_AGC_N_CLIP_DEEP_SECOND_AGC_WIDTH      11
#define PMB_WLAN_AGC_N_CLIP_DEEP_SECOND_AGC_SHIFT      0
#define PMB_WLAN_AGC_N_CLIP_DEEP_SECOND_AGC_SIGNED     0

#define PMB_WLAN_AGC_N_CLIP_MODERATE_SECOND_AGC_MASK   0x003FF800UL
#define PMB_WLAN_AGC_N_CLIP_MODERATE_SECOND_AGC_WIDTH  11
#define PMB_WLAN_AGC_N_CLIP_MODERATE_SECOND_AGC_SHIFT  11
#define PMB_WLAN_AGC_N_CLIP_MODERATE_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS1 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS1                 0x0044
#define ABS_PMB_WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS1             0xA5003C44UL

#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_MASK       0x000003FFUL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_WIDTH      10
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_SHIFT      0
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_SIGNED     0

#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_MASK   0x000FFC00UL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_WIDTH  10
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_SHIFT  10
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS2 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS2                      0x0048
#define ABS_PMB_WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS2                  0xA5003C48UL

#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_MASK   0x000003FFUL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_WIDTH  10
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_SHIFT  0
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_CUTBACK_SETTINGS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_SECONDAGC_CUTBACK_SETTINGS              0x004C
#define ABS_PMB_WLAN_AGC_SECONDAGC_CUTBACK_SETTINGS          0xA5003C4CUL

#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_DEEP_CLIP_MASK       0x0000003FUL
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_DEEP_CLIP_WIDTH      6
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_DEEP_CLIP_SHIFT      0
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_DEEP_CLIP_SIGNED     0

#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_MODERATE_CLIP_MASK   0x00000FC0UL
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_MODERATE_CLIP_WIDTH  6
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_MODERATE_CLIP_SHIFT  6
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_MODERATE_CLIP_SIGNED 0

#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_NONZERO_CLIP_MASK    0x0003F000UL
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_NONZERO_CLIP_WIDTH   6
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_NONZERO_CLIP_SHIFT   12
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_NONZERO_CLIP_SIGNED  0

/* Register WLAN_AGC_SECONDAGC_FINAL_TRANSIENT_LEN (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_SECONDAGC_FINAL_TRANSIENT_LEN                 0x0050
#define ABS_PMB_WLAN_AGC_SECONDAGC_FINAL_TRANSIENT_LEN             0xA5003C50UL

#define PMB_WLAN_AGC_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_MASK   0x000003FFUL
#define PMB_WLAN_AGC_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_WIDTH  10
#define PMB_WLAN_AGC_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_SHIFT  0
#define PMB_WLAN_AGC_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_SIGNED 0

/* Register WLAN_AGC_RXHP_SETTINGS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_RXHP_SETTINGS                        0x0054
#define ABS_PMB_WLAN_AGC_RXHP_SETTINGS                    0xA5003C54UL

#define PMB_WLAN_AGC_RXHP_LEV_PRE_FIRST_AGC_EST_MASK      0x00000001UL
#define PMB_WLAN_AGC_RXHP_LEV_PRE_FIRST_AGC_EST_WIDTH     1
#define PMB_WLAN_AGC_RXHP_LEV_PRE_FIRST_AGC_EST_SHIFT     0
#define PMB_WLAN_AGC_RXHP_LEV_PRE_FIRST_AGC_EST_SIGNED    0

#define PMB_WLAN_AGC_RXHP_LEV_POST_FIRST_AGC_EST_MASK     0x00000002UL
#define PMB_WLAN_AGC_RXHP_LEV_POST_FIRST_AGC_EST_WIDTH    1
#define PMB_WLAN_AGC_RXHP_LEV_POST_FIRST_AGC_EST_SHIFT    1
#define PMB_WLAN_AGC_RXHP_LEV_POST_FIRST_AGC_EST_SIGNED   0

#define PMB_WLAN_AGC_RXHP_LEV_START_SECOND_AGC_EST_MASK   0x00000004UL
#define PMB_WLAN_AGC_RXHP_LEV_START_SECOND_AGC_EST_WIDTH  1
#define PMB_WLAN_AGC_RXHP_LEV_START_SECOND_AGC_EST_SHIFT  2
#define PMB_WLAN_AGC_RXHP_LEV_START_SECOND_AGC_EST_SIGNED 0

#define PMB_WLAN_AGC_RXHP_LEV_POST_SECOND_AGC_EST_MASK    0x00000008UL
#define PMB_WLAN_AGC_RXHP_LEV_POST_SECOND_AGC_EST_WIDTH   1
#define PMB_WLAN_AGC_RXHP_LEV_POST_SECOND_AGC_EST_SHIFT   3
#define PMB_WLAN_AGC_RXHP_LEV_POST_SECOND_AGC_EST_SIGNED  0

#define PMB_WLAN_AGC_RXHP_LEV_IN_DISABLE_STATE_MASK       0x00000010UL
#define PMB_WLAN_AGC_RXHP_LEV_IN_DISABLE_STATE_WIDTH      1
#define PMB_WLAN_AGC_RXHP_LEV_IN_DISABLE_STATE_SHIFT      4
#define PMB_WLAN_AGC_RXHP_LEV_IN_DISABLE_STATE_SIGNED     0

#define PMB_WLAN_AGC_RXHP_POST_AGC_TRANSIENT_MASK         0x00003FE0UL
#define PMB_WLAN_AGC_RXHP_POST_AGC_TRANSIENT_WIDTH        9
#define PMB_WLAN_AGC_RXHP_POST_AGC_TRANSIENT_SHIFT        5
#define PMB_WLAN_AGC_RXHP_POST_AGC_TRANSIENT_SIGNED       0

#define PMB_WLAN_AGC_RXHP_PRE_AGC_TRANSIENT_MASK          0x007FC000UL
#define PMB_WLAN_AGC_RXHP_PRE_AGC_TRANSIENT_WIDTH         9
#define PMB_WLAN_AGC_RXHP_PRE_AGC_TRANSIENT_SHIFT         14
#define PMB_WLAN_AGC_RXHP_PRE_AGC_TRANSIENT_SIGNED        0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS1 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS1     0x0058
#define ABS_PMB_WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS1 0xA5003C58UL

#define PMB_WLAN_AGC_MODE1_GAIN_MASK                    0x000000FFUL
#define PMB_WLAN_AGC_MODE1_GAIN_WIDTH                   8
#define PMB_WLAN_AGC_MODE1_GAIN_SHIFT                   0
#define PMB_WLAN_AGC_MODE1_GAIN_SIGNED                  0

#define PMB_WLAN_AGC_MODE2_GAIN_MASK                    0x0000FF00UL
#define PMB_WLAN_AGC_MODE2_GAIN_WIDTH                   8
#define PMB_WLAN_AGC_MODE2_GAIN_SHIFT                   8
#define PMB_WLAN_AGC_MODE2_GAIN_SIGNED                  0

#define PMB_WLAN_AGC_MODE3_GAIN_MASK                    0x00FF0000UL
#define PMB_WLAN_AGC_MODE3_GAIN_WIDTH                   8
#define PMB_WLAN_AGC_MODE3_GAIN_SHIFT                   16
#define PMB_WLAN_AGC_MODE3_GAIN_SIGNED                  0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS2 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS2     0x005C
#define ABS_PMB_WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS2 0xA5003C5CUL

#define PMB_WLAN_AGC_MODE4_GAIN_MASK                    0x000000FFUL
#define PMB_WLAN_AGC_MODE4_GAIN_WIDTH                   8
#define PMB_WLAN_AGC_MODE4_GAIN_SHIFT                   0
#define PMB_WLAN_AGC_MODE4_GAIN_SIGNED                  0

#define PMB_WLAN_AGC_MODE5_GAIN_MASK                    0x0000FF00UL
#define PMB_WLAN_AGC_MODE5_GAIN_WIDTH                   8
#define PMB_WLAN_AGC_MODE5_GAIN_SHIFT                   8
#define PMB_WLAN_AGC_MODE5_GAIN_SIGNED                  0

#define PMB_WLAN_AGC_MODE6_GAIN_MASK                    0x00FF0000UL
#define PMB_WLAN_AGC_MODE6_GAIN_WIDTH                   8
#define PMB_WLAN_AGC_MODE6_GAIN_SHIFT                   16
#define PMB_WLAN_AGC_MODE6_GAIN_SIGNED                  0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MAX_MIN_GAIN (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_MAPPING_PARAMETERS_MAX_MIN_GAIN     0x0060
#define ABS_PMB_WLAN_AGC_MAPPING_PARAMETERS_MAX_MIN_GAIN 0xA5003C60UL

#define PMB_WLAN_AGC_MIN_GAIN_MASK                       0x000000FFUL
#define PMB_WLAN_AGC_MIN_GAIN_WIDTH                      8
#define PMB_WLAN_AGC_MIN_GAIN_SHIFT                      0
#define PMB_WLAN_AGC_MIN_GAIN_SIGNED                     0

#define PMB_WLAN_AGC_MAX_GAIN_MASK                       0x0000FF00UL
#define PMB_WLAN_AGC_MAX_GAIN_WIDTH                      8
#define PMB_WLAN_AGC_MAX_GAIN_SHIFT                      8
#define PMB_WLAN_AGC_MAX_GAIN_SIGNED                     0

/* Register WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY1 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY1     0x0064
#define ABS_PMB_WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY1 0xA5003C64UL

#define PMB_WLAN_AGC_GAIN_MODE1_BNDRY_MASK            0x000000FFUL
#define PMB_WLAN_AGC_GAIN_MODE1_BNDRY_WIDTH           8
#define PMB_WLAN_AGC_GAIN_MODE1_BNDRY_SHIFT           0
#define PMB_WLAN_AGC_GAIN_MODE1_BNDRY_SIGNED          0

#define PMB_WLAN_AGC_GAIN_MODE2_BNDRY_MASK            0x0000FF00UL
#define PMB_WLAN_AGC_GAIN_MODE2_BNDRY_WIDTH           8
#define PMB_WLAN_AGC_GAIN_MODE2_BNDRY_SHIFT           8
#define PMB_WLAN_AGC_GAIN_MODE2_BNDRY_SIGNED          0

#define PMB_WLAN_AGC_GAIN_MODE3_BNDRY_MASK            0x00FF0000UL
#define PMB_WLAN_AGC_GAIN_MODE3_BNDRY_WIDTH           8
#define PMB_WLAN_AGC_GAIN_MODE3_BNDRY_SHIFT           16
#define PMB_WLAN_AGC_GAIN_MODE3_BNDRY_SIGNED          0

/* Register WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY2 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY2     0x0068
#define ABS_PMB_WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY2 0xA5003C68UL

#define PMB_WLAN_AGC_GAIN_MODE4_BNDRY_MASK            0x000000FFUL
#define PMB_WLAN_AGC_GAIN_MODE4_BNDRY_WIDTH           8
#define PMB_WLAN_AGC_GAIN_MODE4_BNDRY_SHIFT           0
#define PMB_WLAN_AGC_GAIN_MODE4_BNDRY_SIGNED          0

#define PMB_WLAN_AGC_GAIN_MODE5_BNDRY_MASK            0x0000FF00UL
#define PMB_WLAN_AGC_GAIN_MODE5_BNDRY_WIDTH           8
#define PMB_WLAN_AGC_GAIN_MODE5_BNDRY_SHIFT           8
#define PMB_WLAN_AGC_GAIN_MODE5_BNDRY_SIGNED          0

/* Register WLAN_AGC_MAPPING_PATTERN (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_MAPPING_PATTERN           0x006C
#define ABS_PMB_WLAN_AGC_MAPPING_PATTERN       0xA5003C6CUL

#define PMB_WLAN_AGC_GAIN_MODE1_PATTERN_MASK   0x00000007UL
#define PMB_WLAN_AGC_GAIN_MODE1_PATTERN_WIDTH  3
#define PMB_WLAN_AGC_GAIN_MODE1_PATTERN_SHIFT  0
#define PMB_WLAN_AGC_GAIN_MODE1_PATTERN_SIGNED 0

#define PMB_WLAN_AGC_GAIN_MODE2_PATTERN_MASK   0x00000038UL
#define PMB_WLAN_AGC_GAIN_MODE2_PATTERN_WIDTH  3
#define PMB_WLAN_AGC_GAIN_MODE2_PATTERN_SHIFT  3
#define PMB_WLAN_AGC_GAIN_MODE2_PATTERN_SIGNED 0

#define PMB_WLAN_AGC_GAIN_MODE3_PATTERN_MASK   0x000001C0UL
#define PMB_WLAN_AGC_GAIN_MODE3_PATTERN_WIDTH  3
#define PMB_WLAN_AGC_GAIN_MODE3_PATTERN_SHIFT  6
#define PMB_WLAN_AGC_GAIN_MODE3_PATTERN_SIGNED 0

#define PMB_WLAN_AGC_GAIN_MODE4_PATTERN_MASK   0x00000E00UL
#define PMB_WLAN_AGC_GAIN_MODE4_PATTERN_WIDTH  3
#define PMB_WLAN_AGC_GAIN_MODE4_PATTERN_SHIFT  9
#define PMB_WLAN_AGC_GAIN_MODE4_PATTERN_SIGNED 0

#define PMB_WLAN_AGC_GAIN_MODE5_PATTERN_MASK   0x00007000UL
#define PMB_WLAN_AGC_GAIN_MODE5_PATTERN_WIDTH  3
#define PMB_WLAN_AGC_GAIN_MODE5_PATTERN_SHIFT  12
#define PMB_WLAN_AGC_GAIN_MODE5_PATTERN_SIGNED 0

#define PMB_WLAN_AGC_GAIN_MODE6_PATTERN_MASK   0x00038000UL
#define PMB_WLAN_AGC_GAIN_MODE6_PATTERN_WIDTH  3
#define PMB_WLAN_AGC_GAIN_MODE6_PATTERN_SHIFT  15
#define PMB_WLAN_AGC_GAIN_MODE6_PATTERN_SIGNED 0

/* Register WLAN_AGC_BB_GAIN_OFFSET (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_BB_GAIN_OFFSET        0x0070
#define ABS_PMB_WLAN_AGC_BB_GAIN_OFFSET    0xA5003C70UL

#define PMB_WLAN_AGC_BB_GAIN_OFFSET_MASK   0x0000003FUL
#define PMB_WLAN_AGC_BB_GAIN_OFFSET_WIDTH  6
#define PMB_WLAN_AGC_BB_GAIN_OFFSET_SHIFT  0
#define PMB_WLAN_AGC_BB_GAIN_OFFSET_SIGNED 0

/* Register WLAN_AGC_BB_MAX_MIN_GAIN (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_BB_MAX_MIN_GAIN     0x0074
#define ABS_PMB_WLAN_AGC_BB_MAX_MIN_GAIN 0xA5003C74UL

#define PMB_WLAN_AGC_BB_MIN_GAIN_MASK    0x000000FFUL
#define PMB_WLAN_AGC_BB_MIN_GAIN_WIDTH   8
#define PMB_WLAN_AGC_BB_MIN_GAIN_SHIFT   0
#define PMB_WLAN_AGC_BB_MIN_GAIN_SIGNED  0

#define PMB_WLAN_AGC_BB_MAX_GAIN_MASK    0x0000FF00UL
#define PMB_WLAN_AGC_BB_MAX_GAIN_WIDTH   8
#define PMB_WLAN_AGC_BB_MAX_GAIN_SHIFT   8
#define PMB_WLAN_AGC_BB_MAX_GAIN_SIGNED  0

/* Register WLAN_AGC_GAIN_MAPPER_METHOD (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_GAIN_MAPPER_METHOD                 0x0078
#define ABS_PMB_WLAN_AGC_GAIN_MAPPER_METHOD             0xA5003C78UL

#define PMB_WLAN_AGC_GAIN_MAPPER_METHOD_MASK            0x00000001UL
#define PMB_WLAN_AGC_GAIN_MAPPER_METHOD_WIDTH           1
#define PMB_WLAN_AGC_GAIN_MAPPER_METHOD_SHIFT           0
#define PMB_WLAN_AGC_GAIN_MAPPER_METHOD_SIGNED          0

#define PMB_WLAN_AGC_DEBUG_MODE_RF_RSSI_INPUT_EN_MASK   0x00000002UL
#define PMB_WLAN_AGC_DEBUG_MODE_RF_RSSI_INPUT_EN_WIDTH  1
#define PMB_WLAN_AGC_DEBUG_MODE_RF_RSSI_INPUT_EN_SHIFT  1
#define PMB_WLAN_AGC_DEBUG_MODE_RF_RSSI_INPUT_EN_SIGNED 0

/* Register WLAN_AGC_TRIGGER_TARGET_AND_SIGRSSI_DIFF (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_TRIGGER_TARGET_AND_SIGRSSI_DIFF      0x007C
#define ABS_PMB_WLAN_AGC_TRIGGER_TARGET_AND_SIGRSSI_DIFF  0xA5003C7CUL

#define PMB_WLAN_AGC_AGC_TRIGGER_LOWER_RSSI_THRESH_MASK   0x000000FFUL
#define PMB_WLAN_AGC_AGC_TRIGGER_LOWER_RSSI_THRESH_WIDTH  8
#define PMB_WLAN_AGC_AGC_TRIGGER_LOWER_RSSI_THRESH_SHIFT  0
#define PMB_WLAN_AGC_AGC_TRIGGER_LOWER_RSSI_THRESH_SIGNED 0

#define PMB_WLAN_AGC_AGC_TRIGGER_UPPER_RSSI_THRESH_MASK   0x0000FF00UL
#define PMB_WLAN_AGC_AGC_TRIGGER_UPPER_RSSI_THRESH_WIDTH  8
#define PMB_WLAN_AGC_AGC_TRIGGER_UPPER_RSSI_THRESH_SHIFT  8
#define PMB_WLAN_AGC_AGC_TRIGGER_UPPER_RSSI_THRESH_SIGNED 0

/* Register WLAN_AGC_SET_INIT_GAIN_IN_TRIGGER (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_SET_INIT_GAIN_IN_TRIGGER              0x0080
#define ABS_PMB_WLAN_AGC_SET_INIT_GAIN_IN_TRIGGER          0xA5003C80UL

#define PMB_WLAN_AGC_SET_INIT_GAIN_IN_TRIGGER_STATE_MASK   0x00000001UL
#define PMB_WLAN_AGC_SET_INIT_GAIN_IN_TRIGGER_STATE_WIDTH  1
#define PMB_WLAN_AGC_SET_INIT_GAIN_IN_TRIGGER_STATE_SHIFT  0
#define PMB_WLAN_AGC_SET_INIT_GAIN_IN_TRIGGER_STATE_SIGNED 0

/* Register WLAN_AGC_TRIGGER_CLIP_THRESH (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_TRIGGER_CLIP_THRESH            0x0084
#define ABS_PMB_WLAN_AGC_TRIGGER_CLIP_THRESH        0xA5003C84UL

#define PMB_WLAN_AGC_AGC_TRIGGER_CLIP_THRESH_MASK   0x000007FFUL
#define PMB_WLAN_AGC_AGC_TRIGGER_CLIP_THRESH_WIDTH  11
#define PMB_WLAN_AGC_AGC_TRIGGER_CLIP_THRESH_SHIFT  0
#define PMB_WLAN_AGC_AGC_TRIGGER_CLIP_THRESH_SIGNED 0

/* Register WLAN_AGC_TRIGGER_DISABLE (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_TRIGGER_DISABLE            0x0088
#define ABS_PMB_WLAN_AGC_TRIGGER_DISABLE        0xA5003C88UL

#define PMB_WLAN_AGC_AGC_TRIGGER_DISABLE_MASK   0x00000001UL
#define PMB_WLAN_AGC_AGC_TRIGGER_DISABLE_WIDTH  1
#define PMB_WLAN_AGC_AGC_TRIGGER_DISABLE_SHIFT  0
#define PMB_WLAN_AGC_AGC_TRIGGER_DISABLE_SIGNED 0

/* Register WLAN_AGC_MAX_RF_RSSI_STATUS_COUNT (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_MAX_RF_RSSI_STATUS_COUNT                0x008C
#define ABS_PMB_WLAN_AGC_MAX_RF_RSSI_STATUS_COUNT            0xA5003C8CUL

#define PMB_WLAN_AGC_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_MASK   0x0000000FUL
#define PMB_WLAN_AGC_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_WIDTH  4
#define PMB_WLAN_AGC_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_SHIFT  0
#define PMB_WLAN_AGC_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_SIGNED 0

/* Register WLAN_AGC_GAIN_THRESHOLD_FOR_CCA (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_GAIN_THRESHOLD_FOR_CCA            0x0090
#define ABS_PMB_WLAN_AGC_GAIN_THRESHOLD_FOR_CCA        0xA5003C90UL

#define PMB_WLAN_AGC_GAIN_THRESHOLD1_TO_SET_CCA_MASK   0x000000FFUL
#define PMB_WLAN_AGC_GAIN_THRESHOLD1_TO_SET_CCA_WIDTH  8
#define PMB_WLAN_AGC_GAIN_THRESHOLD1_TO_SET_CCA_SHIFT  0
#define PMB_WLAN_AGC_GAIN_THRESHOLD1_TO_SET_CCA_SIGNED 0

#define PMB_WLAN_AGC_GAIN_THRESHOLD2_TO_SET_CCA_MASK   0x0000FF00UL
#define PMB_WLAN_AGC_GAIN_THRESHOLD2_TO_SET_CCA_WIDTH  8
#define PMB_WLAN_AGC_GAIN_THRESHOLD2_TO_SET_CCA_SHIFT  8
#define PMB_WLAN_AGC_GAIN_THRESHOLD2_TO_SET_CCA_SIGNED 0

/* Register WLAN_AGC_WAIT_TIME_AFTER_TRIGGER (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_WAIT_TIME_AFTER_TRIGGER            0x0094
#define ABS_PMB_WLAN_AGC_WAIT_TIME_AFTER_TRIGGER        0xA5003C94UL

#define PMB_WLAN_AGC_WAIT_TIME_AFTER_AGC_TRIGGER_MASK   0x000003FFUL
#define PMB_WLAN_AGC_WAIT_TIME_AFTER_AGC_TRIGGER_WIDTH  10
#define PMB_WLAN_AGC_WAIT_TIME_AFTER_AGC_TRIGGER_SHIFT  0
#define PMB_WLAN_AGC_WAIT_TIME_AFTER_AGC_TRIGGER_SIGNED 0

/* Register WLAN_AGC_FIN_VAL_MAPPED (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIN_VAL_MAPPED          0x0098
#define ABS_PMB_WLAN_AGC_FIN_VAL_MAPPED      0xA5003C98UL

#define PMB_WLAN_AGC_MAPPED_AGC_VALUE_MASK   0x000003FFUL
#define PMB_WLAN_AGC_MAPPED_AGC_VALUE_WIDTH  10
#define PMB_WLAN_AGC_MAPPED_AGC_VALUE_SHIFT  0
#define PMB_WLAN_AGC_MAPPED_AGC_VALUE_SIGNED 0

/* Register WLAN_AGC_FIN_VAL (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIN_VAL                0x009C
#define ABS_PMB_WLAN_AGC_FIN_VAL            0xA5003C9CUL

#define PMB_WLAN_AGC_AGC_FINAL_VALUE_MASK   0x000000FFUL
#define PMB_WLAN_AGC_AGC_FINAL_VALUE_WIDTH  8
#define PMB_WLAN_AGC_AGC_FINAL_VALUE_SHIFT  0
#define PMB_WLAN_AGC_AGC_FINAL_VALUE_SIGNED 0

/* Register WLAN_AGC_STATUS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_STATUS                                     0x00A0
#define ABS_PMB_WLAN_AGC_STATUS                                 0xA5003CA0UL

#define PMB_WLAN_AGC_FIRST_AGC_DONE_MASK                        0x00000001UL
#define PMB_WLAN_AGC_FIRST_AGC_DONE_WIDTH                       1
#define PMB_WLAN_AGC_FIRST_AGC_DONE_SHIFT                       0
#define PMB_WLAN_AGC_FIRST_AGC_DONE_SIGNED                      0

#define PMB_WLAN_AGC_SECOND_AGC_DONE_MASK                       0x00000002UL
#define PMB_WLAN_AGC_SECOND_AGC_DONE_WIDTH                      1
#define PMB_WLAN_AGC_SECOND_AGC_DONE_SHIFT                      1
#define PMB_WLAN_AGC_SECOND_AGC_DONE_SIGNED                     0

#define PMB_WLAN_AGC_RF_RSSI_STATUS_MASK                        0x00000004UL
#define PMB_WLAN_AGC_RF_RSSI_STATUS_WIDTH                       1
#define PMB_WLAN_AGC_RF_RSSI_STATUS_SHIFT                       2
#define PMB_WLAN_AGC_RF_RSSI_STATUS_SIGNED                      0

#define PMB_WLAN_AGC_RF_RSSI_VALID_MASK                         0x00000008UL
#define PMB_WLAN_AGC_RF_RSSI_VALID_WIDTH                        1
#define PMB_WLAN_AGC_RF_RSSI_VALID_SHIFT                        3
#define PMB_WLAN_AGC_RF_RSSI_VALID_SIGNED                       0

#define PMB_WLAN_AGC_CCA_STATUS_FROM_GAIN_EST_MASK              0x00000010UL
#define PMB_WLAN_AGC_CCA_STATUS_FROM_GAIN_EST_WIDTH             1
#define PMB_WLAN_AGC_CCA_STATUS_FROM_GAIN_EST_SHIFT             4
#define PMB_WLAN_AGC_CCA_STATUS_FROM_GAIN_EST_SIGNED            0

#define PMB_WLAN_AGC_AGC_IN_TRANSIENT_MASK                      0x00000020UL
#define PMB_WLAN_AGC_AGC_IN_TRANSIENT_WIDTH                     1
#define PMB_WLAN_AGC_AGC_IN_TRANSIENT_SHIFT                     5
#define PMB_WLAN_AGC_AGC_IN_TRANSIENT_SIGNED                    0

#define PMB_WLAN_AGC_HW_AGC_TRIGGER_DISABLE_STATUS_MASK         0x00000040UL
#define PMB_WLAN_AGC_HW_AGC_TRIGGER_DISABLE_STATUS_WIDTH        1
#define PMB_WLAN_AGC_HW_AGC_TRIGGER_DISABLE_STATUS_SHIFT        6
#define PMB_WLAN_AGC_HW_AGC_TRIGGER_DISABLE_STATUS_SIGNED       0

#define PMB_WLAN_AGC_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_MASK   0x00000380UL
#define PMB_WLAN_AGC_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_WIDTH  3
#define PMB_WLAN_AGC_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_SHIFT  7
#define PMB_WLAN_AGC_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_SIGNED 0

#define PMB_WLAN_AGC_RF_RSSI_STATUS_FULL_MASK                   0x00007000UL
#define PMB_WLAN_AGC_RF_RSSI_STATUS_FULL_WIDTH                  3
#define PMB_WLAN_AGC_RF_RSSI_STATUS_FULL_SHIFT                  12
#define PMB_WLAN_AGC_RF_RSSI_STATUS_FULL_SIGNED                 0

#define PMB_WLAN_AGC_DEBUG_MODE_RF_RSSI_AVG_START_MASK          0x00008000UL
#define PMB_WLAN_AGC_DEBUG_MODE_RF_RSSI_AVG_START_WIDTH         1
#define PMB_WLAN_AGC_DEBUG_MODE_RF_RSSI_AVG_START_SHIFT         15
#define PMB_WLAN_AGC_DEBUG_MODE_RF_RSSI_AVG_START_SIGNED        0

/* Register WLAN_AGC_DEBUG_INFO1 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_DEBUG_INFO1                               0x00A4
#define ABS_PMB_WLAN_AGC_DEBUG_INFO1                           0xA5003CA4UL

#define PMB_WLAN_AGC_NO_OF_RF_RSSI_ITERATIONS_MASK             0x0000000FUL
#define PMB_WLAN_AGC_NO_OF_RF_RSSI_ITERATIONS_WIDTH            4
#define PMB_WLAN_AGC_NO_OF_RF_RSSI_ITERATIONS_SHIFT            0
#define PMB_WLAN_AGC_NO_OF_RF_RSSI_ITERATIONS_SIGNED           0

#define PMB_WLAN_AGC_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_MASK   0x000000F0UL
#define PMB_WLAN_AGC_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_WIDTH  4
#define PMB_WLAN_AGC_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_SHIFT  4
#define PMB_WLAN_AGC_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_SIGNED 0

#define PMB_WLAN_AGC_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_MASK     0x00000F00UL
#define PMB_WLAN_AGC_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_WIDTH    4
#define PMB_WLAN_AGC_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_SHIFT    8
#define PMB_WLAN_AGC_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_SIGNED   0

/* Register WLAN_AGC_DEBUG_INFO2 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_DEBUG_INFO2                        0x00A8
#define ABS_PMB_WLAN_AGC_DEBUG_INFO2                    0xA5003CA8UL

#define PMB_WLAN_AGC_CLIP_COUNT_FIRST_ITERATION_MASK    0x00000FFFUL
#define PMB_WLAN_AGC_CLIP_COUNT_FIRST_ITERATION_WIDTH   12
#define PMB_WLAN_AGC_CLIP_COUNT_FIRST_ITERATION_SHIFT   0
#define PMB_WLAN_AGC_CLIP_COUNT_FIRST_ITERATION_SIGNED  0

#define PMB_WLAN_AGC_CLIP_COUNT_SECOND_ITERATION_MASK   0x00FFF000UL
#define PMB_WLAN_AGC_CLIP_COUNT_SECOND_ITERATION_WIDTH  12
#define PMB_WLAN_AGC_CLIP_COUNT_SECOND_ITERATION_SHIFT  12
#define PMB_WLAN_AGC_CLIP_COUNT_SECOND_ITERATION_SIGNED 0

/* Register WLAN_AGC_VARIANCE_OUT (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_VARIANCE_OUT                  0x00AC
#define ABS_PMB_WLAN_AGC_VARIANCE_OUT              0xA5003CACUL

#define PMB_WLAN_AGC_VARIANCE_IN_DB_LATCHED_MASK   0x000000FFUL
#define PMB_WLAN_AGC_VARIANCE_IN_DB_LATCHED_WIDTH  8
#define PMB_WLAN_AGC_VARIANCE_IN_DB_LATCHED_SHIFT  0
#define PMB_WLAN_AGC_VARIANCE_IN_DB_LATCHED_SIGNED 0

#define PMB_WLAN_AGC_VARIANCE_IN_DB_LIVE_MASK      0x0000FF00UL
#define PMB_WLAN_AGC_VARIANCE_IN_DB_LIVE_WIDTH     8
#define PMB_WLAN_AGC_VARIANCE_IN_DB_LIVE_SHIFT     8
#define PMB_WLAN_AGC_VARIANCE_IN_DB_LIVE_SIGNED    0

#define PMB_WLAN_AGC_VARIANCE_LIVE_VALID_MASK      0x00800000UL
#define PMB_WLAN_AGC_VARIANCE_LIVE_VALID_WIDTH     1
#define PMB_WLAN_AGC_VARIANCE_LIVE_VALID_SHIFT     23
#define PMB_WLAN_AGC_VARIANCE_LIVE_VALID_SIGNED    0

/* Register WLAN_AGC_RSSI_COMPUTE_SETTINGS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_RSSI_COMPUTE_SETTINGS      0x00B0
#define ABS_PMB_WLAN_AGC_RSSI_COMPUTE_SETTINGS  0xA5003CB0UL

#define PMB_WLAN_AGC_RSSI_COMP_FACTOR_MASK      0x000000FFUL
#define PMB_WLAN_AGC_RSSI_COMP_FACTOR_WIDTH     8
#define PMB_WLAN_AGC_RSSI_COMP_FACTOR_SHIFT     0
#define PMB_WLAN_AGC_RSSI_COMP_FACTOR_SIGNED    0

#define PMB_WLAN_AGC_VAR_MVG_AVG_EST_LEN_MASK   0x00000300UL
#define PMB_WLAN_AGC_VAR_MVG_AVG_EST_LEN_WIDTH  2
#define PMB_WLAN_AGC_VAR_MVG_AVG_EST_LEN_SHIFT  8
#define PMB_WLAN_AGC_VAR_MVG_AVG_EST_LEN_SIGNED 0

#define PMB_WLAN_AGC_AGC_DONE_TIMEOUT_MASK      0x00FFF000UL
#define PMB_WLAN_AGC_AGC_DONE_TIMEOUT_WIDTH     12
#define PMB_WLAN_AGC_AGC_DONE_TIMEOUT_SHIFT     12
#define PMB_WLAN_AGC_AGC_DONE_TIMEOUT_SIGNED    0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1                0x00B4
#define ABS_PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1            0xA5003CB4UL

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2                0x00B8
#define ABS_PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2            0xA5003CB8UL

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3                0x00BC
#define ABS_PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3            0xA5003CBCUL

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4                0x00C0
#define ABS_PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4            0xA5003CC0UL

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5                0x00C4
#define ABS_PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5            0xA5003CC4UL

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6                0x00C8
#define ABS_PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6            0xA5003CC8UL

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_AACI_DET_SETTINGS_REG_1 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_AACI_DET_SETTINGS_REG_1         0x00CC
#define ABS_PMB_WLAN_AGC_AACI_DET_SETTINGS_REG_1     0xA5003CCCUL

#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_1_MASK   0x000000FFUL
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_1_WIDTH  8
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_1_SHIFT  0
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_1_SIGNED 0

#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_2_MASK   0x0000FF00UL
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_2_WIDTH  8
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_2_SHIFT  8
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_2_SIGNED 0

#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_3_MASK   0x00FF0000UL
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_3_WIDTH  8
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_3_SHIFT  16
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_3_SIGNED 0

/* Register WLAN_AGC_AACI_DET_SETTINGS_REG_2 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_AACI_DET_SETTINGS_REG_2         0x00D0
#define ABS_PMB_WLAN_AGC_AACI_DET_SETTINGS_REG_2     0xA5003CD0UL

#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_4_MASK   0x000000FFUL
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_4_WIDTH  8
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_4_SHIFT  0
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_4_SIGNED 0

#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_5_MASK   0x0000FF00UL
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_5_WIDTH  8
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_5_SHIFT  8
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_5_SIGNED 0

#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_6_MASK   0x00FF0000UL
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_6_WIDTH  8
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_6_SHIFT  16
#define PMB_WLAN_AGC_MIN_RSSI_LNA_GAIN_MODE_6_SIGNED 0

/* Register WLAN_AGC_AACI_DET_THRESHOLD (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_AACI_DET_THRESHOLD        0x00D4
#define ABS_PMB_WLAN_AGC_AACI_DET_THRESHOLD    0xA5003CD4UL

#define PMB_WLAN_AGC_AACI_DET_THRESHOLD_MASK   0x000000FFUL
#define PMB_WLAN_AGC_AACI_DET_THRESHOLD_WIDTH  8
#define PMB_WLAN_AGC_AACI_DET_THRESHOLD_SHIFT  0
#define PMB_WLAN_AGC_AACI_DET_THRESHOLD_SIGNED 0

/* Register WLAN_AGC_LNA_GAIN_CTRL_SETTINGS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_LNA_GAIN_CTRL_SETTINGS                          0x00D8
#define ABS_PMB_WLAN_AGC_LNA_GAIN_CTRL_SETTINGS                      0xA5003CD8UL

#define PMB_WLAN_AGC_LAST_LNA_STAGE_BEFORE_EXIT_MASK                 0x00000007UL
#define PMB_WLAN_AGC_LAST_LNA_STAGE_BEFORE_EXIT_WIDTH                3
#define PMB_WLAN_AGC_LAST_LNA_STAGE_BEFORE_EXIT_SHIFT                0
#define PMB_WLAN_AGC_LAST_LNA_STAGE_BEFORE_EXIT_SIGNED               0

#define PMB_WLAN_AGC_LNA_GAIN_CTRL_MODE_MASK                         0x00000018UL
#define PMB_WLAN_AGC_LNA_GAIN_CTRL_MODE_WIDTH                        2
#define PMB_WLAN_AGC_LNA_GAIN_CTRL_MODE_SHIFT                        3
#define PMB_WLAN_AGC_LNA_GAIN_CTRL_MODE_SIGNED                       0

#define PMB_WLAN_AGC_LNA_GAIN_SETTLING_TIME_MASK                     0x00001FE0UL
#define PMB_WLAN_AGC_LNA_GAIN_SETTLING_TIME_WIDTH                    8
#define PMB_WLAN_AGC_LNA_GAIN_SETTLING_TIME_SHIFT                    5
#define PMB_WLAN_AGC_LNA_GAIN_SETTLING_TIME_SIGNED                   0

#define PMB_WLAN_AGC_RF_RSSI_LNA_SAT_THRES_MASK                      0x0000E000UL
#define PMB_WLAN_AGC_RF_RSSI_LNA_SAT_THRES_WIDTH                     3
#define PMB_WLAN_AGC_RF_RSSI_LNA_SAT_THRES_SHIFT                     13
#define PMB_WLAN_AGC_RF_RSSI_LNA_SAT_THRES_SIGNED                    0

#define PMB_WLAN_AGC_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_MASK     0x00010000UL
#define PMB_WLAN_AGC_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_WIDTH    1
#define PMB_WLAN_AGC_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_SHIFT    16
#define PMB_WLAN_AGC_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_SIGNED   0

#define PMB_WLAN_AGC_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_MASK   0x00020000UL
#define PMB_WLAN_AGC_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_WIDTH  1
#define PMB_WLAN_AGC_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_SHIFT  17
#define PMB_WLAN_AGC_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_SIGNED 0

#define PMB_WLAN_AGC_INIT_LNA_GAIN_MASK                              0x001C0000UL
#define PMB_WLAN_AGC_INIT_LNA_GAIN_WIDTH                             3
#define PMB_WLAN_AGC_INIT_LNA_GAIN_SHIFT                             18
#define PMB_WLAN_AGC_INIT_LNA_GAIN_SIGNED                            0

/* Register WLAN_AGC_DEBUG_MODE_RF_RSSI_STATUS_IN (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_DEBUG_MODE_RF_RSSI_STATUS_IN      0x00DC
#define ABS_PMB_WLAN_AGC_DEBUG_MODE_RF_RSSI_STATUS_IN  0xA5003CDCUL

#define PMB_WLAN_AGC_DEBUG_RF_RSSI_STATUS_IN_MASK      0x00000007UL
#define PMB_WLAN_AGC_DEBUG_RF_RSSI_STATUS_IN_WIDTH     3
#define PMB_WLAN_AGC_DEBUG_RF_RSSI_STATUS_IN_SHIFT     0
#define PMB_WLAN_AGC_DEBUG_RF_RSSI_STATUS_IN_SIGNED    0

#define PMB_WLAN_AGC_DEBUG_RF_RSSI_STATUS_VALID_MASK   0x00000008UL
#define PMB_WLAN_AGC_DEBUG_RF_RSSI_STATUS_VALID_WIDTH  1
#define PMB_WLAN_AGC_DEBUG_RF_RSSI_STATUS_VALID_SHIFT  3
#define PMB_WLAN_AGC_DEBUG_RF_RSSI_STATUS_VALID_SIGNED 0

/* Register WLAN_AGC_AACI_DET_SETTINGS_REG_3 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_AACI_DET_SETTINGS_REG_3               0x00E0
#define ABS_PMB_WLAN_AGC_AACI_DET_SETTINGS_REG_3           0xA5003CE0UL

#define PMB_WLAN_AGC_AACI_DET_AGC_VAR_EST_TOLERANCE_MASK   0x0000000FUL
#define PMB_WLAN_AGC_AACI_DET_AGC_VAR_EST_TOLERANCE_WIDTH  4
#define PMB_WLAN_AGC_AACI_DET_AGC_VAR_EST_TOLERANCE_SHIFT  0
#define PMB_WLAN_AGC_AACI_DET_AGC_VAR_EST_TOLERANCE_SIGNED 0

#define PMB_WLAN_AGC_EN_AACI_DISAPP_DET_LOGIC_MASK         0x00000010UL
#define PMB_WLAN_AGC_EN_AACI_DISAPP_DET_LOGIC_WIDTH        1
#define PMB_WLAN_AGC_EN_AACI_DISAPP_DET_LOGIC_SHIFT        4
#define PMB_WLAN_AGC_EN_AACI_DISAPP_DET_LOGIC_SIGNED       0

#define PMB_WLAN_AGC_AACI_TARGET_LEVEL_DB_MASK             0x00001FE0UL
#define PMB_WLAN_AGC_AACI_TARGET_LEVEL_DB_WIDTH            8
#define PMB_WLAN_AGC_AACI_TARGET_LEVEL_DB_SHIFT            5
#define PMB_WLAN_AGC_AACI_TARGET_LEVEL_DB_SIGNED           0

#define PMB_WLAN_AGC_WAIT_BEFORE_AACI_DISAPP_SETUP_MASK    0x0007E000UL
#define PMB_WLAN_AGC_WAIT_BEFORE_AACI_DISAPP_SETUP_WIDTH   6
#define PMB_WLAN_AGC_WAIT_BEFORE_AACI_DISAPP_SETUP_SHIFT   13
#define PMB_WLAN_AGC_WAIT_BEFORE_AACI_DISAPP_SETUP_SIGNED  0

#define PMB_WLAN_AGC_RF_RSSI_STEP_SIZE_DB_MASK             0x00380000UL
#define PMB_WLAN_AGC_RF_RSSI_STEP_SIZE_DB_WIDTH            3
#define PMB_WLAN_AGC_RF_RSSI_STEP_SIZE_DB_SHIFT            19
#define PMB_WLAN_AGC_RF_RSSI_STEP_SIZE_DB_SIGNED           0

/* Register WLAN_AGC_RF_NOISE_FLOOR_REG_1 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_RF_NOISE_FLOOR_REG_1          0x00E4
#define ABS_PMB_WLAN_AGC_RF_NOISE_FLOOR_REG_1      0xA5003CE4UL

#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE0_MASK   0x000000FFUL
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE0_WIDTH  8
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE0_SHIFT  0
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE0_SIGNED 0

#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE1_MASK   0x0000FF00UL
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE1_WIDTH  8
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE1_SHIFT  8
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE1_SIGNED 0

#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE2_MASK   0x00FF0000UL
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE2_WIDTH  8
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE2_SHIFT  16
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE2_SIGNED 0

/* Register WLAN_AGC_RF_NOISE_FLOOR_REG_2 (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_RF_NOISE_FLOOR_REG_2          0x00E8
#define ABS_PMB_WLAN_AGC_RF_NOISE_FLOOR_REG_2      0xA5003CE8UL

#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE3_MASK   0x000000FFUL
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE3_WIDTH  8
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE3_SHIFT  0
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE3_SIGNED 0

#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE4_MASK   0x0000FF00UL
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE4_WIDTH  8
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE4_SHIFT  8
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE4_SIGNED 0

#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE5_MASK   0x00FF0000UL
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE5_WIDTH  8
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE5_SHIFT  16
#define PMB_WLAN_AGC_NOISE_FLOOR_LNA_STAGE5_SIGNED 0

/* Register WLAN_AGC_DEBUG_SIGNALS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_DEBUG_SIGNALS                     0x00F8
#define ABS_PMB_WLAN_AGC_DEBUG_SIGNALS                 0xA5003CF8UL

#define PMB_WLAN_AGC_DEBUG_RSSI_AVG_START_MASK         0x00000001UL
#define PMB_WLAN_AGC_DEBUG_RSSI_AVG_START_WIDTH        1
#define PMB_WLAN_AGC_DEBUG_RSSI_AVG_START_SHIFT        0
#define PMB_WLAN_AGC_DEBUG_RSSI_AVG_START_SIGNED       0

#define PMB_WLAN_AGC_DEBUG_LNA_INCR_MASK               0x00000002UL
#define PMB_WLAN_AGC_DEBUG_LNA_INCR_WIDTH              1
#define PMB_WLAN_AGC_DEBUG_LNA_INCR_SHIFT              1
#define PMB_WLAN_AGC_DEBUG_LNA_INCR_SIGNED             0

#define PMB_WLAN_AGC_DEBUG_DECR_MASK                   0x00000004UL
#define PMB_WLAN_AGC_DEBUG_DECR_WIDTH                  1
#define PMB_WLAN_AGC_DEBUG_DECR_SHIFT                  2
#define PMB_WLAN_AGC_DEBUG_DECR_SIGNED                 0

#define PMB_WLAN_AGC_DEBUG_FREEZE_MASK                 0x00000008UL
#define PMB_WLAN_AGC_DEBUG_FREEZE_WIDTH                1
#define PMB_WLAN_AGC_DEBUG_FREEZE_SHIFT                3
#define PMB_WLAN_AGC_DEBUG_FREEZE_SIGNED               0

#define PMB_WLAN_AGC_DEBUG_TRIGGER_MASK                0x00000010UL
#define PMB_WLAN_AGC_DEBUG_TRIGGER_WIDTH               1
#define PMB_WLAN_AGC_DEBUG_TRIGGER_SHIFT               4
#define PMB_WLAN_AGC_DEBUG_TRIGGER_SIGNED              0

#define PMB_WLAN_AGC_DEBUG_LNA_ADJ_IN_PROGRESS_MASK    0x00000020UL
#define PMB_WLAN_AGC_DEBUG_LNA_ADJ_IN_PROGRESS_WIDTH   1
#define PMB_WLAN_AGC_DEBUG_LNA_ADJ_IN_PROGRESS_SHIFT   5
#define PMB_WLAN_AGC_DEBUG_LNA_ADJ_IN_PROGRESS_SIGNED  0

#define PMB_WLAN_AGC_DEBUG_LNA_STAGE_MASK              0x000001C0UL
#define PMB_WLAN_AGC_DEBUG_LNA_STAGE_WIDTH             3
#define PMB_WLAN_AGC_DEBUG_LNA_STAGE_SHIFT             6
#define PMB_WLAN_AGC_DEBUG_LNA_STAGE_SIGNED            0

#define PMB_WLAN_AGC_DEBUG_FORCE_INPUT_SIGNALS_MASK    0x00400000UL
#define PMB_WLAN_AGC_DEBUG_FORCE_INPUT_SIGNALS_WIDTH   1
#define PMB_WLAN_AGC_DEBUG_FORCE_INPUT_SIGNALS_SHIFT   22
#define PMB_WLAN_AGC_DEBUG_FORCE_INPUT_SIGNALS_SIGNED  0

#define PMB_WLAN_AGC_DEBUG_FORCE_OUTPUT_SIGNALS_MASK   0x00800000UL
#define PMB_WLAN_AGC_DEBUG_FORCE_OUTPUT_SIGNALS_WIDTH  1
#define PMB_WLAN_AGC_DEBUG_FORCE_OUTPUT_SIGNALS_SHIFT  23
#define PMB_WLAN_AGC_DEBUG_FORCE_OUTPUT_SIGNALS_SIGNED 0

/* Register WLAN_AGC_DEBUG_LNA_GAIN (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_DEBUG_LNA_GAIN        0x00FC
#define ABS_PMB_WLAN_AGC_DEBUG_LNA_GAIN    0xA5003CFCUL

#define PMB_WLAN_AGC_LNA_GAIN_FORCE_MASK   0x00000001UL
#define PMB_WLAN_AGC_LNA_GAIN_FORCE_WIDTH  1
#define PMB_WLAN_AGC_LNA_GAIN_FORCE_SHIFT  0
#define PMB_WLAN_AGC_LNA_GAIN_FORCE_SIGNED 0

#define PMB_WLAN_AGC_LNA_GAIN_VALUE_MASK   0x0000000EUL
#define PMB_WLAN_AGC_LNA_GAIN_VALUE_WIDTH  3
#define PMB_WLAN_AGC_LNA_GAIN_VALUE_SHIFT  1
#define PMB_WLAN_AGC_LNA_GAIN_VALUE_SIGNED 0

/* Register WLAN_AGC_CONTROL_REGISTER (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_CONTROL_REGISTER                 0x0000
#define ABS_PMB_WLAN_AGC2_CONTROL_REGISTER             0xA5003E00UL

#define PMB_WLAN_AGC2_AGC_MOD_RST_MASK                 0x00000001UL
#define PMB_WLAN_AGC2_AGC_MOD_RST_WIDTH                1
#define PMB_WLAN_AGC2_AGC_MOD_RST_SHIFT                0
#define PMB_WLAN_AGC2_AGC_MOD_RST_SIGNED               0

#define PMB_WLAN_AGC2_MODULE_EN_MASK                   0x00000002UL
#define PMB_WLAN_AGC2_MODULE_EN_WIDTH                  1
#define PMB_WLAN_AGC2_MODULE_EN_SHIFT                  1
#define PMB_WLAN_AGC2_MODULE_EN_SIGNED                 0

#define PMB_WLAN_AGC2_INIT_GAIN_SEL_ENABLE_MASK        0x00000004UL
#define PMB_WLAN_AGC2_INIT_GAIN_SEL_ENABLE_WIDTH       1
#define PMB_WLAN_AGC2_INIT_GAIN_SEL_ENABLE_SHIFT       2
#define PMB_WLAN_AGC2_INIT_GAIN_SEL_ENABLE_SIGNED      0

#define PMB_WLAN_AGC2_GAIN_SEL_TOGGLE_ENABLE_MASK      0x00000008UL
#define PMB_WLAN_AGC2_GAIN_SEL_TOGGLE_ENABLE_WIDTH     1
#define PMB_WLAN_AGC2_GAIN_SEL_TOGGLE_ENABLE_SHIFT     3
#define PMB_WLAN_AGC2_GAIN_SEL_TOGGLE_ENABLE_SIGNED    0

#define PMB_WLAN_AGC2_EN_RF_STATUS_GAIN_SET_MASK       0x00000010UL
#define PMB_WLAN_AGC2_EN_RF_STATUS_GAIN_SET_WIDTH      1
#define PMB_WLAN_AGC2_EN_RF_STATUS_GAIN_SET_SHIFT      4
#define PMB_WLAN_AGC2_EN_RF_STATUS_GAIN_SET_SIGNED     0

#define PMB_WLAN_AGC2_EN_POP_DET_AGC_DEFREEZE_MASK     0x00000020UL
#define PMB_WLAN_AGC2_EN_POP_DET_AGC_DEFREEZE_WIDTH    1
#define PMB_WLAN_AGC2_EN_POP_DET_AGC_DEFREEZE_SHIFT    5
#define PMB_WLAN_AGC2_EN_POP_DET_AGC_DEFREEZE_SIGNED   0

#define PMB_WLAN_AGC2_HW_EN_AGC_TRIGGER_DISABLE_MASK   0x00000040UL
#define PMB_WLAN_AGC2_HW_EN_AGC_TRIGGER_DISABLE_WIDTH  1
#define PMB_WLAN_AGC2_HW_EN_AGC_TRIGGER_DISABLE_SHIFT  6
#define PMB_WLAN_AGC2_HW_EN_AGC_TRIGGER_DISABLE_SIGNED 0

#define PMB_WLAN_AGC2_EN_AACI_DETECTION_LOGIC_MASK     0x00000080UL
#define PMB_WLAN_AGC2_EN_AACI_DETECTION_LOGIC_WIDTH    1
#define PMB_WLAN_AGC2_EN_AACI_DETECTION_LOGIC_SHIFT    7
#define PMB_WLAN_AGC2_EN_AACI_DETECTION_LOGIC_SIGNED   0

/* Register WLAN_AGC_WAIT_TIME (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_WAIT_TIME                          0x0004
#define ABS_PMB_WLAN_AGC2_WAIT_TIME                      0xA5003E04UL

#define PMB_WLAN_AGC2_WAIT_TIME_MASK                     0x000003FFUL
#define PMB_WLAN_AGC2_WAIT_TIME_WIDTH                    10
#define PMB_WLAN_AGC2_WAIT_TIME_SHIFT                    0
#define PMB_WLAN_AGC2_WAIT_TIME_SIGNED                   0

#define PMB_WLAN_AGC2_RF_RSSI_VALID_GEN_WAIT_TIME_MASK   0x0003FC00UL
#define PMB_WLAN_AGC2_RF_RSSI_VALID_GEN_WAIT_TIME_WIDTH  8
#define PMB_WLAN_AGC2_RF_RSSI_VALID_GEN_WAIT_TIME_SHIFT  10
#define PMB_WLAN_AGC2_RF_RSSI_VALID_GEN_WAIT_TIME_SIGNED 0

/* Register WLAN_AGC_EST_PARAMETERS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_EST_PARAMETERS                                 0x0008
#define ABS_PMB_WLAN_AGC2_EST_PARAMETERS                             0xA5003E08UL

#define PMB_WLAN_AGC2_ESTIMATION_METHOD_MASK                         0x00000001UL
#define PMB_WLAN_AGC2_ESTIMATION_METHOD_WIDTH                        1
#define PMB_WLAN_AGC2_ESTIMATION_METHOD_SHIFT                        0
#define PMB_WLAN_AGC2_ESTIMATION_METHOD_SIGNED                       0

#define PMB_WLAN_AGC2_ESTIMATION_LENGTH_SELECTION_MASK               0x0000000EUL
#define PMB_WLAN_AGC2_ESTIMATION_LENGTH_SELECTION_WIDTH              3
#define PMB_WLAN_AGC2_ESTIMATION_LENGTH_SELECTION_SHIFT              1
#define PMB_WLAN_AGC2_ESTIMATION_LENGTH_SELECTION_SIGNED             0

#define PMB_WLAN_AGC2_AGC_EST_TRIGGER_METHOD_MASK                    0x00000010UL
#define PMB_WLAN_AGC2_AGC_EST_TRIGGER_METHOD_WIDTH                   1
#define PMB_WLAN_AGC2_AGC_EST_TRIGGER_METHOD_SHIFT                   4
#define PMB_WLAN_AGC2_AGC_EST_TRIGGER_METHOD_SIGNED                  0

#define PMB_WLAN_AGC2_N_SYMB_VAR_AVG_SEL_MASK                        0x000000E0UL
#define PMB_WLAN_AGC2_N_SYMB_VAR_AVG_SEL_WIDTH                       3
#define PMB_WLAN_AGC2_N_SYMB_VAR_AVG_SEL_SHIFT                       5
#define PMB_WLAN_AGC2_N_SYMB_VAR_AVG_SEL_SIGNED                      0

#define PMB_WLAN_AGC2_DISABLE_DC_SUBTRACT_IN_ESTIMATION_MASK         0x00000100UL
#define PMB_WLAN_AGC2_DISABLE_DC_SUBTRACT_IN_ESTIMATION_WIDTH        1
#define PMB_WLAN_AGC2_DISABLE_DC_SUBTRACT_IN_ESTIMATION_SHIFT        8
#define PMB_WLAN_AGC2_DISABLE_DC_SUBTRACT_IN_ESTIMATION_SIGNED       0

#define PMB_WLAN_AGC2_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_MASK   0x00000200UL
#define PMB_WLAN_AGC2_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_WIDTH  1
#define PMB_WLAN_AGC2_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_SHIFT  9
#define PMB_WLAN_AGC2_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_SIGNED 0

#define PMB_WLAN_AGC2_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_MASK      0x0003FC00UL
#define PMB_WLAN_AGC2_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_WIDTH     8
#define PMB_WLAN_AGC2_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_SHIFT     10
#define PMB_WLAN_AGC2_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_SIGNED    0

#define PMB_WLAN_AGC2_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_MASK         0x00040000UL
#define PMB_WLAN_AGC2_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_WIDTH        1
#define PMB_WLAN_AGC2_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_SHIFT        18
#define PMB_WLAN_AGC2_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_SIGNED       0

#define PMB_WLAN_AGC2_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_MASK         0x00080000UL
#define PMB_WLAN_AGC2_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_WIDTH        1
#define PMB_WLAN_AGC2_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_SHIFT        19
#define PMB_WLAN_AGC2_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_SIGNED       0

#define PMB_WLAN_AGC2_USE_MVG_AVG_VAR_LIVE_MASK                      0x00100000UL
#define PMB_WLAN_AGC2_USE_MVG_AVG_VAR_LIVE_WIDTH                     1
#define PMB_WLAN_AGC2_USE_MVG_AVG_VAR_LIVE_SHIFT                     20
#define PMB_WLAN_AGC2_USE_MVG_AVG_VAR_LIVE_SIGNED                    0

/* Register WLAN_AGC_SET_INIT_AGC_GAIN (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_SET_INIT_AGC_GAIN     0x000C
#define ABS_PMB_WLAN_AGC2_SET_INIT_AGC_GAIN 0xA5003E0CUL

#define PMB_WLAN_AGC2_INIT_AGC_GAIN0_MASK   0x000000FFUL
#define PMB_WLAN_AGC2_INIT_AGC_GAIN0_WIDTH  8
#define PMB_WLAN_AGC2_INIT_AGC_GAIN0_SHIFT  0
#define PMB_WLAN_AGC2_INIT_AGC_GAIN0_SIGNED 0

#define PMB_WLAN_AGC2_INIT_AGC_GAIN1_MASK   0x0000FF00UL
#define PMB_WLAN_AGC2_INIT_AGC_GAIN1_WIDTH  8
#define PMB_WLAN_AGC2_INIT_AGC_GAIN1_SHIFT  8
#define PMB_WLAN_AGC2_INIT_AGC_GAIN1_SIGNED 0

/* Register WLAN_AGC_TARGET_LEVEL (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_TARGET_LEVEL            0x0010
#define ABS_PMB_WLAN_AGC2_TARGET_LEVEL        0xA5003E10UL

#define PMB_WLAN_AGC2_TARGET_SIG_LEVEL_MASK   0x000000FFUL
#define PMB_WLAN_AGC2_TARGET_SIG_LEVEL_WIDTH  8
#define PMB_WLAN_AGC2_TARGET_SIG_LEVEL_SHIFT  0
#define PMB_WLAN_AGC2_TARGET_SIG_LEVEL_SIGNED 0

#define PMB_WLAN_AGC2_DC_COMPENSATION_MASK    0x00000700UL
#define PMB_WLAN_AGC2_DC_COMPENSATION_WIDTH   3
#define PMB_WLAN_AGC2_DC_COMPENSATION_SHIFT   8
#define PMB_WLAN_AGC2_DC_COMPENSATION_SIGNED  0

/* Register WLAN_AGC_CLIP_LEVEL (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_CLIP_LEVEL        0x0014
#define ABS_PMB_WLAN_AGC2_CLIP_LEVEL    0xA5003E14UL

#define PMB_WLAN_AGC2_CLIP_LEVEL_MASK   0x000003FFUL
#define PMB_WLAN_AGC2_CLIP_LEVEL_WIDTH  10
#define PMB_WLAN_AGC2_CLIP_LEVEL_SHIFT  0
#define PMB_WLAN_AGC2_CLIP_LEVEL_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION1 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION1      0x0018
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION1  0xA5003E18UL

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_MASK       0x000003FFUL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_WIDTH      10
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_SHIFT      0
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_SIGNED     0

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_MASK   0x000FFC00UL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_WIDTH  10
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_SHIFT  10
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION2 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION2           0x001C
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION2       0xA5003E1CUL

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_MASK   0x000003FFUL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_WIDTH  10
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_SHIFT  0
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION     0x0020
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION 0xA5003E20UL

#define PMB_WLAN_AGC2_N_CLIP_DEEP_FIRST_ITER_MASK                0x000007FFUL
#define PMB_WLAN_AGC2_N_CLIP_DEEP_FIRST_ITER_WIDTH               11
#define PMB_WLAN_AGC2_N_CLIP_DEEP_FIRST_ITER_SHIFT               0
#define PMB_WLAN_AGC2_N_CLIP_DEEP_FIRST_ITER_SIGNED              0

#define PMB_WLAN_AGC2_N_CLIP_MODERATE_FIRST_ITER_MASK            0x003FF800UL
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_FIRST_ITER_WIDTH           11
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_FIRST_ITER_SHIFT           11
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_FIRST_ITER_SIGNED          0

/* Register WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION     0x0024
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION 0xA5003E24UL

#define PMB_WLAN_AGC2_CUTBACK_DEEP_CLIP_FIRST_ITER_MASK             0x0000003FUL
#define PMB_WLAN_AGC2_CUTBACK_DEEP_CLIP_FIRST_ITER_WIDTH            6
#define PMB_WLAN_AGC2_CUTBACK_DEEP_CLIP_FIRST_ITER_SHIFT            0
#define PMB_WLAN_AGC2_CUTBACK_DEEP_CLIP_FIRST_ITER_SIGNED           0

#define PMB_WLAN_AGC2_CUTBACK_MODERATE_CLIP_FIRST_ITER_MASK         0x00000FC0UL
#define PMB_WLAN_AGC2_CUTBACK_MODERATE_CLIP_FIRST_ITER_WIDTH        6
#define PMB_WLAN_AGC2_CUTBACK_MODERATE_CLIP_FIRST_ITER_SHIFT        6
#define PMB_WLAN_AGC2_CUTBACK_MODERATE_CLIP_FIRST_ITER_SIGNED       0

#define PMB_WLAN_AGC2_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_MASK    0x0003F000UL
#define PMB_WLAN_AGC2_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_WIDTH   6
#define PMB_WLAN_AGC2_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_SHIFT   12
#define PMB_WLAN_AGC2_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_SIGNED  0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION1 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION1      0x0028
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION1  0xA5003E28UL

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_MASK       0x000003FFUL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_WIDTH      10
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_SHIFT      0
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_SIGNED     0

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_MASK   0x000FFC00UL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_WIDTH  10
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_SHIFT  10
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION2 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION2           0x002C
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION2       0xA5003E2CUL

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_MASK   0x000003FFUL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_WIDTH  10
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_SHIFT  0
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION     0x0030
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION 0xA5003E30UL

#define PMB_WLAN_AGC2_N_CLIP_DEEP_SECOND_ITER_MASK                0x000007FFUL
#define PMB_WLAN_AGC2_N_CLIP_DEEP_SECOND_ITER_WIDTH               11
#define PMB_WLAN_AGC2_N_CLIP_DEEP_SECOND_ITER_SHIFT               0
#define PMB_WLAN_AGC2_N_CLIP_DEEP_SECOND_ITER_SIGNED              0

#define PMB_WLAN_AGC2_N_CLIP_MODERATE_SECOND_ITER_MASK            0x003FF800UL
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_SECOND_ITER_WIDTH           11
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_SECOND_ITER_SHIFT           11
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_SECOND_ITER_SIGNED          0

/* Register WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION     0x0034
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION 0xA5003E34UL

#define PMB_WLAN_AGC2_CUTBACK_DEEP_CLIP_SECOND_ITER_MASK             0x0000003FUL
#define PMB_WLAN_AGC2_CUTBACK_DEEP_CLIP_SECOND_ITER_WIDTH            6
#define PMB_WLAN_AGC2_CUTBACK_DEEP_CLIP_SECOND_ITER_SHIFT            0
#define PMB_WLAN_AGC2_CUTBACK_DEEP_CLIP_SECOND_ITER_SIGNED           0

#define PMB_WLAN_AGC2_CUTBACK_MODERATE_CLIP_SECOND_ITER_MASK         0x00000FC0UL
#define PMB_WLAN_AGC2_CUTBACK_MODERATE_CLIP_SECOND_ITER_WIDTH        6
#define PMB_WLAN_AGC2_CUTBACK_MODERATE_CLIP_SECOND_ITER_SHIFT        6
#define PMB_WLAN_AGC2_CUTBACK_MODERATE_CLIP_SECOND_ITER_SIGNED       0

#define PMB_WLAN_AGC2_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_MASK    0x0003F000UL
#define PMB_WLAN_AGC2_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_WIDTH   6
#define PMB_WLAN_AGC2_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_SHIFT   12
#define PMB_WLAN_AGC2_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_SIGNED  0

/* Register WLAN_AGC_FIRSTAGC_FINAL_TRANSIENT_LEN (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_FINAL_TRANSIENT_LEN                 0x0038
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_FINAL_TRANSIENT_LEN             0xA5003E38UL

#define PMB_WLAN_AGC2_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_MASK   0x000003FFUL
#define PMB_WLAN_AGC2_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_WIDTH  10
#define PMB_WLAN_AGC2_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_SHIFT  0
#define PMB_WLAN_AGC2_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_SETTINGS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_SECONDAGC_SETTINGS                 0x003C
#define ABS_PMB_WLAN_AGC2_SECONDAGC_SETTINGS             0xA5003E3CUL

#define PMB_WLAN_AGC2_SECOND_AGC_EN_MASK                 0x00000001UL
#define PMB_WLAN_AGC2_SECOND_AGC_EN_WIDTH                1
#define PMB_WLAN_AGC2_SECOND_AGC_EN_SHIFT                0
#define PMB_WLAN_AGC2_SECOND_AGC_EN_SIGNED               0

#define PMB_WLAN_AGC2_SECOND_AGC_CONFIG_AUTOMATIC_MASK   0x00800000UL
#define PMB_WLAN_AGC2_SECOND_AGC_CONFIG_AUTOMATIC_WIDTH  1
#define PMB_WLAN_AGC2_SECOND_AGC_CONFIG_AUTOMATIC_SHIFT  23
#define PMB_WLAN_AGC2_SECOND_AGC_CONFIG_AUTOMATIC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_CLIP_SETTINGS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_SECONDAGC_CLIP_SETTINGS           0x0040
#define ABS_PMB_WLAN_AGC2_SECONDAGC_CLIP_SETTINGS       0xA5003E40UL

#define PMB_WLAN_AGC2_N_CLIP_DEEP_SECOND_AGC_MASK       0x000007FFUL
#define PMB_WLAN_AGC2_N_CLIP_DEEP_SECOND_AGC_WIDTH      11
#define PMB_WLAN_AGC2_N_CLIP_DEEP_SECOND_AGC_SHIFT      0
#define PMB_WLAN_AGC2_N_CLIP_DEEP_SECOND_AGC_SIGNED     0

#define PMB_WLAN_AGC2_N_CLIP_MODERATE_SECOND_AGC_MASK   0x003FF800UL
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_SECOND_AGC_WIDTH  11
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_SECOND_AGC_SHIFT  11
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS1 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_SECONDAGC_TRANS_LEN_SETTINGS1                 0x0044
#define ABS_PMB_WLAN_AGC2_SECONDAGC_TRANS_LEN_SETTINGS1             0xA5003E44UL

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_MASK       0x000003FFUL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_WIDTH      10
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_SHIFT      0
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_SIGNED     0

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_MASK   0x000FFC00UL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_WIDTH  10
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_SHIFT  10
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS2 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_SECONDAGC_TRANS_LEN_SETTINGS2                      0x0048
#define ABS_PMB_WLAN_AGC2_SECONDAGC_TRANS_LEN_SETTINGS2                  0xA5003E48UL

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_MASK   0x000003FFUL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_WIDTH  10
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_SHIFT  0
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_CUTBACK_SETTINGS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_SECONDAGC_CUTBACK_SETTINGS              0x004C
#define ABS_PMB_WLAN_AGC2_SECONDAGC_CUTBACK_SETTINGS          0xA5003E4CUL

#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_DEEP_CLIP_MASK       0x0000003FUL
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_DEEP_CLIP_WIDTH      6
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_DEEP_CLIP_SHIFT      0
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_DEEP_CLIP_SIGNED     0

#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_MODERATE_CLIP_MASK   0x00000FC0UL
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_MODERATE_CLIP_WIDTH  6
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_MODERATE_CLIP_SHIFT  6
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_MODERATE_CLIP_SIGNED 0

#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_NONZERO_CLIP_MASK    0x0003F000UL
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_NONZERO_CLIP_WIDTH   6
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_NONZERO_CLIP_SHIFT   12
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_NONZERO_CLIP_SIGNED  0

/* Register WLAN_AGC_SECONDAGC_FINAL_TRANSIENT_LEN (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_SECONDAGC_FINAL_TRANSIENT_LEN                 0x0050
#define ABS_PMB_WLAN_AGC2_SECONDAGC_FINAL_TRANSIENT_LEN             0xA5003E50UL

#define PMB_WLAN_AGC2_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_MASK   0x000003FFUL
#define PMB_WLAN_AGC2_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_WIDTH  10
#define PMB_WLAN_AGC2_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_SHIFT  0
#define PMB_WLAN_AGC2_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_SIGNED 0

/* Register WLAN_AGC_RXHP_SETTINGS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_RXHP_SETTINGS                        0x0054
#define ABS_PMB_WLAN_AGC2_RXHP_SETTINGS                    0xA5003E54UL

#define PMB_WLAN_AGC2_RXHP_LEV_PRE_FIRST_AGC_EST_MASK      0x00000001UL
#define PMB_WLAN_AGC2_RXHP_LEV_PRE_FIRST_AGC_EST_WIDTH     1
#define PMB_WLAN_AGC2_RXHP_LEV_PRE_FIRST_AGC_EST_SHIFT     0
#define PMB_WLAN_AGC2_RXHP_LEV_PRE_FIRST_AGC_EST_SIGNED    0

#define PMB_WLAN_AGC2_RXHP_LEV_POST_FIRST_AGC_EST_MASK     0x00000002UL
#define PMB_WLAN_AGC2_RXHP_LEV_POST_FIRST_AGC_EST_WIDTH    1
#define PMB_WLAN_AGC2_RXHP_LEV_POST_FIRST_AGC_EST_SHIFT    1
#define PMB_WLAN_AGC2_RXHP_LEV_POST_FIRST_AGC_EST_SIGNED   0

#define PMB_WLAN_AGC2_RXHP_LEV_START_SECOND_AGC_EST_MASK   0x00000004UL
#define PMB_WLAN_AGC2_RXHP_LEV_START_SECOND_AGC_EST_WIDTH  1
#define PMB_WLAN_AGC2_RXHP_LEV_START_SECOND_AGC_EST_SHIFT  2
#define PMB_WLAN_AGC2_RXHP_LEV_START_SECOND_AGC_EST_SIGNED 0

#define PMB_WLAN_AGC2_RXHP_LEV_POST_SECOND_AGC_EST_MASK    0x00000008UL
#define PMB_WLAN_AGC2_RXHP_LEV_POST_SECOND_AGC_EST_WIDTH   1
#define PMB_WLAN_AGC2_RXHP_LEV_POST_SECOND_AGC_EST_SHIFT   3
#define PMB_WLAN_AGC2_RXHP_LEV_POST_SECOND_AGC_EST_SIGNED  0

#define PMB_WLAN_AGC2_RXHP_LEV_IN_DISABLE_STATE_MASK       0x00000010UL
#define PMB_WLAN_AGC2_RXHP_LEV_IN_DISABLE_STATE_WIDTH      1
#define PMB_WLAN_AGC2_RXHP_LEV_IN_DISABLE_STATE_SHIFT      4
#define PMB_WLAN_AGC2_RXHP_LEV_IN_DISABLE_STATE_SIGNED     0

#define PMB_WLAN_AGC2_RXHP_POST_AGC_TRANSIENT_MASK         0x00003FE0UL
#define PMB_WLAN_AGC2_RXHP_POST_AGC_TRANSIENT_WIDTH        9
#define PMB_WLAN_AGC2_RXHP_POST_AGC_TRANSIENT_SHIFT        5
#define PMB_WLAN_AGC2_RXHP_POST_AGC_TRANSIENT_SIGNED       0

#define PMB_WLAN_AGC2_RXHP_PRE_AGC_TRANSIENT_MASK          0x007FC000UL
#define PMB_WLAN_AGC2_RXHP_PRE_AGC_TRANSIENT_WIDTH         9
#define PMB_WLAN_AGC2_RXHP_PRE_AGC_TRANSIENT_SHIFT         14
#define PMB_WLAN_AGC2_RXHP_PRE_AGC_TRANSIENT_SIGNED        0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS1 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_MAPPING_PARAMETERS_MODE_GAINS1     0x0058
#define ABS_PMB_WLAN_AGC2_MAPPING_PARAMETERS_MODE_GAINS1 0xA5003E58UL

#define PMB_WLAN_AGC2_MODE1_GAIN_MASK                    0x000000FFUL
#define PMB_WLAN_AGC2_MODE1_GAIN_WIDTH                   8
#define PMB_WLAN_AGC2_MODE1_GAIN_SHIFT                   0
#define PMB_WLAN_AGC2_MODE1_GAIN_SIGNED                  0

#define PMB_WLAN_AGC2_MODE2_GAIN_MASK                    0x0000FF00UL
#define PMB_WLAN_AGC2_MODE2_GAIN_WIDTH                   8
#define PMB_WLAN_AGC2_MODE2_GAIN_SHIFT                   8
#define PMB_WLAN_AGC2_MODE2_GAIN_SIGNED                  0

#define PMB_WLAN_AGC2_MODE3_GAIN_MASK                    0x00FF0000UL
#define PMB_WLAN_AGC2_MODE3_GAIN_WIDTH                   8
#define PMB_WLAN_AGC2_MODE3_GAIN_SHIFT                   16
#define PMB_WLAN_AGC2_MODE3_GAIN_SIGNED                  0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS2 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_MAPPING_PARAMETERS_MODE_GAINS2     0x005C
#define ABS_PMB_WLAN_AGC2_MAPPING_PARAMETERS_MODE_GAINS2 0xA5003E5CUL

#define PMB_WLAN_AGC2_MODE4_GAIN_MASK                    0x000000FFUL
#define PMB_WLAN_AGC2_MODE4_GAIN_WIDTH                   8
#define PMB_WLAN_AGC2_MODE4_GAIN_SHIFT                   0
#define PMB_WLAN_AGC2_MODE4_GAIN_SIGNED                  0

#define PMB_WLAN_AGC2_MODE5_GAIN_MASK                    0x0000FF00UL
#define PMB_WLAN_AGC2_MODE5_GAIN_WIDTH                   8
#define PMB_WLAN_AGC2_MODE5_GAIN_SHIFT                   8
#define PMB_WLAN_AGC2_MODE5_GAIN_SIGNED                  0

#define PMB_WLAN_AGC2_MODE6_GAIN_MASK                    0x00FF0000UL
#define PMB_WLAN_AGC2_MODE6_GAIN_WIDTH                   8
#define PMB_WLAN_AGC2_MODE6_GAIN_SHIFT                   16
#define PMB_WLAN_AGC2_MODE6_GAIN_SIGNED                  0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MAX_MIN_GAIN (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_MAPPING_PARAMETERS_MAX_MIN_GAIN     0x0060
#define ABS_PMB_WLAN_AGC2_MAPPING_PARAMETERS_MAX_MIN_GAIN 0xA5003E60UL

#define PMB_WLAN_AGC2_MIN_GAIN_MASK                       0x000000FFUL
#define PMB_WLAN_AGC2_MIN_GAIN_WIDTH                      8
#define PMB_WLAN_AGC2_MIN_GAIN_SHIFT                      0
#define PMB_WLAN_AGC2_MIN_GAIN_SIGNED                     0

#define PMB_WLAN_AGC2_MAX_GAIN_MASK                       0x0000FF00UL
#define PMB_WLAN_AGC2_MAX_GAIN_WIDTH                      8
#define PMB_WLAN_AGC2_MAX_GAIN_SHIFT                      8
#define PMB_WLAN_AGC2_MAX_GAIN_SIGNED                     0

/* Register WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY1 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_MAPPING_PARAMETERS_BOUNDARY1     0x0064
#define ABS_PMB_WLAN_AGC2_MAPPING_PARAMETERS_BOUNDARY1 0xA5003E64UL

#define PMB_WLAN_AGC2_GAIN_MODE1_BNDRY_MASK            0x000000FFUL
#define PMB_WLAN_AGC2_GAIN_MODE1_BNDRY_WIDTH           8
#define PMB_WLAN_AGC2_GAIN_MODE1_BNDRY_SHIFT           0
#define PMB_WLAN_AGC2_GAIN_MODE1_BNDRY_SIGNED          0

#define PMB_WLAN_AGC2_GAIN_MODE2_BNDRY_MASK            0x0000FF00UL
#define PMB_WLAN_AGC2_GAIN_MODE2_BNDRY_WIDTH           8
#define PMB_WLAN_AGC2_GAIN_MODE2_BNDRY_SHIFT           8
#define PMB_WLAN_AGC2_GAIN_MODE2_BNDRY_SIGNED          0

#define PMB_WLAN_AGC2_GAIN_MODE3_BNDRY_MASK            0x00FF0000UL
#define PMB_WLAN_AGC2_GAIN_MODE3_BNDRY_WIDTH           8
#define PMB_WLAN_AGC2_GAIN_MODE3_BNDRY_SHIFT           16
#define PMB_WLAN_AGC2_GAIN_MODE3_BNDRY_SIGNED          0

/* Register WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY2 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_MAPPING_PARAMETERS_BOUNDARY2     0x0068
#define ABS_PMB_WLAN_AGC2_MAPPING_PARAMETERS_BOUNDARY2 0xA5003E68UL

#define PMB_WLAN_AGC2_GAIN_MODE4_BNDRY_MASK            0x000000FFUL
#define PMB_WLAN_AGC2_GAIN_MODE4_BNDRY_WIDTH           8
#define PMB_WLAN_AGC2_GAIN_MODE4_BNDRY_SHIFT           0
#define PMB_WLAN_AGC2_GAIN_MODE4_BNDRY_SIGNED          0

#define PMB_WLAN_AGC2_GAIN_MODE5_BNDRY_MASK            0x0000FF00UL
#define PMB_WLAN_AGC2_GAIN_MODE5_BNDRY_WIDTH           8
#define PMB_WLAN_AGC2_GAIN_MODE5_BNDRY_SHIFT           8
#define PMB_WLAN_AGC2_GAIN_MODE5_BNDRY_SIGNED          0

/* Register WLAN_AGC_MAPPING_PATTERN (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_MAPPING_PATTERN           0x006C
#define ABS_PMB_WLAN_AGC2_MAPPING_PATTERN       0xA5003E6CUL

#define PMB_WLAN_AGC2_GAIN_MODE1_PATTERN_MASK   0x00000007UL
#define PMB_WLAN_AGC2_GAIN_MODE1_PATTERN_WIDTH  3
#define PMB_WLAN_AGC2_GAIN_MODE1_PATTERN_SHIFT  0
#define PMB_WLAN_AGC2_GAIN_MODE1_PATTERN_SIGNED 0

#define PMB_WLAN_AGC2_GAIN_MODE2_PATTERN_MASK   0x00000038UL
#define PMB_WLAN_AGC2_GAIN_MODE2_PATTERN_WIDTH  3
#define PMB_WLAN_AGC2_GAIN_MODE2_PATTERN_SHIFT  3
#define PMB_WLAN_AGC2_GAIN_MODE2_PATTERN_SIGNED 0

#define PMB_WLAN_AGC2_GAIN_MODE3_PATTERN_MASK   0x000001C0UL
#define PMB_WLAN_AGC2_GAIN_MODE3_PATTERN_WIDTH  3
#define PMB_WLAN_AGC2_GAIN_MODE3_PATTERN_SHIFT  6
#define PMB_WLAN_AGC2_GAIN_MODE3_PATTERN_SIGNED 0

#define PMB_WLAN_AGC2_GAIN_MODE4_PATTERN_MASK   0x00000E00UL
#define PMB_WLAN_AGC2_GAIN_MODE4_PATTERN_WIDTH  3
#define PMB_WLAN_AGC2_GAIN_MODE4_PATTERN_SHIFT  9
#define PMB_WLAN_AGC2_GAIN_MODE4_PATTERN_SIGNED 0

#define PMB_WLAN_AGC2_GAIN_MODE5_PATTERN_MASK   0x00007000UL
#define PMB_WLAN_AGC2_GAIN_MODE5_PATTERN_WIDTH  3
#define PMB_WLAN_AGC2_GAIN_MODE5_PATTERN_SHIFT  12
#define PMB_WLAN_AGC2_GAIN_MODE5_PATTERN_SIGNED 0

#define PMB_WLAN_AGC2_GAIN_MODE6_PATTERN_MASK   0x00038000UL
#define PMB_WLAN_AGC2_GAIN_MODE6_PATTERN_WIDTH  3
#define PMB_WLAN_AGC2_GAIN_MODE6_PATTERN_SHIFT  15
#define PMB_WLAN_AGC2_GAIN_MODE6_PATTERN_SIGNED 0

/* Register WLAN_AGC_BB_GAIN_OFFSET (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_BB_GAIN_OFFSET        0x0070
#define ABS_PMB_WLAN_AGC2_BB_GAIN_OFFSET    0xA5003E70UL

#define PMB_WLAN_AGC2_BB_GAIN_OFFSET_MASK   0x0000003FUL
#define PMB_WLAN_AGC2_BB_GAIN_OFFSET_WIDTH  6
#define PMB_WLAN_AGC2_BB_GAIN_OFFSET_SHIFT  0
#define PMB_WLAN_AGC2_BB_GAIN_OFFSET_SIGNED 0

/* Register WLAN_AGC_BB_MAX_MIN_GAIN (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_BB_MAX_MIN_GAIN     0x0074
#define ABS_PMB_WLAN_AGC2_BB_MAX_MIN_GAIN 0xA5003E74UL

#define PMB_WLAN_AGC2_BB_MIN_GAIN_MASK    0x000000FFUL
#define PMB_WLAN_AGC2_BB_MIN_GAIN_WIDTH   8
#define PMB_WLAN_AGC2_BB_MIN_GAIN_SHIFT   0
#define PMB_WLAN_AGC2_BB_MIN_GAIN_SIGNED  0

#define PMB_WLAN_AGC2_BB_MAX_GAIN_MASK    0x0000FF00UL
#define PMB_WLAN_AGC2_BB_MAX_GAIN_WIDTH   8
#define PMB_WLAN_AGC2_BB_MAX_GAIN_SHIFT   8
#define PMB_WLAN_AGC2_BB_MAX_GAIN_SIGNED  0

/* Register WLAN_AGC_GAIN_MAPPER_METHOD (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_GAIN_MAPPER_METHOD                 0x0078
#define ABS_PMB_WLAN_AGC2_GAIN_MAPPER_METHOD             0xA5003E78UL

#define PMB_WLAN_AGC2_GAIN_MAPPER_METHOD_MASK            0x00000001UL
#define PMB_WLAN_AGC2_GAIN_MAPPER_METHOD_WIDTH           1
#define PMB_WLAN_AGC2_GAIN_MAPPER_METHOD_SHIFT           0
#define PMB_WLAN_AGC2_GAIN_MAPPER_METHOD_SIGNED          0

#define PMB_WLAN_AGC2_DEBUG_MODE_RF_RSSI_INPUT_EN_MASK   0x00000002UL
#define PMB_WLAN_AGC2_DEBUG_MODE_RF_RSSI_INPUT_EN_WIDTH  1
#define PMB_WLAN_AGC2_DEBUG_MODE_RF_RSSI_INPUT_EN_SHIFT  1
#define PMB_WLAN_AGC2_DEBUG_MODE_RF_RSSI_INPUT_EN_SIGNED 0

/* Register WLAN_AGC_TRIGGER_TARGET_AND_SIGRSSI_DIFF (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_TRIGGER_TARGET_AND_SIGRSSI_DIFF      0x007C
#define ABS_PMB_WLAN_AGC2_TRIGGER_TARGET_AND_SIGRSSI_DIFF  0xA5003E7CUL

#define PMB_WLAN_AGC2_AGC_TRIGGER_LOWER_RSSI_THRESH_MASK   0x000000FFUL
#define PMB_WLAN_AGC2_AGC_TRIGGER_LOWER_RSSI_THRESH_WIDTH  8
#define PMB_WLAN_AGC2_AGC_TRIGGER_LOWER_RSSI_THRESH_SHIFT  0
#define PMB_WLAN_AGC2_AGC_TRIGGER_LOWER_RSSI_THRESH_SIGNED 0

#define PMB_WLAN_AGC2_AGC_TRIGGER_UPPER_RSSI_THRESH_MASK   0x0000FF00UL
#define PMB_WLAN_AGC2_AGC_TRIGGER_UPPER_RSSI_THRESH_WIDTH  8
#define PMB_WLAN_AGC2_AGC_TRIGGER_UPPER_RSSI_THRESH_SHIFT  8
#define PMB_WLAN_AGC2_AGC_TRIGGER_UPPER_RSSI_THRESH_SIGNED 0

/* Register WLAN_AGC_SET_INIT_GAIN_IN_TRIGGER (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_SET_INIT_GAIN_IN_TRIGGER              0x0080
#define ABS_PMB_WLAN_AGC2_SET_INIT_GAIN_IN_TRIGGER          0xA5003E80UL

#define PMB_WLAN_AGC2_SET_INIT_GAIN_IN_TRIGGER_STATE_MASK   0x00000001UL
#define PMB_WLAN_AGC2_SET_INIT_GAIN_IN_TRIGGER_STATE_WIDTH  1
#define PMB_WLAN_AGC2_SET_INIT_GAIN_IN_TRIGGER_STATE_SHIFT  0
#define PMB_WLAN_AGC2_SET_INIT_GAIN_IN_TRIGGER_STATE_SIGNED 0

/* Register WLAN_AGC_TRIGGER_CLIP_THRESH (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_TRIGGER_CLIP_THRESH            0x0084
#define ABS_PMB_WLAN_AGC2_TRIGGER_CLIP_THRESH        0xA5003E84UL

#define PMB_WLAN_AGC2_AGC_TRIGGER_CLIP_THRESH_MASK   0x000007FFUL
#define PMB_WLAN_AGC2_AGC_TRIGGER_CLIP_THRESH_WIDTH  11
#define PMB_WLAN_AGC2_AGC_TRIGGER_CLIP_THRESH_SHIFT  0
#define PMB_WLAN_AGC2_AGC_TRIGGER_CLIP_THRESH_SIGNED 0

/* Register WLAN_AGC_TRIGGER_DISABLE (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_TRIGGER_DISABLE            0x0088
#define ABS_PMB_WLAN_AGC2_TRIGGER_DISABLE        0xA5003E88UL

#define PMB_WLAN_AGC2_AGC_TRIGGER_DISABLE_MASK   0x00000001UL
#define PMB_WLAN_AGC2_AGC_TRIGGER_DISABLE_WIDTH  1
#define PMB_WLAN_AGC2_AGC_TRIGGER_DISABLE_SHIFT  0
#define PMB_WLAN_AGC2_AGC_TRIGGER_DISABLE_SIGNED 0

/* Register WLAN_AGC_MAX_RF_RSSI_STATUS_COUNT (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_MAX_RF_RSSI_STATUS_COUNT                0x008C
#define ABS_PMB_WLAN_AGC2_MAX_RF_RSSI_STATUS_COUNT            0xA5003E8CUL

#define PMB_WLAN_AGC2_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_MASK   0x0000000FUL
#define PMB_WLAN_AGC2_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_WIDTH  4
#define PMB_WLAN_AGC2_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_SHIFT  0
#define PMB_WLAN_AGC2_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_SIGNED 0

/* Register WLAN_AGC_GAIN_THRESHOLD_FOR_CCA (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_GAIN_THRESHOLD_FOR_CCA            0x0090
#define ABS_PMB_WLAN_AGC2_GAIN_THRESHOLD_FOR_CCA        0xA5003E90UL

#define PMB_WLAN_AGC2_GAIN_THRESHOLD1_TO_SET_CCA_MASK   0x000000FFUL
#define PMB_WLAN_AGC2_GAIN_THRESHOLD1_TO_SET_CCA_WIDTH  8
#define PMB_WLAN_AGC2_GAIN_THRESHOLD1_TO_SET_CCA_SHIFT  0
#define PMB_WLAN_AGC2_GAIN_THRESHOLD1_TO_SET_CCA_SIGNED 0

#define PMB_WLAN_AGC2_GAIN_THRESHOLD2_TO_SET_CCA_MASK   0x0000FF00UL
#define PMB_WLAN_AGC2_GAIN_THRESHOLD2_TO_SET_CCA_WIDTH  8
#define PMB_WLAN_AGC2_GAIN_THRESHOLD2_TO_SET_CCA_SHIFT  8
#define PMB_WLAN_AGC2_GAIN_THRESHOLD2_TO_SET_CCA_SIGNED 0

/* Register WLAN_AGC_WAIT_TIME_AFTER_TRIGGER (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_WAIT_TIME_AFTER_TRIGGER            0x0094
#define ABS_PMB_WLAN_AGC2_WAIT_TIME_AFTER_TRIGGER        0xA5003E94UL

#define PMB_WLAN_AGC2_WAIT_TIME_AFTER_AGC_TRIGGER_MASK   0x000003FFUL
#define PMB_WLAN_AGC2_WAIT_TIME_AFTER_AGC_TRIGGER_WIDTH  10
#define PMB_WLAN_AGC2_WAIT_TIME_AFTER_AGC_TRIGGER_SHIFT  0
#define PMB_WLAN_AGC2_WAIT_TIME_AFTER_AGC_TRIGGER_SIGNED 0

/* Register WLAN_AGC_FIN_VAL_MAPPED (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIN_VAL_MAPPED          0x0098
#define ABS_PMB_WLAN_AGC2_FIN_VAL_MAPPED      0xA5003E98UL

#define PMB_WLAN_AGC2_MAPPED_AGC_VALUE_MASK   0x000003FFUL
#define PMB_WLAN_AGC2_MAPPED_AGC_VALUE_WIDTH  10
#define PMB_WLAN_AGC2_MAPPED_AGC_VALUE_SHIFT  0
#define PMB_WLAN_AGC2_MAPPED_AGC_VALUE_SIGNED 0

/* Register WLAN_AGC_FIN_VAL (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIN_VAL                0x009C
#define ABS_PMB_WLAN_AGC2_FIN_VAL            0xA5003E9CUL

#define PMB_WLAN_AGC2_AGC_FINAL_VALUE_MASK   0x000000FFUL
#define PMB_WLAN_AGC2_AGC_FINAL_VALUE_WIDTH  8
#define PMB_WLAN_AGC2_AGC_FINAL_VALUE_SHIFT  0
#define PMB_WLAN_AGC2_AGC_FINAL_VALUE_SIGNED 0

/* Register WLAN_AGC_STATUS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_STATUS                                     0x00A0
#define ABS_PMB_WLAN_AGC2_STATUS                                 0xA5003EA0UL

#define PMB_WLAN_AGC2_FIRST_AGC_DONE_MASK                        0x00000001UL
#define PMB_WLAN_AGC2_FIRST_AGC_DONE_WIDTH                       1
#define PMB_WLAN_AGC2_FIRST_AGC_DONE_SHIFT                       0
#define PMB_WLAN_AGC2_FIRST_AGC_DONE_SIGNED                      0

#define PMB_WLAN_AGC2_SECOND_AGC_DONE_MASK                       0x00000002UL
#define PMB_WLAN_AGC2_SECOND_AGC_DONE_WIDTH                      1
#define PMB_WLAN_AGC2_SECOND_AGC_DONE_SHIFT                      1
#define PMB_WLAN_AGC2_SECOND_AGC_DONE_SIGNED                     0

#define PMB_WLAN_AGC2_RF_RSSI_STATUS_MASK                        0x00000004UL
#define PMB_WLAN_AGC2_RF_RSSI_STATUS_WIDTH                       1
#define PMB_WLAN_AGC2_RF_RSSI_STATUS_SHIFT                       2
#define PMB_WLAN_AGC2_RF_RSSI_STATUS_SIGNED                      0

#define PMB_WLAN_AGC2_RF_RSSI_VALID_MASK                         0x00000008UL
#define PMB_WLAN_AGC2_RF_RSSI_VALID_WIDTH                        1
#define PMB_WLAN_AGC2_RF_RSSI_VALID_SHIFT                        3
#define PMB_WLAN_AGC2_RF_RSSI_VALID_SIGNED                       0

#define PMB_WLAN_AGC2_CCA_STATUS_FROM_GAIN_EST_MASK              0x00000010UL
#define PMB_WLAN_AGC2_CCA_STATUS_FROM_GAIN_EST_WIDTH             1
#define PMB_WLAN_AGC2_CCA_STATUS_FROM_GAIN_EST_SHIFT             4
#define PMB_WLAN_AGC2_CCA_STATUS_FROM_GAIN_EST_SIGNED            0

#define PMB_WLAN_AGC2_AGC_IN_TRANSIENT_MASK                      0x00000020UL
#define PMB_WLAN_AGC2_AGC_IN_TRANSIENT_WIDTH                     1
#define PMB_WLAN_AGC2_AGC_IN_TRANSIENT_SHIFT                     5
#define PMB_WLAN_AGC2_AGC_IN_TRANSIENT_SIGNED                    0

#define PMB_WLAN_AGC2_HW_AGC_TRIGGER_DISABLE_STATUS_MASK         0x00000040UL
#define PMB_WLAN_AGC2_HW_AGC_TRIGGER_DISABLE_STATUS_WIDTH        1
#define PMB_WLAN_AGC2_HW_AGC_TRIGGER_DISABLE_STATUS_SHIFT        6
#define PMB_WLAN_AGC2_HW_AGC_TRIGGER_DISABLE_STATUS_SIGNED       0

#define PMB_WLAN_AGC2_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_MASK   0x00000380UL
#define PMB_WLAN_AGC2_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_WIDTH  3
#define PMB_WLAN_AGC2_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_SHIFT  7
#define PMB_WLAN_AGC2_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_SIGNED 0

#define PMB_WLAN_AGC2_RF_RSSI_STATUS_FULL_MASK                   0x00007000UL
#define PMB_WLAN_AGC2_RF_RSSI_STATUS_FULL_WIDTH                  3
#define PMB_WLAN_AGC2_RF_RSSI_STATUS_FULL_SHIFT                  12
#define PMB_WLAN_AGC2_RF_RSSI_STATUS_FULL_SIGNED                 0

#define PMB_WLAN_AGC2_DEBUG_MODE_RF_RSSI_AVG_START_MASK          0x00008000UL
#define PMB_WLAN_AGC2_DEBUG_MODE_RF_RSSI_AVG_START_WIDTH         1
#define PMB_WLAN_AGC2_DEBUG_MODE_RF_RSSI_AVG_START_SHIFT         15
#define PMB_WLAN_AGC2_DEBUG_MODE_RF_RSSI_AVG_START_SIGNED        0

/* Register WLAN_AGC_DEBUG_INFO1 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_DEBUG_INFO1                               0x00A4
#define ABS_PMB_WLAN_AGC2_DEBUG_INFO1                           0xA5003EA4UL

#define PMB_WLAN_AGC2_NO_OF_RF_RSSI_ITERATIONS_MASK             0x0000000FUL
#define PMB_WLAN_AGC2_NO_OF_RF_RSSI_ITERATIONS_WIDTH            4
#define PMB_WLAN_AGC2_NO_OF_RF_RSSI_ITERATIONS_SHIFT            0
#define PMB_WLAN_AGC2_NO_OF_RF_RSSI_ITERATIONS_SIGNED           0

#define PMB_WLAN_AGC2_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_MASK   0x000000F0UL
#define PMB_WLAN_AGC2_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_WIDTH  4
#define PMB_WLAN_AGC2_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_SHIFT  4
#define PMB_WLAN_AGC2_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_SIGNED 0

#define PMB_WLAN_AGC2_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_MASK     0x00000F00UL
#define PMB_WLAN_AGC2_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_WIDTH    4
#define PMB_WLAN_AGC2_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_SHIFT    8
#define PMB_WLAN_AGC2_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_SIGNED   0

/* Register WLAN_AGC_DEBUG_INFO2 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_DEBUG_INFO2                        0x00A8
#define ABS_PMB_WLAN_AGC2_DEBUG_INFO2                    0xA5003EA8UL

#define PMB_WLAN_AGC2_CLIP_COUNT_FIRST_ITERATION_MASK    0x00000FFFUL
#define PMB_WLAN_AGC2_CLIP_COUNT_FIRST_ITERATION_WIDTH   12
#define PMB_WLAN_AGC2_CLIP_COUNT_FIRST_ITERATION_SHIFT   0
#define PMB_WLAN_AGC2_CLIP_COUNT_FIRST_ITERATION_SIGNED  0

#define PMB_WLAN_AGC2_CLIP_COUNT_SECOND_ITERATION_MASK   0x00FFF000UL
#define PMB_WLAN_AGC2_CLIP_COUNT_SECOND_ITERATION_WIDTH  12
#define PMB_WLAN_AGC2_CLIP_COUNT_SECOND_ITERATION_SHIFT  12
#define PMB_WLAN_AGC2_CLIP_COUNT_SECOND_ITERATION_SIGNED 0

/* Register WLAN_AGC_VARIANCE_OUT (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_VARIANCE_OUT                  0x00AC
#define ABS_PMB_WLAN_AGC2_VARIANCE_OUT              0xA5003EACUL

#define PMB_WLAN_AGC2_VARIANCE_IN_DB_LATCHED_MASK   0x000000FFUL
#define PMB_WLAN_AGC2_VARIANCE_IN_DB_LATCHED_WIDTH  8
#define PMB_WLAN_AGC2_VARIANCE_IN_DB_LATCHED_SHIFT  0
#define PMB_WLAN_AGC2_VARIANCE_IN_DB_LATCHED_SIGNED 0

#define PMB_WLAN_AGC2_VARIANCE_IN_DB_LIVE_MASK      0x0000FF00UL
#define PMB_WLAN_AGC2_VARIANCE_IN_DB_LIVE_WIDTH     8
#define PMB_WLAN_AGC2_VARIANCE_IN_DB_LIVE_SHIFT     8
#define PMB_WLAN_AGC2_VARIANCE_IN_DB_LIVE_SIGNED    0

#define PMB_WLAN_AGC2_VARIANCE_LIVE_VALID_MASK      0x00800000UL
#define PMB_WLAN_AGC2_VARIANCE_LIVE_VALID_WIDTH     1
#define PMB_WLAN_AGC2_VARIANCE_LIVE_VALID_SHIFT     23
#define PMB_WLAN_AGC2_VARIANCE_LIVE_VALID_SIGNED    0

/* Register WLAN_AGC_RSSI_COMPUTE_SETTINGS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_RSSI_COMPUTE_SETTINGS      0x00B0
#define ABS_PMB_WLAN_AGC2_RSSI_COMPUTE_SETTINGS  0xA5003EB0UL

#define PMB_WLAN_AGC2_RSSI_COMP_FACTOR_MASK      0x000000FFUL
#define PMB_WLAN_AGC2_RSSI_COMP_FACTOR_WIDTH     8
#define PMB_WLAN_AGC2_RSSI_COMP_FACTOR_SHIFT     0
#define PMB_WLAN_AGC2_RSSI_COMP_FACTOR_SIGNED    0

#define PMB_WLAN_AGC2_VAR_MVG_AVG_EST_LEN_MASK   0x00000300UL
#define PMB_WLAN_AGC2_VAR_MVG_AVG_EST_LEN_WIDTH  2
#define PMB_WLAN_AGC2_VAR_MVG_AVG_EST_LEN_SHIFT  8
#define PMB_WLAN_AGC2_VAR_MVG_AVG_EST_LEN_SIGNED 0

#define PMB_WLAN_AGC2_AGC_DONE_TIMEOUT_MASK      0x00FFF000UL
#define PMB_WLAN_AGC2_AGC_DONE_TIMEOUT_WIDTH     12
#define PMB_WLAN_AGC2_AGC_DONE_TIMEOUT_SHIFT     12
#define PMB_WLAN_AGC2_AGC_DONE_TIMEOUT_SIGNED    0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1                0x00B4
#define ABS_PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1            0xA5003EB4UL

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2                0x00B8
#define ABS_PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2            0xA5003EB8UL

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3                0x00BC
#define ABS_PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3            0xA5003EBCUL

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4                0x00C0
#define ABS_PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4            0xA5003EC0UL

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5                0x00C4
#define ABS_PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5            0xA5003EC4UL

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6                0x00C8
#define ABS_PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6            0xA5003EC8UL

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC2_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_AACI_DET_SETTINGS_REG_1 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_AACI_DET_SETTINGS_REG_1         0x00CC
#define ABS_PMB_WLAN_AGC2_AACI_DET_SETTINGS_REG_1     0xA5003ECCUL

#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_1_MASK   0x000000FFUL
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_1_WIDTH  8
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_1_SHIFT  0
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_1_SIGNED 0

#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_2_MASK   0x0000FF00UL
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_2_WIDTH  8
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_2_SHIFT  8
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_2_SIGNED 0

#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_3_MASK   0x00FF0000UL
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_3_WIDTH  8
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_3_SHIFT  16
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_3_SIGNED 0

/* Register WLAN_AGC_AACI_DET_SETTINGS_REG_2 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_AACI_DET_SETTINGS_REG_2         0x00D0
#define ABS_PMB_WLAN_AGC2_AACI_DET_SETTINGS_REG_2     0xA5003ED0UL

#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_4_MASK   0x000000FFUL
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_4_WIDTH  8
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_4_SHIFT  0
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_4_SIGNED 0

#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_5_MASK   0x0000FF00UL
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_5_WIDTH  8
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_5_SHIFT  8
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_5_SIGNED 0

#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_6_MASK   0x00FF0000UL
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_6_WIDTH  8
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_6_SHIFT  16
#define PMB_WLAN_AGC2_MIN_RSSI_LNA_GAIN_MODE_6_SIGNED 0

/* Register WLAN_AGC_AACI_DET_THRESHOLD (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_AACI_DET_THRESHOLD        0x00D4
#define ABS_PMB_WLAN_AGC2_AACI_DET_THRESHOLD    0xA5003ED4UL

#define PMB_WLAN_AGC2_AACI_DET_THRESHOLD_MASK   0x000000FFUL
#define PMB_WLAN_AGC2_AACI_DET_THRESHOLD_WIDTH  8
#define PMB_WLAN_AGC2_AACI_DET_THRESHOLD_SHIFT  0
#define PMB_WLAN_AGC2_AACI_DET_THRESHOLD_SIGNED 0

/* Register WLAN_AGC_LNA_GAIN_CTRL_SETTINGS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_LNA_GAIN_CTRL_SETTINGS                          0x00D8
#define ABS_PMB_WLAN_AGC2_LNA_GAIN_CTRL_SETTINGS                      0xA5003ED8UL

#define PMB_WLAN_AGC2_LAST_LNA_STAGE_BEFORE_EXIT_MASK                 0x00000007UL
#define PMB_WLAN_AGC2_LAST_LNA_STAGE_BEFORE_EXIT_WIDTH                3
#define PMB_WLAN_AGC2_LAST_LNA_STAGE_BEFORE_EXIT_SHIFT                0
#define PMB_WLAN_AGC2_LAST_LNA_STAGE_BEFORE_EXIT_SIGNED               0

#define PMB_WLAN_AGC2_LNA_GAIN_CTRL_MODE_MASK                         0x00000018UL
#define PMB_WLAN_AGC2_LNA_GAIN_CTRL_MODE_WIDTH                        2
#define PMB_WLAN_AGC2_LNA_GAIN_CTRL_MODE_SHIFT                        3
#define PMB_WLAN_AGC2_LNA_GAIN_CTRL_MODE_SIGNED                       0

#define PMB_WLAN_AGC2_LNA_GAIN_SETTLING_TIME_MASK                     0x00001FE0UL
#define PMB_WLAN_AGC2_LNA_GAIN_SETTLING_TIME_WIDTH                    8
#define PMB_WLAN_AGC2_LNA_GAIN_SETTLING_TIME_SHIFT                    5
#define PMB_WLAN_AGC2_LNA_GAIN_SETTLING_TIME_SIGNED                   0

#define PMB_WLAN_AGC2_RF_RSSI_LNA_SAT_THRES_MASK                      0x0000E000UL
#define PMB_WLAN_AGC2_RF_RSSI_LNA_SAT_THRES_WIDTH                     3
#define PMB_WLAN_AGC2_RF_RSSI_LNA_SAT_THRES_SHIFT                     13
#define PMB_WLAN_AGC2_RF_RSSI_LNA_SAT_THRES_SIGNED                    0

#define PMB_WLAN_AGC2_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_MASK     0x00010000UL
#define PMB_WLAN_AGC2_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_WIDTH    1
#define PMB_WLAN_AGC2_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_SHIFT    16
#define PMB_WLAN_AGC2_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_SIGNED   0

#define PMB_WLAN_AGC2_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_MASK   0x00020000UL
#define PMB_WLAN_AGC2_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_WIDTH  1
#define PMB_WLAN_AGC2_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_SHIFT  17
#define PMB_WLAN_AGC2_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_SIGNED 0

#define PMB_WLAN_AGC2_INIT_LNA_GAIN_MASK                              0x001C0000UL
#define PMB_WLAN_AGC2_INIT_LNA_GAIN_WIDTH                             3
#define PMB_WLAN_AGC2_INIT_LNA_GAIN_SHIFT                             18
#define PMB_WLAN_AGC2_INIT_LNA_GAIN_SIGNED                            0

/* Register WLAN_AGC_DEBUG_MODE_RF_RSSI_STATUS_IN (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_DEBUG_MODE_RF_RSSI_STATUS_IN      0x00DC
#define ABS_PMB_WLAN_AGC2_DEBUG_MODE_RF_RSSI_STATUS_IN  0xA5003EDCUL

#define PMB_WLAN_AGC2_DEBUG_RF_RSSI_STATUS_IN_MASK      0x00000007UL
#define PMB_WLAN_AGC2_DEBUG_RF_RSSI_STATUS_IN_WIDTH     3
#define PMB_WLAN_AGC2_DEBUG_RF_RSSI_STATUS_IN_SHIFT     0
#define PMB_WLAN_AGC2_DEBUG_RF_RSSI_STATUS_IN_SIGNED    0

#define PMB_WLAN_AGC2_DEBUG_RF_RSSI_STATUS_VALID_MASK   0x00000008UL
#define PMB_WLAN_AGC2_DEBUG_RF_RSSI_STATUS_VALID_WIDTH  1
#define PMB_WLAN_AGC2_DEBUG_RF_RSSI_STATUS_VALID_SHIFT  3
#define PMB_WLAN_AGC2_DEBUG_RF_RSSI_STATUS_VALID_SIGNED 0

/* Register WLAN_AGC_AACI_DET_SETTINGS_REG_3 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_AACI_DET_SETTINGS_REG_3               0x00E0
#define ABS_PMB_WLAN_AGC2_AACI_DET_SETTINGS_REG_3           0xA5003EE0UL

#define PMB_WLAN_AGC2_AACI_DET_AGC_VAR_EST_TOLERANCE_MASK   0x0000000FUL
#define PMB_WLAN_AGC2_AACI_DET_AGC_VAR_EST_TOLERANCE_WIDTH  4
#define PMB_WLAN_AGC2_AACI_DET_AGC_VAR_EST_TOLERANCE_SHIFT  0
#define PMB_WLAN_AGC2_AACI_DET_AGC_VAR_EST_TOLERANCE_SIGNED 0

#define PMB_WLAN_AGC2_EN_AACI_DISAPP_DET_LOGIC_MASK         0x00000010UL
#define PMB_WLAN_AGC2_EN_AACI_DISAPP_DET_LOGIC_WIDTH        1
#define PMB_WLAN_AGC2_EN_AACI_DISAPP_DET_LOGIC_SHIFT        4
#define PMB_WLAN_AGC2_EN_AACI_DISAPP_DET_LOGIC_SIGNED       0

#define PMB_WLAN_AGC2_AACI_TARGET_LEVEL_DB_MASK             0x00001FE0UL
#define PMB_WLAN_AGC2_AACI_TARGET_LEVEL_DB_WIDTH            8
#define PMB_WLAN_AGC2_AACI_TARGET_LEVEL_DB_SHIFT            5
#define PMB_WLAN_AGC2_AACI_TARGET_LEVEL_DB_SIGNED           0

#define PMB_WLAN_AGC2_WAIT_BEFORE_AACI_DISAPP_SETUP_MASK    0x0007E000UL
#define PMB_WLAN_AGC2_WAIT_BEFORE_AACI_DISAPP_SETUP_WIDTH   6
#define PMB_WLAN_AGC2_WAIT_BEFORE_AACI_DISAPP_SETUP_SHIFT   13
#define PMB_WLAN_AGC2_WAIT_BEFORE_AACI_DISAPP_SETUP_SIGNED  0

#define PMB_WLAN_AGC2_RF_RSSI_STEP_SIZE_DB_MASK             0x00380000UL
#define PMB_WLAN_AGC2_RF_RSSI_STEP_SIZE_DB_WIDTH            3
#define PMB_WLAN_AGC2_RF_RSSI_STEP_SIZE_DB_SHIFT            19
#define PMB_WLAN_AGC2_RF_RSSI_STEP_SIZE_DB_SIGNED           0

/* Register WLAN_AGC_RF_NOISE_FLOOR_REG_1 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_RF_NOISE_FLOOR_REG_1          0x00E4
#define ABS_PMB_WLAN_AGC2_RF_NOISE_FLOOR_REG_1      0xA5003EE4UL

#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE0_MASK   0x000000FFUL
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE0_WIDTH  8
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE0_SHIFT  0
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE0_SIGNED 0

#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE1_MASK   0x0000FF00UL
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE1_WIDTH  8
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE1_SHIFT  8
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE1_SIGNED 0

#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE2_MASK   0x00FF0000UL
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE2_WIDTH  8
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE2_SHIFT  16
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE2_SIGNED 0

/* Register WLAN_AGC_RF_NOISE_FLOOR_REG_2 (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_RF_NOISE_FLOOR_REG_2          0x00E8
#define ABS_PMB_WLAN_AGC2_RF_NOISE_FLOOR_REG_2      0xA5003EE8UL

#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE3_MASK   0x000000FFUL
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE3_WIDTH  8
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE3_SHIFT  0
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE3_SIGNED 0

#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE4_MASK   0x0000FF00UL
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE4_WIDTH  8
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE4_SHIFT  8
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE4_SIGNED 0

#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE5_MASK   0x00FF0000UL
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE5_WIDTH  8
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE5_SHIFT  16
#define PMB_WLAN_AGC2_NOISE_FLOOR_LNA_STAGE5_SIGNED 0

/* Register WLAN_AGC_DEBUG_SIGNALS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_DEBUG_SIGNALS                     0x00F8
#define ABS_PMB_WLAN_AGC2_DEBUG_SIGNALS                 0xA5003EF8UL

#define PMB_WLAN_AGC2_DEBUG_RSSI_AVG_START_MASK         0x00000001UL
#define PMB_WLAN_AGC2_DEBUG_RSSI_AVG_START_WIDTH        1
#define PMB_WLAN_AGC2_DEBUG_RSSI_AVG_START_SHIFT        0
#define PMB_WLAN_AGC2_DEBUG_RSSI_AVG_START_SIGNED       0

#define PMB_WLAN_AGC2_DEBUG_LNA_INCR_MASK               0x00000002UL
#define PMB_WLAN_AGC2_DEBUG_LNA_INCR_WIDTH              1
#define PMB_WLAN_AGC2_DEBUG_LNA_INCR_SHIFT              1
#define PMB_WLAN_AGC2_DEBUG_LNA_INCR_SIGNED             0

#define PMB_WLAN_AGC2_DEBUG_DECR_MASK                   0x00000004UL
#define PMB_WLAN_AGC2_DEBUG_DECR_WIDTH                  1
#define PMB_WLAN_AGC2_DEBUG_DECR_SHIFT                  2
#define PMB_WLAN_AGC2_DEBUG_DECR_SIGNED                 0

#define PMB_WLAN_AGC2_DEBUG_FREEZE_MASK                 0x00000008UL
#define PMB_WLAN_AGC2_DEBUG_FREEZE_WIDTH                1
#define PMB_WLAN_AGC2_DEBUG_FREEZE_SHIFT                3
#define PMB_WLAN_AGC2_DEBUG_FREEZE_SIGNED               0

#define PMB_WLAN_AGC2_DEBUG_TRIGGER_MASK                0x00000010UL
#define PMB_WLAN_AGC2_DEBUG_TRIGGER_WIDTH               1
#define PMB_WLAN_AGC2_DEBUG_TRIGGER_SHIFT               4
#define PMB_WLAN_AGC2_DEBUG_TRIGGER_SIGNED              0

#define PMB_WLAN_AGC2_DEBUG_LNA_ADJ_IN_PROGRESS_MASK    0x00000020UL
#define PMB_WLAN_AGC2_DEBUG_LNA_ADJ_IN_PROGRESS_WIDTH   1
#define PMB_WLAN_AGC2_DEBUG_LNA_ADJ_IN_PROGRESS_SHIFT   5
#define PMB_WLAN_AGC2_DEBUG_LNA_ADJ_IN_PROGRESS_SIGNED  0

#define PMB_WLAN_AGC2_DEBUG_LNA_STAGE_MASK              0x000001C0UL
#define PMB_WLAN_AGC2_DEBUG_LNA_STAGE_WIDTH             3
#define PMB_WLAN_AGC2_DEBUG_LNA_STAGE_SHIFT             6
#define PMB_WLAN_AGC2_DEBUG_LNA_STAGE_SIGNED            0

#define PMB_WLAN_AGC2_DEBUG_FORCE_INPUT_SIGNALS_MASK    0x00400000UL
#define PMB_WLAN_AGC2_DEBUG_FORCE_INPUT_SIGNALS_WIDTH   1
#define PMB_WLAN_AGC2_DEBUG_FORCE_INPUT_SIGNALS_SHIFT   22
#define PMB_WLAN_AGC2_DEBUG_FORCE_INPUT_SIGNALS_SIGNED  0

#define PMB_WLAN_AGC2_DEBUG_FORCE_OUTPUT_SIGNALS_MASK   0x00800000UL
#define PMB_WLAN_AGC2_DEBUG_FORCE_OUTPUT_SIGNALS_WIDTH  1
#define PMB_WLAN_AGC2_DEBUG_FORCE_OUTPUT_SIGNALS_SHIFT  23
#define PMB_WLAN_AGC2_DEBUG_FORCE_OUTPUT_SIGNALS_SIGNED 0

/* Register WLAN_AGC_DEBUG_LNA_GAIN (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_DEBUG_LNA_GAIN        0x00FC
#define ABS_PMB_WLAN_AGC2_DEBUG_LNA_GAIN    0xA5003EFCUL

#define PMB_WLAN_AGC2_LNA_GAIN_FORCE_MASK   0x00000001UL
#define PMB_WLAN_AGC2_LNA_GAIN_FORCE_WIDTH  1
#define PMB_WLAN_AGC2_LNA_GAIN_FORCE_SHIFT  0
#define PMB_WLAN_AGC2_LNA_GAIN_FORCE_SIGNED 0

#define PMB_WLAN_AGC2_LNA_GAIN_VALUE_MASK   0x0000000EUL
#define PMB_WLAN_AGC2_LNA_GAIN_VALUE_WIDTH  3
#define PMB_WLAN_AGC2_LNA_GAIN_VALUE_SHIFT  1
#define PMB_WLAN_AGC2_LNA_GAIN_VALUE_SIGNED 0

/* Register WLAN_AGC_CONTROL_REGISTER (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_CONTROL_REGISTER                 0x0000
#define ABS_PMB_WLAN_AGC3_CONTROL_REGISTER             0xA5004000UL

#define PMB_WLAN_AGC3_AGC_MOD_RST_MASK                 0x00000001UL
#define PMB_WLAN_AGC3_AGC_MOD_RST_WIDTH                1
#define PMB_WLAN_AGC3_AGC_MOD_RST_SHIFT                0
#define PMB_WLAN_AGC3_AGC_MOD_RST_SIGNED               0

#define PMB_WLAN_AGC3_MODULE_EN_MASK                   0x00000002UL
#define PMB_WLAN_AGC3_MODULE_EN_WIDTH                  1
#define PMB_WLAN_AGC3_MODULE_EN_SHIFT                  1
#define PMB_WLAN_AGC3_MODULE_EN_SIGNED                 0

#define PMB_WLAN_AGC3_INIT_GAIN_SEL_ENABLE_MASK        0x00000004UL
#define PMB_WLAN_AGC3_INIT_GAIN_SEL_ENABLE_WIDTH       1
#define PMB_WLAN_AGC3_INIT_GAIN_SEL_ENABLE_SHIFT       2
#define PMB_WLAN_AGC3_INIT_GAIN_SEL_ENABLE_SIGNED      0

#define PMB_WLAN_AGC3_GAIN_SEL_TOGGLE_ENABLE_MASK      0x00000008UL
#define PMB_WLAN_AGC3_GAIN_SEL_TOGGLE_ENABLE_WIDTH     1
#define PMB_WLAN_AGC3_GAIN_SEL_TOGGLE_ENABLE_SHIFT     3
#define PMB_WLAN_AGC3_GAIN_SEL_TOGGLE_ENABLE_SIGNED    0

#define PMB_WLAN_AGC3_EN_RF_STATUS_GAIN_SET_MASK       0x00000010UL
#define PMB_WLAN_AGC3_EN_RF_STATUS_GAIN_SET_WIDTH      1
#define PMB_WLAN_AGC3_EN_RF_STATUS_GAIN_SET_SHIFT      4
#define PMB_WLAN_AGC3_EN_RF_STATUS_GAIN_SET_SIGNED     0

#define PMB_WLAN_AGC3_EN_POP_DET_AGC_DEFREEZE_MASK     0x00000020UL
#define PMB_WLAN_AGC3_EN_POP_DET_AGC_DEFREEZE_WIDTH    1
#define PMB_WLAN_AGC3_EN_POP_DET_AGC_DEFREEZE_SHIFT    5
#define PMB_WLAN_AGC3_EN_POP_DET_AGC_DEFREEZE_SIGNED   0

#define PMB_WLAN_AGC3_HW_EN_AGC_TRIGGER_DISABLE_MASK   0x00000040UL
#define PMB_WLAN_AGC3_HW_EN_AGC_TRIGGER_DISABLE_WIDTH  1
#define PMB_WLAN_AGC3_HW_EN_AGC_TRIGGER_DISABLE_SHIFT  6
#define PMB_WLAN_AGC3_HW_EN_AGC_TRIGGER_DISABLE_SIGNED 0

#define PMB_WLAN_AGC3_EN_AACI_DETECTION_LOGIC_MASK     0x00000080UL
#define PMB_WLAN_AGC3_EN_AACI_DETECTION_LOGIC_WIDTH    1
#define PMB_WLAN_AGC3_EN_AACI_DETECTION_LOGIC_SHIFT    7
#define PMB_WLAN_AGC3_EN_AACI_DETECTION_LOGIC_SIGNED   0

/* Register WLAN_AGC_WAIT_TIME (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_WAIT_TIME                          0x0004
#define ABS_PMB_WLAN_AGC3_WAIT_TIME                      0xA5004004UL

#define PMB_WLAN_AGC3_WAIT_TIME_MASK                     0x000003FFUL
#define PMB_WLAN_AGC3_WAIT_TIME_WIDTH                    10
#define PMB_WLAN_AGC3_WAIT_TIME_SHIFT                    0
#define PMB_WLAN_AGC3_WAIT_TIME_SIGNED                   0

#define PMB_WLAN_AGC3_RF_RSSI_VALID_GEN_WAIT_TIME_MASK   0x0003FC00UL
#define PMB_WLAN_AGC3_RF_RSSI_VALID_GEN_WAIT_TIME_WIDTH  8
#define PMB_WLAN_AGC3_RF_RSSI_VALID_GEN_WAIT_TIME_SHIFT  10
#define PMB_WLAN_AGC3_RF_RSSI_VALID_GEN_WAIT_TIME_SIGNED 0

/* Register WLAN_AGC_EST_PARAMETERS (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_EST_PARAMETERS                                 0x0008
#define ABS_PMB_WLAN_AGC3_EST_PARAMETERS                             0xA5004008UL

#define PMB_WLAN_AGC3_ESTIMATION_METHOD_MASK                         0x00000001UL
#define PMB_WLAN_AGC3_ESTIMATION_METHOD_WIDTH                        1
#define PMB_WLAN_AGC3_ESTIMATION_METHOD_SHIFT                        0
#define PMB_WLAN_AGC3_ESTIMATION_METHOD_SIGNED                       0

#define PMB_WLAN_AGC3_ESTIMATION_LENGTH_SELECTION_MASK               0x0000000EUL
#define PMB_WLAN_AGC3_ESTIMATION_LENGTH_SELECTION_WIDTH              3
#define PMB_WLAN_AGC3_ESTIMATION_LENGTH_SELECTION_SHIFT              1
#define PMB_WLAN_AGC3_ESTIMATION_LENGTH_SELECTION_SIGNED             0

#define PMB_WLAN_AGC3_AGC_EST_TRIGGER_METHOD_MASK                    0x00000010UL
#define PMB_WLAN_AGC3_AGC_EST_TRIGGER_METHOD_WIDTH                   1
#define PMB_WLAN_AGC3_AGC_EST_TRIGGER_METHOD_SHIFT                   4
#define PMB_WLAN_AGC3_AGC_EST_TRIGGER_METHOD_SIGNED                  0

#define PMB_WLAN_AGC3_N_SYMB_VAR_AVG_SEL_MASK                        0x000000E0UL
#define PMB_WLAN_AGC3_N_SYMB_VAR_AVG_SEL_WIDTH                       3
#define PMB_WLAN_AGC3_N_SYMB_VAR_AVG_SEL_SHIFT                       5
#define PMB_WLAN_AGC3_N_SYMB_VAR_AVG_SEL_SIGNED                      0

#define PMB_WLAN_AGC3_DISABLE_DC_SUBTRACT_IN_ESTIMATION_MASK         0x00000100UL
#define PMB_WLAN_AGC3_DISABLE_DC_SUBTRACT_IN_ESTIMATION_WIDTH        1
#define PMB_WLAN_AGC3_DISABLE_DC_SUBTRACT_IN_ESTIMATION_SHIFT        8
#define PMB_WLAN_AGC3_DISABLE_DC_SUBTRACT_IN_ESTIMATION_SIGNED       0

#define PMB_WLAN_AGC3_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_MASK   0x00000200UL
#define PMB_WLAN_AGC3_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_WIDTH  1
#define PMB_WLAN_AGC3_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_SHIFT  9
#define PMB_WLAN_AGC3_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_SIGNED 0

#define PMB_WLAN_AGC3_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_MASK      0x0003FC00UL
#define PMB_WLAN_AGC3_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_WIDTH     8
#define PMB_WLAN_AGC3_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_SHIFT     10
#define PMB_WLAN_AGC3_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_SIGNED    0

#define PMB_WLAN_AGC3_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_MASK         0x00040000UL
#define PMB_WLAN_AGC3_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_WIDTH        1
#define PMB_WLAN_AGC3_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_SHIFT        18
#define PMB_WLAN_AGC3_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_SIGNED       0

#define PMB_WLAN_AGC3_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_MASK         0x00080000UL
#define PMB_WLAN_AGC3_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_WIDTH        1
#define PMB_WLAN_AGC3_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_SHIFT        19
#define PMB_WLAN_AGC3_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_SIGNED       0

#define PMB_WLAN_AGC3_USE_MVG_AVG_VAR_LIVE_MASK                      0x00100000UL
#define PMB_WLAN_AGC3_USE_MVG_AVG_VAR_LIVE_WIDTH                     1
#define PMB_WLAN_AGC3_USE_MVG_AVG_VAR_LIVE_SHIFT                     20
#define PMB_WLAN_AGC3_USE_MVG_AVG_VAR_LIVE_SIGNED                    0

/* Register WLAN_AGC_SET_INIT_AGC_GAIN (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_SET_INIT_AGC_GAIN     0x000C
#define ABS_PMB_WLAN_AGC3_SET_INIT_AGC_GAIN 0xA500400CUL

#define PMB_WLAN_AGC3_INIT_AGC_GAIN0_MASK   0x000000FFUL
#define PMB_WLAN_AGC3_INIT_AGC_GAIN0_WIDTH  8
#define PMB_WLAN_AGC3_INIT_AGC_GAIN0_SHIFT  0
#define PMB_WLAN_AGC3_INIT_AGC_GAIN0_SIGNED 0

#define PMB_WLAN_AGC3_INIT_AGC_GAIN1_MASK   0x0000FF00UL
#define PMB_WLAN_AGC3_INIT_AGC_GAIN1_WIDTH  8
#define PMB_WLAN_AGC3_INIT_AGC_GAIN1_SHIFT  8
#define PMB_WLAN_AGC3_INIT_AGC_GAIN1_SIGNED 0

/* Register WLAN_AGC_TARGET_LEVEL (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_TARGET_LEVEL            0x0010
#define ABS_PMB_WLAN_AGC3_TARGET_LEVEL        0xA5004010UL

#define PMB_WLAN_AGC3_TARGET_SIG_LEVEL_MASK   0x000000FFUL
#define PMB_WLAN_AGC3_TARGET_SIG_LEVEL_WIDTH  8
#define PMB_WLAN_AGC3_TARGET_SIG_LEVEL_SHIFT  0
#define PMB_WLAN_AGC3_TARGET_SIG_LEVEL_SIGNED 0

#define PMB_WLAN_AGC3_DC_COMPENSATION_MASK    0x00000700UL
#define PMB_WLAN_AGC3_DC_COMPENSATION_WIDTH   3
#define PMB_WLAN_AGC3_DC_COMPENSATION_SHIFT   8
#define PMB_WLAN_AGC3_DC_COMPENSATION_SIGNED  0

/* Register WLAN_AGC_CLIP_LEVEL (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_CLIP_LEVEL        0x0014
#define ABS_PMB_WLAN_AGC3_CLIP_LEVEL    0xA5004014UL

#define PMB_WLAN_AGC3_CLIP_LEVEL_MASK   0x000003FFUL
#define PMB_WLAN_AGC3_CLIP_LEVEL_WIDTH  10
#define PMB_WLAN_AGC3_CLIP_LEVEL_SHIFT  0
#define PMB_WLAN_AGC3_CLIP_LEVEL_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION1 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION1      0x0018
#define ABS_PMB_WLAN_AGC3_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION1  0xA5004018UL

#define PMB_WLAN_AGC3_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_MASK       0x000003FFUL
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_WIDTH      10
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_SHIFT      0
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_SIGNED     0

#define PMB_WLAN_AGC3_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_MASK   0x000FFC00UL
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_WIDTH  10
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_SHIFT  10
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION2 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION2           0x001C
#define ABS_PMB_WLAN_AGC3_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION2       0xA500401CUL

#define PMB_WLAN_AGC3_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_MASK   0x000003FFUL
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_WIDTH  10
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_SHIFT  0
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION     0x0020
#define ABS_PMB_WLAN_AGC3_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION 0xA5004020UL

#define PMB_WLAN_AGC3_N_CLIP_DEEP_FIRST_ITER_MASK                0x000007FFUL
#define PMB_WLAN_AGC3_N_CLIP_DEEP_FIRST_ITER_WIDTH               11
#define PMB_WLAN_AGC3_N_CLIP_DEEP_FIRST_ITER_SHIFT               0
#define PMB_WLAN_AGC3_N_CLIP_DEEP_FIRST_ITER_SIGNED              0

#define PMB_WLAN_AGC3_N_CLIP_MODERATE_FIRST_ITER_MASK            0x003FF800UL
#define PMB_WLAN_AGC3_N_CLIP_MODERATE_FIRST_ITER_WIDTH           11
#define PMB_WLAN_AGC3_N_CLIP_MODERATE_FIRST_ITER_SHIFT           11
#define PMB_WLAN_AGC3_N_CLIP_MODERATE_FIRST_ITER_SIGNED          0

/* Register WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION     0x0024
#define ABS_PMB_WLAN_AGC3_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION 0xA5004024UL

#define PMB_WLAN_AGC3_CUTBACK_DEEP_CLIP_FIRST_ITER_MASK             0x0000003FUL
#define PMB_WLAN_AGC3_CUTBACK_DEEP_CLIP_FIRST_ITER_WIDTH            6
#define PMB_WLAN_AGC3_CUTBACK_DEEP_CLIP_FIRST_ITER_SHIFT            0
#define PMB_WLAN_AGC3_CUTBACK_DEEP_CLIP_FIRST_ITER_SIGNED           0

#define PMB_WLAN_AGC3_CUTBACK_MODERATE_CLIP_FIRST_ITER_MASK         0x00000FC0UL
#define PMB_WLAN_AGC3_CUTBACK_MODERATE_CLIP_FIRST_ITER_WIDTH        6
#define PMB_WLAN_AGC3_CUTBACK_MODERATE_CLIP_FIRST_ITER_SHIFT        6
#define PMB_WLAN_AGC3_CUTBACK_MODERATE_CLIP_FIRST_ITER_SIGNED       0

#define PMB_WLAN_AGC3_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_MASK    0x0003F000UL
#define PMB_WLAN_AGC3_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_WIDTH   6
#define PMB_WLAN_AGC3_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_SHIFT   12
#define PMB_WLAN_AGC3_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_SIGNED  0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION1 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION1      0x0028
#define ABS_PMB_WLAN_AGC3_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION1  0xA5004028UL

#define PMB_WLAN_AGC3_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_MASK       0x000003FFUL
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_WIDTH      10
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_SHIFT      0
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_SIGNED     0

#define PMB_WLAN_AGC3_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_MASK   0x000FFC00UL
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_WIDTH  10
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_SHIFT  10
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION2 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION2           0x002C
#define ABS_PMB_WLAN_AGC3_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION2       0xA500402CUL

#define PMB_WLAN_AGC3_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_MASK   0x000003FFUL
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_WIDTH  10
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_SHIFT  0
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION     0x0030
#define ABS_PMB_WLAN_AGC3_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION 0xA5004030UL

#define PMB_WLAN_AGC3_N_CLIP_DEEP_SECOND_ITER_MASK                0x000007FFUL
#define PMB_WLAN_AGC3_N_CLIP_DEEP_SECOND_ITER_WIDTH               11
#define PMB_WLAN_AGC3_N_CLIP_DEEP_SECOND_ITER_SHIFT               0
#define PMB_WLAN_AGC3_N_CLIP_DEEP_SECOND_ITER_SIGNED              0

#define PMB_WLAN_AGC3_N_CLIP_MODERATE_SECOND_ITER_MASK            0x003FF800UL
#define PMB_WLAN_AGC3_N_CLIP_MODERATE_SECOND_ITER_WIDTH           11
#define PMB_WLAN_AGC3_N_CLIP_MODERATE_SECOND_ITER_SHIFT           11
#define PMB_WLAN_AGC3_N_CLIP_MODERATE_SECOND_ITER_SIGNED          0

/* Register WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION     0x0034
#define ABS_PMB_WLAN_AGC3_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION 0xA5004034UL

#define PMB_WLAN_AGC3_CUTBACK_DEEP_CLIP_SECOND_ITER_MASK             0x0000003FUL
#define PMB_WLAN_AGC3_CUTBACK_DEEP_CLIP_SECOND_ITER_WIDTH            6
#define PMB_WLAN_AGC3_CUTBACK_DEEP_CLIP_SECOND_ITER_SHIFT            0
#define PMB_WLAN_AGC3_CUTBACK_DEEP_CLIP_SECOND_ITER_SIGNED           0

#define PMB_WLAN_AGC3_CUTBACK_MODERATE_CLIP_SECOND_ITER_MASK         0x00000FC0UL
#define PMB_WLAN_AGC3_CUTBACK_MODERATE_CLIP_SECOND_ITER_WIDTH        6
#define PMB_WLAN_AGC3_CUTBACK_MODERATE_CLIP_SECOND_ITER_SHIFT        6
#define PMB_WLAN_AGC3_CUTBACK_MODERATE_CLIP_SECOND_ITER_SIGNED       0

#define PMB_WLAN_AGC3_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_MASK    0x0003F000UL
#define PMB_WLAN_AGC3_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_WIDTH   6
#define PMB_WLAN_AGC3_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_SHIFT   12
#define PMB_WLAN_AGC3_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_SIGNED  0

/* Register WLAN_AGC_FIRSTAGC_FINAL_TRANSIENT_LEN (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_FIRSTAGC_FINAL_TRANSIENT_LEN                 0x0038
#define ABS_PMB_WLAN_AGC3_FIRSTAGC_FINAL_TRANSIENT_LEN             0xA5004038UL

#define PMB_WLAN_AGC3_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_MASK   0x000003FFUL
#define PMB_WLAN_AGC3_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_WIDTH  10
#define PMB_WLAN_AGC3_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_SHIFT  0
#define PMB_WLAN_AGC3_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_SETTINGS (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_SECONDAGC_SETTINGS                 0x003C
#define ABS_PMB_WLAN_AGC3_SECONDAGC_SETTINGS             0xA500403CUL

#define PMB_WLAN_AGC3_SECOND_AGC_EN_MASK                 0x00000001UL
#define PMB_WLAN_AGC3_SECOND_AGC_EN_WIDTH                1
#define PMB_WLAN_AGC3_SECOND_AGC_EN_SHIFT                0
#define PMB_WLAN_AGC3_SECOND_AGC_EN_SIGNED               0

#define PMB_WLAN_AGC3_SECOND_AGC_CONFIG_AUTOMATIC_MASK   0x00800000UL
#define PMB_WLAN_AGC3_SECOND_AGC_CONFIG_AUTOMATIC_WIDTH  1
#define PMB_WLAN_AGC3_SECOND_AGC_CONFIG_AUTOMATIC_SHIFT  23
#define PMB_WLAN_AGC3_SECOND_AGC_CONFIG_AUTOMATIC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_CLIP_SETTINGS (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_SECONDAGC_CLIP_SETTINGS           0x0040
#define ABS_PMB_WLAN_AGC3_SECONDAGC_CLIP_SETTINGS       0xA5004040UL

#define PMB_WLAN_AGC3_N_CLIP_DEEP_SECOND_AGC_MASK       0x000007FFUL
#define PMB_WLAN_AGC3_N_CLIP_DEEP_SECOND_AGC_WIDTH      11
#define PMB_WLAN_AGC3_N_CLIP_DEEP_SECOND_AGC_SHIFT      0
#define PMB_WLAN_AGC3_N_CLIP_DEEP_SECOND_AGC_SIGNED     0

#define PMB_WLAN_AGC3_N_CLIP_MODERATE_SECOND_AGC_MASK   0x003FF800UL
#define PMB_WLAN_AGC3_N_CLIP_MODERATE_SECOND_AGC_WIDTH  11
#define PMB_WLAN_AGC3_N_CLIP_MODERATE_SECOND_AGC_SHIFT  11
#define PMB_WLAN_AGC3_N_CLIP_MODERATE_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS1 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_SECONDAGC_TRANS_LEN_SETTINGS1                 0x0044
#define ABS_PMB_WLAN_AGC3_SECONDAGC_TRANS_LEN_SETTINGS1             0xA5004044UL

#define PMB_WLAN_AGC3_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_MASK       0x000003FFUL
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_WIDTH      10
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_SHIFT      0
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_SIGNED     0

#define PMB_WLAN_AGC3_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_MASK   0x000FFC00UL
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_WIDTH  10
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_SHIFT  10
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS2 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_SECONDAGC_TRANS_LEN_SETTINGS2                      0x0048
#define ABS_PMB_WLAN_AGC3_SECONDAGC_TRANS_LEN_SETTINGS2                  0xA5004048UL

#define PMB_WLAN_AGC3_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_MASK   0x000003FFUL
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_WIDTH  10
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_SHIFT  0
#define PMB_WLAN_AGC3_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_CUTBACK_SETTINGS (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_SECONDAGC_CUTBACK_SETTINGS              0x004C
#define ABS_PMB_WLAN_AGC3_SECONDAGC_CUTBACK_SETTINGS          0xA500404CUL

#define PMB_WLAN_AGC3_CUTBACK_SECOND_AGC_DEEP_CLIP_MASK       0x0000003FUL
#define PMB_WLAN_AGC3_CUTBACK_SECOND_AGC_DEEP_CLIP_WIDTH      6
#define PMB_WLAN_AGC3_CUTBACK_SECOND_AGC_DEEP_CLIP_SHIFT      0
#define PMB_WLAN_AGC3_CUTBACK_SECOND_AGC_DEEP_CLIP_SIGNED     0

#define PMB_WLAN_AGC3_CUTBACK_SECOND_AGC_MODERATE_CLIP_MASK   0x00000FC0UL
#define PMB_WLAN_AGC3_CUTBACK_SECOND_AGC_MODERATE_CLIP_WIDTH  6
#define PMB_WLAN_AGC3_CUTBACK_SECOND_AGC_MODERATE_CLIP_SHIFT  6
#define PMB_WLAN_AGC3_CUTBACK_SECOND_AGC_MODERATE_CLIP_SIGNED 0

#define PMB_WLAN_AGC3_CUTBACK_SECOND_AGC_NONZERO_CLIP_MASK    0x0003F000UL
#define PMB_WLAN_AGC3_CUTBACK_SECOND_AGC_NONZERO_CLIP_WIDTH   6
#define PMB_WLAN_AGC3_CUTBACK_SECOND_AGC_NONZERO_CLIP_SHIFT   12
#define PMB_WLAN_AGC3_CUTBACK_SECOND_AGC_NONZERO_CLIP_SIGNED  0

/* Register WLAN_AGC_SECONDAGC_FINAL_TRANSIENT_LEN (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_SECONDAGC_FINAL_TRANSIENT_LEN                 0x0050
#define ABS_PMB_WLAN_AGC3_SECONDAGC_FINAL_TRANSIENT_LEN             0xA5004050UL

#define PMB_WLAN_AGC3_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_MASK   0x000003FFUL
#define PMB_WLAN_AGC3_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_WIDTH  10
#define PMB_WLAN_AGC3_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_SHIFT  0
#define PMB_WLAN_AGC3_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_SIGNED 0

/* Register WLAN_AGC_RXHP_SETTINGS (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_RXHP_SETTINGS                        0x0054
#define ABS_PMB_WLAN_AGC3_RXHP_SETTINGS                    0xA5004054UL

#define PMB_WLAN_AGC3_RXHP_LEV_PRE_FIRST_AGC_EST_MASK      0x00000001UL
#define PMB_WLAN_AGC3_RXHP_LEV_PRE_FIRST_AGC_EST_WIDTH     1
#define PMB_WLAN_AGC3_RXHP_LEV_PRE_FIRST_AGC_EST_SHIFT     0
#define PMB_WLAN_AGC3_RXHP_LEV_PRE_FIRST_AGC_EST_SIGNED    0

#define PMB_WLAN_AGC3_RXHP_LEV_POST_FIRST_AGC_EST_MASK     0x00000002UL
#define PMB_WLAN_AGC3_RXHP_LEV_POST_FIRST_AGC_EST_WIDTH    1
#define PMB_WLAN_AGC3_RXHP_LEV_POST_FIRST_AGC_EST_SHIFT    1
#define PMB_WLAN_AGC3_RXHP_LEV_POST_FIRST_AGC_EST_SIGNED   0

#define PMB_WLAN_AGC3_RXHP_LEV_START_SECOND_AGC_EST_MASK   0x00000004UL
#define PMB_WLAN_AGC3_RXHP_LEV_START_SECOND_AGC_EST_WIDTH  1
#define PMB_WLAN_AGC3_RXHP_LEV_START_SECOND_AGC_EST_SHIFT  2
#define PMB_WLAN_AGC3_RXHP_LEV_START_SECOND_AGC_EST_SIGNED 0

#define PMB_WLAN_AGC3_RXHP_LEV_POST_SECOND_AGC_EST_MASK    0x00000008UL
#define PMB_WLAN_AGC3_RXHP_LEV_POST_SECOND_AGC_EST_WIDTH   1
#define PMB_WLAN_AGC3_RXHP_LEV_POST_SECOND_AGC_EST_SHIFT   3
#define PMB_WLAN_AGC3_RXHP_LEV_POST_SECOND_AGC_EST_SIGNED  0

#define PMB_WLAN_AGC3_RXHP_LEV_IN_DISABLE_STATE_MASK       0x00000010UL
#define PMB_WLAN_AGC3_RXHP_LEV_IN_DISABLE_STATE_WIDTH      1
#define PMB_WLAN_AGC3_RXHP_LEV_IN_DISABLE_STATE_SHIFT      4
#define PMB_WLAN_AGC3_RXHP_LEV_IN_DISABLE_STATE_SIGNED     0

#define PMB_WLAN_AGC3_RXHP_POST_AGC_TRANSIENT_MASK         0x00003FE0UL
#define PMB_WLAN_AGC3_RXHP_POST_AGC_TRANSIENT_WIDTH        9
#define PMB_WLAN_AGC3_RXHP_POST_AGC_TRANSIENT_SHIFT        5
#define PMB_WLAN_AGC3_RXHP_POST_AGC_TRANSIENT_SIGNED       0

#define PMB_WLAN_AGC3_RXHP_PRE_AGC_TRANSIENT_MASK          0x007FC000UL
#define PMB_WLAN_AGC3_RXHP_PRE_AGC_TRANSIENT_WIDTH         9
#define PMB_WLAN_AGC3_RXHP_PRE_AGC_TRANSIENT_SHIFT         14
#define PMB_WLAN_AGC3_RXHP_PRE_AGC_TRANSIENT_SIGNED        0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS1 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_MAPPING_PARAMETERS_MODE_GAINS1     0x0058
#define ABS_PMB_WLAN_AGC3_MAPPING_PARAMETERS_MODE_GAINS1 0xA5004058UL

#define PMB_WLAN_AGC3_MODE1_GAIN_MASK                    0x000000FFUL
#define PMB_WLAN_AGC3_MODE1_GAIN_WIDTH                   8
#define PMB_WLAN_AGC3_MODE1_GAIN_SHIFT                   0
#define PMB_WLAN_AGC3_MODE1_GAIN_SIGNED                  0

#define PMB_WLAN_AGC3_MODE2_GAIN_MASK                    0x0000FF00UL
#define PMB_WLAN_AGC3_MODE2_GAIN_WIDTH                   8
#define PMB_WLAN_AGC3_MODE2_GAIN_SHIFT                   8
#define PMB_WLAN_AGC3_MODE2_GAIN_SIGNED                  0

#define PMB_WLAN_AGC3_MODE3_GAIN_MASK                    0x00FF0000UL
#define PMB_WLAN_AGC3_MODE3_GAIN_WIDTH                   8
#define PMB_WLAN_AGC3_MODE3_GAIN_SHIFT                   16
#define PMB_WLAN_AGC3_MODE3_GAIN_SIGNED                  0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS2 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_MAPPING_PARAMETERS_MODE_GAINS2     0x005C
#define ABS_PMB_WLAN_AGC3_MAPPING_PARAMETERS_MODE_GAINS2 0xA500405CUL

#define PMB_WLAN_AGC3_MODE4_GAIN_MASK                    0x000000FFUL
#define PMB_WLAN_AGC3_MODE4_GAIN_WIDTH                   8
#define PMB_WLAN_AGC3_MODE4_GAIN_SHIFT                   0
#define PMB_WLAN_AGC3_MODE4_GAIN_SIGNED                  0

#define PMB_WLAN_AGC3_MODE5_GAIN_MASK                    0x0000FF00UL
#define PMB_WLAN_AGC3_MODE5_GAIN_WIDTH                   8
#define PMB_WLAN_AGC3_MODE5_GAIN_SHIFT                   8
#define PMB_WLAN_AGC3_MODE5_GAIN_SIGNED                  0

#define PMB_WLAN_AGC3_MODE6_GAIN_MASK                    0x00FF0000UL
#define PMB_WLAN_AGC3_MODE6_GAIN_WIDTH                   8
#define PMB_WLAN_AGC3_MODE6_GAIN_SHIFT                   16
#define PMB_WLAN_AGC3_MODE6_GAIN_SIGNED                  0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MAX_MIN_GAIN (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_MAPPING_PARAMETERS_MAX_MIN_GAIN     0x0060
#define ABS_PMB_WLAN_AGC3_MAPPING_PARAMETERS_MAX_MIN_GAIN 0xA5004060UL

#define PMB_WLAN_AGC3_MIN_GAIN_MASK                       0x000000FFUL
#define PMB_WLAN_AGC3_MIN_GAIN_WIDTH                      8
#define PMB_WLAN_AGC3_MIN_GAIN_SHIFT                      0
#define PMB_WLAN_AGC3_MIN_GAIN_SIGNED                     0

#define PMB_WLAN_AGC3_MAX_GAIN_MASK                       0x0000FF00UL
#define PMB_WLAN_AGC3_MAX_GAIN_WIDTH                      8
#define PMB_WLAN_AGC3_MAX_GAIN_SHIFT                      8
#define PMB_WLAN_AGC3_MAX_GAIN_SIGNED                     0

/* Register WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY1 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_MAPPING_PARAMETERS_BOUNDARY1     0x0064
#define ABS_PMB_WLAN_AGC3_MAPPING_PARAMETERS_BOUNDARY1 0xA5004064UL

#define PMB_WLAN_AGC3_GAIN_MODE1_BNDRY_MASK            0x000000FFUL
#define PMB_WLAN_AGC3_GAIN_MODE1_BNDRY_WIDTH           8
#define PMB_WLAN_AGC3_GAIN_MODE1_BNDRY_SHIFT           0
#define PMB_WLAN_AGC3_GAIN_MODE1_BNDRY_SIGNED          0

#define PMB_WLAN_AGC3_GAIN_MODE2_BNDRY_MASK            0x0000FF00UL
#define PMB_WLAN_AGC3_GAIN_MODE2_BNDRY_WIDTH           8
#define PMB_WLAN_AGC3_GAIN_MODE2_BNDRY_SHIFT           8
#define PMB_WLAN_AGC3_GAIN_MODE2_BNDRY_SIGNED          0

#define PMB_WLAN_AGC3_GAIN_MODE3_BNDRY_MASK            0x00FF0000UL
#define PMB_WLAN_AGC3_GAIN_MODE3_BNDRY_WIDTH           8
#define PMB_WLAN_AGC3_GAIN_MODE3_BNDRY_SHIFT           16
#define PMB_WLAN_AGC3_GAIN_MODE3_BNDRY_SIGNED          0

/* Register WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY2 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_MAPPING_PARAMETERS_BOUNDARY2     0x0068
#define ABS_PMB_WLAN_AGC3_MAPPING_PARAMETERS_BOUNDARY2 0xA5004068UL

#define PMB_WLAN_AGC3_GAIN_MODE4_BNDRY_MASK            0x000000FFUL
#define PMB_WLAN_AGC3_GAIN_MODE4_BNDRY_WIDTH           8
#define PMB_WLAN_AGC3_GAIN_MODE4_BNDRY_SHIFT           0
#define PMB_WLAN_AGC3_GAIN_MODE4_BNDRY_SIGNED          0

#define PMB_WLAN_AGC3_GAIN_MODE5_BNDRY_MASK            0x0000FF00UL
#define PMB_WLAN_AGC3_GAIN_MODE5_BNDRY_WIDTH           8
#define PMB_WLAN_AGC3_GAIN_MODE5_BNDRY_SHIFT           8
#define PMB_WLAN_AGC3_GAIN_MODE5_BNDRY_SIGNED          0

/* Register WLAN_AGC_MAPPING_PATTERN (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_MAPPING_PATTERN           0x006C
#define ABS_PMB_WLAN_AGC3_MAPPING_PATTERN       0xA500406CUL

#define PMB_WLAN_AGC3_GAIN_MODE1_PATTERN_MASK   0x00000007UL
#define PMB_WLAN_AGC3_GAIN_MODE1_PATTERN_WIDTH  3
#define PMB_WLAN_AGC3_GAIN_MODE1_PATTERN_SHIFT  0
#define PMB_WLAN_AGC3_GAIN_MODE1_PATTERN_SIGNED 0

#define PMB_WLAN_AGC3_GAIN_MODE2_PATTERN_MASK   0x00000038UL
#define PMB_WLAN_AGC3_GAIN_MODE2_PATTERN_WIDTH  3
#define PMB_WLAN_AGC3_GAIN_MODE2_PATTERN_SHIFT  3
#define PMB_WLAN_AGC3_GAIN_MODE2_PATTERN_SIGNED 0

#define PMB_WLAN_AGC3_GAIN_MODE3_PATTERN_MASK   0x000001C0UL
#define PMB_WLAN_AGC3_GAIN_MODE3_PATTERN_WIDTH  3
#define PMB_WLAN_AGC3_GAIN_MODE3_PATTERN_SHIFT  6
#define PMB_WLAN_AGC3_GAIN_MODE3_PATTERN_SIGNED 0

#define PMB_WLAN_AGC3_GAIN_MODE4_PATTERN_MASK   0x00000E00UL
#define PMB_WLAN_AGC3_GAIN_MODE4_PATTERN_WIDTH  3
#define PMB_WLAN_AGC3_GAIN_MODE4_PATTERN_SHIFT  9
#define PMB_WLAN_AGC3_GAIN_MODE4_PATTERN_SIGNED 0

#define PMB_WLAN_AGC3_GAIN_MODE5_PATTERN_MASK   0x00007000UL
#define PMB_WLAN_AGC3_GAIN_MODE5_PATTERN_WIDTH  3
#define PMB_WLAN_AGC3_GAIN_MODE5_PATTERN_SHIFT  12
#define PMB_WLAN_AGC3_GAIN_MODE5_PATTERN_SIGNED 0

#define PMB_WLAN_AGC3_GAIN_MODE6_PATTERN_MASK   0x00038000UL
#define PMB_WLAN_AGC3_GAIN_MODE6_PATTERN_WIDTH  3
#define PMB_WLAN_AGC3_GAIN_MODE6_PATTERN_SHIFT  15
#define PMB_WLAN_AGC3_GAIN_MODE6_PATTERN_SIGNED 0

/* Register WLAN_AGC_BB_GAIN_OFFSET (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_BB_GAIN_OFFSET        0x0070
#define ABS_PMB_WLAN_AGC3_BB_GAIN_OFFSET    0xA5004070UL

#define PMB_WLAN_AGC3_BB_GAIN_OFFSET_MASK   0x0000003FUL
#define PMB_WLAN_AGC3_BB_GAIN_OFFSET_WIDTH  6
#define PMB_WLAN_AGC3_BB_GAIN_OFFSET_SHIFT  0
#define PMB_WLAN_AGC3_BB_GAIN_OFFSET_SIGNED 0

/* Register WLAN_AGC_BB_MAX_MIN_GAIN (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_BB_MAX_MIN_GAIN     0x0074
#define ABS_PMB_WLAN_AGC3_BB_MAX_MIN_GAIN 0xA5004074UL

#define PMB_WLAN_AGC3_BB_MIN_GAIN_MASK    0x000000FFUL
#define PMB_WLAN_AGC3_BB_MIN_GAIN_WIDTH   8
#define PMB_WLAN_AGC3_BB_MIN_GAIN_SHIFT   0
#define PMB_WLAN_AGC3_BB_MIN_GAIN_SIGNED  0

#define PMB_WLAN_AGC3_BB_MAX_GAIN_MASK    0x0000FF00UL
#define PMB_WLAN_AGC3_BB_MAX_GAIN_WIDTH   8
#define PMB_WLAN_AGC3_BB_MAX_GAIN_SHIFT   8
#define PMB_WLAN_AGC3_BB_MAX_GAIN_SIGNED  0

/* Register WLAN_AGC_GAIN_MAPPER_METHOD (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_GAIN_MAPPER_METHOD                 0x0078
#define ABS_PMB_WLAN_AGC3_GAIN_MAPPER_METHOD             0xA5004078UL

#define PMB_WLAN_AGC3_GAIN_MAPPER_METHOD_MASK            0x00000001UL
#define PMB_WLAN_AGC3_GAIN_MAPPER_METHOD_WIDTH           1
#define PMB_WLAN_AGC3_GAIN_MAPPER_METHOD_SHIFT           0
#define PMB_WLAN_AGC3_GAIN_MAPPER_METHOD_SIGNED          0

#define PMB_WLAN_AGC3_DEBUG_MODE_RF_RSSI_INPUT_EN_MASK   0x00000002UL
#define PMB_WLAN_AGC3_DEBUG_MODE_RF_RSSI_INPUT_EN_WIDTH  1
#define PMB_WLAN_AGC3_DEBUG_MODE_RF_RSSI_INPUT_EN_SHIFT  1
#define PMB_WLAN_AGC3_DEBUG_MODE_RF_RSSI_INPUT_EN_SIGNED 0

/* Register WLAN_AGC_TRIGGER_TARGET_AND_SIGRSSI_DIFF (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_TRIGGER_TARGET_AND_SIGRSSI_DIFF      0x007C
#define ABS_PMB_WLAN_AGC3_TRIGGER_TARGET_AND_SIGRSSI_DIFF  0xA500407CUL

#define PMB_WLAN_AGC3_AGC_TRIGGER_LOWER_RSSI_THRESH_MASK   0x000000FFUL
#define PMB_WLAN_AGC3_AGC_TRIGGER_LOWER_RSSI_THRESH_WIDTH  8
#define PMB_WLAN_AGC3_AGC_TRIGGER_LOWER_RSSI_THRESH_SHIFT  0
#define PMB_WLAN_AGC3_AGC_TRIGGER_LOWER_RSSI_THRESH_SIGNED 0

#define PMB_WLAN_AGC3_AGC_TRIGGER_UPPER_RSSI_THRESH_MASK   0x0000FF00UL
#define PMB_WLAN_AGC3_AGC_TRIGGER_UPPER_RSSI_THRESH_WIDTH  8
#define PMB_WLAN_AGC3_AGC_TRIGGER_UPPER_RSSI_THRESH_SHIFT  8
#define PMB_WLAN_AGC3_AGC_TRIGGER_UPPER_RSSI_THRESH_SIGNED 0

/* Register WLAN_AGC_SET_INIT_GAIN_IN_TRIGGER (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_SET_INIT_GAIN_IN_TRIGGER              0x0080
#define ABS_PMB_WLAN_AGC3_SET_INIT_GAIN_IN_TRIGGER          0xA5004080UL

#define PMB_WLAN_AGC3_SET_INIT_GAIN_IN_TRIGGER_STATE_MASK   0x00000001UL
#define PMB_WLAN_AGC3_SET_INIT_GAIN_IN_TRIGGER_STATE_WIDTH  1
#define PMB_WLAN_AGC3_SET_INIT_GAIN_IN_TRIGGER_STATE_SHIFT  0
#define PMB_WLAN_AGC3_SET_INIT_GAIN_IN_TRIGGER_STATE_SIGNED 0

/* Register WLAN_AGC_TRIGGER_CLIP_THRESH (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_TRIGGER_CLIP_THRESH            0x0084
#define ABS_PMB_WLAN_AGC3_TRIGGER_CLIP_THRESH        0xA5004084UL

#define PMB_WLAN_AGC3_AGC_TRIGGER_CLIP_THRESH_MASK   0x000007FFUL
#define PMB_WLAN_AGC3_AGC_TRIGGER_CLIP_THRESH_WIDTH  11
#define PMB_WLAN_AGC3_AGC_TRIGGER_CLIP_THRESH_SHIFT  0
#define PMB_WLAN_AGC3_AGC_TRIGGER_CLIP_THRESH_SIGNED 0

/* Register WLAN_AGC_TRIGGER_DISABLE (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_TRIGGER_DISABLE            0x0088
#define ABS_PMB_WLAN_AGC3_TRIGGER_DISABLE        0xA5004088UL

#define PMB_WLAN_AGC3_AGC_TRIGGER_DISABLE_MASK   0x00000001UL
#define PMB_WLAN_AGC3_AGC_TRIGGER_DISABLE_WIDTH  1
#define PMB_WLAN_AGC3_AGC_TRIGGER_DISABLE_SHIFT  0
#define PMB_WLAN_AGC3_AGC_TRIGGER_DISABLE_SIGNED 0

/* Register WLAN_AGC_MAX_RF_RSSI_STATUS_COUNT (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_MAX_RF_RSSI_STATUS_COUNT                0x008C
#define ABS_PMB_WLAN_AGC3_MAX_RF_RSSI_STATUS_COUNT            0xA500408CUL

#define PMB_WLAN_AGC3_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_MASK   0x0000000FUL
#define PMB_WLAN_AGC3_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_WIDTH  4
#define PMB_WLAN_AGC3_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_SHIFT  0
#define PMB_WLAN_AGC3_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_SIGNED 0

/* Register WLAN_AGC_GAIN_THRESHOLD_FOR_CCA (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_GAIN_THRESHOLD_FOR_CCA            0x0090
#define ABS_PMB_WLAN_AGC3_GAIN_THRESHOLD_FOR_CCA        0xA5004090UL

#define PMB_WLAN_AGC3_GAIN_THRESHOLD1_TO_SET_CCA_MASK   0x000000FFUL
#define PMB_WLAN_AGC3_GAIN_THRESHOLD1_TO_SET_CCA_WIDTH  8
#define PMB_WLAN_AGC3_GAIN_THRESHOLD1_TO_SET_CCA_SHIFT  0
#define PMB_WLAN_AGC3_GAIN_THRESHOLD1_TO_SET_CCA_SIGNED 0

#define PMB_WLAN_AGC3_GAIN_THRESHOLD2_TO_SET_CCA_MASK   0x0000FF00UL
#define PMB_WLAN_AGC3_GAIN_THRESHOLD2_TO_SET_CCA_WIDTH  8
#define PMB_WLAN_AGC3_GAIN_THRESHOLD2_TO_SET_CCA_SHIFT  8
#define PMB_WLAN_AGC3_GAIN_THRESHOLD2_TO_SET_CCA_SIGNED 0

/* Register WLAN_AGC_WAIT_TIME_AFTER_TRIGGER (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_WAIT_TIME_AFTER_TRIGGER            0x0094
#define ABS_PMB_WLAN_AGC3_WAIT_TIME_AFTER_TRIGGER        0xA5004094UL

#define PMB_WLAN_AGC3_WAIT_TIME_AFTER_AGC_TRIGGER_MASK   0x000003FFUL
#define PMB_WLAN_AGC3_WAIT_TIME_AFTER_AGC_TRIGGER_WIDTH  10
#define PMB_WLAN_AGC3_WAIT_TIME_AFTER_AGC_TRIGGER_SHIFT  0
#define PMB_WLAN_AGC3_WAIT_TIME_AFTER_AGC_TRIGGER_SIGNED 0

/* Register WLAN_AGC_FIN_VAL_MAPPED (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_FIN_VAL_MAPPED          0x0098
#define ABS_PMB_WLAN_AGC3_FIN_VAL_MAPPED      0xA5004098UL

#define PMB_WLAN_AGC3_MAPPED_AGC_VALUE_MASK   0x000003FFUL
#define PMB_WLAN_AGC3_MAPPED_AGC_VALUE_WIDTH  10
#define PMB_WLAN_AGC3_MAPPED_AGC_VALUE_SHIFT  0
#define PMB_WLAN_AGC3_MAPPED_AGC_VALUE_SIGNED 0

/* Register WLAN_AGC_FIN_VAL (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_FIN_VAL                0x009C
#define ABS_PMB_WLAN_AGC3_FIN_VAL            0xA500409CUL

#define PMB_WLAN_AGC3_AGC_FINAL_VALUE_MASK   0x000000FFUL
#define PMB_WLAN_AGC3_AGC_FINAL_VALUE_WIDTH  8
#define PMB_WLAN_AGC3_AGC_FINAL_VALUE_SHIFT  0
#define PMB_WLAN_AGC3_AGC_FINAL_VALUE_SIGNED 0

/* Register WLAN_AGC_STATUS (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_STATUS                                     0x00A0
#define ABS_PMB_WLAN_AGC3_STATUS                                 0xA50040A0UL

#define PMB_WLAN_AGC3_FIRST_AGC_DONE_MASK                        0x00000001UL
#define PMB_WLAN_AGC3_FIRST_AGC_DONE_WIDTH                       1
#define PMB_WLAN_AGC3_FIRST_AGC_DONE_SHIFT                       0
#define PMB_WLAN_AGC3_FIRST_AGC_DONE_SIGNED                      0

#define PMB_WLAN_AGC3_SECOND_AGC_DONE_MASK                       0x00000002UL
#define PMB_WLAN_AGC3_SECOND_AGC_DONE_WIDTH                      1
#define PMB_WLAN_AGC3_SECOND_AGC_DONE_SHIFT                      1
#define PMB_WLAN_AGC3_SECOND_AGC_DONE_SIGNED                     0

#define PMB_WLAN_AGC3_RF_RSSI_STATUS_MASK                        0x00000004UL
#define PMB_WLAN_AGC3_RF_RSSI_STATUS_WIDTH                       1
#define PMB_WLAN_AGC3_RF_RSSI_STATUS_SHIFT                       2
#define PMB_WLAN_AGC3_RF_RSSI_STATUS_SIGNED                      0

#define PMB_WLAN_AGC3_RF_RSSI_VALID_MASK                         0x00000008UL
#define PMB_WLAN_AGC3_RF_RSSI_VALID_WIDTH                        1
#define PMB_WLAN_AGC3_RF_RSSI_VALID_SHIFT                        3
#define PMB_WLAN_AGC3_RF_RSSI_VALID_SIGNED                       0

#define PMB_WLAN_AGC3_CCA_STATUS_FROM_GAIN_EST_MASK              0x00000010UL
#define PMB_WLAN_AGC3_CCA_STATUS_FROM_GAIN_EST_WIDTH             1
#define PMB_WLAN_AGC3_CCA_STATUS_FROM_GAIN_EST_SHIFT             4
#define PMB_WLAN_AGC3_CCA_STATUS_FROM_GAIN_EST_SIGNED            0

#define PMB_WLAN_AGC3_AGC_IN_TRANSIENT_MASK                      0x00000020UL
#define PMB_WLAN_AGC3_AGC_IN_TRANSIENT_WIDTH                     1
#define PMB_WLAN_AGC3_AGC_IN_TRANSIENT_SHIFT                     5
#define PMB_WLAN_AGC3_AGC_IN_TRANSIENT_SIGNED                    0

#define PMB_WLAN_AGC3_HW_AGC_TRIGGER_DISABLE_STATUS_MASK         0x00000040UL
#define PMB_WLAN_AGC3_HW_AGC_TRIGGER_DISABLE_STATUS_WIDTH        1
#define PMB_WLAN_AGC3_HW_AGC_TRIGGER_DISABLE_STATUS_SHIFT        6
#define PMB_WLAN_AGC3_HW_AGC_TRIGGER_DISABLE_STATUS_SIGNED       0

#define PMB_WLAN_AGC3_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_MASK   0x00000380UL
#define PMB_WLAN_AGC3_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_WIDTH  3
#define PMB_WLAN_AGC3_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_SHIFT  7
#define PMB_WLAN_AGC3_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_SIGNED 0

#define PMB_WLAN_AGC3_RF_RSSI_STATUS_FULL_MASK                   0x00007000UL
#define PMB_WLAN_AGC3_RF_RSSI_STATUS_FULL_WIDTH                  3
#define PMB_WLAN_AGC3_RF_RSSI_STATUS_FULL_SHIFT                  12
#define PMB_WLAN_AGC3_RF_RSSI_STATUS_FULL_SIGNED                 0

#define PMB_WLAN_AGC3_DEBUG_MODE_RF_RSSI_AVG_START_MASK          0x00008000UL
#define PMB_WLAN_AGC3_DEBUG_MODE_RF_RSSI_AVG_START_WIDTH         1
#define PMB_WLAN_AGC3_DEBUG_MODE_RF_RSSI_AVG_START_SHIFT         15
#define PMB_WLAN_AGC3_DEBUG_MODE_RF_RSSI_AVG_START_SIGNED        0

/* Register WLAN_AGC_DEBUG_INFO1 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_DEBUG_INFO1                               0x00A4
#define ABS_PMB_WLAN_AGC3_DEBUG_INFO1                           0xA50040A4UL

#define PMB_WLAN_AGC3_NO_OF_RF_RSSI_ITERATIONS_MASK             0x0000000FUL
#define PMB_WLAN_AGC3_NO_OF_RF_RSSI_ITERATIONS_WIDTH            4
#define PMB_WLAN_AGC3_NO_OF_RF_RSSI_ITERATIONS_SHIFT            0
#define PMB_WLAN_AGC3_NO_OF_RF_RSSI_ITERATIONS_SIGNED           0

#define PMB_WLAN_AGC3_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_MASK   0x000000F0UL
#define PMB_WLAN_AGC3_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_WIDTH  4
#define PMB_WLAN_AGC3_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_SHIFT  4
#define PMB_WLAN_AGC3_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_SIGNED 0

#define PMB_WLAN_AGC3_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_MASK     0x00000F00UL
#define PMB_WLAN_AGC3_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_WIDTH    4
#define PMB_WLAN_AGC3_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_SHIFT    8
#define PMB_WLAN_AGC3_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_SIGNED   0

/* Register WLAN_AGC_DEBUG_INFO2 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_DEBUG_INFO2                        0x00A8
#define ABS_PMB_WLAN_AGC3_DEBUG_INFO2                    0xA50040A8UL

#define PMB_WLAN_AGC3_CLIP_COUNT_FIRST_ITERATION_MASK    0x00000FFFUL
#define PMB_WLAN_AGC3_CLIP_COUNT_FIRST_ITERATION_WIDTH   12
#define PMB_WLAN_AGC3_CLIP_COUNT_FIRST_ITERATION_SHIFT   0
#define PMB_WLAN_AGC3_CLIP_COUNT_FIRST_ITERATION_SIGNED  0

#define PMB_WLAN_AGC3_CLIP_COUNT_SECOND_ITERATION_MASK   0x00FFF000UL
#define PMB_WLAN_AGC3_CLIP_COUNT_SECOND_ITERATION_WIDTH  12
#define PMB_WLAN_AGC3_CLIP_COUNT_SECOND_ITERATION_SHIFT  12
#define PMB_WLAN_AGC3_CLIP_COUNT_SECOND_ITERATION_SIGNED 0

/* Register WLAN_AGC_VARIANCE_OUT (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_VARIANCE_OUT                  0x00AC
#define ABS_PMB_WLAN_AGC3_VARIANCE_OUT              0xA50040ACUL

#define PMB_WLAN_AGC3_VARIANCE_IN_DB_LATCHED_MASK   0x000000FFUL
#define PMB_WLAN_AGC3_VARIANCE_IN_DB_LATCHED_WIDTH  8
#define PMB_WLAN_AGC3_VARIANCE_IN_DB_LATCHED_SHIFT  0
#define PMB_WLAN_AGC3_VARIANCE_IN_DB_LATCHED_SIGNED 0

#define PMB_WLAN_AGC3_VARIANCE_IN_DB_LIVE_MASK      0x0000FF00UL
#define PMB_WLAN_AGC3_VARIANCE_IN_DB_LIVE_WIDTH     8
#define PMB_WLAN_AGC3_VARIANCE_IN_DB_LIVE_SHIFT     8
#define PMB_WLAN_AGC3_VARIANCE_IN_DB_LIVE_SIGNED    0

#define PMB_WLAN_AGC3_VARIANCE_LIVE_VALID_MASK      0x00800000UL
#define PMB_WLAN_AGC3_VARIANCE_LIVE_VALID_WIDTH     1
#define PMB_WLAN_AGC3_VARIANCE_LIVE_VALID_SHIFT     23
#define PMB_WLAN_AGC3_VARIANCE_LIVE_VALID_SIGNED    0

/* Register WLAN_AGC_RSSI_COMPUTE_SETTINGS (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_RSSI_COMPUTE_SETTINGS      0x00B0
#define ABS_PMB_WLAN_AGC3_RSSI_COMPUTE_SETTINGS  0xA50040B0UL

#define PMB_WLAN_AGC3_RSSI_COMP_FACTOR_MASK      0x000000FFUL
#define PMB_WLAN_AGC3_RSSI_COMP_FACTOR_WIDTH     8
#define PMB_WLAN_AGC3_RSSI_COMP_FACTOR_SHIFT     0
#define PMB_WLAN_AGC3_RSSI_COMP_FACTOR_SIGNED    0

#define PMB_WLAN_AGC3_VAR_MVG_AVG_EST_LEN_MASK   0x00000300UL
#define PMB_WLAN_AGC3_VAR_MVG_AVG_EST_LEN_WIDTH  2
#define PMB_WLAN_AGC3_VAR_MVG_AVG_EST_LEN_SHIFT  8
#define PMB_WLAN_AGC3_VAR_MVG_AVG_EST_LEN_SIGNED 0

#define PMB_WLAN_AGC3_AGC_DONE_TIMEOUT_MASK      0x00FFF000UL
#define PMB_WLAN_AGC3_AGC_DONE_TIMEOUT_WIDTH     12
#define PMB_WLAN_AGC3_AGC_DONE_TIMEOUT_SHIFT     12
#define PMB_WLAN_AGC3_AGC_DONE_TIMEOUT_SIGNED    0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1                0x00B4
#define ABS_PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1            0xA50040B4UL

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2                0x00B8
#define ABS_PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2            0xA50040B8UL

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3                0x00BC
#define ABS_PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3            0xA50040BCUL

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4                0x00C0
#define ABS_PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4            0xA50040C0UL

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5                0x00C4
#define ABS_PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5            0xA50040C4UL

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6                0x00C8
#define ABS_PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6            0xA50040C8UL

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC3_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_AACI_DET_SETTINGS_REG_1 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_AACI_DET_SETTINGS_REG_1         0x00CC
#define ABS_PMB_WLAN_AGC3_AACI_DET_SETTINGS_REG_1     0xA50040CCUL

#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_1_MASK   0x000000FFUL
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_1_WIDTH  8
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_1_SHIFT  0
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_1_SIGNED 0

#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_2_MASK   0x0000FF00UL
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_2_WIDTH  8
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_2_SHIFT  8
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_2_SIGNED 0

#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_3_MASK   0x00FF0000UL
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_3_WIDTH  8
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_3_SHIFT  16
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_3_SIGNED 0

/* Register WLAN_AGC_AACI_DET_SETTINGS_REG_2 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_AACI_DET_SETTINGS_REG_2         0x00D0
#define ABS_PMB_WLAN_AGC3_AACI_DET_SETTINGS_REG_2     0xA50040D0UL

#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_4_MASK   0x000000FFUL
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_4_WIDTH  8
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_4_SHIFT  0
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_4_SIGNED 0

#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_5_MASK   0x0000FF00UL
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_5_WIDTH  8
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_5_SHIFT  8
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_5_SIGNED 0

#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_6_MASK   0x00FF0000UL
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_6_WIDTH  8
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_6_SHIFT  16
#define PMB_WLAN_AGC3_MIN_RSSI_LNA_GAIN_MODE_6_SIGNED 0

/* Register WLAN_AGC_AACI_DET_THRESHOLD (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_AACI_DET_THRESHOLD        0x00D4
#define ABS_PMB_WLAN_AGC3_AACI_DET_THRESHOLD    0xA50040D4UL

#define PMB_WLAN_AGC3_AACI_DET_THRESHOLD_MASK   0x000000FFUL
#define PMB_WLAN_AGC3_AACI_DET_THRESHOLD_WIDTH  8
#define PMB_WLAN_AGC3_AACI_DET_THRESHOLD_SHIFT  0
#define PMB_WLAN_AGC3_AACI_DET_THRESHOLD_SIGNED 0

/* Register WLAN_AGC_LNA_GAIN_CTRL_SETTINGS (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_LNA_GAIN_CTRL_SETTINGS                          0x00D8
#define ABS_PMB_WLAN_AGC3_LNA_GAIN_CTRL_SETTINGS                      0xA50040D8UL

#define PMB_WLAN_AGC3_LAST_LNA_STAGE_BEFORE_EXIT_MASK                 0x00000007UL
#define PMB_WLAN_AGC3_LAST_LNA_STAGE_BEFORE_EXIT_WIDTH                3
#define PMB_WLAN_AGC3_LAST_LNA_STAGE_BEFORE_EXIT_SHIFT                0
#define PMB_WLAN_AGC3_LAST_LNA_STAGE_BEFORE_EXIT_SIGNED               0

#define PMB_WLAN_AGC3_LNA_GAIN_CTRL_MODE_MASK                         0x00000018UL
#define PMB_WLAN_AGC3_LNA_GAIN_CTRL_MODE_WIDTH                        2
#define PMB_WLAN_AGC3_LNA_GAIN_CTRL_MODE_SHIFT                        3
#define PMB_WLAN_AGC3_LNA_GAIN_CTRL_MODE_SIGNED                       0

#define PMB_WLAN_AGC3_LNA_GAIN_SETTLING_TIME_MASK                     0x00001FE0UL
#define PMB_WLAN_AGC3_LNA_GAIN_SETTLING_TIME_WIDTH                    8
#define PMB_WLAN_AGC3_LNA_GAIN_SETTLING_TIME_SHIFT                    5
#define PMB_WLAN_AGC3_LNA_GAIN_SETTLING_TIME_SIGNED                   0

#define PMB_WLAN_AGC3_RF_RSSI_LNA_SAT_THRES_MASK                      0x0000E000UL
#define PMB_WLAN_AGC3_RF_RSSI_LNA_SAT_THRES_WIDTH                     3
#define PMB_WLAN_AGC3_RF_RSSI_LNA_SAT_THRES_SHIFT                     13
#define PMB_WLAN_AGC3_RF_RSSI_LNA_SAT_THRES_SIGNED                    0

#define PMB_WLAN_AGC3_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_MASK     0x00010000UL
#define PMB_WLAN_AGC3_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_WIDTH    1
#define PMB_WLAN_AGC3_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_SHIFT    16
#define PMB_WLAN_AGC3_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_SIGNED   0

#define PMB_WLAN_AGC3_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_MASK   0x00020000UL
#define PMB_WLAN_AGC3_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_WIDTH  1
#define PMB_WLAN_AGC3_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_SHIFT  17
#define PMB_WLAN_AGC3_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_SIGNED 0

#define PMB_WLAN_AGC3_INIT_LNA_GAIN_MASK                              0x001C0000UL
#define PMB_WLAN_AGC3_INIT_LNA_GAIN_WIDTH                             3
#define PMB_WLAN_AGC3_INIT_LNA_GAIN_SHIFT                             18
#define PMB_WLAN_AGC3_INIT_LNA_GAIN_SIGNED                            0

/* Register WLAN_AGC_DEBUG_MODE_RF_RSSI_STATUS_IN (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_DEBUG_MODE_RF_RSSI_STATUS_IN      0x00DC
#define ABS_PMB_WLAN_AGC3_DEBUG_MODE_RF_RSSI_STATUS_IN  0xA50040DCUL

#define PMB_WLAN_AGC3_DEBUG_RF_RSSI_STATUS_IN_MASK      0x00000007UL
#define PMB_WLAN_AGC3_DEBUG_RF_RSSI_STATUS_IN_WIDTH     3
#define PMB_WLAN_AGC3_DEBUG_RF_RSSI_STATUS_IN_SHIFT     0
#define PMB_WLAN_AGC3_DEBUG_RF_RSSI_STATUS_IN_SIGNED    0

#define PMB_WLAN_AGC3_DEBUG_RF_RSSI_STATUS_VALID_MASK   0x00000008UL
#define PMB_WLAN_AGC3_DEBUG_RF_RSSI_STATUS_VALID_WIDTH  1
#define PMB_WLAN_AGC3_DEBUG_RF_RSSI_STATUS_VALID_SHIFT  3
#define PMB_WLAN_AGC3_DEBUG_RF_RSSI_STATUS_VALID_SIGNED 0

/* Register WLAN_AGC_AACI_DET_SETTINGS_REG_3 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_AACI_DET_SETTINGS_REG_3               0x00E0
#define ABS_PMB_WLAN_AGC3_AACI_DET_SETTINGS_REG_3           0xA50040E0UL

#define PMB_WLAN_AGC3_AACI_DET_AGC_VAR_EST_TOLERANCE_MASK   0x0000000FUL
#define PMB_WLAN_AGC3_AACI_DET_AGC_VAR_EST_TOLERANCE_WIDTH  4
#define PMB_WLAN_AGC3_AACI_DET_AGC_VAR_EST_TOLERANCE_SHIFT  0
#define PMB_WLAN_AGC3_AACI_DET_AGC_VAR_EST_TOLERANCE_SIGNED 0

#define PMB_WLAN_AGC3_EN_AACI_DISAPP_DET_LOGIC_MASK         0x00000010UL
#define PMB_WLAN_AGC3_EN_AACI_DISAPP_DET_LOGIC_WIDTH        1
#define PMB_WLAN_AGC3_EN_AACI_DISAPP_DET_LOGIC_SHIFT        4
#define PMB_WLAN_AGC3_EN_AACI_DISAPP_DET_LOGIC_SIGNED       0

#define PMB_WLAN_AGC3_AACI_TARGET_LEVEL_DB_MASK             0x00001FE0UL
#define PMB_WLAN_AGC3_AACI_TARGET_LEVEL_DB_WIDTH            8
#define PMB_WLAN_AGC3_AACI_TARGET_LEVEL_DB_SHIFT            5
#define PMB_WLAN_AGC3_AACI_TARGET_LEVEL_DB_SIGNED           0

#define PMB_WLAN_AGC3_WAIT_BEFORE_AACI_DISAPP_SETUP_MASK    0x0007E000UL
#define PMB_WLAN_AGC3_WAIT_BEFORE_AACI_DISAPP_SETUP_WIDTH   6
#define PMB_WLAN_AGC3_WAIT_BEFORE_AACI_DISAPP_SETUP_SHIFT   13
#define PMB_WLAN_AGC3_WAIT_BEFORE_AACI_DISAPP_SETUP_SIGNED  0

#define PMB_WLAN_AGC3_RF_RSSI_STEP_SIZE_DB_MASK             0x00380000UL
#define PMB_WLAN_AGC3_RF_RSSI_STEP_SIZE_DB_WIDTH            3
#define PMB_WLAN_AGC3_RF_RSSI_STEP_SIZE_DB_SHIFT            19
#define PMB_WLAN_AGC3_RF_RSSI_STEP_SIZE_DB_SIGNED           0

/* Register WLAN_AGC_RF_NOISE_FLOOR_REG_1 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_RF_NOISE_FLOOR_REG_1          0x00E4
#define ABS_PMB_WLAN_AGC3_RF_NOISE_FLOOR_REG_1      0xA50040E4UL

#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE0_MASK   0x000000FFUL
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE0_WIDTH  8
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE0_SHIFT  0
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE0_SIGNED 0

#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE1_MASK   0x0000FF00UL
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE1_WIDTH  8
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE1_SHIFT  8
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE1_SIGNED 0

#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE2_MASK   0x00FF0000UL
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE2_WIDTH  8
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE2_SHIFT  16
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE2_SIGNED 0

/* Register WLAN_AGC_RF_NOISE_FLOOR_REG_2 (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_RF_NOISE_FLOOR_REG_2          0x00E8
#define ABS_PMB_WLAN_AGC3_RF_NOISE_FLOOR_REG_2      0xA50040E8UL

#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE3_MASK   0x000000FFUL
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE3_WIDTH  8
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE3_SHIFT  0
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE3_SIGNED 0

#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE4_MASK   0x0000FF00UL
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE4_WIDTH  8
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE4_SHIFT  8
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE4_SIGNED 0

#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE5_MASK   0x00FF0000UL
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE5_WIDTH  8
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE5_SHIFT  16
#define PMB_WLAN_AGC3_NOISE_FLOOR_LNA_STAGE5_SIGNED 0

/* Register WLAN_AGC_DEBUG_SIGNALS (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_DEBUG_SIGNALS                     0x00F8
#define ABS_PMB_WLAN_AGC3_DEBUG_SIGNALS                 0xA50040F8UL

#define PMB_WLAN_AGC3_DEBUG_RSSI_AVG_START_MASK         0x00000001UL
#define PMB_WLAN_AGC3_DEBUG_RSSI_AVG_START_WIDTH        1
#define PMB_WLAN_AGC3_DEBUG_RSSI_AVG_START_SHIFT        0
#define PMB_WLAN_AGC3_DEBUG_RSSI_AVG_START_SIGNED       0

#define PMB_WLAN_AGC3_DEBUG_LNA_INCR_MASK               0x00000002UL
#define PMB_WLAN_AGC3_DEBUG_LNA_INCR_WIDTH              1
#define PMB_WLAN_AGC3_DEBUG_LNA_INCR_SHIFT              1
#define PMB_WLAN_AGC3_DEBUG_LNA_INCR_SIGNED             0

#define PMB_WLAN_AGC3_DEBUG_DECR_MASK                   0x00000004UL
#define PMB_WLAN_AGC3_DEBUG_DECR_WIDTH                  1
#define PMB_WLAN_AGC3_DEBUG_DECR_SHIFT                  2
#define PMB_WLAN_AGC3_DEBUG_DECR_SIGNED                 0

#define PMB_WLAN_AGC3_DEBUG_FREEZE_MASK                 0x00000008UL
#define PMB_WLAN_AGC3_DEBUG_FREEZE_WIDTH                1
#define PMB_WLAN_AGC3_DEBUG_FREEZE_SHIFT                3
#define PMB_WLAN_AGC3_DEBUG_FREEZE_SIGNED               0

#define PMB_WLAN_AGC3_DEBUG_TRIGGER_MASK                0x00000010UL
#define PMB_WLAN_AGC3_DEBUG_TRIGGER_WIDTH               1
#define PMB_WLAN_AGC3_DEBUG_TRIGGER_SHIFT               4
#define PMB_WLAN_AGC3_DEBUG_TRIGGER_SIGNED              0

#define PMB_WLAN_AGC3_DEBUG_LNA_ADJ_IN_PROGRESS_MASK    0x00000020UL
#define PMB_WLAN_AGC3_DEBUG_LNA_ADJ_IN_PROGRESS_WIDTH   1
#define PMB_WLAN_AGC3_DEBUG_LNA_ADJ_IN_PROGRESS_SHIFT   5
#define PMB_WLAN_AGC3_DEBUG_LNA_ADJ_IN_PROGRESS_SIGNED  0

#define PMB_WLAN_AGC3_DEBUG_LNA_STAGE_MASK              0x000001C0UL
#define PMB_WLAN_AGC3_DEBUG_LNA_STAGE_WIDTH             3
#define PMB_WLAN_AGC3_DEBUG_LNA_STAGE_SHIFT             6
#define PMB_WLAN_AGC3_DEBUG_LNA_STAGE_SIGNED            0

#define PMB_WLAN_AGC3_DEBUG_FORCE_INPUT_SIGNALS_MASK    0x00400000UL
#define PMB_WLAN_AGC3_DEBUG_FORCE_INPUT_SIGNALS_WIDTH   1
#define PMB_WLAN_AGC3_DEBUG_FORCE_INPUT_SIGNALS_SHIFT   22
#define PMB_WLAN_AGC3_DEBUG_FORCE_INPUT_SIGNALS_SIGNED  0

#define PMB_WLAN_AGC3_DEBUG_FORCE_OUTPUT_SIGNALS_MASK   0x00800000UL
#define PMB_WLAN_AGC3_DEBUG_FORCE_OUTPUT_SIGNALS_WIDTH  1
#define PMB_WLAN_AGC3_DEBUG_FORCE_OUTPUT_SIGNALS_SHIFT  23
#define PMB_WLAN_AGC3_DEBUG_FORCE_OUTPUT_SIGNALS_SIGNED 0

/* Register WLAN_AGC_DEBUG_LNA_GAIN (PMR_WLAN_AGC3) */
#define PMB_WLAN_AGC3_DEBUG_LNA_GAIN        0x00FC
#define ABS_PMB_WLAN_AGC3_DEBUG_LNA_GAIN    0xA50040FCUL

#define PMB_WLAN_AGC3_LNA_GAIN_FORCE_MASK   0x00000001UL
#define PMB_WLAN_AGC3_LNA_GAIN_FORCE_WIDTH  1
#define PMB_WLAN_AGC3_LNA_GAIN_FORCE_SHIFT  0
#define PMB_WLAN_AGC3_LNA_GAIN_FORCE_SIGNED 0

#define PMB_WLAN_AGC3_LNA_GAIN_VALUE_MASK   0x0000000EUL
#define PMB_WLAN_AGC3_LNA_GAIN_VALUE_WIDTH  3
#define PMB_WLAN_AGC3_LNA_GAIN_VALUE_SHIFT  1
#define PMB_WLAN_AGC3_LNA_GAIN_VALUE_SIGNED 0

/* Register WLAN_AGC_CONTROL_REGISTER (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_CONTROL_REGISTER                 0x0000
#define ABS_PMB_WLAN_AGC4_CONTROL_REGISTER             0xA5004200UL

#define PMB_WLAN_AGC4_AGC_MOD_RST_MASK                 0x00000001UL
#define PMB_WLAN_AGC4_AGC_MOD_RST_WIDTH                1
#define PMB_WLAN_AGC4_AGC_MOD_RST_SHIFT                0
#define PMB_WLAN_AGC4_AGC_MOD_RST_SIGNED               0

#define PMB_WLAN_AGC4_MODULE_EN_MASK                   0x00000002UL
#define PMB_WLAN_AGC4_MODULE_EN_WIDTH                  1
#define PMB_WLAN_AGC4_MODULE_EN_SHIFT                  1
#define PMB_WLAN_AGC4_MODULE_EN_SIGNED                 0

#define PMB_WLAN_AGC4_INIT_GAIN_SEL_ENABLE_MASK        0x00000004UL
#define PMB_WLAN_AGC4_INIT_GAIN_SEL_ENABLE_WIDTH       1
#define PMB_WLAN_AGC4_INIT_GAIN_SEL_ENABLE_SHIFT       2
#define PMB_WLAN_AGC4_INIT_GAIN_SEL_ENABLE_SIGNED      0

#define PMB_WLAN_AGC4_GAIN_SEL_TOGGLE_ENABLE_MASK      0x00000008UL
#define PMB_WLAN_AGC4_GAIN_SEL_TOGGLE_ENABLE_WIDTH     1
#define PMB_WLAN_AGC4_GAIN_SEL_TOGGLE_ENABLE_SHIFT     3
#define PMB_WLAN_AGC4_GAIN_SEL_TOGGLE_ENABLE_SIGNED    0

#define PMB_WLAN_AGC4_EN_RF_STATUS_GAIN_SET_MASK       0x00000010UL
#define PMB_WLAN_AGC4_EN_RF_STATUS_GAIN_SET_WIDTH      1
#define PMB_WLAN_AGC4_EN_RF_STATUS_GAIN_SET_SHIFT      4
#define PMB_WLAN_AGC4_EN_RF_STATUS_GAIN_SET_SIGNED     0

#define PMB_WLAN_AGC4_EN_POP_DET_AGC_DEFREEZE_MASK     0x00000020UL
#define PMB_WLAN_AGC4_EN_POP_DET_AGC_DEFREEZE_WIDTH    1
#define PMB_WLAN_AGC4_EN_POP_DET_AGC_DEFREEZE_SHIFT    5
#define PMB_WLAN_AGC4_EN_POP_DET_AGC_DEFREEZE_SIGNED   0

#define PMB_WLAN_AGC4_HW_EN_AGC_TRIGGER_DISABLE_MASK   0x00000040UL
#define PMB_WLAN_AGC4_HW_EN_AGC_TRIGGER_DISABLE_WIDTH  1
#define PMB_WLAN_AGC4_HW_EN_AGC_TRIGGER_DISABLE_SHIFT  6
#define PMB_WLAN_AGC4_HW_EN_AGC_TRIGGER_DISABLE_SIGNED 0

#define PMB_WLAN_AGC4_EN_AACI_DETECTION_LOGIC_MASK     0x00000080UL
#define PMB_WLAN_AGC4_EN_AACI_DETECTION_LOGIC_WIDTH    1
#define PMB_WLAN_AGC4_EN_AACI_DETECTION_LOGIC_SHIFT    7
#define PMB_WLAN_AGC4_EN_AACI_DETECTION_LOGIC_SIGNED   0

/* Register WLAN_AGC_WAIT_TIME (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_WAIT_TIME                          0x0004
#define ABS_PMB_WLAN_AGC4_WAIT_TIME                      0xA5004204UL

#define PMB_WLAN_AGC4_WAIT_TIME_MASK                     0x000003FFUL
#define PMB_WLAN_AGC4_WAIT_TIME_WIDTH                    10
#define PMB_WLAN_AGC4_WAIT_TIME_SHIFT                    0
#define PMB_WLAN_AGC4_WAIT_TIME_SIGNED                   0

#define PMB_WLAN_AGC4_RF_RSSI_VALID_GEN_WAIT_TIME_MASK   0x0003FC00UL
#define PMB_WLAN_AGC4_RF_RSSI_VALID_GEN_WAIT_TIME_WIDTH  8
#define PMB_WLAN_AGC4_RF_RSSI_VALID_GEN_WAIT_TIME_SHIFT  10
#define PMB_WLAN_AGC4_RF_RSSI_VALID_GEN_WAIT_TIME_SIGNED 0

/* Register WLAN_AGC_EST_PARAMETERS (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_EST_PARAMETERS                                 0x0008
#define ABS_PMB_WLAN_AGC4_EST_PARAMETERS                             0xA5004208UL

#define PMB_WLAN_AGC4_ESTIMATION_METHOD_MASK                         0x00000001UL
#define PMB_WLAN_AGC4_ESTIMATION_METHOD_WIDTH                        1
#define PMB_WLAN_AGC4_ESTIMATION_METHOD_SHIFT                        0
#define PMB_WLAN_AGC4_ESTIMATION_METHOD_SIGNED                       0

#define PMB_WLAN_AGC4_ESTIMATION_LENGTH_SELECTION_MASK               0x0000000EUL
#define PMB_WLAN_AGC4_ESTIMATION_LENGTH_SELECTION_WIDTH              3
#define PMB_WLAN_AGC4_ESTIMATION_LENGTH_SELECTION_SHIFT              1
#define PMB_WLAN_AGC4_ESTIMATION_LENGTH_SELECTION_SIGNED             0

#define PMB_WLAN_AGC4_AGC_EST_TRIGGER_METHOD_MASK                    0x00000010UL
#define PMB_WLAN_AGC4_AGC_EST_TRIGGER_METHOD_WIDTH                   1
#define PMB_WLAN_AGC4_AGC_EST_TRIGGER_METHOD_SHIFT                   4
#define PMB_WLAN_AGC4_AGC_EST_TRIGGER_METHOD_SIGNED                  0

#define PMB_WLAN_AGC4_N_SYMB_VAR_AVG_SEL_MASK                        0x000000E0UL
#define PMB_WLAN_AGC4_N_SYMB_VAR_AVG_SEL_WIDTH                       3
#define PMB_WLAN_AGC4_N_SYMB_VAR_AVG_SEL_SHIFT                       5
#define PMB_WLAN_AGC4_N_SYMB_VAR_AVG_SEL_SIGNED                      0

#define PMB_WLAN_AGC4_DISABLE_DC_SUBTRACT_IN_ESTIMATION_MASK         0x00000100UL
#define PMB_WLAN_AGC4_DISABLE_DC_SUBTRACT_IN_ESTIMATION_WIDTH        1
#define PMB_WLAN_AGC4_DISABLE_DC_SUBTRACT_IN_ESTIMATION_SHIFT        8
#define PMB_WLAN_AGC4_DISABLE_DC_SUBTRACT_IN_ESTIMATION_SIGNED       0

#define PMB_WLAN_AGC4_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_MASK   0x00000200UL
#define PMB_WLAN_AGC4_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_WIDTH  1
#define PMB_WLAN_AGC4_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_SHIFT  9
#define PMB_WLAN_AGC4_DISABLE_BB_GAIN_CHANGE_IN_RF_RSSI_STATE_SIGNED 0

#define PMB_WLAN_AGC4_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_MASK      0x0003FC00UL
#define PMB_WLAN_AGC4_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_WIDTH     8
#define PMB_WLAN_AGC4_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_SHIFT     10
#define PMB_WLAN_AGC4_BB_GAIN_LIMIT_VALUE_IN_RF_RSSI_STATE_SIGNED    0

#define PMB_WLAN_AGC4_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_MASK         0x00040000UL
#define PMB_WLAN_AGC4_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_WIDTH        1
#define PMB_WLAN_AGC4_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_SHIFT        18
#define PMB_WLAN_AGC4_EN_INCR_LNA_GAIN_IN_AGC_EST_STATE_SIGNED       0

#define PMB_WLAN_AGC4_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_MASK         0x00080000UL
#define PMB_WLAN_AGC4_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_WIDTH        1
#define PMB_WLAN_AGC4_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_SHIFT        19
#define PMB_WLAN_AGC4_EN_DECR_LNA_GAIN_IN_AGC_EST_STATE_SIGNED       0

#define PMB_WLAN_AGC4_USE_MVG_AVG_VAR_LIVE_MASK                      0x00100000UL
#define PMB_WLAN_AGC4_USE_MVG_AVG_VAR_LIVE_WIDTH                     1
#define PMB_WLAN_AGC4_USE_MVG_AVG_VAR_LIVE_SHIFT                     20
#define PMB_WLAN_AGC4_USE_MVG_AVG_VAR_LIVE_SIGNED                    0

/* Register WLAN_AGC_SET_INIT_AGC_GAIN (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_SET_INIT_AGC_GAIN     0x000C
#define ABS_PMB_WLAN_AGC4_SET_INIT_AGC_GAIN 0xA500420CUL

#define PMB_WLAN_AGC4_INIT_AGC_GAIN0_MASK   0x000000FFUL
#define PMB_WLAN_AGC4_INIT_AGC_GAIN0_WIDTH  8
#define PMB_WLAN_AGC4_INIT_AGC_GAIN0_SHIFT  0
#define PMB_WLAN_AGC4_INIT_AGC_GAIN0_SIGNED 0

#define PMB_WLAN_AGC4_INIT_AGC_GAIN1_MASK   0x0000FF00UL
#define PMB_WLAN_AGC4_INIT_AGC_GAIN1_WIDTH  8
#define PMB_WLAN_AGC4_INIT_AGC_GAIN1_SHIFT  8
#define PMB_WLAN_AGC4_INIT_AGC_GAIN1_SIGNED 0

/* Register WLAN_AGC_TARGET_LEVEL (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_TARGET_LEVEL            0x0010
#define ABS_PMB_WLAN_AGC4_TARGET_LEVEL        0xA5004210UL

#define PMB_WLAN_AGC4_TARGET_SIG_LEVEL_MASK   0x000000FFUL
#define PMB_WLAN_AGC4_TARGET_SIG_LEVEL_WIDTH  8
#define PMB_WLAN_AGC4_TARGET_SIG_LEVEL_SHIFT  0
#define PMB_WLAN_AGC4_TARGET_SIG_LEVEL_SIGNED 0

#define PMB_WLAN_AGC4_DC_COMPENSATION_MASK    0x00000700UL
#define PMB_WLAN_AGC4_DC_COMPENSATION_WIDTH   3
#define PMB_WLAN_AGC4_DC_COMPENSATION_SHIFT   8
#define PMB_WLAN_AGC4_DC_COMPENSATION_SIGNED  0

/* Register WLAN_AGC_CLIP_LEVEL (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_CLIP_LEVEL        0x0014
#define ABS_PMB_WLAN_AGC4_CLIP_LEVEL    0xA5004214UL

#define PMB_WLAN_AGC4_CLIP_LEVEL_MASK   0x000003FFUL
#define PMB_WLAN_AGC4_CLIP_LEVEL_WIDTH  10
#define PMB_WLAN_AGC4_CLIP_LEVEL_SHIFT  0
#define PMB_WLAN_AGC4_CLIP_LEVEL_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION1 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION1      0x0018
#define ABS_PMB_WLAN_AGC4_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION1  0xA5004218UL

#define PMB_WLAN_AGC4_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_MASK       0x000003FFUL
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_WIDTH      10
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_SHIFT      0
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_SIGNED     0

#define PMB_WLAN_AGC4_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_MASK   0x000FFC00UL
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_WIDTH  10
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_SHIFT  10
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION2 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION2           0x001C
#define ABS_PMB_WLAN_AGC4_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION2       0xA500421CUL

#define PMB_WLAN_AGC4_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_MASK   0x000003FFUL
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_WIDTH  10
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_SHIFT  0
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION     0x0020
#define ABS_PMB_WLAN_AGC4_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION 0xA5004220UL

#define PMB_WLAN_AGC4_N_CLIP_DEEP_FIRST_ITER_MASK                0x000007FFUL
#define PMB_WLAN_AGC4_N_CLIP_DEEP_FIRST_ITER_WIDTH               11
#define PMB_WLAN_AGC4_N_CLIP_DEEP_FIRST_ITER_SHIFT               0
#define PMB_WLAN_AGC4_N_CLIP_DEEP_FIRST_ITER_SIGNED              0

#define PMB_WLAN_AGC4_N_CLIP_MODERATE_FIRST_ITER_MASK            0x003FF800UL
#define PMB_WLAN_AGC4_N_CLIP_MODERATE_FIRST_ITER_WIDTH           11
#define PMB_WLAN_AGC4_N_CLIP_MODERATE_FIRST_ITER_SHIFT           11
#define PMB_WLAN_AGC4_N_CLIP_MODERATE_FIRST_ITER_SIGNED          0

/* Register WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION     0x0024
#define ABS_PMB_WLAN_AGC4_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION 0xA5004224UL

#define PMB_WLAN_AGC4_CUTBACK_DEEP_CLIP_FIRST_ITER_MASK             0x0000003FUL
#define PMB_WLAN_AGC4_CUTBACK_DEEP_CLIP_FIRST_ITER_WIDTH            6
#define PMB_WLAN_AGC4_CUTBACK_DEEP_CLIP_FIRST_ITER_SHIFT            0
#define PMB_WLAN_AGC4_CUTBACK_DEEP_CLIP_FIRST_ITER_SIGNED           0

#define PMB_WLAN_AGC4_CUTBACK_MODERATE_CLIP_FIRST_ITER_MASK         0x00000FC0UL
#define PMB_WLAN_AGC4_CUTBACK_MODERATE_CLIP_FIRST_ITER_WIDTH        6
#define PMB_WLAN_AGC4_CUTBACK_MODERATE_CLIP_FIRST_ITER_SHIFT        6
#define PMB_WLAN_AGC4_CUTBACK_MODERATE_CLIP_FIRST_ITER_SIGNED       0

#define PMB_WLAN_AGC4_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_MASK    0x0003F000UL
#define PMB_WLAN_AGC4_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_WIDTH   6
#define PMB_WLAN_AGC4_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_SHIFT   12
#define PMB_WLAN_AGC4_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_SIGNED  0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION1 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION1      0x0028
#define ABS_PMB_WLAN_AGC4_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION1  0xA5004228UL

#define PMB_WLAN_AGC4_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_MASK       0x000003FFUL
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_WIDTH      10
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_SHIFT      0
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_SIGNED     0

#define PMB_WLAN_AGC4_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_MASK   0x000FFC00UL
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_WIDTH  10
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_SHIFT  10
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION2 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION2           0x002C
#define ABS_PMB_WLAN_AGC4_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION2       0xA500422CUL

#define PMB_WLAN_AGC4_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_MASK   0x000003FFUL
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_WIDTH  10
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_SHIFT  0
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION     0x0030
#define ABS_PMB_WLAN_AGC4_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION 0xA5004230UL

#define PMB_WLAN_AGC4_N_CLIP_DEEP_SECOND_ITER_MASK                0x000007FFUL
#define PMB_WLAN_AGC4_N_CLIP_DEEP_SECOND_ITER_WIDTH               11
#define PMB_WLAN_AGC4_N_CLIP_DEEP_SECOND_ITER_SHIFT               0
#define PMB_WLAN_AGC4_N_CLIP_DEEP_SECOND_ITER_SIGNED              0

#define PMB_WLAN_AGC4_N_CLIP_MODERATE_SECOND_ITER_MASK            0x003FF800UL
#define PMB_WLAN_AGC4_N_CLIP_MODERATE_SECOND_ITER_WIDTH           11
#define PMB_WLAN_AGC4_N_CLIP_MODERATE_SECOND_ITER_SHIFT           11
#define PMB_WLAN_AGC4_N_CLIP_MODERATE_SECOND_ITER_SIGNED          0

/* Register WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION     0x0034
#define ABS_PMB_WLAN_AGC4_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION 0xA5004234UL

#define PMB_WLAN_AGC4_CUTBACK_DEEP_CLIP_SECOND_ITER_MASK             0x0000003FUL
#define PMB_WLAN_AGC4_CUTBACK_DEEP_CLIP_SECOND_ITER_WIDTH            6
#define PMB_WLAN_AGC4_CUTBACK_DEEP_CLIP_SECOND_ITER_SHIFT            0
#define PMB_WLAN_AGC4_CUTBACK_DEEP_CLIP_SECOND_ITER_SIGNED           0

#define PMB_WLAN_AGC4_CUTBACK_MODERATE_CLIP_SECOND_ITER_MASK         0x00000FC0UL
#define PMB_WLAN_AGC4_CUTBACK_MODERATE_CLIP_SECOND_ITER_WIDTH        6
#define PMB_WLAN_AGC4_CUTBACK_MODERATE_CLIP_SECOND_ITER_SHIFT        6
#define PMB_WLAN_AGC4_CUTBACK_MODERATE_CLIP_SECOND_ITER_SIGNED       0

#define PMB_WLAN_AGC4_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_MASK    0x0003F000UL
#define PMB_WLAN_AGC4_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_WIDTH   6
#define PMB_WLAN_AGC4_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_SHIFT   12
#define PMB_WLAN_AGC4_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_SIGNED  0

/* Register WLAN_AGC_FIRSTAGC_FINAL_TRANSIENT_LEN (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_FIRSTAGC_FINAL_TRANSIENT_LEN                 0x0038
#define ABS_PMB_WLAN_AGC4_FIRSTAGC_FINAL_TRANSIENT_LEN             0xA5004238UL

#define PMB_WLAN_AGC4_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_MASK   0x000003FFUL
#define PMB_WLAN_AGC4_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_WIDTH  10
#define PMB_WLAN_AGC4_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_SHIFT  0
#define PMB_WLAN_AGC4_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_SETTINGS (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_SECONDAGC_SETTINGS                 0x003C
#define ABS_PMB_WLAN_AGC4_SECONDAGC_SETTINGS             0xA500423CUL

#define PMB_WLAN_AGC4_SECOND_AGC_EN_MASK                 0x00000001UL
#define PMB_WLAN_AGC4_SECOND_AGC_EN_WIDTH                1
#define PMB_WLAN_AGC4_SECOND_AGC_EN_SHIFT                0
#define PMB_WLAN_AGC4_SECOND_AGC_EN_SIGNED               0

#define PMB_WLAN_AGC4_SECOND_AGC_CONFIG_AUTOMATIC_MASK   0x00800000UL
#define PMB_WLAN_AGC4_SECOND_AGC_CONFIG_AUTOMATIC_WIDTH  1
#define PMB_WLAN_AGC4_SECOND_AGC_CONFIG_AUTOMATIC_SHIFT  23
#define PMB_WLAN_AGC4_SECOND_AGC_CONFIG_AUTOMATIC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_CLIP_SETTINGS (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_SECONDAGC_CLIP_SETTINGS           0x0040
#define ABS_PMB_WLAN_AGC4_SECONDAGC_CLIP_SETTINGS       0xA5004240UL

#define PMB_WLAN_AGC4_N_CLIP_DEEP_SECOND_AGC_MASK       0x000007FFUL
#define PMB_WLAN_AGC4_N_CLIP_DEEP_SECOND_AGC_WIDTH      11
#define PMB_WLAN_AGC4_N_CLIP_DEEP_SECOND_AGC_SHIFT      0
#define PMB_WLAN_AGC4_N_CLIP_DEEP_SECOND_AGC_SIGNED     0

#define PMB_WLAN_AGC4_N_CLIP_MODERATE_SECOND_AGC_MASK   0x003FF800UL
#define PMB_WLAN_AGC4_N_CLIP_MODERATE_SECOND_AGC_WIDTH  11
#define PMB_WLAN_AGC4_N_CLIP_MODERATE_SECOND_AGC_SHIFT  11
#define PMB_WLAN_AGC4_N_CLIP_MODERATE_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS1 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_SECONDAGC_TRANS_LEN_SETTINGS1                 0x0044
#define ABS_PMB_WLAN_AGC4_SECONDAGC_TRANS_LEN_SETTINGS1             0xA5004244UL

#define PMB_WLAN_AGC4_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_MASK       0x000003FFUL
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_WIDTH      10
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_SHIFT      0
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_SIGNED     0

#define PMB_WLAN_AGC4_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_MASK   0x000FFC00UL
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_WIDTH  10
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_SHIFT  10
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS2 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_SECONDAGC_TRANS_LEN_SETTINGS2                      0x0048
#define ABS_PMB_WLAN_AGC4_SECONDAGC_TRANS_LEN_SETTINGS2                  0xA5004248UL

#define PMB_WLAN_AGC4_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_MASK   0x000003FFUL
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_WIDTH  10
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_SHIFT  0
#define PMB_WLAN_AGC4_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_CUTBACK_SETTINGS (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_SECONDAGC_CUTBACK_SETTINGS              0x004C
#define ABS_PMB_WLAN_AGC4_SECONDAGC_CUTBACK_SETTINGS          0xA500424CUL

#define PMB_WLAN_AGC4_CUTBACK_SECOND_AGC_DEEP_CLIP_MASK       0x0000003FUL
#define PMB_WLAN_AGC4_CUTBACK_SECOND_AGC_DEEP_CLIP_WIDTH      6
#define PMB_WLAN_AGC4_CUTBACK_SECOND_AGC_DEEP_CLIP_SHIFT      0
#define PMB_WLAN_AGC4_CUTBACK_SECOND_AGC_DEEP_CLIP_SIGNED     0

#define PMB_WLAN_AGC4_CUTBACK_SECOND_AGC_MODERATE_CLIP_MASK   0x00000FC0UL
#define PMB_WLAN_AGC4_CUTBACK_SECOND_AGC_MODERATE_CLIP_WIDTH  6
#define PMB_WLAN_AGC4_CUTBACK_SECOND_AGC_MODERATE_CLIP_SHIFT  6
#define PMB_WLAN_AGC4_CUTBACK_SECOND_AGC_MODERATE_CLIP_SIGNED 0

#define PMB_WLAN_AGC4_CUTBACK_SECOND_AGC_NONZERO_CLIP_MASK    0x0003F000UL
#define PMB_WLAN_AGC4_CUTBACK_SECOND_AGC_NONZERO_CLIP_WIDTH   6
#define PMB_WLAN_AGC4_CUTBACK_SECOND_AGC_NONZERO_CLIP_SHIFT   12
#define PMB_WLAN_AGC4_CUTBACK_SECOND_AGC_NONZERO_CLIP_SIGNED  0

/* Register WLAN_AGC_SECONDAGC_FINAL_TRANSIENT_LEN (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_SECONDAGC_FINAL_TRANSIENT_LEN                 0x0050
#define ABS_PMB_WLAN_AGC4_SECONDAGC_FINAL_TRANSIENT_LEN             0xA5004250UL

#define PMB_WLAN_AGC4_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_MASK   0x000003FFUL
#define PMB_WLAN_AGC4_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_WIDTH  10
#define PMB_WLAN_AGC4_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_SHIFT  0
#define PMB_WLAN_AGC4_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_SIGNED 0

/* Register WLAN_AGC_RXHP_SETTINGS (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_RXHP_SETTINGS                        0x0054
#define ABS_PMB_WLAN_AGC4_RXHP_SETTINGS                    0xA5004254UL

#define PMB_WLAN_AGC4_RXHP_LEV_PRE_FIRST_AGC_EST_MASK      0x00000001UL
#define PMB_WLAN_AGC4_RXHP_LEV_PRE_FIRST_AGC_EST_WIDTH     1
#define PMB_WLAN_AGC4_RXHP_LEV_PRE_FIRST_AGC_EST_SHIFT     0
#define PMB_WLAN_AGC4_RXHP_LEV_PRE_FIRST_AGC_EST_SIGNED    0

#define PMB_WLAN_AGC4_RXHP_LEV_POST_FIRST_AGC_EST_MASK     0x00000002UL
#define PMB_WLAN_AGC4_RXHP_LEV_POST_FIRST_AGC_EST_WIDTH    1
#define PMB_WLAN_AGC4_RXHP_LEV_POST_FIRST_AGC_EST_SHIFT    1
#define PMB_WLAN_AGC4_RXHP_LEV_POST_FIRST_AGC_EST_SIGNED   0

#define PMB_WLAN_AGC4_RXHP_LEV_START_SECOND_AGC_EST_MASK   0x00000004UL
#define PMB_WLAN_AGC4_RXHP_LEV_START_SECOND_AGC_EST_WIDTH  1
#define PMB_WLAN_AGC4_RXHP_LEV_START_SECOND_AGC_EST_SHIFT  2
#define PMB_WLAN_AGC4_RXHP_LEV_START_SECOND_AGC_EST_SIGNED 0

#define PMB_WLAN_AGC4_RXHP_LEV_POST_SECOND_AGC_EST_MASK    0x00000008UL
#define PMB_WLAN_AGC4_RXHP_LEV_POST_SECOND_AGC_EST_WIDTH   1
#define PMB_WLAN_AGC4_RXHP_LEV_POST_SECOND_AGC_EST_SHIFT   3
#define PMB_WLAN_AGC4_RXHP_LEV_POST_SECOND_AGC_EST_SIGNED  0

#define PMB_WLAN_AGC4_RXHP_LEV_IN_DISABLE_STATE_MASK       0x00000010UL
#define PMB_WLAN_AGC4_RXHP_LEV_IN_DISABLE_STATE_WIDTH      1
#define PMB_WLAN_AGC4_RXHP_LEV_IN_DISABLE_STATE_SHIFT      4
#define PMB_WLAN_AGC4_RXHP_LEV_IN_DISABLE_STATE_SIGNED     0

#define PMB_WLAN_AGC4_RXHP_POST_AGC_TRANSIENT_MASK         0x00003FE0UL
#define PMB_WLAN_AGC4_RXHP_POST_AGC_TRANSIENT_WIDTH        9
#define PMB_WLAN_AGC4_RXHP_POST_AGC_TRANSIENT_SHIFT        5
#define PMB_WLAN_AGC4_RXHP_POST_AGC_TRANSIENT_SIGNED       0

#define PMB_WLAN_AGC4_RXHP_PRE_AGC_TRANSIENT_MASK          0x007FC000UL
#define PMB_WLAN_AGC4_RXHP_PRE_AGC_TRANSIENT_WIDTH         9
#define PMB_WLAN_AGC4_RXHP_PRE_AGC_TRANSIENT_SHIFT         14
#define PMB_WLAN_AGC4_RXHP_PRE_AGC_TRANSIENT_SIGNED        0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS1 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_MAPPING_PARAMETERS_MODE_GAINS1     0x0058
#define ABS_PMB_WLAN_AGC4_MAPPING_PARAMETERS_MODE_GAINS1 0xA5004258UL

#define PMB_WLAN_AGC4_MODE1_GAIN_MASK                    0x000000FFUL
#define PMB_WLAN_AGC4_MODE1_GAIN_WIDTH                   8
#define PMB_WLAN_AGC4_MODE1_GAIN_SHIFT                   0
#define PMB_WLAN_AGC4_MODE1_GAIN_SIGNED                  0

#define PMB_WLAN_AGC4_MODE2_GAIN_MASK                    0x0000FF00UL
#define PMB_WLAN_AGC4_MODE2_GAIN_WIDTH                   8
#define PMB_WLAN_AGC4_MODE2_GAIN_SHIFT                   8
#define PMB_WLAN_AGC4_MODE2_GAIN_SIGNED                  0

#define PMB_WLAN_AGC4_MODE3_GAIN_MASK                    0x00FF0000UL
#define PMB_WLAN_AGC4_MODE3_GAIN_WIDTH                   8
#define PMB_WLAN_AGC4_MODE3_GAIN_SHIFT                   16
#define PMB_WLAN_AGC4_MODE3_GAIN_SIGNED                  0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS2 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_MAPPING_PARAMETERS_MODE_GAINS2     0x005C
#define ABS_PMB_WLAN_AGC4_MAPPING_PARAMETERS_MODE_GAINS2 0xA500425CUL

#define PMB_WLAN_AGC4_MODE4_GAIN_MASK                    0x000000FFUL
#define PMB_WLAN_AGC4_MODE4_GAIN_WIDTH                   8
#define PMB_WLAN_AGC4_MODE4_GAIN_SHIFT                   0
#define PMB_WLAN_AGC4_MODE4_GAIN_SIGNED                  0

#define PMB_WLAN_AGC4_MODE5_GAIN_MASK                    0x0000FF00UL
#define PMB_WLAN_AGC4_MODE5_GAIN_WIDTH                   8
#define PMB_WLAN_AGC4_MODE5_GAIN_SHIFT                   8
#define PMB_WLAN_AGC4_MODE5_GAIN_SIGNED                  0

#define PMB_WLAN_AGC4_MODE6_GAIN_MASK                    0x00FF0000UL
#define PMB_WLAN_AGC4_MODE6_GAIN_WIDTH                   8
#define PMB_WLAN_AGC4_MODE6_GAIN_SHIFT                   16
#define PMB_WLAN_AGC4_MODE6_GAIN_SIGNED                  0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MAX_MIN_GAIN (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_MAPPING_PARAMETERS_MAX_MIN_GAIN     0x0060
#define ABS_PMB_WLAN_AGC4_MAPPING_PARAMETERS_MAX_MIN_GAIN 0xA5004260UL

#define PMB_WLAN_AGC4_MIN_GAIN_MASK                       0x000000FFUL
#define PMB_WLAN_AGC4_MIN_GAIN_WIDTH                      8
#define PMB_WLAN_AGC4_MIN_GAIN_SHIFT                      0
#define PMB_WLAN_AGC4_MIN_GAIN_SIGNED                     0

#define PMB_WLAN_AGC4_MAX_GAIN_MASK                       0x0000FF00UL
#define PMB_WLAN_AGC4_MAX_GAIN_WIDTH                      8
#define PMB_WLAN_AGC4_MAX_GAIN_SHIFT                      8
#define PMB_WLAN_AGC4_MAX_GAIN_SIGNED                     0

/* Register WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY1 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_MAPPING_PARAMETERS_BOUNDARY1     0x0064
#define ABS_PMB_WLAN_AGC4_MAPPING_PARAMETERS_BOUNDARY1 0xA5004264UL

#define PMB_WLAN_AGC4_GAIN_MODE1_BNDRY_MASK            0x000000FFUL
#define PMB_WLAN_AGC4_GAIN_MODE1_BNDRY_WIDTH           8
#define PMB_WLAN_AGC4_GAIN_MODE1_BNDRY_SHIFT           0
#define PMB_WLAN_AGC4_GAIN_MODE1_BNDRY_SIGNED          0

#define PMB_WLAN_AGC4_GAIN_MODE2_BNDRY_MASK            0x0000FF00UL
#define PMB_WLAN_AGC4_GAIN_MODE2_BNDRY_WIDTH           8
#define PMB_WLAN_AGC4_GAIN_MODE2_BNDRY_SHIFT           8
#define PMB_WLAN_AGC4_GAIN_MODE2_BNDRY_SIGNED          0

#define PMB_WLAN_AGC4_GAIN_MODE3_BNDRY_MASK            0x00FF0000UL
#define PMB_WLAN_AGC4_GAIN_MODE3_BNDRY_WIDTH           8
#define PMB_WLAN_AGC4_GAIN_MODE3_BNDRY_SHIFT           16
#define PMB_WLAN_AGC4_GAIN_MODE3_BNDRY_SIGNED          0

/* Register WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY2 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_MAPPING_PARAMETERS_BOUNDARY2     0x0068
#define ABS_PMB_WLAN_AGC4_MAPPING_PARAMETERS_BOUNDARY2 0xA5004268UL

#define PMB_WLAN_AGC4_GAIN_MODE4_BNDRY_MASK            0x000000FFUL
#define PMB_WLAN_AGC4_GAIN_MODE4_BNDRY_WIDTH           8
#define PMB_WLAN_AGC4_GAIN_MODE4_BNDRY_SHIFT           0
#define PMB_WLAN_AGC4_GAIN_MODE4_BNDRY_SIGNED          0

#define PMB_WLAN_AGC4_GAIN_MODE5_BNDRY_MASK            0x0000FF00UL
#define PMB_WLAN_AGC4_GAIN_MODE5_BNDRY_WIDTH           8
#define PMB_WLAN_AGC4_GAIN_MODE5_BNDRY_SHIFT           8
#define PMB_WLAN_AGC4_GAIN_MODE5_BNDRY_SIGNED          0

/* Register WLAN_AGC_MAPPING_PATTERN (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_MAPPING_PATTERN           0x006C
#define ABS_PMB_WLAN_AGC4_MAPPING_PATTERN       0xA500426CUL

#define PMB_WLAN_AGC4_GAIN_MODE1_PATTERN_MASK   0x00000007UL
#define PMB_WLAN_AGC4_GAIN_MODE1_PATTERN_WIDTH  3
#define PMB_WLAN_AGC4_GAIN_MODE1_PATTERN_SHIFT  0
#define PMB_WLAN_AGC4_GAIN_MODE1_PATTERN_SIGNED 0

#define PMB_WLAN_AGC4_GAIN_MODE2_PATTERN_MASK   0x00000038UL
#define PMB_WLAN_AGC4_GAIN_MODE2_PATTERN_WIDTH  3
#define PMB_WLAN_AGC4_GAIN_MODE2_PATTERN_SHIFT  3
#define PMB_WLAN_AGC4_GAIN_MODE2_PATTERN_SIGNED 0

#define PMB_WLAN_AGC4_GAIN_MODE3_PATTERN_MASK   0x000001C0UL
#define PMB_WLAN_AGC4_GAIN_MODE3_PATTERN_WIDTH  3
#define PMB_WLAN_AGC4_GAIN_MODE3_PATTERN_SHIFT  6
#define PMB_WLAN_AGC4_GAIN_MODE3_PATTERN_SIGNED 0

#define PMB_WLAN_AGC4_GAIN_MODE4_PATTERN_MASK   0x00000E00UL
#define PMB_WLAN_AGC4_GAIN_MODE4_PATTERN_WIDTH  3
#define PMB_WLAN_AGC4_GAIN_MODE4_PATTERN_SHIFT  9
#define PMB_WLAN_AGC4_GAIN_MODE4_PATTERN_SIGNED 0

#define PMB_WLAN_AGC4_GAIN_MODE5_PATTERN_MASK   0x00007000UL
#define PMB_WLAN_AGC4_GAIN_MODE5_PATTERN_WIDTH  3
#define PMB_WLAN_AGC4_GAIN_MODE5_PATTERN_SHIFT  12
#define PMB_WLAN_AGC4_GAIN_MODE5_PATTERN_SIGNED 0

#define PMB_WLAN_AGC4_GAIN_MODE6_PATTERN_MASK   0x00038000UL
#define PMB_WLAN_AGC4_GAIN_MODE6_PATTERN_WIDTH  3
#define PMB_WLAN_AGC4_GAIN_MODE6_PATTERN_SHIFT  15
#define PMB_WLAN_AGC4_GAIN_MODE6_PATTERN_SIGNED 0

/* Register WLAN_AGC_BB_GAIN_OFFSET (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_BB_GAIN_OFFSET        0x0070
#define ABS_PMB_WLAN_AGC4_BB_GAIN_OFFSET    0xA5004270UL

#define PMB_WLAN_AGC4_BB_GAIN_OFFSET_MASK   0x0000003FUL
#define PMB_WLAN_AGC4_BB_GAIN_OFFSET_WIDTH  6
#define PMB_WLAN_AGC4_BB_GAIN_OFFSET_SHIFT  0
#define PMB_WLAN_AGC4_BB_GAIN_OFFSET_SIGNED 0

/* Register WLAN_AGC_BB_MAX_MIN_GAIN (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_BB_MAX_MIN_GAIN     0x0074
#define ABS_PMB_WLAN_AGC4_BB_MAX_MIN_GAIN 0xA5004274UL

#define PMB_WLAN_AGC4_BB_MIN_GAIN_MASK    0x000000FFUL
#define PMB_WLAN_AGC4_BB_MIN_GAIN_WIDTH   8
#define PMB_WLAN_AGC4_BB_MIN_GAIN_SHIFT   0
#define PMB_WLAN_AGC4_BB_MIN_GAIN_SIGNED  0

#define PMB_WLAN_AGC4_BB_MAX_GAIN_MASK    0x0000FF00UL
#define PMB_WLAN_AGC4_BB_MAX_GAIN_WIDTH   8
#define PMB_WLAN_AGC4_BB_MAX_GAIN_SHIFT   8
#define PMB_WLAN_AGC4_BB_MAX_GAIN_SIGNED  0

/* Register WLAN_AGC_GAIN_MAPPER_METHOD (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_GAIN_MAPPER_METHOD                 0x0078
#define ABS_PMB_WLAN_AGC4_GAIN_MAPPER_METHOD             0xA5004278UL

#define PMB_WLAN_AGC4_GAIN_MAPPER_METHOD_MASK            0x00000001UL
#define PMB_WLAN_AGC4_GAIN_MAPPER_METHOD_WIDTH           1
#define PMB_WLAN_AGC4_GAIN_MAPPER_METHOD_SHIFT           0
#define PMB_WLAN_AGC4_GAIN_MAPPER_METHOD_SIGNED          0

#define PMB_WLAN_AGC4_DEBUG_MODE_RF_RSSI_INPUT_EN_MASK   0x00000002UL
#define PMB_WLAN_AGC4_DEBUG_MODE_RF_RSSI_INPUT_EN_WIDTH  1
#define PMB_WLAN_AGC4_DEBUG_MODE_RF_RSSI_INPUT_EN_SHIFT  1
#define PMB_WLAN_AGC4_DEBUG_MODE_RF_RSSI_INPUT_EN_SIGNED 0

/* Register WLAN_AGC_TRIGGER_TARGET_AND_SIGRSSI_DIFF (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_TRIGGER_TARGET_AND_SIGRSSI_DIFF      0x007C
#define ABS_PMB_WLAN_AGC4_TRIGGER_TARGET_AND_SIGRSSI_DIFF  0xA500427CUL

#define PMB_WLAN_AGC4_AGC_TRIGGER_LOWER_RSSI_THRESH_MASK   0x000000FFUL
#define PMB_WLAN_AGC4_AGC_TRIGGER_LOWER_RSSI_THRESH_WIDTH  8
#define PMB_WLAN_AGC4_AGC_TRIGGER_LOWER_RSSI_THRESH_SHIFT  0
#define PMB_WLAN_AGC4_AGC_TRIGGER_LOWER_RSSI_THRESH_SIGNED 0

#define PMB_WLAN_AGC4_AGC_TRIGGER_UPPER_RSSI_THRESH_MASK   0x0000FF00UL
#define PMB_WLAN_AGC4_AGC_TRIGGER_UPPER_RSSI_THRESH_WIDTH  8
#define PMB_WLAN_AGC4_AGC_TRIGGER_UPPER_RSSI_THRESH_SHIFT  8
#define PMB_WLAN_AGC4_AGC_TRIGGER_UPPER_RSSI_THRESH_SIGNED 0

/* Register WLAN_AGC_SET_INIT_GAIN_IN_TRIGGER (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_SET_INIT_GAIN_IN_TRIGGER              0x0080
#define ABS_PMB_WLAN_AGC4_SET_INIT_GAIN_IN_TRIGGER          0xA5004280UL

#define PMB_WLAN_AGC4_SET_INIT_GAIN_IN_TRIGGER_STATE_MASK   0x00000001UL
#define PMB_WLAN_AGC4_SET_INIT_GAIN_IN_TRIGGER_STATE_WIDTH  1
#define PMB_WLAN_AGC4_SET_INIT_GAIN_IN_TRIGGER_STATE_SHIFT  0
#define PMB_WLAN_AGC4_SET_INIT_GAIN_IN_TRIGGER_STATE_SIGNED 0

/* Register WLAN_AGC_TRIGGER_CLIP_THRESH (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_TRIGGER_CLIP_THRESH            0x0084
#define ABS_PMB_WLAN_AGC4_TRIGGER_CLIP_THRESH        0xA5004284UL

#define PMB_WLAN_AGC4_AGC_TRIGGER_CLIP_THRESH_MASK   0x000007FFUL
#define PMB_WLAN_AGC4_AGC_TRIGGER_CLIP_THRESH_WIDTH  11
#define PMB_WLAN_AGC4_AGC_TRIGGER_CLIP_THRESH_SHIFT  0
#define PMB_WLAN_AGC4_AGC_TRIGGER_CLIP_THRESH_SIGNED 0

/* Register WLAN_AGC_TRIGGER_DISABLE (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_TRIGGER_DISABLE            0x0088
#define ABS_PMB_WLAN_AGC4_TRIGGER_DISABLE        0xA5004288UL

#define PMB_WLAN_AGC4_AGC_TRIGGER_DISABLE_MASK   0x00000001UL
#define PMB_WLAN_AGC4_AGC_TRIGGER_DISABLE_WIDTH  1
#define PMB_WLAN_AGC4_AGC_TRIGGER_DISABLE_SHIFT  0
#define PMB_WLAN_AGC4_AGC_TRIGGER_DISABLE_SIGNED 0

/* Register WLAN_AGC_MAX_RF_RSSI_STATUS_COUNT (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_MAX_RF_RSSI_STATUS_COUNT                0x008C
#define ABS_PMB_WLAN_AGC4_MAX_RF_RSSI_STATUS_COUNT            0xA500428CUL

#define PMB_WLAN_AGC4_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_MASK   0x0000000FUL
#define PMB_WLAN_AGC4_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_WIDTH  4
#define PMB_WLAN_AGC4_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_SHIFT  0
#define PMB_WLAN_AGC4_MAX_NO_OF_RF_RSSI_BASED_GAIN_SET_SIGNED 0

/* Register WLAN_AGC_GAIN_THRESHOLD_FOR_CCA (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_GAIN_THRESHOLD_FOR_CCA            0x0090
#define ABS_PMB_WLAN_AGC4_GAIN_THRESHOLD_FOR_CCA        0xA5004290UL

#define PMB_WLAN_AGC4_GAIN_THRESHOLD1_TO_SET_CCA_MASK   0x000000FFUL
#define PMB_WLAN_AGC4_GAIN_THRESHOLD1_TO_SET_CCA_WIDTH  8
#define PMB_WLAN_AGC4_GAIN_THRESHOLD1_TO_SET_CCA_SHIFT  0
#define PMB_WLAN_AGC4_GAIN_THRESHOLD1_TO_SET_CCA_SIGNED 0

#define PMB_WLAN_AGC4_GAIN_THRESHOLD2_TO_SET_CCA_MASK   0x0000FF00UL
#define PMB_WLAN_AGC4_GAIN_THRESHOLD2_TO_SET_CCA_WIDTH  8
#define PMB_WLAN_AGC4_GAIN_THRESHOLD2_TO_SET_CCA_SHIFT  8
#define PMB_WLAN_AGC4_GAIN_THRESHOLD2_TO_SET_CCA_SIGNED 0

/* Register WLAN_AGC_WAIT_TIME_AFTER_TRIGGER (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_WAIT_TIME_AFTER_TRIGGER            0x0094
#define ABS_PMB_WLAN_AGC4_WAIT_TIME_AFTER_TRIGGER        0xA5004294UL

#define PMB_WLAN_AGC4_WAIT_TIME_AFTER_AGC_TRIGGER_MASK   0x000003FFUL
#define PMB_WLAN_AGC4_WAIT_TIME_AFTER_AGC_TRIGGER_WIDTH  10
#define PMB_WLAN_AGC4_WAIT_TIME_AFTER_AGC_TRIGGER_SHIFT  0
#define PMB_WLAN_AGC4_WAIT_TIME_AFTER_AGC_TRIGGER_SIGNED 0

/* Register WLAN_AGC_FIN_VAL_MAPPED (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_FIN_VAL_MAPPED          0x0098
#define ABS_PMB_WLAN_AGC4_FIN_VAL_MAPPED      0xA5004298UL

#define PMB_WLAN_AGC4_MAPPED_AGC_VALUE_MASK   0x000003FFUL
#define PMB_WLAN_AGC4_MAPPED_AGC_VALUE_WIDTH  10
#define PMB_WLAN_AGC4_MAPPED_AGC_VALUE_SHIFT  0
#define PMB_WLAN_AGC4_MAPPED_AGC_VALUE_SIGNED 0

/* Register WLAN_AGC_FIN_VAL (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_FIN_VAL                0x009C
#define ABS_PMB_WLAN_AGC4_FIN_VAL            0xA500429CUL

#define PMB_WLAN_AGC4_AGC_FINAL_VALUE_MASK   0x000000FFUL
#define PMB_WLAN_AGC4_AGC_FINAL_VALUE_WIDTH  8
#define PMB_WLAN_AGC4_AGC_FINAL_VALUE_SHIFT  0
#define PMB_WLAN_AGC4_AGC_FINAL_VALUE_SIGNED 0

/* Register WLAN_AGC_STATUS (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_STATUS                                     0x00A0
#define ABS_PMB_WLAN_AGC4_STATUS                                 0xA50042A0UL

#define PMB_WLAN_AGC4_FIRST_AGC_DONE_MASK                        0x00000001UL
#define PMB_WLAN_AGC4_FIRST_AGC_DONE_WIDTH                       1
#define PMB_WLAN_AGC4_FIRST_AGC_DONE_SHIFT                       0
#define PMB_WLAN_AGC4_FIRST_AGC_DONE_SIGNED                      0

#define PMB_WLAN_AGC4_SECOND_AGC_DONE_MASK                       0x00000002UL
#define PMB_WLAN_AGC4_SECOND_AGC_DONE_WIDTH                      1
#define PMB_WLAN_AGC4_SECOND_AGC_DONE_SHIFT                      1
#define PMB_WLAN_AGC4_SECOND_AGC_DONE_SIGNED                     0

#define PMB_WLAN_AGC4_RF_RSSI_STATUS_MASK                        0x00000004UL
#define PMB_WLAN_AGC4_RF_RSSI_STATUS_WIDTH                       1
#define PMB_WLAN_AGC4_RF_RSSI_STATUS_SHIFT                       2
#define PMB_WLAN_AGC4_RF_RSSI_STATUS_SIGNED                      0

#define PMB_WLAN_AGC4_RF_RSSI_VALID_MASK                         0x00000008UL
#define PMB_WLAN_AGC4_RF_RSSI_VALID_WIDTH                        1
#define PMB_WLAN_AGC4_RF_RSSI_VALID_SHIFT                        3
#define PMB_WLAN_AGC4_RF_RSSI_VALID_SIGNED                       0

#define PMB_WLAN_AGC4_CCA_STATUS_FROM_GAIN_EST_MASK              0x00000010UL
#define PMB_WLAN_AGC4_CCA_STATUS_FROM_GAIN_EST_WIDTH             1
#define PMB_WLAN_AGC4_CCA_STATUS_FROM_GAIN_EST_SHIFT             4
#define PMB_WLAN_AGC4_CCA_STATUS_FROM_GAIN_EST_SIGNED            0

#define PMB_WLAN_AGC4_AGC_IN_TRANSIENT_MASK                      0x00000020UL
#define PMB_WLAN_AGC4_AGC_IN_TRANSIENT_WIDTH                     1
#define PMB_WLAN_AGC4_AGC_IN_TRANSIENT_SHIFT                     5
#define PMB_WLAN_AGC4_AGC_IN_TRANSIENT_SIGNED                    0

#define PMB_WLAN_AGC4_HW_AGC_TRIGGER_DISABLE_STATUS_MASK         0x00000040UL
#define PMB_WLAN_AGC4_HW_AGC_TRIGGER_DISABLE_STATUS_WIDTH        1
#define PMB_WLAN_AGC4_HW_AGC_TRIGGER_DISABLE_STATUS_SHIFT        6
#define PMB_WLAN_AGC4_HW_AGC_TRIGGER_DISABLE_STATUS_SIGNED       0

#define PMB_WLAN_AGC4_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_MASK   0x00000380UL
#define PMB_WLAN_AGC4_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_WIDTH  3
#define PMB_WLAN_AGC4_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_SHIFT  7
#define PMB_WLAN_AGC4_MAX_LNA_GAIN_MODE_WITH_RF_RSSI_ZERO_SIGNED 0

#define PMB_WLAN_AGC4_RF_RSSI_STATUS_FULL_MASK                   0x00007000UL
#define PMB_WLAN_AGC4_RF_RSSI_STATUS_FULL_WIDTH                  3
#define PMB_WLAN_AGC4_RF_RSSI_STATUS_FULL_SHIFT                  12
#define PMB_WLAN_AGC4_RF_RSSI_STATUS_FULL_SIGNED                 0

#define PMB_WLAN_AGC4_DEBUG_MODE_RF_RSSI_AVG_START_MASK          0x00008000UL
#define PMB_WLAN_AGC4_DEBUG_MODE_RF_RSSI_AVG_START_WIDTH         1
#define PMB_WLAN_AGC4_DEBUG_MODE_RF_RSSI_AVG_START_SHIFT         15
#define PMB_WLAN_AGC4_DEBUG_MODE_RF_RSSI_AVG_START_SIGNED        0

/* Register WLAN_AGC_DEBUG_INFO1 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_DEBUG_INFO1                               0x00A4
#define ABS_PMB_WLAN_AGC4_DEBUG_INFO1                           0xA50042A4UL

#define PMB_WLAN_AGC4_NO_OF_RF_RSSI_ITERATIONS_MASK             0x0000000FUL
#define PMB_WLAN_AGC4_NO_OF_RF_RSSI_ITERATIONS_WIDTH            4
#define PMB_WLAN_AGC4_NO_OF_RF_RSSI_ITERATIONS_SHIFT            0
#define PMB_WLAN_AGC4_NO_OF_RF_RSSI_ITERATIONS_SIGNED           0

#define PMB_WLAN_AGC4_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_MASK   0x000000F0UL
#define PMB_WLAN_AGC4_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_WIDTH  4
#define PMB_WLAN_AGC4_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_SHIFT  4
#define PMB_WLAN_AGC4_NO_OF_CUTBACK_ITERATIONS_FIRST_AGC_SIGNED 0

#define PMB_WLAN_AGC4_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_MASK     0x00000F00UL
#define PMB_WLAN_AGC4_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_WIDTH    4
#define PMB_WLAN_AGC4_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_SHIFT    8
#define PMB_WLAN_AGC4_NO_OF_CUTBACK_ITERATIONS_SEC_AGC_SIGNED   0

/* Register WLAN_AGC_DEBUG_INFO2 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_DEBUG_INFO2                        0x00A8
#define ABS_PMB_WLAN_AGC4_DEBUG_INFO2                    0xA50042A8UL

#define PMB_WLAN_AGC4_CLIP_COUNT_FIRST_ITERATION_MASK    0x00000FFFUL
#define PMB_WLAN_AGC4_CLIP_COUNT_FIRST_ITERATION_WIDTH   12
#define PMB_WLAN_AGC4_CLIP_COUNT_FIRST_ITERATION_SHIFT   0
#define PMB_WLAN_AGC4_CLIP_COUNT_FIRST_ITERATION_SIGNED  0

#define PMB_WLAN_AGC4_CLIP_COUNT_SECOND_ITERATION_MASK   0x00FFF000UL
#define PMB_WLAN_AGC4_CLIP_COUNT_SECOND_ITERATION_WIDTH  12
#define PMB_WLAN_AGC4_CLIP_COUNT_SECOND_ITERATION_SHIFT  12
#define PMB_WLAN_AGC4_CLIP_COUNT_SECOND_ITERATION_SIGNED 0

/* Register WLAN_AGC_VARIANCE_OUT (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_VARIANCE_OUT                  0x00AC
#define ABS_PMB_WLAN_AGC4_VARIANCE_OUT              0xA50042ACUL

#define PMB_WLAN_AGC4_VARIANCE_IN_DB_LATCHED_MASK   0x000000FFUL
#define PMB_WLAN_AGC4_VARIANCE_IN_DB_LATCHED_WIDTH  8
#define PMB_WLAN_AGC4_VARIANCE_IN_DB_LATCHED_SHIFT  0
#define PMB_WLAN_AGC4_VARIANCE_IN_DB_LATCHED_SIGNED 0

#define PMB_WLAN_AGC4_VARIANCE_IN_DB_LIVE_MASK      0x0000FF00UL
#define PMB_WLAN_AGC4_VARIANCE_IN_DB_LIVE_WIDTH     8
#define PMB_WLAN_AGC4_VARIANCE_IN_DB_LIVE_SHIFT     8
#define PMB_WLAN_AGC4_VARIANCE_IN_DB_LIVE_SIGNED    0

#define PMB_WLAN_AGC4_VARIANCE_LIVE_VALID_MASK      0x00800000UL
#define PMB_WLAN_AGC4_VARIANCE_LIVE_VALID_WIDTH     1
#define PMB_WLAN_AGC4_VARIANCE_LIVE_VALID_SHIFT     23
#define PMB_WLAN_AGC4_VARIANCE_LIVE_VALID_SIGNED    0

/* Register WLAN_AGC_RSSI_COMPUTE_SETTINGS (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_RSSI_COMPUTE_SETTINGS      0x00B0
#define ABS_PMB_WLAN_AGC4_RSSI_COMPUTE_SETTINGS  0xA50042B0UL

#define PMB_WLAN_AGC4_RSSI_COMP_FACTOR_MASK      0x000000FFUL
#define PMB_WLAN_AGC4_RSSI_COMP_FACTOR_WIDTH     8
#define PMB_WLAN_AGC4_RSSI_COMP_FACTOR_SHIFT     0
#define PMB_WLAN_AGC4_RSSI_COMP_FACTOR_SIGNED    0

#define PMB_WLAN_AGC4_VAR_MVG_AVG_EST_LEN_MASK   0x00000300UL
#define PMB_WLAN_AGC4_VAR_MVG_AVG_EST_LEN_WIDTH  2
#define PMB_WLAN_AGC4_VAR_MVG_AVG_EST_LEN_SHIFT  8
#define PMB_WLAN_AGC4_VAR_MVG_AVG_EST_LEN_SIGNED 0

#define PMB_WLAN_AGC4_AGC_DONE_TIMEOUT_MASK      0x00FFF000UL
#define PMB_WLAN_AGC4_AGC_DONE_TIMEOUT_WIDTH     12
#define PMB_WLAN_AGC4_AGC_DONE_TIMEOUT_SHIFT     12
#define PMB_WLAN_AGC4_AGC_DONE_TIMEOUT_SIGNED    0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE1 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1                0x00B4
#define ABS_PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1            0xA50042B4UL

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE1_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE2 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2                0x00B8
#define ABS_PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2            0xA50042B8UL

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE2_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE3 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3                0x00BC
#define ABS_PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3            0xA50042BCUL

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE3_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE4 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4                0x00C0
#define ABS_PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4            0xA50042C0UL

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE4_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE5 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5                0x00C4
#define ABS_PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5            0xA50042C4UL

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE5_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_NEXT_LNA_STAGE_IF_CURRMODE6 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6                0x00C8
#define ABS_PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6            0xA50042C8UL

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_MASK   0x00000007UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_SHIFT  0
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI0_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_MASK   0x00000038UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_SHIFT  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI1_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_MASK   0x000001C0UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_SHIFT  6
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI2_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_MASK   0x00000E00UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_SHIFT  9
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI3_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_MASK   0x00007000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_SHIFT  12
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI4_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_MASK   0x00038000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_SHIFT  15
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI5_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_MASK   0x001C0000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_SHIFT  18
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI6_SIGNED 0

#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_MASK   0x00E00000UL
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_WIDTH  3
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_SHIFT  21
#define PMB_WLAN_AGC4_NEXT_LNA_STAGE_IF_CURRMODE6_RFRSSI7_SIGNED 0

/* Register WLAN_AGC_AACI_DET_SETTINGS_REG_1 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_AACI_DET_SETTINGS_REG_1         0x00CC
#define ABS_PMB_WLAN_AGC4_AACI_DET_SETTINGS_REG_1     0xA50042CCUL

#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_1_MASK   0x000000FFUL
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_1_WIDTH  8
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_1_SHIFT  0
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_1_SIGNED 0

#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_2_MASK   0x0000FF00UL
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_2_WIDTH  8
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_2_SHIFT  8
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_2_SIGNED 0

#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_3_MASK   0x00FF0000UL
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_3_WIDTH  8
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_3_SHIFT  16
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_3_SIGNED 0

/* Register WLAN_AGC_AACI_DET_SETTINGS_REG_2 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_AACI_DET_SETTINGS_REG_2         0x00D0
#define ABS_PMB_WLAN_AGC4_AACI_DET_SETTINGS_REG_2     0xA50042D0UL

#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_4_MASK   0x000000FFUL
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_4_WIDTH  8
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_4_SHIFT  0
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_4_SIGNED 0

#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_5_MASK   0x0000FF00UL
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_5_WIDTH  8
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_5_SHIFT  8
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_5_SIGNED 0

#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_6_MASK   0x00FF0000UL
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_6_WIDTH  8
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_6_SHIFT  16
#define PMB_WLAN_AGC4_MIN_RSSI_LNA_GAIN_MODE_6_SIGNED 0

/* Register WLAN_AGC_AACI_DET_THRESHOLD (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_AACI_DET_THRESHOLD        0x00D4
#define ABS_PMB_WLAN_AGC4_AACI_DET_THRESHOLD    0xA50042D4UL

#define PMB_WLAN_AGC4_AACI_DET_THRESHOLD_MASK   0x000000FFUL
#define PMB_WLAN_AGC4_AACI_DET_THRESHOLD_WIDTH  8
#define PMB_WLAN_AGC4_AACI_DET_THRESHOLD_SHIFT  0
#define PMB_WLAN_AGC4_AACI_DET_THRESHOLD_SIGNED 0

/* Register WLAN_AGC_LNA_GAIN_CTRL_SETTINGS (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_LNA_GAIN_CTRL_SETTINGS                          0x00D8
#define ABS_PMB_WLAN_AGC4_LNA_GAIN_CTRL_SETTINGS                      0xA50042D8UL

#define PMB_WLAN_AGC4_LAST_LNA_STAGE_BEFORE_EXIT_MASK                 0x00000007UL
#define PMB_WLAN_AGC4_LAST_LNA_STAGE_BEFORE_EXIT_WIDTH                3
#define PMB_WLAN_AGC4_LAST_LNA_STAGE_BEFORE_EXIT_SHIFT                0
#define PMB_WLAN_AGC4_LAST_LNA_STAGE_BEFORE_EXIT_SIGNED               0

#define PMB_WLAN_AGC4_LNA_GAIN_CTRL_MODE_MASK                         0x00000018UL
#define PMB_WLAN_AGC4_LNA_GAIN_CTRL_MODE_WIDTH                        2
#define PMB_WLAN_AGC4_LNA_GAIN_CTRL_MODE_SHIFT                        3
#define PMB_WLAN_AGC4_LNA_GAIN_CTRL_MODE_SIGNED                       0

#define PMB_WLAN_AGC4_LNA_GAIN_SETTLING_TIME_MASK                     0x00001FE0UL
#define PMB_WLAN_AGC4_LNA_GAIN_SETTLING_TIME_WIDTH                    8
#define PMB_WLAN_AGC4_LNA_GAIN_SETTLING_TIME_SHIFT                    5
#define PMB_WLAN_AGC4_LNA_GAIN_SETTLING_TIME_SIGNED                   0

#define PMB_WLAN_AGC4_RF_RSSI_LNA_SAT_THRES_MASK                      0x0000E000UL
#define PMB_WLAN_AGC4_RF_RSSI_LNA_SAT_THRES_WIDTH                     3
#define PMB_WLAN_AGC4_RF_RSSI_LNA_SAT_THRES_SHIFT                     13
#define PMB_WLAN_AGC4_RF_RSSI_LNA_SAT_THRES_SIGNED                    0

#define PMB_WLAN_AGC4_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_MASK     0x00010000UL
#define PMB_WLAN_AGC4_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_WIDTH    1
#define PMB_WLAN_AGC4_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_SHIFT    16
#define PMB_WLAN_AGC4_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_FREEZE_SIGNED   0

#define PMB_WLAN_AGC4_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_MASK   0x00020000UL
#define PMB_WLAN_AGC4_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_WIDTH  1
#define PMB_WLAN_AGC4_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_SHIFT  17
#define PMB_WLAN_AGC4_DIS_BB_ADJ_FOR_SLGCLNA_ADJ_WHEN_NOFREEZE_SIGNED 0

#define PMB_WLAN_AGC4_INIT_LNA_GAIN_MASK                              0x001C0000UL
#define PMB_WLAN_AGC4_INIT_LNA_GAIN_WIDTH                             3
#define PMB_WLAN_AGC4_INIT_LNA_GAIN_SHIFT                             18
#define PMB_WLAN_AGC4_INIT_LNA_GAIN_SIGNED                            0

/* Register WLAN_AGC_DEBUG_MODE_RF_RSSI_STATUS_IN (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_DEBUG_MODE_RF_RSSI_STATUS_IN      0x00DC
#define ABS_PMB_WLAN_AGC4_DEBUG_MODE_RF_RSSI_STATUS_IN  0xA50042DCUL

#define PMB_WLAN_AGC4_DEBUG_RF_RSSI_STATUS_IN_MASK      0x00000007UL
#define PMB_WLAN_AGC4_DEBUG_RF_RSSI_STATUS_IN_WIDTH     3
#define PMB_WLAN_AGC4_DEBUG_RF_RSSI_STATUS_IN_SHIFT     0
#define PMB_WLAN_AGC4_DEBUG_RF_RSSI_STATUS_IN_SIGNED    0

#define PMB_WLAN_AGC4_DEBUG_RF_RSSI_STATUS_VALID_MASK   0x00000008UL
#define PMB_WLAN_AGC4_DEBUG_RF_RSSI_STATUS_VALID_WIDTH  1
#define PMB_WLAN_AGC4_DEBUG_RF_RSSI_STATUS_VALID_SHIFT  3
#define PMB_WLAN_AGC4_DEBUG_RF_RSSI_STATUS_VALID_SIGNED 0

/* Register WLAN_AGC_AACI_DET_SETTINGS_REG_3 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_AACI_DET_SETTINGS_REG_3               0x00E0
#define ABS_PMB_WLAN_AGC4_AACI_DET_SETTINGS_REG_3           0xA50042E0UL

#define PMB_WLAN_AGC4_AACI_DET_AGC_VAR_EST_TOLERANCE_MASK   0x0000000FUL
#define PMB_WLAN_AGC4_AACI_DET_AGC_VAR_EST_TOLERANCE_WIDTH  4
#define PMB_WLAN_AGC4_AACI_DET_AGC_VAR_EST_TOLERANCE_SHIFT  0
#define PMB_WLAN_AGC4_AACI_DET_AGC_VAR_EST_TOLERANCE_SIGNED 0

#define PMB_WLAN_AGC4_EN_AACI_DISAPP_DET_LOGIC_MASK         0x00000010UL
#define PMB_WLAN_AGC4_EN_AACI_DISAPP_DET_LOGIC_WIDTH        1
#define PMB_WLAN_AGC4_EN_AACI_DISAPP_DET_LOGIC_SHIFT        4
#define PMB_WLAN_AGC4_EN_AACI_DISAPP_DET_LOGIC_SIGNED       0

#define PMB_WLAN_AGC4_AACI_TARGET_LEVEL_DB_MASK             0x00001FE0UL
#define PMB_WLAN_AGC4_AACI_TARGET_LEVEL_DB_WIDTH            8
#define PMB_WLAN_AGC4_AACI_TARGET_LEVEL_DB_SHIFT            5
#define PMB_WLAN_AGC4_AACI_TARGET_LEVEL_DB_SIGNED           0

#define PMB_WLAN_AGC4_WAIT_BEFORE_AACI_DISAPP_SETUP_MASK    0x0007E000UL
#define PMB_WLAN_AGC4_WAIT_BEFORE_AACI_DISAPP_SETUP_WIDTH   6
#define PMB_WLAN_AGC4_WAIT_BEFORE_AACI_DISAPP_SETUP_SHIFT   13
#define PMB_WLAN_AGC4_WAIT_BEFORE_AACI_DISAPP_SETUP_SIGNED  0

#define PMB_WLAN_AGC4_RF_RSSI_STEP_SIZE_DB_MASK             0x00380000UL
#define PMB_WLAN_AGC4_RF_RSSI_STEP_SIZE_DB_WIDTH            3
#define PMB_WLAN_AGC4_RF_RSSI_STEP_SIZE_DB_SHIFT            19
#define PMB_WLAN_AGC4_RF_RSSI_STEP_SIZE_DB_SIGNED           0

/* Register WLAN_AGC_RF_NOISE_FLOOR_REG_1 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_RF_NOISE_FLOOR_REG_1          0x00E4
#define ABS_PMB_WLAN_AGC4_RF_NOISE_FLOOR_REG_1      0xA50042E4UL

#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE0_MASK   0x000000FFUL
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE0_WIDTH  8
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE0_SHIFT  0
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE0_SIGNED 0

#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE1_MASK   0x0000FF00UL
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE1_WIDTH  8
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE1_SHIFT  8
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE1_SIGNED 0

#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE2_MASK   0x00FF0000UL
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE2_WIDTH  8
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE2_SHIFT  16
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE2_SIGNED 0

/* Register WLAN_AGC_RF_NOISE_FLOOR_REG_2 (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_RF_NOISE_FLOOR_REG_2          0x00E8
#define ABS_PMB_WLAN_AGC4_RF_NOISE_FLOOR_REG_2      0xA50042E8UL

#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE3_MASK   0x000000FFUL
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE3_WIDTH  8
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE3_SHIFT  0
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE3_SIGNED 0

#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE4_MASK   0x0000FF00UL
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE4_WIDTH  8
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE4_SHIFT  8
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE4_SIGNED 0

#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE5_MASK   0x00FF0000UL
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE5_WIDTH  8
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE5_SHIFT  16
#define PMB_WLAN_AGC4_NOISE_FLOOR_LNA_STAGE5_SIGNED 0

/* Register WLAN_AGC_DEBUG_SIGNALS (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_DEBUG_SIGNALS                     0x00F8
#define ABS_PMB_WLAN_AGC4_DEBUG_SIGNALS                 0xA50042F8UL

#define PMB_WLAN_AGC4_DEBUG_RSSI_AVG_START_MASK         0x00000001UL
#define PMB_WLAN_AGC4_DEBUG_RSSI_AVG_START_WIDTH        1
#define PMB_WLAN_AGC4_DEBUG_RSSI_AVG_START_SHIFT        0
#define PMB_WLAN_AGC4_DEBUG_RSSI_AVG_START_SIGNED       0

#define PMB_WLAN_AGC4_DEBUG_LNA_INCR_MASK               0x00000002UL
#define PMB_WLAN_AGC4_DEBUG_LNA_INCR_WIDTH              1
#define PMB_WLAN_AGC4_DEBUG_LNA_INCR_SHIFT              1
#define PMB_WLAN_AGC4_DEBUG_LNA_INCR_SIGNED             0

#define PMB_WLAN_AGC4_DEBUG_DECR_MASK                   0x00000004UL
#define PMB_WLAN_AGC4_DEBUG_DECR_WIDTH                  1
#define PMB_WLAN_AGC4_DEBUG_DECR_SHIFT                  2
#define PMB_WLAN_AGC4_DEBUG_DECR_SIGNED                 0

#define PMB_WLAN_AGC4_DEBUG_FREEZE_MASK                 0x00000008UL
#define PMB_WLAN_AGC4_DEBUG_FREEZE_WIDTH                1
#define PMB_WLAN_AGC4_DEBUG_FREEZE_SHIFT                3
#define PMB_WLAN_AGC4_DEBUG_FREEZE_SIGNED               0

#define PMB_WLAN_AGC4_DEBUG_TRIGGER_MASK                0x00000010UL
#define PMB_WLAN_AGC4_DEBUG_TRIGGER_WIDTH               1
#define PMB_WLAN_AGC4_DEBUG_TRIGGER_SHIFT               4
#define PMB_WLAN_AGC4_DEBUG_TRIGGER_SIGNED              0

#define PMB_WLAN_AGC4_DEBUG_LNA_ADJ_IN_PROGRESS_MASK    0x00000020UL
#define PMB_WLAN_AGC4_DEBUG_LNA_ADJ_IN_PROGRESS_WIDTH   1
#define PMB_WLAN_AGC4_DEBUG_LNA_ADJ_IN_PROGRESS_SHIFT   5
#define PMB_WLAN_AGC4_DEBUG_LNA_ADJ_IN_PROGRESS_SIGNED  0

#define PMB_WLAN_AGC4_DEBUG_LNA_STAGE_MASK              0x000001C0UL
#define PMB_WLAN_AGC4_DEBUG_LNA_STAGE_WIDTH             3
#define PMB_WLAN_AGC4_DEBUG_LNA_STAGE_SHIFT             6
#define PMB_WLAN_AGC4_DEBUG_LNA_STAGE_SIGNED            0

#define PMB_WLAN_AGC4_DEBUG_FORCE_INPUT_SIGNALS_MASK    0x00400000UL
#define PMB_WLAN_AGC4_DEBUG_FORCE_INPUT_SIGNALS_WIDTH   1
#define PMB_WLAN_AGC4_DEBUG_FORCE_INPUT_SIGNALS_SHIFT   22
#define PMB_WLAN_AGC4_DEBUG_FORCE_INPUT_SIGNALS_SIGNED  0

#define PMB_WLAN_AGC4_DEBUG_FORCE_OUTPUT_SIGNALS_MASK   0x00800000UL
#define PMB_WLAN_AGC4_DEBUG_FORCE_OUTPUT_SIGNALS_WIDTH  1
#define PMB_WLAN_AGC4_DEBUG_FORCE_OUTPUT_SIGNALS_SHIFT  23
#define PMB_WLAN_AGC4_DEBUG_FORCE_OUTPUT_SIGNALS_SIGNED 0

/* Register WLAN_AGC_DEBUG_LNA_GAIN (PMR_WLAN_AGC4) */
#define PMB_WLAN_AGC4_DEBUG_LNA_GAIN        0x00FC
#define ABS_PMB_WLAN_AGC4_DEBUG_LNA_GAIN    0xA50042FCUL

#define PMB_WLAN_AGC4_LNA_GAIN_FORCE_MASK   0x00000001UL
#define PMB_WLAN_AGC4_LNA_GAIN_FORCE_WIDTH  1
#define PMB_WLAN_AGC4_LNA_GAIN_FORCE_SHIFT  0
#define PMB_WLAN_AGC4_LNA_GAIN_FORCE_SIGNED 0

#define PMB_WLAN_AGC4_LNA_GAIN_VALUE_MASK   0x0000000EUL
#define PMB_WLAN_AGC4_LNA_GAIN_VALUE_WIDTH  3
#define PMB_WLAN_AGC4_LNA_GAIN_VALUE_SHIFT  1
#define PMB_WLAN_AGC4_LNA_GAIN_VALUE_SIGNED 0

/* Register WLAN_ED_CONTROL_REGISTER (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CONTROL_REGISTER              0x0000
#define ABS_PMB_WLAN_ED2_CONTROL_REGISTER          0xA5004400UL

#define PMB_WLAN_ED2_RESET_MASK                    0x00000001UL
#define PMB_WLAN_ED2_RESET_WIDTH                   1
#define PMB_WLAN_ED2_RESET_SHIFT                   0
#define PMB_WLAN_ED2_RESET_SIGNED                  0

#define PMB_WLAN_ED2_ENABLE_MASK                   0x00000002UL
#define PMB_WLAN_ED2_ENABLE_WIDTH                  1
#define PMB_WLAN_ED2_ENABLE_SHIFT                  1
#define PMB_WLAN_ED2_ENABLE_SIGNED                 0

#define PMB_WLAN_ED2_AGC_EST_TRIGGER_METHOD_MASK   0x00000004UL
#define PMB_WLAN_ED2_AGC_EST_TRIGGER_METHOD_WIDTH  1
#define PMB_WLAN_ED2_AGC_EST_TRIGGER_METHOD_SHIFT  2
#define PMB_WLAN_ED2_AGC_EST_TRIGGER_METHOD_SIGNED 0

#define PMB_WLAN_ED2_ENABLE_MID_PACKET_DET_MASK    0x00000008UL
#define PMB_WLAN_ED2_ENABLE_MID_PACKET_DET_WIDTH   1
#define PMB_WLAN_ED2_ENABLE_MID_PACKET_DET_SHIFT   3
#define PMB_WLAN_ED2_ENABLE_MID_PACKET_DET_SIGNED  0

/* Register WLAN_ED_WAIT_COUNTER (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_WAIT_COUNTER      0x0004
#define ABS_PMB_WLAN_ED2_WAIT_COUNTER  0xA5004404UL

#define PMB_WLAN_ED2_WAIT_COUNT_MASK   0x000000FFUL
#define PMB_WLAN_ED2_WAIT_COUNT_WIDTH  8
#define PMB_WLAN_ED2_WAIT_COUNT_SHIFT  0
#define PMB_WLAN_ED2_WAIT_COUNT_SIGNED 0

/* Register WLAN_ED_THRESH_SETTINGS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_THRESH_SETTINGS     0x0008
#define ABS_PMB_WLAN_ED2_THRESH_SETTINGS 0xA5004408UL

#define PMB_WLAN_ED2_ED_THRESHOLD_MASK   0x000000FFUL
#define PMB_WLAN_ED2_ED_THRESHOLD_WIDTH  8
#define PMB_WLAN_ED2_ED_THRESHOLD_SHIFT  0
#define PMB_WLAN_ED2_ED_THRESHOLD_SIGNED 0

/* Register WLAN_ED_ESTIMATION_LENGTH (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_ESTIMATION_LENGTH        0x000C
#define ABS_PMB_WLAN_ED2_ESTIMATION_LENGTH    0xA500440CUL

#define PMB_WLAN_ED2_ESTIMATION_LENGTH_MASK   0x00000003UL
#define PMB_WLAN_ED2_ESTIMATION_LENGTH_WIDTH  2
#define PMB_WLAN_ED2_ESTIMATION_LENGTH_SHIFT  0
#define PMB_WLAN_ED2_ESTIMATION_LENGTH_SIGNED 0

/* Register WLAN_ED_BARKER_CORRELATION_SETTINGS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_BARKER_CORRELATION_SETTINGS     0x0010
#define ABS_PMB_WLAN_ED2_BARKER_CORRELATION_SETTINGS 0xA5004410UL

#define PMB_WLAN_ED2_BARKER_CORR_ENABLE_MASK         0x00000001UL
#define PMB_WLAN_ED2_BARKER_CORR_ENABLE_WIDTH        1
#define PMB_WLAN_ED2_BARKER_CORR_ENABLE_SHIFT        0
#define PMB_WLAN_ED2_BARKER_CORR_ENABLE_SIGNED       0

#define PMB_WLAN_ED2_DSSS_CORR_THRES_MANTISSA_MASK   0x000001FEUL
#define PMB_WLAN_ED2_DSSS_CORR_THRES_MANTISSA_WIDTH  8
#define PMB_WLAN_ED2_DSSS_CORR_THRES_MANTISSA_SHIFT  1
#define PMB_WLAN_ED2_DSSS_CORR_THRES_MANTISSA_SIGNED 0

#define PMB_WLAN_ED2_DSSS_CORR_THRES_EXPONENT_MASK   0x0000FE00UL
#define PMB_WLAN_ED2_DSSS_CORR_THRES_EXPONENT_WIDTH  7
#define PMB_WLAN_ED2_DSSS_CORR_THRES_EXPONENT_SHIFT  9
#define PMB_WLAN_ED2_DSSS_CORR_THRES_EXPONENT_SIGNED 0

/* Register WLAN_ED_CCA_THRES_PRIM20 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CCA_THRES_PRIM20              0x0014
#define ABS_PMB_WLAN_ED2_CCA_THRES_PRIM20          0xA5004414UL

#define PMB_WLAN_ED2_CCA_BUSY_THRESH_PRIM20_MASK   0x000000FFUL
#define PMB_WLAN_ED2_CCA_BUSY_THRESH_PRIM20_WIDTH  8
#define PMB_WLAN_ED2_CCA_BUSY_THRESH_PRIM20_SHIFT  0
#define PMB_WLAN_ED2_CCA_BUSY_THRESH_PRIM20_SIGNED 0

/* Register WLAN_ED_CCA_THRES_SECONDARY (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CCA_THRES_SECONDARY          0x0018
#define ABS_PMB_WLAN_ED2_CCA_THRES_SECONDARY      0xA5004418UL

#define PMB_WLAN_ED2_CCA_BUSY_THRESH_SEC20_MASK   0x000000FFUL
#define PMB_WLAN_ED2_CCA_BUSY_THRESH_SEC20_WIDTH  8
#define PMB_WLAN_ED2_CCA_BUSY_THRESH_SEC20_SHIFT  0
#define PMB_WLAN_ED2_CCA_BUSY_THRESH_SEC20_SIGNED 0

#define PMB_WLAN_ED2_CCA_BUSY_THRESH_SEC40_MASK   0x0000FF00UL
#define PMB_WLAN_ED2_CCA_BUSY_THRESH_SEC40_WIDTH  8
#define PMB_WLAN_ED2_CCA_BUSY_THRESH_SEC40_SHIFT  8
#define PMB_WLAN_ED2_CCA_BUSY_THRESH_SEC40_SIGNED 0

/* Register WLAN_ED_DYNAMIC_ED_SETTINGS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_DYNAMIC_ED_SETTINGS                  0x001C
#define ABS_PMB_WLAN_ED2_DYNAMIC_ED_SETTINGS              0xA500441CUL

#define PMB_WLAN_ED2_DYNAMIC_ED_ENABLE_MASK               0x00000001UL
#define PMB_WLAN_ED2_DYNAMIC_ED_ENABLE_WIDTH              1
#define PMB_WLAN_ED2_DYNAMIC_ED_ENABLE_SHIFT              0
#define PMB_WLAN_ED2_DYNAMIC_ED_ENABLE_SIGNED             0

#define PMB_WLAN_ED2_MARGIN_TO_TRIG_INTR_MASK             0x0000007EUL
#define PMB_WLAN_ED2_MARGIN_TO_TRIG_INTR_WIDTH            6
#define PMB_WLAN_ED2_MARGIN_TO_TRIG_INTR_SHIFT            1
#define PMB_WLAN_ED2_MARGIN_TO_TRIG_INTR_SIGNED           0

#define PMB_WLAN_ED2_NUM_SYMB_DYNAMIC_ED_MASK             0x00000380UL
#define PMB_WLAN_ED2_NUM_SYMB_DYNAMIC_ED_WIDTH            3
#define PMB_WLAN_ED2_NUM_SYMB_DYNAMIC_ED_SHIFT            7
#define PMB_WLAN_ED2_NUM_SYMB_DYNAMIC_ED_SIGNED           0

#define PMB_WLAN_ED2_NUM_SYMB_DYNAMIC_ED_INIT_SKIP_MASK   0x00001C00UL
#define PMB_WLAN_ED2_NUM_SYMB_DYNAMIC_ED_INIT_SKIP_WIDTH  3
#define PMB_WLAN_ED2_NUM_SYMB_DYNAMIC_ED_INIT_SKIP_SHIFT  10
#define PMB_WLAN_ED2_NUM_SYMB_DYNAMIC_ED_INIT_SKIP_SIGNED 0

/* Register WLAN_ED_EVENT_STATUS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_EVENT_STATUS                  0x0020
#define ABS_PMB_WLAN_ED2_EVENT_STATUS              0xA5004420UL

#define PMB_WLAN_ED2_LOW_ENERGY_EVENT_MASK         0x00000001UL
#define PMB_WLAN_ED2_LOW_ENERGY_EVENT_WIDTH        1
#define PMB_WLAN_ED2_LOW_ENERGY_EVENT_SHIFT        0
#define PMB_WLAN_ED2_LOW_ENERGY_EVENT_SIGNED       0

#define PMB_WLAN_ED2_DSSS_CORR_OVER_EVENT_MASK     0x00000002UL
#define PMB_WLAN_ED2_DSSS_CORR_OVER_EVENT_WIDTH    1
#define PMB_WLAN_ED2_DSSS_CORR_OVER_EVENT_SHIFT    1
#define PMB_WLAN_ED2_DSSS_CORR_OVER_EVENT_SIGNED   0

#define PMB_WLAN_ED2_S2L_DONE_EVENT_MASK           0x00000004UL
#define PMB_WLAN_ED2_S2L_DONE_EVENT_WIDTH          1
#define PMB_WLAN_ED2_S2L_DONE_EVENT_SHIFT          2
#define PMB_WLAN_ED2_S2L_DONE_EVENT_SIGNED         0

#define PMB_WLAN_ED2_OFDM_CORR_OR_POP_EVENT_MASK   0x00000008UL
#define PMB_WLAN_ED2_OFDM_CORR_OR_POP_EVENT_WIDTH  1
#define PMB_WLAN_ED2_OFDM_CORR_OR_POP_EVENT_SHIFT  3
#define PMB_WLAN_ED2_OFDM_CORR_OR_POP_EVENT_SIGNED 0

#define PMB_WLAN_ED2_START_SCP_OUTPUT_EVENT_MASK   0x00000010UL
#define PMB_WLAN_ED2_START_SCP_OUTPUT_EVENT_WIDTH  1
#define PMB_WLAN_ED2_START_SCP_OUTPUT_EVENT_SHIFT  4
#define PMB_WLAN_ED2_START_SCP_OUTPUT_EVENT_SIGNED 0

#define PMB_WLAN_ED2_POST_AGC_EST_EVENT_MASK       0x00000020UL
#define PMB_WLAN_ED2_POST_AGC_EST_EVENT_WIDTH      1
#define PMB_WLAN_ED2_POST_AGC_EST_EVENT_SHIFT      5
#define PMB_WLAN_ED2_POST_AGC_EST_EVENT_SIGNED     0

/* Register WLAN_ED_EVENT_CLR (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_EVENT_CLR                         0x0024
#define ABS_PMB_WLAN_ED2_EVENT_CLR                     0xA5004424UL

#define PMB_WLAN_ED2_LOW_ENERGY_EVENT_CLR_MASK         0x00000001UL
#define PMB_WLAN_ED2_LOW_ENERGY_EVENT_CLR_WIDTH        1
#define PMB_WLAN_ED2_LOW_ENERGY_EVENT_CLR_SHIFT        0
#define PMB_WLAN_ED2_LOW_ENERGY_EVENT_CLR_SIGNED       0

#define PMB_WLAN_ED2_DSSS_CORR_OVER_EVENT_CLR_MASK     0x00000002UL
#define PMB_WLAN_ED2_DSSS_CORR_OVER_EVENT_CLR_WIDTH    1
#define PMB_WLAN_ED2_DSSS_CORR_OVER_EVENT_CLR_SHIFT    1
#define PMB_WLAN_ED2_DSSS_CORR_OVER_EVENT_CLR_SIGNED   0

#define PMB_WLAN_ED2_S2L_DONE_EVENT_CLR_MASK           0x00000004UL
#define PMB_WLAN_ED2_S2L_DONE_EVENT_CLR_WIDTH          1
#define PMB_WLAN_ED2_S2L_DONE_EVENT_CLR_SHIFT          2
#define PMB_WLAN_ED2_S2L_DONE_EVENT_CLR_SIGNED         0

#define PMB_WLAN_ED2_OFDM_CORR_OR_POP_EVENT_CLR_MASK   0x00000008UL
#define PMB_WLAN_ED2_OFDM_CORR_OR_POP_EVENT_CLR_WIDTH  1
#define PMB_WLAN_ED2_OFDM_CORR_OR_POP_EVENT_CLR_SHIFT  3
#define PMB_WLAN_ED2_OFDM_CORR_OR_POP_EVENT_CLR_SIGNED 0

#define PMB_WLAN_ED2_START_SCP_OUTPUT_EVENT_CLR_MASK   0x00000010UL
#define PMB_WLAN_ED2_START_SCP_OUTPUT_EVENT_CLR_WIDTH  1
#define PMB_WLAN_ED2_START_SCP_OUTPUT_EVENT_CLR_SHIFT  4
#define PMB_WLAN_ED2_START_SCP_OUTPUT_EVENT_CLR_SIGNED 0

#define PMB_WLAN_ED2_POST_AGC_EST_EVENT_CLR_MASK       0x00000020UL
#define PMB_WLAN_ED2_POST_AGC_EST_EVENT_CLR_WIDTH      1
#define PMB_WLAN_ED2_POST_AGC_EST_EVENT_CLR_SHIFT      5
#define PMB_WLAN_ED2_POST_AGC_EST_EVENT_CLR_SIGNED     0

/* Register WLAN_ED_POST_AGC_ESTIMATION_PARAMS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POST_AGC_ESTIMATION_PARAMS                0x0028
#define ABS_PMB_WLAN_ED2_POST_AGC_ESTIMATION_PARAMS            0xA5004428UL

#define PMB_WLAN_ED2_UPDATE_CURRENT_RSSI_REG_MASK              0x00000001UL
#define PMB_WLAN_ED2_UPDATE_CURRENT_RSSI_REG_WIDTH             1
#define PMB_WLAN_ED2_UPDATE_CURRENT_RSSI_REG_SHIFT             0
#define PMB_WLAN_ED2_UPDATE_CURRENT_RSSI_REG_SIGNED            0

#define PMB_WLAN_ED2_VAR_DC_ESTIMATION_LENGTH_MASK             0x00000006UL
#define PMB_WLAN_ED2_VAR_DC_ESTIMATION_LENGTH_WIDTH            2
#define PMB_WLAN_ED2_VAR_DC_ESTIMATION_LENGTH_SHIFT            1
#define PMB_WLAN_ED2_VAR_DC_ESTIMATION_LENGTH_SIGNED           0

#define PMB_WLAN_ED2_DSSS_CORR_THRESH_POST_AGC_MANTISSA_MASK   0x000007F8UL
#define PMB_WLAN_ED2_DSSS_CORR_THRESH_POST_AGC_MANTISSA_WIDTH  8
#define PMB_WLAN_ED2_DSSS_CORR_THRESH_POST_AGC_MANTISSA_SHIFT  3
#define PMB_WLAN_ED2_DSSS_CORR_THRESH_POST_AGC_MANTISSA_SIGNED 0

#define PMB_WLAN_ED2_DSSS_CORR_THRESH_POST_AGC_EXPONENT_MASK   0x0003F800UL
#define PMB_WLAN_ED2_DSSS_CORR_THRESH_POST_AGC_EXPONENT_WIDTH  7
#define PMB_WLAN_ED2_DSSS_CORR_THRESH_POST_AGC_EXPONENT_SHIFT  11
#define PMB_WLAN_ED2_DSSS_CORR_THRESH_POST_AGC_EXPONENT_SIGNED 0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT1 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM80_ANT1     0x002C
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM80_ANT1 0xA500442CUL

#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT1_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT1_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT1_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT1_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT1 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM40_ANT1     0x0030
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM40_ANT1 0xA5004430UL

#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT1_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT1_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT1_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT1_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT1 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM20_ANT1     0x0034
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM20_ANT1 0xA5004434UL

#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT1_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT1_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT1_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT1_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT1 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC40_ANT1     0x0038
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC40_ANT1 0xA5004438UL

#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT1_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT1_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT1_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT1_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT1 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC20_ANT1     0x003C
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC20_ANT1 0xA500443CUL

#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT1_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT1_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT1_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT1_SIGNED       0

/* Register WLAN_ED_POSTAGC_DCEST_PRIM_ANT1 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_DCEST_PRIM_ANT1       0x0040
#define ABS_PMB_WLAN_ED2_POSTAGC_DCEST_PRIM_ANT1   0xA5004440UL

#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT1_MASK   0x000003FFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT1_WIDTH  10
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT1_SHIFT  0
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT1_SIGNED 0

#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT1_MASK   0x000FFC00UL
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT1_WIDTH  10
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT1_SHIFT  10
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT1_SIGNED 0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT2 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM80_ANT2     0x0044
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM80_ANT2 0xA5004444UL

#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT2_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT2_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT2_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT2_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT2 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM40_ANT2     0x0048
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM40_ANT2 0xA5004448UL

#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT2_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT2_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT2_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT2_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT2 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM20_ANT2     0x004C
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM20_ANT2 0xA500444CUL

#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT2_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT2_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT2_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT2_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT2 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC40_ANT2     0x0050
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC40_ANT2 0xA5004450UL

#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT2_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT2_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT2_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT2_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT2 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC20_ANT2     0x0054
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC20_ANT2 0xA5004454UL

#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT2_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT2_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT2_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT2_SIGNED       0

/* Register WLAN_ED_POSTAGC_DCEST_PRIM_ANT2 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_DCEST_PRIM_ANT2       0x0058
#define ABS_PMB_WLAN_ED2_POSTAGC_DCEST_PRIM_ANT2   0xA5004458UL

#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT2_MASK   0x000003FFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT2_WIDTH  10
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT2_SHIFT  0
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT2_SIGNED 0

#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT2_MASK   0x000FFC00UL
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT2_WIDTH  10
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT2_SHIFT  10
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT2_SIGNED 0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT3 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM80_ANT3     0x005C
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM80_ANT3 0xA500445CUL

#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT3_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT3_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT3_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT3_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT3 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM40_ANT3     0x0060
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM40_ANT3 0xA5004460UL

#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT3_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT3_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT3_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT3_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT3 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM20_ANT3     0x0064
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM20_ANT3 0xA5004464UL

#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT3_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT3_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT3_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT3_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT3 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC40_ANT3     0x0068
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC40_ANT3 0xA5004468UL

#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT3_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT3_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT3_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT3_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT3 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC20_ANT3     0x006C
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC20_ANT3 0xA500446CUL

#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT3_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT3_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT3_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT3_SIGNED       0

/* Register WLAN_ED_POSTAGC_DCEST_PRIM_ANT3 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_DCEST_PRIM_ANT3       0x0070
#define ABS_PMB_WLAN_ED2_POSTAGC_DCEST_PRIM_ANT3   0xA5004470UL

#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT3_MASK   0x000003FFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT3_WIDTH  10
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT3_SHIFT  0
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT3_SIGNED 0

#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT3_MASK   0x000FFC00UL
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT3_WIDTH  10
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT3_SHIFT  10
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT3_SIGNED 0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM80_ANT4 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM80_ANT4     0x0074
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM80_ANT4 0xA5004474UL

#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT4_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT4_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT4_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_PRIM80_VAR_ANT4_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM40_ANT4 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM40_ANT4     0x0078
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM40_ANT4 0xA5004478UL

#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT4_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT4_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT4_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_PRIM40_VAR_ANT4_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_PRIM20_ANT4 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM20_ANT4     0x007C
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_PRIM20_ANT4 0xA500447CUL

#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT4_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT4_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT4_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_PRIM20_VAR_ANT4_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC40_ANT4 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC40_ANT4     0x0080
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC40_ANT4 0xA5004480UL

#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT4_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT4_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT4_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_SEC40_VAR_ANT4_SIGNED       0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_SEC20_ANT4 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC20_ANT4     0x0084
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_SEC20_ANT4 0xA5004484UL

#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT4_MASK         0x000FFFFFUL
#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT4_WIDTH        20
#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT4_SHIFT        0
#define PMB_WLAN_ED2_POSTAGC_SEC20_VAR_ANT4_SIGNED       0

/* Register WLAN_ED_POSTAGC_DCEST_PRIM_ANT4 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_DCEST_PRIM_ANT4       0x0088
#define ABS_PMB_WLAN_ED2_POSTAGC_DCEST_PRIM_ANT4   0xA5004488UL

#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT4_MASK   0x000003FFUL
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT4_WIDTH  10
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT4_SHIFT  0
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_Q_ANT4_SIGNED 0

#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT4_MASK   0x000FFC00UL
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT4_WIDTH  10
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT4_SHIFT  10
#define PMB_WLAN_ED2_POSTAGC_PRIM_DC_I_ANT4_SIGNED 0

/* Register WLAN_ED_EFF_CURRENT_RSSI_REG1 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_EFF_CURRENT_RSSI_REG1          0x008C
#define ABS_PMB_WLAN_ED2_EFF_CURRENT_RSSI_REG1      0xA500448CUL

#define PMB_WLAN_ED2_EFF_CURRENT_PRIM20_RSSI_MASK   0x000000FFUL
#define PMB_WLAN_ED2_EFF_CURRENT_PRIM20_RSSI_WIDTH  8
#define PMB_WLAN_ED2_EFF_CURRENT_PRIM20_RSSI_SHIFT  0
#define PMB_WLAN_ED2_EFF_CURRENT_PRIM20_RSSI_SIGNED 0

#define PMB_WLAN_ED2_EFF_CURRENT_SEC20_RSSI_MASK    0x0000FF00UL
#define PMB_WLAN_ED2_EFF_CURRENT_SEC20_RSSI_WIDTH   8
#define PMB_WLAN_ED2_EFF_CURRENT_SEC20_RSSI_SHIFT   8
#define PMB_WLAN_ED2_EFF_CURRENT_SEC20_RSSI_SIGNED  0

/* Register WLAN_ED_EFF_CURRENT_RSSI_REG2 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_EFF_CURRENT_RSSI_REG2          0x0090
#define ABS_PMB_WLAN_ED2_EFF_CURRENT_RSSI_REG2      0xA5004490UL

#define PMB_WLAN_ED2_EFF_CURRENT_PRIM40_RSSI_MASK   0x000000FFUL
#define PMB_WLAN_ED2_EFF_CURRENT_PRIM40_RSSI_WIDTH  8
#define PMB_WLAN_ED2_EFF_CURRENT_PRIM40_RSSI_SHIFT  0
#define PMB_WLAN_ED2_EFF_CURRENT_PRIM40_RSSI_SIGNED 0

#define PMB_WLAN_ED2_EFF_CURRENT_SEC40_RSSI_MASK    0x0000FF00UL
#define PMB_WLAN_ED2_EFF_CURRENT_SEC40_RSSI_WIDTH   8
#define PMB_WLAN_ED2_EFF_CURRENT_SEC40_RSSI_SHIFT   8
#define PMB_WLAN_ED2_EFF_CURRENT_SEC40_RSSI_SIGNED  0

#define PMB_WLAN_ED2_EFF_CURRENT_PRIM80_RSSI_MASK   0x00FF0000UL
#define PMB_WLAN_ED2_EFF_CURRENT_PRIM80_RSSI_WIDTH  8
#define PMB_WLAN_ED2_EFF_CURRENT_PRIM80_RSSI_SHIFT  16
#define PMB_WLAN_ED2_EFF_CURRENT_PRIM80_RSSI_SIGNED 0

/* Register WLAN_ED_CHANNEL_LOAD (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CHANNEL_LOAD                   0x0094
#define ABS_PMB_WLAN_ED2_CHANNEL_LOAD               0xA5004494UL

#define PMB_WLAN_ED2_CHL_LOAD_THRESH_MASK           0x000000FFUL
#define PMB_WLAN_ED2_CHL_LOAD_THRESH_WIDTH          8
#define PMB_WLAN_ED2_CHL_LOAD_THRESH_SHIFT          0
#define PMB_WLAN_ED2_CHL_LOAD_THRESH_SIGNED         0

#define PMB_WLAN_ED2_CHL_LOAD_SEL_MASK              0x00000700UL
#define PMB_WLAN_ED2_CHL_LOAD_SEL_WIDTH             3
#define PMB_WLAN_ED2_CHL_LOAD_SEL_SHIFT             8
#define PMB_WLAN_ED2_CHL_LOAD_SEL_SIGNED            0

#define PMB_WLAN_ED2_PRIM20_CORR_IND_INCLUDE_MASK   0x00000800UL
#define PMB_WLAN_ED2_PRIM20_CORR_IND_INCLUDE_WIDTH  1
#define PMB_WLAN_ED2_PRIM20_CORR_IND_INCLUDE_SHIFT  11
#define PMB_WLAN_ED2_PRIM20_CORR_IND_INCLUDE_SIGNED 0

#define PMB_WLAN_ED2_SEC20_CORR_IND_INCLUDE_MASK    0x00001000UL
#define PMB_WLAN_ED2_SEC20_CORR_IND_INCLUDE_WIDTH   1
#define PMB_WLAN_ED2_SEC20_CORR_IND_INCLUDE_SHIFT   12
#define PMB_WLAN_ED2_SEC20_CORR_IND_INCLUDE_SIGNED  0

#define PMB_WLAN_ED2_SEC40_CORR_IND_INCLUDE_MASK    0x00002000UL
#define PMB_WLAN_ED2_SEC40_CORR_IND_INCLUDE_WIDTH   1
#define PMB_WLAN_ED2_SEC40_CORR_IND_INCLUDE_SHIFT   13
#define PMB_WLAN_ED2_SEC40_CORR_IND_INCLUDE_SIGNED  0

/* Register WLAN_ED_CORRELATION_RESULT (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CORRELATION_RESULT                   0x0098
#define ABS_PMB_WLAN_ED2_CORRELATION_RESULT               0xA5004498UL

#define PMB_WLAN_ED2_PRIM20_CORRELATION_INDICATION_MASK   0x00000001UL
#define PMB_WLAN_ED2_PRIM20_CORRELATION_INDICATION_WIDTH  1
#define PMB_WLAN_ED2_PRIM20_CORRELATION_INDICATION_SHIFT  0
#define PMB_WLAN_ED2_PRIM20_CORRELATION_INDICATION_SIGNED 0

#define PMB_WLAN_ED2_SEC20_CORRELATION_INDICATION_MASK    0x00000002UL
#define PMB_WLAN_ED2_SEC20_CORRELATION_INDICATION_WIDTH   1
#define PMB_WLAN_ED2_SEC20_CORRELATION_INDICATION_SHIFT   1
#define PMB_WLAN_ED2_SEC20_CORRELATION_INDICATION_SIGNED  0

#define PMB_WLAN_ED2_SEC40_CORRELATION_INDICATION_MASK    0x00000004UL
#define PMB_WLAN_ED2_SEC40_CORRELATION_INDICATION_WIDTH   1
#define PMB_WLAN_ED2_SEC40_CORRELATION_INDICATION_SHIFT   2
#define PMB_WLAN_ED2_SEC40_CORRELATION_INDICATION_SIGNED  0

/* Register WLAN_ED_FILT_GAIN_COMP_FACTORS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_FILT_GAIN_COMP_FACTORS       0x009C
#define ABS_PMB_WLAN_ED2_FILT_GAIN_COMP_FACTORS   0xA500449CUL

#define PMB_WLAN_ED2_COMP_FAC_FILT_GAIN_20_MASK   0x000000FFUL
#define PMB_WLAN_ED2_COMP_FAC_FILT_GAIN_20_WIDTH  8
#define PMB_WLAN_ED2_COMP_FAC_FILT_GAIN_20_SHIFT  0
#define PMB_WLAN_ED2_COMP_FAC_FILT_GAIN_20_SIGNED 0

#define PMB_WLAN_ED2_COMP_FAC_FILT_GAIN_40_MASK   0x0000FF00UL
#define PMB_WLAN_ED2_COMP_FAC_FILT_GAIN_40_WIDTH  8
#define PMB_WLAN_ED2_COMP_FAC_FILT_GAIN_40_SHIFT  8
#define PMB_WLAN_ED2_COMP_FAC_FILT_GAIN_40_SIGNED 0

#define PMB_WLAN_ED2_COMP_FAC_FILT_GAIN_80_MASK   0x00FF0000UL
#define PMB_WLAN_ED2_COMP_FAC_FILT_GAIN_80_WIDTH  8
#define PMB_WLAN_ED2_COMP_FAC_FILT_GAIN_80_SHIFT  16
#define PMB_WLAN_ED2_COMP_FAC_FILT_GAIN_80_SIGNED 0

/* Register WLAN_ED_MIMO_EXTENSION (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_MIMO_EXTENSION                    0x00A0
#define ABS_PMB_WLAN_ED2_MIMO_EXTENSION                0xA50044A0UL

#define PMB_WLAN_ED2_ANT0_ENABLE_MASK                  0x00000001UL
#define PMB_WLAN_ED2_ANT0_ENABLE_WIDTH                 1
#define PMB_WLAN_ED2_ANT0_ENABLE_SHIFT                 0
#define PMB_WLAN_ED2_ANT0_ENABLE_SIGNED                0

#define PMB_WLAN_ED2_ANT1_ENABLE_MASK                  0x00000002UL
#define PMB_WLAN_ED2_ANT1_ENABLE_WIDTH                 1
#define PMB_WLAN_ED2_ANT1_ENABLE_SHIFT                 1
#define PMB_WLAN_ED2_ANT1_ENABLE_SIGNED                0

#define PMB_WLAN_ED2_ANT2_ENABLE_MASK                  0x00000004UL
#define PMB_WLAN_ED2_ANT2_ENABLE_WIDTH                 1
#define PMB_WLAN_ED2_ANT2_ENABLE_SHIFT                 2
#define PMB_WLAN_ED2_ANT2_ENABLE_SIGNED                0

#define PMB_WLAN_ED2_ANT3_ENABLE_MASK                  0x00000008UL
#define PMB_WLAN_ED2_ANT3_ENABLE_WIDTH                 1
#define PMB_WLAN_ED2_ANT3_ENABLE_SHIFT                 3
#define PMB_WLAN_ED2_ANT3_ENABLE_SIGNED                0

#define PMB_WLAN_ED2_DSSS_CORR_ANT_SEL_MASK            0x00000030UL
#define PMB_WLAN_ED2_DSSS_CORR_ANT_SEL_WIDTH           2
#define PMB_WLAN_ED2_DSSS_CORR_ANT_SEL_SHIFT           4
#define PMB_WLAN_ED2_DSSS_CORR_ANT_SEL_SIGNED          0

#define PMB_WLAN_ED2_CORR_MIN_NORM_PASS_MASK           0x00000FC0UL
#define PMB_WLAN_ED2_CORR_MIN_NORM_PASS_WIDTH          6
#define PMB_WLAN_ED2_CORR_MIN_NORM_PASS_SHIFT          6
#define PMB_WLAN_ED2_CORR_MIN_NORM_PASS_SIGNED         0

#define PMB_WLAN_ED2_OFDM_CORR_OVER_EVENT_EN_MASK      0x00001000UL
#define PMB_WLAN_ED2_OFDM_CORR_OVER_EVENT_EN_WIDTH     1
#define PMB_WLAN_ED2_OFDM_CORR_OVER_EVENT_EN_SHIFT     12
#define PMB_WLAN_ED2_OFDM_CORR_OVER_EVENT_EN_SIGNED    0

#define PMB_WLAN_ED2_VARIANCE_SW_OFF_MASK              0x00002000UL
#define PMB_WLAN_ED2_VARIANCE_SW_OFF_WIDTH             1
#define PMB_WLAN_ED2_VARIANCE_SW_OFF_SHIFT             13
#define PMB_WLAN_ED2_VARIANCE_SW_OFF_SIGNED            0

#define PMB_WLAN_ED2_MIN_VAR_FOR_OFDM_CORR_PASS_MASK   0x003FC000UL
#define PMB_WLAN_ED2_MIN_VAR_FOR_OFDM_CORR_PASS_WIDTH  8
#define PMB_WLAN_ED2_MIN_VAR_FOR_OFDM_CORR_PASS_SHIFT  14
#define PMB_WLAN_ED2_MIN_VAR_FOR_OFDM_CORR_PASS_SIGNED 0

#define PMB_WLAN_ED2_OFDM_CORR_EN_MASK                 0x00400000UL
#define PMB_WLAN_ED2_OFDM_CORR_EN_WIDTH                1
#define PMB_WLAN_ED2_OFDM_CORR_EN_SHIFT                22
#define PMB_WLAN_ED2_OFDM_CORR_EN_SIGNED               0

#define PMB_WLAN_ED2_POST_AGC_EST_EVENT_EN_MASK        0x00800000UL
#define PMB_WLAN_ED2_POST_AGC_EST_EVENT_EN_WIDTH       1
#define PMB_WLAN_ED2_POST_AGC_EST_EVENT_EN_SHIFT       23
#define PMB_WLAN_ED2_POST_AGC_EST_EVENT_EN_SIGNED      0

/* Register WLAN_ED_DC_COMPENSATION_SETTINGS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_DC_COMPENSATION_SETTINGS     0x00A4
#define ABS_PMB_WLAN_ED2_DC_COMPENSATION_SETTINGS 0xA50044A4UL

#define PMB_WLAN_ED2_DC_COMP_ENABLE_MASK          0x00000001UL
#define PMB_WLAN_ED2_DC_COMP_ENABLE_WIDTH         1
#define PMB_WLAN_ED2_DC_COMP_ENABLE_SHIFT         0
#define PMB_WLAN_ED2_DC_COMP_ENABLE_SIGNED        0

#define PMB_WLAN_ED2_DC_ESTIMATION_LENGTH_MASK    0x0000000EUL
#define PMB_WLAN_ED2_DC_ESTIMATION_LENGTH_WIDTH   3
#define PMB_WLAN_ED2_DC_ESTIMATION_LENGTH_SHIFT   1
#define PMB_WLAN_ED2_DC_ESTIMATION_LENGTH_SIGNED  0

#define PMB_WLAN_ED2_DC_ESTIMATION_ENABLE_MASK    0x00000010UL
#define PMB_WLAN_ED2_DC_ESTIMATION_ENABLE_WIDTH   1
#define PMB_WLAN_ED2_DC_ESTIMATION_ENABLE_SHIFT   4
#define PMB_WLAN_ED2_DC_ESTIMATION_ENABLE_SIGNED  0

/* Register WLAN_ED_CORR_METRIC_TH1 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CORR_METRIC_TH1                0x00A8
#define ABS_PMB_WLAN_ED2_CORR_METRIC_TH1            0xA50044A8UL

#define PMB_WLAN_ED2_CORR_METRIC_TH1_MASK           0x000001FFUL
#define PMB_WLAN_ED2_CORR_METRIC_TH1_WIDTH          9
#define PMB_WLAN_ED2_CORR_METRIC_TH1_SHIFT          0
#define PMB_WLAN_ED2_CORR_METRIC_TH1_SIGNED         0

#define PMB_WLAN_ED2_CORR_METRIC_TH1_POSTAGC_MASK   0x0003FE00UL
#define PMB_WLAN_ED2_CORR_METRIC_TH1_POSTAGC_WIDTH  9
#define PMB_WLAN_ED2_CORR_METRIC_TH1_POSTAGC_SHIFT  9
#define PMB_WLAN_ED2_CORR_METRIC_TH1_POSTAGC_SIGNED 0

/* Register WLAN_ED_STATUS_REGISTER (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_STATUS_REGISTER                  0x00AC
#define ABS_PMB_WLAN_ED2_STATUS_REGISTER              0xA50044ACUL

#define PMB_WLAN_ED2_ED_STATUS_MASK                   0x00000001UL
#define PMB_WLAN_ED2_ED_STATUS_WIDTH                  1
#define PMB_WLAN_ED2_ED_STATUS_SHIFT                  0
#define PMB_WLAN_ED2_ED_STATUS_SIGNED                 0

#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIM20_MASK   0x00000002UL
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIM20_WIDTH  1
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIM20_SHIFT  1
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIM20_SIGNED 0

#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIM40_MASK   0x00000004UL
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIM40_WIDTH  1
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIM40_SHIFT  2
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIM40_SIGNED 0

#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIM80_MASK   0x00000008UL
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIM80_WIDTH  1
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIM80_SHIFT  3
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIM80_SIGNED 0

#define PMB_WLAN_ED2_POST_AGC_EST_VALID_SEC20_MASK    0x00000010UL
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_SEC20_WIDTH   1
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_SEC20_SHIFT   4
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_SEC20_SIGNED  0

#define PMB_WLAN_ED2_POST_AGC_EST_VALID_SEC40_MASK    0x00000020UL
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_SEC40_WIDTH   1
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_SEC40_SHIFT   5
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_SEC40_SIGNED  0

#define PMB_WLAN_ED2_PRIM20_CCA_BUSY_MASK             0x00000040UL
#define PMB_WLAN_ED2_PRIM20_CCA_BUSY_WIDTH            1
#define PMB_WLAN_ED2_PRIM20_CCA_BUSY_SHIFT            6
#define PMB_WLAN_ED2_PRIM20_CCA_BUSY_SIGNED           0

#define PMB_WLAN_ED2_SEC20_CCA_BUSY_MASK              0x00000080UL
#define PMB_WLAN_ED2_SEC20_CCA_BUSY_WIDTH             1
#define PMB_WLAN_ED2_SEC20_CCA_BUSY_SHIFT             7
#define PMB_WLAN_ED2_SEC20_CCA_BUSY_SIGNED            0

#define PMB_WLAN_ED2_SEC40_CCA_BUSY_MASK              0x00000100UL
#define PMB_WLAN_ED2_SEC40_CCA_BUSY_WIDTH             1
#define PMB_WLAN_ED2_SEC40_CCA_BUSY_SHIFT             8
#define PMB_WLAN_ED2_SEC40_CCA_BUSY_SIGNED            0

#define PMB_WLAN_ED2_DSSS_CORR_SUCCESS_MASK           0x00000200UL
#define PMB_WLAN_ED2_DSSS_CORR_SUCCESS_WIDTH          1
#define PMB_WLAN_ED2_DSSS_CORR_SUCCESS_SHIFT          9
#define PMB_WLAN_ED2_DSSS_CORR_SUCCESS_SIGNED         0

#define PMB_WLAN_ED2_DED_AVG_ENERGY_MASK              0x0001FC00UL
#define PMB_WLAN_ED2_DED_AVG_ENERGY_WIDTH             7
#define PMB_WLAN_ED2_DED_AVG_ENERGY_SHIFT             10
#define PMB_WLAN_ED2_DED_AVG_ENERGY_SIGNED            0

#define PMB_WLAN_ED2_POSTAGC_OFDM_CORR_SUCCESS_MASK   0x00020000UL
#define PMB_WLAN_ED2_POSTAGC_OFDM_CORR_SUCCESS_WIDTH  1
#define PMB_WLAN_ED2_POSTAGC_OFDM_CORR_SUCCESS_SHIFT  17
#define PMB_WLAN_ED2_POSTAGC_OFDM_CORR_SUCCESS_SIGNED 0

#define PMB_WLAN_ED2_S2L_STATUS_MASK                  0x00040000UL
#define PMB_WLAN_ED2_S2L_STATUS_WIDTH                 1
#define PMB_WLAN_ED2_S2L_STATUS_SHIFT                 18
#define PMB_WLAN_ED2_S2L_STATUS_SIGNED                0

#define PMB_WLAN_ED2_ED_DONE_SOURCE_MASK              0x00380000UL
#define PMB_WLAN_ED2_ED_DONE_SOURCE_WIDTH             3
#define PMB_WLAN_ED2_ED_DONE_SOURCE_SHIFT             19
#define PMB_WLAN_ED2_ED_DONE_SOURCE_SIGNED            0

#define PMB_WLAN_ED2_ED_S2L_METRIC_MASK               0x00C00000UL
#define PMB_WLAN_ED2_ED_S2L_METRIC_WIDTH              2
#define PMB_WLAN_ED2_ED_S2L_METRIC_SHIFT              22
#define PMB_WLAN_ED2_ED_S2L_METRIC_SIGNED             0

/* Register WLAN_ED_DECIMATOR_FILT_COEFF_REG1 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_DECIMATOR_FILT_COEFF_REG1     0x00B0
#define ABS_PMB_WLAN_ED2_DECIMATOR_FILT_COEFF_REG1 0xA50044B0UL

#define PMB_WLAN_ED2_FILTER_COEFF_H0_MASK          0x00000FFCUL
#define PMB_WLAN_ED2_FILTER_COEFF_H0_WIDTH         10
#define PMB_WLAN_ED2_FILTER_COEFF_H0_SHIFT         2
#define PMB_WLAN_ED2_FILTER_COEFF_H0_SIGNED        0

#define PMB_WLAN_ED2_FILTER_COEFF_H1_MASK          0x00FFC000UL
#define PMB_WLAN_ED2_FILTER_COEFF_H1_WIDTH         10
#define PMB_WLAN_ED2_FILTER_COEFF_H1_SHIFT         14
#define PMB_WLAN_ED2_FILTER_COEFF_H1_SIGNED        0

/* Register WLAN_ED_DECIMATOR_FILT_COEFF_REG2 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_DECIMATOR_FILT_COEFF_REG2     0x00B4
#define ABS_PMB_WLAN_ED2_DECIMATOR_FILT_COEFF_REG2 0xA50044B4UL

#define PMB_WLAN_ED2_FILTER_COEFF_H2_MASK          0x00000FFCUL
#define PMB_WLAN_ED2_FILTER_COEFF_H2_WIDTH         10
#define PMB_WLAN_ED2_FILTER_COEFF_H2_SHIFT         2
#define PMB_WLAN_ED2_FILTER_COEFF_H2_SIGNED        0

#define PMB_WLAN_ED2_FILTER_COEFF_H3_MASK          0x00FFC000UL
#define PMB_WLAN_ED2_FILTER_COEFF_H3_WIDTH         10
#define PMB_WLAN_ED2_FILTER_COEFF_H3_SHIFT         14
#define PMB_WLAN_ED2_FILTER_COEFF_H3_SIGNED        0

/* Register WLAN_ED_DECIMATOR_FILT_COEFF_REG3 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_DECIMATOR_FILT_COEFF_REG3     0x00B8
#define ABS_PMB_WLAN_ED2_DECIMATOR_FILT_COEFF_REG3 0xA50044B8UL

#define PMB_WLAN_ED2_FILTER_COEFF_H4_MASK          0x00000FFCUL
#define PMB_WLAN_ED2_FILTER_COEFF_H4_WIDTH         10
#define PMB_WLAN_ED2_FILTER_COEFF_H4_SHIFT         2
#define PMB_WLAN_ED2_FILTER_COEFF_H4_SIGNED        0

#define PMB_WLAN_ED2_FILTER_COEFF_H5_MASK          0x00FFC000UL
#define PMB_WLAN_ED2_FILTER_COEFF_H5_WIDTH         10
#define PMB_WLAN_ED2_FILTER_COEFF_H5_SHIFT         14
#define PMB_WLAN_ED2_FILTER_COEFF_H5_SIGNED        0

/* Register WLAN_ED_DECIMATOR_FILT_COEFF_REG4 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_DECIMATOR_FILT_COEFF_REG4     0x00BC
#define ABS_PMB_WLAN_ED2_DECIMATOR_FILT_COEFF_REG4 0xA50044BCUL

#define PMB_WLAN_ED2_FILTER_COEFF_H6_MASK          0x00000FFCUL
#define PMB_WLAN_ED2_FILTER_COEFF_H6_WIDTH         10
#define PMB_WLAN_ED2_FILTER_COEFF_H6_SHIFT         2
#define PMB_WLAN_ED2_FILTER_COEFF_H6_SIGNED        0

#define PMB_WLAN_ED2_FILTER_COEFF_H7_MASK          0x00FFC000UL
#define PMB_WLAN_ED2_FILTER_COEFF_H7_WIDTH         10
#define PMB_WLAN_ED2_FILTER_COEFF_H7_SHIFT         14
#define PMB_WLAN_ED2_FILTER_COEFF_H7_SIGNED        0

/* Register WLAN_ED_DECIMATOR_FILT_COEFF_REG5 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_DECIMATOR_FILT_COEFF_REG5     0x00C0
#define ABS_PMB_WLAN_ED2_DECIMATOR_FILT_COEFF_REG5 0xA50044C0UL

#define PMB_WLAN_ED2_FILTER_COEFF_H8_MASK          0x00000FFCUL
#define PMB_WLAN_ED2_FILTER_COEFF_H8_WIDTH         10
#define PMB_WLAN_ED2_FILTER_COEFF_H8_SHIFT         2
#define PMB_WLAN_ED2_FILTER_COEFF_H8_SIGNED        0

#define PMB_WLAN_ED2_FILTER_COEFF_H9_MASK          0x00FFC000UL
#define PMB_WLAN_ED2_FILTER_COEFF_H9_WIDTH         10
#define PMB_WLAN_ED2_FILTER_COEFF_H9_SHIFT         14
#define PMB_WLAN_ED2_FILTER_COEFF_H9_SIGNED        0

/* Register WLAN_ED_DECIMATOR_FILT_COEFF_REG6 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_DECIMATOR_FILT_COEFF_REG6     0x00C4
#define ABS_PMB_WLAN_ED2_DECIMATOR_FILT_COEFF_REG6 0xA50044C4UL

#define PMB_WLAN_ED2_FILTER_COEFF_H10_MASK         0x00000FFCUL
#define PMB_WLAN_ED2_FILTER_COEFF_H10_WIDTH        10
#define PMB_WLAN_ED2_FILTER_COEFF_H10_SHIFT        2
#define PMB_WLAN_ED2_FILTER_COEFF_H10_SIGNED       0

#define PMB_WLAN_ED2_FILTER_COEFF_H11_MASK         0x00FFC000UL
#define PMB_WLAN_ED2_FILTER_COEFF_H11_WIDTH        10
#define PMB_WLAN_ED2_FILTER_COEFF_H11_SHIFT        14
#define PMB_WLAN_ED2_FILTER_COEFF_H11_SIGNED       0

/* Register WLAN_ED_SIGNAL_PREPROC_REG (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_SIGNAL_PREPROC_REG          0x00C8
#define ABS_PMB_WLAN_ED2_SIGNAL_PREPROC_REG      0xA50044C8UL

#define PMB_WLAN_ED2_RX_OPER_FS_MASK             0x00000003UL
#define PMB_WLAN_ED2_RX_OPER_FS_WIDTH            2
#define PMB_WLAN_ED2_RX_OPER_FS_SHIFT            0
#define PMB_WLAN_ED2_RX_OPER_FS_SIGNED           0

#define PMB_WLAN_ED2_PRIM20_OFFSET_MASK          0x0000000CUL
#define PMB_WLAN_ED2_PRIM20_OFFSET_WIDTH         2
#define PMB_WLAN_ED2_PRIM20_OFFSET_SHIFT         2
#define PMB_WLAN_ED2_PRIM20_OFFSET_SIGNED        0

#define PMB_WLAN_ED2_SIG_PREPROC_WAIT_CNT_MASK   0x000001F0UL
#define PMB_WLAN_ED2_SIG_PREPROC_WAIT_CNT_WIDTH  5
#define PMB_WLAN_ED2_SIG_PREPROC_WAIT_CNT_SHIFT  4
#define PMB_WLAN_ED2_SIG_PREPROC_WAIT_CNT_SIGNED 0

/* Register WLAN_ED_DET_THRES_PRIM20 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_DET_THRES_PRIM20            0x00CC
#define ABS_PMB_WLAN_ED2_DET_THRES_PRIM20        0xA50044CCUL

#define PMB_WLAN_ED2_ED_DET_THRESH_PRIM20_MASK   0x000000FFUL
#define PMB_WLAN_ED2_ED_DET_THRESH_PRIM20_WIDTH  8
#define PMB_WLAN_ED2_ED_DET_THRESH_PRIM20_SHIFT  0
#define PMB_WLAN_ED2_ED_DET_THRESH_PRIM20_SIGNED 0

/* Register WLAN_ED_DET_THRES_SECONDARY (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_DET_THRES_SECONDARY        0x00D0
#define ABS_PMB_WLAN_ED2_DET_THRES_SECONDARY    0xA50044D0UL

#define PMB_WLAN_ED2_ED_DET_THRESH_SEC20_MASK   0x000000FFUL
#define PMB_WLAN_ED2_ED_DET_THRESH_SEC20_WIDTH  8
#define PMB_WLAN_ED2_ED_DET_THRESH_SEC20_SHIFT  0
#define PMB_WLAN_ED2_ED_DET_THRESH_SEC20_SIGNED 0

#define PMB_WLAN_ED2_ED_DET_THRESH_SEC40_MASK   0x0000FF00UL
#define PMB_WLAN_ED2_ED_DET_THRESH_SEC40_WIDTH  8
#define PMB_WLAN_ED2_ED_DET_THRESH_SEC40_SHIFT  8
#define PMB_WLAN_ED2_ED_DET_THRESH_SEC40_SIGNED 0

/* Register WLAN_ED_S2L_REG1 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_S2L_REG1                    0x00D4
#define ABS_PMB_WLAN_ED2_S2L_REG1                0xA50044D4UL

#define PMB_WLAN_ED2_S2L_DETECTION_EN_MASK       0x00000001UL
#define PMB_WLAN_ED2_S2L_DETECTION_EN_WIDTH      1
#define PMB_WLAN_ED2_S2L_DETECTION_EN_SHIFT      0
#define PMB_WLAN_ED2_S2L_DETECTION_EN_SIGNED     0

#define PMB_WLAN_ED2_S2L_EN_CONSEC_CHECK_MASK    0x00000002UL
#define PMB_WLAN_ED2_S2L_EN_CONSEC_CHECK_WIDTH   1
#define PMB_WLAN_ED2_S2L_EN_CONSEC_CHECK_SHIFT   1
#define PMB_WLAN_ED2_S2L_EN_CONSEC_CHECK_SIGNED  0

#define PMB_WLAN_ED2_S2L_CONSECUTIVE_PASS_MASK   0x0000003CUL
#define PMB_WLAN_ED2_S2L_CONSECUTIVE_PASS_WIDTH  4
#define PMB_WLAN_ED2_S2L_CONSECUTIVE_PASS_SHIFT  2
#define PMB_WLAN_ED2_S2L_CONSECUTIVE_PASS_SIGNED 0

#define PMB_WLAN_ED2_S2L_MIN_PASS_MASK           0x000003C0UL
#define PMB_WLAN_ED2_S2L_MIN_PASS_WIDTH          4
#define PMB_WLAN_ED2_S2L_MIN_PASS_SHIFT          6
#define PMB_WLAN_ED2_S2L_MIN_PASS_SIGNED         0

/* Register WLAN_ED_S2L_REG2 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_S2L_REG2                      0x00D8
#define ABS_PMB_WLAN_ED2_S2L_REG2                  0xA50044D8UL

#define PMB_WLAN_ED2_S2L_TIMEOUT_WAIT_VALUE_MASK   0x00000FFFUL
#define PMB_WLAN_ED2_S2L_TIMEOUT_WAIT_VALUE_WIDTH  12
#define PMB_WLAN_ED2_S2L_TIMEOUT_WAIT_VALUE_SHIFT  0
#define PMB_WLAN_ED2_S2L_TIMEOUT_WAIT_VALUE_SIGNED 0

#define PMB_WLAN_ED2_S2L_DET_THRES1_MASK           0x001FF000UL
#define PMB_WLAN_ED2_S2L_DET_THRES1_WIDTH          9
#define PMB_WLAN_ED2_S2L_DET_THRES1_SHIFT          12
#define PMB_WLAN_ED2_S2L_DET_THRES1_SIGNED         0

/* Register WLAN_ED_PRIM20_ED_DISABLE_CONDITION (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_PRIM20_ED_DISABLE_CONDITION         0x00DC
#define ABS_PMB_WLAN_ED2_PRIM20_ED_DISABLE_CONDITION     0xA50044DCUL

#define PMB_WLAN_ED2_PRIM20_SEC20_POW_DIFF_TH_MASK       0x000000FFUL
#define PMB_WLAN_ED2_PRIM20_SEC20_POW_DIFF_TH_WIDTH      8
#define PMB_WLAN_ED2_PRIM20_SEC20_POW_DIFF_TH_SHIFT      0
#define PMB_WLAN_ED2_PRIM20_SEC20_POW_DIFF_TH_SIGNED     0

#define PMB_WLAN_ED2_PRIM40_SEC40_POW_DIFF_TH_MASK       0x0000FF00UL
#define PMB_WLAN_ED2_PRIM40_SEC40_POW_DIFF_TH_WIDTH      8
#define PMB_WLAN_ED2_PRIM40_SEC40_POW_DIFF_TH_SHIFT      8
#define PMB_WLAN_ED2_PRIM40_SEC40_POW_DIFF_TH_SIGNED     0

#define PMB_WLAN_ED2_EN_PRIMSEC_DIFF_ED_DISABLE_MASK     0x00010000UL
#define PMB_WLAN_ED2_EN_PRIMSEC_DIFF_ED_DISABLE_WIDTH    1
#define PMB_WLAN_ED2_EN_PRIMSEC_DIFF_ED_DISABLE_SHIFT    16
#define PMB_WLAN_ED2_EN_PRIMSEC_DIFF_ED_DISABLE_SIGNED   0

#define PMB_WLAN_ED2_DIS_SEC20ED_PREVENTION_LOGIC_MASK   0x00020000UL
#define PMB_WLAN_ED2_DIS_SEC20ED_PREVENTION_LOGIC_WIDTH  1
#define PMB_WLAN_ED2_DIS_SEC20ED_PREVENTION_LOGIC_SHIFT  17
#define PMB_WLAN_ED2_DIS_SEC20ED_PREVENTION_LOGIC_SIGNED 0

#define PMB_WLAN_ED2_DIS_SEC40ED_PREVENTION_LOGIC_MASK   0x00040000UL
#define PMB_WLAN_ED2_DIS_SEC40ED_PREVENTION_LOGIC_WIDTH  1
#define PMB_WLAN_ED2_DIS_SEC40ED_PREVENTION_LOGIC_SHIFT  18
#define PMB_WLAN_ED2_DIS_SEC40ED_PREVENTION_LOGIC_SIGNED 0

/* Register WLAN_ED_SECOND_AGC_SETTINGS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_SECOND_AGC_SETTINGS                     0x00E0
#define ABS_PMB_WLAN_ED2_SECOND_AGC_SETTINGS                 0xA50044E0UL

#define PMB_WLAN_ED2_EN_HT_STF_DETECT_SEC_AGC_TRIGGER_MASK   0x00000001UL
#define PMB_WLAN_ED2_EN_HT_STF_DETECT_SEC_AGC_TRIGGER_WIDTH  1
#define PMB_WLAN_ED2_EN_HT_STF_DETECT_SEC_AGC_TRIGGER_SHIFT  0
#define PMB_WLAN_ED2_EN_HT_STF_DETECT_SEC_AGC_TRIGGER_SIGNED 0

#define PMB_WLAN_ED2_SECOND_AGC_EST_START_WAIT_TIME_MASK     0x00000FFEUL
#define PMB_WLAN_ED2_SECOND_AGC_EST_START_WAIT_TIME_WIDTH    11
#define PMB_WLAN_ED2_SECOND_AGC_EST_START_WAIT_TIME_SHIFT    1
#define PMB_WLAN_ED2_SECOND_AGC_EST_START_WAIT_TIME_SIGNED   0

#define PMB_WLAN_ED2_SECOND_AGC_EST_END_WAIT_TIME_MASK       0x00FFF000UL
#define PMB_WLAN_ED2_SECOND_AGC_EST_END_WAIT_TIME_WIDTH      12
#define PMB_WLAN_ED2_SECOND_AGC_EST_END_WAIT_TIME_SHIFT      12
#define PMB_WLAN_ED2_SECOND_AGC_EST_END_WAIT_TIME_SIGNED     0

/* Register WLAN_ED_POP_DET_SETTINGS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POP_DET_SETTINGS                  0x00E4
#define ABS_PMB_WLAN_ED2_POP_DET_SETTINGS              0xA50044E4UL

#define PMB_WLAN_ED2_ENABLE_POP_CHECK_MASK             0x00000001UL
#define PMB_WLAN_ED2_ENABLE_POP_CHECK_WIDTH            1
#define PMB_WLAN_ED2_ENABLE_POP_CHECK_SHIFT            0
#define PMB_WLAN_ED2_ENABLE_POP_CHECK_SIGNED           0

#define PMB_WLAN_ED2_REF_POW_FOR_POP_CHECK_MASK        0x000001FEUL
#define PMB_WLAN_ED2_REF_POW_FOR_POP_CHECK_WIDTH       8
#define PMB_WLAN_ED2_REF_POW_FOR_POP_CHECK_SHIFT       1
#define PMB_WLAN_ED2_REF_POW_FOR_POP_CHECK_SIGNED      0

#define PMB_WLAN_ED2_PRIM20_REF_POW_DIFF_THRESH_MASK   0x0001FE00UL
#define PMB_WLAN_ED2_PRIM20_REF_POW_DIFF_THRESH_WIDTH  8
#define PMB_WLAN_ED2_PRIM20_REF_POW_DIFF_THRESH_SHIFT  9
#define PMB_WLAN_ED2_PRIM20_REF_POW_DIFF_THRESH_SIGNED 0

#define PMB_WLAN_ED2_HW_POP_DET_ENABLE_MASK            0x00020000UL
#define PMB_WLAN_ED2_HW_POP_DET_ENABLE_WIDTH           1
#define PMB_WLAN_ED2_HW_POP_DET_ENABLE_SHIFT           17
#define PMB_WLAN_ED2_HW_POP_DET_ENABLE_SIGNED          0

/* Register WLAN_ED_SIGNAL_STATUS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_SIGNAL_STATUS                  0x00E8
#define ABS_PMB_WLAN_ED2_SIGNAL_STATUS              0xA50044E8UL

#define PMB_WLAN_ED2_PRIM20_SIG_STATUS_KNOWN_MASK   0x00000001UL
#define PMB_WLAN_ED2_PRIM20_SIG_STATUS_KNOWN_WIDTH  1
#define PMB_WLAN_ED2_PRIM20_SIG_STATUS_KNOWN_SHIFT  0
#define PMB_WLAN_ED2_PRIM20_SIG_STATUS_KNOWN_SIGNED 0

#define PMB_WLAN_ED2_SEC20_SIG_STATUS_KNOWN_MASK    0x00000002UL
#define PMB_WLAN_ED2_SEC20_SIG_STATUS_KNOWN_WIDTH   1
#define PMB_WLAN_ED2_SEC20_SIG_STATUS_KNOWN_SHIFT   1
#define PMB_WLAN_ED2_SEC20_SIG_STATUS_KNOWN_SIGNED  0

#define PMB_WLAN_ED2_SEC40_SIG_STATUS_KNOWN_MASK    0x00000004UL
#define PMB_WLAN_ED2_SEC40_SIG_STATUS_KNOWN_WIDTH   1
#define PMB_WLAN_ED2_SEC40_SIG_STATUS_KNOWN_SHIFT   2
#define PMB_WLAN_ED2_SEC40_SIG_STATUS_KNOWN_SIGNED  0

/* Register WLAN_ED_CORR_SUCCESS_WAIT_TIME (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CORR_SUCCESS_WAIT_TIME                        0x00EC
#define ABS_PMB_WLAN_ED2_CORR_SUCCESS_WAIT_TIME                    0xA50044ECUL

#define PMB_WLAN_ED2_PRIM20_CORR_SUCCESS_TIMEOUT_WAIT_VALUE_MASK   0x000003FFUL
#define PMB_WLAN_ED2_PRIM20_CORR_SUCCESS_TIMEOUT_WAIT_VALUE_WIDTH  10
#define PMB_WLAN_ED2_PRIM20_CORR_SUCCESS_TIMEOUT_WAIT_VALUE_SHIFT  0
#define PMB_WLAN_ED2_PRIM20_CORR_SUCCESS_TIMEOUT_WAIT_VALUE_SIGNED 0

/* Register WLAN_ED_EN_AGC_TRANSIENT_ED_RESET (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_EN_AGC_TRANSIENT_ED_RESET        0x00F0
#define ABS_PMB_WLAN_ED2_EN_AGC_TRANSIENT_ED_RESET    0xA50044F0UL

#define PMB_WLAN_ED2_EN_AGC_TRANSIENT_ED_RESET_MASK   0x00000001UL
#define PMB_WLAN_ED2_EN_AGC_TRANSIENT_ED_RESET_WIDTH  1
#define PMB_WLAN_ED2_EN_AGC_TRANSIENT_ED_RESET_SHIFT  0
#define PMB_WLAN_ED2_EN_AGC_TRANSIENT_ED_RESET_SIGNED 0

/* Register WLAN_ED_CORR_METRIC_TH2 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CORR_METRIC_TH2                0x00F4
#define ABS_PMB_WLAN_ED2_CORR_METRIC_TH2            0xA50044F4UL

#define PMB_WLAN_ED2_CORR_METRIC_TH2_MASK           0x000001FFUL
#define PMB_WLAN_ED2_CORR_METRIC_TH2_WIDTH          9
#define PMB_WLAN_ED2_CORR_METRIC_TH2_SHIFT          0
#define PMB_WLAN_ED2_CORR_METRIC_TH2_SIGNED         0

#define PMB_WLAN_ED2_CORR_METRIC_TH2_POSTAGC_MASK   0x0003FE00UL
#define PMB_WLAN_ED2_CORR_METRIC_TH2_POSTAGC_WIDTH  9
#define PMB_WLAN_ED2_CORR_METRIC_TH2_POSTAGC_SHIFT  9
#define PMB_WLAN_ED2_CORR_METRIC_TH2_POSTAGC_SIGNED 0

/* Register WLAN_ED_CORR_METRIC_TH3 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CORR_METRIC_TH3                0x00F8
#define ABS_PMB_WLAN_ED2_CORR_METRIC_TH3            0xA50044F8UL

#define PMB_WLAN_ED2_CORR_METRIC_TH3_MASK           0x000001FFUL
#define PMB_WLAN_ED2_CORR_METRIC_TH3_WIDTH          9
#define PMB_WLAN_ED2_CORR_METRIC_TH3_SHIFT          0
#define PMB_WLAN_ED2_CORR_METRIC_TH3_SIGNED         0

#define PMB_WLAN_ED2_CORR_METRIC_TH3_POSTAGC_MASK   0x0003FE00UL
#define PMB_WLAN_ED2_CORR_METRIC_TH3_POSTAGC_WIDTH  9
#define PMB_WLAN_ED2_CORR_METRIC_TH3_POSTAGC_SHIFT  9
#define PMB_WLAN_ED2_CORR_METRIC_TH3_POSTAGC_SIGNED 0

/* Register WLAN_ED_S2L_REG3 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_S2L_REG3              0x00FC
#define ABS_PMB_WLAN_ED2_S2L_REG3          0xA50044FCUL

#define PMB_WLAN_ED2_S2L_DET_THRES3_MASK   0x000001FFUL
#define PMB_WLAN_ED2_S2L_DET_THRES3_WIDTH  9
#define PMB_WLAN_ED2_S2L_DET_THRES3_SHIFT  0
#define PMB_WLAN_ED2_S2L_DET_THRES3_SIGNED 0

#define PMB_WLAN_ED2_S2L_DET_THRES2_MASK   0x0003FE00UL
#define PMB_WLAN_ED2_S2L_DET_THRES2_WIDTH  9
#define PMB_WLAN_ED2_S2L_DET_THRES2_SHIFT  9
#define PMB_WLAN_ED2_S2L_DET_THRES2_SIGNED 0

/* Register WLAN_ED_AGC_TO_S2L_COUNT_REG (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_AGC_TO_S2L_COUNT_REG     0x0100
#define ABS_PMB_WLAN_ED2_AGC_TO_S2L_COUNT_REG 0xA5004500UL

#define PMB_WLAN_ED2_AGC_TO_S2L_COUNT_MASK    0x000003FFUL
#define PMB_WLAN_ED2_AGC_TO_S2L_COUNT_WIDTH   10
#define PMB_WLAN_ED2_AGC_TO_S2L_COUNT_SHIFT   0
#define PMB_WLAN_ED2_AGC_TO_S2L_COUNT_SIGNED  0

/* Register WLAN_ED_CFO_EST_REAL_REG (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CFO_EST_REAL_REG     0x0104
#define ABS_PMB_WLAN_ED2_CFO_EST_REAL_REG 0xA5004504UL

#define PMB_WLAN_ED2_CFO_EST_REAL_MASK    0x00FFFFFFUL
#define PMB_WLAN_ED2_CFO_EST_REAL_WIDTH   24
#define PMB_WLAN_ED2_CFO_EST_REAL_SHIFT   0
#define PMB_WLAN_ED2_CFO_EST_REAL_SIGNED  0

/* Register WLAN_ED_CFO_EST_IMAG_REG (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CFO_EST_IMAG_REG     0x0108
#define ABS_PMB_WLAN_ED2_CFO_EST_IMAG_REG 0xA5004508UL

#define PMB_WLAN_ED2_CFO_EST_IMAG_MASK    0x00FFFFFFUL
#define PMB_WLAN_ED2_CFO_EST_IMAG_WIDTH   24
#define PMB_WLAN_ED2_CFO_EST_IMAG_SHIFT   0
#define PMB_WLAN_ED2_CFO_EST_IMAG_SIGNED  0

/* Register WLAN_ED_11K_CONTROL_REGISTER (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_11K_CONTROL_REGISTER     0x010C
#define ABS_PMB_WLAN_ED2_11K_CONTROL_REGISTER 0xA500450CUL

#define PMB_WLAN_ED2_11K_RESET_MASK           0x00000001UL
#define PMB_WLAN_ED2_11K_RESET_WIDTH          1
#define PMB_WLAN_ED2_11K_RESET_SHIFT          0
#define PMB_WLAN_ED2_11K_RESET_SIGNED         0

#define PMB_WLAN_ED2_11K_ENABLE_MASK          0x00000002UL
#define PMB_WLAN_ED2_11K_ENABLE_WIDTH         1
#define PMB_WLAN_ED2_11K_ENABLE_SHIFT         1
#define PMB_WLAN_ED2_11K_ENABLE_SIGNED        0

/* Register WLAN_ED_11K_SETTINGS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_11K_SETTINGS                      0x0110
#define ABS_PMB_WLAN_ED2_11K_SETTINGS                  0xA5004510UL

#define PMB_WLAN_ED2_11K_TX_ON_MASK                    0x00000001UL
#define PMB_WLAN_ED2_11K_TX_ON_WIDTH                   1
#define PMB_WLAN_ED2_11K_TX_ON_SHIFT                   0
#define PMB_WLAN_ED2_11K_TX_ON_SIGNED                  0

#define PMB_WLAN_ED2_11K_VIRTUAL_CHANNEL_BUSY_MASK     0x00000002UL
#define PMB_WLAN_ED2_11K_VIRTUAL_CHANNEL_BUSY_WIDTH    1
#define PMB_WLAN_ED2_11K_VIRTUAL_CHANNEL_BUSY_SHIFT    1
#define PMB_WLAN_ED2_11K_VIRTUAL_CHANNEL_BUSY_SIGNED   0

#define PMB_WLAN_ED2_11K_DEBUG_MODE_EN_MASK            0x00000008UL
#define PMB_WLAN_ED2_11K_DEBUG_MODE_EN_WIDTH           1
#define PMB_WLAN_ED2_11K_DEBUG_MODE_EN_SHIFT           3
#define PMB_WLAN_ED2_11K_DEBUG_MODE_EN_SIGNED          0

#define PMB_WLAN_ED2_11K_CHANNEL_SEL_MASK              0x00000030UL
#define PMB_WLAN_ED2_11K_CHANNEL_SEL_WIDTH             2
#define PMB_WLAN_ED2_11K_CHANNEL_SEL_SHIFT             4
#define PMB_WLAN_ED2_11K_CHANNEL_SEL_SIGNED            0

#define PMB_WLAN_ED2_11K_ANPI_MAX_ACCUM_LEN_SEL_MASK   0x00001800UL
#define PMB_WLAN_ED2_11K_ANPI_MAX_ACCUM_LEN_SEL_WIDTH  2
#define PMB_WLAN_ED2_11K_ANPI_MAX_ACCUM_LEN_SEL_SHIFT  11
#define PMB_WLAN_ED2_11K_ANPI_MAX_ACCUM_LEN_SEL_SIGNED 0

/* Register WLAN_ED_ACI_DETECTION_SETTINGS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_ACI_DETECTION_SETTINGS              0x0118
#define ABS_PMB_WLAN_ED2_ACI_DETECTION_SETTINGS          0xA5004518UL

#define PMB_WLAN_ED2_ACI_DET_THRES_DB_MASK               0x000000FFUL
#define PMB_WLAN_ED2_ACI_DET_THRES_DB_WIDTH              8
#define PMB_WLAN_ED2_ACI_DET_THRES_DB_SHIFT              0
#define PMB_WLAN_ED2_ACI_DET_THRES_DB_SIGNED             0

#define PMB_WLAN_ED2_AGC_RSSI_COMP_FACTOR_MASK           0x0000FF00UL
#define PMB_WLAN_ED2_AGC_RSSI_COMP_FACTOR_WIDTH          8
#define PMB_WLAN_ED2_AGC_RSSI_COMP_FACTOR_SHIFT          8
#define PMB_WLAN_ED2_AGC_RSSI_COMP_FACTOR_SIGNED         0

#define PMB_WLAN_ED2_SUPPRESS_CCA_IF_ACI_DETECTED_MASK   0x00010000UL
#define PMB_WLAN_ED2_SUPPRESS_CCA_IF_ACI_DETECTED_WIDTH  1
#define PMB_WLAN_ED2_SUPPRESS_CCA_IF_ACI_DETECTED_SHIFT  16
#define PMB_WLAN_ED2_SUPPRESS_CCA_IF_ACI_DETECTED_SIGNED 0

#define PMB_WLAN_ED2_MVG_AVG_EST_LEN_MASK                0x00060000UL
#define PMB_WLAN_ED2_MVG_AVG_EST_LEN_WIDTH               2
#define PMB_WLAN_ED2_MVG_AVG_EST_LEN_SHIFT               17
#define PMB_WLAN_ED2_MVG_AVG_EST_LEN_SIGNED              0

#define PMB_WLAN_ED2_ACI_USE_MVG_AVG_VAR_MASK            0x00080000UL
#define PMB_WLAN_ED2_ACI_USE_MVG_AVG_VAR_WIDTH           1
#define PMB_WLAN_ED2_ACI_USE_MVG_AVG_VAR_SHIFT           19
#define PMB_WLAN_ED2_ACI_USE_MVG_AVG_VAR_SIGNED          0

/* Register WLAN_ED_AACI_DETECTION_SETTINGS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_AACI_DETECTION_SETTINGS              0x011C
#define ABS_PMB_WLAN_ED2_AACI_DETECTION_SETTINGS          0xA500451CUL

#define PMB_WLAN_ED2_SUPPRESS_CCA_IF_AACI_DETECTED_MASK   0x00000001UL
#define PMB_WLAN_ED2_SUPPRESS_CCA_IF_AACI_DETECTED_WIDTH  1
#define PMB_WLAN_ED2_SUPPRESS_CCA_IF_AACI_DETECTED_SHIFT  0
#define PMB_WLAN_ED2_SUPPRESS_CCA_IF_AACI_DETECTED_SIGNED 0

/* Register WLAN_ED_11K_ANPI_ACCUM_VALUE (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_11K_ANPI_ACCUM_VALUE        0x0120
#define ABS_PMB_WLAN_ED2_11K_ANPI_ACCUM_VALUE    0xA5004520UL

#define PMB_WLAN_ED2_11K_ANPI_ACCUM_VALUE_MASK   0x00FFFFFFUL
#define PMB_WLAN_ED2_11K_ANPI_ACCUM_VALUE_WIDTH  24
#define PMB_WLAN_ED2_11K_ANPI_ACCUM_VALUE_SHIFT  0
#define PMB_WLAN_ED2_11K_ANPI_ACCUM_VALUE_SIGNED 0

/* Register WLAN_ED_11K_ANPI_ACCUM_COUNT (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_11K_ANPI_ACCUM_COUNT        0x0124
#define ABS_PMB_WLAN_ED2_11K_ANPI_ACCUM_COUNT    0xA5004524UL

#define PMB_WLAN_ED2_11K_ANPI_ACCUM_COUNT_MASK   0x000FFFFFUL
#define PMB_WLAN_ED2_11K_ANPI_ACCUM_COUNT_WIDTH  20
#define PMB_WLAN_ED2_11K_ANPI_ACCUM_COUNT_SHIFT  0
#define PMB_WLAN_ED2_11K_ANPI_ACCUM_COUNT_SIGNED 0

/* Register WLAN_ED_DEBUG_OFDM_OR_DSSS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_DEBUG_OFDM_OR_DSSS        0x01FC
#define ABS_PMB_WLAN_ED2_DEBUG_OFDM_OR_DSSS    0xA50045FCUL

#define PMB_WLAN_ED2_OFDM_OR_DSSS_FORCE_MASK   0x00000001UL
#define PMB_WLAN_ED2_OFDM_OR_DSSS_FORCE_WIDTH  1
#define PMB_WLAN_ED2_OFDM_OR_DSSS_FORCE_SHIFT  0
#define PMB_WLAN_ED2_OFDM_OR_DSSS_FORCE_SIGNED 0

#define PMB_WLAN_ED2_OFDM_OR_DSSS_LEVEL_MASK   0x00000002UL
#define PMB_WLAN_ED2_OFDM_OR_DSSS_LEVEL_WIDTH  1
#define PMB_WLAN_ED2_OFDM_OR_DSSS_LEVEL_SHIFT  1
#define PMB_WLAN_ED2_OFDM_OR_DSSS_LEVEL_SIGNED 0

/* Register RPU_ETS_CAPABILITIES (PMR_RPU_ETS) */
#define PMB_RPU_ETS_CAPABILITIES                  0x0000
#define ABS_PMB_RPU_ETS_CAPABILITIES              0xA5005C00UL

#define PMB_RPU_ETS_CAPABILITIES_COUNTERS_MASK    0x0000000FUL
#define PMB_RPU_ETS_CAPABILITIES_COUNTERS_WIDTH   4
#define PMB_RPU_ETS_CAPABILITIES_COUNTERS_SHIFT   0
#define PMB_RPU_ETS_CAPABILITIES_COUNTERS_SIGNED  0

#define PMB_RPU_ETS_CAPABILITIES_EVENTS_MASK      0x00000FF0UL
#define PMB_RPU_ETS_CAPABILITIES_EVENTS_WIDTH     8
#define PMB_RPU_ETS_CAPABILITIES_EVENTS_SHIFT     4
#define PMB_RPU_ETS_CAPABILITIES_EVENTS_SIGNED    0

#define PMB_RPU_ETS_CAPABILITIES_SNAPSHOTS_MASK   0x0003F000UL
#define PMB_RPU_ETS_CAPABILITIES_SNAPSHOTS_WIDTH  6
#define PMB_RPU_ETS_CAPABILITIES_SNAPSHOTS_SHIFT  12
#define PMB_RPU_ETS_CAPABILITIES_SNAPSHOTS_SIGNED 0

#define PMB_RPU_ETS_CAPABILITIES_COUNTER_MASK     0x00FC0000UL
#define PMB_RPU_ETS_CAPABILITIES_COUNTER_WIDTH    6
#define PMB_RPU_ETS_CAPABILITIES_COUNTER_SHIFT    18
#define PMB_RPU_ETS_CAPABILITIES_COUNTER_SIGNED   0

/* Register RPU_ETS_SOFTWARE_RESET (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SOFTWARE_RESET        0x0004
#define ABS_PMB_RPU_ETS_SOFTWARE_RESET    0xA5005C04UL

#define PMB_RPU_ETS_SOFTWARE_RESET_MASK   0x00000001UL
#define PMB_RPU_ETS_SOFTWARE_RESET_WIDTH  1
#define PMB_RPU_ETS_SOFTWARE_RESET_SHIFT  0
#define PMB_RPU_ETS_SOFTWARE_RESET_SIGNED 0

/* Register RPU_ETS_COUNTER_ENABLE (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_ENABLE        0x0010
#define ABS_PMB_RPU_ETS_COUNTER_ENABLE    0xA5005C10UL

#define PMB_RPU_ETS_COUNTER_ENABLE_MASK   0x000000FFUL
#define PMB_RPU_ETS_COUNTER_ENABLE_WIDTH  8
#define PMB_RPU_ETS_COUNTER_ENABLE_SHIFT  0
#define PMB_RPU_ETS_COUNTER_ENABLE_SIGNED 0

/* Register RPU_ETS_COUNTER_DISABLE (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_DISABLE        0x0014
#define ABS_PMB_RPU_ETS_COUNTER_DISABLE    0xA5005C14UL

#define PMB_RPU_ETS_COUNTER_DISABLE_MASK   0x000000FFUL
#define PMB_RPU_ETS_COUNTER_DISABLE_WIDTH  8
#define PMB_RPU_ETS_COUNTER_DISABLE_SHIFT  0
#define PMB_RPU_ETS_COUNTER_DISABLE_SIGNED 0

/* Register RPU_ETS_COUNTER_STATUS (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_STATUS        0x0018
#define ABS_PMB_RPU_ETS_COUNTER_STATUS    0xA5005C18UL

#define PMB_RPU_ETS_COUNTER_STATUS_MASK   0x000000FFUL
#define PMB_RPU_ETS_COUNTER_STATUS_WIDTH  8
#define PMB_RPU_ETS_COUNTER_STATUS_SHIFT  0
#define PMB_RPU_ETS_COUNTER_STATUS_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_MSBS_0 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_0        0x0020
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_MSBS_0    0xA5005C20UL

#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_0_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_0_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_0_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_0_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_LSBS_0 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_0        0x0024
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_LSBS_0    0xA5005C24UL

#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_0_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_0_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_0_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_0_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_MSBS_1 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_1        0x0028
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_MSBS_1    0xA5005C28UL

#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_1_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_1_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_1_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_1_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_LSBS_1 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_1        0x002C
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_LSBS_1    0xA5005C2CUL

#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_1_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_1_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_1_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_1_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_MSBS_2 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_2        0x0030
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_MSBS_2    0xA5005C30UL

#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_2_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_2_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_2_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_2_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_LSBS_2 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_2        0x0034
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_LSBS_2    0xA5005C34UL

#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_2_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_2_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_2_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_2_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_MSBS_3 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_3        0x0038
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_MSBS_3    0xA5005C38UL

#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_3_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_3_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_3_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_3_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_LSBS_3 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_3        0x003C
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_LSBS_3    0xA5005C3CUL

#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_3_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_3_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_3_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_3_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_MSBS_4 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_4        0x0040
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_MSBS_4    0xA5005C40UL

#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_4_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_4_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_4_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_4_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_LSBS_4 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_4        0x0044
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_LSBS_4    0xA5005C44UL

#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_4_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_4_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_4_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_4_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_MSBS_5 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_5        0x0048
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_MSBS_5    0xA5005C48UL

#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_5_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_5_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_5_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_5_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_LSBS_5 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_5        0x004C
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_LSBS_5    0xA5005C4CUL

#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_5_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_5_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_5_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_5_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_MSBS_6 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_6        0x0050
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_MSBS_6    0xA5005C50UL

#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_6_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_6_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_6_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_6_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_LSBS_6 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_6        0x0054
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_LSBS_6    0xA5005C54UL

#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_6_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_6_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_6_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_6_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_MSBS_7 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_7        0x0058
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_MSBS_7    0xA5005C58UL

#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_7_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_7_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_7_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_MSBS_7_SIGNED 0

/* Register RPU_ETS_COUNTER_VALUE_LSBS_7 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_7        0x005C
#define ABS_PMB_RPU_ETS_COUNTER_VALUE_LSBS_7    0xA5005C5CUL

#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_7_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_7_WIDTH  24
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_7_SHIFT  0
#define PMB_RPU_ETS_COUNTER_VALUE_LSBS_7_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_COUNTER_0 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_0          0x0080
#define ABS_PMB_RPU_ETS_SNAPSHOT_COUNTER_0      0xA5005C80UL

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_0_0_MASK   0x00000007UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_0_0_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_0_0_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_0_0_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_1_0_MASK   0x00000038UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_1_0_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_1_0_SHIFT  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_1_0_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_2_0_MASK   0x000001C0UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_2_0_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_2_0_SHIFT  6
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_2_0_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_3_0_MASK   0x00000E00UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_3_0_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_3_0_SHIFT  9
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_3_0_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_4_0_MASK   0x00007000UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_4_0_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_4_0_SHIFT  12
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_4_0_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_5_0_MASK   0x00038000UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_5_0_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_5_0_SHIFT  15
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_5_0_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_6_0_MASK   0x001C0000UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_6_0_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_6_0_SHIFT  18
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_6_0_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_7_0_MASK   0x00E00000UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_7_0_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_7_0_SHIFT  21
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_7_0_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_COUNTER_1 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_1          0x0084
#define ABS_PMB_RPU_ETS_SNAPSHOT_COUNTER_1      0xA5005C84UL

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_0_1_MASK   0x00000007UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_0_1_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_0_1_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_0_1_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_1_1_MASK   0x00000038UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_1_1_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_1_1_SHIFT  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_1_1_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_2_1_MASK   0x000001C0UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_2_1_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_2_1_SHIFT  6
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_2_1_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_3_1_MASK   0x00000E00UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_3_1_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_3_1_SHIFT  9
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_3_1_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_4_1_MASK   0x00007000UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_4_1_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_4_1_SHIFT  12
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_4_1_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_5_1_MASK   0x00038000UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_5_1_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_5_1_SHIFT  15
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_5_1_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_6_1_MASK   0x001C0000UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_6_1_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_6_1_SHIFT  18
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_6_1_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_7_1_MASK   0x00E00000UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_7_1_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_7_1_SHIFT  21
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_7_1_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_COUNTER_2 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_2          0x0088
#define ABS_PMB_RPU_ETS_SNAPSHOT_COUNTER_2      0xA5005C88UL

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_0_2_MASK   0x00000007UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_0_2_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_0_2_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_0_2_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_1_2_MASK   0x00000038UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_1_2_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_1_2_SHIFT  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_1_2_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_2_2_MASK   0x000001C0UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_2_2_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_2_2_SHIFT  6
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_2_2_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_3_2_MASK   0x00000E00UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_3_2_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_3_2_SHIFT  9
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_3_2_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_4_2_MASK   0x00007000UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_4_2_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_4_2_SHIFT  12
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_4_2_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_5_2_MASK   0x00038000UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_5_2_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_5_2_SHIFT  15
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_5_2_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_6_2_MASK   0x001C0000UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_6_2_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_6_2_SHIFT  18
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_6_2_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_COUNTER_7_2_MASK   0x00E00000UL
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_7_2_WIDTH  3
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_7_2_SHIFT  21
#define PMB_RPU_ETS_SNAPSHOT_COUNTER_7_2_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_EVENT_0 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0          0x0090
#define ABS_PMB_RPU_ETS_SNAPSHOT_EVENT_0      0xA5005C90UL

#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_0_MASK   0x0000003FUL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_0_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_0_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_0_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_0_MASK   0x00000FC0UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_0_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_0_SHIFT  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_0_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_0_MASK   0x0003F000UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_0_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_0_SHIFT  12
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_0_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_0_MASK   0x00FC0000UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_0_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_0_SHIFT  18
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_0_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_EVENT_1 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1          0x0094
#define ABS_PMB_RPU_ETS_SNAPSHOT_EVENT_1      0xA5005C94UL

#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_1_MASK   0x0000003FUL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_1_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_1_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_1_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_1_MASK   0x00000FC0UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_1_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_1_SHIFT  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_1_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_1_MASK   0x0003F000UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_1_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_1_SHIFT  12
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_1_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_1_MASK   0x00FC0000UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_1_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_1_SHIFT  18
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_1_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_EVENT_2 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2          0x0098
#define ABS_PMB_RPU_ETS_SNAPSHOT_EVENT_2      0xA5005C98UL

#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_2_MASK   0x0000003FUL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_2_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_2_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_2_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_2_MASK   0x00000FC0UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_2_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_2_SHIFT  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_2_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_2_MASK   0x0003F000UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_2_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_2_SHIFT  12
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_2_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_2_MASK   0x00FC0000UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_2_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_2_SHIFT  18
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_2_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_EVENT_3 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3          0x009C
#define ABS_PMB_RPU_ETS_SNAPSHOT_EVENT_3      0xA5005C9CUL

#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_3_MASK   0x0000003FUL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_3_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_3_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_3_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_3_MASK   0x00000FC0UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_3_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_3_SHIFT  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_3_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_3_MASK   0x0003F000UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_3_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_3_SHIFT  12
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_3_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_3_MASK   0x00FC0000UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_3_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_3_SHIFT  18
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_3_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_EVENT_4 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_EVENT_4          0x00A0
#define ABS_PMB_RPU_ETS_SNAPSHOT_EVENT_4      0xA5005CA0UL

#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_4_MASK   0x0000003FUL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_4_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_4_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_4_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_4_MASK   0x00000FC0UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_4_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_4_SHIFT  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_4_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_4_MASK   0x0003F000UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_4_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_4_SHIFT  12
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_4_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_4_MASK   0x00FC0000UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_4_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_4_SHIFT  18
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_4_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_EVENT_5 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_EVENT_5          0x00A4
#define ABS_PMB_RPU_ETS_SNAPSHOT_EVENT_5      0xA5005CA4UL

#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_5_MASK   0x0000003FUL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_5_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_5_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_EVENT_0_5_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_5_MASK   0x00000FC0UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_5_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_5_SHIFT  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_1_5_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_5_MASK   0x0003F000UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_5_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_5_SHIFT  12
#define PMB_RPU_ETS_SNAPSHOT_EVENT_2_5_SIGNED 0

#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_5_MASK   0x00FC0000UL
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_5_WIDTH  6
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_5_SHIFT  18
#define PMB_RPU_ETS_SNAPSHOT_EVENT_3_5_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_ENABLE (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_ENABLE        0x00C0
#define ABS_PMB_RPU_ETS_SNAPSHOT_ENABLE    0xA5005CC0UL

#define PMB_RPU_ETS_SNAPSHOT_ENABLE_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_ENABLE_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_ENABLE_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_ENABLE_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_DISABLE (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_DISABLE        0x00C4
#define ABS_PMB_RPU_ETS_SNAPSHOT_DISABLE    0xA5005CC4UL

#define PMB_RPU_ETS_SNAPSHOT_DISABLE_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_DISABLE_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_DISABLE_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_DISABLE_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_STATUS (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_STATUS        0x00C8
#define ABS_PMB_RPU_ETS_SNAPSHOT_STATUS    0xA5005CC8UL

#define PMB_RPU_ETS_SNAPSHOT_STATUS_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_STATUS_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_STATUS_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_STATUS_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_SW_TRIGGER (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_SW_TRIGGER        0x00E0
#define ABS_PMB_RPU_ETS_SNAPSHOT_SW_TRIGGER    0xA5005CE0UL

#define PMB_RPU_ETS_SNAPSHOT_SW_TRIGGER_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_SW_TRIGGER_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_SW_TRIGGER_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_SW_TRIGGER_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALID (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALID        0x00F0
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALID    0xA5005CF0UL

#define PMB_RPU_ETS_SNAPSHOT_VALID_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALID_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALID_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALID_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_0 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_0        0x0100
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_0    0xA5005D00UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_0_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_0_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_0_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_0_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_0 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_0        0x0104
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_0    0xA5005D04UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_0_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_0_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_0_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_0_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_1 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_1        0x0108
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_1    0xA5005D08UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_1_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_1_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_1_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_1_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_1 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_1        0x010C
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_1    0xA5005D0CUL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_1_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_1_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_1_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_1_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_2 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_2        0x0110
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_2    0xA5005D10UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_2_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_2_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_2_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_2_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_2 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_2        0x0114
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_2    0xA5005D14UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_2_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_2_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_2_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_2_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_3 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_3        0x0118
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_3    0xA5005D18UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_3_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_3_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_3_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_3_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_3 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_3        0x011C
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_3    0xA5005D1CUL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_3_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_3_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_3_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_3_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_4 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_4        0x0120
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_4    0xA5005D20UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_4_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_4_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_4_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_4_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_4 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_4        0x0124
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_4    0xA5005D24UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_4_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_4_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_4_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_4_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_5 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_5        0x0128
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_5    0xA5005D28UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_5_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_5_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_5_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_5_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_5 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_5        0x012C
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_5    0xA5005D2CUL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_5_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_5_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_5_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_5_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_6 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_6        0x0130
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_6    0xA5005D30UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_6_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_6_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_6_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_6_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_6 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_6        0x0134
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_6    0xA5005D34UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_6_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_6_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_6_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_6_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_7 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_7        0x0138
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_7    0xA5005D38UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_7_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_7_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_7_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_7_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_7 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_7        0x013C
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_7    0xA5005D3CUL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_7_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_7_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_7_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_7_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_8 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_8        0x0140
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_8    0xA5005D40UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_8_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_8_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_8_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_8_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_8 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_8        0x0144
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_8    0xA5005D44UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_8_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_8_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_8_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_8_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_9 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_9        0x0148
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_9    0xA5005D48UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_9_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_9_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_9_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_9_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_9 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_9        0x014C
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_9    0xA5005D4CUL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_9_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_9_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_9_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_9_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_10 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_10        0x0150
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_10    0xA5005D50UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_10_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_10_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_10_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_10_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_10 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_10        0x0154
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_10    0xA5005D54UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_10_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_10_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_10_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_10_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_11 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_11        0x0158
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_11    0xA5005D58UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_11_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_11_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_11_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_11_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_11 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_11        0x015C
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_11    0xA5005D5CUL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_11_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_11_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_11_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_11_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_12 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_12        0x0160
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_12    0xA5005D60UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_12_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_12_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_12_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_12_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_12 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_12        0x0164
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_12    0xA5005D64UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_12_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_12_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_12_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_12_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_13 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_13        0x0168
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_13    0xA5005D68UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_13_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_13_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_13_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_13_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_13 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_13        0x016C
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_13    0xA5005D6CUL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_13_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_13_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_13_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_13_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_14 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_14        0x0170
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_14    0xA5005D70UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_14_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_14_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_14_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_14_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_14 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_14        0x0174
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_14    0xA5005D74UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_14_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_14_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_14_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_14_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_15 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_15        0x0178
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_15    0xA5005D78UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_15_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_15_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_15_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_15_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_15 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_15        0x017C
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_15    0xA5005D7CUL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_15_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_15_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_15_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_15_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_16 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_16        0x0180
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_16    0xA5005D80UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_16_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_16_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_16_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_16_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_16 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_16        0x0184
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_16    0xA5005D84UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_16_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_16_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_16_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_16_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_17 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_17        0x0188
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_17    0xA5005D88UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_17_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_17_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_17_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_17_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_17 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_17        0x018C
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_17    0xA5005D8CUL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_17_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_17_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_17_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_17_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_18 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_18        0x0190
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_18    0xA5005D90UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_18_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_18_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_18_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_18_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_18 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_18        0x0194
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_18    0xA5005D94UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_18_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_18_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_18_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_18_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_19 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_19        0x0198
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_19    0xA5005D98UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_19_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_19_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_19_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_19_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_19 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_19        0x019C
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_19    0xA5005D9CUL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_19_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_19_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_19_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_19_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_20 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_20        0x01A0
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_20    0xA5005DA0UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_20_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_20_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_20_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_20_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_20 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_20        0x01A4
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_20    0xA5005DA4UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_20_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_20_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_20_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_20_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_21 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_21        0x01A8
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_21    0xA5005DA8UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_21_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_21_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_21_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_21_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_21 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_21        0x01AC
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_21    0xA5005DACUL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_21_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_21_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_21_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_21_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_22 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_22        0x01B0
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_22    0xA5005DB0UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_22_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_22_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_22_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_22_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_22 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_22        0x01B4
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_22    0xA5005DB4UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_22_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_22_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_22_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_22_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_MSBS_23 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_23        0x01B8
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_23    0xA5005DB8UL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_23_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_23_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_23_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_MSBS_23_SIGNED 0

/* Register RPU_ETS_SNAPSHOT_VALUE_LSBS_23 (PMR_RPU_ETS) */
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_23        0x01BC
#define ABS_PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_23    0xA5005DBCUL

#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_23_MASK   0x00FFFFFFUL
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_23_WIDTH  24
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_23_SHIFT  0
#define PMB_RPU_ETS_SNAPSHOT_VALUE_LSBS_23_SIGNED 0

/* Register SCP_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_CONTROL                    0x0000
#define ABS_PMB_SCP_WO_CONTROL                0xA5007800UL

#define PMB_SCP_WO_N_SEL_MASK                 0x00000007UL
#define PMB_SCP_WO_N_SEL_WIDTH                3
#define PMB_SCP_WO_N_SEL_SHIFT                0
#define PMB_SCP_WO_N_SEL_SIGNED               0

#define PMB_SCP_WO_LUT_RESET_MASK             0x00000008UL
#define PMB_SCP_WO_LUT_RESET_WIDTH            1
#define PMB_SCP_WO_LUT_RESET_SHIFT            3
#define PMB_SCP_WO_LUT_RESET_SIGNED           0

#define PMB_SCP_WO_P_SEL_MASK                 0x00000030UL
#define PMB_SCP_WO_P_SEL_WIDTH                2
#define PMB_SCP_WO_P_SEL_SHIFT                4
#define PMB_SCP_WO_P_SEL_SIGNED               0

#define PMB_SCP_WO_FORMAT_MASK                0x00000040UL
#define PMB_SCP_WO_FORMAT_WIDTH               1
#define PMB_SCP_WO_FORMAT_SHIFT               6
#define PMB_SCP_WO_FORMAT_SIGNED              0

#define PMB_SCP_WO_SOURCE_MASK                0x00000180UL
#define PMB_SCP_WO_SOURCE_WIDTH               2
#define PMB_SCP_WO_SOURCE_SHIFT               7
#define PMB_SCP_WO_SOURCE_SIGNED              0

#define PMB_SCP_WO_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP_WO_INPUT_MODE_WIDTH           1
#define PMB_SCP_WO_INPUT_MODE_SHIFT           9
#define PMB_SCP_WO_INPUT_MODE_SIGNED          0

#define PMB_SCP_WO_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP_WO_INVERT_SPECTRUM_WIDTH      1
#define PMB_SCP_WO_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP_WO_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP_WO_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP_WO_SYNCHRONIZE_UPDATES_WIDTH  1
#define PMB_SCP_WO_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP_WO_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP_WO_RESET_MASK                 0x00001000UL
#define PMB_SCP_WO_RESET_WIDTH                1
#define PMB_SCP_WO_RESET_SHIFT                12
#define PMB_SCP_WO_RESET_SIGNED               0

#define PMB_SCP_WO_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP_WO_CLEAR_PHASE_WIDTH          1
#define PMB_SCP_WO_CLEAR_PHASE_SHIFT          13
#define PMB_SCP_WO_CLEAR_PHASE_SIGNED         0

#define PMB_SCP_WO_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP_WO_SET_SCP_POWER_WIDTH        2
#define PMB_SCP_WO_SET_SCP_POWER_SHIFT        14
#define PMB_SCP_WO_SET_SCP_POWER_SIGNED       0

#define PMB_SCP_WO_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP_WO_SET_ADC_POWER_WIDTH        2
#define PMB_SCP_WO_SET_ADC_POWER_SHIFT        16
#define PMB_SCP_WO_SET_ADC_POWER_SIGNED       0

#define PMB_SCP_WO_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP_WO_SET_ACTIVE_FRAME_WIDTH     2
#define PMB_SCP_WO_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP_WO_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP_WO_TBUS_FIFO_FLUSH_MASK       0x00100000UL
#define PMB_SCP_WO_TBUS_FIFO_FLUSH_WIDTH      1
#define PMB_SCP_WO_TBUS_FIFO_FLUSH_SHIFT      20
#define PMB_SCP_WO_TBUS_FIFO_FLUSH_SIGNED     0

#define PMB_SCP_WO_MODE_MASK                  0x00E00000UL
#define PMB_SCP_WO_MODE_WIDTH                 3
#define PMB_SCP_WO_MODE_SHIFT                 21
#define PMB_SCP_WO_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP_WO) */
#define PMB_SCP_WO_STATUS                     0x0004
#define ABS_PMB_SCP_WO_STATUS                 0xA5007804UL

#define PMB_SCP_WO_COEFF_LOADED_MASK          0x00003000UL
#define PMB_SCP_WO_COEFF_LOADED_WIDTH         2
#define PMB_SCP_WO_COEFF_LOADED_SHIFT         12
#define PMB_SCP_WO_COEFF_LOADED_SIGNED        0

#define PMB_SCP_WO_POWER_MASK                 0x0000C000UL
#define PMB_SCP_WO_POWER_WIDTH                2
#define PMB_SCP_WO_POWER_SHIFT                14
#define PMB_SCP_WO_POWER_SIGNED               0

#define PMB_SCP_WO_ADC_POWER_MASK             0x00030000UL
#define PMB_SCP_WO_ADC_POWER_WIDTH            2
#define PMB_SCP_WO_ADC_POWER_SHIFT            16
#define PMB_SCP_WO_ADC_POWER_SIGNED           0

#define PMB_SCP_WO_ACTIVE_FRAME_MASK          0x00040000UL
#define PMB_SCP_WO_ACTIVE_FRAME_WIDTH         1
#define PMB_SCP_WO_ACTIVE_FRAME_SHIFT         18
#define PMB_SCP_WO_ACTIVE_FRAME_SIGNED        0

#define PMB_SCP_WO_INPUT_SAMPLE_ENABLE_MASK   0x00080000UL
#define PMB_SCP_WO_INPUT_SAMPLE_ENABLE_WIDTH  1
#define PMB_SCP_WO_INPUT_SAMPLE_ENABLE_SHIFT  19
#define PMB_SCP_WO_INPUT_SAMPLE_ENABLE_SIGNED 0

#define PMB_SCP_WO_IF_ENABLE_MASK             0x00100000UL
#define PMB_SCP_WO_IF_ENABLE_WIDTH            1
#define PMB_SCP_WO_IF_ENABLE_SHIFT            20
#define PMB_SCP_WO_IF_ENABLE_SIGNED           0

#define PMB_SCP_WO_IRQ_SCP_MASK               0x00800000UL
#define PMB_SCP_WO_IRQ_SCP_WIDTH              1
#define PMB_SCP_WO_IRQ_SCP_SHIFT              23
#define PMB_SCP_WO_IRQ_SCP_SIGNED             0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP_WO) */
#define PMB_SCP_WO_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP_WO_INTERRUPT_STATUS       0xA5007808UL

#define PMB_SCP_WO_ENERGY_EVENT_MASK          0x00080000UL
#define PMB_SCP_WO_ENERGY_EVENT_WIDTH         1
#define PMB_SCP_WO_ENERGY_EVENT_SHIFT         19
#define PMB_SCP_WO_ENERGY_EVENT_SIGNED        0

#define PMB_SCP_WO_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP_WO_TBUS_OVERFLOW_EVENT_WIDTH  1
#define PMB_SCP_WO_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP_WO_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP_WO_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP_WO_OVERFLOW_EVENT_WIDTH       1
#define PMB_SCP_WO_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP_WO_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP_WO_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP_WO_COMPARE_EVENT_WIDTH        1
#define PMB_SCP_WO_COMPARE_EVENT_SHIFT        22
#define PMB_SCP_WO_COMPARE_EVENT_SIGNED       0

#define PMB_SCP_WO_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP_WO_AGC_COUNTS_EVENT_WIDTH     1
#define PMB_SCP_WO_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP_WO_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP_WO) */
#define PMB_SCP_WO_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP_WO_INTERRUPT_ENABLE        0xA500780CUL

#define PMB_SCP_WO_ENERGY_ENABLE_MASK          0x00080000UL
#define PMB_SCP_WO_ENERGY_ENABLE_WIDTH         1
#define PMB_SCP_WO_ENERGY_ENABLE_SHIFT         19
#define PMB_SCP_WO_ENERGY_ENABLE_SIGNED        0

#define PMB_SCP_WO_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP_WO_TBUS_OVERFLOW_ENABLE_WIDTH  1
#define PMB_SCP_WO_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP_WO_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP_WO_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP_WO_OVERFLOW_ENABLE_WIDTH       1
#define PMB_SCP_WO_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP_WO_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP_WO_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP_WO_COMPARE_ENABLE_WIDTH        1
#define PMB_SCP_WO_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP_WO_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP_WO_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP_WO_AGC_COUNTS_ENABLE_WIDTH     1
#define PMB_SCP_WO_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP_WO_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP_WO) */
#define PMB_SCP_WO_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP_WO_INTERRUPT_CLEAR        0xA5007810UL

#define PMB_SCP_WO_ENERGY_CLEAR_MASK          0x00080000UL
#define PMB_SCP_WO_ENERGY_CLEAR_WIDTH         1
#define PMB_SCP_WO_ENERGY_CLEAR_SHIFT         19
#define PMB_SCP_WO_ENERGY_CLEAR_SIGNED        0

#define PMB_SCP_WO_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP_WO_TBUS_OVERFLOW_CLEAR_WIDTH  1
#define PMB_SCP_WO_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP_WO_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP_WO_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP_WO_OVERFLOW_CLEAR_WIDTH       1
#define PMB_SCP_WO_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP_WO_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP_WO_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP_WO_COMPARE_CLEAR_WIDTH        1
#define PMB_SCP_WO_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP_WO_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP_WO_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP_WO_AGC_COUNTS_CLEAR_WIDTH     1
#define PMB_SCP_WO_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP_WO_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP_WO) */
#define PMB_SCP_WO_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP_WO_INPUT_SAMPLE 0xA5007814UL

#define PMB_SCP_WO_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP_WO_INPUT_Q_WIDTH    12
#define PMB_SCP_WO_INPUT_Q_SHIFT    0
#define PMB_SCP_WO_INPUT_Q_SIGNED   0

#define PMB_SCP_WO_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP_WO_INPUT_I_WIDTH    12
#define PMB_SCP_WO_INPUT_I_SHIFT    12
#define PMB_SCP_WO_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP_WO) */
#define PMB_SCP_WO_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP_WO_REFERENCE_CLOCK_CONTROL_N 0xA5007818UL

#define PMB_SCP_WO_N_MASK                        0x00FFFF00UL
#define PMB_SCP_WO_N_WIDTH                       16
#define PMB_SCP_WO_N_SHIFT                       8
#define PMB_SCP_WO_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP_WO) */
#define PMB_SCP_WO_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP_WO_REFERENCE_CLOCK_CONTROL_M 0xA500781CUL

#define PMB_SCP_WO_M_MASK                        0x00FFFF00UL
#define PMB_SCP_WO_M_WIDTH                       16
#define PMB_SCP_WO_M_SHIFT                       8
#define PMB_SCP_WO_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_CIC_BYPASS        0x0020
#define ABS_PMB_SCP_WO_CIC_BYPASS    0xA5007820UL

#define PMB_SCP_WO_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP_WO_CIC_BYPASS_WIDTH  1
#define PMB_SCP_WO_CIC_BYPASS_SHIFT  23
#define PMB_SCP_WO_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP_WO) */
#define PMB_SCP_WO_RSSI_INPUT        0x0024
#define ABS_PMB_SCP_WO_RSSI_INPUT    0xA5007824UL

#define PMB_SCP_WO_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP_WO_RSSI_INPUT_WIDTH  12
#define PMB_SCP_WO_RSSI_INPUT_SHIFT  8
#define PMB_SCP_WO_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP_WO) */
#define PMB_SCP_WO_CONTROL2                0x0028
#define ABS_PMB_SCP_WO_CONTROL2            0xA5007828UL

#define PMB_SCP_WO_KICK_ENABLE_MASK        0x00400000UL
#define PMB_SCP_WO_KICK_ENABLE_WIDTH       1
#define PMB_SCP_WO_KICK_ENABLE_SHIFT       22
#define PMB_SCP_WO_KICK_ENABLE_SIGNED      0

#define PMB_SCP_WO_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP_WO_WLAN_EDAGC_START_WIDTH  1
#define PMB_SCP_WO_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP_WO_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DEBUG (PMR_SCP_WO) */
#define PMB_SCP_WO_DEBUG                          0x002C
#define ABS_PMB_SCP_WO_DEBUG                      0xA500782CUL

#define PMB_SCP_WO_START_SAMPLES_MASK             0x000000FFUL
#define PMB_SCP_WO_START_SAMPLES_WIDTH            8
#define PMB_SCP_WO_START_SAMPLES_SHIFT            0
#define PMB_SCP_WO_START_SAMPLES_SIGNED           0

#define PMB_SCP_WO_DISCARD_INITIAL_SAMPLES_MASK   0x0007FF00UL
#define PMB_SCP_WO_DISCARD_INITIAL_SAMPLES_WIDTH  11
#define PMB_SCP_WO_DISCARD_INITIAL_SAMPLES_SHIFT  8
#define PMB_SCP_WO_DISCARD_INITIAL_SAMPLES_SIGNED 0

#define PMB_SCP_WO_DEBUG_MASK                     0x00300000UL
#define PMB_SCP_WO_DEBUG_WIDTH                    2
#define PMB_SCP_WO_DEBUG_SHIFT                    20
#define PMB_SCP_WO_DEBUG_SIGNED                   0

#define PMB_SCP_WO_START_MODE_MASK                0x00400000UL
#define PMB_SCP_WO_START_MODE_WIDTH               1
#define PMB_SCP_WO_START_MODE_SHIFT               22
#define PMB_SCP_WO_START_MODE_SIGNED              0

#define PMB_SCP_WO_DISCARD_INITIAL_ZEROS_MASK     0x00800000UL
#define PMB_SCP_WO_DISCARD_INITIAL_ZEROS_WIDTH    1
#define PMB_SCP_WO_DISCARD_INITIAL_ZEROS_SHIFT    23
#define PMB_SCP_WO_DISCARD_INITIAL_ZEROS_SIGNED   0

/* Register SCP_DEBUG_VALID_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_DEBUG_VALID_0        0x0030
#define ABS_PMB_SCP_WO_DEBUG_VALID_0    0xA5007830UL

#define PMB_SCP_WO_DEBUG_VALID_0_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_DEBUG_VALID_0_WIDTH  24
#define PMB_SCP_WO_DEBUG_VALID_0_SHIFT  0
#define PMB_SCP_WO_DEBUG_VALID_0_SIGNED 0

/* Register SCP_DEBUG_VALID_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_DEBUG_VALID_1        0x0034
#define ABS_PMB_SCP_WO_DEBUG_VALID_1    0xA5007834UL

#define PMB_SCP_WO_DEBUG_VALID_1_MASK   0x0000003FUL
#define PMB_SCP_WO_DEBUG_VALID_1_WIDTH  6
#define PMB_SCP_WO_DEBUG_VALID_1_SHIFT  0
#define PMB_SCP_WO_DEBUG_VALID_1_SIGNED 0

/* Register SCP_DEBUG_ENABLE_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_DEBUG_ENABLE_0        0x0038
#define ABS_PMB_SCP_WO_DEBUG_ENABLE_0    0xA5007838UL

#define PMB_SCP_WO_DEBUG_ENABLE_0_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_DEBUG_ENABLE_0_WIDTH  24
#define PMB_SCP_WO_DEBUG_ENABLE_0_SHIFT  0
#define PMB_SCP_WO_DEBUG_ENABLE_0_SIGNED 0

/* Register SCP_DEBUG_ENABLE_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_DEBUG_ENABLE_1        0x003C
#define ABS_PMB_SCP_WO_DEBUG_ENABLE_1    0xA500783CUL

#define PMB_SCP_WO_DEBUG_ENABLE_1_MASK   0x0000003FUL
#define PMB_SCP_WO_DEBUG_ENABLE_1_WIDTH  6
#define PMB_SCP_WO_DEBUG_ENABLE_1_SHIFT  0
#define PMB_SCP_WO_DEBUG_ENABLE_1_SIGNED 0

/* Register SCP_COEFF_ADDR (PMR_SCP_WO) */
#define PMB_SCP_WO_COEFF_ADDR        0x0040
#define ABS_PMB_SCP_WO_COEFF_ADDR    0xA5007840UL

#define PMB_SCP_WO_COEFF_ADDR_MASK   0x0000003FUL
#define PMB_SCP_WO_COEFF_ADDR_WIDTH  6
#define PMB_SCP_WO_COEFF_ADDR_SHIFT  0
#define PMB_SCP_WO_COEFF_ADDR_SIGNED 0

/* Register SCP_COEFF_DATA (PMR_SCP_WO) */
#define PMB_SCP_WO_COEFF_DATA        0x0044
#define ABS_PMB_SCP_WO_COEFF_DATA    0xA5007844UL

#define PMB_SCP_WO_COEFF_DATA_MASK   0x0001FFFFUL
#define PMB_SCP_WO_COEFF_DATA_WIDTH  17
#define PMB_SCP_WO_COEFF_DATA_SHIFT  0
#define PMB_SCP_WO_COEFF_DATA_SIGNED 0

/* Register SCP_ENERGY_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_ENERGY_CONTROL                 0x0050
#define ABS_PMB_SCP_WO_ENERGY_CONTROL             0xA5007850UL

#define PMB_SCP_WO_ENERGY_BLOCK_SIZE_MASK         0x00007FFFUL
#define PMB_SCP_WO_ENERGY_BLOCK_SIZE_WIDTH        15
#define PMB_SCP_WO_ENERGY_BLOCK_SIZE_SHIFT        0
#define PMB_SCP_WO_ENERGY_BLOCK_SIZE_SIGNED       0

#define PMB_SCP_WO_ENERGY_CIC_ENABLE_MASK         0x00400000UL
#define PMB_SCP_WO_ENERGY_CIC_ENABLE_WIDTH        1
#define PMB_SCP_WO_ENERGY_CIC_ENABLE_SHIFT        22
#define PMB_SCP_WO_ENERGY_CIC_ENABLE_SIGNED       0

#define PMB_SCP_WO_ENERGY_LATE_GAIN_ENABLE_MASK   0x00800000UL
#define PMB_SCP_WO_ENERGY_LATE_GAIN_ENABLE_WIDTH  1
#define PMB_SCP_WO_ENERGY_LATE_GAIN_ENABLE_SHIFT  23
#define PMB_SCP_WO_ENERGY_LATE_GAIN_ENABLE_SIGNED 0

/* Register SCP_ENERGY_CIC_VALUE (PMR_SCP_WO) */
#define PMB_SCP_WO_ENERGY_CIC_VALUE        0x0054
#define ABS_PMB_SCP_WO_ENERGY_CIC_VALUE    0xA5007854UL

#define PMB_SCP_WO_ENERGY_CIC_VALUE_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_ENERGY_CIC_VALUE_WIDTH  24
#define PMB_SCP_WO_ENERGY_CIC_VALUE_SHIFT  0
#define PMB_SCP_WO_ENERGY_CIC_VALUE_SIGNED 0

/* Register SCP_ENERGY_LATE_GAIN_VALUE (PMR_SCP_WO) */
#define PMB_SCP_WO_ENERGY_LATE_GAIN_VALUE        0x0058
#define ABS_PMB_SCP_WO_ENERGY_LATE_GAIN_VALUE    0xA5007858UL

#define PMB_SCP_WO_ENERGY_LATE_GAIN_VALUE_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_ENERGY_LATE_GAIN_VALUE_WIDTH  24
#define PMB_SCP_WO_ENERGY_LATE_GAIN_VALUE_SHIFT  0
#define PMB_SCP_WO_ENERGY_LATE_GAIN_VALUE_SIGNED 0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP_WO_EARLY_COARSE_GAIN    0xA5007860UL

#define PMB_SCP_WO_EARLY_COARSE_GAIN_MASK   0x00C00000UL
#define PMB_SCP_WO_EARLY_COARSE_GAIN_WIDTH  2
#define PMB_SCP_WO_EARLY_COARSE_GAIN_SHIFT  22
#define PMB_SCP_WO_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_I 0xA5007864UL

#define PMB_SCP_WO_EARLY_I_GAIN_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_GAIN_WIDTH    14
#define PMB_SCP_WO_EARLY_I_GAIN_SHIFT    10
#define PMB_SCP_WO_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_Q 0xA5007868UL

#define PMB_SCP_WO_EARLY_Q_GAIN_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_Q_GAIN_WIDTH    14
#define PMB_SCP_WO_EARLY_Q_GAIN_SHIFT    10
#define PMB_SCP_WO_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP_WO_EARLY_ANGLE_IQ       0xA500786CUL

#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_MASK   0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_WIDTH  14
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_SHIFT  10
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP_WO) */
#define PMB_SCP_WO_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP_WO_LATE_COARSE_GAIN    0xA5007874UL

#define PMB_SCP_WO_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP_WO_LATE_COARSE_GAIN_WIDTH  1
#define PMB_SCP_WO_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP_WO_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP_WO) */
#define PMB_SCP_WO_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP_WO_LATE_FINE_GAIN_I 0xA5007878UL

#define PMB_SCP_WO_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP_WO_LATE_I_GAIN_WIDTH    11
#define PMB_SCP_WO_LATE_I_GAIN_SHIFT    13
#define PMB_SCP_WO_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP_WO_LATE_FINE_GAIN_Q 0xA500787CUL

#define PMB_SCP_WO_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP_WO_LATE_Q_GAIN_WIDTH    11
#define PMB_SCP_WO_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP_WO_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_DC_OFFSET_I_1             0x0080
#define ABS_PMB_SCP_WO_DC_OFFSET_I_1         0xA5007880UL

#define PMB_SCP_WO_DC_OFFSET_FRAC_I_1_MASK   0x00000FFFUL
#define PMB_SCP_WO_DC_OFFSET_FRAC_I_1_WIDTH  12
#define PMB_SCP_WO_DC_OFFSET_FRAC_I_1_SHIFT  0
#define PMB_SCP_WO_DC_OFFSET_FRAC_I_1_SIGNED 0

#define PMB_SCP_WO_DC_OFFSET_I_1_MASK        0x00FFF000UL
#define PMB_SCP_WO_DC_OFFSET_I_1_WIDTH       12
#define PMB_SCP_WO_DC_OFFSET_I_1_SHIFT       12
#define PMB_SCP_WO_DC_OFFSET_I_1_SIGNED      0

/* Register SCP_DC_OFFSET_Q_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_DC_OFFSET_Q_1             0x0084
#define ABS_PMB_SCP_WO_DC_OFFSET_Q_1         0xA5007884UL

#define PMB_SCP_WO_DC_OFFSET_FRAC_Q_1_MASK   0x00000FFFUL
#define PMB_SCP_WO_DC_OFFSET_FRAC_Q_1_WIDTH  12
#define PMB_SCP_WO_DC_OFFSET_FRAC_Q_1_SHIFT  0
#define PMB_SCP_WO_DC_OFFSET_FRAC_Q_1_SIGNED 0

#define PMB_SCP_WO_DC_OFFSET_Q_1_MASK        0x00FFF000UL
#define PMB_SCP_WO_DC_OFFSET_Q_1_WIDTH       12
#define PMB_SCP_WO_DC_OFFSET_Q_1_SHIFT       12
#define PMB_SCP_WO_DC_OFFSET_Q_1_SIGNED      0

/* Register SCP_DC_OFFSET_I_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_DC_OFFSET_I_0             0x0088
#define ABS_PMB_SCP_WO_DC_OFFSET_I_0         0xA5007888UL

#define PMB_SCP_WO_DC_OFFSET_FRAC_I_0_MASK   0x00000FFFUL
#define PMB_SCP_WO_DC_OFFSET_FRAC_I_0_WIDTH  12
#define PMB_SCP_WO_DC_OFFSET_FRAC_I_0_SHIFT  0
#define PMB_SCP_WO_DC_OFFSET_FRAC_I_0_SIGNED 0

#define PMB_SCP_WO_DC_OFFSET_I_0_MASK        0x00FFF000UL
#define PMB_SCP_WO_DC_OFFSET_I_0_WIDTH       12
#define PMB_SCP_WO_DC_OFFSET_I_0_SHIFT       12
#define PMB_SCP_WO_DC_OFFSET_I_0_SIGNED      0

/* Register SCP_DC_OFFSET_Q_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_DC_OFFSET_Q_0             0x008C
#define ABS_PMB_SCP_WO_DC_OFFSET_Q_0         0xA500788CUL

#define PMB_SCP_WO_DC_OFFSET_FRAC_Q_0_MASK   0x00000FFFUL
#define PMB_SCP_WO_DC_OFFSET_FRAC_Q_0_WIDTH  12
#define PMB_SCP_WO_DC_OFFSET_FRAC_Q_0_SHIFT  0
#define PMB_SCP_WO_DC_OFFSET_FRAC_Q_0_SIGNED 0

#define PMB_SCP_WO_DC_OFFSET_Q_0_MASK        0x00FFF000UL
#define PMB_SCP_WO_DC_OFFSET_Q_0_WIDTH       12
#define PMB_SCP_WO_DC_OFFSET_Q_0_SHIFT       12
#define PMB_SCP_WO_DC_OFFSET_Q_0_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP_WO_EXT_GAIN_CONTROL_1 0xA5007890UL

#define PMB_SCP_WO_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP_WO_GAIN_CONTROL_1_WIDTH   12
#define PMB_SCP_WO_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP_WO_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP_WO_EXT_GAIN_CONTROL_2 0xA5007894UL

#define PMB_SCP_WO_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP_WO_GAIN_CONTROL_2_WIDTH   12
#define PMB_SCP_WO_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP_WO_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP_WO_EXT_OFFSET_CONTROL_1 0xA5007898UL

#define PMB_SCP_WO_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP_WO_OFFSET_CONTROL_1_WIDTH   12
#define PMB_SCP_WO_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP_WO_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP_WO_EXT_OFFSET_CONTROL_2 0xA500789CUL

#define PMB_SCP_WO_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP_WO_OFFSET_CONTROL_2_WIDTH   12
#define PMB_SCP_WO_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP_WO_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP_WO_EARLY_GAIN_BYPASS 0xA50078A0UL

#define PMB_SCP_WO_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP_WO_EARLY_BYPASS_WIDTH    1
#define PMB_SCP_WO_EARLY_BYPASS_SHIFT    23
#define PMB_SCP_WO_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP_WO_LATE_GAIN_BYPASS 0xA50078A4UL

#define PMB_SCP_WO_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP_WO_LATE_BYPASS_WIDTH    1
#define PMB_SCP_WO_LATE_BYPASS_SHIFT    23
#define PMB_SCP_WO_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP_WO_IQCORR_CONTROL   0xA50078B0UL

#define PMB_SCP_WO_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP_WO_IQCORR_ENABLE_WIDTH  1
#define PMB_SCP_WO_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP_WO_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP_WO) */
#define PMB_SCP_WO_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP_WO_IQCORR_STATUS 0xA50078B4UL

#define PMB_SCP_WO_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP_WO_IQCORR_OUT_WIDTH  21
#define PMB_SCP_WO_IQCORR_OUT_SHIFT  0
#define PMB_SCP_WO_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_NOISE_PERIOD (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_NOISE_PERIOD     0x00B8
#define ABS_PMB_SCP_WO_AGC_NOISE_PERIOD 0xA50078B8UL

#define PMB_SCP_WO_NOISE_PERIOD_MASK    0x00FFFFE0UL
#define PMB_SCP_WO_NOISE_PERIOD_WIDTH   19
#define PMB_SCP_WO_NOISE_PERIOD_SHIFT   5
#define PMB_SCP_WO_NOISE_PERIOD_SIGNED  0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP_WO_AGC_CLIP_CONTROL 0xA50078C0UL

#define PMB_SCP_WO_AGC_CLIP_MASK        0x0007FFF0UL
#define PMB_SCP_WO_AGC_CLIP_WIDTH       15
#define PMB_SCP_WO_AGC_CLIP_SHIFT       4
#define PMB_SCP_WO_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP_WO_AGC_THRESH_CONTROL 0xA50078C4UL

#define PMB_SCP_WO_AGC_THRESH_MASK        0x0007FFF0UL
#define PMB_SCP_WO_AGC_THRESH_WIDTH       15
#define PMB_SCP_WO_AGC_THRESH_SHIFT       4
#define PMB_SCP_WO_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP_WO_AGC_PERIOD    0xA50078C8UL

#define PMB_SCP_WO_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP_WO_AGC_PERIOD_WIDTH  18
#define PMB_SCP_WO_AGC_PERIOD_SHIFT  6
#define PMB_SCP_WO_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP_WO_AGC_SAMPLE_COUNTER 0xA50078CCUL

#define PMB_SCP_WO_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP_WO_AGC_COUNT_WIDTH        18
#define PMB_SCP_WO_AGC_COUNT_SHIFT        6
#define PMB_SCP_WO_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP_WO_AGC_CLIP_COUNT_I 0xA50078D0UL

#define PMB_SCP_WO_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP_WO_CLIP_COUNT_I_WIDTH   18
#define PMB_SCP_WO_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP_WO_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP_WO_AGC_THRESH_COUNT_I 0xA50078D4UL

#define PMB_SCP_WO_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP_WO_THRESH_COUNT_I_WIDTH   18
#define PMB_SCP_WO_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP_WO_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP_WO_AGC_CLIP_COUNT_Q 0xA50078D8UL

#define PMB_SCP_WO_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP_WO_CLIP_COUNT_Q_WIDTH   18
#define PMB_SCP_WO_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP_WO_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP_WO_AGC_THRESH_COUNT_Q 0xA50078DCUL

#define PMB_SCP_WO_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP_WO_THRESH_COUNT_Q_WIDTH   18
#define PMB_SCP_WO_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP_WO_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP_WO) */
#define PMB_SCP_WO_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP_WO_DC_MONITOR_I    0xA50078E0UL

#define PMB_SCP_WO_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_DC_MONITOR_I_WIDTH  24
#define PMB_SCP_WO_DC_MONITOR_I_SHIFT  0
#define PMB_SCP_WO_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP_WO_DC_MONITOR_Q    0xA50078E4UL

#define PMB_SCP_WO_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_DC_MONITOR_Q_WIDTH  24
#define PMB_SCP_WO_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP_WO_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_DC_BYPASS        0x00E8
#define ABS_PMB_SCP_WO_DC_BYPASS    0xA50078E8UL

#define PMB_SCP_WO_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP_WO_DC_BYPASS_WIDTH  1
#define PMB_SCP_WO_DC_BYPASS_SHIFT  23
#define PMB_SCP_WO_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_DC_CONTROL               0x00EC
#define ABS_PMB_SCP_WO_DC_CONTROL           0xA50078ECUL

#define PMB_SCP_WO_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP_WO_DC_MONITOR_SOURCE_WIDTH  1
#define PMB_SCP_WO_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP_WO_DC_MONITOR_SOURCE_SIGNED 0

#define PMB_SCP_WO_DC_MONITOR_IQ_SEL_MASK   0x00000002UL
#define PMB_SCP_WO_DC_MONITOR_IQ_SEL_WIDTH  1
#define PMB_SCP_WO_DC_MONITOR_IQ_SEL_SHIFT  1
#define PMB_SCP_WO_DC_MONITOR_IQ_SEL_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP_WO) */
#define PMB_SCP_WO_LO_BASE        0x0100
#define ABS_PMB_SCP_WO_LO_BASE    0xA5007900UL

#define PMB_SCP_WO_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP_WO_LO_BASE_WIDTH  3
#define PMB_SCP_WO_LO_BASE_SHIFT  21
#define PMB_SCP_WO_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_LO_CONTROL        0x0104
#define ABS_PMB_SCP_WO_LO_CONTROL    0xA5007904UL

#define PMB_SCP_WO_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_LO_CONTROL_WIDTH  24
#define PMB_SCP_WO_LO_CONTROL_SHIFT  0
#define PMB_SCP_WO_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP_WO_MIXER_BYPASS    0xA500790CUL

#define PMB_SCP_WO_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP_WO_MIXER_BYPASS_WIDTH  1
#define PMB_SCP_WO_MIXER_BYPASS_SHIFT  23
#define PMB_SCP_WO_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_MIXER_CONTROL              0x0110
#define ABS_PMB_SCP_WO_MIXER_CONTROL          0xA5007910UL

#define PMB_SCP_WO_MIXER_OUT_GAIN_MASK        0x00000001UL
#define PMB_SCP_WO_MIXER_OUT_GAIN_WIDTH       1
#define PMB_SCP_WO_MIXER_OUT_GAIN_SHIFT       0
#define PMB_SCP_WO_MIXER_OUT_GAIN_SIGNED      0

#define PMB_SCP_WO_MIXER_METRIC_ENABLE_MASK   0x00800000UL
#define PMB_SCP_WO_MIXER_METRIC_ENABLE_WIDTH  1
#define PMB_SCP_WO_MIXER_METRIC_ENABLE_SHIFT  23
#define PMB_SCP_WO_MIXER_METRIC_ENABLE_SIGNED 0

/* Register MIXER_METRIC_STATUS (PMR_SCP_WO) */
#define PMB_SCP_WO_MIXER_METRIC_STATUS     0x0114
#define ABS_PMB_SCP_WO_MIXER_METRIC_STATUS 0xA5007914UL

#define PMB_SCP_WO_MIXER_METRIC_OUT_MASK   0x003FFFFFUL
#define PMB_SCP_WO_MIXER_METRIC_OUT_WIDTH  22
#define PMB_SCP_WO_MIXER_METRIC_OUT_SHIFT  0
#define PMB_SCP_WO_MIXER_METRIC_OUT_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP_WO_RESAMPLING_FACTOR_BASE 0xA5007920UL

#define PMB_SCP_WO_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP_WO_RESAMP_BASE_WIDTH          3
#define PMB_SCP_WO_RESAMP_BASE_SHIFT          21
#define PMB_SCP_WO_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP_WO_RESAMPLING_FACTOR_CONTROL 0xA5007924UL

#define PMB_SCP_WO_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP_WO_RESAMP_CONTROL_WIDTH          24
#define PMB_SCP_WO_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP_WO_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_0 0xA5007928UL

#define PMB_SCP_WO_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP_WO_R1_R23_WIDTH         10
#define PMB_SCP_WO_R1_R23_SHIFT         2
#define PMB_SCP_WO_R1_R23_SIGNED        0

#define PMB_SCP_WO_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP_WO_R0_R24_WIDTH         10
#define PMB_SCP_WO_R0_R24_SHIFT         14
#define PMB_SCP_WO_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_1 0xA500792CUL

#define PMB_SCP_WO_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP_WO_R3_R21_WIDTH         10
#define PMB_SCP_WO_R3_R21_SHIFT         2
#define PMB_SCP_WO_R3_R21_SIGNED        0

#define PMB_SCP_WO_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP_WO_R2_R22_WIDTH         10
#define PMB_SCP_WO_R2_R22_SHIFT         14
#define PMB_SCP_WO_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_2 0xA5007930UL

#define PMB_SCP_WO_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP_WO_R5_R19_WIDTH         10
#define PMB_SCP_WO_R5_R19_SHIFT         2
#define PMB_SCP_WO_R5_R19_SIGNED        0

#define PMB_SCP_WO_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP_WO_R4_R20_WIDTH         10
#define PMB_SCP_WO_R4_R20_SHIFT         14
#define PMB_SCP_WO_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_3 0xA5007934UL

#define PMB_SCP_WO_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP_WO_R7_R17_WIDTH         10
#define PMB_SCP_WO_R7_R17_SHIFT         2
#define PMB_SCP_WO_R7_R17_SIGNED        0

#define PMB_SCP_WO_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP_WO_R6_R18_WIDTH         10
#define PMB_SCP_WO_R6_R18_SHIFT         14
#define PMB_SCP_WO_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_4 0xA5007938UL

#define PMB_SCP_WO_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP_WO_R9_R15_WIDTH         10
#define PMB_SCP_WO_R9_R15_SHIFT         2
#define PMB_SCP_WO_R9_R15_SIGNED        0

#define PMB_SCP_WO_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP_WO_R8_R16_WIDTH         10
#define PMB_SCP_WO_R8_R16_SHIFT         14
#define PMB_SCP_WO_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_5 0xA500793CUL

#define PMB_SCP_WO_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP_WO_R11_R13_WIDTH        10
#define PMB_SCP_WO_R11_R13_SHIFT        2
#define PMB_SCP_WO_R11_R13_SIGNED       0

#define PMB_SCP_WO_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP_WO_R10_R14_WIDTH        10
#define PMB_SCP_WO_R10_R14_SHIFT        14
#define PMB_SCP_WO_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_6 0xA5007940UL

#define PMB_SCP_WO_R12_MASK             0x00FFC000UL
#define PMB_SCP_WO_R12_WIDTH            10
#define PMB_SCP_WO_R12_SHIFT            14
#define PMB_SCP_WO_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP_WO_RESAMPLER_BYPASS 0xA5007944UL

#define PMB_SCP_WO_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP_WO_RESAMP_BYPASS_WIDTH  1
#define PMB_SCP_WO_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP_WO_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP_WO_RESAMPLER_CONTROL  0xA5007948UL

#define PMB_SCP_WO_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP_WO_RESAMP_OUT_GAIN_WIDTH  2
#define PMB_SCP_WO_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP_WO_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLERCOEFF_ADDR (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_ADDR        0x0150
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_ADDR    0xA5007950UL

#define PMB_SCP_WO_RESAMPLERCOEFF_ADDR_MASK   0x0000003FUL
#define PMB_SCP_WO_RESAMPLERCOEFF_ADDR_WIDTH  6
#define PMB_SCP_WO_RESAMPLERCOEFF_ADDR_SHIFT  0
#define PMB_SCP_WO_RESAMPLERCOEFF_ADDR_SIGNED 0

/* Register SCP_RESAMPLERCOEFF_DATA (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_DATA        0x0154
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_DATA    0xA5007954UL

#define PMB_SCP_WO_RESAMPLERCOEFF_DATA_MASK   0x00003FFFUL
#define PMB_SCP_WO_RESAMPLERCOEFF_DATA_WIDTH  14
#define PMB_SCP_WO_RESAMPLERCOEFF_DATA_SHIFT  0
#define PMB_SCP_WO_RESAMPLERCOEFF_DATA_SIGNED 0

/* Register SCP_RESAMPLING_TIME_ACCUM_ENABLE (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLING_TIME_ACCUM_ENABLE     0x0158
#define ABS_PMB_SCP_WO_RESAMPLING_TIME_ACCUM_ENABLE 0xA5007958UL

#define PMB_SCP_WO_TIME_ACCUM_ENABLE_MASK           0x00000001UL
#define PMB_SCP_WO_TIME_ACCUM_ENABLE_WIDTH          1
#define PMB_SCP_WO_TIME_ACCUM_ENABLE_SHIFT          0
#define PMB_SCP_WO_TIME_ACCUM_ENABLE_SIGNED         0

/* Register SCP_RESAMPLING_TIME_ACCUM (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLING_TIME_ACCUM     0x015C
#define ABS_PMB_SCP_WO_RESAMPLING_TIME_ACCUM 0xA500795CUL

#define PMB_SCP_WO_TIME_ACCUM_MASK           0x00FFFFFFUL
#define PMB_SCP_WO_TIME_ACCUM_WIDTH          24
#define PMB_SCP_WO_TIME_ACCUM_SHIFT          0
#define PMB_SCP_WO_TIME_ACCUM_SIGNED         0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP_WO) */
#define PMB_SCP_WO_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP_WO_SAMPLE_NUMBER 0xA5007960UL

#define PMB_SCP_WO_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SAMPLE_NUM_WIDTH  16
#define PMB_SCP_WO_SAMPLE_NUM_SHIFT  0
#define PMB_SCP_WO_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP_WO) */
#define PMB_SCP_WO_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP_WO_SYMBOL_NUMBER 0xA5007964UL

#define PMB_SCP_WO_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SYMBOL_NUM_WIDTH  16
#define PMB_SCP_WO_SYMBOL_NUM_SHIFT  0
#define PMB_SCP_WO_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP_WO) */
#define PMB_SCP_WO_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP_WO_SAMPLE_NUMBER_A    0xA5007968UL

#define PMB_SCP_WO_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SAMPLE_NUMBER_A_WIDTH  16
#define PMB_SCP_WO_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP_WO_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP_WO) */
#define PMB_SCP_WO_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP_WO_SYMBOL_NUMBER_A    0xA500796CUL

#define PMB_SCP_WO_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SYMBOL_NUMBER_A_WIDTH  16
#define PMB_SCP_WO_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP_WO_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP_WO) */
#define PMB_SCP_WO_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP_WO_SAMPLE_NUMBER_B    0xA5007970UL

#define PMB_SCP_WO_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SAMPLE_NUMBER_B_WIDTH  16
#define PMB_SCP_WO_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP_WO_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP_WO) */
#define PMB_SCP_WO_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP_WO_SYMBOL_NUMBER_B    0xA5007974UL

#define PMB_SCP_WO_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SYMBOL_NUMBER_B_WIDTH  16
#define PMB_SCP_WO_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP_WO_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP_WO_FRAME_COMPARE_CONTROL 0xA5007978UL

#define PMB_SCP_WO_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP_WO_NEW_SCP_POWER_WIDTH       2
#define PMB_SCP_WO_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP_WO_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP_WO_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP_WO_NEW_ADC_POWER_WIDTH       2
#define PMB_SCP_WO_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP_WO_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP_WO_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP_WO_NEW_ACTIVE_FRAME_WIDTH    2
#define PMB_SCP_WO_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP_WO_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP_WO) */
#define PMB_SCP_WO_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP_WO_FRAME_COMPARE_SYMBOL 0xA500797CUL

#define PMB_SCP_WO_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP_WO_COMPARE_SYMBOL_A_WIDTH   16
#define PMB_SCP_WO_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP_WO_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP_WO) */
#define PMB_SCP_WO_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP_WO_FRAME_COMPARE_SAMPLE 0xA5007980UL

#define PMB_SCP_WO_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP_WO_COMPARE_SAMPLE_A_WIDTH   16
#define PMB_SCP_WO_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP_WO_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP_WO) */
#define PMB_SCP_WO_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP_WO_SYM_FIFO_OUT    0xA5007988UL

#define PMB_SCP_WO_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SYM_FIFO_OUT_WIDTH  16
#define PMB_SCP_WO_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP_WO_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_TBUS_FIFO_COUNT (PMR_SCP_WO) */
#define PMB_SCP_WO_TBUS_FIFO_COUNT        0x018C
#define ABS_PMB_SCP_WO_TBUS_FIFO_COUNT    0xA500798CUL

#define PMB_SCP_WO_TBUS_FIFO_COUNT_MASK   0x000001FFUL
#define PMB_SCP_WO_TBUS_FIFO_COUNT_WIDTH  9
#define PMB_SCP_WO_TBUS_FIFO_COUNT_SHIFT  0
#define PMB_SCP_WO_TBUS_FIFO_COUNT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP_WO) */
#define PMB_SCP_WO_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP_WO_SYMBOL_PERIOD_A    0xA50079A0UL

#define PMB_SCP_WO_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP_WO_SYMBOL_PERIOD_A_WIDTH  16
#define PMB_SCP_WO_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP_WO_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP_WO) */
#define PMB_SCP_WO_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP_WO_FRAME_SYMS_A    0xA50079A4UL

#define PMB_SCP_WO_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FRAME_SYMS_A_WIDTH  16
#define PMB_SCP_WO_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP_WO_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP_WO) */
#define PMB_SCP_WO_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP_WO_FINAL_PERIOD_A    0xA50079A8UL

#define PMB_SCP_WO_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FINAL_PERIOD_A_WIDTH  16
#define PMB_SCP_WO_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP_WO_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP_WO) */
#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_A    0xA50079ACUL

#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_A_WIDTH  16
#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP_WO) */
#define PMB_SCP_WO_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP_WO_FRAME_SYMS_ADJUST_A    0xA50079B0UL

#define PMB_SCP_WO_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FRAME_SYMS_ADJUST_A_WIDTH  16
#define PMB_SCP_WO_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP_WO_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP_WO) */
#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP_WO_FINAL_PERIOD_ADJUST_A    0xA50079B4UL

#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_A_WIDTH  16
#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP_WO) */
#define PMB_SCP_WO_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP_WO_APPLY_PARAMETERS_A    0xA50079B8UL

#define PMB_SCP_WO_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP_WO_APPLY_PARAMETERS_A_WIDTH  16
#define PMB_SCP_WO_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP_WO_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP_WO) */
#define PMB_SCP_WO_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP_WO_SYMBOL_PERIOD_B    0xA50079E0UL

#define PMB_SCP_WO_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP_WO_SYMBOL_PERIOD_B_WIDTH  16
#define PMB_SCP_WO_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP_WO_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP_WO) */
#define PMB_SCP_WO_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP_WO_FRAME_SYMS_B    0xA50079E4UL

#define PMB_SCP_WO_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FRAME_SYMS_B_WIDTH  16
#define PMB_SCP_WO_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP_WO_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP_WO) */
#define PMB_SCP_WO_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP_WO_FINAL_PERIOD_B    0xA50079E8UL

#define PMB_SCP_WO_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FINAL_PERIOD_B_WIDTH  16
#define PMB_SCP_WO_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP_WO_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP_WO) */
#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_B    0xA50079ECUL

#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_B_WIDTH  16
#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP_WO) */
#define PMB_SCP_WO_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP_WO_FRAME_SYMS_ADJUST_B    0xA50079F0UL

#define PMB_SCP_WO_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FRAME_SYMS_ADJUST_B_WIDTH  16
#define PMB_SCP_WO_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP_WO_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP_WO) */
#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP_WO_FINAL_PERIOD_ADJUST_B    0xA50079F4UL

#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_B_WIDTH  16
#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP_WO) */
#define PMB_SCP_WO_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP_WO_APPLY_PARAMETERS_B    0xA50079F8UL

#define PMB_SCP_WO_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP_WO_APPLY_PARAMETERS_B_WIDTH  16
#define PMB_SCP_WO_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP_WO_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_COEFF_0     0x0220
#define ABS_PMB_SCP_WO_COEFF_0 0xA5007A20UL

#define PMB_SCP_WO_A1_MASK     0x00000FFCUL
#define PMB_SCP_WO_A1_WIDTH    10
#define PMB_SCP_WO_A1_SHIFT    2
#define PMB_SCP_WO_A1_SIGNED   0

#define PMB_SCP_WO_A0_MASK     0x00FFC000UL
#define PMB_SCP_WO_A0_WIDTH    10
#define PMB_SCP_WO_A0_SHIFT    14
#define PMB_SCP_WO_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_COEFF_1     0x0224
#define ABS_PMB_SCP_WO_COEFF_1 0xA5007A24UL

#define PMB_SCP_WO_A3_MASK     0x00000FFCUL
#define PMB_SCP_WO_A3_WIDTH    10
#define PMB_SCP_WO_A3_SHIFT    2
#define PMB_SCP_WO_A3_SIGNED   0

#define PMB_SCP_WO_A2_MASK     0x00FFC000UL
#define PMB_SCP_WO_A2_WIDTH    10
#define PMB_SCP_WO_A2_SHIFT    14
#define PMB_SCP_WO_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_COEFF_2     0x0228
#define ABS_PMB_SCP_WO_COEFF_2 0xA5007A28UL

#define PMB_SCP_WO_A5_MASK     0x00000FFCUL
#define PMB_SCP_WO_A5_WIDTH    10
#define PMB_SCP_WO_A5_SHIFT    2
#define PMB_SCP_WO_A5_SIGNED   0

#define PMB_SCP_WO_A4_MASK     0x00FFC000UL
#define PMB_SCP_WO_A4_WIDTH    10
#define PMB_SCP_WO_A4_SHIFT    14
#define PMB_SCP_WO_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_COEFF_3     0x022C
#define ABS_PMB_SCP_WO_COEFF_3 0xA5007A2CUL

#define PMB_SCP_WO_A7_MASK     0x00000FFCUL
#define PMB_SCP_WO_A7_WIDTH    10
#define PMB_SCP_WO_A7_SHIFT    2
#define PMB_SCP_WO_A7_SIGNED   0

#define PMB_SCP_WO_A6_MASK     0x00FFC000UL
#define PMB_SCP_WO_A6_WIDTH    10
#define PMB_SCP_WO_A6_SHIFT    14
#define PMB_SCP_WO_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP_WO) */
#define PMB_SCP_WO_COEFF_4     0x0230
#define ABS_PMB_SCP_WO_COEFF_4 0xA5007A30UL

#define PMB_SCP_WO_A9_MASK     0x00000FFCUL
#define PMB_SCP_WO_A9_WIDTH    10
#define PMB_SCP_WO_A9_SHIFT    2
#define PMB_SCP_WO_A9_SIGNED   0

#define PMB_SCP_WO_A8_MASK     0x00FFC000UL
#define PMB_SCP_WO_A8_WIDTH    10
#define PMB_SCP_WO_A8_SHIFT    14
#define PMB_SCP_WO_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP_WO) */
#define PMB_SCP_WO_COEFF_5     0x0234
#define ABS_PMB_SCP_WO_COEFF_5 0xA5007A34UL

#define PMB_SCP_WO_A11_MASK    0x00000FFCUL
#define PMB_SCP_WO_A11_WIDTH   10
#define PMB_SCP_WO_A11_SHIFT   2
#define PMB_SCP_WO_A11_SIGNED  0

#define PMB_SCP_WO_A10_MASK    0x00FFC000UL
#define PMB_SCP_WO_A10_WIDTH   10
#define PMB_SCP_WO_A10_SHIFT   14
#define PMB_SCP_WO_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_FIR_BYPASS        0x0238
#define ABS_PMB_SCP_WO_FIR_BYPASS    0xA5007A38UL

#define PMB_SCP_WO_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP_WO_FIR_BYPASS_WIDTH  1
#define PMB_SCP_WO_FIR_BYPASS_SHIFT  23
#define PMB_SCP_WO_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_FIR_CONTROL               0x023C
#define ABS_PMB_SCP_WO_FIR_CONTROL           0xA5007A3CUL

#define PMB_SCP_WO_FIR_OUT_GAIN_MASK         0x0000000FUL
#define PMB_SCP_WO_FIR_OUT_GAIN_WIDTH        4
#define PMB_SCP_WO_FIR_OUT_GAIN_SHIFT        0
#define PMB_SCP_WO_FIR_OUT_GAIN_SIGNED       0

#define PMB_SCP_WO_FIR_COEFF_SET_SEL_MASK    0x00000010UL
#define PMB_SCP_WO_FIR_COEFF_SET_SEL_WIDTH   1
#define PMB_SCP_WO_FIR_COEFF_SET_SEL_SHIFT   4
#define PMB_SCP_WO_FIR_COEFF_SET_SEL_SIGNED  0

#define PMB_SCP_WO_FIR_DYNAMIC_COEFFS_MASK   0x00000020UL
#define PMB_SCP_WO_FIR_DYNAMIC_COEFFS_WIDTH  1
#define PMB_SCP_WO_FIR_DYNAMIC_COEFFS_SHIFT  5
#define PMB_SCP_WO_FIR_DYNAMIC_COEFFS_SIGNED 0

#define PMB_SCP_WO_FIR_ITERATION_NUM_MASK    0x00070000UL
#define PMB_SCP_WO_FIR_ITERATION_NUM_WIDTH   3
#define PMB_SCP_WO_FIR_ITERATION_NUM_SHIFT   16
#define PMB_SCP_WO_FIR_ITERATION_NUM_SIGNED  0

/* Register SCP_NOTCH_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCH_0              0x0240
#define ABS_PMB_SCP_WO_NOTCH_0          0xA5007A40UL

#define PMB_SCP_WO_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP_WO_NOTCH0_ENABLE_WIDTH  1
#define PMB_SCP_WO_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP_WO_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP_WO_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP_WO_NOTCH0_L_WIDTH       3
#define PMB_SCP_WO_NOTCH0_L_SHIFT       1
#define PMB_SCP_WO_NOTCH0_L_SIGNED      0

#define PMB_SCP_WO_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP_WO_NOTCH0_S_WIDTH       4
#define PMB_SCP_WO_NOTCH0_S_SHIFT       4
#define PMB_SCP_WO_NOTCH0_S_SIGNED      0

#define PMB_SCP_WO_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_WO_NOTCH0_FREQ_WIDTH    16
#define PMB_SCP_WO_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP_WO_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCH_1              0x0244
#define ABS_PMB_SCP_WO_NOTCH_1          0xA5007A44UL

#define PMB_SCP_WO_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP_WO_NOTCH1_ENABLE_WIDTH  1
#define PMB_SCP_WO_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP_WO_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP_WO_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP_WO_NOTCH1_L_WIDTH       3
#define PMB_SCP_WO_NOTCH1_L_SHIFT       1
#define PMB_SCP_WO_NOTCH1_L_SIGNED      0

#define PMB_SCP_WO_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP_WO_NOTCH1_S_WIDTH       4
#define PMB_SCP_WO_NOTCH1_S_SHIFT       4
#define PMB_SCP_WO_NOTCH1_S_SIGNED      0

#define PMB_SCP_WO_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_WO_NOTCH1_FREQ_WIDTH    16
#define PMB_SCP_WO_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP_WO_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCH_2              0x0248
#define ABS_PMB_SCP_WO_NOTCH_2          0xA5007A48UL

#define PMB_SCP_WO_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP_WO_NOTCH2_ENABLE_WIDTH  1
#define PMB_SCP_WO_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP_WO_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP_WO_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP_WO_NOTCH2_L_WIDTH       3
#define PMB_SCP_WO_NOTCH2_L_SHIFT       1
#define PMB_SCP_WO_NOTCH2_L_SIGNED      0

#define PMB_SCP_WO_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP_WO_NOTCH2_S_WIDTH       4
#define PMB_SCP_WO_NOTCH2_S_SHIFT       4
#define PMB_SCP_WO_NOTCH2_S_SIGNED      0

#define PMB_SCP_WO_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_WO_NOTCH2_FREQ_WIDTH    16
#define PMB_SCP_WO_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP_WO_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCH_3              0x024C
#define ABS_PMB_SCP_WO_NOTCH_3          0xA5007A4CUL

#define PMB_SCP_WO_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP_WO_NOTCH3_ENABLE_WIDTH  1
#define PMB_SCP_WO_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP_WO_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP_WO_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP_WO_NOTCH3_L_WIDTH       3
#define PMB_SCP_WO_NOTCH3_L_SHIFT       1
#define PMB_SCP_WO_NOTCH3_L_SIGNED      0

#define PMB_SCP_WO_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP_WO_NOTCH3_S_WIDTH       4
#define PMB_SCP_WO_NOTCH3_S_SHIFT       4
#define PMB_SCP_WO_NOTCH3_S_SIGNED      0

#define PMB_SCP_WO_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_WO_NOTCH3_FREQ_WIDTH    16
#define PMB_SCP_WO_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP_WO_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCH_4              0x0250
#define ABS_PMB_SCP_WO_NOTCH_4          0xA5007A50UL

#define PMB_SCP_WO_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP_WO_NOTCH4_ENABLE_WIDTH  1
#define PMB_SCP_WO_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP_WO_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP_WO_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP_WO_NOTCH4_L_WIDTH       3
#define PMB_SCP_WO_NOTCH4_L_SHIFT       1
#define PMB_SCP_WO_NOTCH4_L_SIGNED      0

#define PMB_SCP_WO_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP_WO_NOTCH4_S_WIDTH       4
#define PMB_SCP_WO_NOTCH4_S_SHIFT       4
#define PMB_SCP_WO_NOTCH4_S_SIGNED      0

#define PMB_SCP_WO_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_WO_NOTCH4_FREQ_WIDTH    16
#define PMB_SCP_WO_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP_WO_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP_WO_NOTCHENERGY_0_I 0xA5007A54UL

#define PMB_SCP_WO_I_ENERGY_0_MASK     0x00FFFF80UL
#define PMB_SCP_WO_I_ENERGY_0_WIDTH    17
#define PMB_SCP_WO_I_ENERGY_0_SHIFT    7
#define PMB_SCP_WO_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP_WO_NOTCHENERGY_0_Q 0xA5007A58UL

#define PMB_SCP_WO_Q_ENERGY_0_MASK     0x00FFFF80UL
#define PMB_SCP_WO_Q_ENERGY_0_WIDTH    17
#define PMB_SCP_WO_Q_ENERGY_0_SHIFT    7
#define PMB_SCP_WO_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP_WO_NOTCHENERGY_1_I 0xA5007A5CUL

#define PMB_SCP_WO_I_ENERGY_1_MASK     0x00FFFF80UL
#define PMB_SCP_WO_I_ENERGY_1_WIDTH    17
#define PMB_SCP_WO_I_ENERGY_1_SHIFT    7
#define PMB_SCP_WO_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP_WO_NOTCHENERGY_1_Q 0xA5007A60UL

#define PMB_SCP_WO_Q_ENERGY_1_MASK     0x00FFFF80UL
#define PMB_SCP_WO_Q_ENERGY_1_WIDTH    17
#define PMB_SCP_WO_Q_ENERGY_1_SHIFT    7
#define PMB_SCP_WO_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP_WO_NOTCHENERGY_2_I 0xA5007A64UL

#define PMB_SCP_WO_I_ENERGY_2_MASK     0x00FFFF80UL
#define PMB_SCP_WO_I_ENERGY_2_WIDTH    17
#define PMB_SCP_WO_I_ENERGY_2_SHIFT    7
#define PMB_SCP_WO_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP_WO_NOTCHENERGY_2_Q 0xA5007A68UL

#define PMB_SCP_WO_Q_ENERGY_2_MASK     0x00FFFF80UL
#define PMB_SCP_WO_Q_ENERGY_2_WIDTH    17
#define PMB_SCP_WO_Q_ENERGY_2_SHIFT    7
#define PMB_SCP_WO_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP_WO_NOTCHENERGY_3_I 0xA5007A6CUL

#define PMB_SCP_WO_I_ENERGY_3_MASK     0x00FFFF80UL
#define PMB_SCP_WO_I_ENERGY_3_WIDTH    17
#define PMB_SCP_WO_I_ENERGY_3_SHIFT    7
#define PMB_SCP_WO_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP_WO_NOTCHENERGY_3_Q 0xA5007A70UL

#define PMB_SCP_WO_Q_ENERGY_3_MASK     0x00FFFF80UL
#define PMB_SCP_WO_Q_ENERGY_3_WIDTH    17
#define PMB_SCP_WO_Q_ENERGY_3_SHIFT    7
#define PMB_SCP_WO_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP_WO_NOTCHENERGY_4_I 0xA5007A74UL

#define PMB_SCP_WO_I_ENERGY_4_MASK     0x00FFFF80UL
#define PMB_SCP_WO_I_ENERGY_4_WIDTH    17
#define PMB_SCP_WO_I_ENERGY_4_SHIFT    7
#define PMB_SCP_WO_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP_WO_NOTCHENERGY_4_Q 0xA5007A78UL

#define PMB_SCP_WO_Q_ENERGY_4_MASK     0x00FFFF80UL
#define PMB_SCP_WO_Q_ENERGY_4_WIDTH    17
#define PMB_SCP_WO_Q_ENERGY_4_SHIFT    7
#define PMB_SCP_WO_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCH_BYPASS            0x027C
#define ABS_PMB_SCP_WO_NOTCH_BYPASS        0xA5007A7CUL

#define PMB_SCP_WO_HWCONTROL_NOTCH0_MASK   0x00200000UL
#define PMB_SCP_WO_HWCONTROL_NOTCH0_WIDTH  1
#define PMB_SCP_WO_HWCONTROL_NOTCH0_SHIFT  21
#define PMB_SCP_WO_HWCONTROL_NOTCH0_SIGNED 0

#define PMB_SCP_WO_NOTCH_ACCUM_MASK        0x00400000UL
#define PMB_SCP_WO_NOTCH_ACCUM_WIDTH       1
#define PMB_SCP_WO_NOTCH_ACCUM_SHIFT       22
#define PMB_SCP_WO_NOTCH_ACCUM_SIGNED      0

#define PMB_SCP_WO_NOTCH_BYPASS_MASK       0x00800000UL
#define PMB_SCP_WO_NOTCH_BYPASS_WIDTH      1
#define PMB_SCP_WO_NOTCH_BYPASS_SHIFT      23
#define PMB_SCP_WO_NOTCH_BYPASS_SIGNED     0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_CONTROL  0xA5007A80UL

#define PMB_SCP_WO_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP_WO_NOISE_FILTER_ENABLE_WIDTH  1
#define PMB_SCP_WO_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP_WO_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_BURST_COUNT 0xA5007A84UL

#define PMB_SCP_WO_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP_WO_NOISE_BURST_COUNT_WIDTH       8
#define PMB_SCP_WO_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP_WO_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_SAMPLE_COUNT 0xA5007A88UL

#define PMB_SCP_WO_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP_WO_NOISE_SAMPLE_COUNT_WIDTH       8
#define PMB_SCP_WO_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP_WO_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_ENERGY 0xA5007A8CUL

#define PMB_SCP_WO_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP_WO_NOISE_ENERGY_WIDTH       16
#define PMB_SCP_WO_NOISE_ENERGY_SHIFT       8
#define PMB_SCP_WO_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_1 0xA5007A90UL

#define PMB_SCP_WO_T1_MASK                       0x000000FFUL
#define PMB_SCP_WO_T1_WIDTH                      8
#define PMB_SCP_WO_T1_SHIFT                      0
#define PMB_SCP_WO_T1_SIGNED                     0

#define PMB_SCP_WO_T2_MASK                       0x0000FF00UL
#define PMB_SCP_WO_T2_WIDTH                      8
#define PMB_SCP_WO_T2_SHIFT                      8
#define PMB_SCP_WO_T2_SIGNED                     0

#define PMB_SCP_WO_T3_MASK                       0x00FF0000UL
#define PMB_SCP_WO_T3_WIDTH                      8
#define PMB_SCP_WO_T3_SHIFT                      16
#define PMB_SCP_WO_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_2 0xA5007A94UL

#define PMB_SCP_WO_T4_MASK                       0x000000FFUL
#define PMB_SCP_WO_T4_WIDTH                      8
#define PMB_SCP_WO_T4_SHIFT                      0
#define PMB_SCP_WO_T4_SIGNED                     0

#define PMB_SCP_WO_T5_MASK                       0x0000FF00UL
#define PMB_SCP_WO_T5_WIDTH                      8
#define PMB_SCP_WO_T5_SHIFT                      8
#define PMB_SCP_WO_T5_SIGNED                     0

#define PMB_SCP_WO_T6_MASK                       0x00FF0000UL
#define PMB_SCP_WO_T6_WIDTH                      8
#define PMB_SCP_WO_T6_SHIFT                      16
#define PMB_SCP_WO_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_3 0xA5007A98UL

#define PMB_SCP_WO_T7_MASK                       0x000000FFUL
#define PMB_SCP_WO_T7_WIDTH                      8
#define PMB_SCP_WO_T7_SHIFT                      0
#define PMB_SCP_WO_T7_SIGNED                     0

#define PMB_SCP_WO_T8_MASK                       0x0000FF00UL
#define PMB_SCP_WO_T8_WIDTH                      8
#define PMB_SCP_WO_T8_SHIFT                      8
#define PMB_SCP_WO_T8_SIGNED                     0

#define PMB_SCP_WO_T9_MASK                       0x00FF0000UL
#define PMB_SCP_WO_T9_WIDTH                      8
#define PMB_SCP_WO_T9_SHIFT                      16
#define PMB_SCP_WO_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_4 0xA5007A9CUL

#define PMB_SCP_WO_T10_MASK                      0x000000FFUL
#define PMB_SCP_WO_T10_WIDTH                     8
#define PMB_SCP_WO_T10_SHIFT                     0
#define PMB_SCP_WO_T10_SIGNED                    0

#define PMB_SCP_WO_T11_MASK                      0x0000FF00UL
#define PMB_SCP_WO_T11_WIDTH                     8
#define PMB_SCP_WO_T11_SHIFT                     8
#define PMB_SCP_WO_T11_SIGNED                    0

#define PMB_SCP_WO_T12_MASK                      0x00FF0000UL
#define PMB_SCP_WO_T12_WIDTH                     8
#define PMB_SCP_WO_T12_SHIFT                     16
#define PMB_SCP_WO_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_5 0xA5007AA0UL

#define PMB_SCP_WO_T13_MASK                      0x000000FFUL
#define PMB_SCP_WO_T13_WIDTH                     8
#define PMB_SCP_WO_T13_SHIFT                     0
#define PMB_SCP_WO_T13_SIGNED                    0

#define PMB_SCP_WO_T14_MASK                      0x0000FF00UL
#define PMB_SCP_WO_T14_WIDTH                     8
#define PMB_SCP_WO_T14_SHIFT                     8
#define PMB_SCP_WO_T14_SIGNED                    0

#define PMB_SCP_WO_T15_MASK                      0x00FF0000UL
#define PMB_SCP_WO_T15_WIDTH                     8
#define PMB_SCP_WO_T15_SHIFT                     16
#define PMB_SCP_WO_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_6 0xA5007AA4UL

#define PMB_SCP_WO_T16_MASK                      0x00FF0000UL
#define PMB_SCP_WO_T16_WIDTH                     8
#define PMB_SCP_WO_T16_SHIFT                     16
#define PMB_SCP_WO_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP_WO_IMPULSE_FILTER_BYPASS 0xA5007AA8UL

#define PMB_SCP_WO_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP_WO_IMP_BYPASS_WIDTH          1
#define PMB_SCP_WO_IMP_BYPASS_SHIFT          23
#define PMB_SCP_WO_IMP_BYPASS_SIGNED         0

/* Register SCP_IQ_IMB_INPHASE_DLY (PMR_SCP_WO) */
#define PMB_SCP_WO_IQ_IMB_INPHASE_DLY      0x02AC
#define ABS_PMB_SCP_WO_IQ_IMB_INPHASE_DLY  0xA5007AACUL

#define PMB_SCP_WO_IQ_INPHASE_DELAY_MASK   0x0000000FUL
#define PMB_SCP_WO_IQ_INPHASE_DELAY_WIDTH  4
#define PMB_SCP_WO_IQ_INPHASE_DELAY_SHIFT  0
#define PMB_SCP_WO_IQ_INPHASE_DELAY_SIGNED 0

/* Register SCP_IQ_IMB_COEFF1 (PMR_SCP_WO) */
#define PMB_SCP_WO_IQ_IMB_COEFF1       0x02B0
#define ABS_PMB_SCP_WO_IQ_IMB_COEFF1   0xA5007AB0UL

#define PMB_SCP_WO_IQ_FILTER_B0_MASK   0x00000FFFUL
#define PMB_SCP_WO_IQ_FILTER_B0_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B0_SHIFT  0
#define PMB_SCP_WO_IQ_FILTER_B0_SIGNED 0

#define PMB_SCP_WO_IQ_FILTER_B1_MASK   0x00FFF000UL
#define PMB_SCP_WO_IQ_FILTER_B1_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B1_SHIFT  12
#define PMB_SCP_WO_IQ_FILTER_B1_SIGNED 0

/* Register SCP_IQ_IMB_COEFF2 (PMR_SCP_WO) */
#define PMB_SCP_WO_IQ_IMB_COEFF2       0x02B4
#define ABS_PMB_SCP_WO_IQ_IMB_COEFF2   0xA5007AB4UL

#define PMB_SCP_WO_IQ_FILTER_B2_MASK   0x00000FFFUL
#define PMB_SCP_WO_IQ_FILTER_B2_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B2_SHIFT  0
#define PMB_SCP_WO_IQ_FILTER_B2_SIGNED 0

#define PMB_SCP_WO_IQ_FILTER_B3_MASK   0x00FFF000UL
#define PMB_SCP_WO_IQ_FILTER_B3_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B3_SHIFT  12
#define PMB_SCP_WO_IQ_FILTER_B3_SIGNED 0

/* Register SCP_IQ_IMB_COEFF3 (PMR_SCP_WO) */
#define PMB_SCP_WO_IQ_IMB_COEFF3       0x02B8
#define ABS_PMB_SCP_WO_IQ_IMB_COEFF3   0xA5007AB8UL

#define PMB_SCP_WO_IQ_FILTER_B4_MASK   0x00000FFFUL
#define PMB_SCP_WO_IQ_FILTER_B4_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B4_SHIFT  0
#define PMB_SCP_WO_IQ_FILTER_B4_SIGNED 0

#define PMB_SCP_WO_IQ_FILTER_B5_MASK   0x00FFF000UL
#define PMB_SCP_WO_IQ_FILTER_B5_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B5_SHIFT  12
#define PMB_SCP_WO_IQ_FILTER_B5_SIGNED 0

/* Register SCP_IQ_IMB_COEFF4 (PMR_SCP_WO) */
#define PMB_SCP_WO_IQ_IMB_COEFF4       0x02BC
#define ABS_PMB_SCP_WO_IQ_IMB_COEFF4   0xA5007ABCUL

#define PMB_SCP_WO_IQ_FILTER_B6_MASK   0x00000FFFUL
#define PMB_SCP_WO_IQ_FILTER_B6_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B6_SHIFT  0
#define PMB_SCP_WO_IQ_FILTER_B6_SIGNED 0

#define PMB_SCP_WO_IQ_FILTER_B7_MASK   0x00FFF000UL
#define PMB_SCP_WO_IQ_FILTER_B7_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B7_SHIFT  12
#define PMB_SCP_WO_IQ_FILTER_B7_SIGNED 0

/* Register SCP_IQ_IMB_COEFF5 (PMR_SCP_WO) */
#define PMB_SCP_WO_IQ_IMB_COEFF5       0x02C0
#define ABS_PMB_SCP_WO_IQ_IMB_COEFF5   0xA5007AC0UL

#define PMB_SCP_WO_IQ_FILTER_B8_MASK   0x00000FFFUL
#define PMB_SCP_WO_IQ_FILTER_B8_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B8_SHIFT  0
#define PMB_SCP_WO_IQ_FILTER_B8_SIGNED 0

#define PMB_SCP_WO_IQ_FILTER_B9_MASK   0x00FFF000UL
#define PMB_SCP_WO_IQ_FILTER_B9_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B9_SHIFT  12
#define PMB_SCP_WO_IQ_FILTER_B9_SIGNED 0

/* Register SCP_IQ_IMB_COEFF6 (PMR_SCP_WO) */
#define PMB_SCP_WO_IQ_IMB_COEFF6        0x02C4
#define ABS_PMB_SCP_WO_IQ_IMB_COEFF6    0xA5007AC4UL

#define PMB_SCP_WO_IQ_FILTER_B10_MASK   0x00000FFFUL
#define PMB_SCP_WO_IQ_FILTER_B10_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B10_SHIFT  0
#define PMB_SCP_WO_IQ_FILTER_B10_SIGNED 0

#define PMB_SCP_WO_IQ_FILTER_B11_MASK   0x00FFF000UL
#define PMB_SCP_WO_IQ_FILTER_B11_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B11_SHIFT  12
#define PMB_SCP_WO_IQ_FILTER_B11_SIGNED 0

/* Register SCP_IQ_IMB_COEFF7 (PMR_SCP_WO) */
#define PMB_SCP_WO_IQ_IMB_COEFF7        0x02C8
#define ABS_PMB_SCP_WO_IQ_IMB_COEFF7    0xA5007AC8UL

#define PMB_SCP_WO_IQ_FILTER_B12_MASK   0x00000FFFUL
#define PMB_SCP_WO_IQ_FILTER_B12_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B12_SHIFT  0
#define PMB_SCP_WO_IQ_FILTER_B12_SIGNED 0

#define PMB_SCP_WO_IQ_FILTER_B13_MASK   0x00FFF000UL
#define PMB_SCP_WO_IQ_FILTER_B13_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B13_SHIFT  12
#define PMB_SCP_WO_IQ_FILTER_B13_SIGNED 0

/* Register SCP_IQ_IMB_COEFF8 (PMR_SCP_WO) */
#define PMB_SCP_WO_IQ_IMB_COEFF8        0x02CC
#define ABS_PMB_SCP_WO_IQ_IMB_COEFF8    0xA5007ACCUL

#define PMB_SCP_WO_IQ_FILTER_B14_MASK   0x00000FFFUL
#define PMB_SCP_WO_IQ_FILTER_B14_WIDTH  12
#define PMB_SCP_WO_IQ_FILTER_B14_SHIFT  0
#define PMB_SCP_WO_IQ_FILTER_B14_SIGNED 0

/* Register SCP_IQ_IMB_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_IQ_IMB_BYPASS              0x02D0
#define ABS_PMB_SCP_WO_IQ_IMB_BYPASS          0xA5007AD0UL

#define PMB_SCP_WO_IQ_IMBALANCE_BYPASS_MASK   0x00010000UL
#define PMB_SCP_WO_IQ_IMBALANCE_BYPASS_WIDTH  1
#define PMB_SCP_WO_IQ_IMBALANCE_BYPASS_SHIFT  16
#define PMB_SCP_WO_IQ_IMBALANCE_BYPASS_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP_WO) */
#define PMB_SCP_WO_DRM_DECIMATOR_CTRL     0x02D8
#define ABS_PMB_SCP_WO_DRM_DECIMATOR_CTRL 0xA5007AD8UL

#define PMB_SCP_WO_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP_WO_DRM_DEC_RATIO_WIDTH    4
#define PMB_SCP_WO_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP_WO_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP_WO_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP_WO_DRM_DEC_EN_WIDTH       1
#define PMB_SCP_WO_DRM_DEC_EN_SHIFT       12
#define PMB_SCP_WO_DRM_DEC_EN_SIGNED      0

/* Register SCP_EARLY_FINE_GAIN_I_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_I_0     0x02E0
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_I_0 0xA5007AE0UL

#define PMB_SCP_WO_EARLY_I_GAIN_0_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_GAIN_0_WIDTH    14
#define PMB_SCP_WO_EARLY_I_GAIN_0_SHIFT    10
#define PMB_SCP_WO_EARLY_I_GAIN_0_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_Q_0     0x02E4
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_Q_0 0xA5007AE4UL

#define PMB_SCP_WO_EARLY_Q_GAIN_0_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_Q_GAIN_0_WIDTH    14
#define PMB_SCP_WO_EARLY_Q_GAIN_0_SHIFT    10
#define PMB_SCP_WO_EARLY_Q_GAIN_0_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_ANGLE_IQ_0           0x02E8
#define ABS_PMB_SCP_WO_EARLY_ANGLE_IQ_0       0xA5007AE8UL

#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_0_MASK   0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_0_WIDTH  14
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_0_SHIFT  10
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_0_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_I_1     0x02EC
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_I_1 0xA5007AECUL

#define PMB_SCP_WO_EARLY_I_GAIN_1_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_GAIN_1_WIDTH    14
#define PMB_SCP_WO_EARLY_I_GAIN_1_SHIFT    10
#define PMB_SCP_WO_EARLY_I_GAIN_1_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_Q_1     0x02F0
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_Q_1 0xA5007AF0UL

#define PMB_SCP_WO_EARLY_Q_GAIN_1_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_Q_GAIN_1_WIDTH    14
#define PMB_SCP_WO_EARLY_Q_GAIN_1_SHIFT    10
#define PMB_SCP_WO_EARLY_Q_GAIN_1_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_ANGLE_IQ_1           0x02F4
#define ABS_PMB_SCP_WO_EARLY_ANGLE_IQ_1       0xA5007AF4UL

#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_1_MASK   0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_1_WIDTH  14
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_1_SHIFT  10
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_1_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_I_2     0x02F8
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_I_2 0xA5007AF8UL

#define PMB_SCP_WO_EARLY_I_GAIN_2_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_GAIN_2_WIDTH    14
#define PMB_SCP_WO_EARLY_I_GAIN_2_SHIFT    10
#define PMB_SCP_WO_EARLY_I_GAIN_2_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_Q_2     0x02FC
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_Q_2 0xA5007AFCUL

#define PMB_SCP_WO_EARLY_Q_GAIN_2_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_Q_GAIN_2_WIDTH    14
#define PMB_SCP_WO_EARLY_Q_GAIN_2_SHIFT    10
#define PMB_SCP_WO_EARLY_Q_GAIN_2_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_ANGLE_IQ_2           0x0300
#define ABS_PMB_SCP_WO_EARLY_ANGLE_IQ_2       0xA5007B00UL

#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_2_MASK   0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_2_WIDTH  14
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_2_SHIFT  10
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_2_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_I_3     0x0304
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_I_3 0xA5007B04UL

#define PMB_SCP_WO_EARLY_I_GAIN_3_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_GAIN_3_WIDTH    14
#define PMB_SCP_WO_EARLY_I_GAIN_3_SHIFT    10
#define PMB_SCP_WO_EARLY_I_GAIN_3_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_Q_3     0x0308
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_Q_3 0xA5007B08UL

#define PMB_SCP_WO_EARLY_Q_GAIN_3_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_Q_GAIN_3_WIDTH    14
#define PMB_SCP_WO_EARLY_Q_GAIN_3_SHIFT    10
#define PMB_SCP_WO_EARLY_Q_GAIN_3_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_ANGLE_IQ_3           0x030C
#define ABS_PMB_SCP_WO_EARLY_ANGLE_IQ_3       0xA5007B0CUL

#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_3_MASK   0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_3_WIDTH  14
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_3_SHIFT  10
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_3_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I_4 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_I_4     0x0310
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_I_4 0xA5007B10UL

#define PMB_SCP_WO_EARLY_I_GAIN_4_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_GAIN_4_WIDTH    14
#define PMB_SCP_WO_EARLY_I_GAIN_4_SHIFT    10
#define PMB_SCP_WO_EARLY_I_GAIN_4_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_4 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_Q_4     0x0314
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_Q_4 0xA5007B14UL

#define PMB_SCP_WO_EARLY_Q_GAIN_4_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_Q_GAIN_4_WIDTH    14
#define PMB_SCP_WO_EARLY_Q_GAIN_4_SHIFT    10
#define PMB_SCP_WO_EARLY_Q_GAIN_4_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_4 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_ANGLE_IQ_4           0x0318
#define ABS_PMB_SCP_WO_EARLY_ANGLE_IQ_4       0xA5007B18UL

#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_4_MASK   0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_4_WIDTH  14
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_4_SHIFT  10
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_4_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I_5 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_I_5     0x031C
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_I_5 0xA5007B1CUL

#define PMB_SCP_WO_EARLY_I_GAIN_5_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_GAIN_5_WIDTH    14
#define PMB_SCP_WO_EARLY_I_GAIN_5_SHIFT    10
#define PMB_SCP_WO_EARLY_I_GAIN_5_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_5 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_Q_5     0x0320
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_Q_5 0xA5007B20UL

#define PMB_SCP_WO_EARLY_Q_GAIN_5_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_Q_GAIN_5_WIDTH    14
#define PMB_SCP_WO_EARLY_Q_GAIN_5_SHIFT    10
#define PMB_SCP_WO_EARLY_Q_GAIN_5_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_5 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_ANGLE_IQ_5           0x0324
#define ABS_PMB_SCP_WO_EARLY_ANGLE_IQ_5       0xA5007B24UL

#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_5_MASK   0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_5_WIDTH  14
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_5_SHIFT  10
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_5_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I_6 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_I_6     0x0328
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_I_6 0xA5007B28UL

#define PMB_SCP_WO_EARLY_I_GAIN_6_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_GAIN_6_WIDTH    14
#define PMB_SCP_WO_EARLY_I_GAIN_6_SHIFT    10
#define PMB_SCP_WO_EARLY_I_GAIN_6_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_6 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_Q_6     0x032C
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_Q_6 0xA5007B2CUL

#define PMB_SCP_WO_EARLY_Q_GAIN_6_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_Q_GAIN_6_WIDTH    14
#define PMB_SCP_WO_EARLY_Q_GAIN_6_SHIFT    10
#define PMB_SCP_WO_EARLY_Q_GAIN_6_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_6 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_ANGLE_IQ_6           0x0330
#define ABS_PMB_SCP_WO_EARLY_ANGLE_IQ_6       0xA5007B30UL

#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_6_MASK   0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_6_WIDTH  14
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_6_SHIFT  10
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_6_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I_7 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_I_7     0x0334
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_I_7 0xA5007B34UL

#define PMB_SCP_WO_EARLY_I_GAIN_7_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_GAIN_7_WIDTH    14
#define PMB_SCP_WO_EARLY_I_GAIN_7_SHIFT    10
#define PMB_SCP_WO_EARLY_I_GAIN_7_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q_7 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_Q_7     0x0338
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_Q_7 0xA5007B38UL

#define PMB_SCP_WO_EARLY_Q_GAIN_7_MASK     0x00FFFC00UL
#define PMB_SCP_WO_EARLY_Q_GAIN_7_WIDTH    14
#define PMB_SCP_WO_EARLY_Q_GAIN_7_SHIFT    10
#define PMB_SCP_WO_EARLY_Q_GAIN_7_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ_7 (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_ANGLE_IQ_7           0x033C
#define ABS_PMB_SCP_WO_EARLY_ANGLE_IQ_7       0xA5007B3CUL

#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_7_MASK   0x00FFFC00UL
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_7_WIDTH  14
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_7_SHIFT  10
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_7_SIGNED 0

/* Register SCP_CORE_ID (PMR_SCP_WO) */
#define PMB_SCP_WO_CORE_ID            0x0340
#define ABS_PMB_SCP_WO_CORE_ID        0xA5007B40UL

#define PMB_SCP_WO_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP_WO_CORE_CONFIG_WIDTH  8
#define PMB_SCP_WO_CORE_CONFIG_SHIFT  0
#define PMB_SCP_WO_CORE_CONFIG_SIGNED 0

#define PMB_SCP_WO_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP_WO_CORE_ID_WIDTH      8
#define PMB_SCP_WO_CORE_ID_SHIFT      8
#define PMB_SCP_WO_CORE_ID_SIGNED     0

#define PMB_SCP_WO_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP_WO_GROUP_ID_WIDTH     8
#define PMB_SCP_WO_GROUP_ID_SHIFT     16
#define PMB_SCP_WO_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP_WO) */
#define PMB_SCP_WO_CORE_REVISION          0x0350
#define ABS_PMB_SCP_WO_CORE_REVISION      0xA5007B50UL

#define PMB_SCP_WO_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP_WO_MAINTENANCE_REV_WIDTH  8
#define PMB_SCP_WO_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP_WO_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP_WO_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP_WO_MINOR_REV_WIDTH        8
#define PMB_SCP_WO_MINOR_REV_SHIFT        8
#define PMB_SCP_WO_MINOR_REV_SIGNED       0

#define PMB_SCP_WO_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP_WO_MAJOR_REV_WIDTH        8
#define PMB_SCP_WO_MAJOR_REV_SHIFT        16
#define PMB_SCP_WO_MAJOR_REV_SIGNED       0

/* Register SCP_GNSS_OUTPUT_FORMAT (PMR_SCP_WO) */
#define PMB_SCP_WO_GNSS_OUTPUT_FORMAT        0x0360
#define ABS_PMB_SCP_WO_GNSS_OUTPUT_FORMAT    0xA5007B60UL

#define PMB_SCP_WO_GNSS_OUTPUT_FORMAT_MASK   0x00000007UL
#define PMB_SCP_WO_GNSS_OUTPUT_FORMAT_WIDTH  3
#define PMB_SCP_WO_GNSS_OUTPUT_FORMAT_SHIFT  0
#define PMB_SCP_WO_GNSS_OUTPUT_FORMAT_SIGNED 0

/* Register SCP_TBUS_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP_WO_TBUS_CONTROL          0xA5007B80UL

#define PMB_SCP_WO_TBUS_OUTPUT_FORMAT_MASK   0x000C0000UL
#define PMB_SCP_WO_TBUS_OUTPUT_FORMAT_WIDTH  2
#define PMB_SCP_WO_TBUS_OUTPUT_FORMAT_SHIFT  18
#define PMB_SCP_WO_TBUS_OUTPUT_FORMAT_SIGNED 0

#define PMB_SCP_WO_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP_WO_TBUS_OUTPUT_STALL_WIDTH   1
#define PMB_SCP_WO_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP_WO_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP_WO_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP_WO_TBUS_OUTPUT_ENABLE_WIDTH  1
#define PMB_SCP_WO_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP_WO_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP_WO_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP_WO_TBUS_OUTPUT_MODE_WIDTH    1
#define PMB_SCP_WO_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP_WO_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_ISCR_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP_WO_ISCR_CONTROL   0xA5007B90UL

#define PMB_SCP_WO_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP_WO_ISCR_ENABLE_WIDTH  1
#define PMB_SCP_WO_ISCR_ENABLE_SHIFT  8
#define PMB_SCP_WO_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP_WO) */
#define PMB_SCP_WO_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP_WO_ISCR_COUNTER0       0xA5007B94UL

#define PMB_SCP_WO_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_ISCR_COUNTER_LOW_WIDTH  24
#define PMB_SCP_WO_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP_WO_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP_WO) */
#define PMB_SCP_WO_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP_WO_ISCR_COUNTER1        0xA5007B98UL

#define PMB_SCP_WO_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_ISCR_COUNTER_HIGH_WIDTH  24
#define PMB_SCP_WO_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP_WO_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP_WO) */
#define PMB_SCP_WO_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP_WO_ISCR_STATUS0          0xA5007B9CUL

#define PMB_SCP_WO_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_ISCR_SYM_START_LOW_WIDTH  24
#define PMB_SCP_WO_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP_WO_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP_WO) */
#define PMB_SCP_WO_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP_WO_ISCR_STATUS1           0xA5007BA0UL

#define PMB_SCP_WO_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_ISCR_SYM_START_HIGH_WIDTH  24
#define PMB_SCP_WO_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP_WO_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP_WO) */
#define PMB_SCP_WO_CONFIGURATION                     0x03A4
#define ABS_PMB_SCP_WO_CONFIGURATION                 0xA5007BA4UL

#define PMB_SCP_WO_CONFIGURATION_WIDTH_MASK          0x00000001UL
#define PMB_SCP_WO_CONFIGURATION_WIDTH_WIDTH         1
#define PMB_SCP_WO_CONFIGURATION_WIDTH_SHIFT         0
#define PMB_SCP_WO_CONFIGURATION_WIDTH_SIGNED        0

#define PMB_SCP_WO_CONFIGURATION_DRM_DECIM_MASK      0x00000002UL
#define PMB_SCP_WO_CONFIGURATION_DRM_DECIM_WIDTH     1
#define PMB_SCP_WO_CONFIGURATION_DRM_DECIM_SHIFT     1
#define PMB_SCP_WO_CONFIGURATION_DRM_DECIM_SIGNED    0

#define PMB_SCP_WO_CONFIGURATION_DC_MON_MASK         0x00000004UL
#define PMB_SCP_WO_CONFIGURATION_DC_MON_WIDTH        1
#define PMB_SCP_WO_CONFIGURATION_DC_MON_SHIFT        2
#define PMB_SCP_WO_CONFIGURATION_DC_MON_SIGNED       0

#define PMB_SCP_WO_CONFIGURATION_DC_OFF_MASK         0x00000008UL
#define PMB_SCP_WO_CONFIGURATION_DC_OFF_WIDTH        1
#define PMB_SCP_WO_CONFIGURATION_DC_OFF_SHIFT        3
#define PMB_SCP_WO_CONFIGURATION_DC_OFF_SIGNED       0

#define PMB_SCP_WO_CONFIGURATION_EARLY_GAIN_MASK     0x00000010UL
#define PMB_SCP_WO_CONFIGURATION_EARLY_GAIN_WIDTH    1
#define PMB_SCP_WO_CONFIGURATION_EARLY_GAIN_SHIFT    4
#define PMB_SCP_WO_CONFIGURATION_EARLY_GAIN_SIGNED   0

#define PMB_SCP_WO_CONFIGURATION_AGC_MON_MASK        0x00000020UL
#define PMB_SCP_WO_CONFIGURATION_AGC_MON_WIDTH       1
#define PMB_SCP_WO_CONFIGURATION_AGC_MON_SHIFT       5
#define PMB_SCP_WO_CONFIGURATION_AGC_MON_SIGNED      0

#define PMB_SCP_WO_CONFIGURATION_IQ_CORR_MASK        0x00000040UL
#define PMB_SCP_WO_CONFIGURATION_IQ_CORR_WIDTH       1
#define PMB_SCP_WO_CONFIGURATION_IQ_CORR_SHIFT       6
#define PMB_SCP_WO_CONFIGURATION_IQ_CORR_SIGNED      0

#define PMB_SCP_WO_CONFIGURATION_MIXER_MASK          0x00000080UL
#define PMB_SCP_WO_CONFIGURATION_MIXER_WIDTH         1
#define PMB_SCP_WO_CONFIGURATION_MIXER_SHIFT         7
#define PMB_SCP_WO_CONFIGURATION_MIXER_SIGNED        0

#define PMB_SCP_WO_CONFIGURATION_RESAMPLER_MASK      0x00000100UL
#define PMB_SCP_WO_CONFIGURATION_RESAMPLER_WIDTH     1
#define PMB_SCP_WO_CONFIGURATION_RESAMPLER_SHIFT     8
#define PMB_SCP_WO_CONFIGURATION_RESAMPLER_SIGNED    0

#define PMB_SCP_WO_CONFIGURATION_FIR_MASK            0x00000200UL
#define PMB_SCP_WO_CONFIGURATION_FIR_WIDTH           1
#define PMB_SCP_WO_CONFIGURATION_FIR_SHIFT           9
#define PMB_SCP_WO_CONFIGURATION_FIR_SIGNED          0

#define PMB_SCP_WO_CONFIGURATION_CIC_MASK            0x00000400UL
#define PMB_SCP_WO_CONFIGURATION_CIC_WIDTH           1
#define PMB_SCP_WO_CONFIGURATION_CIC_SHIFT           10
#define PMB_SCP_WO_CONFIGURATION_CIC_SIGNED          0

#define PMB_SCP_WO_CONFIGURATION_NOTCH_MASK          0x00001800UL
#define PMB_SCP_WO_CONFIGURATION_NOTCH_WIDTH         2
#define PMB_SCP_WO_CONFIGURATION_NOTCH_SHIFT         11
#define PMB_SCP_WO_CONFIGURATION_NOTCH_SIGNED        0

#define PMB_SCP_WO_CONFIGURATION_LATE_GAIN_MASK      0x00002000UL
#define PMB_SCP_WO_CONFIGURATION_LATE_GAIN_WIDTH     1
#define PMB_SCP_WO_CONFIGURATION_LATE_GAIN_SHIFT     13
#define PMB_SCP_WO_CONFIGURATION_LATE_GAIN_SIGNED    0

#define PMB_SCP_WO_CONFIGURATION_IMPULSE_MASK        0x00004000UL
#define PMB_SCP_WO_CONFIGURATION_IMPULSE_WIDTH       1
#define PMB_SCP_WO_CONFIGURATION_IMPULSE_SHIFT       14
#define PMB_SCP_WO_CONFIGURATION_IMPULSE_SIGNED      0

#define PMB_SCP_WO_CONFIGURATION_FR_SYM_CNT_MASK     0x00008000UL
#define PMB_SCP_WO_CONFIGURATION_FR_SYM_CNT_WIDTH    1
#define PMB_SCP_WO_CONFIGURATION_FR_SYM_CNT_SHIFT    15
#define PMB_SCP_WO_CONFIGURATION_FR_SYM_CNT_SIGNED   0

#define PMB_SCP_WO_CONFIGURATION_CIC_NRG_MON_MASK    0x00010000UL
#define PMB_SCP_WO_CONFIGURATION_CIC_NRG_MON_WIDTH   1
#define PMB_SCP_WO_CONFIGURATION_CIC_NRG_MON_SHIFT   16
#define PMB_SCP_WO_CONFIGURATION_CIC_NRG_MON_SIGNED  0

#define PMB_SCP_WO_CONFIGURATION_LATE_NRG_MON_MASK   0x00020000UL
#define PMB_SCP_WO_CONFIGURATION_LATE_NRG_MON_WIDTH  1
#define PMB_SCP_WO_CONFIGURATION_LATE_NRG_MON_SHIFT  17
#define PMB_SCP_WO_CONFIGURATION_LATE_NRG_MON_SIGNED 0

#define PMB_SCP_WO_CONFIGURATION_IQ_METRIC_MASK      0x00040000UL
#define PMB_SCP_WO_CONFIGURATION_IQ_METRIC_WIDTH     1
#define PMB_SCP_WO_CONFIGURATION_IQ_METRIC_SHIFT     18
#define PMB_SCP_WO_CONFIGURATION_IQ_METRIC_SIGNED    0

#define PMB_SCP_WO_CONFIGURATION_IQ_IMBALANCE_MASK   0x00180000UL
#define PMB_SCP_WO_CONFIGURATION_IQ_IMBALANCE_WIDTH  2
#define PMB_SCP_WO_CONFIGURATION_IQ_IMBALANCE_SHIFT  19
#define PMB_SCP_WO_CONFIGURATION_IQ_IMBALANCE_SIGNED 0

/* Register SCP_LUT_SELECT_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_LUT_SELECT_CONTROL           0x03AC
#define ABS_PMB_SCP_WO_LUT_SELECT_CONTROL       0xA5007BACUL

#define PMB_SCP_WO_LUT_SELECT_MODE_MASK         0x00000001UL
#define PMB_SCP_WO_LUT_SELECT_MODE_WIDTH        1
#define PMB_SCP_WO_LUT_SELECT_MODE_SHIFT        0
#define PMB_SCP_WO_LUT_SELECT_MODE_SIGNED       0

#define PMB_SCP_WO_MIXER_LUT_SELECT_MASK        0x00000006UL
#define PMB_SCP_WO_MIXER_LUT_SELECT_WIDTH       2
#define PMB_SCP_WO_MIXER_LUT_SELECT_SHIFT       1
#define PMB_SCP_WO_MIXER_LUT_SELECT_SIGNED      0

#define PMB_SCP_WO_RESAMPLER_LUT_SELECT_MASK    0x00000018UL
#define PMB_SCP_WO_RESAMPLER_LUT_SELECT_WIDTH   2
#define PMB_SCP_WO_RESAMPLER_LUT_SELECT_SHIFT   3
#define PMB_SCP_WO_RESAMPLER_LUT_SELECT_SIGNED  0

#define PMB_SCP_WO_LATE_GAIN_LUT_SELECT_MASK    0x00000020UL
#define PMB_SCP_WO_LATE_GAIN_LUT_SELECT_WIDTH   1
#define PMB_SCP_WO_LATE_GAIN_LUT_SELECT_SHIFT   5
#define PMB_SCP_WO_LATE_GAIN_LUT_SELECT_SIGNED  0

#define PMB_SCP_WO_DC_OFFSET_LUT_SELECT_MASK    0x00000040UL
#define PMB_SCP_WO_DC_OFFSET_LUT_SELECT_WIDTH   1
#define PMB_SCP_WO_DC_OFFSET_LUT_SELECT_SHIFT   6
#define PMB_SCP_WO_DC_OFFSET_LUT_SELECT_SIGNED  0

#define PMB_SCP_WO_EARLY_GAIN_LUT_SELECT_MASK   0x00000380UL
#define PMB_SCP_WO_EARLY_GAIN_LUT_SELECT_WIDTH  3
#define PMB_SCP_WO_EARLY_GAIN_LUT_SELECT_SHIFT  7
#define PMB_SCP_WO_EARLY_GAIN_LUT_SELECT_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_LATE_FINE_GAIN_I_0     0x03B0
#define ABS_PMB_SCP_WO_LATE_FINE_GAIN_I_0 0xA5007BB0UL

#define PMB_SCP_WO_LATE_I_GAIN_0_MASK     0x00FFE000UL
#define PMB_SCP_WO_LATE_I_GAIN_0_WIDTH    11
#define PMB_SCP_WO_LATE_I_GAIN_0_SHIFT    13
#define PMB_SCP_WO_LATE_I_GAIN_0_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_LATE_FINE_GAIN_Q_0     0x03B4
#define ABS_PMB_SCP_WO_LATE_FINE_GAIN_Q_0 0xA5007BB4UL

#define PMB_SCP_WO_LATE_Q_GAIN_0_MASK     0x00FFE000UL
#define PMB_SCP_WO_LATE_Q_GAIN_0_WIDTH    11
#define PMB_SCP_WO_LATE_Q_GAIN_0_SHIFT    13
#define PMB_SCP_WO_LATE_Q_GAIN_0_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_I_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_LATE_FINE_GAIN_I_1     0x03B8
#define ABS_PMB_SCP_WO_LATE_FINE_GAIN_I_1 0xA5007BB8UL

#define PMB_SCP_WO_LATE_I_GAIN_1_MASK     0x00FFE000UL
#define PMB_SCP_WO_LATE_I_GAIN_1_WIDTH    11
#define PMB_SCP_WO_LATE_I_GAIN_1_SHIFT    13
#define PMB_SCP_WO_LATE_I_GAIN_1_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_LATE_FINE_GAIN_Q_1     0x03BC
#define ABS_PMB_SCP_WO_LATE_FINE_GAIN_Q_1 0xA5007BBCUL

#define PMB_SCP_WO_LATE_Q_GAIN_1_MASK     0x00FFE000UL
#define PMB_SCP_WO_LATE_Q_GAIN_1_WIDTH    11
#define PMB_SCP_WO_LATE_Q_GAIN_1_SHIFT    13
#define PMB_SCP_WO_LATE_Q_GAIN_1_SIGNED   0

/* Register SCP_LO_BASE_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_LO_BASE_0        0x03C0
#define ABS_PMB_SCP_WO_LO_BASE_0    0xA5007BC0UL

#define PMB_SCP_WO_LO_BASE_0_MASK   0x00E00000UL
#define PMB_SCP_WO_LO_BASE_0_WIDTH  3
#define PMB_SCP_WO_LO_BASE_0_SHIFT  21
#define PMB_SCP_WO_LO_BASE_0_SIGNED 0

/* Register SCP_LO_CONTROL_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_LO_CONTROL_0        0x03C4
#define ABS_PMB_SCP_WO_LO_CONTROL_0    0xA5007BC4UL

#define PMB_SCP_WO_LO_CONTROL_0_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_LO_CONTROL_0_WIDTH  24
#define PMB_SCP_WO_LO_CONTROL_0_SHIFT  0
#define PMB_SCP_WO_LO_CONTROL_0_SIGNED 0

/* Register SCP_LO_BASE_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_LO_BASE_1        0x03C8
#define ABS_PMB_SCP_WO_LO_BASE_1    0xA5007BC8UL

#define PMB_SCP_WO_LO_BASE_1_MASK   0x00E00000UL
#define PMB_SCP_WO_LO_BASE_1_WIDTH  3
#define PMB_SCP_WO_LO_BASE_1_SHIFT  21
#define PMB_SCP_WO_LO_BASE_1_SIGNED 0

/* Register SCP_LO_CONTROL_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_LO_CONTROL_1        0x03CC
#define ABS_PMB_SCP_WO_LO_CONTROL_1    0xA5007BCCUL

#define PMB_SCP_WO_LO_CONTROL_1_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_LO_CONTROL_1_WIDTH  24
#define PMB_SCP_WO_LO_CONTROL_1_SHIFT  0
#define PMB_SCP_WO_LO_CONTROL_1_SIGNED 0

/* Register SCP_LO_BASE_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_LO_BASE_2        0x03D0
#define ABS_PMB_SCP_WO_LO_BASE_2    0xA5007BD0UL

#define PMB_SCP_WO_LO_BASE_2_MASK   0x00E00000UL
#define PMB_SCP_WO_LO_BASE_2_WIDTH  3
#define PMB_SCP_WO_LO_BASE_2_SHIFT  21
#define PMB_SCP_WO_LO_BASE_2_SIGNED 0

/* Register SCP_LO_CONTROL_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_LO_CONTROL_2        0x03D4
#define ABS_PMB_SCP_WO_LO_CONTROL_2    0xA5007BD4UL

#define PMB_SCP_WO_LO_CONTROL_2_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_LO_CONTROL_2_WIDTH  24
#define PMB_SCP_WO_LO_CONTROL_2_SHIFT  0
#define PMB_SCP_WO_LO_CONTROL_2_SIGNED 0

/* Register SCP_LO_BASE_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_LO_BASE_3        0x03D8
#define ABS_PMB_SCP_WO_LO_BASE_3    0xA5007BD8UL

#define PMB_SCP_WO_LO_BASE_3_MASK   0x00E00000UL
#define PMB_SCP_WO_LO_BASE_3_WIDTH  3
#define PMB_SCP_WO_LO_BASE_3_SHIFT  21
#define PMB_SCP_WO_LO_BASE_3_SIGNED 0

/* Register SCP_LO_CONTROL_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_LO_CONTROL_3        0x03DC
#define ABS_PMB_SCP_WO_LO_CONTROL_3    0xA5007BDCUL

#define PMB_SCP_WO_LO_CONTROL_3_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_LO_CONTROL_3_WIDTH  24
#define PMB_SCP_WO_LO_CONTROL_3_SHIFT  0
#define PMB_SCP_WO_LO_CONTROL_3_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLING_FACTOR_BASE_0     0x03E0
#define ABS_PMB_SCP_WO_RESAMPLING_FACTOR_BASE_0 0xA5007BE0UL

#define PMB_SCP_WO_RESAMP_BASE_0_MASK           0x00E00000UL
#define PMB_SCP_WO_RESAMP_BASE_0_WIDTH          3
#define PMB_SCP_WO_RESAMP_BASE_0_SHIFT          21
#define PMB_SCP_WO_RESAMP_BASE_0_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLING_FACTOR_CONTROL_0     0x03E4
#define ABS_PMB_SCP_WO_RESAMPLING_FACTOR_CONTROL_0 0xA5007BE4UL

#define PMB_SCP_WO_RESAMP_CONTROL_0_MASK           0x00FFFFFFUL
#define PMB_SCP_WO_RESAMP_CONTROL_0_WIDTH          24
#define PMB_SCP_WO_RESAMP_CONTROL_0_SHIFT          0
#define PMB_SCP_WO_RESAMP_CONTROL_0_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_BASE_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLING_FACTOR_BASE_1     0x03E8
#define ABS_PMB_SCP_WO_RESAMPLING_FACTOR_BASE_1 0xA5007BE8UL

#define PMB_SCP_WO_RESAMP_BASE_1_MASK           0x00E00000UL
#define PMB_SCP_WO_RESAMP_BASE_1_WIDTH          3
#define PMB_SCP_WO_RESAMP_BASE_1_SHIFT          21
#define PMB_SCP_WO_RESAMP_BASE_1_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLING_FACTOR_CONTROL_1     0x03EC
#define ABS_PMB_SCP_WO_RESAMPLING_FACTOR_CONTROL_1 0xA5007BECUL

#define PMB_SCP_WO_RESAMP_CONTROL_1_MASK           0x00FFFFFFUL
#define PMB_SCP_WO_RESAMP_CONTROL_1_WIDTH          24
#define PMB_SCP_WO_RESAMP_CONTROL_1_SHIFT          0
#define PMB_SCP_WO_RESAMP_CONTROL_1_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_BASE_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLING_FACTOR_BASE_2     0x03F0
#define ABS_PMB_SCP_WO_RESAMPLING_FACTOR_BASE_2 0xA5007BF0UL

#define PMB_SCP_WO_RESAMP_BASE_2_MASK           0x00E00000UL
#define PMB_SCP_WO_RESAMP_BASE_2_WIDTH          3
#define PMB_SCP_WO_RESAMP_BASE_2_SHIFT          21
#define PMB_SCP_WO_RESAMP_BASE_2_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLING_FACTOR_CONTROL_2     0x03F4
#define ABS_PMB_SCP_WO_RESAMPLING_FACTOR_CONTROL_2 0xA5007BF4UL

#define PMB_SCP_WO_RESAMP_CONTROL_2_MASK           0x00FFFFFFUL
#define PMB_SCP_WO_RESAMP_CONTROL_2_WIDTH          24
#define PMB_SCP_WO_RESAMP_CONTROL_2_SHIFT          0
#define PMB_SCP_WO_RESAMP_CONTROL_2_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_BASE_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLING_FACTOR_BASE_3     0x03F8
#define ABS_PMB_SCP_WO_RESAMPLING_FACTOR_BASE_3 0xA5007BF8UL

#define PMB_SCP_WO_RESAMP_BASE_3_MASK           0x00E00000UL
#define PMB_SCP_WO_RESAMP_BASE_3_WIDTH          3
#define PMB_SCP_WO_RESAMP_BASE_3_SHIFT          21
#define PMB_SCP_WO_RESAMP_BASE_3_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLING_FACTOR_CONTROL_3     0x03FC
#define ABS_PMB_SCP_WO_RESAMPLING_FACTOR_CONTROL_3 0xA5007BFCUL

#define PMB_SCP_WO_RESAMP_CONTROL_3_MASK           0x00FFFFFFUL
#define PMB_SCP_WO_RESAMP_CONTROL_3_WIDTH          24
#define PMB_SCP_WO_RESAMP_CONTROL_3_SHIFT          0
#define PMB_SCP_WO_RESAMP_CONTROL_3_SIGNED         0

/* Register WLAN_VITERBI_CONTROL0 (PMR_WLAN_VIT) */
#define PMB_WLAN_VITERBI_CONTROL0                            0x0000
#define ABS_PMB_WLAN_VITERBI_CONTROL0                        0xA5008400UL

#define PMB_WLAN_VITERBI_DONE_EF_CLEAR_MASK                  0x00000001UL
#define PMB_WLAN_VITERBI_DONE_EF_CLEAR_WIDTH                 1
#define PMB_WLAN_VITERBI_DONE_EF_CLEAR_SHIFT                 0
#define PMB_WLAN_VITERBI_DONE_EF_CLEAR_SIGNED                0

#define PMB_WLAN_VITERBI_LATCHED_SOFTWARE_RESET_MASK         0x00000002UL
#define PMB_WLAN_VITERBI_LATCHED_SOFTWARE_RESET_WIDTH        1
#define PMB_WLAN_VITERBI_LATCHED_SOFTWARE_RESET_SHIFT        1
#define PMB_WLAN_VITERBI_LATCHED_SOFTWARE_RESET_SIGNED       0

#define PMB_WLAN_VITERBI_PULSED_SOFTWARE_RESET_MASK          0x00000004UL
#define PMB_WLAN_VITERBI_PULSED_SOFTWARE_RESET_WIDTH         1
#define PMB_WLAN_VITERBI_PULSED_SOFTWARE_RESET_SHIFT         2
#define PMB_WLAN_VITERBI_PULSED_SOFTWARE_RESET_SIGNED        0

#define PMB_WLAN_VITERBI_MIN_STATE_TRACEBACK_MASK            0x00000010UL
#define PMB_WLAN_VITERBI_MIN_STATE_TRACEBACK_WIDTH           1
#define PMB_WLAN_VITERBI_MIN_STATE_TRACEBACK_SHIFT           4
#define PMB_WLAN_VITERBI_MIN_STATE_TRACEBACK_SIGNED          0

#define PMB_WLAN_VITERBI_PUNCTURE_RATE_MASK                  0x00000300UL
#define PMB_WLAN_VITERBI_PUNCTURE_RATE_WIDTH                 2
#define PMB_WLAN_VITERBI_PUNCTURE_RATE_SHIFT                 8
#define PMB_WLAN_VITERBI_PUNCTURE_RATE_SIGNED                0

#define PMB_WLAN_VITERBI_PACKET_LENGTH_REMAINDER_BITS_MASK   0x00007000UL
#define PMB_WLAN_VITERBI_PACKET_LENGTH_REMAINDER_BITS_WIDTH  3
#define PMB_WLAN_VITERBI_PACKET_LENGTH_REMAINDER_BITS_SHIFT  12
#define PMB_WLAN_VITERBI_PACKET_LENGTH_REMAINDER_BITS_SIGNED 0

#define PMB_WLAN_VITERBI_GENERATE_EOP_MASK                   0x00008000UL
#define PMB_WLAN_VITERBI_GENERATE_EOP_WIDTH                  1
#define PMB_WLAN_VITERBI_GENERATE_EOP_SHIFT                  15
#define PMB_WLAN_VITERBI_GENERATE_EOP_SIGNED                 0

#define PMB_WLAN_VITERBI_REMOVE_TAIL_BITS_MASK               0x00010000UL
#define PMB_WLAN_VITERBI_REMOVE_TAIL_BITS_WIDTH              1
#define PMB_WLAN_VITERBI_REMOVE_TAIL_BITS_SHIFT              16
#define PMB_WLAN_VITERBI_REMOVE_TAIL_BITS_SIGNED             0

/* Register WLAN_VITERBI_CONTROL1 (PMR_WLAN_VIT) */
#define PMB_WLAN_VITERBI_CONTROL1                   0x0004
#define ABS_PMB_WLAN_VITERBI_CONTROL1               0xA5008404UL

#define PMB_WLAN_VITERBI_PACKET_LENGTH_BYTES_MASK   0x00FFFFFFUL
#define PMB_WLAN_VITERBI_PACKET_LENGTH_BYTES_WIDTH  24
#define PMB_WLAN_VITERBI_PACKET_LENGTH_BYTES_SHIFT  0
#define PMB_WLAN_VITERBI_PACKET_LENGTH_BYTES_SIGNED 0

/* Register WLAN_VITERBI_START (PMR_WLAN_VIT) */
#define PMB_WLAN_VITERBI_START                 0x0008
#define ABS_PMB_WLAN_VITERBI_START             0xA5008408UL

#define PMB_WLAN_VITERBI_VITERBI_ACTIVE_MASK   0x00000001UL
#define PMB_WLAN_VITERBI_VITERBI_ACTIVE_WIDTH  1
#define PMB_WLAN_VITERBI_VITERBI_ACTIVE_SHIFT  0
#define PMB_WLAN_VITERBI_VITERBI_ACTIVE_SIGNED 0

/* Register WLAN_VITERBI_IPDMA_TBUS_CONTROL (PMR_WLAN_VIT) */
#define PMB_WLAN_VITERBI_IPDMA_TBUS_CONTROL                    0x0014
#define ABS_PMB_WLAN_VITERBI_IPDMA_TBUS_CONTROL                0xA5008414UL

#define PMB_WLAN_VITERBI_IPDMA_TBUS_STALL_WHEN_COMPLETE_MASK   0x00100000UL
#define PMB_WLAN_VITERBI_IPDMA_TBUS_STALL_WHEN_COMPLETE_WIDTH  1
#define PMB_WLAN_VITERBI_IPDMA_TBUS_STALL_WHEN_COMPLETE_SHIFT  20
#define PMB_WLAN_VITERBI_IPDMA_TBUS_STALL_WHEN_COMPLETE_SIGNED 0

/* Register WLAN_VITERBI_STATUS (PMR_WLAN_VIT) */
#define PMB_WLAN_VITERBI_STATUS                0x0034
#define ABS_PMB_WLAN_VITERBI_STATUS            0xA5008434UL

#define PMB_WLAN_VITERBI_DONE_EF_STATUS_MASK   0x00000001UL
#define PMB_WLAN_VITERBI_DONE_EF_STATUS_WIDTH  1
#define PMB_WLAN_VITERBI_DONE_EF_STATUS_SHIFT  0
#define PMB_WLAN_VITERBI_DONE_EF_STATUS_SIGNED 0

/* Register WLAN_VITERBI_CORE_ID (PMR_WLAN_VIT) */
#define PMB_WLAN_VITERBI_CORE_ID                 0x0038
#define ABS_PMB_WLAN_VITERBI_CORE_ID             0xA5008438UL

#define PMB_WLAN_VITERBI_CONFIGURATION_ID_MASK   0x000000FFUL
#define PMB_WLAN_VITERBI_CONFIGURATION_ID_WIDTH  8
#define PMB_WLAN_VITERBI_CONFIGURATION_ID_SHIFT  0
#define PMB_WLAN_VITERBI_CONFIGURATION_ID_SIGNED 0

#define PMB_WLAN_VITERBI_CORE_ID_MASK            0x0000FF00UL
#define PMB_WLAN_VITERBI_CORE_ID_WIDTH           8
#define PMB_WLAN_VITERBI_CORE_ID_SHIFT           8
#define PMB_WLAN_VITERBI_CORE_ID_SIGNED          0

#define PMB_WLAN_VITERBI_GROUP_ID_MASK           0x00FF0000UL
#define PMB_WLAN_VITERBI_GROUP_ID_WIDTH          8
#define PMB_WLAN_VITERBI_GROUP_ID_SHIFT          16
#define PMB_WLAN_VITERBI_GROUP_ID_SIGNED         0

/* Register WLAN_VITERBI_CORE_REVISION (PMR_WLAN_VIT) */
#define PMB_WLAN_VITERBI_CORE_REVISION          0x003C
#define ABS_PMB_WLAN_VITERBI_CORE_REVISION      0xA500843CUL

#define PMB_WLAN_VITERBI_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_WLAN_VITERBI_MAINTENANCE_REV_WIDTH  8
#define PMB_WLAN_VITERBI_MAINTENANCE_REV_SHIFT  0
#define PMB_WLAN_VITERBI_MAINTENANCE_REV_SIGNED 0

#define PMB_WLAN_VITERBI_MINOR_REV_MASK         0x0000FF00UL
#define PMB_WLAN_VITERBI_MINOR_REV_WIDTH        8
#define PMB_WLAN_VITERBI_MINOR_REV_SHIFT        8
#define PMB_WLAN_VITERBI_MINOR_REV_SIGNED       0

#define PMB_WLAN_VITERBI_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_WLAN_VITERBI_MAJOR_REV_WIDTH        8
#define PMB_WLAN_VITERBI_MAJOR_REV_SHIFT        16
#define PMB_WLAN_VITERBI_MAJOR_REV_SIGNED       0

/* Register WLAN_VITERBI_CONTROL0 (PMR_WLAN_VIT2) */
#define PMB_WLAN_VITERBI2_CONTROL0                            0x0000
#define ABS_PMB_WLAN_VITERBI2_CONTROL0                        0xA5008500UL

#define PMB_WLAN_VITERBI2_DONE_EF_CLEAR_MASK                  0x00000001UL
#define PMB_WLAN_VITERBI2_DONE_EF_CLEAR_WIDTH                 1
#define PMB_WLAN_VITERBI2_DONE_EF_CLEAR_SHIFT                 0
#define PMB_WLAN_VITERBI2_DONE_EF_CLEAR_SIGNED                0

#define PMB_WLAN_VITERBI2_LATCHED_SOFTWARE_RESET_MASK         0x00000002UL
#define PMB_WLAN_VITERBI2_LATCHED_SOFTWARE_RESET_WIDTH        1
#define PMB_WLAN_VITERBI2_LATCHED_SOFTWARE_RESET_SHIFT        1
#define PMB_WLAN_VITERBI2_LATCHED_SOFTWARE_RESET_SIGNED       0

#define PMB_WLAN_VITERBI2_PULSED_SOFTWARE_RESET_MASK          0x00000004UL
#define PMB_WLAN_VITERBI2_PULSED_SOFTWARE_RESET_WIDTH         1
#define PMB_WLAN_VITERBI2_PULSED_SOFTWARE_RESET_SHIFT         2
#define PMB_WLAN_VITERBI2_PULSED_SOFTWARE_RESET_SIGNED        0

#define PMB_WLAN_VITERBI2_MIN_STATE_TRACEBACK_MASK            0x00000010UL
#define PMB_WLAN_VITERBI2_MIN_STATE_TRACEBACK_WIDTH           1
#define PMB_WLAN_VITERBI2_MIN_STATE_TRACEBACK_SHIFT           4
#define PMB_WLAN_VITERBI2_MIN_STATE_TRACEBACK_SIGNED          0

#define PMB_WLAN_VITERBI2_PUNCTURE_RATE_MASK                  0x00000300UL
#define PMB_WLAN_VITERBI2_PUNCTURE_RATE_WIDTH                 2
#define PMB_WLAN_VITERBI2_PUNCTURE_RATE_SHIFT                 8
#define PMB_WLAN_VITERBI2_PUNCTURE_RATE_SIGNED                0

#define PMB_WLAN_VITERBI2_PACKET_LENGTH_REMAINDER_BITS_MASK   0x00007000UL
#define PMB_WLAN_VITERBI2_PACKET_LENGTH_REMAINDER_BITS_WIDTH  3
#define PMB_WLAN_VITERBI2_PACKET_LENGTH_REMAINDER_BITS_SHIFT  12
#define PMB_WLAN_VITERBI2_PACKET_LENGTH_REMAINDER_BITS_SIGNED 0

#define PMB_WLAN_VITERBI2_GENERATE_EOP_MASK                   0x00008000UL
#define PMB_WLAN_VITERBI2_GENERATE_EOP_WIDTH                  1
#define PMB_WLAN_VITERBI2_GENERATE_EOP_SHIFT                  15
#define PMB_WLAN_VITERBI2_GENERATE_EOP_SIGNED                 0

#define PMB_WLAN_VITERBI2_REMOVE_TAIL_BITS_MASK               0x00010000UL
#define PMB_WLAN_VITERBI2_REMOVE_TAIL_BITS_WIDTH              1
#define PMB_WLAN_VITERBI2_REMOVE_TAIL_BITS_SHIFT              16
#define PMB_WLAN_VITERBI2_REMOVE_TAIL_BITS_SIGNED             0

/* Register WLAN_VITERBI_CONTROL1 (PMR_WLAN_VIT2) */
#define PMB_WLAN_VITERBI2_CONTROL1                   0x0004
#define ABS_PMB_WLAN_VITERBI2_CONTROL1               0xA5008504UL

#define PMB_WLAN_VITERBI2_PACKET_LENGTH_BYTES_MASK   0x00FFFFFFUL
#define PMB_WLAN_VITERBI2_PACKET_LENGTH_BYTES_WIDTH  24
#define PMB_WLAN_VITERBI2_PACKET_LENGTH_BYTES_SHIFT  0
#define PMB_WLAN_VITERBI2_PACKET_LENGTH_BYTES_SIGNED 0

/* Register WLAN_VITERBI_START (PMR_WLAN_VIT2) */
#define PMB_WLAN_VITERBI2_START                 0x0008
#define ABS_PMB_WLAN_VITERBI2_START             0xA5008508UL

#define PMB_WLAN_VITERBI2_VITERBI_ACTIVE_MASK   0x00000001UL
#define PMB_WLAN_VITERBI2_VITERBI_ACTIVE_WIDTH  1
#define PMB_WLAN_VITERBI2_VITERBI_ACTIVE_SHIFT  0
#define PMB_WLAN_VITERBI2_VITERBI_ACTIVE_SIGNED 0

/* Register WLAN_VITERBI_IPDMA_TBUS_CONTROL (PMR_WLAN_VIT2) */
#define PMB_WLAN_VITERBI2_IPDMA_TBUS_CONTROL                    0x0014
#define ABS_PMB_WLAN_VITERBI2_IPDMA_TBUS_CONTROL                0xA5008514UL

#define PMB_WLAN_VITERBI2_IPDMA_TBUS_STALL_WHEN_COMPLETE_MASK   0x00100000UL
#define PMB_WLAN_VITERBI2_IPDMA_TBUS_STALL_WHEN_COMPLETE_WIDTH  1
#define PMB_WLAN_VITERBI2_IPDMA_TBUS_STALL_WHEN_COMPLETE_SHIFT  20
#define PMB_WLAN_VITERBI2_IPDMA_TBUS_STALL_WHEN_COMPLETE_SIGNED 0

/* Register WLAN_VITERBI_STATUS (PMR_WLAN_VIT2) */
#define PMB_WLAN_VITERBI2_STATUS                0x0034
#define ABS_PMB_WLAN_VITERBI2_STATUS            0xA5008534UL

#define PMB_WLAN_VITERBI2_DONE_EF_STATUS_MASK   0x00000001UL
#define PMB_WLAN_VITERBI2_DONE_EF_STATUS_WIDTH  1
#define PMB_WLAN_VITERBI2_DONE_EF_STATUS_SHIFT  0
#define PMB_WLAN_VITERBI2_DONE_EF_STATUS_SIGNED 0

/* Register WLAN_VITERBI_CORE_ID (PMR_WLAN_VIT2) */
#define PMB_WLAN_VITERBI2_CORE_ID                 0x0038
#define ABS_PMB_WLAN_VITERBI2_CORE_ID             0xA5008538UL

#define PMB_WLAN_VITERBI2_CONFIGURATION_ID_MASK   0x000000FFUL
#define PMB_WLAN_VITERBI2_CONFIGURATION_ID_WIDTH  8
#define PMB_WLAN_VITERBI2_CONFIGURATION_ID_SHIFT  0
#define PMB_WLAN_VITERBI2_CONFIGURATION_ID_SIGNED 0

#define PMB_WLAN_VITERBI2_CORE_ID_MASK            0x0000FF00UL
#define PMB_WLAN_VITERBI2_CORE_ID_WIDTH           8
#define PMB_WLAN_VITERBI2_CORE_ID_SHIFT           8
#define PMB_WLAN_VITERBI2_CORE_ID_SIGNED          0

#define PMB_WLAN_VITERBI2_GROUP_ID_MASK           0x00FF0000UL
#define PMB_WLAN_VITERBI2_GROUP_ID_WIDTH          8
#define PMB_WLAN_VITERBI2_GROUP_ID_SHIFT          16
#define PMB_WLAN_VITERBI2_GROUP_ID_SIGNED         0

/* Register WLAN_VITERBI_CORE_REVISION (PMR_WLAN_VIT2) */
#define PMB_WLAN_VITERBI2_CORE_REVISION          0x003C
#define ABS_PMB_WLAN_VITERBI2_CORE_REVISION      0xA500853CUL

#define PMB_WLAN_VITERBI2_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_WLAN_VITERBI2_MAINTENANCE_REV_WIDTH  8
#define PMB_WLAN_VITERBI2_MAINTENANCE_REV_SHIFT  0
#define PMB_WLAN_VITERBI2_MAINTENANCE_REV_SIGNED 0

#define PMB_WLAN_VITERBI2_MINOR_REV_MASK         0x0000FF00UL
#define PMB_WLAN_VITERBI2_MINOR_REV_WIDTH        8
#define PMB_WLAN_VITERBI2_MINOR_REV_SHIFT        8
#define PMB_WLAN_VITERBI2_MINOR_REV_SIGNED       0

#define PMB_WLAN_VITERBI2_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_WLAN_VITERBI2_MAJOR_REV_WIDTH        8
#define PMB_WLAN_VITERBI2_MAJOR_REV_SHIFT        16
#define PMB_WLAN_VITERBI2_MAJOR_REV_SIGNED       0

/* Register WLAN_RTM_FD_RESET (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_RESET                         0x0000
#define ABS_PMB_WLAN_RTM_FD_RESET                     0xA5008600UL

#define PMB_WLAN_RTM_FD_PULSED_SOFTWARE_RESET_MASK    0x00000001UL
#define PMB_WLAN_RTM_FD_PULSED_SOFTWARE_RESET_WIDTH   1
#define PMB_WLAN_RTM_FD_PULSED_SOFTWARE_RESET_SHIFT   0
#define PMB_WLAN_RTM_FD_PULSED_SOFTWARE_RESET_SIGNED  0

#define PMB_WLAN_RTM_FD_LATCHED_SOFTWARE_RESET_MASK   0x00000002UL
#define PMB_WLAN_RTM_FD_LATCHED_SOFTWARE_RESET_WIDTH  1
#define PMB_WLAN_RTM_FD_LATCHED_SOFTWARE_RESET_SHIFT  1
#define PMB_WLAN_RTM_FD_LATCHED_SOFTWARE_RESET_SIGNED 0

#define PMB_WLAN_RTM_FD_STATS_COUNTERS_RESET_MASK     0x00000004UL
#define PMB_WLAN_RTM_FD_STATS_COUNTERS_RESET_WIDTH    1
#define PMB_WLAN_RTM_FD_STATS_COUNTERS_RESET_SHIFT    2
#define PMB_WLAN_RTM_FD_STATS_COUNTERS_RESET_SIGNED   0

/* Register WLAN_RTM_FD_CONFIG (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_CONFIG                   0x0004
#define ABS_PMB_WLAN_RTM_FD_CONFIG               0xA5008604UL

#define PMB_WLAN_RTM_FD_OPERATING_BW_MASK        0x00000001UL
#define PMB_WLAN_RTM_FD_OPERATING_BW_WIDTH       1
#define PMB_WLAN_RTM_FD_OPERATING_BW_SHIFT       0
#define PMB_WLAN_RTM_FD_OPERATING_BW_SIGNED      0

#define PMB_WLAN_RTM_FD_PRIME_OFFSET_MASK        0x00000002UL
#define PMB_WLAN_RTM_FD_PRIME_OFFSET_WIDTH       1
#define PMB_WLAN_RTM_FD_PRIME_OFFSET_SHIFT       1
#define PMB_WLAN_RTM_FD_PRIME_OFFSET_SIGNED      0

#define PMB_WLAN_RTM_FD_STA_20MHZ_OFFSET_MASK    0x0000000CUL
#define PMB_WLAN_RTM_FD_STA_20MHZ_OFFSET_WIDTH   2
#define PMB_WLAN_RTM_FD_STA_20MHZ_OFFSET_SHIFT   2
#define PMB_WLAN_RTM_FD_STA_20MHZ_OFFSET_SIGNED  0

#define PMB_WLAN_RTM_FD_CHE_AVERAGE_ENA_MASK     0x00000010UL
#define PMB_WLAN_RTM_FD_CHE_AVERAGE_ENA_WIDTH    1
#define PMB_WLAN_RTM_FD_CHE_AVERAGE_ENA_SHIFT    4
#define PMB_WLAN_RTM_FD_CHE_AVERAGE_ENA_SIGNED   0

#define PMB_WLAN_RTM_FD_CHE_SMOOTHING_ENA_MASK   0x00000020UL
#define PMB_WLAN_RTM_FD_CHE_SMOOTHING_ENA_WIDTH  1
#define PMB_WLAN_RTM_FD_CHE_SMOOTHING_ENA_SHIFT  5
#define PMB_WLAN_RTM_FD_CHE_SMOOTHING_ENA_SIGNED 0

#define PMB_WLAN_RTM_FD_PARTIAL_AID_MASK         0x00007FC0UL
#define PMB_WLAN_RTM_FD_PARTIAL_AID_WIDTH        9
#define PMB_WLAN_RTM_FD_PARTIAL_AID_SHIFT        6
#define PMB_WLAN_RTM_FD_PARTIAL_AID_SIGNED       0

#define PMB_WLAN_RTM_FD_BSS_CHECK_DIS_MASK       0x00200000UL
#define PMB_WLAN_RTM_FD_BSS_CHECK_DIS_WIDTH      1
#define PMB_WLAN_RTM_FD_BSS_CHECK_DIS_SHIFT      21
#define PMB_WLAN_RTM_FD_BSS_CHECK_DIS_SIGNED     0

#define PMB_WLAN_RTM_FD_MA_PROCESSING_DIS_MASK   0x00400000UL
#define PMB_WLAN_RTM_FD_MA_PROCESSING_DIS_WIDTH  1
#define PMB_WLAN_RTM_FD_MA_PROCESSING_DIS_SHIFT  22
#define PMB_WLAN_RTM_FD_MA_PROCESSING_DIS_SIGNED 0

#define PMB_WLAN_RTM_FD_BEAMFORM_SUPPORT_MASK    0x00800000UL
#define PMB_WLAN_RTM_FD_BEAMFORM_SUPPORT_WIDTH   1
#define PMB_WLAN_RTM_FD_BEAMFORM_SUPPORT_SHIFT   23
#define PMB_WLAN_RTM_FD_BEAMFORM_SUPPORT_SIGNED  0

/* Register WLAN_RTM_FD_CONFIG_1 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_CONFIG_1                     0x0008
#define ABS_PMB_WLAN_RTM_FD_CONFIG_1                 0xA5008608UL

#define PMB_WLAN_RTM_FD_RSD_THRESH_SLOPE_MASK        0x000000FFUL
#define PMB_WLAN_RTM_FD_RSD_THRESH_SLOPE_WIDTH       8
#define PMB_WLAN_RTM_FD_RSD_THRESH_SLOPE_SHIFT       0
#define PMB_WLAN_RTM_FD_RSD_THRESH_SLOPE_SIGNED      0

#define PMB_WLAN_RTM_FD_RSD_THRESH_OFFSET_MASK       0x0000FF00UL
#define PMB_WLAN_RTM_FD_RSD_THRESH_OFFSET_WIDTH      8
#define PMB_WLAN_RTM_FD_RSD_THRESH_OFFSET_SHIFT      8
#define PMB_WLAN_RTM_FD_RSD_THRESH_OFFSET_SIGNED     0

#define PMB_WLAN_RTM_FD_HIGHEST_SUPPORTED_MCS_MASK   0x000F0000UL
#define PMB_WLAN_RTM_FD_HIGHEST_SUPPORTED_MCS_WIDTH  4
#define PMB_WLAN_RTM_FD_HIGHEST_SUPPORTED_MCS_SHIFT  16
#define PMB_WLAN_RTM_FD_HIGHEST_SUPPORTED_MCS_SIGNED 0

/* Register WLAN_RTM_FD_CONFIG_2 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_CONFIG_2                0x000C
#define ABS_PMB_WLAN_RTM_FD_CONFIG_2            0xA500860CUL

#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF0_MASK   0x000007FFUL
#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF0_WIDTH  11
#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF0_SHIFT  0
#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF0_SIGNED 0

#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF0_MASK     0x0001F800UL
#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF0_WIDTH    6
#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF0_SHIFT    11
#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF0_SIGNED   0

#define PMB_WLAN_RTM_FD_NOT_USED_VIF0_MASK      0x00020000UL
#define PMB_WLAN_RTM_FD_NOT_USED_VIF0_WIDTH     1
#define PMB_WLAN_RTM_FD_NOT_USED_VIF0_SHIFT     17
#define PMB_WLAN_RTM_FD_NOT_USED_VIF0_SIGNED    0

/* Register WLAN_RTM_FD_GEN_STATUS (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_GEN_STATUS                     0x0010
#define ABS_PMB_WLAN_RTM_FD_GEN_STATUS                 0xA5008610UL

#define PMB_WLAN_RTM_FD_CSM_NOT_IDLE_MASK              0x00000001UL
#define PMB_WLAN_RTM_FD_CSM_NOT_IDLE_WIDTH             1
#define PMB_WLAN_RTM_FD_CSM_NOT_IDLE_SHIFT             0
#define PMB_WLAN_RTM_FD_CSM_NOT_IDLE_SIGNED            0

#define PMB_WLAN_RTM_FD_CSM_L_LTF_PROCESSED_MASK       0x00000002UL
#define PMB_WLAN_RTM_FD_CSM_L_LTF_PROCESSED_WIDTH      1
#define PMB_WLAN_RTM_FD_CSM_L_LTF_PROCESSED_SHIFT      1
#define PMB_WLAN_RTM_FD_CSM_L_LTF_PROCESSED_SIGNED     0

#define PMB_WLAN_RTM_FD_CSM_L_HEADER_DECODED_MASK      0x00000004UL
#define PMB_WLAN_RTM_FD_CSM_L_HEADER_DECODED_WIDTH     1
#define PMB_WLAN_RTM_FD_CSM_L_HEADER_DECODED_SHIFT     2
#define PMB_WLAN_RTM_FD_CSM_L_HEADER_DECODED_SIGNED    0

#define PMB_WLAN_RTM_FD_CSM_H_HEADER_DECODED_MASK      0x00000008UL
#define PMB_WLAN_RTM_FD_CSM_H_HEADER_DECODED_WIDTH     1
#define PMB_WLAN_RTM_FD_CSM_H_HEADER_DECODED_SHIFT     3
#define PMB_WLAN_RTM_FD_CSM_H_HEADER_DECODED_SIGNED    0

#define PMB_WLAN_RTM_FD_CSM_MU_HEADER_DECODED_MASK     0x00000010UL
#define PMB_WLAN_RTM_FD_CSM_MU_HEADER_DECODED_WIDTH    1
#define PMB_WLAN_RTM_FD_CSM_MU_HEADER_DECODED_SHIFT    4
#define PMB_WLAN_RTM_FD_CSM_MU_HEADER_DECODED_SIGNED   0

#define PMB_WLAN_RTM_FD_CSM_H_LTF_PROCESSED_MASK       0x00000020UL
#define PMB_WLAN_RTM_FD_CSM_H_LTF_PROCESSED_WIDTH      1
#define PMB_WLAN_RTM_FD_CSM_H_LTF_PROCESSED_SHIFT      5
#define PMB_WLAN_RTM_FD_CSM_H_LTF_PROCESSED_SIGNED     0

#define PMB_WLAN_RTM_FD_CSM_DATA_PROCESSED_MASK        0x00000040UL
#define PMB_WLAN_RTM_FD_CSM_DATA_PROCESSED_WIDTH       1
#define PMB_WLAN_RTM_FD_CSM_DATA_PROCESSED_SHIFT       6
#define PMB_WLAN_RTM_FD_CSM_DATA_PROCESSED_SIGNED      0

#define PMB_WLAN_RTM_FD_CSM_FORMAT_DETECTED_MASK       0x00000080UL
#define PMB_WLAN_RTM_FD_CSM_FORMAT_DETECTED_WIDTH      1
#define PMB_WLAN_RTM_FD_CSM_FORMAT_DETECTED_SHIFT      7
#define PMB_WLAN_RTM_FD_CSM_FORMAT_DETECTED_SIGNED     0

#define PMB_WLAN_RTM_FD_CSM_PACKET_FORMAT_MASK         0x00000700UL
#define PMB_WLAN_RTM_FD_CSM_PACKET_FORMAT_WIDTH        3
#define PMB_WLAN_RTM_FD_CSM_PACKET_FORMAT_SHIFT        8
#define PMB_WLAN_RTM_FD_CSM_PACKET_FORMAT_SIGNED       0

#define PMB_WLAN_RTM_FD_HBP_LSIG_ERROR_MASK            0x00000800UL
#define PMB_WLAN_RTM_FD_HBP_LSIG_ERROR_WIDTH           1
#define PMB_WLAN_RTM_FD_HBP_LSIG_ERROR_SHIFT           11
#define PMB_WLAN_RTM_FD_HBP_LSIG_ERROR_SIGNED          0

#define PMB_WLAN_RTM_FD_HBP_HTSIG_ERROR_MASK           0x00001000UL
#define PMB_WLAN_RTM_FD_HBP_HTSIG_ERROR_WIDTH          1
#define PMB_WLAN_RTM_FD_HBP_HTSIG_ERROR_SHIFT          12
#define PMB_WLAN_RTM_FD_HBP_HTSIG_ERROR_SIGNED         0

#define PMB_WLAN_RTM_FD_HBP_HTSIG_UNSUPPORTED_MASK     0x00002000UL
#define PMB_WLAN_RTM_FD_HBP_HTSIG_UNSUPPORTED_WIDTH    1
#define PMB_WLAN_RTM_FD_HBP_HTSIG_UNSUPPORTED_SHIFT    13
#define PMB_WLAN_RTM_FD_HBP_HTSIG_UNSUPPORTED_SIGNED   0

#define PMB_WLAN_RTM_FD_HBP_VHTSIGA_ERROR_MASK         0x00004000UL
#define PMB_WLAN_RTM_FD_HBP_VHTSIGA_ERROR_WIDTH        1
#define PMB_WLAN_RTM_FD_HBP_VHTSIGA_ERROR_SHIFT        14
#define PMB_WLAN_RTM_FD_HBP_VHTSIGA_ERROR_SIGNED       0

#define PMB_WLAN_RTM_FD_HBP_VHTSIGA_UNSUPPORTED_MASK   0x00008000UL
#define PMB_WLAN_RTM_FD_HBP_VHTSIGA_UNSUPPORTED_WIDTH  1
#define PMB_WLAN_RTM_FD_HBP_VHTSIGA_UNSUPPORTED_SHIFT  15
#define PMB_WLAN_RTM_FD_HBP_VHTSIGA_UNSUPPORTED_SIGNED 0

#define PMB_WLAN_RTM_FD_HBP_HESIGA_ERROR_MASK          0x00010000UL
#define PMB_WLAN_RTM_FD_HBP_HESIGA_ERROR_WIDTH         1
#define PMB_WLAN_RTM_FD_HBP_HESIGA_ERROR_SHIFT         16
#define PMB_WLAN_RTM_FD_HBP_HESIGA_ERROR_SIGNED        0

#define PMB_WLAN_RTM_FD_HBP_HESIGA_UNSUPPORTED_MASK    0x00020000UL
#define PMB_WLAN_RTM_FD_HBP_HESIGA_UNSUPPORTED_WIDTH   1
#define PMB_WLAN_RTM_FD_HBP_HESIGA_UNSUPPORTED_SHIFT   17
#define PMB_WLAN_RTM_FD_HBP_HESIGA_UNSUPPORTED_SIGNED  0

#define PMB_WLAN_RTM_FD_HBP_HESIGB_ERROR_MASK          0x00040000UL
#define PMB_WLAN_RTM_FD_HBP_HESIGB_ERROR_WIDTH         1
#define PMB_WLAN_RTM_FD_HBP_HESIGB_ERROR_SHIFT         18
#define PMB_WLAN_RTM_FD_HBP_HESIGB_ERROR_SIGNED        0

#define PMB_WLAN_RTM_FD_HBP_HESIGB_UNSUPPORTED_MASK    0x00080000UL
#define PMB_WLAN_RTM_FD_HBP_HESIGB_UNSUPPORTED_WIDTH   1
#define PMB_WLAN_RTM_FD_HBP_HESIGB_UNSUPPORTED_SHIFT   19
#define PMB_WLAN_RTM_FD_HBP_HESIGB_UNSUPPORTED_SIGNED  0

#define PMB_WLAN_RTM_FD_HBP_BSS_CHECK_FAIL_MASK        0x00100000UL
#define PMB_WLAN_RTM_FD_HBP_BSS_CHECK_FAIL_WIDTH       1
#define PMB_WLAN_RTM_FD_HBP_BSS_CHECK_FAIL_SHIFT       20
#define PMB_WLAN_RTM_FD_HBP_BSS_CHECK_FAIL_SIGNED      0

#define PMB_WLAN_RTM_FD_SPATIAL_REUSE_EVENT_MASK       0x00200000UL
#define PMB_WLAN_RTM_FD_SPATIAL_REUSE_EVENT_WIDTH      1
#define PMB_WLAN_RTM_FD_SPATIAL_REUSE_EVENT_SHIFT      21
#define PMB_WLAN_RTM_FD_SPATIAL_REUSE_EVENT_SIGNED     0

#define PMB_WLAN_RTM_FD_RTM_POP_ERROR_MASK             0x00400000UL
#define PMB_WLAN_RTM_FD_RTM_POP_ERROR_WIDTH            1
#define PMB_WLAN_RTM_FD_RTM_POP_ERROR_SHIFT            22
#define PMB_WLAN_RTM_FD_RTM_POP_ERROR_SIGNED           0

/* Register WLAN_RTM_FD_RXPDEC_STATUS (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_RXPDEC_STATUS        0x0014
#define ABS_PMB_WLAN_RTM_FD_RXPDEC_STATUS    0xA5008614UL

#define PMB_WLAN_RTM_FD_LSIG_VALID_MASK      0x00000001UL
#define PMB_WLAN_RTM_FD_LSIG_VALID_WIDTH     1
#define PMB_WLAN_RTM_FD_LSIG_VALID_SHIFT     0
#define PMB_WLAN_RTM_FD_LSIG_VALID_SIGNED    0

#define PMB_WLAN_RTM_FD_HTSIG_VALID_MASK     0x00000002UL
#define PMB_WLAN_RTM_FD_HTSIG_VALID_WIDTH    1
#define PMB_WLAN_RTM_FD_HTSIG_VALID_SHIFT    1
#define PMB_WLAN_RTM_FD_HTSIG_VALID_SIGNED   0

#define PMB_WLAN_RTM_FD_VHTSIGB_VALID_MASK   0x00000004UL
#define PMB_WLAN_RTM_FD_VHTSIGB_VALID_WIDTH  1
#define PMB_WLAN_RTM_FD_VHTSIGB_VALID_SHIFT  2
#define PMB_WLAN_RTM_FD_VHTSIGB_VALID_SIGNED 0

/* Register WLAN_RTM_FD_RXPDEC_LSIG (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_RXPDEC_LSIG      0x0018
#define ABS_PMB_WLAN_RTM_FD_RXPDEC_LSIG  0xA5008618UL

#define PMB_WLAN_RTM_FD_LSIG_DATA_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_FD_LSIG_DATA_WIDTH  24
#define PMB_WLAN_RTM_FD_LSIG_DATA_SHIFT  0
#define PMB_WLAN_RTM_FD_LSIG_DATA_SIGNED 0

/* Register WLAN_RTM_FD_RXPDEC_HTSIG_L (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_RXPDEC_HTSIG_L      0x001C
#define ABS_PMB_WLAN_RTM_FD_RXPDEC_HTSIG_L  0xA500861CUL

#define PMB_WLAN_RTM_FD_HTSIG_L_DATA_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_FD_HTSIG_L_DATA_WIDTH  24
#define PMB_WLAN_RTM_FD_HTSIG_L_DATA_SHIFT  0
#define PMB_WLAN_RTM_FD_HTSIG_L_DATA_SIGNED 0

/* Register WLAN_RTM_FD_RXPDEC_HTSIG_H (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_RXPDEC_HTSIG_H      0x0020
#define ABS_PMB_WLAN_RTM_FD_RXPDEC_HTSIG_H  0xA5008620UL

#define PMB_WLAN_RTM_FD_HTSIG_H_DATA_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_FD_HTSIG_H_DATA_WIDTH  24
#define PMB_WLAN_RTM_FD_HTSIG_H_DATA_SHIFT  0
#define PMB_WLAN_RTM_FD_HTSIG_H_DATA_SIGNED 0

/* Register WLAN_RTM_FD_RXPDEC_HESIGA_E (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_RXPDEC_HESIGA_E      0x0024
#define ABS_PMB_WLAN_RTM_FD_RXPDEC_HESIGA_E  0xA5008624UL

#define PMB_WLAN_RTM_FD_HESIGA_E_DATA_MASK   0x0000000FUL
#define PMB_WLAN_RTM_FD_HESIGA_E_DATA_WIDTH  4
#define PMB_WLAN_RTM_FD_HESIGA_E_DATA_SHIFT  0
#define PMB_WLAN_RTM_FD_HESIGA_E_DATA_SIGNED 0

/* Register WLAN_RTM_FD_RXPDEC_VHTSIGB_L (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_RXPDEC_VHTSIGB_L      0x0028
#define ABS_PMB_WLAN_RTM_FD_RXPDEC_VHTSIGB_L  0xA5008628UL

#define PMB_WLAN_RTM_FD_VHTSIGB_L_DATA_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_FD_VHTSIGB_L_DATA_WIDTH  24
#define PMB_WLAN_RTM_FD_VHTSIGB_L_DATA_SHIFT  0
#define PMB_WLAN_RTM_FD_VHTSIGB_L_DATA_SIGNED 0

/* Register WLAN_RTM_FD_RXPDEC_VHTSIGB_H (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_RXPDEC_VHTSIGB_H      0x002C
#define ABS_PMB_WLAN_RTM_FD_RXPDEC_VHTSIGB_H  0xA500862CUL

#define PMB_WLAN_RTM_FD_VHTSIGB_H_DATA_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_FD_VHTSIGB_H_DATA_WIDTH  24
#define PMB_WLAN_RTM_FD_VHTSIGB_H_DATA_SHIFT  0
#define PMB_WLAN_RTM_FD_VHTSIGB_H_DATA_SIGNED 0

/* Register WLAN_RTM_FD_RXPDEC_HESIGB_E (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_RXPDEC_HESIGB_E       0x0030
#define ABS_PMB_WLAN_RTM_FD_RXPDEC_HESIGB_E   0xA5008630UL

#define PMB_WLAN_RTM_FD_HESIGB_E_DATA_MASK    0x0000000FUL
#define PMB_WLAN_RTM_FD_HESIGB_E_DATA_WIDTH   4
#define PMB_WLAN_RTM_FD_HESIGB_E_DATA_SHIFT   0
#define PMB_WLAN_RTM_FD_HESIGB_E_DATA_SIGNED  0

#define PMB_WLAN_RTM_FD_HESIGB_CE_DATA_MASK   0x00001FF0UL
#define PMB_WLAN_RTM_FD_HESIGB_CE_DATA_WIDTH  9
#define PMB_WLAN_RTM_FD_HESIGB_CE_DATA_SHIFT  4
#define PMB_WLAN_RTM_FD_HESIGB_CE_DATA_SIGNED 0

/* Register WLAN_RTM_FD_RXPDEC_HESIGB_C (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_RXPDEC_HESIGB_C          0x0034
#define ABS_PMB_WLAN_RTM_FD_RXPDEC_HESIGB_C      0xA5008634UL

#define PMB_WLAN_RTM_FD_HESIGB_CL_DATA_MASK      0x0003FFFFUL
#define PMB_WLAN_RTM_FD_HESIGB_CL_DATA_WIDTH     18
#define PMB_WLAN_RTM_FD_HESIGB_CL_DATA_SHIFT     0
#define PMB_WLAN_RTM_FD_HESIGB_CL_DATA_SIGNED    0

#define PMB_WLAN_RTM_FD_HESIGB_USER_INDEX_MASK   0x007C0000UL
#define PMB_WLAN_RTM_FD_HESIGB_USER_INDEX_WIDTH  5
#define PMB_WLAN_RTM_FD_HESIGB_USER_INDEX_SHIFT  18
#define PMB_WLAN_RTM_FD_HESIGB_USER_INDEX_SIGNED 0

/* Register WLAN_RTM_FD_STATS_COUNTER_0 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_STATS_COUNTER_0                 0x0038
#define ABS_PMB_WLAN_RTM_FD_STATS_COUNTER_0             0xA5008638UL

#define PMB_WLAN_RTM_OFDM_CORRELATION_PASS_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_OFDM_CORRELATION_PASS_COUNT_WIDTH  24
#define PMB_WLAN_RTM_OFDM_CORRELATION_PASS_COUNT_SHIFT  0
#define PMB_WLAN_RTM_OFDM_CORRELATION_PASS_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_STATS_COUNTER_1 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_STATS_COUNTER_1                0x003C
#define ABS_PMB_WLAN_RTM_FD_STATS_COUNTER_1            0xA500863CUL

#define PMB_WLAN_RTM_LTF_CORRELATION_FAIL_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_LTF_CORRELATION_FAIL_COUNT_WIDTH  24
#define PMB_WLAN_RTM_LTF_CORRELATION_FAIL_COUNT_SHIFT  0
#define PMB_WLAN_RTM_LTF_CORRELATION_FAIL_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_STATS_COUNTER_2 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_STATS_COUNTER_2            0x0040
#define ABS_PMB_WLAN_RTM_FD_STATS_COUNTER_2        0xA5008640UL

#define PMB_WLAN_RTM_LSIG_DECODE_FAIL_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_LSIG_DECODE_FAIL_COUNT_WIDTH  24
#define PMB_WLAN_RTM_LSIG_DECODE_FAIL_COUNT_SHIFT  0
#define PMB_WLAN_RTM_LSIG_DECODE_FAIL_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_STATS_COUNTER_3 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_STATS_COUNTER_3             0x0044
#define ABS_PMB_WLAN_RTM_FD_STATS_COUNTER_3         0xA5008644UL

#define PMB_WLAN_RTM_HTSIG_DECODE_FAIL_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_HTSIG_DECODE_FAIL_COUNT_WIDTH  24
#define PMB_WLAN_RTM_HTSIG_DECODE_FAIL_COUNT_SHIFT  0
#define PMB_WLAN_RTM_HTSIG_DECODE_FAIL_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_STATS_COUNTER_4 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_STATS_COUNTER_4               0x0048
#define ABS_PMB_WLAN_RTM_FD_STATS_COUNTER_4           0xA5008648UL

#define PMB_WLAN_RTM_VHTSIGA_DECODE_FAIL_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_VHTSIGA_DECODE_FAIL_COUNT_WIDTH  24
#define PMB_WLAN_RTM_VHTSIGA_DECODE_FAIL_COUNT_SHIFT  0
#define PMB_WLAN_RTM_VHTSIGA_DECODE_FAIL_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_STATS_COUNTER_5 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_STATS_COUNTER_5              0x004C
#define ABS_PMB_WLAN_RTM_FD_STATS_COUNTER_5          0xA500864CUL

#define PMB_WLAN_RTM_HESIGA_DECODE_FAIL_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_HESIGA_DECODE_FAIL_COUNT_WIDTH  24
#define PMB_WLAN_RTM_HESIGA_DECODE_FAIL_COUNT_SHIFT  0
#define PMB_WLAN_RTM_HESIGA_DECODE_FAIL_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_STATS_COUNTER_6 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_STATS_COUNTER_6              0x0050
#define ABS_PMB_WLAN_RTM_FD_STATS_COUNTER_6          0xA5008650UL

#define PMB_WLAN_RTM_HESIGB_DECODE_FAIL_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_HESIGB_DECODE_FAIL_COUNT_WIDTH  24
#define PMB_WLAN_RTM_HESIGB_DECODE_FAIL_COUNT_SHIFT  0
#define PMB_WLAN_RTM_HESIGB_DECODE_FAIL_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_FRAME_COUNTER_0 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_FRAME_COUNTER_0        0x0054
#define ABS_PMB_WLAN_RTM_FD_FRAME_COUNTER_0    0xA5008654UL

#define PMB_WLAN_RTM_LEGACY_FRAME_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_LEGACY_FRAME_COUNT_WIDTH  24
#define PMB_WLAN_RTM_LEGACY_FRAME_COUNT_SHIFT  0
#define PMB_WLAN_RTM_LEGACY_FRAME_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_FRAME_COUNTER_1 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_FRAME_COUNTER_1     0x0058
#define ABS_PMB_WLAN_RTM_FD_FRAME_COUNTER_1 0xA5008658UL

#define PMB_WLAN_RTM_HT_FRAME_COUNT_MASK    0x00FFFFFFUL
#define PMB_WLAN_RTM_HT_FRAME_COUNT_WIDTH   24
#define PMB_WLAN_RTM_HT_FRAME_COUNT_SHIFT   0
#define PMB_WLAN_RTM_HT_FRAME_COUNT_SIGNED  0

/* Register WLAN_RTM_FD_FRAME_COUNTER_2 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_FRAME_COUNTER_2     0x005C
#define ABS_PMB_WLAN_RTM_FD_FRAME_COUNTER_2 0xA500865CUL

#define PMB_WLAN_RTM_VHT_FRAME_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_VHT_FRAME_COUNT_WIDTH  24
#define PMB_WLAN_RTM_VHT_FRAME_COUNT_SHIFT  0
#define PMB_WLAN_RTM_VHT_FRAME_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_FRAME_COUNTER_3 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_FRAME_COUNTER_3      0x0060
#define ABS_PMB_WLAN_RTM_FD_FRAME_COUNTER_3  0xA5008660UL

#define PMB_WLAN_RTM_HESU_FRAME_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_HESU_FRAME_COUNT_WIDTH  24
#define PMB_WLAN_RTM_HESU_FRAME_COUNT_SHIFT  0
#define PMB_WLAN_RTM_HESU_FRAME_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_FRAME_COUNTER_4 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_FRAME_COUNTER_4      0x0064
#define ABS_PMB_WLAN_RTM_FD_FRAME_COUNTER_4  0xA5008664UL

#define PMB_WLAN_RTM_HEER_FRAME_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_HEER_FRAME_COUNT_WIDTH  24
#define PMB_WLAN_RTM_HEER_FRAME_COUNT_SHIFT  0
#define PMB_WLAN_RTM_HEER_FRAME_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_FRAME_COUNTER_5 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_FRAME_COUNTER_5      0x0068
#define ABS_PMB_WLAN_RTM_FD_FRAME_COUNTER_5  0xA5008668UL

#define PMB_WLAN_RTM_HEMU_FRAME_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_HEMU_FRAME_COUNT_WIDTH  24
#define PMB_WLAN_RTM_HEMU_FRAME_COUNT_SHIFT  0
#define PMB_WLAN_RTM_HEMU_FRAME_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_FRAME_COUNTER_6 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_FRAME_COUNTER_6             0x006C
#define ABS_PMB_WLAN_RTM_FD_FRAME_COUNTER_6         0xA500866CUL

#define PMB_WLAN_RTM_UNSUPPORTED_FRAME_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_UNSUPPORTED_FRAME_COUNT_WIDTH  24
#define PMB_WLAN_RTM_UNSUPPORTED_FRAME_COUNT_SHIFT  0
#define PMB_WLAN_RTM_UNSUPPORTED_FRAME_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_FRAME_COUNTER_7 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_FRAME_COUNTER_7           0x0070
#define ABS_PMB_WLAN_RTM_FD_FRAME_COUNTER_7       0xA5008670UL

#define PMB_WLAN_RTM_OTHER_STA_FRAME_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_OTHER_STA_FRAME_COUNT_WIDTH  24
#define PMB_WLAN_RTM_OTHER_STA_FRAME_COUNT_SHIFT  0
#define PMB_WLAN_RTM_OTHER_STA_FRAME_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_FRAME_COUNTER_8 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_FRAME_COUNTER_8         0x0074
#define ABS_PMB_WLAN_RTM_FD_FRAME_COUNTER_8     0xA5008674UL

#define PMB_WLAN_RTM_VHT_NDP_FRAME_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_VHT_NDP_FRAME_COUNT_WIDTH  24
#define PMB_WLAN_RTM_VHT_NDP_FRAME_COUNT_SHIFT  0
#define PMB_WLAN_RTM_VHT_NDP_FRAME_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_FRAME_COUNTER_9 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_FRAME_COUNTER_9          0x0078
#define ABS_PMB_WLAN_RTM_FD_FRAME_COUNTER_9      0xA5008678UL

#define PMB_WLAN_RTM_HESU_NDP_FRAME_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_HESU_NDP_FRAME_COUNT_WIDTH  24
#define PMB_WLAN_RTM_HESU_NDP_FRAME_COUNT_SHIFT  0
#define PMB_WLAN_RTM_HESU_NDP_FRAME_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_STATS_COUNTER_7 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_STATS_COUNTER_7             0x007C
#define ABS_PMB_WLAN_RTM_FD_STATS_COUNTER_7         0xA500867CUL

#define PMB_WLAN_RTM_S2L_TIME_OUT_FAIL_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_S2L_TIME_OUT_FAIL_COUNT_WIDTH  24
#define PMB_WLAN_RTM_S2L_TIME_OUT_FAIL_COUNT_SHIFT  0
#define PMB_WLAN_RTM_S2L_TIME_OUT_FAIL_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_SR_CTRL_0 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_SR_CTRL_0                  0x0080
#define ABS_PMB_WLAN_RTM_FD_SR_CTRL_0              0xA5008680UL

#define PMB_WLAN_RTM_NON_SRG_OBSS_PD_SR_ENA_MASK   0x00000001UL
#define PMB_WLAN_RTM_NON_SRG_OBSS_PD_SR_ENA_WIDTH  1
#define PMB_WLAN_RTM_NON_SRG_OBSS_PD_SR_ENA_SHIFT  0
#define PMB_WLAN_RTM_NON_SRG_OBSS_PD_SR_ENA_SIGNED 0

#define PMB_WLAN_RTM_SRG_OBSS_PD_SR_ENA_MASK       0x00000002UL
#define PMB_WLAN_RTM_SRG_OBSS_PD_SR_ENA_WIDTH      1
#define PMB_WLAN_RTM_SRG_OBSS_PD_SR_ENA_SHIFT      1
#define PMB_WLAN_RTM_SRG_OBSS_PD_SR_ENA_SIGNED     0

/* Register WLAN_RTM_FD_SR_CONFIG_0 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_SR_CONFIG_0                  0x0084
#define ABS_PMB_WLAN_RTM_FD_SR_CONFIG_0              0xA5008684UL

#define PMB_WLAN_RTM_NON_SRG_OBSS_PD_LEVEL_DB_MASK   0x000000FFUL
#define PMB_WLAN_RTM_NON_SRG_OBSS_PD_LEVEL_DB_WIDTH  8
#define PMB_WLAN_RTM_NON_SRG_OBSS_PD_LEVEL_DB_SHIFT  0
#define PMB_WLAN_RTM_NON_SRG_OBSS_PD_LEVEL_DB_SIGNED 0

#define PMB_WLAN_RTM_SRG_OBSS_PD_LEVEL_DB_MASK       0x0000FF00UL
#define PMB_WLAN_RTM_SRG_OBSS_PD_LEVEL_DB_WIDTH      8
#define PMB_WLAN_RTM_SRG_OBSS_PD_LEVEL_DB_SHIFT      8
#define PMB_WLAN_RTM_SRG_OBSS_PD_LEVEL_DB_SIGNED     0

/* Register WLAN_RTM_FD_SR_CONFIG_1 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_SR_CONFIG_1                    0x0088
#define ABS_PMB_WLAN_RTM_FD_SR_CONFIG_1                0xA5008688UL

#define PMB_WLAN_RTM_SRG_PARTIAL_BSSID_BITMAP_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_SRG_PARTIAL_BSSID_BITMAP_0_WIDTH  24
#define PMB_WLAN_RTM_SRG_PARTIAL_BSSID_BITMAP_0_SHIFT  0
#define PMB_WLAN_RTM_SRG_PARTIAL_BSSID_BITMAP_0_SIGNED 0

/* Register WLAN_RTM_FD_SR_CONFIG_2 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_SR_CONFIG_2                    0x008C
#define ABS_PMB_WLAN_RTM_FD_SR_CONFIG_2                0xA500868CUL

#define PMB_WLAN_RTM_SRG_PARTIAL_BSSID_BITMAP_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_SRG_PARTIAL_BSSID_BITMAP_1_WIDTH  24
#define PMB_WLAN_RTM_SRG_PARTIAL_BSSID_BITMAP_1_SHIFT  0
#define PMB_WLAN_RTM_SRG_PARTIAL_BSSID_BITMAP_1_SIGNED 0

/* Register WLAN_RTM_FD_SR_CONFIG_3 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_SR_CONFIG_3                    0x0090
#define ABS_PMB_WLAN_RTM_FD_SR_CONFIG_3                0xA5008690UL

#define PMB_WLAN_RTM_SRG_PARTIAL_BSSID_BITMAP_2_MASK   0x0000FFFFUL
#define PMB_WLAN_RTM_SRG_PARTIAL_BSSID_BITMAP_2_WIDTH  16
#define PMB_WLAN_RTM_SRG_PARTIAL_BSSID_BITMAP_2_SHIFT  0
#define PMB_WLAN_RTM_SRG_PARTIAL_BSSID_BITMAP_2_SIGNED 0

/* Register WLAN_RTM_FD_SR_CONFIG_4 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_SR_CONFIG_4                0x0094
#define ABS_PMB_WLAN_RTM_FD_SR_CONFIG_4            0xA5008694UL

#define PMB_WLAN_RTM_SRG_BSS_COLOR_BITMAP_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_SRG_BSS_COLOR_BITMAP_0_WIDTH  24
#define PMB_WLAN_RTM_SRG_BSS_COLOR_BITMAP_0_SHIFT  0
#define PMB_WLAN_RTM_SRG_BSS_COLOR_BITMAP_0_SIGNED 0

/* Register WLAN_RTM_FD_SR_CONFIG_5 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_SR_CONFIG_5                0x0098
#define ABS_PMB_WLAN_RTM_FD_SR_CONFIG_5            0xA5008698UL

#define PMB_WLAN_RTM_SRG_BSS_COLOR_BITMAP_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_SRG_BSS_COLOR_BITMAP_1_WIDTH  24
#define PMB_WLAN_RTM_SRG_BSS_COLOR_BITMAP_1_SHIFT  0
#define PMB_WLAN_RTM_SRG_BSS_COLOR_BITMAP_1_SIGNED 0

/* Register WLAN_RTM_FD_SR_CONFIG_6 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_SR_CONFIG_6                0x009C
#define ABS_PMB_WLAN_RTM_FD_SR_CONFIG_6            0xA500869CUL

#define PMB_WLAN_RTM_SRG_BSS_COLOR_BITMAP_2_MASK   0x0000FFFFUL
#define PMB_WLAN_RTM_SRG_BSS_COLOR_BITMAP_2_WIDTH  16
#define PMB_WLAN_RTM_SRG_BSS_COLOR_BITMAP_2_SHIFT  0
#define PMB_WLAN_RTM_SRG_BSS_COLOR_BITMAP_2_SIGNED 0

/* Register WLAN_RTM_FD_SR_CONFIG_7 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_SR_CONFIG_7                  0x00A0
#define ABS_PMB_WLAN_RTM_FD_SR_CONFIG_7              0xA50086A0UL

#define PMB_WLAN_RTM_SR_VHT_PARTIAL_BSS_COLOR_MASK   0x00000001UL
#define PMB_WLAN_RTM_SR_VHT_PARTIAL_BSS_COLOR_WIDTH  1
#define PMB_WLAN_RTM_SR_VHT_PARTIAL_BSS_COLOR_SHIFT  0
#define PMB_WLAN_RTM_SR_VHT_PARTIAL_BSS_COLOR_SIGNED 0

#define PMB_WLAN_RTM_SR_VHT_BSSID_PORTION_MASK       0x000003FEUL
#define PMB_WLAN_RTM_SR_VHT_BSSID_PORTION_WIDTH      9
#define PMB_WLAN_RTM_SR_VHT_BSSID_PORTION_SHIFT      1
#define PMB_WLAN_RTM_SR_VHT_BSSID_PORTION_SIGNED     0

/* Register WLAN_RTM_FD_STATS_COUNTER_8 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_STATS_COUNTER_8               0x00A4
#define ABS_PMB_WLAN_RTM_FD_STATS_COUNTER_8           0xA50086A4UL

#define PMB_WLAN_RTM_SPATIAL_REUSE_EVENT_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_SPATIAL_REUSE_EVENT_COUNT_WIDTH  24
#define PMB_WLAN_RTM_SPATIAL_REUSE_EVENT_COUNT_SHIFT  0
#define PMB_WLAN_RTM_SPATIAL_REUSE_EVENT_COUNT_SIGNED 0

/* Register WLAN_RTM_FD_CONFIG_3 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_CONFIG_3                0x00A8
#define ABS_PMB_WLAN_RTM_FD_CONFIG_3            0xA50086A8UL

#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF1_MASK   0x000007FFUL
#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF1_WIDTH  11
#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF1_SHIFT  0
#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF1_SIGNED 0

#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF1_MASK     0x0001F800UL
#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF1_WIDTH    6
#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF1_SHIFT    11
#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF1_SIGNED   0

#define PMB_WLAN_RTM_FD_NOT_USED_VIF1_MASK      0x00020000UL
#define PMB_WLAN_RTM_FD_NOT_USED_VIF1_WIDTH     1
#define PMB_WLAN_RTM_FD_NOT_USED_VIF1_SHIFT     17
#define PMB_WLAN_RTM_FD_NOT_USED_VIF1_SIGNED    0

/* Register WLAN_RTM_FD_CONFIG_4 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_CONFIG_4                0x00AC
#define ABS_PMB_WLAN_RTM_FD_CONFIG_4            0xA50086ACUL

#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF2_MASK   0x000007FFUL
#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF2_WIDTH  11
#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF2_SHIFT  0
#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF2_SIGNED 0

#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF2_MASK     0x0001F800UL
#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF2_WIDTH    6
#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF2_SHIFT    11
#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF2_SIGNED   0

#define PMB_WLAN_RTM_FD_NOT_USED_VIF2_MASK      0x00020000UL
#define PMB_WLAN_RTM_FD_NOT_USED_VIF2_WIDTH     1
#define PMB_WLAN_RTM_FD_NOT_USED_VIF2_SHIFT     17
#define PMB_WLAN_RTM_FD_NOT_USED_VIF2_SIGNED    0

/* Register WLAN_RTM_FD_CONFIG_5 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_CONFIG_5                0x00B0
#define ABS_PMB_WLAN_RTM_FD_CONFIG_5            0xA50086B0UL

#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF3_MASK   0x000007FFUL
#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF3_WIDTH  11
#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF3_SHIFT  0
#define PMB_WLAN_RTM_FD_HEMU_STA_ID_VIF3_SIGNED 0

#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF3_MASK     0x0001F800UL
#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF3_WIDTH    6
#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF3_SHIFT    11
#define PMB_WLAN_RTM_FD_BSS_COLOR_VIF3_SIGNED   0

#define PMB_WLAN_RTM_FD_NOT_USED_VIF3_MASK      0x00020000UL
#define PMB_WLAN_RTM_FD_NOT_USED_VIF3_WIDTH     1
#define PMB_WLAN_RTM_FD_NOT_USED_VIF3_SHIFT     17
#define PMB_WLAN_RTM_FD_NOT_USED_VIF3_SIGNED    0

/* Register WLAN_RTM_FD_CONFIG_6 (PMR_WLANRTMFD) */
#define PMB_WLAN_RTM_FD_CONFIG_6                0x00B4
#define ABS_PMB_WLAN_RTM_FD_CONFIG_6            0xA50086B4UL

#define PMB_WLAN_RTM_FD_HEMU_BSSID_INDEX_MASK   0x000007FFUL
#define PMB_WLAN_RTM_FD_HEMU_BSSID_INDEX_WIDTH  11
#define PMB_WLAN_RTM_FD_HEMU_BSSID_INDEX_SHIFT  0
#define PMB_WLAN_RTM_FD_HEMU_BSSID_INDEX_SIGNED 0

/* Register WLAN_RTM_TD_RESET (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_RESET                         0x0000
#define ABS_PMB_WLAN_RTM_TD_RESET                     0xA5008700UL

#define PMB_WLAN_RTM_TD_PULSED_SOFTWARE_RESET_MASK    0x00000001UL
#define PMB_WLAN_RTM_TD_PULSED_SOFTWARE_RESET_WIDTH   1
#define PMB_WLAN_RTM_TD_PULSED_SOFTWARE_RESET_SHIFT   0
#define PMB_WLAN_RTM_TD_PULSED_SOFTWARE_RESET_SIGNED  0

#define PMB_WLAN_RTM_TD_LATCHED_SOFTWARE_RESET_MASK   0x00000002UL
#define PMB_WLAN_RTM_TD_LATCHED_SOFTWARE_RESET_WIDTH  1
#define PMB_WLAN_RTM_TD_LATCHED_SOFTWARE_RESET_SHIFT  1
#define PMB_WLAN_RTM_TD_LATCHED_SOFTWARE_RESET_SIGNED 0

#define PMB_WLAN_RTM_TD_STATS_COUNTERS_RESET_MASK     0x00000004UL
#define PMB_WLAN_RTM_TD_STATS_COUNTERS_RESET_WIDTH    1
#define PMB_WLAN_RTM_TD_STATS_COUNTERS_RESET_SHIFT    2
#define PMB_WLAN_RTM_TD_STATS_COUNTERS_RESET_SIGNED   0

/* Register WLAN_RTM_TD_CONTROL_0 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_CONTROL_0                    0x0004
#define ABS_PMB_WLAN_RTM_TD_CONTROL_0                0xA5008704UL

#define PMB_WLAN_RTM_TD_CONTROL_VALID_MASK           0x00000003UL
#define PMB_WLAN_RTM_TD_CONTROL_VALID_WIDTH          2
#define PMB_WLAN_RTM_TD_CONTROL_VALID_SHIFT          0
#define PMB_WLAN_RTM_TD_CONTROL_VALID_SIGNED         0

#define PMB_WLAN_RTM_TD_PACKET_FORMAT_MASK           0x0000001CUL
#define PMB_WLAN_RTM_TD_PACKET_FORMAT_WIDTH          3
#define PMB_WLAN_RTM_TD_PACKET_FORMAT_SHIFT          2
#define PMB_WLAN_RTM_TD_PACKET_FORMAT_SIGNED         0

#define PMB_WLAN_RTM_TD_DATA_GUARD_FORMAT_MASK       0x00000060UL
#define PMB_WLAN_RTM_TD_DATA_GUARD_FORMAT_WIDTH      2
#define PMB_WLAN_RTM_TD_DATA_GUARD_FORMAT_SHIFT      5
#define PMB_WLAN_RTM_TD_DATA_GUARD_FORMAT_SIGNED     0

#define PMB_WLAN_RTM_TD_NUM_PREAMBLE_OFDM_SYM_MASK   0x00000F80UL
#define PMB_WLAN_RTM_TD_NUM_PREAMBLE_OFDM_SYM_WIDTH  5
#define PMB_WLAN_RTM_TD_NUM_PREAMBLE_OFDM_SYM_SHIFT  7
#define PMB_WLAN_RTM_TD_NUM_PREAMBLE_OFDM_SYM_SIGNED 0

#define PMB_WLAN_RTM_TD_HE_LTF_FORMAT_MASK           0x00007000UL
#define PMB_WLAN_RTM_TD_HE_LTF_FORMAT_WIDTH          3
#define PMB_WLAN_RTM_TD_HE_LTF_FORMAT_SHIFT          12
#define PMB_WLAN_RTM_TD_HE_LTF_FORMAT_SIGNED         0

#define PMB_WLAN_RTM_TD_HE_MIDAMBLE_MASK             0x00018000UL
#define PMB_WLAN_RTM_TD_HE_MIDAMBLE_WIDTH            2
#define PMB_WLAN_RTM_TD_HE_MIDAMBLE_SHIFT            15
#define PMB_WLAN_RTM_TD_HE_MIDAMBLE_SIGNED           0

#define PMB_WLAN_RTM_TD_DETECT_VALID_MASK            0x00020000UL
#define PMB_WLAN_RTM_TD_DETECT_VALID_WIDTH           1
#define PMB_WLAN_RTM_TD_DETECT_VALID_SHIFT           17
#define PMB_WLAN_RTM_TD_DETECT_VALID_SIGNED          0

#define PMB_WLAN_RTM_TD_HE_DETECTED_MASK             0x00040000UL
#define PMB_WLAN_RTM_TD_HE_DETECTED_WIDTH            1
#define PMB_WLAN_RTM_TD_HE_DETECTED_SHIFT            18
#define PMB_WLAN_RTM_TD_HE_DETECTED_SIGNED           0

#define PMB_WLAN_RTM_TD_LRATE_DETECTED_MASK          0x00080000UL
#define PMB_WLAN_RTM_TD_LRATE_DETECTED_WIDTH         1
#define PMB_WLAN_RTM_TD_LRATE_DETECTED_SHIFT         19
#define PMB_WLAN_RTM_TD_LRATE_DETECTED_SIGNED        0

#define PMB_WLAN_RTM_NUM_HE_LTF_OFDM_SYM_MASK        0x00F00000UL
#define PMB_WLAN_RTM_NUM_HE_LTF_OFDM_SYM_WIDTH       4
#define PMB_WLAN_RTM_NUM_HE_LTF_OFDM_SYM_SHIFT       20
#define PMB_WLAN_RTM_NUM_HE_LTF_OFDM_SYM_SIGNED      0

/* Register WLAN_RTM_TD_CONTROL_1 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_CONTROL_1                0x0008
#define ABS_PMB_WLAN_RTM_TD_CONTROL_1            0xA5008708UL

#define PMB_WLAN_RTM_TD_NUM_DATA_OFDM_SYM_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_TD_NUM_DATA_OFDM_SYM_WIDTH  24
#define PMB_WLAN_RTM_TD_NUM_DATA_OFDM_SYM_SHIFT  0
#define PMB_WLAN_RTM_TD_NUM_DATA_OFDM_SYM_SIGNED 0

/* Register WLAN_RTM_TD_CONFIG_0 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_CONFIG_0                       0x000C
#define ABS_PMB_WLAN_RTM_TD_CONFIG_0                   0xA500870CUL

#define PMB_WLAN_RTM_TD_OPERATING_BW_MASK              0x00000001UL
#define PMB_WLAN_RTM_TD_OPERATING_BW_WIDTH             1
#define PMB_WLAN_RTM_TD_OPERATING_BW_SHIFT             0
#define PMB_WLAN_RTM_TD_OPERATING_BW_SIGNED            0

#define PMB_WLAN_RTM_TD_PRIME_OFFSET_MASK              0x00000002UL
#define PMB_WLAN_RTM_TD_PRIME_OFFSET_WIDTH             1
#define PMB_WLAN_RTM_TD_PRIME_OFFSET_SHIFT             1
#define PMB_WLAN_RTM_TD_PRIME_OFFSET_SIGNED            0

#define PMB_WLAN_RTM_TD_DCG_TARGET_BIT_OCC_MASK        0x000000FCUL
#define PMB_WLAN_RTM_TD_DCG_TARGET_BIT_OCC_WIDTH       6
#define PMB_WLAN_RTM_TD_DCG_TARGET_BIT_OCC_SHIFT       2
#define PMB_WLAN_RTM_TD_DCG_TARGET_BIT_OCC_SIGNED      0

#define PMB_WLAN_RTM_TD_DCG_DIG_GAIN_HTSTF_ENA_MASK    0x00000100UL
#define PMB_WLAN_RTM_TD_DCG_DIG_GAIN_HTSTF_ENA_WIDTH   1
#define PMB_WLAN_RTM_TD_DCG_DIG_GAIN_HTSTF_ENA_SHIFT   8
#define PMB_WLAN_RTM_TD_DCG_DIG_GAIN_HTSTF_ENA_SIGNED  0

#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_HTSTF_ENA_MASK   0x00000200UL
#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_HTSTF_ENA_WIDTH  1
#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_HTSTF_ENA_SHIFT  9
#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_HTSTF_ENA_SIGNED 0

#define PMB_WLAN_RTM_TD_DCG_DIG_GAIN_LSTF_ENA_MASK     0x00000400UL
#define PMB_WLAN_RTM_TD_DCG_DIG_GAIN_LSTF_ENA_WIDTH    1
#define PMB_WLAN_RTM_TD_DCG_DIG_GAIN_LSTF_ENA_SHIFT    10
#define PMB_WLAN_RTM_TD_DCG_DIG_GAIN_LSTF_ENA_SIGNED   0

#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_LSTF_ENA_MASK    0x00000800UL
#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_LSTF_ENA_WIDTH   1
#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_LSTF_ENA_SHIFT   11
#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_LSTF_ENA_SIGNED  0

#define PMB_WLAN_RTM_TD_SBW_THRESHOLD_MASK             0x0000F000UL
#define PMB_WLAN_RTM_TD_SBW_THRESHOLD_WIDTH            4
#define PMB_WLAN_RTM_TD_SBW_THRESHOLD_SHIFT            12
#define PMB_WLAN_RTM_TD_SBW_THRESHOLD_SIGNED           0

#define PMB_WLAN_RTM_TD_CCO_ROTATION_DIS_MASK          0x00010000UL
#define PMB_WLAN_RTM_TD_CCO_ROTATION_DIS_WIDTH         1
#define PMB_WLAN_RTM_TD_CCO_ROTATION_DIS_SHIFT         16
#define PMB_WLAN_RTM_TD_CCO_ROTATION_DIS_SIGNED        0

#define PMB_WLAN_RTM_TD_FCO_ROTATION_DIS_MASK          0x00020000UL
#define PMB_WLAN_RTM_TD_FCO_ROTATION_DIS_WIDTH         1
#define PMB_WLAN_RTM_TD_FCO_ROTATION_DIS_SHIFT         17
#define PMB_WLAN_RTM_TD_FCO_ROTATION_DIS_SIGNED        0

#define PMB_WLAN_RTM_TD_FCO_RESIDUAL_DIS_MASK          0x00040000UL
#define PMB_WLAN_RTM_TD_FCO_RESIDUAL_DIS_WIDTH         1
#define PMB_WLAN_RTM_TD_FCO_RESIDUAL_DIS_SHIFT         18
#define PMB_WLAN_RTM_TD_FCO_RESIDUAL_DIS_SIGNED        0

/* Register WLAN_RTM_TD_CONFIG_1 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_CONFIG_1                  0x0010
#define ABS_PMB_WLAN_RTM_TD_CONFIG_1              0xA5008710UL

#define PMB_WLAN_RTM_TD_FSB_ENERGY_SHIFT_MASK     0x00000007UL
#define PMB_WLAN_RTM_TD_FSB_ENERGY_SHIFT_WIDTH    3
#define PMB_WLAN_RTM_TD_FSB_ENERGY_SHIFT_SHIFT    0
#define PMB_WLAN_RTM_TD_FSB_ENERGY_SHIFT_SIGNED   0

#define PMB_WLAN_RTM_TD_FSB_ENERGY_THRESH_MASK    0x000003F8UL
#define PMB_WLAN_RTM_TD_FSB_ENERGY_THRESH_WIDTH   7
#define PMB_WLAN_RTM_TD_FSB_ENERGY_THRESH_SHIFT   3
#define PMB_WLAN_RTM_TD_FSB_ENERGY_THRESH_SIGNED  0

#define PMB_WLAN_RTM_TD_FSB_CORR_THRESHOLD_MASK   0x0003FC00UL
#define PMB_WLAN_RTM_TD_FSB_CORR_THRESHOLD_WIDTH  8
#define PMB_WLAN_RTM_TD_FSB_CORR_THRESHOLD_SHIFT  10
#define PMB_WLAN_RTM_TD_FSB_CORR_THRESHOLD_SIGNED 0

#define PMB_WLAN_RTM_TD_RX_WAKEUP_TIME_US_MASK    0x00FC0000UL
#define PMB_WLAN_RTM_TD_RX_WAKEUP_TIME_US_WIDTH   6
#define PMB_WLAN_RTM_TD_RX_WAKEUP_TIME_US_SHIFT   18
#define PMB_WLAN_RTM_TD_RX_WAKEUP_TIME_US_SIGNED  0

/* Register WLAN_RTM_TD_CONFIG_2 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_CONFIG_2                  0x0014
#define ABS_PMB_WLAN_RTM_TD_CONFIG_2              0xA5008714UL

#define PMB_WLAN_RTM_TD_SFO_PPM_CONV_FACT_MASK    0x0000FFFFUL
#define PMB_WLAN_RTM_TD_SFO_PPM_CONV_FACT_WIDTH   16
#define PMB_WLAN_RTM_TD_SFO_PPM_CONV_FACT_SHIFT   0
#define PMB_WLAN_RTM_TD_SFO_PPM_CONV_FACT_SIGNED  0

#define PMB_WLAN_RTM_TD_SFO_BYPASS_MASK           0x00010000UL
#define PMB_WLAN_RTM_TD_SFO_BYPASS_WIDTH          1
#define PMB_WLAN_RTM_TD_SFO_BYPASS_SHIFT          16
#define PMB_WLAN_RTM_TD_SFO_BYPASS_SIGNED         0

#define PMB_WLAN_RTM_TD_FSB_DETECT_LEN_CRR_MASK   0x00FC0000UL
#define PMB_WLAN_RTM_TD_FSB_DETECT_LEN_CRR_WIDTH  6
#define PMB_WLAN_RTM_TD_FSB_DETECT_LEN_CRR_SHIFT  18
#define PMB_WLAN_RTM_TD_FSB_DETECT_LEN_CRR_SIGNED 0

/* Register WLAN_RTM_TD_CONFIG_3 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_CONFIG_3                       0x0018
#define ABS_PMB_WLAN_RTM_TD_CONFIG_3                   0xA5008718UL

#define PMB_WLAN_RTM_TD_CCA_CONTROL_DIS_MASK           0x00000001UL
#define PMB_WLAN_RTM_TD_CCA_CONTROL_DIS_WIDTH          1
#define PMB_WLAN_RTM_TD_CCA_CONTROL_DIS_SHIFT          0
#define PMB_WLAN_RTM_TD_CCA_CONTROL_DIS_SIGNED         0

#define PMB_WLAN_RTM_TD_SECOND_AGC_DIS_MASK            0x00000002UL
#define PMB_WLAN_RTM_TD_SECOND_AGC_DIS_WIDTH           1
#define PMB_WLAN_RTM_TD_SECOND_AGC_DIS_SHIFT           1
#define PMB_WLAN_RTM_TD_SECOND_AGC_DIS_SIGNED          0

#define PMB_WLAN_RTM_TD_SECOND_AGC_ADJUST_MASK         0x000001FCUL
#define PMB_WLAN_RTM_TD_SECOND_AGC_ADJUST_WIDTH        7
#define PMB_WLAN_RTM_TD_SECOND_AGC_ADJUST_SHIFT        2
#define PMB_WLAN_RTM_TD_SECOND_AGC_ADJUST_SIGNED       0

#define PMB_WLAN_RTM_TD_SECOND_AGC_LEN_SEL_MASK        0x00000E00UL
#define PMB_WLAN_RTM_TD_SECOND_AGC_LEN_SEL_WIDTH       3
#define PMB_WLAN_RTM_TD_SECOND_AGC_LEN_SEL_SHIFT       9
#define PMB_WLAN_RTM_TD_SECOND_AGC_LEN_SEL_SIGNED      0

#define PMB_WLAN_RTM_TD_JRL_ENABLE_MASK                0x00001000UL
#define PMB_WLAN_RTM_TD_JRL_ENABLE_WIDTH               1
#define PMB_WLAN_RTM_TD_JRL_ENABLE_SHIFT               12
#define PMB_WLAN_RTM_TD_JRL_ENABLE_SIGNED              0

#define PMB_WLAN_RTM_TD_JRL_DETECTION_THRESHOLD_MASK   0x0000E000UL
#define PMB_WLAN_RTM_TD_JRL_DETECTION_THRESHOLD_WIDTH  3
#define PMB_WLAN_RTM_TD_JRL_DETECTION_THRESHOLD_SHIFT  13
#define PMB_WLAN_RTM_TD_JRL_DETECTION_THRESHOLD_SIGNED 0

#define PMB_WLAN_RTM_TD_JRL_ED_THRESHOLD_MARGIN_MASK   0x00070000UL
#define PMB_WLAN_RTM_TD_JRL_ED_THRESHOLD_MARGIN_WIDTH  3
#define PMB_WLAN_RTM_TD_JRL_ED_THRESHOLD_MARGIN_SHIFT  16
#define PMB_WLAN_RTM_TD_JRL_ED_THRESHOLD_MARGIN_SIGNED 0

/* Register WLAN_RTM_TD_GEN_STATUS (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_GEN_STATUS                0x001C
#define ABS_PMB_WLAN_RTM_TD_GEN_STATUS            0xA500871CUL

#define PMB_WLAN_RTM_TD_CSM_NOT_IDLE_MASK         0x00000001UL
#define PMB_WLAN_RTM_TD_CSM_NOT_IDLE_WIDTH        1
#define PMB_WLAN_RTM_TD_CSM_NOT_IDLE_SHIFT        0
#define PMB_WLAN_RTM_TD_CSM_NOT_IDLE_SIGNED       0

#define PMB_WLAN_RTM_TD_CSM_S2L_DETECTED_MASK     0x00000002UL
#define PMB_WLAN_RTM_TD_CSM_S2L_DETECTED_WIDTH    1
#define PMB_WLAN_RTM_TD_CSM_S2L_DETECTED_SHIFT    1
#define PMB_WLAN_RTM_TD_CSM_S2L_DETECTED_SIGNED   0

#define PMB_WLAN_RTM_TD_CSM_CCO_EST_DONE_MASK     0x00000004UL
#define PMB_WLAN_RTM_TD_CSM_CCO_EST_DONE_WIDTH    1
#define PMB_WLAN_RTM_TD_CSM_CCO_EST_DONE_SHIFT    2
#define PMB_WLAN_RTM_TD_CSM_CCO_EST_DONE_SIGNED   0

#define PMB_WLAN_RTM_TD_CSM_FSB_PEAK_FOUND_MASK   0x00000008UL
#define PMB_WLAN_RTM_TD_CSM_FSB_PEAK_FOUND_WIDTH  1
#define PMB_WLAN_RTM_TD_CSM_FSB_PEAK_FOUND_SHIFT  3
#define PMB_WLAN_RTM_TD_CSM_FSB_PEAK_FOUND_SIGNED 0

#define PMB_WLAN_RTM_TD_CSM_FCO_EST_DONE_MASK     0x00000010UL
#define PMB_WLAN_RTM_TD_CSM_FCO_EST_DONE_WIDTH    1
#define PMB_WLAN_RTM_TD_CSM_FCO_EST_DONE_SHIFT    4
#define PMB_WLAN_RTM_TD_CSM_FCO_EST_DONE_SIGNED   0

#define PMB_WLAN_RTM_TD_CSM_DATA_PROCESSED_MASK   0x00000020UL
#define PMB_WLAN_RTM_TD_CSM_DATA_PROCESSED_WIDTH  1
#define PMB_WLAN_RTM_TD_CSM_DATA_PROCESSED_SHIFT  5
#define PMB_WLAN_RTM_TD_CSM_DATA_PROCESSED_SIGNED 0

#define PMB_WLAN_RTM_TD_CCA_TIMER_NONZERO_MASK    0x00000040UL
#define PMB_WLAN_RTM_TD_CCA_TIMER_NONZERO_WIDTH   1
#define PMB_WLAN_RTM_TD_CCA_TIMER_NONZERO_SHIFT   6
#define PMB_WLAN_RTM_TD_CCA_TIMER_NONZERO_SIGNED  0

/* Register WLAN_RTM_TD_EDAGC_DEBUG_0 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_0              0x0020
#define ABS_PMB_WLAN_RTM_TD_EDAGC_DEBUG_0          0xA5008720UL

#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_S2L_ENA_MASK   0x00000001UL
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_S2L_ENA_WIDTH  1
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_S2L_ENA_SHIFT  0
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_S2L_ENA_SIGNED 0

#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_CFO_ENA_MASK   0x00000002UL
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_CFO_ENA_WIDTH  1
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_CFO_ENA_SHIFT  1
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_CFO_ENA_SIGNED 0

#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_VAR_ENA_MASK   0x00000004UL
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_VAR_ENA_WIDTH  1
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_VAR_ENA_SHIFT  2
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_VAR_ENA_SIGNED 0

#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_S2LOVER_MASK   0x00000008UL
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_S2LOVER_WIDTH  1
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_S2LOVER_SHIFT  3
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_S2LOVER_SIGNED 0

/* Register WLAN_RTM_TD_EDAGC_DEBUG_1 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_1       0x0024
#define ABS_PMB_WLAN_RTM_TD_EDAGC_DEBUG_1   0xA5008724UL

#define PMB_WLAN_RTM_TD_EDAGC_CFO_RE_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_TD_EDAGC_CFO_RE_WIDTH  24
#define PMB_WLAN_RTM_TD_EDAGC_CFO_RE_SHIFT  0
#define PMB_WLAN_RTM_TD_EDAGC_CFO_RE_SIGNED 0

/* Register WLAN_RTM_TD_EDAGC_DEBUG_2 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_2       0x0028
#define ABS_PMB_WLAN_RTM_TD_EDAGC_DEBUG_2   0xA5008728UL

#define PMB_WLAN_RTM_TD_EDAGC_CFO_IM_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_TD_EDAGC_CFO_IM_WIDTH  24
#define PMB_WLAN_RTM_TD_EDAGC_CFO_IM_SHIFT  0
#define PMB_WLAN_RTM_TD_EDAGC_CFO_IM_SIGNED 0

/* Register WLAN_RTM_TD_EDAGC_DEBUG_3 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_3            0x002C
#define ABS_PMB_WLAN_RTM_TD_EDAGC_DEBUG_3        0xA500872CUL

#define PMB_WLAN_RTM_TD_EDAGC_PRIME20_VAR_MASK   0x000FFFFFUL
#define PMB_WLAN_RTM_TD_EDAGC_PRIME20_VAR_WIDTH  20
#define PMB_WLAN_RTM_TD_EDAGC_PRIME20_VAR_SHIFT  0
#define PMB_WLAN_RTM_TD_EDAGC_PRIME20_VAR_SIGNED 0

/* Register WLAN_RTM_TD_EDAGC_DEBUG_4 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_EDAGC_DEBUG_4            0x0030
#define ABS_PMB_WLAN_RTM_TD_EDAGC_DEBUG_4        0xA5008730UL

#define PMB_WLAN_RTM_TD_EDAGC_PRIME40_VAR_MASK   0x000FFFFFUL
#define PMB_WLAN_RTM_TD_EDAGC_PRIME40_VAR_WIDTH  20
#define PMB_WLAN_RTM_TD_EDAGC_PRIME40_VAR_SHIFT  0
#define PMB_WLAN_RTM_TD_EDAGC_PRIME40_VAR_SIGNED 0

/* Register WLAN_RTM_TD_DCG_STATUS_0 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_DCG_STATUS_0              0x0034
#define ABS_PMB_WLAN_RTM_TD_DCG_STATUS_0          0xA5008734UL

#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_LSTF_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_LSTF_WIDTH  24
#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_LSTF_SHIFT  0
#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_LSTF_SIGNED 0

/* Register WLAN_RTM_TD_DCG_STATUS_1 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_DCG_STATUS_1                    0x0038
#define ABS_PMB_WLAN_RTM_TD_DCG_STATUS_1                0xA5008738UL

#define PMB_WLAN_RTM_TD_DCG_DIGITAL_GAIN_LSTF_DB_MASK   0x000001FFUL
#define PMB_WLAN_RTM_TD_DCG_DIGITAL_GAIN_LSTF_DB_WIDTH  9
#define PMB_WLAN_RTM_TD_DCG_DIGITAL_GAIN_LSTF_DB_SHIFT  0
#define PMB_WLAN_RTM_TD_DCG_DIGITAL_GAIN_LSTF_DB_SIGNED 0

/* Register WLAN_RTM_TD_DCG_STATUS_2 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_DCG_STATUS_2               0x003C
#define ABS_PMB_WLAN_RTM_TD_DCG_STATUS_2           0xA500873CUL

#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_HTSTF_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_HTSTF_WIDTH  24
#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_HTSTF_SHIFT  0
#define PMB_WLAN_RTM_TD_DCG_DC_OFFSET_HTSTF_SIGNED 0

/* Register WLAN_RTM_TD_DCG_STATUS_3 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_DCG_STATUS_3                     0x0040
#define ABS_PMB_WLAN_RTM_TD_DCG_STATUS_3                 0xA5008740UL

#define PMB_WLAN_RTM_TD_DCG_DIGITAL_GAIN_HTSTF_DB_MASK   0x000001FFUL
#define PMB_WLAN_RTM_TD_DCG_DIGITAL_GAIN_HTSTF_DB_WIDTH  9
#define PMB_WLAN_RTM_TD_DCG_DIGITAL_GAIN_HTSTF_DB_SHIFT  0
#define PMB_WLAN_RTM_TD_DCG_DIGITAL_GAIN_HTSTF_DB_SIGNED 0

/* Register WLAN_RTM_TD_CFO_STATUS_0 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_CFO_STATUS_0                0x0044
#define ABS_PMB_WLAN_RTM_TD_CFO_STATUS_0            0xA5008744UL

#define PMB_WLAN_RTM_TD_CCO_FREQUENCY_OFFSET_MASK   0x0000FFFFUL
#define PMB_WLAN_RTM_TD_CCO_FREQUENCY_OFFSET_WIDTH  16
#define PMB_WLAN_RTM_TD_CCO_FREQUENCY_OFFSET_SHIFT  0
#define PMB_WLAN_RTM_TD_CCO_FREQUENCY_OFFSET_SIGNED 0

/* Register WLAN_RTM_TD_CFO_STATUS_1 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_CFO_STATUS_1                0x0048
#define ABS_PMB_WLAN_RTM_TD_CFO_STATUS_1            0xA5008748UL

#define PMB_WLAN_RTM_TD_FCO_FREQUENCY_OFFSET_MASK   0x0000FFFFUL
#define PMB_WLAN_RTM_TD_FCO_FREQUENCY_OFFSET_WIDTH  16
#define PMB_WLAN_RTM_TD_FCO_FREQUENCY_OFFSET_SHIFT  0
#define PMB_WLAN_RTM_TD_FCO_FREQUENCY_OFFSET_SIGNED 0

/* Register WLAN_RTM_TD_FSB_STATUS (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_FSB_STATUS                0x004C
#define ABS_PMB_WLAN_RTM_TD_FSB_STATUS            0xA500874CUL

#define PMB_WLAN_RTM_TD_FSB_LONG_GI_INDEX_MASK    0x000000FFUL
#define PMB_WLAN_RTM_TD_FSB_LONG_GI_INDEX_WIDTH   8
#define PMB_WLAN_RTM_TD_FSB_LONG_GI_INDEX_SHIFT   0
#define PMB_WLAN_RTM_TD_FSB_LONG_GI_INDEX_SIGNED  0

#define PMB_WLAN_RTM_TD_FSB_SHORT_GI_INDEX_MASK   0x0000FF00UL
#define PMB_WLAN_RTM_TD_FSB_SHORT_GI_INDEX_WIDTH  8
#define PMB_WLAN_RTM_TD_FSB_SHORT_GI_INDEX_SHIFT  8
#define PMB_WLAN_RTM_TD_FSB_SHORT_GI_INDEX_SIGNED 0

/* Register WLAN_RTM_TD_JRL_STATUS (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_JRL_STATUS                  0x0050
#define ABS_PMB_WLAN_RTM_TD_JRL_STATUS              0xA5008750UL

#define PMB_WLAN_RTM_TD_JRL_STATUS_MASK             0x00000001UL
#define PMB_WLAN_RTM_TD_JRL_STATUS_WIDTH            1
#define PMB_WLAN_RTM_TD_JRL_STATUS_SHIFT            0
#define PMB_WLAN_RTM_TD_JRL_STATUS_SIGNED           0

#define PMB_WLAN_RTM_TD_JRL_S2L_FAILS_CNT_MASK      0x0000000EUL
#define PMB_WLAN_RTM_TD_JRL_S2L_FAILS_CNT_WIDTH     3
#define PMB_WLAN_RTM_TD_JRL_S2L_FAILS_CNT_SHIFT     1
#define PMB_WLAN_RTM_TD_JRL_S2L_FAILS_CNT_SIGNED    0

#define PMB_WLAN_RTM_TD_JRL_ED_RSSI_SNAPSHOT_MASK   0x00000FF0UL
#define PMB_WLAN_RTM_TD_JRL_ED_RSSI_SNAPSHOT_WIDTH  8
#define PMB_WLAN_RTM_TD_JRL_ED_RSSI_SNAPSHOT_SHIFT  4
#define PMB_WLAN_RTM_TD_JRL_ED_RSSI_SNAPSHOT_SIGNED 0

/* Register WLAN_RTM_TD_CONFIG_4 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_CONFIG_4                 0x0054
#define ABS_PMB_WLAN_RTM_TD_CONFIG_4             0xA5008754UL

#define PMB_WLAN_RTM_TD_CFO_PPM_CONV_FACT_MASK   0x0000FFFFUL
#define PMB_WLAN_RTM_TD_CFO_PPM_CONV_FACT_WIDTH  16
#define PMB_WLAN_RTM_TD_CFO_PPM_CONV_FACT_SHIFT  0
#define PMB_WLAN_RTM_TD_CFO_PPM_CONV_FACT_SIGNED 0

#define PMB_WLAN_RTM_TD_CORE_CLK_FREQ_MHZ_MASK   0x00FF0000UL
#define PMB_WLAN_RTM_TD_CORE_CLK_FREQ_MHZ_WIDTH  8
#define PMB_WLAN_RTM_TD_CORE_CLK_FREQ_MHZ_SHIFT  16
#define PMB_WLAN_RTM_TD_CORE_CLK_FREQ_MHZ_SIGNED 0

/* Register WLAN_RTM_TD_STATS_COUNTER_0 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_STATS_COUNTER_0            0x0058
#define ABS_PMB_WLAN_RTM_TD_STATS_COUNTER_0        0xA5008758UL

#define PMB_WLAN_RTM_LOW_ENERGY_EVENT_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_LOW_ENERGY_EVENT_COUNT_WIDTH  24
#define PMB_WLAN_RTM_LOW_ENERGY_EVENT_COUNT_SHIFT  0
#define PMB_WLAN_RTM_LOW_ENERGY_EVENT_COUNT_SIGNED 0

/* Register WLAN_RTM_TD_STATS_COUNTER_1 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_STATS_COUNTER_1     0x005C
#define ABS_PMB_WLAN_RTM_TD_STATS_COUNTER_1 0xA500875CUL

#define PMB_WLAN_RTM_POP_EVENT_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_POP_EVENT_COUNT_WIDTH  24
#define PMB_WLAN_RTM_POP_EVENT_COUNT_SHIFT  0
#define PMB_WLAN_RTM_POP_EVENT_COUNT_SIGNED 0

/* Register WLAN_RTM_TD_CONFIG_5 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_CONFIG_5             0x0060
#define ABS_PMB_WLAN_RTM_TD_CONFIG_5         0xA5008760UL

#define PMB_WLAN_RTM_RSSI_CONV_FACTOR_MASK   0x000000FFUL
#define PMB_WLAN_RTM_RSSI_CONV_FACTOR_WIDTH  8
#define PMB_WLAN_RTM_RSSI_CONV_FACTOR_SHIFT  0
#define PMB_WLAN_RTM_RSSI_CONV_FACTOR_SIGNED 0

/* Register WLAN_RTM_TD_RSSI_STATUS (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_RSSI_STATUS         0x0064
#define ABS_PMB_WLAN_RTM_TD_RSSI_STATUS     0xA5008764UL

#define PMB_WLAN_RTM_TD_RSSI_LTF_DBM_MASK   0x000000FFUL
#define PMB_WLAN_RTM_TD_RSSI_LTF_DBM_WIDTH  8
#define PMB_WLAN_RTM_TD_RSSI_LTF_DBM_SHIFT  0
#define PMB_WLAN_RTM_TD_RSSI_LTF_DBM_SIGNED 0

/* Register WLAN_RTM_TD_STATS_COUNTER_2 (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_STATS_COUNTER_2             0x006C
#define ABS_PMB_WLAN_RTM_TD_STATS_COUNTER_2         0xA500876CUL

#define PMB_WLAN_RTM_MID_PACKET_DETECT_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RTM_MID_PACKET_DETECT_COUNT_WIDTH  24
#define PMB_WLAN_RTM_MID_PACKET_DETECT_COUNT_SHIFT  0
#define PMB_WLAN_RTM_MID_PACKET_DETECT_COUNT_SIGNED 0

/* Register WLAN_RTM_TD_DEBUG (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_DEBUG        0x0070
#define ABS_PMB_WLAN_RTM_TD_DEBUG    0xA5008770UL

#define PMB_WLAN_RTM_TD_DEBUG_MASK   0x00000003UL
#define PMB_WLAN_RTM_TD_DEBUG_WIDTH  2
#define PMB_WLAN_RTM_TD_DEBUG_SHIFT  0
#define PMB_WLAN_RTM_TD_DEBUG_SIGNED 0

/* Register WLAN_RTM_TD_DEBUG_VALID (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_DEBUG_VALID        0x0074
#define ABS_PMB_WLAN_RTM_TD_DEBUG_VALID    0xA5008774UL

#define PMB_WLAN_RTM_TD_DEBUG_VALID_MASK   0x000FFFFFUL
#define PMB_WLAN_RTM_TD_DEBUG_VALID_WIDTH  20
#define PMB_WLAN_RTM_TD_DEBUG_VALID_SHIFT  0
#define PMB_WLAN_RTM_TD_DEBUG_VALID_SIGNED 0

/* Register WLAN_RTM_TD_DEBUG_ENABLE (PMR_WLANRTMTD) */
#define PMB_WLAN_RTM_TD_DEBUG_ENABLE        0x0078
#define ABS_PMB_WLAN_RTM_TD_DEBUG_ENABLE    0xA5008778UL

#define PMB_WLAN_RTM_TD_DEBUG_ENABLE_MASK   0x000FFFFFUL
#define PMB_WLAN_RTM_TD_DEBUG_ENABLE_WIDTH  20
#define PMB_WLAN_RTM_TD_DEBUG_ENABLE_SHIFT  0
#define PMB_WLAN_RTM_TD_DEBUG_ENABLE_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_1 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_1      0x0000
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_1  0xA5008C00UL

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_ALL_MASK    0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_ALL_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_ALL_SHIFT   0
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_ALL_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU_MASK    0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU_SHIFT   4
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU2_MASK   0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU2_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU2_SHIFT  5
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU2_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU3_MASK   0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU3_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU3_SHIFT  6
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU3_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU4_MASK   0x00000080UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU4_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU4_SHIFT  7
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCU4_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_ECU_MASK    0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_ECU_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_ECU_SHIFT   12
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_ECU_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP_MASK    0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP_SHIFT   16
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP2_MASK   0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP2_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP2_SHIFT  17
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP2_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP3_MASK   0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP3_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP3_SHIFT  18
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP3_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP4_MASK   0x00080000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP4_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP4_SHIFT  19
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP4_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP5_MASK   0x00100000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP5_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP5_SHIFT  20
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP5_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP6_MASK   0x00200000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP6_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP6_SHIFT  21
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MCP6_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_2 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_2         0x0004
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_2     0xA5008C04UL

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_BUS_MASK       0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_BUS_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_BUS_SHIFT      0
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_BUS_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_UCC_MASK       0x00000002UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_UCC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_UCC_SHIFT      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_UCC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_EDC_MASK       0x00000004UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_EDC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_EDC_SHIFT      2
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_EDC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_EFS_MASK       0x00000008UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_EFS_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_EFS_SHIFT      3
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_EFS_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_QM_MASK        0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_QM_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_QM_SHIFT       4
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_QM_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP_MASK       0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP_SHIFT      5
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP2_MASK      0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP2_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP2_SHIFT     6
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP2_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP3_MASK      0x00000080UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP3_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP3_SHIFT     7
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP3_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP4_MASK      0x00000100UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP4_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP4_SHIFT     8
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP4_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP5_MASK      0x00000200UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP5_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP5_SHIFT     9
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP5_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP6_MASK      0x00000400UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP6_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP6_SHIFT     10
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP6_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP7_MASK      0x00000800UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP7_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP7_SHIFT     11
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP7_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP8_MASK      0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP8_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP8_SHIFT     12
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP8_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP9_MASK      0x00002000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP9_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP9_SHIFT     13
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP9_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP10_MASK     0x00004000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP10_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP10_SHIFT    14
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP10_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP11_MASK     0x00008000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP11_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP11_SHIFT    15
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP11_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP12_MASK     0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP12_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP12_SHIFT    16
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SCP12_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP_MASK     0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP_SHIFT    17
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP2_MASK    0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP2_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP2_SHIFT   18
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP2_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP3_MASK    0x00080000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP3_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP3_SHIFT   19
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP3_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP4_MASK    0x00100000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP4_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP4_SHIFT   20
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP4_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TSO_MASK       0x00200000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TSO_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TSO_SHIFT      21
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TSO_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TSO2_MASK      0x00400000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TSO2_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TSO2_SHIFT     22
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TSO2_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RPU_ETS_MASK   0x00800000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RPU_ETS_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RPU_ETS_SHIFT  23
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RPU_ETS_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_3 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_3               0x0008
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_3           0xA5008C08UL

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DEMAPPER_MASK        0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DEMAPPER_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DEMAPPER_SHIFT       0
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DEMAPPER_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DERAND_MASK          0x00000002UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DERAND_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DERAND_SHIFT         1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DERAND_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DFE_MASK             0x00000004UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DFE_WIDTH            1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DFE_SHIFT            2
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DFE_SIGNED           0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DFE2_MASK            0x00000008UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DFE2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DFE2_SHIFT           3
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DFE2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_FFT_MASK             0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_FFT_WIDTH            1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_FFT_SHIFT            4
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_FFT_SIGNED           0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_HSBDI_MASK           0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_HSBDI_WIDTH          1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_HSBDI_SHIFT          5
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_HSBDI_SIGNED         0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LDPC_MASK            0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LDPC_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LDPC_SHIFT           6
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LDPC_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LDPC2_MASK           0x00000080UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LDPC2_WIDTH          1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LDPC2_SHIFT          7
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LDPC2_SIGNED         0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OD_MASK              0x00000100UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OD_WIDTH             1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OD_SHIFT             8
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OD_SIGNED            0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OD2_MASK             0x00000200UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OD2_WIDTH            1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OD2_SHIFT            9
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OD2_SIGNED           0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OUTPROC_MASK         0x00000400UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OUTPROC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OUTPROC_SHIFT        10
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OUTPROC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OUTPROC2_MASK        0x00000800UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OUTPROC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OUTPROC2_SHIFT       11
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_OUTPROC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_PACKER_MASK          0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_PACKER_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_PACKER_SHIFT         12
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_PACKER_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_PACKER2_MASK         0x00002000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_PACKER2_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_PACKER2_SHIFT        13
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_PACKER2_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RESAMP_MASK          0x00004000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RESAMP_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RESAMP_SHIFT         14
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RESAMP_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TS_SYNC_MASK         0x00008000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TS_SYNC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TS_SYNC_SHIFT        15
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TS_SYNC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TS_SYNC2_MASK        0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TS_SYNC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TS_SYNC2_SHIFT       16
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TS_SYNC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_VIT_MASK             0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_VIT_WIDTH            1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_VIT_SHIFT            17
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_VIT_SIGNED           0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_VIT2_MASK            0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_VIT2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_VIT2_SHIFT           18
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_VIT2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_VIT3_MASK            0x00080000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_VIT3_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_VIT3_SHIFT           19
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_VIT3_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LTE_CRYPTO_MASK      0x00400000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LTE_CRYPTO_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LTE_CRYPTO_SHIFT     22
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LTE_CRYPTO_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LTE_TURBO_DEC_MASK   0x00800000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LTE_TURBO_DEC_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LTE_TURBO_DEC_SHIFT  23
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LTE_TURBO_DEC_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_4 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_4           0x000C
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_4       0xA5008C0CUL

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC_MASK         0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC_SHIFT        0
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC2_MASK        0x00000002UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC2_SHIFT       1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC3_MASK        0x00000004UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC3_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC3_SHIFT       2
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC3_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC4_MASK        0x00000008UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC4_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC4_SHIFT       3
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_AGC4_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_CRYPTO_MASK      0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_CRYPTO_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_CRYPTO_SHIFT     4
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_CRYPTO_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MAC_CTRL_MASK    0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MAC_CTRL_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MAC_CTRL_SHIFT   5
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MAC_CTRL_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_FFT_MASK    0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_FFT_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_FFT_SHIFT   6
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_FFT_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SVD_MASK         0x00000080UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SVD_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SVD_SHIFT        7
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_SVD_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DEPARSER_MASK    0x00000100UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DEPARSER_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DEPARSER_SHIFT   8
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_DEPARSER_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_ED_MASK          0x00000400UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_ED_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_ED_SHIFT         10
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_ED_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MIMO_MASK        0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MIMO_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MIMO_SHIFT       12
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_MIMO_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RADAR_MASK       0x00004000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RADAR_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RADAR_SHIFT      14
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RADAR_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RF_CTRL_MASK     0x00008000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RF_CTRL_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RF_CTRL_SHIFT    15
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RF_CTRL_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_CTRL_MASK   0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_CTRL_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_CTRL_SHIFT  16
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_CTRL_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RXP_MASK         0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RXP_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RXP_SHIFT        17
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RXP_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TIMERS_MASK      0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TIMERS_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TIMERS_SHIFT     18
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TIMERS_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXP_MASK         0x00400000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXP_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXP_SHIFT        22
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXP_SIGNED       0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_5 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_5               0x0010
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_STATUS_5           0xA5008C10UL

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI_MASK        0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI_SHIFT       0
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI2_MASK       0x00000002UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI2_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI2_SHIFT      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI2_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI3_MASK       0x00000004UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI3_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI3_SHIFT      2
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI3_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI4_MASK       0x00000008UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI4_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI4_SHIFT      3
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_BDI4_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_LDPC_MASK       0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_LDPC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_LDPC_SHIFT      4
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_LDPC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_VIT_MASK        0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_VIT_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_VIT_SHIFT       5
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_VIT_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_VIT2_MASK       0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_VIT2_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_VIT2_SHIFT      6
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_WLAN_VIT2_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LTE_UPLINK_MASK      0x00000100UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LTE_UPLINK_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LTE_UPLINK_SHIFT     8
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_LTE_UPLINK_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_FFT2_MASK            0x00000800UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_FFT2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_FFT2_SHIFT           11
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_FFT2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP5_MASK          0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP5_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP5_SHIFT         12
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP5_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP6_MASK          0x00002000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP6_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP6_SHIFT         13
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP6_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP7_MASK          0x00004000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP7_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP7_SHIFT         14
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP7_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP8_MASK          0x00008000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP8_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP8_SHIFT         15
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_TXSCP8_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_GNSS_CORR_MASK       0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_GNSS_CORR_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_GNSS_CORR_SHIFT      16
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_GNSS_CORR_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RPU_LOG_MASK         0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RPU_LOG_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RPU_LOG_SHIFT        17
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_RPU_LOG_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_GNSS_VEC_PROC_MASK   0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_GNSS_VEC_PROC_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_GNSS_VEC_PROC_SHIFT  18
#define PMB_RPU_CLOCK_RESET_CLOCK_STATUS_GNSS_VEC_PROC_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_1 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_1      0x0020
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_1  0xA5008C20UL

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_ALL_MASK    0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_ALL_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_ALL_SHIFT   0
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_ALL_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU_MASK    0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU_SHIFT   4
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU2_MASK   0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU2_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU2_SHIFT  5
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU2_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU3_MASK   0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU3_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU3_SHIFT  6
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU3_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU4_MASK   0x00000080UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU4_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU4_SHIFT  7
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCU4_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_ECU_MASK    0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_ECU_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_ECU_SHIFT   12
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_ECU_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP_MASK    0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP_SHIFT   16
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP2_MASK   0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP2_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP2_SHIFT  17
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP2_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP3_MASK   0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP3_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP3_SHIFT  18
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP3_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP4_MASK   0x00080000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP4_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP4_SHIFT  19
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP4_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP5_MASK   0x00100000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP5_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP5_SHIFT  20
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP5_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP6_MASK   0x00200000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP6_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP6_SHIFT  21
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MCP6_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_2 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_2         0x0024
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_2     0xA5008C24UL

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_BUS_MASK       0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_BUS_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_BUS_SHIFT      0
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_BUS_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_UCC_MASK       0x00000002UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_UCC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_UCC_SHIFT      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_UCC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_EDC_MASK       0x00000004UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_EDC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_EDC_SHIFT      2
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_EDC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_EFS_MASK       0x00000008UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_EFS_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_EFS_SHIFT      3
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_EFS_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_QM_MASK        0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_QM_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_QM_SHIFT       4
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_QM_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP_MASK       0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP_SHIFT      5
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP2_MASK      0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP2_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP2_SHIFT     6
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP2_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP3_MASK      0x00000080UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP3_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP3_SHIFT     7
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP3_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP4_MASK      0x00000100UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP4_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP4_SHIFT     8
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP4_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP5_MASK      0x00000200UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP5_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP5_SHIFT     9
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP5_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP6_MASK      0x00000400UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP6_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP6_SHIFT     10
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP6_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP7_MASK      0x00000800UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP7_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP7_SHIFT     11
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP7_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP8_MASK      0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP8_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP8_SHIFT     12
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP8_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP9_MASK      0x00002000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP9_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP9_SHIFT     13
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP9_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP10_MASK     0x00004000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP10_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP10_SHIFT    14
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP10_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP11_MASK     0x00008000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP11_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP11_SHIFT    15
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP11_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP12_MASK     0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP12_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP12_SHIFT    16
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SCP12_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP_MASK     0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP_SHIFT    17
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP2_MASK    0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP2_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP2_SHIFT   18
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP2_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP3_MASK    0x00080000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP3_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP3_SHIFT   19
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP3_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP4_MASK    0x00100000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP4_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP4_SHIFT   20
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP4_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TSO_MASK       0x00200000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TSO_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TSO_SHIFT      21
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TSO_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TSO2_MASK      0x00400000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TSO2_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TSO2_SHIFT     22
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TSO2_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RPU_ETS_MASK   0x00800000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RPU_ETS_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RPU_ETS_SHIFT  23
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RPU_ETS_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_3 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_3               0x0028
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_3           0xA5008C28UL

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DEMAPPER_MASK        0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DEMAPPER_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DEMAPPER_SHIFT       0
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DEMAPPER_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DERAND_MASK          0x00000002UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DERAND_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DERAND_SHIFT         1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DERAND_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DFE_MASK             0x00000004UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DFE_WIDTH            1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DFE_SHIFT            2
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DFE_SIGNED           0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DFE2_MASK            0x00000008UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DFE2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DFE2_SHIFT           3
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DFE2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_FFT_MASK             0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_FFT_WIDTH            1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_FFT_SHIFT            4
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_FFT_SIGNED           0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_HSBDI_MASK           0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_HSBDI_WIDTH          1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_HSBDI_SHIFT          5
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_HSBDI_SIGNED         0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LDPC_MASK            0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LDPC_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LDPC_SHIFT           6
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LDPC_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LDPC2_MASK           0x00000080UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LDPC2_WIDTH          1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LDPC2_SHIFT          7
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LDPC2_SIGNED         0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OD_MASK              0x00000100UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OD_WIDTH             1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OD_SHIFT             8
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OD_SIGNED            0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OD2_MASK             0x00000200UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OD2_WIDTH            1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OD2_SHIFT            9
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OD2_SIGNED           0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OUTPROC_MASK         0x00000400UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OUTPROC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OUTPROC_SHIFT        10
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OUTPROC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OUTPROC2_MASK        0x00000800UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OUTPROC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OUTPROC2_SHIFT       11
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_OUTPROC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_PACKER_MASK          0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_PACKER_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_PACKER_SHIFT         12
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_PACKER_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_PACKER2_MASK         0x00002000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_PACKER2_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_PACKER2_SHIFT        13
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_PACKER2_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RESAMP_MASK          0x00004000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RESAMP_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RESAMP_SHIFT         14
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RESAMP_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TS_SYNC_MASK         0x00008000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TS_SYNC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TS_SYNC_SHIFT        15
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TS_SYNC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TS_SYNC2_MASK        0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TS_SYNC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TS_SYNC2_SHIFT       16
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TS_SYNC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_VIT_MASK             0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_VIT_WIDTH            1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_VIT_SHIFT            17
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_VIT_SIGNED           0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_VIT2_MASK            0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_VIT2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_VIT2_SHIFT           18
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_VIT2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_VIT3_MASK            0x00080000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_VIT3_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_VIT3_SHIFT           19
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_VIT3_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LTE_CRYPTO_MASK      0x00400000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LTE_CRYPTO_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LTE_CRYPTO_SHIFT     22
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LTE_CRYPTO_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LTE_TURBO_DEC_MASK   0x00800000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LTE_TURBO_DEC_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LTE_TURBO_DEC_SHIFT  23
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LTE_TURBO_DEC_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_4 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_4           0x002C
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_4       0xA5008C2CUL

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC_MASK         0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC_SHIFT        0
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC2_MASK        0x00000002UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC2_SHIFT       1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC3_MASK        0x00000004UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC3_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC3_SHIFT       2
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC3_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC4_MASK        0x00000008UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC4_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC4_SHIFT       3
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_AGC4_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_CRYPTO_MASK      0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_CRYPTO_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_CRYPTO_SHIFT     4
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_CRYPTO_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MAC_CTRL_MASK    0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MAC_CTRL_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MAC_CTRL_SHIFT   5
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MAC_CTRL_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_FFT_MASK    0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_FFT_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_FFT_SHIFT   6
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_FFT_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SVD_MASK         0x00000080UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SVD_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SVD_SHIFT        7
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_SVD_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DEPARSER_MASK    0x00000100UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DEPARSER_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DEPARSER_SHIFT   8
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_DEPARSER_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_ED_MASK          0x00000400UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_ED_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_ED_SHIFT         10
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_ED_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MIMO_MASK        0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MIMO_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MIMO_SHIFT       12
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_MIMO_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RADAR_MASK       0x00004000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RADAR_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RADAR_SHIFT      14
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RADAR_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RF_CTRL_MASK     0x00008000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RF_CTRL_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RF_CTRL_SHIFT    15
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RF_CTRL_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_CTRL_MASK   0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_CTRL_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_CTRL_SHIFT  16
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_CTRL_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RXP_MASK         0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RXP_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RXP_SHIFT        17
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RXP_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TIMERS_MASK      0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TIMERS_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TIMERS_SHIFT     18
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TIMERS_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXP_MASK         0x00400000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXP_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXP_SHIFT        22
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXP_SIGNED       0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_5 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_5               0x0030
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_ENABLE_5           0xA5008C30UL

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI_MASK        0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI_SHIFT       0
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI2_MASK       0x00000002UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI2_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI2_SHIFT      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI2_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI3_MASK       0x00000004UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI3_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI3_SHIFT      2
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI3_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI4_MASK       0x00000008UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI4_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI4_SHIFT      3
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_BDI4_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_LDPC_MASK       0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_LDPC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_LDPC_SHIFT      4
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_LDPC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_VIT_MASK        0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_VIT_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_VIT_SHIFT       5
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_VIT_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_VIT2_MASK       0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_VIT2_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_VIT2_SHIFT      6
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_WLAN_VIT2_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LTE_UPLINK_MASK      0x00000100UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LTE_UPLINK_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LTE_UPLINK_SHIFT     8
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_LTE_UPLINK_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_FFT2_MASK            0x00000800UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_FFT2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_FFT2_SHIFT           11
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_FFT2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP5_MASK          0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP5_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP5_SHIFT         12
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP5_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP6_MASK          0x00002000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP6_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP6_SHIFT         13
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP6_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP7_MASK          0x00004000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP7_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP7_SHIFT         14
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP7_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP8_MASK          0x00008000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP8_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP8_SHIFT         15
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_TXSCP8_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_GNSS_CORR_MASK       0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_GNSS_CORR_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_GNSS_CORR_SHIFT      16
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_GNSS_CORR_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RPU_LOG_MASK         0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RPU_LOG_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RPU_LOG_SHIFT        17
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_RPU_LOG_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_GNSS_VEC_PROC_MASK   0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_GNSS_VEC_PROC_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_GNSS_VEC_PROC_SHIFT  18
#define PMB_RPU_CLOCK_RESET_CLOCK_ENABLE_GNSS_VEC_PROC_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_1 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_1      0x0040
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_1  0xA5008C40UL

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_ALL_MASK    0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_ALL_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_ALL_SHIFT   0
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_ALL_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU_MASK    0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU_SHIFT   4
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU2_MASK   0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU2_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU2_SHIFT  5
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU2_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU3_MASK   0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU3_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU3_SHIFT  6
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU3_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU4_MASK   0x00000080UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU4_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU4_SHIFT  7
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCU4_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_ECU_MASK    0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_ECU_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_ECU_SHIFT   12
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_ECU_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP_MASK    0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP_SHIFT   16
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP2_MASK   0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP2_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP2_SHIFT  17
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP2_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP3_MASK   0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP3_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP3_SHIFT  18
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP3_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP4_MASK   0x00080000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP4_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP4_SHIFT  19
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP4_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP5_MASK   0x00100000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP5_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP5_SHIFT  20
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP5_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP6_MASK   0x00200000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP6_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP6_SHIFT  21
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MCP6_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_2 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_2         0x0044
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_2     0xA5008C44UL

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_BUS_MASK       0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_BUS_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_BUS_SHIFT      0
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_BUS_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_UCC_MASK       0x00000002UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_UCC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_UCC_SHIFT      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_UCC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_EDC_MASK       0x00000004UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_EDC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_EDC_SHIFT      2
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_EDC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_EFS_MASK       0x00000008UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_EFS_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_EFS_SHIFT      3
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_EFS_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_QM_MASK        0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_QM_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_QM_SHIFT       4
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_QM_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP_MASK       0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP_SHIFT      5
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP2_MASK      0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP2_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP2_SHIFT     6
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP2_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP3_MASK      0x00000080UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP3_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP3_SHIFT     7
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP3_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP4_MASK      0x00000100UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP4_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP4_SHIFT     8
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP4_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP5_MASK      0x00000200UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP5_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP5_SHIFT     9
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP5_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP6_MASK      0x00000400UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP6_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP6_SHIFT     10
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP6_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP7_MASK      0x00000800UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP7_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP7_SHIFT     11
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP7_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP8_MASK      0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP8_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP8_SHIFT     12
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP8_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP9_MASK      0x00002000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP9_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP9_SHIFT     13
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP9_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP10_MASK     0x00004000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP10_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP10_SHIFT    14
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP10_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP11_MASK     0x00008000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP11_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP11_SHIFT    15
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP11_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP12_MASK     0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP12_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP12_SHIFT    16
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SCP12_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP_MASK     0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP_SHIFT    17
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP2_MASK    0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP2_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP2_SHIFT   18
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP2_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP3_MASK    0x00080000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP3_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP3_SHIFT   19
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP3_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP4_MASK    0x00100000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP4_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP4_SHIFT   20
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP4_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TSO_MASK       0x00200000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TSO_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TSO_SHIFT      21
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TSO_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TSO2_MASK      0x00400000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TSO2_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TSO2_SHIFT     22
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TSO2_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RPU_ETS_MASK   0x00800000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RPU_ETS_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RPU_ETS_SHIFT  23
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RPU_ETS_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_3 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_3               0x0048
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_3           0xA5008C48UL

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DEMAPPER_MASK        0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DEMAPPER_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DEMAPPER_SHIFT       0
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DEMAPPER_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DERAND_MASK          0x00000002UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DERAND_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DERAND_SHIFT         1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DERAND_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DFE_MASK             0x00000004UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DFE_WIDTH            1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DFE_SHIFT            2
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DFE_SIGNED           0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DFE2_MASK            0x00000008UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DFE2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DFE2_SHIFT           3
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DFE2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_FFT_MASK             0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_FFT_WIDTH            1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_FFT_SHIFT            4
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_FFT_SIGNED           0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_HSBDI_MASK           0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_HSBDI_WIDTH          1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_HSBDI_SHIFT          5
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_HSBDI_SIGNED         0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LDPC_MASK            0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LDPC_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LDPC_SHIFT           6
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LDPC_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LDPC2_MASK           0x00000080UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LDPC2_WIDTH          1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LDPC2_SHIFT          7
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LDPC2_SIGNED         0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OD_MASK              0x00000100UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OD_WIDTH             1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OD_SHIFT             8
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OD_SIGNED            0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OD2_MASK             0x00000200UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OD2_WIDTH            1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OD2_SHIFT            9
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OD2_SIGNED           0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OUTPROC_MASK         0x00000400UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OUTPROC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OUTPROC_SHIFT        10
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OUTPROC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OUTPROC2_MASK        0x00000800UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OUTPROC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OUTPROC2_SHIFT       11
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_OUTPROC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_PACKER_MASK          0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_PACKER_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_PACKER_SHIFT         12
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_PACKER_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_PACKER2_MASK         0x00002000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_PACKER2_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_PACKER2_SHIFT        13
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_PACKER2_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RESAMP_MASK          0x00004000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RESAMP_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RESAMP_SHIFT         14
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RESAMP_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TS_SYNC_MASK         0x00008000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TS_SYNC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TS_SYNC_SHIFT        15
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TS_SYNC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TS_SYNC2_MASK        0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TS_SYNC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TS_SYNC2_SHIFT       16
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TS_SYNC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_VIT_MASK             0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_VIT_WIDTH            1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_VIT_SHIFT            17
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_VIT_SIGNED           0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_VIT2_MASK            0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_VIT2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_VIT2_SHIFT           18
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_VIT2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_VIT3_MASK            0x00080000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_VIT3_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_VIT3_SHIFT           19
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_VIT3_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LTE_CRYPTO_MASK      0x00400000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LTE_CRYPTO_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LTE_CRYPTO_SHIFT     22
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LTE_CRYPTO_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LTE_TURBO_DEC_MASK   0x00800000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LTE_TURBO_DEC_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LTE_TURBO_DEC_SHIFT  23
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LTE_TURBO_DEC_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_4 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_4           0x004C
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_4       0xA5008C4CUL

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC_MASK         0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC_SHIFT        0
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC2_MASK        0x00000002UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC2_SHIFT       1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC3_MASK        0x00000004UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC3_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC3_SHIFT       2
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC3_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC4_MASK        0x00000008UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC4_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC4_SHIFT       3
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_AGC4_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_CRYPTO_MASK      0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_CRYPTO_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_CRYPTO_SHIFT     4
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_CRYPTO_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MAC_CTRL_MASK    0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MAC_CTRL_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MAC_CTRL_SHIFT   5
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MAC_CTRL_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_FFT_MASK    0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_FFT_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_FFT_SHIFT   6
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_FFT_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SVD_MASK         0x00000080UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SVD_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SVD_SHIFT        7
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_SVD_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DEPARSER_MASK    0x00000100UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DEPARSER_WIDTH   1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DEPARSER_SHIFT   8
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_DEPARSER_SIGNED  0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_ED_MASK          0x00000400UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_ED_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_ED_SHIFT         10
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_ED_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MIMO_MASK        0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MIMO_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MIMO_SHIFT       12
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_MIMO_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RADAR_MASK       0x00004000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RADAR_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RADAR_SHIFT      14
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RADAR_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RF_CTRL_MASK     0x00008000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RF_CTRL_WIDTH    1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RF_CTRL_SHIFT    15
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RF_CTRL_SIGNED   0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_CTRL_MASK   0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_CTRL_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_CTRL_SHIFT  16
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_CTRL_SIGNED 0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RXP_MASK         0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RXP_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RXP_SHIFT        17
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RXP_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TIMERS_MASK      0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TIMERS_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TIMERS_SHIFT     18
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TIMERS_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXP_MASK         0x00400000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXP_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXP_SHIFT        22
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXP_SIGNED       0

/* Register RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_5 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_5               0x0050
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_CLOCK_DISABLE_5           0xA5008C50UL

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI_MASK        0x00000001UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI_SHIFT       0
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI2_MASK       0x00000002UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI2_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI2_SHIFT      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI2_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI3_MASK       0x00000004UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI3_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI3_SHIFT      2
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI3_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI4_MASK       0x00000008UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI4_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI4_SHIFT      3
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_BDI4_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_LDPC_MASK       0x00000010UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_LDPC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_LDPC_SHIFT      4
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_LDPC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_VIT_MASK        0x00000020UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_VIT_WIDTH       1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_VIT_SHIFT       5
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_VIT_SIGNED      0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_VIT2_MASK       0x00000040UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_VIT2_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_VIT2_SHIFT      6
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_WLAN_VIT2_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LTE_UPLINK_MASK      0x00000100UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LTE_UPLINK_WIDTH     1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LTE_UPLINK_SHIFT     8
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_LTE_UPLINK_SIGNED    0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_FFT2_MASK            0x00000800UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_FFT2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_FFT2_SHIFT           11
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_FFT2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP5_MASK          0x00001000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP5_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP5_SHIFT         12
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP5_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP6_MASK          0x00002000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP6_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP6_SHIFT         13
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP6_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP7_MASK          0x00004000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP7_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP7_SHIFT         14
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP7_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP8_MASK          0x00008000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP8_WIDTH         1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP8_SHIFT         15
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_TXSCP8_SIGNED        0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_GNSS_CORR_MASK       0x00010000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_GNSS_CORR_WIDTH      1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_GNSS_CORR_SHIFT      16
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_GNSS_CORR_SIGNED     0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RPU_LOG_MASK         0x00020000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RPU_LOG_WIDTH        1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RPU_LOG_SHIFT        17
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_RPU_LOG_SIGNED       0

#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_GNSS_VEC_PROC_MASK   0x00040000UL
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_GNSS_VEC_PROC_WIDTH  1
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_GNSS_VEC_PROC_SHIFT  18
#define PMB_RPU_CLOCK_RESET_CLOCK_DISABLE_GNSS_VEC_PROC_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_RESET_STATUS_1 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_STATUS_1      0x0060
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_STATUS_1  0xA5008C60UL

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCU_MASK    0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCU_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCU_SHIFT   4
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCU_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCU2_MASK   0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCU2_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCU2_SHIFT  5
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCU2_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_ECU_MASK    0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_ECU_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_ECU_SHIFT   12
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_ECU_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP_MASK    0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP_SHIFT   16
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP2_MASK   0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP2_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP2_SHIFT  17
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP2_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP3_MASK   0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP3_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP3_SHIFT  18
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP3_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP4_MASK   0x00080000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP4_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP4_SHIFT  19
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP4_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP5_MASK   0x00100000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP5_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP5_SHIFT  20
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP5_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP6_MASK   0x00200000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP6_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP6_SHIFT  21
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MCP6_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_RESET_STATUS_2 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_STATUS_2         0x0064
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_STATUS_2     0xA5008C64UL

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_BUS_MASK       0x00000001UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_BUS_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_BUS_SHIFT      0
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_BUS_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_UCC_MASK       0x00000002UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_UCC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_UCC_SHIFT      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_UCC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_EDC_MASK       0x00000004UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_EDC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_EDC_SHIFT      2
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_EDC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_EFS_MASK       0x00000008UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_EFS_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_EFS_SHIFT      3
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_EFS_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_QM_MASK        0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_QM_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_QM_SHIFT       4
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_QM_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP_MASK       0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP_SHIFT      5
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP2_MASK      0x00000040UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP2_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP2_SHIFT     6
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP2_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP3_MASK      0x00000080UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP3_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP3_SHIFT     7
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP3_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP4_MASK      0x00000100UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP4_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP4_SHIFT     8
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP4_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP5_MASK      0x00000200UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP5_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP5_SHIFT     9
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP5_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP6_MASK      0x00000400UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP6_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP6_SHIFT     10
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP6_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP7_MASK      0x00000800UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP7_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP7_SHIFT     11
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP7_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP8_MASK      0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP8_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP8_SHIFT     12
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP8_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP9_MASK      0x00002000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP9_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP9_SHIFT     13
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP9_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP10_MASK     0x00004000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP10_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP10_SHIFT    14
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP10_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP11_MASK     0x00008000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP11_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP11_SHIFT    15
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP11_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP12_MASK     0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP12_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP12_SHIFT    16
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SCP12_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP_MASK     0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP_SHIFT    17
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP2_MASK    0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP2_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP2_SHIFT   18
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP2_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP3_MASK    0x00080000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP3_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP3_SHIFT   19
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP3_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP4_MASK    0x00100000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP4_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP4_SHIFT   20
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP4_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TSO_MASK       0x00200000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TSO_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TSO_SHIFT      21
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TSO_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TSO2_MASK      0x00400000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TSO2_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TSO2_SHIFT     22
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TSO2_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RPU_ETS_MASK   0x00800000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RPU_ETS_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RPU_ETS_SHIFT  23
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RPU_ETS_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_RESET_STATUS_3 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_STATUS_3               0x0068
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_STATUS_3           0xA5008C68UL

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DEMAPPER_MASK        0x00000001UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DEMAPPER_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DEMAPPER_SHIFT       0
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DEMAPPER_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DERAND_MASK          0x00000002UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DERAND_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DERAND_SHIFT         1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DERAND_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DFE_MASK             0x00000004UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DFE_WIDTH            1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DFE_SHIFT            2
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DFE_SIGNED           0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DFE2_MASK            0x00000008UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DFE2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DFE2_SHIFT           3
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DFE2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_FFT_MASK             0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_FFT_WIDTH            1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_FFT_SHIFT            4
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_FFT_SIGNED           0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_HSBDI_MASK           0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_HSBDI_WIDTH          1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_HSBDI_SHIFT          5
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_HSBDI_SIGNED         0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LDPC_MASK            0x00000040UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LDPC_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LDPC_SHIFT           6
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LDPC_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LDPC2_MASK           0x00000080UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LDPC2_WIDTH          1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LDPC2_SHIFT          7
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LDPC2_SIGNED         0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OD_MASK              0x00000100UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OD_WIDTH             1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OD_SHIFT             8
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OD_SIGNED            0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OD2_MASK             0x00000200UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OD2_WIDTH            1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OD2_SHIFT            9
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OD2_SIGNED           0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OUTPROC_MASK         0x00000400UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OUTPROC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OUTPROC_SHIFT        10
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OUTPROC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OUTPROC2_MASK        0x00000800UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OUTPROC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OUTPROC2_SHIFT       11
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_OUTPROC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_PACKER_MASK          0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_PACKER_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_PACKER_SHIFT         12
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_PACKER_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_PACKER2_MASK         0x00002000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_PACKER2_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_PACKER2_SHIFT        13
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_PACKER2_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RESAMP_MASK          0x00004000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RESAMP_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RESAMP_SHIFT         14
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RESAMP_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TS_SYNC_MASK         0x00008000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TS_SYNC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TS_SYNC_SHIFT        15
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TS_SYNC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TS_SYNC2_MASK        0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TS_SYNC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TS_SYNC2_SHIFT       16
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TS_SYNC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_VIT_MASK             0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_VIT_WIDTH            1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_VIT_SHIFT            17
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_VIT_SIGNED           0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_VIT2_MASK            0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_VIT2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_VIT2_SHIFT           18
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_VIT2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_VIT3_MASK            0x00080000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_VIT3_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_VIT3_SHIFT           19
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_VIT3_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LTE_CRYPTO_MASK      0x00400000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LTE_CRYPTO_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LTE_CRYPTO_SHIFT     22
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LTE_CRYPTO_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LTE_TURBO_DEC_MASK   0x00800000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LTE_TURBO_DEC_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LTE_TURBO_DEC_SHIFT  23
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LTE_TURBO_DEC_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_RESET_STATUS_4 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_STATUS_4           0x006C
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_STATUS_4       0xA5008C6CUL

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC_MASK         0x00000001UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC_SHIFT        0
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC2_MASK        0x00000002UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC2_SHIFT       1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC3_MASK        0x00000004UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC3_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC3_SHIFT       2
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC3_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC4_MASK        0x00000008UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC4_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC4_SHIFT       3
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_AGC4_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_CRYPTO_MASK      0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_CRYPTO_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_CRYPTO_SHIFT     4
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_CRYPTO_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MAC_CTRL_MASK    0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MAC_CTRL_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MAC_CTRL_SHIFT   5
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MAC_CTRL_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_FFT_MASK    0x00000040UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_FFT_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_FFT_SHIFT   6
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_FFT_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SVD_MASK         0x00000080UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SVD_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SVD_SHIFT        7
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_SVD_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DEPARSER_MASK    0x00000100UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DEPARSER_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DEPARSER_SHIFT   8
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_DEPARSER_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_ED_MASK          0x00000400UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_ED_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_ED_SHIFT         10
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_ED_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MIMO_MASK        0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MIMO_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MIMO_SHIFT       12
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_MIMO_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RADAR_MASK       0x00004000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RADAR_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RADAR_SHIFT      14
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RADAR_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RF_CTRL_MASK     0x00008000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RF_CTRL_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RF_CTRL_SHIFT    15
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RF_CTRL_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_CTRL_MASK   0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_CTRL_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_CTRL_SHIFT  16
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_CTRL_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RXP_MASK         0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RXP_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RXP_SHIFT        17
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RXP_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TIMERS_MASK      0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TIMERS_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TIMERS_SHIFT     18
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TIMERS_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXP_MASK         0x00400000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXP_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXP_SHIFT        22
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXP_SIGNED       0

/* Register RPU_CLOCK_RESET_CTRL_RESET_STATUS_5 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_STATUS_5               0x0070
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_STATUS_5           0xA5008C70UL

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI_MASK        0x00000001UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI_SHIFT       0
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI2_MASK       0x00000002UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI2_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI2_SHIFT      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI2_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI3_MASK       0x00000004UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI3_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI3_SHIFT      2
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI3_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI4_MASK       0x00000008UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI4_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI4_SHIFT      3
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_BDI4_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_LDPC_MASK       0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_LDPC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_LDPC_SHIFT      4
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_LDPC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_VIT_MASK        0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_VIT_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_VIT_SHIFT       5
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_VIT_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_VIT2_MASK       0x00000040UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_VIT2_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_VIT2_SHIFT      6
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_WLAN_VIT2_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LTE_UPLINK_MASK      0x00000100UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LTE_UPLINK_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LTE_UPLINK_SHIFT     8
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_LTE_UPLINK_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_FFT2_MASK            0x00000800UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_FFT2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_FFT2_SHIFT           11
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_FFT2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP5_MASK          0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP5_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP5_SHIFT         12
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP5_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP6_MASK          0x00002000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP6_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP6_SHIFT         13
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP6_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP7_MASK          0x00004000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP7_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP7_SHIFT         14
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP7_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP8_MASK          0x00008000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP8_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP8_SHIFT         15
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_TXSCP8_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_GNSS_CORR_MASK       0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_GNSS_CORR_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_GNSS_CORR_SHIFT      16
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_GNSS_CORR_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RPU_LOG_MASK         0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RPU_LOG_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RPU_LOG_SHIFT        17
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_RPU_LOG_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_STATUS_GNSS_VEC_PROC_MASK   0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_GNSS_VEC_PROC_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_GNSS_VEC_PROC_SHIFT  18
#define PMB_RPU_CLOCK_RESET_RESET_STATUS_GNSS_VEC_PROC_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_RESET_ASSERT_1 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_ASSERT_1      0x0080
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_ASSERT_1  0xA5008C80UL

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCU_MASK    0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCU_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCU_SHIFT   4
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCU_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCU2_MASK   0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCU2_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCU2_SHIFT  5
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCU2_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_ECU_MASK    0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_ECU_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_ECU_SHIFT   12
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_ECU_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP_MASK    0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP_SHIFT   16
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP2_MASK   0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP2_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP2_SHIFT  17
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP2_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP3_MASK   0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP3_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP3_SHIFT  18
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP3_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP4_MASK   0x00080000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP4_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP4_SHIFT  19
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP4_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP5_MASK   0x00100000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP5_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP5_SHIFT  20
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP5_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP6_MASK   0x00200000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP6_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP6_SHIFT  21
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MCP6_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_RESET_ASSERT_2 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_ASSERT_2         0x0084
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_ASSERT_2     0xA5008C84UL

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_BUS_MASK       0x00000001UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_BUS_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_BUS_SHIFT      0
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_BUS_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_UCC_MASK       0x00000002UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_UCC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_UCC_SHIFT      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_UCC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_EDC_MASK       0x00000004UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_EDC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_EDC_SHIFT      2
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_EDC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_EFS_MASK       0x00000008UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_EFS_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_EFS_SHIFT      3
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_EFS_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_QM_MASK        0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_QM_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_QM_SHIFT       4
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_QM_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP_MASK       0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP_SHIFT      5
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP2_MASK      0x00000040UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP2_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP2_SHIFT     6
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP2_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP3_MASK      0x00000080UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP3_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP3_SHIFT     7
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP3_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP4_MASK      0x00000100UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP4_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP4_SHIFT     8
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP4_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP5_MASK      0x00000200UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP5_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP5_SHIFT     9
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP5_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP6_MASK      0x00000400UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP6_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP6_SHIFT     10
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP6_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP7_MASK      0x00000800UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP7_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP7_SHIFT     11
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP7_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP8_MASK      0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP8_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP8_SHIFT     12
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP8_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP9_MASK      0x00002000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP9_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP9_SHIFT     13
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP9_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP10_MASK     0x00004000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP10_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP10_SHIFT    14
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP10_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP11_MASK     0x00008000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP11_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP11_SHIFT    15
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP11_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP12_MASK     0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP12_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP12_SHIFT    16
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SCP12_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP_MASK     0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP_SHIFT    17
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP2_MASK    0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP2_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP2_SHIFT   18
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP2_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP3_MASK    0x00080000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP3_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP3_SHIFT   19
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP3_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP4_MASK    0x00100000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP4_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP4_SHIFT   20
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP4_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TSO_MASK       0x00200000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TSO_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TSO_SHIFT      21
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TSO_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TSO2_MASK      0x00400000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TSO2_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TSO2_SHIFT     22
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TSO2_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RPU_ETS_MASK   0x00800000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RPU_ETS_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RPU_ETS_SHIFT  23
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RPU_ETS_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_RESET_ASSERT_3 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_ASSERT_3               0x0088
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_ASSERT_3           0xA5008C88UL

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DEMAPPER_MASK        0x00000001UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DEMAPPER_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DEMAPPER_SHIFT       0
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DEMAPPER_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DERAND_MASK          0x00000002UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DERAND_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DERAND_SHIFT         1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DERAND_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DFE_MASK             0x00000004UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DFE_WIDTH            1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DFE_SHIFT            2
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DFE_SIGNED           0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DFE2_MASK            0x00000008UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DFE2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DFE2_SHIFT           3
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DFE2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_FFT_MASK             0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_FFT_WIDTH            1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_FFT_SHIFT            4
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_FFT_SIGNED           0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_HSBDI_MASK           0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_HSBDI_WIDTH          1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_HSBDI_SHIFT          5
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_HSBDI_SIGNED         0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LDPC_MASK            0x00000040UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LDPC_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LDPC_SHIFT           6
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LDPC_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LDPC2_MASK           0x00000080UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LDPC2_WIDTH          1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LDPC2_SHIFT          7
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LDPC2_SIGNED         0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OD_MASK              0x00000100UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OD_WIDTH             1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OD_SHIFT             8
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OD_SIGNED            0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OD2_MASK             0x00000200UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OD2_WIDTH            1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OD2_SHIFT            9
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OD2_SIGNED           0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OUTPROC_MASK         0x00000400UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OUTPROC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OUTPROC_SHIFT        10
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OUTPROC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OUTPROC2_MASK        0x00000800UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OUTPROC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OUTPROC2_SHIFT       11
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_OUTPROC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_PACKER_MASK          0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_PACKER_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_PACKER_SHIFT         12
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_PACKER_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_PACKER2_MASK         0x00002000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_PACKER2_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_PACKER2_SHIFT        13
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_PACKER2_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RESAMP_MASK          0x00004000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RESAMP_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RESAMP_SHIFT         14
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RESAMP_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TS_SYNC_MASK         0x00008000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TS_SYNC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TS_SYNC_SHIFT        15
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TS_SYNC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TS_SYNC2_MASK        0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TS_SYNC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TS_SYNC2_SHIFT       16
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TS_SYNC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_VIT_MASK             0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_VIT_WIDTH            1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_VIT_SHIFT            17
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_VIT_SIGNED           0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_VIT2_MASK            0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_VIT2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_VIT2_SHIFT           18
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_VIT2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_VIT3_MASK            0x00080000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_VIT3_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_VIT3_SHIFT           19
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_VIT3_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LTE_CRYPTO_MASK      0x00400000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LTE_CRYPTO_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LTE_CRYPTO_SHIFT     22
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LTE_CRYPTO_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LTE_TURBO_DEC_MASK   0x00800000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LTE_TURBO_DEC_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LTE_TURBO_DEC_SHIFT  23
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LTE_TURBO_DEC_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_RESET_ASSERT_4 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_ASSERT_4           0x008C
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_ASSERT_4       0xA5008C8CUL

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC_MASK         0x00000001UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC_SHIFT        0
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC2_MASK        0x00000002UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC2_SHIFT       1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC3_MASK        0x00000004UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC3_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC3_SHIFT       2
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC3_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC4_MASK        0x00000008UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC4_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC4_SHIFT       3
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_AGC4_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_CRYPTO_MASK      0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_CRYPTO_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_CRYPTO_SHIFT     4
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_CRYPTO_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MAC_CTRL_MASK    0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MAC_CTRL_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MAC_CTRL_SHIFT   5
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MAC_CTRL_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_FFT_MASK    0x00000040UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_FFT_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_FFT_SHIFT   6
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_FFT_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SVD_MASK         0x00000080UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SVD_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SVD_SHIFT        7
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_SVD_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DEPARSER_MASK    0x00000100UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DEPARSER_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DEPARSER_SHIFT   8
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_DEPARSER_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_ED_MASK          0x00000400UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_ED_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_ED_SHIFT         10
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_ED_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MIMO_MASK        0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MIMO_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MIMO_SHIFT       12
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_MIMO_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RADAR_MASK       0x00004000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RADAR_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RADAR_SHIFT      14
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RADAR_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RF_CTRL_MASK     0x00008000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RF_CTRL_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RF_CTRL_SHIFT    15
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RF_CTRL_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_CTRL_MASK   0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_CTRL_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_CTRL_SHIFT  16
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_CTRL_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RXP_MASK         0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RXP_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RXP_SHIFT        17
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RXP_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TIMERS_MASK      0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TIMERS_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TIMERS_SHIFT     18
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TIMERS_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXP_MASK         0x00400000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXP_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXP_SHIFT        22
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXP_SIGNED       0

/* Register RPU_CLOCK_RESET_CTRL_RESET_ASSERT_5 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_ASSERT_5               0x0090
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_ASSERT_5           0xA5008C90UL

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI_MASK        0x00000001UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI_SHIFT       0
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI2_MASK       0x00000002UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI2_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI2_SHIFT      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI2_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI3_MASK       0x00000004UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI3_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI3_SHIFT      2
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI3_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI4_MASK       0x00000008UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI4_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI4_SHIFT      3
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_BDI4_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_LDPC_MASK       0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_LDPC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_LDPC_SHIFT      4
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_LDPC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_VIT_MASK        0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_VIT_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_VIT_SHIFT       5
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_VIT_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_VIT2_MASK       0x00000040UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_VIT2_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_VIT2_SHIFT      6
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_WLAN_VIT2_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LTE_UPLINK_MASK      0x00000100UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LTE_UPLINK_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LTE_UPLINK_SHIFT     8
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_LTE_UPLINK_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_FFT2_MASK            0x00000800UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_FFT2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_FFT2_SHIFT           11
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_FFT2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP5_MASK          0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP5_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP5_SHIFT         12
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP5_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP6_MASK          0x00002000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP6_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP6_SHIFT         13
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP6_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP7_MASK          0x00004000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP7_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP7_SHIFT         14
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP7_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP8_MASK          0x00008000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP8_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP8_SHIFT         15
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_TXSCP8_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_GNSS_CORR_MASK       0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_GNSS_CORR_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_GNSS_CORR_SHIFT      16
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_GNSS_CORR_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RPU_LOG_MASK         0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RPU_LOG_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RPU_LOG_SHIFT        17
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_RPU_LOG_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_GNSS_VEC_PROC_MASK   0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_GNSS_VEC_PROC_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_GNSS_VEC_PROC_SHIFT  18
#define PMB_RPU_CLOCK_RESET_RESET_ASSERT_GNSS_VEC_PROC_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_1 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_1      0x00A0
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_1  0xA5008CA0UL

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCU_MASK    0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCU_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCU_SHIFT   4
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCU_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCU2_MASK   0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCU2_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCU2_SHIFT  5
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCU2_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_ECU_MASK    0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_ECU_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_ECU_SHIFT   12
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_ECU_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP_MASK    0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP_SHIFT   16
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP2_MASK   0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP2_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP2_SHIFT  17
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP2_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP3_MASK   0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP3_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP3_SHIFT  18
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP3_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP4_MASK   0x00080000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP4_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP4_SHIFT  19
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP4_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP5_MASK   0x00100000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP5_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP5_SHIFT  20
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP5_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP6_MASK   0x00200000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP6_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP6_SHIFT  21
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MCP6_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_2 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_2         0x00A4
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_2     0xA5008CA4UL

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_BUS_MASK       0x00000001UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_BUS_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_BUS_SHIFT      0
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_BUS_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_UCC_MASK       0x00000002UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_UCC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_UCC_SHIFT      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_UCC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_EDC_MASK       0x00000004UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_EDC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_EDC_SHIFT      2
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_EDC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_EFS_MASK       0x00000008UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_EFS_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_EFS_SHIFT      3
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_EFS_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_QM_MASK        0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_QM_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_QM_SHIFT       4
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_QM_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP_MASK       0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP_SHIFT      5
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP2_MASK      0x00000040UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP2_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP2_SHIFT     6
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP2_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP3_MASK      0x00000080UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP3_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP3_SHIFT     7
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP3_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP4_MASK      0x00000100UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP4_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP4_SHIFT     8
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP4_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP5_MASK      0x00000200UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP5_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP5_SHIFT     9
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP5_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP6_MASK      0x00000400UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP6_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP6_SHIFT     10
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP6_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP7_MASK      0x00000800UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP7_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP7_SHIFT     11
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP7_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP8_MASK      0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP8_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP8_SHIFT     12
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP8_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP9_MASK      0x00002000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP9_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP9_SHIFT     13
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP9_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP10_MASK     0x00004000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP10_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP10_SHIFT    14
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP10_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP11_MASK     0x00008000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP11_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP11_SHIFT    15
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP11_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP12_MASK     0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP12_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP12_SHIFT    16
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SCP12_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP_MASK     0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP_SHIFT    17
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP2_MASK    0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP2_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP2_SHIFT   18
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP2_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP3_MASK    0x00080000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP3_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP3_SHIFT   19
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP3_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP4_MASK    0x00100000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP4_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP4_SHIFT   20
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP4_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TSO_MASK       0x00200000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TSO_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TSO_SHIFT      21
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TSO_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TSO2_MASK      0x00400000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TSO2_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TSO2_SHIFT     22
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TSO2_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RPU_ETS_MASK   0x00800000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RPU_ETS_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RPU_ETS_SHIFT  23
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RPU_ETS_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_3 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_3               0x00A8
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_3           0xA5008CA8UL

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DEMAPPER_MASK        0x00000001UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DEMAPPER_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DEMAPPER_SHIFT       0
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DEMAPPER_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DERAND_MASK          0x00000002UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DERAND_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DERAND_SHIFT         1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DERAND_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DFE_MASK             0x00000004UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DFE_WIDTH            1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DFE_SHIFT            2
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DFE_SIGNED           0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DFE2_MASK            0x00000008UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DFE2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DFE2_SHIFT           3
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DFE2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_FFT_MASK             0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_FFT_WIDTH            1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_FFT_SHIFT            4
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_FFT_SIGNED           0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_HSBDI_MASK           0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_HSBDI_WIDTH          1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_HSBDI_SHIFT          5
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_HSBDI_SIGNED         0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LDPC_MASK            0x00000040UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LDPC_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LDPC_SHIFT           6
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LDPC_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LDPC2_MASK           0x00000080UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LDPC2_WIDTH          1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LDPC2_SHIFT          7
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LDPC2_SIGNED         0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OD_MASK              0x00000100UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OD_WIDTH             1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OD_SHIFT             8
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OD_SIGNED            0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OD2_MASK             0x00000200UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OD2_WIDTH            1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OD2_SHIFT            9
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OD2_SIGNED           0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OUTPROC_MASK         0x00000400UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OUTPROC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OUTPROC_SHIFT        10
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OUTPROC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OUTPROC2_MASK        0x00000800UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OUTPROC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OUTPROC2_SHIFT       11
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_OUTPROC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_PACKER_MASK          0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_PACKER_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_PACKER_SHIFT         12
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_PACKER_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_PACKER2_MASK         0x00002000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_PACKER2_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_PACKER2_SHIFT        13
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_PACKER2_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RESAMP_MASK          0x00004000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RESAMP_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RESAMP_SHIFT         14
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RESAMP_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TS_SYNC_MASK         0x00008000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TS_SYNC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TS_SYNC_SHIFT        15
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TS_SYNC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TS_SYNC2_MASK        0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TS_SYNC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TS_SYNC2_SHIFT       16
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TS_SYNC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_VIT_MASK             0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_VIT_WIDTH            1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_VIT_SHIFT            17
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_VIT_SIGNED           0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_VIT2_MASK            0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_VIT2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_VIT2_SHIFT           18
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_VIT2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_VIT3_MASK            0x00080000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_VIT3_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_VIT3_SHIFT           19
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_VIT3_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LTE_CRYPTO_MASK      0x00400000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LTE_CRYPTO_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LTE_CRYPTO_SHIFT     22
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LTE_CRYPTO_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LTE_TURBO_DEC_MASK   0x00800000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LTE_TURBO_DEC_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LTE_TURBO_DEC_SHIFT  23
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LTE_TURBO_DEC_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_4 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_4           0x00AC
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_4       0xA5008CACUL

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC_MASK         0x00000001UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC_SHIFT        0
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC2_MASK        0x00000002UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC2_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC2_SHIFT       1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC2_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC3_MASK        0x00000004UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC3_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC3_SHIFT       2
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC3_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC4_MASK        0x00000008UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC4_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC4_SHIFT       3
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_AGC4_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_CRYPTO_MASK      0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_CRYPTO_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_CRYPTO_SHIFT     4
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_CRYPTO_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MAC_CTRL_MASK    0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MAC_CTRL_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MAC_CTRL_SHIFT   5
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MAC_CTRL_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_FFT_MASK    0x00000040UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_FFT_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_FFT_SHIFT   6
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_FFT_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SVD_MASK         0x00000080UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SVD_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SVD_SHIFT        7
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_SVD_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DEPARSER_MASK    0x00000100UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DEPARSER_WIDTH   1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DEPARSER_SHIFT   8
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_DEPARSER_SIGNED  0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_ED_MASK          0x00000400UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_ED_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_ED_SHIFT         10
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_ED_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MIMO_MASK        0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MIMO_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MIMO_SHIFT       12
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_MIMO_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RADAR_MASK       0x00004000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RADAR_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RADAR_SHIFT      14
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RADAR_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RF_CTRL_MASK     0x00008000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RF_CTRL_WIDTH    1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RF_CTRL_SHIFT    15
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RF_CTRL_SIGNED   0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_CTRL_MASK   0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_CTRL_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_CTRL_SHIFT  16
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_CTRL_SIGNED 0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RXP_MASK         0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RXP_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RXP_SHIFT        17
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RXP_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TIMERS_MASK      0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TIMERS_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TIMERS_SHIFT     18
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TIMERS_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXP_MASK         0x00400000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXP_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXP_SHIFT        22
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXP_SIGNED       0

/* Register RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_5 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_5               0x00B0
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_RESET_DEASSERT_5           0xA5008CB0UL

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI_MASK        0x00000001UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI_SHIFT       0
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI2_MASK       0x00000002UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI2_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI2_SHIFT      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI2_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI3_MASK       0x00000004UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI3_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI3_SHIFT      2
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI3_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI4_MASK       0x00000008UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI4_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI4_SHIFT      3
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_BDI4_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_LDPC_MASK       0x00000010UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_LDPC_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_LDPC_SHIFT      4
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_LDPC_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_VIT_MASK        0x00000020UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_VIT_WIDTH       1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_VIT_SHIFT       5
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_VIT_SIGNED      0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_VIT2_MASK       0x00000040UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_VIT2_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_VIT2_SHIFT      6
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_WLAN_VIT2_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LTE_UPLINK_MASK      0x00000100UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LTE_UPLINK_WIDTH     1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LTE_UPLINK_SHIFT     8
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_LTE_UPLINK_SIGNED    0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_FFT2_MASK            0x00000800UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_FFT2_WIDTH           1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_FFT2_SHIFT           11
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_FFT2_SIGNED          0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP5_MASK          0x00001000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP5_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP5_SHIFT         12
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP5_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP6_MASK          0x00002000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP6_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP6_SHIFT         13
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP6_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP7_MASK          0x00004000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP7_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP7_SHIFT         14
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP7_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP8_MASK          0x00008000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP8_WIDTH         1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP8_SHIFT         15
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_TXSCP8_SIGNED        0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_GNSS_CORR_MASK       0x00010000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_GNSS_CORR_WIDTH      1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_GNSS_CORR_SHIFT      16
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_GNSS_CORR_SIGNED     0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RPU_LOG_MASK         0x00020000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RPU_LOG_WIDTH        1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RPU_LOG_SHIFT        17
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_RPU_LOG_SIGNED       0

#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_GNSS_VEC_PROC_MASK   0x00040000UL
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_GNSS_VEC_PROC_WIDTH  1
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_GNSS_VEC_PROC_SHIFT  18
#define PMB_RPU_CLOCK_RESET_RESET_DEASSERT_GNSS_VEC_PROC_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_MCU_CLK_EVENTS_0 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_MCU_CLK_EVENTS_0     0x00C0
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_MCU_CLK_EVENTS_0 0xA5008CC0UL

#define PMB_RPU_CLOCK_RESET_MCU_CLK_EVENTS_0_MASK     0x00FFFFFFUL
#define PMB_RPU_CLOCK_RESET_MCU_CLK_EVENTS_0_WIDTH    24
#define PMB_RPU_CLOCK_RESET_MCU_CLK_EVENTS_0_SHIFT    0
#define PMB_RPU_CLOCK_RESET_MCU_CLK_EVENTS_0_SIGNED   0

/* Register RPU_CLOCK_RESET_CTRL_MCU_CLK_EVENTS_1 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_MCU_CLK_EVENTS_1     0x00C4
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_MCU_CLK_EVENTS_1 0xA5008CC4UL

#define PMB_RPU_CLOCK_RESET_MCU_CLK_EVENTS_1_MASK     0x00FFFFFFUL
#define PMB_RPU_CLOCK_RESET_MCU_CLK_EVENTS_1_WIDTH    24
#define PMB_RPU_CLOCK_RESET_MCU_CLK_EVENTS_1_SHIFT    0
#define PMB_RPU_CLOCK_RESET_MCU_CLK_EVENTS_1_SIGNED   0

/* Register RPU_CLOCK_RESET_CTRL_MCU_CLK_EVENTS_2 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_MCU_CLK_EVENTS_2     0x00C8
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_MCU_CLK_EVENTS_2 0xA5008CC8UL

#define PMB_RPU_CLOCK_RESET_MCU_CLK_EVENTS_2_MASK     0x0000FFFFUL
#define PMB_RPU_CLOCK_RESET_MCU_CLK_EVENTS_2_WIDTH    16
#define PMB_RPU_CLOCK_RESET_MCU_CLK_EVENTS_2_SHIFT    0
#define PMB_RPU_CLOCK_RESET_MCU_CLK_EVENTS_2_SIGNED   0

/* Register RPU_CLOCK_RESET_CTRL_MCU2_CLK_EVENTS_0 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_MCU2_CLK_EVENTS_0     0x00CC
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_MCU2_CLK_EVENTS_0 0xA5008CCCUL

#define PMB_RPU_CLOCK_RESET_MCU2_CLK_EVENTS_0_MASK     0x00FFFFFFUL
#define PMB_RPU_CLOCK_RESET_MCU2_CLK_EVENTS_0_WIDTH    24
#define PMB_RPU_CLOCK_RESET_MCU2_CLK_EVENTS_0_SHIFT    0
#define PMB_RPU_CLOCK_RESET_MCU2_CLK_EVENTS_0_SIGNED   0

/* Register RPU_CLOCK_RESET_CTRL_MCU2_CLK_EVENTS_1 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_MCU2_CLK_EVENTS_1     0x00D0
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_MCU2_CLK_EVENTS_1 0xA5008CD0UL

#define PMB_RPU_CLOCK_RESET_MCU2_CLK_EVENTS_1_MASK     0x00FFFFFFUL
#define PMB_RPU_CLOCK_RESET_MCU2_CLK_EVENTS_1_WIDTH    24
#define PMB_RPU_CLOCK_RESET_MCU2_CLK_EVENTS_1_SHIFT    0
#define PMB_RPU_CLOCK_RESET_MCU2_CLK_EVENTS_1_SIGNED   0

/* Register RPU_CLOCK_RESET_CTRL_MCU2_CLK_EVENTS_2 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_MCU2_CLK_EVENTS_2     0x00D4
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_MCU2_CLK_EVENTS_2 0xA5008CD4UL

#define PMB_RPU_CLOCK_RESET_MCU2_CLK_EVENTS_2_MASK     0x0000FFFFUL
#define PMB_RPU_CLOCK_RESET_MCU2_CLK_EVENTS_2_WIDTH    16
#define PMB_RPU_CLOCK_RESET_MCU2_CLK_EVENTS_2_SHIFT    0
#define PMB_RPU_CLOCK_RESET_MCU2_CLK_EVENTS_2_SIGNED   0

/* Register RPU_CLOCK_RESET_CTRL_ECU_CLK_EVENTS_0 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_ECU_CLK_EVENTS_0     0x00D8
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_ECU_CLK_EVENTS_0 0xA5008CD8UL

#define PMB_RPU_CLOCK_RESET_ECU_CLK_EVENTS_0_MASK     0x00FFFFFFUL
#define PMB_RPU_CLOCK_RESET_ECU_CLK_EVENTS_0_WIDTH    24
#define PMB_RPU_CLOCK_RESET_ECU_CLK_EVENTS_0_SHIFT    0
#define PMB_RPU_CLOCK_RESET_ECU_CLK_EVENTS_0_SIGNED   0

/* Register RPU_CLOCK_RESET_CTRL_ECU_CLK_EVENTS_1 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_ECU_CLK_EVENTS_1     0x00DC
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_ECU_CLK_EVENTS_1 0xA5008CDCUL

#define PMB_RPU_CLOCK_RESET_ECU_CLK_EVENTS_1_MASK     0x00FFFFFFUL
#define PMB_RPU_CLOCK_RESET_ECU_CLK_EVENTS_1_WIDTH    24
#define PMB_RPU_CLOCK_RESET_ECU_CLK_EVENTS_1_SHIFT    0
#define PMB_RPU_CLOCK_RESET_ECU_CLK_EVENTS_1_SIGNED   0

/* Register RPU_CLOCK_RESET_CTRL_ECU_CLK_EVENTS_2 (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_ECU_CLK_EVENTS_2     0x00E0
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_ECU_CLK_EVENTS_2 0xA5008CE0UL

#define PMB_RPU_CLOCK_RESET_ECU_CLK_EVENTS_2_MASK     0x0000FFFFUL
#define PMB_RPU_CLOCK_RESET_ECU_CLK_EVENTS_2_WIDTH    16
#define PMB_RPU_CLOCK_RESET_ECU_CLK_EVENTS_2_SHIFT    0
#define PMB_RPU_CLOCK_RESET_ECU_CLK_EVENTS_2_SIGNED   0

/* Register RPU_CLOCK_RESET_CTRL_MCU_CG_WAIT (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_MCU_CG_WAIT     0x00E4
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_MCU_CG_WAIT 0xA5008CE4UL

#define PMB_RPU_CLOCK_RESET_MCU_CG_WAIT_MASK     0x0000FFFFUL
#define PMB_RPU_CLOCK_RESET_MCU_CG_WAIT_WIDTH    16
#define PMB_RPU_CLOCK_RESET_MCU_CG_WAIT_SHIFT    0
#define PMB_RPU_CLOCK_RESET_MCU_CG_WAIT_SIGNED   0

/* Register RPU_CLOCK_RESET_CTRL_MCU2_CG_WAIT (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_MCU2_CG_WAIT     0x00E8
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_MCU2_CG_WAIT 0xA5008CE8UL

#define PMB_RPU_CLOCK_RESET_MCU2_CG_WAIT_MASK     0x0000FFFFUL
#define PMB_RPU_CLOCK_RESET_MCU2_CG_WAIT_WIDTH    16
#define PMB_RPU_CLOCK_RESET_MCU2_CG_WAIT_SHIFT    0
#define PMB_RPU_CLOCK_RESET_MCU2_CG_WAIT_SIGNED   0

/* Register RPU_CLOCK_RESET_CTRL_ECU_CG_WAIT (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_ECU_CG_WAIT     0x00EC
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_ECU_CG_WAIT 0xA5008CECUL

#define PMB_RPU_CLOCK_RESET_ECU_CG_WAIT_MASK     0x0000FFFFUL
#define PMB_RPU_CLOCK_RESET_ECU_CG_WAIT_WIDTH    16
#define PMB_RPU_CLOCK_RESET_ECU_CG_WAIT_SHIFT    0
#define PMB_RPU_CLOCK_RESET_ECU_CG_WAIT_SIGNED   0

/* Register RPU_CLOCK_RESET_CTRL_MCP_CG_WAIT (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_MCP_CG_WAIT     0x00F0
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_MCP_CG_WAIT 0xA5008CF0UL

#define PMB_RPU_CLOCK_RESET_MCP_CG_WAIT_MASK     0x0000FFFFUL
#define PMB_RPU_CLOCK_RESET_MCP_CG_WAIT_WIDTH    16
#define PMB_RPU_CLOCK_RESET_MCP_CG_WAIT_SHIFT    0
#define PMB_RPU_CLOCK_RESET_MCP_CG_WAIT_SIGNED   0

/* Register RPU_CLOCK_RESET_CTRL_BUS_CG_WAIT (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_BUS_CG_WAIT     0x00F4
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_BUS_CG_WAIT 0xA5008CF4UL

#define PMB_RPU_CLOCK_RESET_BUS_CG_WAIT_MASK     0x0000FFFFUL
#define PMB_RPU_CLOCK_RESET_BUS_CG_WAIT_WIDTH    16
#define PMB_RPU_CLOCK_RESET_BUS_CG_WAIT_SHIFT    0
#define PMB_RPU_CLOCK_RESET_BUS_CG_WAIT_SIGNED   0

/* Register RPU_CLOCK_RESET_CTRL_AUTO_CG (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_AUTO_CG        0x00F8
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_AUTO_CG    0xA5008CF8UL

#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP_MASK    0x00000001UL
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP_WIDTH   1
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP_SHIFT   0
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP_SIGNED  0

#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP2_MASK   0x00000002UL
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP2_WIDTH  1
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP2_SHIFT  1
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP2_SIGNED 0

#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP3_MASK   0x00000004UL
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP3_WIDTH  1
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP3_SHIFT  2
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP3_SIGNED 0

#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP4_MASK   0x00000008UL
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP4_WIDTH  1
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP4_SHIFT  3
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP4_SIGNED 0

#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP5_MASK   0x00000010UL
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP5_WIDTH  1
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP5_SHIFT  4
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP5_SIGNED 0

#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP6_MASK   0x00000020UL
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP6_WIDTH  1
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP6_SHIFT  5
#define PMB_RPU_CLOCK_RESET_AUTO_CG_MCP6_SIGNED 0

/* Register RPU_CLOCK_RESET_CTRL_IDLE_NOT_BUSY (PMR_RPU_CLOCK_RESET) */
#define PMB_RPU_CLOCK_RESET_CTRL_IDLE_NOT_BUSY       0x00FC
#define ABS_PMB_RPU_CLOCK_RESET_CTRL_IDLE_NOT_BUSY   0xA5008CFCUL

#define PMB_RPU_CLOCK_RESET_IDLE_NOT_BUSY_MCP_MASK   0x00000001UL
#define PMB_RPU_CLOCK_RESET_IDLE_NOT_BUSY_MCP_WIDTH  1
#define PMB_RPU_CLOCK_RESET_IDLE_NOT_BUSY_MCP_SHIFT  0
#define PMB_RPU_CLOCK_RESET_IDLE_NOT_BUSY_MCP_SIGNED 0

#define PMB_RPU_CLOCK_RESET_IDLE_NOT_BUSY_BUS_MASK   0x00000002UL
#define PMB_RPU_CLOCK_RESET_IDLE_NOT_BUSY_BUS_WIDTH  1
#define PMB_RPU_CLOCK_RESET_IDLE_NOT_BUSY_BUS_SHIFT  1
#define PMB_RPU_CLOCK_RESET_IDLE_NOT_BUSY_BUS_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_PULSED_RESET (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_PULSED_RESET        0x0000
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_PULSED_RESET    0xA5009800UL

#define PMB_WLAN_MAC_CTRL_DEAGG_PULSED_RESET_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEAGG_PULSED_RESET_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEAGG_PULSED_RESET_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_PULSED_RESET_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_LATCHED_RESET (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_LATCHED_RESET        0x0004
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_LATCHED_RESET    0xA5009804UL

#define PMB_WLAN_MAC_CTRL_DEAGG_LATCHED_RESET_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEAGG_LATCHED_RESET_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEAGG_LATCHED_RESET_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_LATCHED_RESET_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_OFDM_SIFS_VALUE (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_OFDM_SIFS_VALUE        0x0008
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_OFDM_SIFS_VALUE    0xA5009808UL

#define PMB_WLAN_MAC_CTRL_DEAGG_OFDM_SIFS_VALUE_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_OFDM_SIFS_VALUE_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_OFDM_SIFS_VALUE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_OFDM_SIFS_VALUE_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DSSS_SIFS_VALUE (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_SIFS_VALUE        0x000C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DSSS_SIFS_VALUE    0xA500980CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_SIFS_VALUE_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_SIFS_VALUE_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_SIFS_VALUE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_SIFS_VALUE_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_INTR_COALSE_SIZE (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_INTR_COALSE_SIZE        0x0010
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_INTR_COALSE_SIZE    0xA5009810UL

#define PMB_WLAN_MAC_CTRL_DEAGG_INTR_COALSE_SIZE_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_INTR_COALSE_SIZE_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_INTR_COALSE_SIZE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_INTR_COALSE_SIZE_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_INTR_COALSE_NUM (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_INTR_COALSE_NUM        0x0014
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_INTR_COALSE_NUM    0xA5009814UL

#define PMB_WLAN_MAC_CTRL_DEAGG_INTR_COALSE_NUM_MASK   0x000000FFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_INTR_COALSE_NUM_WIDTH  8
#define PMB_WLAN_MAC_CTRL_DEAGG_INTR_COALSE_NUM_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_INTR_COALSE_NUM_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_PHY_RX_VECT_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_PHY_RX_VECT_CNT        0x0018
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_PHY_RX_VECT_CNT    0xA5009818UL

#define PMB_WLAN_MAC_CTRL_DEAGG_PHY_RX_VECT_CNT_MASK   0x0000007FUL
#define PMB_WLAN_MAC_CTRL_DEAGG_PHY_RX_VECT_CNT_WIDTH  7
#define PMB_WLAN_MAC_CTRL_DEAGG_PHY_RX_VECT_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_PHY_RX_VECT_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_MAC_RX_VECT_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_RX_VECT_CNT        0x001C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_MAC_RX_VECT_CNT    0xA500981CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_RX_VECT_CNT_MASK   0x0000007FUL
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_RX_VECT_CNT_WIDTH  7
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_RX_VECT_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_RX_VECT_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_ENABLE (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_ENABLE         0x0020
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_ENABLE     0xA5009820UL

#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_ENABLE_MASK    0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_ENABLE_WIDTH   1
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_ENABLE_SHIFT   0
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_ENABLE_SIGNED  0

#define PMB_WLAN_MAC_CTRL_DEAGG_DIS_PKT_EVENT_ENABLE_MASK   0x00000002UL
#define PMB_WLAN_MAC_CTRL_DEAGG_DIS_PKT_EVENT_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEAGG_DIS_PKT_EVENT_ENABLE_SHIFT  1
#define PMB_WLAN_MAC_CTRL_DEAGG_DIS_PKT_EVENT_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_CLEAR (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_CLEAR        0x0024
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_CLEAR    0xA5009824UL

#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_CLEAR_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_CLEAR_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_CLEAR_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_CLEAR_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_RX_DMA_LENGTH (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_LENGTH        0x0028
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_LENGTH    0xA5009828UL

#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_LENGTH_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_LENGTH_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_LENGTH_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_LENGTH_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_VIF_CONTROL (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF_CONTROL        0x002C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_VIF_CONTROL    0xA500982CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_VIF_CONTROL_MASK   0x0000000FUL
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF_CONTROL_WIDTH  4
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF_CONTROL_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF_CONTROL_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_MAC_ADDR_0_0 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_0_0        0x0030
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_0_0    0xA5009830UL

#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_0_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_0_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_0_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_0_0_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_MAC_ADDR_0_1 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_0_1        0x0034
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_0_1    0xA5009834UL

#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_0_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_0_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_0_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_0_1_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_MAC_ADDR_1_0 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_1_0        0x0038
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_1_0    0xA5009838UL

#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_1_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_1_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_1_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_1_0_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_MAC_ADDR_1_1 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_1_1        0x003C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_1_1    0xA500983CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_1_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_1_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_1_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_1_1_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_MAC_ADDR_2_0 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_2_0        0x0040
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_2_0    0xA5009840UL

#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_2_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_2_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_2_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_2_0_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_MAC_ADDR_2_1 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_2_1        0x0044
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_2_1    0xA5009844UL

#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_2_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_2_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_2_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_2_1_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_MAC_ADDR_3_0 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_3_0        0x0048
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_3_0    0xA5009848UL

#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_3_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_3_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_3_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_3_0_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_MAC_ADDR_3_1 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_3_1        0x004C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_3_1    0xA500984CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_3_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_3_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_3_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_MAC_ADDR_3_1_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_AMPDU_BITMAP_IN_BYTES (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_BITMAP_IN_BYTES        0x0050
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_BITMAP_IN_BYTES    0xA5009850UL

#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_BITMAP_IN_BYTES_MASK   0x0000003FUL
#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_BITMAP_IN_BYTES_WIDTH  6
#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_BITMAP_IN_BYTES_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_BITMAP_IN_BYTES_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_AMPDU_BITMAP_SIZE (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_BITMAP_SIZE        0x0054
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_BITMAP_SIZE    0xA5009854UL

#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_BITMAP_SIZE_MASK   0x000001FFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_BITMAP_SIZE_WIDTH  9
#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_BITMAP_SIZE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_BITMAP_SIZE_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_MAX_QOS_TIDS (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_MAX_QOS_TIDS        0x0058
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_MAX_QOS_TIDS    0xA5009858UL

#define PMB_WLAN_MAC_CTRL_DEAGG_MAX_QOS_TIDS_MASK   0x0000001FUL
#define PMB_WLAN_MAC_CTRL_DEAGG_MAX_QOS_TIDS_WIDTH  5
#define PMB_WLAN_MAC_CTRL_DEAGG_MAX_QOS_TIDS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_MAX_QOS_TIDS_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_CLEAR_ALL_DEBUG_CNTS (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_CLEAR_ALL_DEBUG_CNTS        0x005C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_CLEAR_ALL_DEBUG_CNTS    0xA500985CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_CLEAR_ALL_DEBUG_CNTS_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEAGG_CLEAR_ALL_DEBUG_CNTS_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEAGG_CLEAR_ALL_DEBUG_CNTS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_CLEAR_ALL_DEBUG_CNTS_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_FSM_STATE (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_FSM_STATE        0x0060
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_FSM_STATE    0xA5009860UL

#define PMB_WLAN_MAC_CTRL_DEAGG_FSM_STATE_MASK   0x0000000FUL
#define PMB_WLAN_MAC_CTRL_DEAGG_FSM_STATE_WIDTH  4
#define PMB_WLAN_MAC_CTRL_DEAGG_FSM_STATE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_FSM_STATE_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_RX_START_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_START_CNT        0x0064
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_RX_START_CNT    0xA5009864UL

#define PMB_WLAN_MAC_CTRL_DEAGG_RX_START_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_START_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_START_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_START_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_VALID_PHY_VECTOR_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_VALID_PHY_VECTOR_CNT        0x0068
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_VALID_PHY_VECTOR_CNT    0xA5009868UL

#define PMB_WLAN_MAC_CTRL_DEAGG_VALID_PHY_VECTOR_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_VALID_PHY_VECTOR_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_VALID_PHY_VECTOR_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_VALID_PHY_VECTOR_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_INVALID_PHY_VECTOR_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_INVALID_PHY_VECTOR_CNT        0x006C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_INVALID_PHY_VECTOR_CNT    0xA500986CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_INVALID_PHY_VECTOR_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_INVALID_PHY_VECTOR_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_INVALID_PHY_VECTOR_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_INVALID_PHY_VECTOR_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_AMPDU_RCVD_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_RCVD_CNT        0x0070
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_RCVD_CNT    0xA5009870UL

#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_RCVD_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_RCVD_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_RCVD_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_AMPDU_RCVD_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_MPDU_RCVD_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_MPDU_RCVD_CNT        0x0074
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_MPDU_RCVD_CNT    0xA5009874UL

#define PMB_WLAN_MAC_CTRL_DEAGG_MPDU_RCVD_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_MPDU_RCVD_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_MPDU_RCVD_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_MPDU_RCVD_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_CRC32PASS_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC32PASS_CNT        0x0078
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_CRC32PASS_CNT    0xA5009878UL

#define PMB_WLAN_MAC_CTRL_DEAGG_CRC32PASS_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC32PASS_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC32PASS_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC32PASS_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_CRC32FAIL_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC32FAIL_CNT        0x007C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_CRC32FAIL_CNT    0xA500987CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_CRC32FAIL_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC32FAIL_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC32FAIL_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC32FAIL_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_CRC8PASS_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC8PASS_CNT        0x0080
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_CRC8PASS_CNT    0xA5009880UL

#define PMB_WLAN_MAC_CTRL_DEAGG_CRC8PASS_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC8PASS_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC8PASS_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC8PASS_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_CRC8FAIL_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC8FAIL_CNT        0x0084
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_CRC8FAIL_CNT    0xA5009884UL

#define PMB_WLAN_MAC_CTRL_DEAGG_CRC8FAIL_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC8FAIL_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC8FAIL_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_CRC8FAIL_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_UNICAST_PKT_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_UNICAST_PKT_CNT        0x0088
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_UNICAST_PKT_CNT    0xA5009888UL

#define PMB_WLAN_MAC_CTRL_DEAGG_UNICAST_PKT_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_UNICAST_PKT_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_UNICAST_PKT_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_UNICAST_PKT_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_BRDCST_PKT_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_BRDCST_PKT_CNT        0x008C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_BRDCST_PKT_CNT    0xA500988CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_BRDCST_PKT_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_BRDCST_PKT_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_BRDCST_PKT_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_BRDCST_PKT_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_TRIGGER_DMA_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_TRIGGER_DMA_CNT        0x0090
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_TRIGGER_DMA_CNT    0xA5009890UL

#define PMB_WLAN_MAC_CTRL_DEAGG_TRIGGER_DMA_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_TRIGGER_DMA_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_TRIGGER_DMA_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_TRIGGER_DMA_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_GEN_EOP_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_GEN_EOP_CNT        0x0094
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_GEN_EOP_CNT    0xA5009894UL

#define PMB_WLAN_MAC_CTRL_DEAGG_GEN_EOP_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_GEN_EOP_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_GEN_EOP_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_GEN_EOP_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_SIFS_FRM_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_SIFS_FRM_CNT        0x0098
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_SIFS_FRM_CNT    0xA5009898UL

#define PMB_WLAN_MAC_CTRL_DEAGG_SIFS_FRM_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_SIFS_FRM_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_SIFS_FRM_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_SIFS_FRM_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_RESPONSE_FRM_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_RESPONSE_FRM_CNT        0x009C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_RESPONSE_FRM_CNT    0xA500989CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_RESPONSE_FRM_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_RESPONSE_FRM_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_RESPONSE_FRM_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_RESPONSE_FRM_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_RCVD_CTS_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_CTS_CNT        0x00A0
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_RCVD_CTS_CNT    0xA50098A0UL

#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_CTS_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_CTS_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_CTS_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_CTS_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_RCVD_RTS_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_RTS_CNT        0x00A4
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_RCVD_RTS_CNT    0xA50098A4UL

#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_RTS_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_RTS_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_RTS_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_RTS_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_RCVD_CNTRL_PKT_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_CNTRL_PKT_CNT        0x00A8
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_RCVD_CNTRL_PKT_CNT    0xA50098A8UL

#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_CNTRL_PKT_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_CNTRL_PKT_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_CNTRL_PKT_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_CNTRL_PKT_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_RCVD_MGMT_PKT_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_MGMT_PKT_CNT        0x00AC
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_RCVD_MGMT_PKT_CNT    0xA50098ACUL

#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_MGMT_PKT_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_MGMT_PKT_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_MGMT_PKT_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_MGMT_PKT_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_RCVD_QOS_DATA_PKT_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_QOS_DATA_PKT_CNT        0x00B0
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_RCVD_QOS_DATA_PKT_CNT    0xA50098B0UL

#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_QOS_DATA_PKT_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_QOS_DATA_PKT_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_QOS_DATA_PKT_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_QOS_DATA_PKT_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_RCVD_NON_QOS_DATA_PKT_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_NON_QOS_DATA_PKT_CNT        0x00B4
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_RCVD_NON_QOS_DATA_PKT_CNT    0xA50098B4UL

#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_NON_QOS_DATA_PKT_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_NON_QOS_DATA_PKT_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_NON_QOS_DATA_PKT_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_RCVD_NON_QOS_DATA_PKT_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DSSS_CRC32PASS_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_CRC32PASS_CNT        0x00B8
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DSSS_CRC32PASS_CNT    0xA50098B8UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_CRC32PASS_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_CRC32PASS_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_CRC32PASS_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_CRC32PASS_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DSSS_CRC32FAIL_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_CRC32FAIL_CNT        0x00BC
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DSSS_CRC32FAIL_CNT    0xA50098BCUL

#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_CRC32FAIL_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_CRC32FAIL_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_CRC32FAIL_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DSSS_CRC32FAIL_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_CRNT_PKT_LEN_PHY_VECTOR (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_LEN_PHY_VECTOR        0x00C0
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_LEN_PHY_VECTOR    0xA50098C0UL

#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_LEN_PHY_VECTOR_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_LEN_PHY_VECTOR_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_LEN_PHY_VECTOR_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_LEN_PHY_VECTOR_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_CRNT_PKT_AMPDU_OR_MPDU (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_AMPDU_OR_MPDU        0x00C4
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_AMPDU_OR_MPDU    0xA50098C4UL

#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_AMPDU_OR_MPDU_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_AMPDU_OR_MPDU_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_AMPDU_OR_MPDU_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_AMPDU_OR_MPDU_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_CRNT_AMPDU_SUB_FRM_RCVD_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_AMPDU_SUB_FRM_RCVD_CNT        0x00C8
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_CRNT_AMPDU_SUB_FRM_RCVD_CNT    0xA50098C8UL

#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_AMPDU_SUB_FRM_RCVD_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_AMPDU_SUB_FRM_RCVD_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_AMPDU_SUB_FRM_RCVD_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_AMPDU_SUB_FRM_RCVD_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_CRNT_PKT_SUB_FRM_LEN (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_SUB_FRM_LEN        0x00CC
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_SUB_FRM_LEN    0xA50098CCUL

#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_SUB_FRM_LEN_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_SUB_FRM_LEN_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_SUB_FRM_LEN_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_SUB_FRM_LEN_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_CRNT_PKT_CRC_STATUS (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_CRC_STATUS        0x00D0
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_CRC_STATUS    0xA50098D0UL

#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_CRC_STATUS_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_CRC_STATUS_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_CRC_STATUS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_CRC_STATUS_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_CRNT_PKT_FCF (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_FCF        0x00D4
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_FCF    0xA50098D4UL

#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_FCF_MASK   0x0000FFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_FCF_WIDTH  16
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_FCF_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_FCF_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_CRNT_PKT_RCVDMPDUBYTECNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_RCVDMPDUBYTECNT        0x00D8
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_RCVDMPDUBYTECNT    0xA50098D8UL

#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_RCVDMPDUBYTECNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_RCVDMPDUBYTECNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_RCVDMPDUBYTECNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_RCVDMPDUBYTECNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_CRNT_PKT_SEQ_NUM (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_SEQ_NUM        0x00DC
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_SEQ_NUM    0xA50098DCUL

#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_SEQ_NUM_MASK   0x00000FFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_SEQ_NUM_WIDTH  12
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_SEQ_NUM_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_CRNT_PKT_SEQ_NUM_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_START_SEQ_NUM (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_START_SEQ_NUM        0x00E0
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_START_SEQ_NUM    0xA50098E0UL

#define PMB_WLAN_MAC_CTRL_DEAGG_START_SEQ_NUM_MASK   0x00000FFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_START_SEQ_NUM_WIDTH  12
#define PMB_WLAN_MAC_CTRL_DEAGG_START_SEQ_NUM_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_START_SEQ_NUM_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DMA_LEN_PRGMD (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_LEN_PRGMD        0x00E4
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DMA_LEN_PRGMD    0xA50098E4UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_LEN_PRGMD_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_LEN_PRGMD_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_LEN_PRGMD_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_LEN_PRGMD_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DMA_PENDING_BYTES (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_PENDING_BYTES        0x00E8
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DMA_PENDING_BYTES    0xA50098E8UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_PENDING_BYTES_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_PENDING_BYTES_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_PENDING_BYTES_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_PENDING_BYTES_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DMA_SENT_BYTES_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_SENT_BYTES_CNT        0x00EC
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DMA_SENT_BYTES_CNT    0xA50098ECUL

#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_SENT_BYTES_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_SENT_BYTES_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_SENT_BYTES_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DMA_SENT_BYTES_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_BAR_CONTROL_FIELD (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_BAR_CONTROL_FIELD        0x00F0
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_BAR_CONTROL_FIELD    0xA50098F0UL

#define PMB_WLAN_MAC_CTRL_DEAGG_BAR_CONTROL_FIELD_MASK   0x0000FFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_BAR_CONTROL_FIELD_WIDTH  16
#define PMB_WLAN_MAC_CTRL_DEAGG_BAR_CONTROL_FIELD_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_BAR_CONTROL_FIELD_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_LAST_PKT_LEN_PHY_VECTOR (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_LEN_PHY_VECTOR        0x00F4
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_LEN_PHY_VECTOR    0xA50098F4UL

#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_LEN_PHY_VECTOR_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_LEN_PHY_VECTOR_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_LEN_PHY_VECTOR_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_LEN_PHY_VECTOR_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_LAST_PKT_SUB_FRM_LEN (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_SUB_FRM_LEN        0x00F8
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_SUB_FRM_LEN    0xA50098F8UL

#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_SUB_FRM_LEN_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_SUB_FRM_LEN_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_SUB_FRM_LEN_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_SUB_FRM_LEN_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_LAST_PKT_AMPDU_OR_MPDU (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_AMPDU_OR_MPDU        0x00FC
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_AMPDU_OR_MPDU    0xA50098FCUL

#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_AMPDU_OR_MPDU_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_AMPDU_OR_MPDU_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_AMPDU_OR_MPDU_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_AMPDU_OR_MPDU_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_LAST_AMPDU_SUB_FRM_RCVD_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_AMPDU_SUB_FRM_RCVD_CNT        0x0100
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_LAST_AMPDU_SUB_FRM_RCVD_CNT    0xA5009900UL

#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_AMPDU_SUB_FRM_RCVD_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_AMPDU_SUB_FRM_RCVD_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_AMPDU_SUB_FRM_RCVD_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_AMPDU_SUB_FRM_RCVD_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_LAST_PKT_CRC_STATUS (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_CRC_STATUS        0x0104
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_CRC_STATUS    0xA5009904UL

#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_CRC_STATUS_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_CRC_STATUS_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_CRC_STATUS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_CRC_STATUS_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_LAST_PKT_FCF (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_FCF        0x0108
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_FCF    0xA5009908UL

#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_FCF_MASK   0x0000FFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_FCF_WIDTH  16
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_FCF_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_LAST_PKT_FCF_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_FEATURE_ENABLE (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_FEATURE_ENABLE        0x010C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_FEATURE_ENABLE    0xA500990CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_FEATURE_ENABLE_MASK   0x00001FFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_FEATURE_ENABLE_WIDTH  13
#define PMB_WLAN_MAC_CTRL_DEAGG_FEATURE_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_FEATURE_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_VIF0_BSSID_0 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_BSSID_0        0x0110
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_VIF0_BSSID_0    0xA5009910UL

#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_BSSID_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_BSSID_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_BSSID_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_BSSID_0_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_VIF0_BSSID_1 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_BSSID_1        0x0114
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_VIF0_BSSID_1    0xA5009914UL

#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_BSSID_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_BSSID_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_BSSID_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_BSSID_1_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_VIF1_BSSID_0 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_BSSID_0        0x0118
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_VIF1_BSSID_0    0xA5009918UL

#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_BSSID_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_BSSID_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_BSSID_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_BSSID_0_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_VIF1_BSSID_1 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_BSSID_1        0x011C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_VIF1_BSSID_1    0xA500991CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_BSSID_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_BSSID_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_BSSID_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_BSSID_1_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_VIF2_BSSID_0 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_BSSID_0        0x0120
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_VIF2_BSSID_0    0xA5009920UL

#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_BSSID_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_BSSID_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_BSSID_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_BSSID_0_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_VIF2_BSSID_1 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_BSSID_1        0x0124
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_VIF2_BSSID_1    0xA5009924UL

#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_BSSID_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_BSSID_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_BSSID_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_BSSID_1_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_VIF3_BSSID_0 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_BSSID_0        0x0128
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_VIF3_BSSID_0    0xA5009928UL

#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_BSSID_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_BSSID_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_BSSID_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_BSSID_0_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_VIF3_BSSID_1 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_BSSID_1        0x012C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_VIF3_BSSID_1    0xA500992CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_BSSID_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_BSSID_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_BSSID_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_BSSID_1_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_VIF0_STA_AID (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_STA_AID        0x0130
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_VIF0_STA_AID    0xA5009930UL

#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_STA_AID_MASK   0x00000FFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_STA_AID_WIDTH  12
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_STA_AID_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF0_STA_AID_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_VIF1_STA_AID (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_STA_AID        0x0134
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_VIF1_STA_AID    0xA5009934UL

#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_STA_AID_MASK   0x00000FFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_STA_AID_WIDTH  12
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_STA_AID_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF1_STA_AID_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_VIF2_STA_AID (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_STA_AID        0x0138
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_VIF2_STA_AID    0xA5009938UL

#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_STA_AID_MASK   0x00000FFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_STA_AID_WIDTH  12
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_STA_AID_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF2_STA_AID_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_VIF3_STA_AID (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_STA_AID        0x013C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_VIF3_STA_AID    0xA500993CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_STA_AID_MASK   0x00000FFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_STA_AID_WIDTH  12
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_STA_AID_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_VIF3_STA_AID_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_HE_TRIGGER_PKT_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_TRIGGER_PKT_CNT        0x0140
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_TRIGGER_PKT_CNT    0xA5009940UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_TRIGGER_PKT_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_TRIGGER_PKT_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_TRIGGER_PKT_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_TRIGGER_PKT_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_HE_TRIGGER_PKT_AID_MATCHED_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_TRIGGER_PKT_AID_MATCHED_CNT        0x0144
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_TRIGGER_PKT_AID_MATCHED_CNT    0xA5009944UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_TRIGGER_PKT_AID_MATCHED_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_TRIGGER_PKT_AID_MATCHED_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_TRIGGER_PKT_AID_MATCHED_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_TRIGGER_PKT_AID_MATCHED_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_HE_BASIC_TRIGGER_PKT_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_BASIC_TRIGGER_PKT_CNT        0x0148
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_BASIC_TRIGGER_PKT_CNT    0xA5009948UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_BASIC_TRIGGER_PKT_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_BASIC_TRIGGER_PKT_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_BASIC_TRIGGER_PKT_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_BASIC_TRIGGER_PKT_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_RTS_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_RTS_CNT        0x014C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_RTS_CNT    0xA500994CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_RTS_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_RTS_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_RTS_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_RTS_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MULTI_STA_BA_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MULTI_STA_BA_CNT        0x0150
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MULTI_STA_BA_CNT    0xA5009950UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MULTI_STA_BA_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MULTI_STA_BA_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MULTI_STA_BA_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MULTI_STA_BA_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_BAR_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_BAR_CNT        0x0154
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_BAR_CNT    0xA5009954UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_BAR_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_BAR_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_BAR_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_BAR_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_HE_BSRP_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_BSRP_CNT        0x0158
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_BSRP_CNT    0xA5009958UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_BSRP_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_BSRP_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_BSRP_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_BSRP_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_BT_COEX_CTRL (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_BT_COEX_CTRL        0x015C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_BT_COEX_CTRL    0xA500995CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_BT_COEX_CTRL_MASK   0x00000003UL
#define PMB_WLAN_MAC_CTRL_DEAGG_BT_COEX_CTRL_WIDTH  2
#define PMB_WLAN_MAC_CTRL_DEAGG_BT_COEX_CTRL_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_BT_COEX_CTRL_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_RX_VECT_TXOP (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_VECT_TXOP        0x0160
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_RX_VECT_TXOP    0xA5009960UL

#define PMB_WLAN_MAC_CTRL_DEAGG_RX_VECT_TXOP_MASK   0x0000007FUL
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_VECT_TXOP_WIDTH  7
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_VECT_TXOP_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_VECT_TXOP_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DIS_PKT_EVENT_CLEAR (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DIS_PKT_EVENT_CLEAR        0x0164
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DIS_PKT_EVENT_CLEAR    0xA5009964UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DIS_PKT_EVENT_CLEAR_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEAGG_DIS_PKT_EVENT_CLEAR_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEAGG_DIS_PKT_EVENT_CLEAR_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DIS_PKT_EVENT_CLEAR_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEFAULT_SIFS_VALUE (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEFAULT_SIFS_VALUE        0x0168
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEFAULT_SIFS_VALUE    0xA5009968UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEFAULT_SIFS_VALUE_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEFAULT_SIFS_VALUE_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEFAULT_SIFS_VALUE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEFAULT_SIFS_VALUE_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_NDPA_RECEIVED_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NDPA_RECEIVED_CNT        0x016C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NDPA_RECEIVED_CNT    0xA500996CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NDPA_RECEIVED_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NDPA_RECEIVED_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NDPA_RECEIVED_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NDPA_RECEIVED_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_PROCESS_NDP_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_PROCESS_NDP_CNT        0x0170
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_PROCESS_NDP_CNT    0xA5009970UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_PROCESS_NDP_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_PROCESS_NDP_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_PROCESS_NDP_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_PROCESS_NDP_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_VHT_NDPA_RECEIVED_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_VHT_NDPA_RECEIVED_CNT        0x0174
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_VHT_NDPA_RECEIVED_CNT    0xA5009974UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_VHT_NDPA_RECEIVED_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_VHT_NDPA_RECEIVED_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_VHT_NDPA_RECEIVED_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_VHT_NDPA_RECEIVED_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_HE_NDPA_RECEIVED_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_NDPA_RECEIVED_CNT        0x0178
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_NDPA_RECEIVED_CNT    0xA5009978UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_NDPA_RECEIVED_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_NDPA_RECEIVED_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_NDPA_RECEIVED_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_NDPA_RECEIVED_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_DISCARD_NDP_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_DISCARD_NDP_CNT        0x017C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_DISCARD_NDP_CNT    0xA500997CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_DISCARD_NDP_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_DISCARD_NDP_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_DISCARD_NDP_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_DISCARD_NDP_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_AMPDU_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_AMPDU_CNT        0x0180
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_AMPDU_CNT    0xA5009980UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_AMPDU_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_AMPDU_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_AMPDU_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_MU_AMPDU_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_HE_SU_AMPDU_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_SU_AMPDU_CNT        0x0184
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_SU_AMPDU_CNT    0xA5009984UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_SU_AMPDU_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_SU_AMPDU_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_SU_AMPDU_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_HE_SU_AMPDU_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_RA_MATCHED_HETP_ACK_AMPDU_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_RA_MATCHED_HETP_ACK_AMPDU_CNT        0x0188
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_RA_MATCHED_HETP_ACK_AMPDU_CNT    0xA5009988UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_RA_MATCHED_HETP_ACK_AMPDU_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_RA_MATCHED_HETP_ACK_AMPDU_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_RA_MATCHED_HETP_ACK_AMPDU_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_RA_MATCHED_HETP_ACK_AMPDU_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_HETP_ACK_AMPDU_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_HETP_ACK_AMPDU_CNT        0x018C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_HETP_ACK_AMPDU_CNT    0xA500998CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_HETP_ACK_AMPDU_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_HETP_ACK_AMPDU_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_HETP_ACK_AMPDU_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_HETP_ACK_AMPDU_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_NORMAL_ACK_POLICY_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_NORMAL_ACK_POLICY_CNT        0x0190
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_NORMAL_ACK_POLICY_CNT    0xA5009990UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_NORMAL_ACK_POLICY_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_NORMAL_ACK_POLICY_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_NORMAL_ACK_POLICY_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_NORMAL_ACK_POLICY_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_BAR_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_BAR_CNT        0x0194
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_BAR_CNT    0xA5009994UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_BAR_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_BAR_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_BAR_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_BAR_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_MU_BAR_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_MU_BAR_CNT        0x0198
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_MU_BAR_CNT    0xA5009998UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_MU_BAR_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_MU_BAR_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_MU_BAR_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_FOR_MU_BAR_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_HE_BA_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_HE_BA_CNT        0x019C
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_HE_BA_CNT    0xA500999CUL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_HE_BA_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_HE_BA_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_HE_BA_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_HE_BA_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_CNT        0x01A0
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_CNT    0xA50099A0UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_SEND_BA_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_AMPDU_SUB_FRM_CRC32_PASS_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_AMPDU_SUB_FRM_CRC32_PASS_CNT        0x01A4
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_AMPDU_SUB_FRM_CRC32_PASS_CNT    0xA50099A4UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_AMPDU_SUB_FRM_CRC32_PASS_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_AMPDU_SUB_FRM_CRC32_PASS_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_AMPDU_SUB_FRM_CRC32_PASS_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_AMPDU_SUB_FRM_CRC32_PASS_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_AMPDU_SUB_FRM_CRC32_FAIL_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_AMPDU_SUB_FRM_CRC32_FAIL_CNT        0x01A8
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_AMPDU_SUB_FRM_CRC32_FAIL_CNT    0xA50099A8UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_AMPDU_SUB_FRM_CRC32_FAIL_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_AMPDU_SUB_FRM_CRC32_FAIL_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_AMPDU_SUB_FRM_CRC32_FAIL_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_AMPDU_SUB_FRM_CRC32_FAIL_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B0_TO_B23 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B0_TO_B23        0x01AC
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B0_TO_B23    0xA50099ACUL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B0_TO_B23_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B0_TO_B23_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B0_TO_B23_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B0_TO_B23_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B24_TO_B47 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B24_TO_B47        0x01B0
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B24_TO_B47    0xA50099B0UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B24_TO_B47_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B24_TO_B47_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B24_TO_B47_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B24_TO_B47_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B48_TO_B63 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B48_TO_B63        0x01B4
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B48_TO_B63    0xA50099B4UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B48_TO_B63_MASK   0x0000FFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B48_TO_B63_WIDTH  16
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B48_TO_B63_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_B48_TO_B63_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_SSN (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_SSN        0x01B8
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_SSN    0xA50099B8UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_SSN_MASK   0x00000FFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_SSN_WIDTH  12
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_SSN_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BITMAP_RECORD_SSN_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_BAR_SSN (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BAR_SSN        0x01BC
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BAR_SSN    0xA50099BCUL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BAR_SSN_MASK   0x00000FFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BAR_SSN_WIDTH  12
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BAR_SSN_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BAR_SSN_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B0_TO_B23 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B0_TO_B23        0x01C0
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B0_TO_B23    0xA50099C0UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B0_TO_B23_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B0_TO_B23_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B0_TO_B23_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B0_TO_B23_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B24_TO_B47 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B24_TO_B47        0x01C4
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B24_TO_B47    0xA50099C4UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B24_TO_B47_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B24_TO_B47_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B24_TO_B47_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B24_TO_B47_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B48_TO_B63 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B48_TO_B63        0x01C8
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B48_TO_B63    0xA50099C8UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B48_TO_B63_MASK   0x0000FFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B48_TO_B63_WIDTH  16
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B48_TO_B63_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_BITMAP_B48_TO_B63_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_BA_SSN (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_SSN        0x01CC
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_SSN    0xA50099CCUL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_SSN_MASK   0x00000FFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_SSN_WIDTH  12
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_SSN_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_BA_SSN_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_NAV_BUSY_DROP_RTS_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NAV_BUSY_DROP_RTS_CNT        0x01D0
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NAV_BUSY_DROP_RTS_CNT    0xA50099D0UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NAV_BUSY_DROP_RTS_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NAV_BUSY_DROP_RTS_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NAV_BUSY_DROP_RTS_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NAV_BUSY_DROP_RTS_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DEBUG_NAV_BUSY_DROP_BASIC_TRIG_CNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NAV_BUSY_DROP_BASIC_TRIG_CNT        0x01D4
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NAV_BUSY_DROP_BASIC_TRIG_CNT    0xA50099D4UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NAV_BUSY_DROP_BASIC_TRIG_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NAV_BUSY_DROP_BASIC_TRIG_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NAV_BUSY_DROP_BASIC_TRIG_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DEBUG_NAV_BUSY_DROP_BASIC_TRIG_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_MAX_WAIT_CNT_IN_SIFS (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_MAX_WAIT_CNT_IN_SIFS        0x01D8
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_MAX_WAIT_CNT_IN_SIFS    0xA50099D8UL

#define PMB_WLAN_MAC_CTRL_DEAGG_MAX_WAIT_CNT_IN_SIFS_MASK   0x0000FFFFUL
#define PMB_WLAN_MAC_CTRL_DEAGG_MAX_WAIT_CNT_IN_SIFS_WIDTH  16
#define PMB_WLAN_MAC_CTRL_DEAGG_MAX_WAIT_CNT_IN_SIFS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_MAX_WAIT_CNT_IN_SIFS_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_DISCARD_PKT_EVENT_STATUS (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_DISCARD_PKT_EVENT_STATUS        0x01F8
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_DISCARD_PKT_EVENT_STATUS    0xA50099F8UL

#define PMB_WLAN_MAC_CTRL_DEAGG_DISCARD_PKT_EVENT_STATUS_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEAGG_DISCARD_PKT_EVENT_STATUS_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEAGG_DISCARD_PKT_EVENT_STATUS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_DISCARD_PKT_EVENT_STATUS_SIGNED 0

/* Register WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_STATUS (PMR_WLAN_DEAGG) */
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_STATUS        0x01FC
#define ABS_PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_STATUS    0xA50099FCUL

#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_STATUS_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_STATUS_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_STATUS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEAGG_RX_DMA_EVENT_STATUS_SIGNED 0

/* Register WLAN_MAC_CTRL_PULSED_SOFTWARE_RESET (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_PULSED_SOFTWARE_RESET        0x0000
#define ABS_PMB_WLAN_MAC_CTRL_PULSED_SOFTWARE_RESET    0xA5009A00UL

#define PMB_WLAN_MAC_CTRL_PULSED_SOFTWARE_RESET_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_PULSED_SOFTWARE_RESET_WIDTH  1
#define PMB_WLAN_MAC_CTRL_PULSED_SOFTWARE_RESET_SHIFT  0
#define PMB_WLAN_MAC_CTRL_PULSED_SOFTWARE_RESET_SIGNED 0

/* Register WLAN_MAC_CTRL_LATCHED_SOFTWARE_RESET (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_LATCHED_SOFTWARE_RESET        0x0004
#define ABS_PMB_WLAN_MAC_CTRL_LATCHED_SOFTWARE_RESET    0xA5009A04UL

#define PMB_WLAN_MAC_CTRL_LATCHED_SOFTWARE_RESET_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_LATCHED_SOFTWARE_RESET_WIDTH  1
#define PMB_WLAN_MAC_CTRL_LATCHED_SOFTWARE_RESET_SHIFT  0
#define PMB_WLAN_MAC_CTRL_LATCHED_SOFTWARE_RESET_SIGNED 0

/* Register WLAN_MAC_CTRL_DEBUG_ENABLE (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_DEBUG_ENABLE                 0x0008
#define ABS_PMB_WLAN_MAC_CTRL_DEBUG_ENABLE             0xA5009A08UL

#define PMB_WLAN_MAC_CTRL_DEBUG_ENABLE_MASK            0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEBUG_ENABLE_WIDTH           1
#define PMB_WLAN_MAC_CTRL_DEBUG_ENABLE_SHIFT           0
#define PMB_WLAN_MAC_CTRL_DEBUG_ENABLE_SIGNED          0

#define PMB_WLAN_MAC_CTRL_DEBUG_ENABLE_PHY_ONLY_MASK   0x00000002UL
#define PMB_WLAN_MAC_CTRL_DEBUG_ENABLE_PHY_ONLY_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEBUG_ENABLE_PHY_ONLY_SHIFT  1
#define PMB_WLAN_MAC_CTRL_DEBUG_ENABLE_PHY_ONLY_SIGNED 0

/* Register WLAN_MAC_CTRL_DEBUG_WLAN_TX_ABORT (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_DEBUG_WLAN_TX_ABORT        0x000C
#define ABS_PMB_WLAN_MAC_CTRL_DEBUG_WLAN_TX_ABORT    0xA5009A0CUL

#define PMB_WLAN_MAC_CTRL_DEBUG_WLAN_TX_ABORT_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEBUG_WLAN_TX_ABORT_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEBUG_WLAN_TX_ABORT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEBUG_WLAN_TX_ABORT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEBUG_EDCA_EVENT (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_DEBUG_EDCA_EVENT        0x0010
#define ABS_PMB_WLAN_MAC_CTRL_DEBUG_EDCA_EVENT    0xA5009A10UL

#define PMB_WLAN_MAC_CTRL_DEBUG_EDCA_EVENT_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEBUG_EDCA_EVENT_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEBUG_EDCA_EVENT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEBUG_EDCA_EVENT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEBUG_EDCA_EVENT_STATUS (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_DEBUG_EDCA_EVENT_STATUS        0x0014
#define ABS_PMB_WLAN_MAC_CTRL_DEBUG_EDCA_EVENT_STATUS    0xA5009A14UL

#define PMB_WLAN_MAC_CTRL_DEBUG_EDCA_EVENT_STATUS_MASK   0x0000001FUL
#define PMB_WLAN_MAC_CTRL_DEBUG_EDCA_EVENT_STATUS_WIDTH  5
#define PMB_WLAN_MAC_CTRL_DEBUG_EDCA_EVENT_STATUS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEBUG_EDCA_EVENT_STATUS_SIGNED 0

/* Register WLAN_MAC_CTRL_DEBUG_TX_END (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_DEBUG_TX_END        0x0018
#define ABS_PMB_WLAN_MAC_CTRL_DEBUG_TX_END    0xA5009A18UL

#define PMB_WLAN_MAC_CTRL_DEBUG_TX_END_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEBUG_TX_END_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEBUG_TX_END_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEBUG_TX_END_SIGNED 0

/* Register WLAN_MAC_CTRL_DEBUG_TX_END_STATUS (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_DEBUG_TX_END_STATUS        0x001C
#define ABS_PMB_WLAN_MAC_CTRL_DEBUG_TX_END_STATUS    0xA5009A1CUL

#define PMB_WLAN_MAC_CTRL_DEBUG_TX_END_STATUS_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEBUG_TX_END_STATUS_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEBUG_TX_END_STATUS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEBUG_TX_END_STATUS_SIGNED 0

/* Register WLAN_MAC_CTRL_DEBUG_PRIMARY_CCA (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_DEBUG_PRIMARY_CCA           0x0020
#define ABS_PMB_WLAN_MAC_CTRL_DEBUG_PRIMARY_CCA       0xA5009A20UL

#define PMB_WLAN_MAC_CTRL_DEBUG_PRIMARY_CCA_MASK      0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEBUG_PRIMARY_CCA_WIDTH     1
#define PMB_WLAN_MAC_CTRL_DEBUG_PRIMARY_CCA_SHIFT     0
#define PMB_WLAN_MAC_CTRL_DEBUG_PRIMARY_CCA_SIGNED    0

#define PMB_WLAN_MAC_CTRL_DEBUG_BASIC_NAV_BUSY_MASK   0x00000002UL
#define PMB_WLAN_MAC_CTRL_DEBUG_BASIC_NAV_BUSY_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEBUG_BASIC_NAV_BUSY_SHIFT  1
#define PMB_WLAN_MAC_CTRL_DEBUG_BASIC_NAV_BUSY_SIGNED 0

/* Register WLAN_MAC_CTRL_IGNORE_DEAGG_WR_SYNC (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_IGNORE_DEAGG_WR_SYNC        0x0024
#define ABS_PMB_WLAN_MAC_CTRL_IGNORE_DEAGG_WR_SYNC    0xA5009A24UL

#define PMB_WLAN_MAC_CTRL_IGNORE_DEAGG_WR_SYNC_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_IGNORE_DEAGG_WR_SYNC_WIDTH  1
#define PMB_WLAN_MAC_CTRL_IGNORE_DEAGG_WR_SYNC_SHIFT  0
#define PMB_WLAN_MAC_CTRL_IGNORE_DEAGG_WR_SYNC_SIGNED 0

/* Register WLAN_MAC_CTRL_FSM_STATE (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_FSM_STATE        0x0028
#define ABS_PMB_WLAN_MAC_CTRL_FSM_STATE    0xA5009A28UL

#define PMB_WLAN_MAC_CTRL_FSM_STATE_MASK   0x00000003UL
#define PMB_WLAN_MAC_CTRL_FSM_STATE_WIDTH  2
#define PMB_WLAN_MAC_CTRL_FSM_STATE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_FSM_STATE_SIGNED 0

/* Register WLAN_MAC_CTRL_TBUS_RD_DISCARD (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_TBUS_RD_DISCARD              0x002C
#define ABS_PMB_WLAN_MAC_CTRL_TBUS_RD_DISCARD          0xA5009A2CUL

#define PMB_WLAN_MAC_CTRL_TBUS_RD_AGG_DISCARD_MASK     0x00000001UL
#define PMB_WLAN_MAC_CTRL_TBUS_RD_AGG_DISCARD_WIDTH    1
#define PMB_WLAN_MAC_CTRL_TBUS_RD_AGG_DISCARD_SHIFT    0
#define PMB_WLAN_MAC_CTRL_TBUS_RD_AGG_DISCARD_SIGNED   0

#define PMB_WLAN_MAC_CTRL_TBUS_RD_DEAGG_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_MAC_CTRL_TBUS_RD_DEAGG_DISCARD_WIDTH  1
#define PMB_WLAN_MAC_CTRL_TBUS_RD_DEAGG_DISCARD_SHIFT  1
#define PMB_WLAN_MAC_CTRL_TBUS_RD_DEAGG_DISCARD_SIGNED 0

/* Register WLAN_MAC_CTRL_DEACTIVATE (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_DEACTIVATE        0x0030
#define ABS_PMB_WLAN_MAC_CTRL_DEACTIVATE    0xA5009A30UL

#define PMB_WLAN_MAC_CTRL_DEACTIVATE_MASK   0x00000003UL
#define PMB_WLAN_MAC_CTRL_DEACTIVATE_WIDTH  2
#define PMB_WLAN_MAC_CTRL_DEACTIVATE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEACTIVATE_SIGNED 0

/* Register WLAN_MAC_CTRL_PTA_CONTROL (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_PTA_CONTROL            0x0034
#define ABS_PMB_WLAN_MAC_CTRL_PTA_CONTROL        0xA5009A34UL

#define PMB_WLAN_MAC_CTRL_PTA_CONTROL_REG_MASK   0x00000007UL
#define PMB_WLAN_MAC_CTRL_PTA_CONTROL_REG_WIDTH  3
#define PMB_WLAN_MAC_CTRL_PTA_CONTROL_REG_SHIFT  0
#define PMB_WLAN_MAC_CTRL_PTA_CONTROL_REG_SIGNED 0

#define PMB_WLAN_MAC_CTRL_CLK_FREQ_MHZ_MASK      0x000007F8UL
#define PMB_WLAN_MAC_CTRL_CLK_FREQ_MHZ_WIDTH     8
#define PMB_WLAN_MAC_CTRL_CLK_FREQ_MHZ_SHIFT     3
#define PMB_WLAN_MAC_CTRL_CLK_FREQ_MHZ_SIGNED    0

/* Register WLAN_MAC_CTRL_PTA_EXT (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_PTA_EXT                  0x0038
#define ABS_PMB_WLAN_MAC_CTRL_PTA_EXT              0xA5009A38UL

#define PMB_WLAN_MAC_CTRL_TX_SIGNAL_EXT_MASK       0x000003FFUL
#define PMB_WLAN_MAC_CTRL_TX_SIGNAL_EXT_WIDTH      10
#define PMB_WLAN_MAC_CTRL_TX_SIGNAL_EXT_SHIFT      0
#define PMB_WLAN_MAC_CTRL_TX_SIGNAL_EXT_SIGNED     0

#define PMB_WLAN_MAC_CTRL_RX_SIGNAL_EXT_MASK       0x00007C00UL
#define PMB_WLAN_MAC_CTRL_RX_SIGNAL_EXT_WIDTH      5
#define PMB_WLAN_MAC_CTRL_RX_SIGNAL_EXT_SHIFT      10
#define PMB_WLAN_MAC_CTRL_RX_SIGNAL_EXT_SIGNED     0

#define PMB_WLAN_MAC_CTRL_PHY_RX_SIGNAL_EXT_MASK   0x000F8000UL
#define PMB_WLAN_MAC_CTRL_PHY_RX_SIGNAL_EXT_WIDTH  5
#define PMB_WLAN_MAC_CTRL_PHY_RX_SIGNAL_EXT_SHIFT  15
#define PMB_WLAN_MAC_CTRL_PHY_RX_SIGNAL_EXT_SIGNED 0

/* Register WLAN_MAC_CTRL_TX_ABORT_TIMEOUT (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_TX_ABORT_TIMEOUT        0x003C
#define ABS_PMB_WLAN_MAC_CTRL_TX_ABORT_TIMEOUT    0xA5009A3CUL

#define PMB_WLAN_MAC_CTRL_TX_ABORT_TIMEOUT_MASK   0x000003FFUL
#define PMB_WLAN_MAC_CTRL_TX_ABORT_TIMEOUT_WIDTH  10
#define PMB_WLAN_MAC_CTRL_TX_ABORT_TIMEOUT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_TX_ABORT_TIMEOUT_SIGNED 0

/* Register WLAN_MAC_CTRL_DEBUG_BEAMFORMING_DMA_LENGTH (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_DEBUG_BEAMFORMING_DMA_LENGTH        0x0040
#define ABS_PMB_WLAN_MAC_CTRL_DEBUG_BEAMFORMING_DMA_LENGTH    0xA5009A40UL

#define PMB_WLAN_MAC_CTRL_DEBUG_BEAMFORMING_DMA_LENGTH_MASK   0x000001FFUL
#define PMB_WLAN_MAC_CTRL_DEBUG_BEAMFORMING_DMA_LENGTH_WIDTH  9
#define PMB_WLAN_MAC_CTRL_DEBUG_BEAMFORMING_DMA_LENGTH_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEBUG_BEAMFORMING_DMA_LENGTH_SIGNED 0

/* Register WLAN_MAC_CTRL_DEBUG_BEAMFORMING_SNR (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_DEBUG_BEAMFORMING_SNR        0x0044
#define ABS_PMB_WLAN_MAC_CTRL_DEBUG_BEAMFORMING_SNR    0xA5009A44UL

#define PMB_WLAN_MAC_CTRL_DEBUG_BEAMFORMING_SNR_MASK   0x000000FFUL
#define PMB_WLAN_MAC_CTRL_DEBUG_BEAMFORMING_SNR_WIDTH  8
#define PMB_WLAN_MAC_CTRL_DEBUG_BEAMFORMING_SNR_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEBUG_BEAMFORMING_SNR_SIGNED 0

/* Register WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR (PMR_WLAN_MAC) */
#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR                     0x0048
#define ABS_PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR                 0xA5009A48UL

#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_WLAN_REQUEST_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_WLAN_REQUEST_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_WLAN_REQUEST_SHIFT  0
#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_WLAN_REQUEST_SIGNED 0

#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_WLAN_TX_RX_MASK     0x00000002UL
#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_WLAN_TX_RX_WIDTH    1
#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_WLAN_TX_RX_SHIFT    1
#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_WLAN_TX_RX_SIGNED   0

#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_WLAN_PTI_MASK       0x0000000CUL
#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_WLAN_PTI_WIDTH      2
#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_WLAN_PTI_SHIFT      2
#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_WLAN_PTI_SIGNED     0

#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_PHY_TX_ABORT_MASK   0x00000010UL
#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_PHY_TX_ABORT_WIDTH  1
#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_PHY_TX_ABORT_SHIFT  4
#define PMB_WLAN_MAC_CTRL_DEBUG_PTA_ARBITOR_PHY_TX_ABORT_SIGNED 0

/* Register WLAN_FFT_CONTROL (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_CONTROL                       0x0000
#define ABS_PMB_WLAN_FFT_CONTROL                   0xA5009C00UL

#define PMB_WLAN_FFT_FFT_DONE_EF_CLEAR_MASK        0x00000001UL
#define PMB_WLAN_FFT_FFT_DONE_EF_CLEAR_WIDTH       1
#define PMB_WLAN_FFT_FFT_DONE_EF_CLEAR_SHIFT       0
#define PMB_WLAN_FFT_FFT_DONE_EF_CLEAR_SIGNED      0

#define PMB_WLAN_FFT_FFT_BYPASS_MASK               0x00000002UL
#define PMB_WLAN_FFT_FFT_BYPASS_WIDTH              1
#define PMB_WLAN_FFT_FFT_BYPASS_SHIFT              1
#define PMB_WLAN_FFT_FFT_BYPASS_SIGNED             0

#define PMB_WLAN_FFT_WLAN_RTM_TD_BYPASS_MASK       0x00000004UL
#define PMB_WLAN_FFT_WLAN_RTM_TD_BYPASS_WIDTH      1
#define PMB_WLAN_FFT_WLAN_RTM_TD_BYPASS_SHIFT      2
#define PMB_WLAN_FFT_WLAN_RTM_TD_BYPASS_SIGNED     0

#define PMB_WLAN_FFT_WLAN_RTM_FD_BYPASS_MASK       0x00000008UL
#define PMB_WLAN_FFT_WLAN_RTM_FD_BYPASS_WIDTH      1
#define PMB_WLAN_FFT_WLAN_RTM_FD_BYPASS_SHIFT      3
#define PMB_WLAN_FFT_WLAN_RTM_FD_BYPASS_SIGNED     0

#define PMB_WLAN_FFT_IFFT_MASK                     0x00000010UL
#define PMB_WLAN_FFT_IFFT_WIDTH                    1
#define PMB_WLAN_FFT_IFFT_SHIFT                    4
#define PMB_WLAN_FFT_IFFT_SIGNED                   0

#define PMB_WLAN_FFT_LDPC_ENABLED_MASK             0x00000020UL
#define PMB_WLAN_FFT_LDPC_ENABLED_WIDTH            1
#define PMB_WLAN_FFT_LDPC_ENABLED_SHIFT            5
#define PMB_WLAN_FFT_LDPC_ENABLED_SIGNED           0

#define PMB_WLAN_FFT_CONFIG_AUTOMATIC_MASK         0x00000040UL
#define PMB_WLAN_FFT_CONFIG_AUTOMATIC_WIDTH        1
#define PMB_WLAN_FFT_CONFIG_AUTOMATIC_SHIFT        6
#define PMB_WLAN_FFT_CONFIG_AUTOMATIC_SIGNED       0

#define PMB_WLAN_FFT_DYNAMIC_SIZE_MASK             0x00000080UL
#define PMB_WLAN_FFT_DYNAMIC_SIZE_WIDTH            1
#define PMB_WLAN_FFT_DYNAMIC_SIZE_SHIFT            7
#define PMB_WLAN_FFT_DYNAMIC_SIZE_SIGNED           0

#define PMB_WLAN_FFT_IFFT_RADIX_PASS1_MASK         0x00000F00UL
#define PMB_WLAN_FFT_IFFT_RADIX_PASS1_WIDTH        4
#define PMB_WLAN_FFT_IFFT_RADIX_PASS1_SHIFT        8
#define PMB_WLAN_FFT_IFFT_RADIX_PASS1_SIGNED       0

#define PMB_WLAN_FFT_FFT_RADIX_PASS1_MASK          0x0000F000UL
#define PMB_WLAN_FFT_FFT_RADIX_PASS1_WIDTH         4
#define PMB_WLAN_FFT_FFT_RADIX_PASS1_SHIFT         12
#define PMB_WLAN_FFT_FFT_RADIX_PASS1_SIGNED        0

#define PMB_WLAN_FFT_FFT_INPUT_SHIFT_MASK          0x00010000UL
#define PMB_WLAN_FFT_FFT_INPUT_SHIFT_WIDTH         1
#define PMB_WLAN_FFT_FFT_INPUT_SHIFT_SHIFT         16
#define PMB_WLAN_FFT_FFT_INPUT_SHIFT_SIGNED        0

#define PMB_WLAN_FFT_WLAN_ED_MID_PACKET_MASK       0x00020000UL
#define PMB_WLAN_FFT_WLAN_ED_MID_PACKET_WIDTH      1
#define PMB_WLAN_FFT_WLAN_ED_MID_PACKET_SHIFT      17
#define PMB_WLAN_FFT_WLAN_ED_MID_PACKET_SIGNED     0

#define PMB_WLAN_FFT_DISABLE_PHY_RESET_MASK        0x00040000UL
#define PMB_WLAN_FFT_DISABLE_PHY_RESET_WIDTH       1
#define PMB_WLAN_FFT_DISABLE_PHY_RESET_SHIFT       18
#define PMB_WLAN_FFT_DISABLE_PHY_RESET_SIGNED      0

#define PMB_WLAN_FFT_DCM_ENABLED_MASK              0x00080000UL
#define PMB_WLAN_FFT_DCM_ENABLED_WIDTH             1
#define PMB_WLAN_FFT_DCM_ENABLED_SHIFT             19
#define PMB_WLAN_FFT_DCM_ENABLED_SIGNED            0

#define PMB_WLAN_FFT_LATCHED_SOFTWARE_RESET_MASK   0x00400000UL
#define PMB_WLAN_FFT_LATCHED_SOFTWARE_RESET_WIDTH  1
#define PMB_WLAN_FFT_LATCHED_SOFTWARE_RESET_SHIFT  22
#define PMB_WLAN_FFT_LATCHED_SOFTWARE_RESET_SIGNED 0

#define PMB_WLAN_FFT_PULSED_SOFTWARE_RESET_MASK    0x00800000UL
#define PMB_WLAN_FFT_PULSED_SOFTWARE_RESET_WIDTH   1
#define PMB_WLAN_FFT_PULSED_SOFTWARE_RESET_SHIFT   23
#define PMB_WLAN_FFT_PULSED_SOFTWARE_RESET_SIGNED  0

/* Register WLAN_FFT_SHIFT_VALUES (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_SHIFT_VALUES                 0x0004
#define ABS_PMB_WLAN_FFT_SHIFT_VALUES             0xA5009C04UL

#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE1_P1_MASK   0x00000001UL
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE1_P1_WIDTH  1
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE1_P1_SHIFT  0
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE1_P1_SIGNED 0

#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE2_P1_MASK   0x00000002UL
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE2_P1_WIDTH  1
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE2_P1_SHIFT  1
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE2_P1_SIGNED 0

#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE3_P1_MASK   0x00000004UL
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE3_P1_WIDTH  1
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE3_P1_SHIFT  2
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE3_P1_SIGNED 0

#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE4_P1_MASK   0x00000008UL
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE4_P1_WIDTH  1
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE4_P1_SHIFT  3
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE4_P1_SIGNED 0

#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE5_P1_MASK   0x00000010UL
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE5_P1_WIDTH  1
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE5_P1_SHIFT  4
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE5_P1_SIGNED 0

#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE6_P1_MASK   0x00000020UL
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE6_P1_WIDTH  1
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE6_P1_SHIFT  5
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE6_P1_SIGNED 0

#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE7_P1_MASK   0x00000040UL
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE7_P1_WIDTH  1
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE7_P1_SHIFT  6
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE7_P1_SIGNED 0

#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE8_P1_MASK   0x00000080UL
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE8_P1_WIDTH  1
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE8_P1_SHIFT  7
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE8_P1_SIGNED 0

#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE9_P1_MASK   0x00000100UL
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE9_P1_WIDTH  1
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE9_P1_SHIFT  8
#define PMB_WLAN_FFT_SHIFT_VALUE_STAGE9_P1_SIGNED 0

/* Register WLAN_FFT_OFDM_CONFIG (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_OFDM_CONFIG                   0x0008
#define ABS_PMB_WLAN_FFT_OFDM_CONFIG               0xA5009C08UL

#define PMB_WLAN_FFT_INSERT_GUARD_MASK             0x00000001UL
#define PMB_WLAN_FFT_INSERT_GUARD_WIDTH            1
#define PMB_WLAN_FFT_INSERT_GUARD_SHIFT            0
#define PMB_WLAN_FFT_INSERT_GUARD_SIGNED           0

#define PMB_WLAN_FFT_INSERT_SUB_CARRIERS_MASK      0x00000004UL
#define PMB_WLAN_FFT_INSERT_SUB_CARRIERS_WIDTH     1
#define PMB_WLAN_FFT_INSERT_SUB_CARRIERS_SHIFT     2
#define PMB_WLAN_FFT_INSERT_SUB_CARRIERS_SIGNED    0

#define PMB_WLAN_FFT_REMOVE_SUB_CARRIERS_MASK      0x00000008UL
#define PMB_WLAN_FFT_REMOVE_SUB_CARRIERS_WIDTH     1
#define PMB_WLAN_FFT_REMOVE_SUB_CARRIERS_SHIFT     3
#define PMB_WLAN_FFT_REMOVE_SUB_CARRIERS_SIGNED    0

#define PMB_WLAN_FFT_GUARD_DURATION_MASK           0x00000030UL
#define PMB_WLAN_FFT_GUARD_DURATION_WIDTH          2
#define PMB_WLAN_FFT_GUARD_DURATION_SHIFT          4
#define PMB_WLAN_FFT_GUARD_DURATION_SIGNED         0

#define PMB_WLAN_FFT_RXP_CPE_NO_PILOT_SHIFT_MASK   0x00000080UL
#define PMB_WLAN_FFT_RXP_CPE_NO_PILOT_SHIFT_WIDTH  1
#define PMB_WLAN_FFT_RXP_CPE_NO_PILOT_SHIFT_SHIFT  7
#define PMB_WLAN_FFT_RXP_CPE_NO_PILOT_SHIFT_SIGNED 0

#define PMB_WLAN_FFT_RXP_CPE_STBC_MASK             0x00000100UL
#define PMB_WLAN_FFT_RXP_CPE_STBC_WIDTH            1
#define PMB_WLAN_FFT_RXP_CPE_STBC_SHIFT            8
#define PMB_WLAN_FFT_RXP_CPE_STBC_SIGNED           0

#define PMB_WLAN_FFT_RXP_CPE_BYPASS_MASK           0x00000200UL
#define PMB_WLAN_FFT_RXP_CPE_BYPASS_WIDTH          1
#define PMB_WLAN_FFT_RXP_CPE_BYPASS_SHIFT          9
#define PMB_WLAN_FFT_RXP_CPE_BYPASS_SIGNED         0

#define PMB_WLAN_FFT_OPERATING_WINDOW_MASK         0x00000C00UL
#define PMB_WLAN_FFT_OPERATING_WINDOW_WIDTH        2
#define PMB_WLAN_FFT_OPERATING_WINDOW_SHIFT        10
#define PMB_WLAN_FFT_OPERATING_WINDOW_SIGNED       0

#define PMB_WLAN_FFT_HE_LTF_TYPE_MASK              0x00003000UL
#define PMB_WLAN_FFT_HE_LTF_TYPE_WIDTH             2
#define PMB_WLAN_FFT_HE_LTF_TYPE_SHIFT             12
#define PMB_WLAN_FFT_HE_LTF_TYPE_SIGNED            0

#define PMB_WLAN_FFT_SIGNAL_BANDWIDTH_MASK         0x0000C000UL
#define PMB_WLAN_FFT_SIGNAL_BANDWIDTH_WIDTH        2
#define PMB_WLAN_FFT_SIGNAL_BANDWIDTH_SHIFT        14
#define PMB_WLAN_FFT_SIGNAL_BANDWIDTH_SIGNED       0

#define PMB_WLAN_FFT_RX_CHANNEL_BANDWIDTH_MASK     0x00060000UL
#define PMB_WLAN_FFT_RX_CHANNEL_BANDWIDTH_WIDTH    2
#define PMB_WLAN_FFT_RX_CHANNEL_BANDWIDTH_SHIFT    17
#define PMB_WLAN_FFT_RX_CHANNEL_BANDWIDTH_SIGNED   0

#define PMB_WLAN_FFT_TX_CHANNEL_BANDWIDTH_MASK     0x00300000UL
#define PMB_WLAN_FFT_TX_CHANNEL_BANDWIDTH_WIDTH    2
#define PMB_WLAN_FFT_TX_CHANNEL_BANDWIDTH_SHIFT    20
#define PMB_WLAN_FFT_TX_CHANNEL_BANDWIDTH_SIGNED   0

/* Register WLAN_FFT_OFDM_CONFIG_2 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_OFDM_CONFIG_2            0x000C
#define ABS_PMB_WLAN_FFT_OFDM_CONFIG_2        0xA5009C0CUL

#define PMB_WLAN_FFT_PACKET_TYPE_MASK         0x00000007UL
#define PMB_WLAN_FFT_PACKET_TYPE_WIDTH        3
#define PMB_WLAN_FFT_PACKET_TYPE_SHIFT        0
#define PMB_WLAN_FFT_PACKET_TYPE_SIGNED       0

#define PMB_WLAN_FFT_HEMU_PPDU_SIGBW_MASK     0x00000030UL
#define PMB_WLAN_FFT_HEMU_PPDU_SIGBW_WIDTH    2
#define PMB_WLAN_FFT_HEMU_PPDU_SIGBW_SHIFT    4
#define PMB_WLAN_FFT_HEMU_PPDU_SIGBW_SIGNED   0

#define PMB_WLAN_FFT_PPDU_20MHZ_OFFSET_MASK   0x000000C0UL
#define PMB_WLAN_FFT_PPDU_20MHZ_OFFSET_WIDTH  2
#define PMB_WLAN_FFT_PPDU_20MHZ_OFFSET_SHIFT  6
#define PMB_WLAN_FFT_PPDU_20MHZ_OFFSET_SIGNED 0

#define PMB_WLAN_FFT_RESOURCE_UNIT_MASK       0x00007F00UL
#define PMB_WLAN_FFT_RESOURCE_UNIT_WIDTH      7
#define PMB_WLAN_FFT_RESOURCE_UNIT_SHIFT      8
#define PMB_WLAN_FFT_RESOURCE_UNIT_SIGNED     0

#define PMB_WLAN_FFT_PE_DURATION_MASK         0x000F8000UL
#define PMB_WLAN_FFT_PE_DURATION_WIDTH        5
#define PMB_WLAN_FFT_PE_DURATION_SHIFT        15
#define PMB_WLAN_FFT_PE_DURATION_SIGNED       0

#define PMB_WLAN_FFT_ROTATION_MODE_MASK       0x00300000UL
#define PMB_WLAN_FFT_ROTATION_MODE_WIDTH      2
#define PMB_WLAN_FFT_ROTATION_MODE_SHIFT      20
#define PMB_WLAN_FFT_ROTATION_MODE_SIGNED     0

#define PMB_WLAN_FFT_DUPLICATION_MODE_MASK    0x00C00000UL
#define PMB_WLAN_FFT_DUPLICATION_MODE_WIDTH   2
#define PMB_WLAN_FFT_DUPLICATION_MODE_SHIFT   22
#define PMB_WLAN_FFT_DUPLICATION_MODE_SIGNED  0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_0 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_0        0x0010
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_0    0xA5009C10UL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_0_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_0_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_0_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_1 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_1        0x0014
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_1    0xA5009C14UL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_1_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_1_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_1_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_2 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_2        0x0018
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_2    0xA5009C18UL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_2_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_2_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_2_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_2_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_3 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_3        0x001C
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_3    0xA5009C1CUL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_3_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_3_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_3_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_4 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_4        0x0020
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_4    0xA5009C20UL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_4_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_4_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_4_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_4_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_5 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_5        0x0024
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_5    0xA5009C24UL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_5_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_5_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_5_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_5_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_6 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_6        0x0028
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_6    0xA5009C28UL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_6_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_6_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_6_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_7 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_7        0x002C
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_7    0xA5009C2CUL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_7_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_7_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_7_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM1_PILOT_7_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_0 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_0        0x0030
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_0    0xA5009C30UL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_0_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_0_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_0_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_1 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_1        0x0034
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_1    0xA5009C34UL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_1_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_1_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_1_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_2 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_2        0x0038
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_2    0xA5009C38UL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_2_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_2_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_2_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_2_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_3 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_3        0x003C
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_3    0xA5009C3CUL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_3_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_3_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_3_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_4 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_4        0x0040
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_4    0xA5009C40UL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_4_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_4_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_4_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_4_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_5 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_5        0x0044
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_5    0xA5009C44UL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_5_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_5_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_5_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_5_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_6 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_6        0x0048
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_6    0xA5009C48UL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_6_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_6_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_6_SIGNED 0

/* Register WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_7 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_7        0x004C
#define ABS_PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_7    0xA5009C4CUL

#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_7_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_7_WIDTH  24
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_7_SHIFT  0
#define PMB_WLAN_FFT_RXP_CPE_CH_STREAM2_PILOT_7_SIGNED 0

/* Register WLAN_FFT_AMP_MON_PASS1A (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_AMP_MON_PASS1A            0x0050
#define ABS_PMB_WLAN_FFT_AMP_MON_PASS1A        0xA5009C50UL

#define PMB_WLAN_FFT_AMP_MON_STAGE_1_P1_MASK   0x0000000FUL
#define PMB_WLAN_FFT_AMP_MON_STAGE_1_P1_WIDTH  4
#define PMB_WLAN_FFT_AMP_MON_STAGE_1_P1_SHIFT  0
#define PMB_WLAN_FFT_AMP_MON_STAGE_1_P1_SIGNED 0

#define PMB_WLAN_FFT_AMP_MON_STAGE_2_P1_MASK   0x000000F0UL
#define PMB_WLAN_FFT_AMP_MON_STAGE_2_P1_WIDTH  4
#define PMB_WLAN_FFT_AMP_MON_STAGE_2_P1_SHIFT  4
#define PMB_WLAN_FFT_AMP_MON_STAGE_2_P1_SIGNED 0

#define PMB_WLAN_FFT_AMP_MON_STAGE_3_P1_MASK   0x00000F00UL
#define PMB_WLAN_FFT_AMP_MON_STAGE_3_P1_WIDTH  4
#define PMB_WLAN_FFT_AMP_MON_STAGE_3_P1_SHIFT  8
#define PMB_WLAN_FFT_AMP_MON_STAGE_3_P1_SIGNED 0

#define PMB_WLAN_FFT_AMP_MON_STAGE_4_P1_MASK   0x0000F000UL
#define PMB_WLAN_FFT_AMP_MON_STAGE_4_P1_WIDTH  4
#define PMB_WLAN_FFT_AMP_MON_STAGE_4_P1_SHIFT  12
#define PMB_WLAN_FFT_AMP_MON_STAGE_4_P1_SIGNED 0

/* Register WLAN_FFT_AMP_MON_PASS1B (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_AMP_MON_PASS1B            0x0054
#define ABS_PMB_WLAN_FFT_AMP_MON_PASS1B        0xA5009C54UL

#define PMB_WLAN_FFT_AMP_MON_STAGE_5_P1_MASK   0x0000000FUL
#define PMB_WLAN_FFT_AMP_MON_STAGE_5_P1_WIDTH  4
#define PMB_WLAN_FFT_AMP_MON_STAGE_5_P1_SHIFT  0
#define PMB_WLAN_FFT_AMP_MON_STAGE_5_P1_SIGNED 0

#define PMB_WLAN_FFT_AMP_MON_STAGE_6_P1_MASK   0x000000F0UL
#define PMB_WLAN_FFT_AMP_MON_STAGE_6_P1_WIDTH  4
#define PMB_WLAN_FFT_AMP_MON_STAGE_6_P1_SHIFT  4
#define PMB_WLAN_FFT_AMP_MON_STAGE_6_P1_SIGNED 0

#define PMB_WLAN_FFT_AMP_MON_STAGE_7_P1_MASK   0x00000F00UL
#define PMB_WLAN_FFT_AMP_MON_STAGE_7_P1_WIDTH  4
#define PMB_WLAN_FFT_AMP_MON_STAGE_7_P1_SHIFT  8
#define PMB_WLAN_FFT_AMP_MON_STAGE_7_P1_SIGNED 0

#define PMB_WLAN_FFT_AMP_MON_STAGE_8_P1_MASK   0x0000F000UL
#define PMB_WLAN_FFT_AMP_MON_STAGE_8_P1_WIDTH  4
#define PMB_WLAN_FFT_AMP_MON_STAGE_8_P1_SHIFT  12
#define PMB_WLAN_FFT_AMP_MON_STAGE_8_P1_SIGNED 0

/* Register WLAN_FFT_SAT_COUNT_PASS1A (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_SAT_COUNT_PASS1A            0x0058
#define ABS_PMB_WLAN_FFT_SAT_COUNT_PASS1A        0xA5009C58UL

#define PMB_WLAN_FFT_SAT_COUNT_STAGE_1_P1_MASK   0x0000003FUL
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_1_P1_WIDTH  6
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_1_P1_SHIFT  0
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_1_P1_SIGNED 0

#define PMB_WLAN_FFT_SAT_COUNT_STAGE_2_P1_MASK   0x00000FC0UL
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_2_P1_WIDTH  6
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_2_P1_SHIFT  6
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_2_P1_SIGNED 0

#define PMB_WLAN_FFT_SAT_COUNT_STAGE_3_P1_MASK   0x0003F000UL
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_3_P1_WIDTH  6
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_3_P1_SHIFT  12
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_3_P1_SIGNED 0

#define PMB_WLAN_FFT_SAT_COUNT_STAGE_4_P1_MASK   0x00FC0000UL
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_4_P1_WIDTH  6
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_4_P1_SHIFT  18
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_4_P1_SIGNED 0

/* Register WLAN_FFT_SAT_COUNT_PASS1B (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_SAT_COUNT_PASS1B            0x005C
#define ABS_PMB_WLAN_FFT_SAT_COUNT_PASS1B        0xA5009C5CUL

#define PMB_WLAN_FFT_SAT_COUNT_STAGE_5_P1_MASK   0x0000003FUL
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_5_P1_WIDTH  6
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_5_P1_SHIFT  0
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_5_P1_SIGNED 0

#define PMB_WLAN_FFT_SAT_COUNT_STAGE_6_P1_MASK   0x00000FC0UL
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_6_P1_WIDTH  6
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_6_P1_SHIFT  6
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_6_P1_SIGNED 0

#define PMB_WLAN_FFT_SAT_COUNT_STAGE_7_P1_MASK   0x0003F000UL
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_7_P1_WIDTH  6
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_7_P1_SHIFT  12
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_7_P1_SIGNED 0

#define PMB_WLAN_FFT_SAT_COUNT_STAGE_8_P1_MASK   0x00FC0000UL
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_8_P1_WIDTH  6
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_8_P1_SHIFT  18
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_8_P1_SIGNED 0

/* Register WLAN_FFT_STATUS (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_STATUS                    0x0060
#define ABS_PMB_WLAN_FFT_STATUS                0xA5009C60UL

#define PMB_WLAN_FFT_FFT_DONE_EF_STATUS_MASK   0x00000001UL
#define PMB_WLAN_FFT_FFT_DONE_EF_STATUS_WIDTH  1
#define PMB_WLAN_FFT_FFT_DONE_EF_STATUS_SHIFT  0
#define PMB_WLAN_FFT_FFT_DONE_EF_STATUS_SIGNED 0

/* Register WLAN_FFT_FINAL_SHIFT_VALUE (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_FINAL_SHIFT_VALUE        0x0064
#define ABS_PMB_WLAN_FFT_FINAL_SHIFT_VALUE    0xA5009C64UL

#define PMB_WLAN_FFT_FINAL_SHIFT_VALUE_MASK   0x0000001FUL
#define PMB_WLAN_FFT_FINAL_SHIFT_VALUE_WIDTH  5
#define PMB_WLAN_FFT_FINAL_SHIFT_VALUE_SHIFT  0
#define PMB_WLAN_FFT_FINAL_SHIFT_VALUE_SIGNED 0

/* Register WLAN_FFT_MAX_RADIX (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_MAX_RADIX        0x0068
#define ABS_PMB_WLAN_FFT_MAX_RADIX    0xA5009C68UL

#define PMB_WLAN_FFT_MAX_RADIX_MASK   0x000007FFUL
#define PMB_WLAN_FFT_MAX_RADIX_WIDTH  11
#define PMB_WLAN_FFT_MAX_RADIX_SHIFT  0
#define PMB_WLAN_FFT_MAX_RADIX_SIGNED 0

/* Register WLAN_FFT_CORE_ID (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_CORE_ID                 0x006C
#define ABS_PMB_WLAN_FFT_CORE_ID             0xA5009C6CUL

#define PMB_WLAN_FFT_CONFIGURATION_ID_MASK   0x000000FFUL
#define PMB_WLAN_FFT_CONFIGURATION_ID_WIDTH  8
#define PMB_WLAN_FFT_CONFIGURATION_ID_SHIFT  0
#define PMB_WLAN_FFT_CONFIGURATION_ID_SIGNED 0

#define PMB_WLAN_FFT_CORE_ID_MASK            0x0000FF00UL
#define PMB_WLAN_FFT_CORE_ID_WIDTH           8
#define PMB_WLAN_FFT_CORE_ID_SHIFT           8
#define PMB_WLAN_FFT_CORE_ID_SIGNED          0

#define PMB_WLAN_FFT_GROUP_ID_MASK           0x00FF0000UL
#define PMB_WLAN_FFT_GROUP_ID_WIDTH          8
#define PMB_WLAN_FFT_GROUP_ID_SHIFT          16
#define PMB_WLAN_FFT_GROUP_ID_SIGNED         0

/* Register WLAN_FFT_CORE_REVISION (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_CORE_REVISION          0x0070
#define ABS_PMB_WLAN_FFT_CORE_REVISION      0xA5009C70UL

#define PMB_WLAN_FFT_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_WLAN_FFT_MAINTENANCE_REV_WIDTH  8
#define PMB_WLAN_FFT_MAINTENANCE_REV_SHIFT  0
#define PMB_WLAN_FFT_MAINTENANCE_REV_SIGNED 0

#define PMB_WLAN_FFT_MINOR_REV_MASK         0x0000FF00UL
#define PMB_WLAN_FFT_MINOR_REV_WIDTH        8
#define PMB_WLAN_FFT_MINOR_REV_SHIFT        8
#define PMB_WLAN_FFT_MINOR_REV_SIGNED       0

#define PMB_WLAN_FFT_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_WLAN_FFT_MAJOR_REV_WIDTH        8
#define PMB_WLAN_FFT_MAJOR_REV_SHIFT        16
#define PMB_WLAN_FFT_MAJOR_REV_SIGNED       0

/* Register WLAN_FFT_STAGE9_MON_PASS1 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_STAGE9_MON_PASS1            0x0074
#define ABS_PMB_WLAN_FFT_STAGE9_MON_PASS1        0xA5009C74UL

#define PMB_WLAN_FFT_SAT_COUNT_STAGE_9_P1_MASK   0x0000003FUL
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_9_P1_WIDTH  6
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_9_P1_SHIFT  0
#define PMB_WLAN_FFT_SAT_COUNT_STAGE_9_P1_SIGNED 0

#define PMB_WLAN_FFT_AMP_MON_STAGE_9_P1_MASK     0x000003C0UL
#define PMB_WLAN_FFT_AMP_MON_STAGE_9_P1_WIDTH    4
#define PMB_WLAN_FFT_AMP_MON_STAGE_9_P1_SHIFT    6
#define PMB_WLAN_FFT_AMP_MON_STAGE_9_P1_SIGNED   0

/* Register WLAN_FFT_EXTRACTED_PILOT_0 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_EXTRACTED_PILOT_0              0x0080
#define ABS_PMB_WLAN_FFT_EXTRACTED_PILOT_0          0xA5009C80UL

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_0_MASK   0x00000FFFUL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_0_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_0_SHIFT  0
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_0_SIGNED 0

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_0_MASK   0x00FFF000UL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_0_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_0_SHIFT  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_0_SIGNED 0

/* Register WLAN_FFT_EXTRACTED_PILOT_1 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_EXTRACTED_PILOT_1              0x0084
#define ABS_PMB_WLAN_FFT_EXTRACTED_PILOT_1          0xA5009C84UL

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_1_MASK   0x00000FFFUL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_1_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_1_SHIFT  0
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_1_SIGNED 0

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_1_MASK   0x00FFF000UL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_1_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_1_SHIFT  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_1_SIGNED 0

/* Register WLAN_FFT_EXTRACTED_PILOT_2 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_EXTRACTED_PILOT_2              0x0088
#define ABS_PMB_WLAN_FFT_EXTRACTED_PILOT_2          0xA5009C88UL

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_2_MASK   0x00000FFFUL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_2_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_2_SHIFT  0
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_2_SIGNED 0

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_2_MASK   0x00FFF000UL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_2_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_2_SHIFT  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_2_SIGNED 0

/* Register WLAN_FFT_EXTRACTED_PILOT_3 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_EXTRACTED_PILOT_3              0x008C
#define ABS_PMB_WLAN_FFT_EXTRACTED_PILOT_3          0xA5009C8CUL

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_3_MASK   0x00000FFFUL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_3_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_3_SHIFT  0
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_3_SIGNED 0

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_3_MASK   0x00FFF000UL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_3_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_3_SHIFT  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_3_SIGNED 0

/* Register WLAN_FFT_EXTRACTED_PILOT_4 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_EXTRACTED_PILOT_4              0x0090
#define ABS_PMB_WLAN_FFT_EXTRACTED_PILOT_4          0xA5009C90UL

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_4_MASK   0x00000FFFUL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_4_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_4_SHIFT  0
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_4_SIGNED 0

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_4_MASK   0x00FFF000UL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_4_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_4_SHIFT  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_4_SIGNED 0

/* Register WLAN_FFT_EXTRACTED_PILOT_5 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_EXTRACTED_PILOT_5              0x0094
#define ABS_PMB_WLAN_FFT_EXTRACTED_PILOT_5          0xA5009C94UL

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_5_MASK   0x00000FFFUL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_5_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_5_SHIFT  0
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_5_SIGNED 0

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_5_MASK   0x00FFF000UL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_5_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_5_SHIFT  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_5_SIGNED 0

/* Register WLAN_FFT_EXTRACTED_PILOT_6 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_EXTRACTED_PILOT_6              0x0098
#define ABS_PMB_WLAN_FFT_EXTRACTED_PILOT_6          0xA5009C98UL

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_6_MASK   0x00000FFFUL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_6_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_6_SHIFT  0
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_6_SIGNED 0

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_6_MASK   0x00FFF000UL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_6_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_6_SHIFT  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_6_SIGNED 0

/* Register WLAN_FFT_EXTRACTED_PILOT_7 (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_EXTRACTED_PILOT_7              0x009C
#define ABS_PMB_WLAN_FFT_EXTRACTED_PILOT_7          0xA5009C9CUL

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_7_MASK   0x00000FFFUL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_7_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_7_SHIFT  0
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_E_7_SIGNED 0

#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_7_MASK   0x00FFF000UL
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_7_WIDTH  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_7_SHIFT  12
#define PMB_WLAN_FFT_FFT_EXTRACTED_PILOT_O_7_SIGNED 0

/* Register WLAN_FFT_MCS_CONFIG (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_MCS_CONFIG       0x00A0
#define ABS_PMB_WLAN_FFT_MCS_CONFIG   0xA5009CA0UL

#define PMB_WLAN_FFT_MCS_VALUE_MASK   0x00F00000UL
#define PMB_WLAN_FFT_MCS_VALUE_WIDTH  4
#define PMB_WLAN_FFT_MCS_VALUE_SHIFT  20
#define PMB_WLAN_FFT_MCS_VALUE_SIGNED 0

/* Register WLAN_FFT_TBUS_RD_MODE (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_TBUS_RD_MODE           0x00AC
#define ABS_PMB_WLAN_FFT_TBUS_RD_MODE       0xA5009CACUL

#define PMB_WLAN_FFT_TBUS_RD_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_FFT_TBUS_RD_DISCARD_WIDTH  1
#define PMB_WLAN_FFT_TBUS_RD_DISCARD_SHIFT  1
#define PMB_WLAN_FFT_TBUS_RD_DISCARD_SIGNED 0

/* Register WLAN_FFT_TBUS_RD_SIGNATURE (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_TBUS_RD_SIGNATURE        0x00B8
#define ABS_PMB_WLAN_FFT_TBUS_RD_SIGNATURE    0xA5009CB8UL

#define PMB_WLAN_FFT_TBUS_RD_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_FFT_TBUS_RD_SIGNATURE_WIDTH  24
#define PMB_WLAN_FFT_TBUS_RD_SIGNATURE_SHIFT  0
#define PMB_WLAN_FFT_TBUS_RD_SIGNATURE_SIGNED 0

/* Register WLAN_FFT_DEBUG (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_DEBUG        0x00BC
#define ABS_PMB_WLAN_FFT_DEBUG    0xA5009CBCUL

#define PMB_WLAN_FFT_DEBUG_MASK   0x00000003UL
#define PMB_WLAN_FFT_DEBUG_WIDTH  2
#define PMB_WLAN_FFT_DEBUG_SHIFT  0
#define PMB_WLAN_FFT_DEBUG_SIGNED 0

/* Register WLAN_FFT_DEBUG_VALID (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_DEBUG_VALID        0x00C0
#define ABS_PMB_WLAN_FFT_DEBUG_VALID    0xA5009CC0UL

#define PMB_WLAN_FFT_DEBUG_VALID_MASK   0x0003FFFFUL
#define PMB_WLAN_FFT_DEBUG_VALID_WIDTH  18
#define PMB_WLAN_FFT_DEBUG_VALID_SHIFT  0
#define PMB_WLAN_FFT_DEBUG_VALID_SIGNED 0

/* Register WLAN_FFT_DEBUG_ENABLE (PMR_WLAN_FFT) */
#define PMB_WLAN_FFT_DEBUG_ENABLE        0x00C4
#define ABS_PMB_WLAN_FFT_DEBUG_ENABLE    0xA5009CC4UL

#define PMB_WLAN_FFT_DEBUG_ENABLE_MASK   0x0003FFFFUL
#define PMB_WLAN_FFT_DEBUG_ENABLE_WIDTH  18
#define PMB_WLAN_FFT_DEBUG_ENABLE_SHIFT  0
#define PMB_WLAN_FFT_DEBUG_ENABLE_SIGNED 0

/* Register WLAN_TXP_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_CONTROL                        0x0000
#define ABS_PMB_WLAN_TXP_CONTROL                    0xA500A000UL

#define PMB_WLAN_TXP_SOFTWARE_RESET_MASK            0x00000001UL
#define PMB_WLAN_TXP_SOFTWARE_RESET_WIDTH           1
#define PMB_WLAN_TXP_SOFTWARE_RESET_SHIFT           0
#define PMB_WLAN_TXP_SOFTWARE_RESET_SIGNED          0

#define PMB_WLAN_TXP_DISCARD_EXTRA_INPUT_MASK       0x00000002UL
#define PMB_WLAN_TXP_DISCARD_EXTRA_INPUT_WIDTH      1
#define PMB_WLAN_TXP_DISCARD_EXTRA_INPUT_SHIFT      1
#define PMB_WLAN_TXP_DISCARD_EXTRA_INPUT_SIGNED     0

#define PMB_WLAN_TXP_TX_MODE_MASK                   0x00000010UL
#define PMB_WLAN_TXP_TX_MODE_WIDTH                  1
#define PMB_WLAN_TXP_TX_MODE_SHIFT                  4
#define PMB_WLAN_TXP_TX_MODE_SIGNED                 0

#define PMB_WLAN_TXP_SCRAMBLER_BYPASS_MASK          0x00000020UL
#define PMB_WLAN_TXP_SCRAMBLER_BYPASS_WIDTH         1
#define PMB_WLAN_TXP_SCRAMBLER_BYPASS_SHIFT         5
#define PMB_WLAN_TXP_SCRAMBLER_BYPASS_SIGNED        0

#define PMB_WLAN_TXP_ENCODER_SELECT_MASK            0x00000040UL
#define PMB_WLAN_TXP_ENCODER_SELECT_WIDTH           1
#define PMB_WLAN_TXP_ENCODER_SELECT_SHIFT           6
#define PMB_WLAN_TXP_ENCODER_SELECT_SIGNED          0

#define PMB_WLAN_TXP_NUM_CONV_ENCODER_ACTIVE_MASK   0x00000080UL
#define PMB_WLAN_TXP_NUM_CONV_ENCODER_ACTIVE_WIDTH  1
#define PMB_WLAN_TXP_NUM_CONV_ENCODER_ACTIVE_SHIFT  7
#define PMB_WLAN_TXP_NUM_CONV_ENCODER_ACTIVE_SIGNED 0

#define PMB_WLAN_TXP_ENCODER_CODE_RATE_MASK         0x00000300UL
#define PMB_WLAN_TXP_ENCODER_CODE_RATE_WIDTH        2
#define PMB_WLAN_TXP_ENCODER_CODE_RATE_SHIFT        8
#define PMB_WLAN_TXP_ENCODER_CODE_RATE_SIGNED       0

#define PMB_WLAN_TXP_NUM_SAMP_PER_SYM_MASK          0x000FFC00UL
#define PMB_WLAN_TXP_NUM_SAMP_PER_SYM_WIDTH         10
#define PMB_WLAN_TXP_NUM_SAMP_PER_SYM_SHIFT         10
#define PMB_WLAN_TXP_NUM_SAMP_PER_SYM_SIGNED        0

#define PMB_WLAN_TXP_GENERATE_EOP_MASK              0x00800000UL
#define PMB_WLAN_TXP_GENERATE_EOP_WIDTH             1
#define PMB_WLAN_TXP_GENERATE_EOP_SHIFT             23
#define PMB_WLAN_TXP_GENERATE_EOP_SIGNED            0

/* Register WLAN_TXP_STREAM_SIZES (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_STREAM_SIZES         0x0004
#define ABS_PMB_WLAN_TXP_STREAM_SIZES     0xA500A004UL

#define PMB_WLAN_TXP_STREAM_1_SIZE_MASK   0x00000007UL
#define PMB_WLAN_TXP_STREAM_1_SIZE_WIDTH  3
#define PMB_WLAN_TXP_STREAM_1_SIZE_SHIFT  0
#define PMB_WLAN_TXP_STREAM_1_SIZE_SIGNED 0

#define PMB_WLAN_TXP_STREAM_2_SIZE_MASK   0x00000070UL
#define PMB_WLAN_TXP_STREAM_2_SIZE_WIDTH  3
#define PMB_WLAN_TXP_STREAM_2_SIZE_SHIFT  4
#define PMB_WLAN_TXP_STREAM_2_SIZE_SIGNED 0

#define PMB_WLAN_TXP_STREAM_3_SIZE_MASK   0x00000700UL
#define PMB_WLAN_TXP_STREAM_3_SIZE_WIDTH  3
#define PMB_WLAN_TXP_STREAM_3_SIZE_SHIFT  8
#define PMB_WLAN_TXP_STREAM_3_SIZE_SIGNED 0

#define PMB_WLAN_TXP_STREAM_4_SIZE_MASK   0x00007000UL
#define PMB_WLAN_TXP_STREAM_4_SIZE_WIDTH  3
#define PMB_WLAN_TXP_STREAM_4_SIZE_SHIFT  12
#define PMB_WLAN_TXP_STREAM_4_SIZE_SIGNED 0

/* Register WLAN_TXP_SCRAMBLER_STATE (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_SCRAMBLER_STATE        0x0008
#define ABS_PMB_WLAN_TXP_SCRAMBLER_STATE    0xA500A008UL

#define PMB_WLAN_TXP_SCRAMBLER_STATE_MASK   0x0000007FUL
#define PMB_WLAN_TXP_SCRAMBLER_STATE_WIDTH  7
#define PMB_WLAN_TXP_SCRAMBLER_STATE_SHIFT  0
#define PMB_WLAN_TXP_SCRAMBLER_STATE_SIGNED 0

/* Register WLAN_TXP_NUM_OP_SYM (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_NUM_OP_SYM        0x000C
#define ABS_PMB_WLAN_TXP_NUM_OP_SYM    0xA500A00CUL

#define PMB_WLAN_TXP_NUM_OP_SYM_MASK   0x0000FFFFUL
#define PMB_WLAN_TXP_NUM_OP_SYM_WIDTH  16
#define PMB_WLAN_TXP_NUM_OP_SYM_SHIFT  0
#define PMB_WLAN_TXP_NUM_OP_SYM_SIGNED 0

/* Register WLAN_TXP_INTERLEAVER_1_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_INTERLEAVER_1_CONTROL               0x0010
#define ABS_PMB_WLAN_TXP_INTERLEAVER_1_CONTROL           0xA500A010UL

#define PMB_WLAN_TXP_INTERLEAVER_1_NROWS_MASK            0x0000000FUL
#define PMB_WLAN_TXP_INTERLEAVER_1_NROWS_WIDTH           4
#define PMB_WLAN_TXP_INTERLEAVER_1_NROWS_SHIFT           0
#define PMB_WLAN_TXP_INTERLEAVER_1_NROWS_SIGNED          0

#define PMB_WLAN_TXP_INTERLEAVER_1_NCOLS_MASK            0x000003F0UL
#define PMB_WLAN_TXP_INTERLEAVER_1_NCOLS_WIDTH           6
#define PMB_WLAN_TXP_INTERLEAVER_1_NCOLS_SHIFT           4
#define PMB_WLAN_TXP_INTERLEAVER_1_NCOLS_SIGNED          0

#define PMB_WLAN_TXP_INTERLEAVER_1_BUFFER_SIZE_MASK      0x000FF800UL
#define PMB_WLAN_TXP_INTERLEAVER_1_BUFFER_SIZE_WIDTH     9
#define PMB_WLAN_TXP_INTERLEAVER_1_BUFFER_SIZE_SHIFT     11
#define PMB_WLAN_TXP_INTERLEAVER_1_BUFFER_SIZE_SIGNED    0

#define PMB_WLAN_TXP_INTERLEAVER_1_CONST_MAP_MODE_MASK   0x00700000UL
#define PMB_WLAN_TXP_INTERLEAVER_1_CONST_MAP_MODE_WIDTH  3
#define PMB_WLAN_TXP_INTERLEAVER_1_CONST_MAP_MODE_SHIFT  20
#define PMB_WLAN_TXP_INTERLEAVER_1_CONST_MAP_MODE_SIGNED 0

/* Register WLAN_TXP_INTERLEAVER_2_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_INTERLEAVER_2_CONTROL               0x0014
#define ABS_PMB_WLAN_TXP_INTERLEAVER_2_CONTROL           0xA500A014UL

#define PMB_WLAN_TXP_INTERLEAVER_2_NROWS_MASK            0x0000000FUL
#define PMB_WLAN_TXP_INTERLEAVER_2_NROWS_WIDTH           4
#define PMB_WLAN_TXP_INTERLEAVER_2_NROWS_SHIFT           0
#define PMB_WLAN_TXP_INTERLEAVER_2_NROWS_SIGNED          0

#define PMB_WLAN_TXP_INTERLEAVER_2_NCOLS_MASK            0x000003F0UL
#define PMB_WLAN_TXP_INTERLEAVER_2_NCOLS_WIDTH           6
#define PMB_WLAN_TXP_INTERLEAVER_2_NCOLS_SHIFT           4
#define PMB_WLAN_TXP_INTERLEAVER_2_NCOLS_SIGNED          0

#define PMB_WLAN_TXP_INTERLEAVER_2_BUFFER_SIZE_MASK      0x000FF800UL
#define PMB_WLAN_TXP_INTERLEAVER_2_BUFFER_SIZE_WIDTH     9
#define PMB_WLAN_TXP_INTERLEAVER_2_BUFFER_SIZE_SHIFT     11
#define PMB_WLAN_TXP_INTERLEAVER_2_BUFFER_SIZE_SIGNED    0

#define PMB_WLAN_TXP_INTERLEAVER_2_CONST_MAP_MODE_MASK   0x00700000UL
#define PMB_WLAN_TXP_INTERLEAVER_2_CONST_MAP_MODE_WIDTH  3
#define PMB_WLAN_TXP_INTERLEAVER_2_CONST_MAP_MODE_SHIFT  20
#define PMB_WLAN_TXP_INTERLEAVER_2_CONST_MAP_MODE_SIGNED 0

/* Register WLAN_TXP_INTERLEAVER_3_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_INTERLEAVER_3_CONTROL               0x0018
#define ABS_PMB_WLAN_TXP_INTERLEAVER_3_CONTROL           0xA500A018UL

#define PMB_WLAN_TXP_INTERLEAVER_3_NROWS_MASK            0x0000000FUL
#define PMB_WLAN_TXP_INTERLEAVER_3_NROWS_WIDTH           4
#define PMB_WLAN_TXP_INTERLEAVER_3_NROWS_SHIFT           0
#define PMB_WLAN_TXP_INTERLEAVER_3_NROWS_SIGNED          0

#define PMB_WLAN_TXP_INTERLEAVER_3_NCOLS_MASK            0x000003F0UL
#define PMB_WLAN_TXP_INTERLEAVER_3_NCOLS_WIDTH           6
#define PMB_WLAN_TXP_INTERLEAVER_3_NCOLS_SHIFT           4
#define PMB_WLAN_TXP_INTERLEAVER_3_NCOLS_SIGNED          0

#define PMB_WLAN_TXP_INTERLEAVER_3_BUFFER_SIZE_MASK      0x000FF800UL
#define PMB_WLAN_TXP_INTERLEAVER_3_BUFFER_SIZE_WIDTH     9
#define PMB_WLAN_TXP_INTERLEAVER_3_BUFFER_SIZE_SHIFT     11
#define PMB_WLAN_TXP_INTERLEAVER_3_BUFFER_SIZE_SIGNED    0

#define PMB_WLAN_TXP_INTERLEAVER_3_CONST_MAP_MODE_MASK   0x00700000UL
#define PMB_WLAN_TXP_INTERLEAVER_3_CONST_MAP_MODE_WIDTH  3
#define PMB_WLAN_TXP_INTERLEAVER_3_CONST_MAP_MODE_SHIFT  20
#define PMB_WLAN_TXP_INTERLEAVER_3_CONST_MAP_MODE_SIGNED 0

/* Register WLAN_TXP_INTERLEAVER_4_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_INTERLEAVER_4_CONTROL               0x001C
#define ABS_PMB_WLAN_TXP_INTERLEAVER_4_CONTROL           0xA500A01CUL

#define PMB_WLAN_TXP_INTERLEAVER_4_NROWS_MASK            0x0000000FUL
#define PMB_WLAN_TXP_INTERLEAVER_4_NROWS_WIDTH           4
#define PMB_WLAN_TXP_INTERLEAVER_4_NROWS_SHIFT           0
#define PMB_WLAN_TXP_INTERLEAVER_4_NROWS_SIGNED          0

#define PMB_WLAN_TXP_INTERLEAVER_4_NCOLS_MASK            0x000003F0UL
#define PMB_WLAN_TXP_INTERLEAVER_4_NCOLS_WIDTH           6
#define PMB_WLAN_TXP_INTERLEAVER_4_NCOLS_SHIFT           4
#define PMB_WLAN_TXP_INTERLEAVER_4_NCOLS_SIGNED          0

#define PMB_WLAN_TXP_INTERLEAVER_4_BUFFER_SIZE_MASK      0x000FF800UL
#define PMB_WLAN_TXP_INTERLEAVER_4_BUFFER_SIZE_WIDTH     9
#define PMB_WLAN_TXP_INTERLEAVER_4_BUFFER_SIZE_SHIFT     11
#define PMB_WLAN_TXP_INTERLEAVER_4_BUFFER_SIZE_SIGNED    0

#define PMB_WLAN_TXP_INTERLEAVER_4_CONST_MAP_MODE_MASK   0x00700000UL
#define PMB_WLAN_TXP_INTERLEAVER_4_CONST_MAP_MODE_WIDTH  3
#define PMB_WLAN_TXP_INTERLEAVER_4_CONST_MAP_MODE_SHIFT  20
#define PMB_WLAN_TXP_INTERLEAVER_4_CONST_MAP_MODE_SIGNED 0

/* Register WLAN_TXP_LDPC_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_CONTROL                             0x0020
#define ABS_PMB_WLAN_TXP_LDPC_CONTROL                         0xA500A020UL

#define PMB_WLAN_TXP_LDPC_Z_BLOCK_SIZE_MASK                   0x00000003UL
#define PMB_WLAN_TXP_LDPC_Z_BLOCK_SIZE_WIDTH                  2
#define PMB_WLAN_TXP_LDPC_Z_BLOCK_SIZE_SHIFT                  0
#define PMB_WLAN_TXP_LDPC_Z_BLOCK_SIZE_SIGNED                 0

#define PMB_WLAN_TXP_LDPC_NUM_PARITY_REPETITION_BLOCKS_MASK   0x000FFFF0UL
#define PMB_WLAN_TXP_LDPC_NUM_PARITY_REPETITION_BLOCKS_WIDTH  16
#define PMB_WLAN_TXP_LDPC_NUM_PARITY_REPETITION_BLOCKS_SHIFT  4
#define PMB_WLAN_TXP_LDPC_NUM_PARITY_REPETITION_BLOCKS_SIGNED 0

/* Register WLAN_TXP_LDPC_NUM_MESSAGE_BLOCKS (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_NUM_MESSAGE_BLOCKS        0x0024
#define ABS_PMB_WLAN_TXP_LDPC_NUM_MESSAGE_BLOCKS    0xA500A024UL

#define PMB_WLAN_TXP_LDPC_NUM_MESSAGE_BLOCKS_MASK   0x0000FFFFUL
#define PMB_WLAN_TXP_LDPC_NUM_MESSAGE_BLOCKS_WIDTH  16
#define PMB_WLAN_TXP_LDPC_NUM_MESSAGE_BLOCKS_SHIFT  0
#define PMB_WLAN_TXP_LDPC_NUM_MESSAGE_BLOCKS_SIGNED 0

/* Register WLAN_TXP_LDPC_MESSAGE_PARITY_BITS (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_MESSAGE_PARITY_BITS     0x0028
#define ABS_PMB_WLAN_TXP_LDPC_MESSAGE_PARITY_BITS 0xA500A028UL

#define PMB_WLAN_TXP_LDPC_MESSAGE_BITS_MASK       0x000007FFUL
#define PMB_WLAN_TXP_LDPC_MESSAGE_BITS_WIDTH      11
#define PMB_WLAN_TXP_LDPC_MESSAGE_BITS_SHIFT      0
#define PMB_WLAN_TXP_LDPC_MESSAGE_BITS_SIGNED     0

#define PMB_WLAN_TXP_LDPC_PARITY_BITS_MASK        0x007FF000UL
#define PMB_WLAN_TXP_LDPC_PARITY_BITS_WIDTH       11
#define PMB_WLAN_TXP_LDPC_PARITY_BITS_SHIFT       12
#define PMB_WLAN_TXP_LDPC_PARITY_BITS_SIGNED      0

/* Register WLAN_TXP_LDPC_REPETITION (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_REPETITION               0x002C
#define ABS_PMB_WLAN_TXP_LDPC_REPETITION           0xA500A02CUL

#define PMB_WLAN_TXP_LDPC_REPETITION_BITS_MASK     0x0000FFFFUL
#define PMB_WLAN_TXP_LDPC_REPETITION_BITS_WIDTH    16
#define PMB_WLAN_TXP_LDPC_REPETITION_BITS_SHIFT    0
#define PMB_WLAN_TXP_LDPC_REPETITION_BITS_SIGNED   0

#define PMB_WLAN_TXP_LDPC_REPETITION_ACTIVE_MASK   0x00800000UL
#define PMB_WLAN_TXP_LDPC_REPETITION_ACTIVE_WIDTH  1
#define PMB_WLAN_TXP_LDPC_REPETITION_ACTIVE_SHIFT  23
#define PMB_WLAN_TXP_LDPC_REPETITION_ACTIVE_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_0 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0          0x0030
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0      0xA500A030UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_0_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_0_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_0_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_0_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_0_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_0_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_0_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_0_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_0_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_0_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_0_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_0_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_1 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1          0x0034
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1      0xA500A034UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_1_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_1_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_1_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_1_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_1_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_1_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_1_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_1_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_1_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_1_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_1_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_1_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_2 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2          0x0038
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2      0xA500A038UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_2_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_2_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_2_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_2_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_2_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_2_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_2_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_2_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_2_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_2_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_2_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_2_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_3 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_3          0x003C
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_3      0xA500A03CUL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_3_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_3_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_3_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_3_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_3_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_3_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_3_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_3_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_3_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_3_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_3_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_3_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_4 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_4          0x0040
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_4      0xA500A040UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_4_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_4_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_4_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_4_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_4_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_4_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_4_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_4_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_4_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_4_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_4_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_4_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_5 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_5          0x0044
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_5      0xA500A044UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_5_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_5_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_5_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_5_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_5_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_5_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_5_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_5_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_5_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_5_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_5_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_5_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_6 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_6          0x0048
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_6      0xA500A048UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_6_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_6_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_6_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_6_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_6_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_6_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_6_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_6_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_6_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_6_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_6_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_6_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_7 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_7          0x004C
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_7      0xA500A04CUL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_7_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_7_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_7_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_7_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_7_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_7_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_7_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_7_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_7_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_7_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_7_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_7_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_8 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_8          0x0050
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_8      0xA500A050UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_8_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_8_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_8_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_8_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_8_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_8_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_8_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_8_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_8_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_8_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_8_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_8_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_9 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_9          0x0054
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_9      0xA500A054UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_9_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_9_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_9_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_9_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_9_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_9_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_9_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_9_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_9_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_9_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_9_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_9_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_10 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_10          0x0058
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_10      0xA500A058UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_10_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_10_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_10_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_10_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_10_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_10_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_10_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_10_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_10_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_10_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_10_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_10_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_11 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_11          0x005C
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_11      0xA500A05CUL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_11_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_11_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_11_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_11_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_11_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_11_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_11_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_11_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_11_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_11_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_11_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_11_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_12 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_12          0x0060
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_12      0xA500A060UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_12_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_12_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_12_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_12_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_12_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_12_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_12_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_12_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_12_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_12_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_12_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_12_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_13 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_13          0x0064
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_13      0xA500A064UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_13_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_13_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_13_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_13_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_13_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_13_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_13_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_13_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_13_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_13_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_13_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_13_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_14 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_14          0x0068
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_14      0xA500A068UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_14_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_14_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_14_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_14_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_14_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_14_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_14_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_14_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_14_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_14_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_14_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_14_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_15 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_15          0x006C
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_15      0xA500A06CUL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_15_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_15_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_15_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_15_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_15_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_15_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_15_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_15_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_15_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_15_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_15_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_15_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_16 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_16          0x0070
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_16      0xA500A070UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_16_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_16_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_16_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_16_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_16_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_16_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_16_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_16_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_16_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_16_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_16_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_16_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_17 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_17          0x0074
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_17      0xA500A074UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_17_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_17_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_17_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_17_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_17_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_17_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_17_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_17_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_17_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_17_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_17_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_17_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_18 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_18          0x0078
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_18      0xA500A078UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_18_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_18_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_18_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_18_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_18_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_18_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_18_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_18_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_18_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_18_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_18_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_18_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_19 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_19          0x007C
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_19      0xA500A07CUL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_19_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_19_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_19_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_19_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_19_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_19_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_19_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_19_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_19_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_19_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_19_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_19_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_20 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_20          0x0080
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_20      0xA500A080UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_20_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_20_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_20_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_20_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_20_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_20_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_20_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_20_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_20_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_20_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_20_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_20_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_21 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_21          0x0084
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_21      0xA500A084UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_21_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_21_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_21_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_21_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_21_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_21_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_21_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_21_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_21_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_21_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_21_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_21_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_22 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_22          0x0088
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_22      0xA500A088UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_22_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_22_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_22_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_22_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_22_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_22_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_22_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_22_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_22_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_22_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_22_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_22_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_23 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_23          0x008C
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_23      0xA500A08CUL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_23_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_23_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_23_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_23_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_23_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_23_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_23_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_23_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_23_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_23_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_23_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_23_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_24 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_24          0x0090
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_24      0xA500A090UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_24_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_24_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_24_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_24_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_24_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_24_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_24_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_24_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_24_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_24_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_24_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_24_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_25 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_25          0x0094
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_25      0xA500A094UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_25_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_25_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_25_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_25_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_25_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_25_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_25_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_25_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_25_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_25_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_25_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_25_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_26 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_26          0x0098
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_26      0xA500A098UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_26_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_26_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_26_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_26_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_26_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_26_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_26_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_26_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_26_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_26_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_26_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_26_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_27 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_27          0x009C
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_27      0xA500A09CUL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_27_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_27_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_27_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_27_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_27_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_27_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_27_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_27_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_27_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_27_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_27_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_27_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_28 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_28          0x00A0
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_28      0xA500A0A0UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_28_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_28_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_28_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_28_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_28_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_28_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_28_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_28_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_28_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_28_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_28_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_28_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_29 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_29          0x00A4
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_29      0xA500A0A4UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_29_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_29_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_29_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_29_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_29_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_29_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_29_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_29_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_29_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_29_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_29_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_29_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_30 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_30          0x00A8
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_30      0xA500A0A8UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_30_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_30_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_30_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_30_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_30_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_30_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_30_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_30_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_30_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_30_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_30_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_30_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_31 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_31          0x00AC
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_31      0xA500A0ACUL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_31_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_31_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_31_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_31_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_31_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_31_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_31_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_31_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_31_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_31_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_31_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_31_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_32 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_32          0x00B0
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_32      0xA500A0B0UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_32_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_32_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_32_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_32_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_32_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_32_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_32_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_32_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_32_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_32_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_32_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_32_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_33 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_33          0x00B4
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_33      0xA500A0B4UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_33_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_33_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_33_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_33_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_33_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_33_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_33_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_33_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_33_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_33_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_33_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_33_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_34 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_34          0x00B8
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_34      0xA500A0B8UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_34_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_34_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_34_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_34_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_34_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_34_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_34_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_34_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_34_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_34_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_34_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_34_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_35 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_35          0x00BC
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_35      0xA500A0BCUL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_35_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_35_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_35_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_35_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_35_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_35_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_35_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_35_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_35_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_35_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_35_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_35_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_36 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_36          0x00C0
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_36      0xA500A0C0UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_36_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_36_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_36_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_36_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_36_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_36_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_36_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_36_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_36_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_36_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_36_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_36_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_37 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_37          0x00C4
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_37      0xA500A0C4UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_37_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_37_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_37_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_37_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_37_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_37_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_37_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_37_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_37_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_37_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_37_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_37_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_38 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_38          0x00C8
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_38      0xA500A0C8UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_38_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_38_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_38_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_38_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_38_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_38_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_38_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_38_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_38_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_38_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_38_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_38_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_39 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_39          0x00CC
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_39      0xA500A0CCUL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_39_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_39_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_39_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_39_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_39_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_39_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_39_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_39_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_39_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_39_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_39_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_39_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_40 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_40          0x00D0
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_40      0xA500A0D0UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_40_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_40_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_40_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_40_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_40_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_40_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_40_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_40_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_40_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_40_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_40_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_40_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_41 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_41          0x00D4
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_41      0xA500A0D4UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_41_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_41_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_41_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_41_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_41_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_41_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_41_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_41_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_41_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_41_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_41_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_41_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_42 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_42          0x00D8
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_42      0xA500A0D8UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_42_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_42_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_42_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_42_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_42_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_42_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_42_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_42_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_42_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_42_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_42_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_42_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_43 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_43          0x00DC
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_43      0xA500A0DCUL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_43_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_43_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_43_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_43_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_43_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_43_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_43_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_43_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_43_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_43_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_43_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_43_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_44 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_44          0x00E0
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_44      0xA500A0E0UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_44_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_44_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_44_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_44_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_44_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_44_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_44_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_44_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_44_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_44_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_44_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_44_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_45 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_45          0x00E4
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_45      0xA500A0E4UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_45_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_45_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_45_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_45_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_45_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_45_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_45_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_45_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_45_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_45_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_45_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_45_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_46 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_46          0x00E8
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_46      0xA500A0E8UL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_46_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_46_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_46_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_46_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_46_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_46_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_46_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_46_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_46_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_46_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_46_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_46_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_47 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_47          0x00EC
#define ABS_PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_47      0xA500A0ECUL

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_47_MASK   0x0000007FUL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_47_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_47_SHIFT  0
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_0_47_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_47_MASK   0x00007F00UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_47_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_47_SHIFT  8
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_1_47_SIGNED 0

#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_47_MASK   0x007F0000UL
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_47_WIDTH  7
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_47_SHIFT  16
#define PMB_WLAN_TXP_LDPC_H_SUB_ROTATION_2_47_SIGNED 0

/* Register WLAN_TXP_AGGR_MPDU_DELIMITER (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_AGGR_MPDU_DELIMITER        0x00F4
#define ABS_PMB_WLAN_TXP_AGGR_MPDU_DELIMITER    0xA500A0F4UL

#define PMB_WLAN_TXP_AGGR_MPDU_DELIMITER_MASK   0x0000FFFFUL
#define PMB_WLAN_TXP_AGGR_MPDU_DELIMITER_WIDTH  16
#define PMB_WLAN_TXP_AGGR_MPDU_DELIMITER_SHIFT  0
#define PMB_WLAN_TXP_AGGR_MPDU_DELIMITER_SIGNED 0

/* Register WLAN_TXP_AGGR_NUM_FLUSH_BYTES (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_AGGR_NUM_FLUSH_BYTES        0x00F8
#define ABS_PMB_WLAN_TXP_AGGR_NUM_FLUSH_BYTES    0xA500A0F8UL

#define PMB_WLAN_TXP_AGGR_NUM_FLUSH_BYTES_MASK   0x000003FFUL
#define PMB_WLAN_TXP_AGGR_NUM_FLUSH_BYTES_WIDTH  10
#define PMB_WLAN_TXP_AGGR_NUM_FLUSH_BYTES_SHIFT  0
#define PMB_WLAN_TXP_AGGR_NUM_FLUSH_BYTES_SIGNED 0

/* Register WLAN_TXP_AGGR_NUM_PAYLOAD_BYTES (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_AGGR_NUM_PAYLOAD_BYTES        0x00FC
#define ABS_PMB_WLAN_TXP_AGGR_NUM_PAYLOAD_BYTES    0xA500A0FCUL

#define PMB_WLAN_TXP_AGGR_NUM_PAYLOAD_BYTES_MASK   0x000FFFFFUL
#define PMB_WLAN_TXP_AGGR_NUM_PAYLOAD_BYTES_WIDTH  20
#define PMB_WLAN_TXP_AGGR_NUM_PAYLOAD_BYTES_SHIFT  0
#define PMB_WLAN_TXP_AGGR_NUM_PAYLOAD_BYTES_SIGNED 0

/* Register WLAN_TXP_AGGR_SERVICE_BYTES (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_AGGR_SERVICE_BYTES        0x0100
#define ABS_PMB_WLAN_TXP_AGGR_SERVICE_BYTES    0xA500A100UL

#define PMB_WLAN_TXP_AGGR_SERVICE_BYTES_MASK   0x0000FFFFUL
#define PMB_WLAN_TXP_AGGR_SERVICE_BYTES_WIDTH  16
#define PMB_WLAN_TXP_AGGR_SERVICE_BYTES_SHIFT  0
#define PMB_WLAN_TXP_AGGR_SERVICE_BYTES_SIGNED 0

/* Register WLAN_TXP_AGGR_NUM_NULL_MPDU (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_AGGR_NUM_NULL_MPDU        0x0104
#define ABS_PMB_WLAN_TXP_AGGR_NUM_NULL_MPDU    0xA500A104UL

#define PMB_WLAN_TXP_AGGR_NUM_NULL_MPDU_MASK   0x00001FFFUL
#define PMB_WLAN_TXP_AGGR_NUM_NULL_MPDU_WIDTH  13
#define PMB_WLAN_TXP_AGGR_NUM_NULL_MPDU_SHIFT  0
#define PMB_WLAN_TXP_AGGR_NUM_NULL_MPDU_SIGNED 0

/* Register WLAN_TXP_AGGR_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_AGGR_CONTROL                  0x0108
#define ABS_PMB_WLAN_TXP_AGGR_CONTROL              0xA500A108UL

#define PMB_WLAN_TXP_AGGR_ADD_DELIMITER_MASK       0x00000001UL
#define PMB_WLAN_TXP_AGGR_ADD_DELIMITER_WIDTH      1
#define PMB_WLAN_TXP_AGGR_ADD_DELIMITER_SHIFT      0
#define PMB_WLAN_TXP_AGGR_ADD_DELIMITER_SIGNED     0

#define PMB_WLAN_TXP_AGGR_ADD_CRC32_MASK           0x00000002UL
#define PMB_WLAN_TXP_AGGR_ADD_CRC32_WIDTH          1
#define PMB_WLAN_TXP_AGGR_ADD_CRC32_SHIFT          1
#define PMB_WLAN_TXP_AGGR_ADD_CRC32_SIGNED         0

#define PMB_WLAN_TXP_AGGR_NUM_PAD_BYTES_MASK       0x0000000CUL
#define PMB_WLAN_TXP_AGGR_NUM_PAD_BYTES_WIDTH      2
#define PMB_WLAN_TXP_AGGR_NUM_PAD_BYTES_SHIFT      2
#define PMB_WLAN_TXP_AGGR_NUM_PAD_BYTES_SIGNED     0

#define PMB_WLAN_TXP_AGGR_NUM_EOF_PAD_BYTES_MASK   0x00000030UL
#define PMB_WLAN_TXP_AGGR_NUM_EOF_PAD_BYTES_WIDTH  2
#define PMB_WLAN_TXP_AGGR_NUM_EOF_PAD_BYTES_SHIFT  4
#define PMB_WLAN_TXP_AGGR_NUM_EOF_PAD_BYTES_SIGNED 0

#define PMB_WLAN_TXP_AGGR_TX_FIELD_MASK            0x00000700UL
#define PMB_WLAN_TXP_AGGR_TX_FIELD_WIDTH           3
#define PMB_WLAN_TXP_AGGR_TX_FIELD_SHIFT           8
#define PMB_WLAN_TXP_AGGR_TX_FIELD_SIGNED          0

#define PMB_WLAN_TXP_AGGR_VHT_BIT_INDEX_MASK       0x00003800UL
#define PMB_WLAN_TXP_AGGR_VHT_BIT_INDEX_WIDTH      3
#define PMB_WLAN_TXP_AGGR_VHT_BIT_INDEX_SHIFT      11
#define PMB_WLAN_TXP_AGGR_VHT_BIT_INDEX_SIGNED     0

#define PMB_WLAN_TXP_AGGR_BYPASS_MASK              0x00800000UL
#define PMB_WLAN_TXP_AGGR_BYPASS_WIDTH             1
#define PMB_WLAN_TXP_AGGR_BYPASS_SHIFT             23
#define PMB_WLAN_TXP_AGGR_BYPASS_SIGNED            0

/* Register WLAN_TXP_11B_MODE_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_11B_MODE_CONTROL         0x010C
#define ABS_PMB_WLAN_TXP_11B_MODE_CONTROL     0xA500A10CUL

#define PMB_WLAN_TXP_11B_PACKET_FORMAT_MASK   0x00000001UL
#define PMB_WLAN_TXP_11B_PACKET_FORMAT_WIDTH  1
#define PMB_WLAN_TXP_11B_PACKET_FORMAT_SHIFT  0
#define PMB_WLAN_TXP_11B_PACKET_FORMAT_SIGNED 0

#define PMB_WLAN_TXP_11B_DATA_RATE_MASK       0x00000006UL
#define PMB_WLAN_TXP_11B_DATA_RATE_WIDTH      2
#define PMB_WLAN_TXP_11B_DATA_RATE_SHIFT      1
#define PMB_WLAN_TXP_11B_DATA_RATE_SIGNED     0

#define PMB_WLAN_TXP_11B_LOCKED_CLOCKS_MASK   0x00000008UL
#define PMB_WLAN_TXP_11B_LOCKED_CLOCKS_WIDTH  1
#define PMB_WLAN_TXP_11B_LOCKED_CLOCKS_SHIFT  3
#define PMB_WLAN_TXP_11B_LOCKED_CLOCKS_SIGNED 0

/* Register WLAN_TXP_INTERLEAVER_1_CONTROL_2 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_INTERLEAVER_1_CONTROL_2                0x0110
#define ABS_PMB_WLAN_TXP_INTERLEAVER_1_CONTROL_2            0xA500A110UL

#define PMB_WLAN_TXP_INTERLEAVER_1_INI_READ_POINTER_MASK    0x000000FFUL
#define PMB_WLAN_TXP_INTERLEAVER_1_INI_READ_POINTER_WIDTH   8
#define PMB_WLAN_TXP_INTERLEAVER_1_INI_READ_POINTER_SHIFT   0
#define PMB_WLAN_TXP_INTERLEAVER_1_INI_READ_POINTER_SIGNED  0

#define PMB_WLAN_TXP_INTERLEAVER_1_INI_ROW_OFFSET_MASK      0x00000F00UL
#define PMB_WLAN_TXP_INTERLEAVER_1_INI_ROW_OFFSET_WIDTH     4
#define PMB_WLAN_TXP_INTERLEAVER_1_INI_ROW_OFFSET_SHIFT     8
#define PMB_WLAN_TXP_INTERLEAVER_1_INI_ROW_OFFSET_SIGNED    0

#define PMB_WLAN_TXP_INTERLEAVER_1_INI_COL_OFFSET_MASK      0x0001F000UL
#define PMB_WLAN_TXP_INTERLEAVER_1_INI_COL_OFFSET_WIDTH     5
#define PMB_WLAN_TXP_INTERLEAVER_1_INI_COL_OFFSET_SHIFT     12
#define PMB_WLAN_TXP_INTERLEAVER_1_INI_COL_OFFSET_SIGNED    0

#define PMB_WLAN_TXP_INTERLEAVER_1_INI_ROW_SWAP_TYPE_MASK   0x00300000UL
#define PMB_WLAN_TXP_INTERLEAVER_1_INI_ROW_SWAP_TYPE_WIDTH  2
#define PMB_WLAN_TXP_INTERLEAVER_1_INI_ROW_SWAP_TYPE_SHIFT  20
#define PMB_WLAN_TXP_INTERLEAVER_1_INI_ROW_SWAP_TYPE_SIGNED 0

#define PMB_WLAN_TXP_INTERLEAVER_1_LDPC_MODE_MASK           0x00800000UL
#define PMB_WLAN_TXP_INTERLEAVER_1_LDPC_MODE_WIDTH          1
#define PMB_WLAN_TXP_INTERLEAVER_1_LDPC_MODE_SHIFT          23
#define PMB_WLAN_TXP_INTERLEAVER_1_LDPC_MODE_SIGNED         0

/* Register WLAN_TXP_INTERLEAVER_2_CONTROL_2 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_INTERLEAVER_2_CONTROL_2                0x0114
#define ABS_PMB_WLAN_TXP_INTERLEAVER_2_CONTROL_2            0xA500A114UL

#define PMB_WLAN_TXP_INTERLEAVER_2_INI_READ_POINTER_MASK    0x000000FFUL
#define PMB_WLAN_TXP_INTERLEAVER_2_INI_READ_POINTER_WIDTH   8
#define PMB_WLAN_TXP_INTERLEAVER_2_INI_READ_POINTER_SHIFT   0
#define PMB_WLAN_TXP_INTERLEAVER_2_INI_READ_POINTER_SIGNED  0

#define PMB_WLAN_TXP_INTERLEAVER_2_INI_ROW_OFFSET_MASK      0x00000F00UL
#define PMB_WLAN_TXP_INTERLEAVER_2_INI_ROW_OFFSET_WIDTH     4
#define PMB_WLAN_TXP_INTERLEAVER_2_INI_ROW_OFFSET_SHIFT     8
#define PMB_WLAN_TXP_INTERLEAVER_2_INI_ROW_OFFSET_SIGNED    0

#define PMB_WLAN_TXP_INTERLEAVER_2_INI_COL_OFFSET_MASK      0x0001F000UL
#define PMB_WLAN_TXP_INTERLEAVER_2_INI_COL_OFFSET_WIDTH     5
#define PMB_WLAN_TXP_INTERLEAVER_2_INI_COL_OFFSET_SHIFT     12
#define PMB_WLAN_TXP_INTERLEAVER_2_INI_COL_OFFSET_SIGNED    0

#define PMB_WLAN_TXP_INTERLEAVER_2_INI_ROW_SWAP_TYPE_MASK   0x00300000UL
#define PMB_WLAN_TXP_INTERLEAVER_2_INI_ROW_SWAP_TYPE_WIDTH  2
#define PMB_WLAN_TXP_INTERLEAVER_2_INI_ROW_SWAP_TYPE_SHIFT  20
#define PMB_WLAN_TXP_INTERLEAVER_2_INI_ROW_SWAP_TYPE_SIGNED 0

#define PMB_WLAN_TXP_INTERLEAVER_2_LDPC_MODE_MASK           0x00800000UL
#define PMB_WLAN_TXP_INTERLEAVER_2_LDPC_MODE_WIDTH          1
#define PMB_WLAN_TXP_INTERLEAVER_2_LDPC_MODE_SHIFT          23
#define PMB_WLAN_TXP_INTERLEAVER_2_LDPC_MODE_SIGNED         0

/* Register WLAN_TXP_INTERLEAVER_3_CONTROL_2 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_INTERLEAVER_3_CONTROL_2                0x0118
#define ABS_PMB_WLAN_TXP_INTERLEAVER_3_CONTROL_2            0xA500A118UL

#define PMB_WLAN_TXP_INTERLEAVER_3_INI_READ_POINTER_MASK    0x000000FFUL
#define PMB_WLAN_TXP_INTERLEAVER_3_INI_READ_POINTER_WIDTH   8
#define PMB_WLAN_TXP_INTERLEAVER_3_INI_READ_POINTER_SHIFT   0
#define PMB_WLAN_TXP_INTERLEAVER_3_INI_READ_POINTER_SIGNED  0

#define PMB_WLAN_TXP_INTERLEAVER_3_INI_ROW_OFFSET_MASK      0x00000F00UL
#define PMB_WLAN_TXP_INTERLEAVER_3_INI_ROW_OFFSET_WIDTH     4
#define PMB_WLAN_TXP_INTERLEAVER_3_INI_ROW_OFFSET_SHIFT     8
#define PMB_WLAN_TXP_INTERLEAVER_3_INI_ROW_OFFSET_SIGNED    0

#define PMB_WLAN_TXP_INTERLEAVER_3_INI_COL_OFFSET_MASK      0x0001F000UL
#define PMB_WLAN_TXP_INTERLEAVER_3_INI_COL_OFFSET_WIDTH     5
#define PMB_WLAN_TXP_INTERLEAVER_3_INI_COL_OFFSET_SHIFT     12
#define PMB_WLAN_TXP_INTERLEAVER_3_INI_COL_OFFSET_SIGNED    0

#define PMB_WLAN_TXP_INTERLEAVER_3_INI_ROW_SWAP_TYPE_MASK   0x00300000UL
#define PMB_WLAN_TXP_INTERLEAVER_3_INI_ROW_SWAP_TYPE_WIDTH  2
#define PMB_WLAN_TXP_INTERLEAVER_3_INI_ROW_SWAP_TYPE_SHIFT  20
#define PMB_WLAN_TXP_INTERLEAVER_3_INI_ROW_SWAP_TYPE_SIGNED 0

#define PMB_WLAN_TXP_INTERLEAVER_3_LDPC_MODE_MASK           0x00800000UL
#define PMB_WLAN_TXP_INTERLEAVER_3_LDPC_MODE_WIDTH          1
#define PMB_WLAN_TXP_INTERLEAVER_3_LDPC_MODE_SHIFT          23
#define PMB_WLAN_TXP_INTERLEAVER_3_LDPC_MODE_SIGNED         0

/* Register WLAN_TXP_INTERLEAVER_4_CONTROL_2 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_INTERLEAVER_4_CONTROL_2                0x011C
#define ABS_PMB_WLAN_TXP_INTERLEAVER_4_CONTROL_2            0xA500A11CUL

#define PMB_WLAN_TXP_INTERLEAVER_4_INI_READ_POINTER_MASK    0x000000FFUL
#define PMB_WLAN_TXP_INTERLEAVER_4_INI_READ_POINTER_WIDTH   8
#define PMB_WLAN_TXP_INTERLEAVER_4_INI_READ_POINTER_SHIFT   0
#define PMB_WLAN_TXP_INTERLEAVER_4_INI_READ_POINTER_SIGNED  0

#define PMB_WLAN_TXP_INTERLEAVER_4_INI_ROW_OFFSET_MASK      0x00000F00UL
#define PMB_WLAN_TXP_INTERLEAVER_4_INI_ROW_OFFSET_WIDTH     4
#define PMB_WLAN_TXP_INTERLEAVER_4_INI_ROW_OFFSET_SHIFT     8
#define PMB_WLAN_TXP_INTERLEAVER_4_INI_ROW_OFFSET_SIGNED    0

#define PMB_WLAN_TXP_INTERLEAVER_4_INI_COL_OFFSET_MASK      0x0001F000UL
#define PMB_WLAN_TXP_INTERLEAVER_4_INI_COL_OFFSET_WIDTH     5
#define PMB_WLAN_TXP_INTERLEAVER_4_INI_COL_OFFSET_SHIFT     12
#define PMB_WLAN_TXP_INTERLEAVER_4_INI_COL_OFFSET_SIGNED    0

#define PMB_WLAN_TXP_INTERLEAVER_4_INI_ROW_SWAP_TYPE_MASK   0x00300000UL
#define PMB_WLAN_TXP_INTERLEAVER_4_INI_ROW_SWAP_TYPE_WIDTH  2
#define PMB_WLAN_TXP_INTERLEAVER_4_INI_ROW_SWAP_TYPE_SHIFT  20
#define PMB_WLAN_TXP_INTERLEAVER_4_INI_ROW_SWAP_TYPE_SIGNED 0

#define PMB_WLAN_TXP_INTERLEAVER_4_LDPC_MODE_MASK           0x00800000UL
#define PMB_WLAN_TXP_INTERLEAVER_4_LDPC_MODE_WIDTH          1
#define PMB_WLAN_TXP_INTERLEAVER_4_LDPC_MODE_SHIFT          23
#define PMB_WLAN_TXP_INTERLEAVER_4_LDPC_MODE_SIGNED         0

/* Register WLAN_TXP_MAPPER_AND_PILOT_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_MAPPER_AND_PILOT_CONTROL        0x0120
#define ABS_PMB_WLAN_TXP_MAPPER_AND_PILOT_CONTROL    0xA500A120UL

#define PMB_WLAN_TXP_RESOURCE_UNIT_ALLOCATION_MASK   0x0000007FUL
#define PMB_WLAN_TXP_RESOURCE_UNIT_ALLOCATION_WIDTH  7
#define PMB_WLAN_TXP_RESOURCE_UNIT_ALLOCATION_SHIFT  0
#define PMB_WLAN_TXP_RESOURCE_UNIT_ALLOCATION_SIGNED 0

#define PMB_WLAN_TXP_PACKET_TYPE_MASK                0x00000380UL
#define PMB_WLAN_TXP_PACKET_TYPE_WIDTH               3
#define PMB_WLAN_TXP_PACKET_TYPE_SHIFT               7
#define PMB_WLAN_TXP_PACKET_TYPE_SIGNED              0

#define PMB_WLAN_TXP_DAC_HOLDOFF_MASK                0x00000400UL
#define PMB_WLAN_TXP_DAC_HOLDOFF_WIDTH               1
#define PMB_WLAN_TXP_DAC_HOLDOFF_SHIFT               10
#define PMB_WLAN_TXP_DAC_HOLDOFF_SIGNED              0

#define PMB_WLAN_TXP_PREAMBLE_START_MASK             0x00000800UL
#define PMB_WLAN_TXP_PREAMBLE_START_WIDTH            1
#define PMB_WLAN_TXP_PREAMBLE_START_SHIFT            11
#define PMB_WLAN_TXP_PREAMBLE_START_SIGNED           0

#define PMB_WLAN_TXP_SIGNAL_BANDWIDTH_MASK           0x00003000UL
#define PMB_WLAN_TXP_SIGNAL_BANDWIDTH_WIDTH          2
#define PMB_WLAN_TXP_SIGNAL_BANDWIDTH_SHIFT          12
#define PMB_WLAN_TXP_SIGNAL_BANDWIDTH_SIGNED         0

#define PMB_WLAN_TXP_CHANNEL_BANDWIDTH_MASK          0x0000C000UL
#define PMB_WLAN_TXP_CHANNEL_BANDWIDTH_WIDTH         2
#define PMB_WLAN_TXP_CHANNEL_BANDWIDTH_SHIFT         14
#define PMB_WLAN_TXP_CHANNEL_BANDWIDTH_SIGNED        0

#define PMB_WLAN_TXP_CHAIN_MODE_MASK                 0x00030000UL
#define PMB_WLAN_TXP_CHAIN_MODE_WIDTH                2
#define PMB_WLAN_TXP_CHAIN_MODE_SHIFT                16
#define PMB_WLAN_TXP_CHAIN_MODE_SIGNED               0

#define PMB_WLAN_TXP_PILOT_BYPASS_MASK               0x00040000UL
#define PMB_WLAN_TXP_PILOT_BYPASS_WIDTH              1
#define PMB_WLAN_TXP_PILOT_BYPASS_SHIFT              18
#define PMB_WLAN_TXP_PILOT_BYPASS_SIGNED             0

#define PMB_WLAN_TXP_HE_LTF_TYPE_MASK                0x00180000UL
#define PMB_WLAN_TXP_HE_LTF_TYPE_WIDTH               2
#define PMB_WLAN_TXP_HE_LTF_TYPE_SHIFT               19
#define PMB_WLAN_TXP_HE_LTF_TYPE_SIGNED              0

#define PMB_WLAN_TXP_HE_GI_MASK                      0x00600000UL
#define PMB_WLAN_TXP_HE_GI_WIDTH                     2
#define PMB_WLAN_TXP_HE_GI_SHIFT                     21
#define PMB_WLAN_TXP_HE_GI_SIGNED                    0

/* Register WLAN_TXP_EVENT_STATUS (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_EVENT_STATUS            0x0124
#define ABS_PMB_WLAN_TXP_EVENT_STATUS        0xA500A124UL

#define PMB_WLAN_TXP_FIELD_END_STATUS_MASK   0x00000001UL
#define PMB_WLAN_TXP_FIELD_END_STATUS_WIDTH  1
#define PMB_WLAN_TXP_FIELD_END_STATUS_SHIFT  0
#define PMB_WLAN_TXP_FIELD_END_STATUS_SIGNED 0

/* Register WLAN_TXP_STATE (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_STATE                             0x0128
#define ABS_PMB_WLAN_TXP_STATE                         0xA500A128UL

#define PMB_WLAN_TXP_STREAM_PARSER_OUTPUT_STATE_MASK   0x00000001UL
#define PMB_WLAN_TXP_STREAM_PARSER_OUTPUT_STATE_WIDTH  1
#define PMB_WLAN_TXP_STREAM_PARSER_OUTPUT_STATE_SHIFT  0
#define PMB_WLAN_TXP_STREAM_PARSER_OUTPUT_STATE_SIGNED 0

#define PMB_WLAN_TXP_AGGR_IDLE_MASK                    0x00000010UL
#define PMB_WLAN_TXP_AGGR_IDLE_WIDTH                   1
#define PMB_WLAN_TXP_AGGR_IDLE_SHIFT                   4
#define PMB_WLAN_TXP_AGGR_IDLE_SIGNED                  0

/* Register WLAN_TXP_CONFIG (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_CONFIG                      0x012C
#define ABS_PMB_WLAN_TXP_CONFIG                  0xA500A12CUL

#define PMB_WLAN_TXP_LDPC_ENCODER_PRESENT_MASK   0x00000001UL
#define PMB_WLAN_TXP_LDPC_ENCODER_PRESENT_WIDTH  1
#define PMB_WLAN_TXP_LDPC_ENCODER_PRESENT_SHIFT  0
#define PMB_WLAN_TXP_LDPC_ENCODER_PRESENT_SIGNED 0

#define PMB_WLAN_TXP_WIFI_AC_SUPPORT_MASK        0x00000002UL
#define PMB_WLAN_TXP_WIFI_AC_SUPPORT_WIDTH       1
#define PMB_WLAN_TXP_WIFI_AC_SUPPORT_SHIFT       1
#define PMB_WLAN_TXP_WIFI_AC_SUPPORT_SIGNED      0

#define PMB_WLAN_TXP_WIFI_11B_SUPPORT_MASK       0x00000004UL
#define PMB_WLAN_TXP_WIFI_11B_SUPPORT_WIDTH      1
#define PMB_WLAN_TXP_WIFI_11B_SUPPORT_SHIFT      2
#define PMB_WLAN_TXP_WIFI_11B_SUPPORT_SIGNED     0

#define PMB_WLAN_TXP_NUM_CONV_ENCODER_MASK       0x00000030UL
#define PMB_WLAN_TXP_NUM_CONV_ENCODER_WIDTH      2
#define PMB_WLAN_TXP_NUM_CONV_ENCODER_SHIFT      4
#define PMB_WLAN_TXP_NUM_CONV_ENCODER_SIGNED     0

#define PMB_WLAN_TXP_NUM_OUTPUT_STREAM_MASK      0x00000700UL
#define PMB_WLAN_TXP_NUM_OUTPUT_STREAM_WIDTH     3
#define PMB_WLAN_TXP_NUM_OUTPUT_STREAM_SHIFT     8
#define PMB_WLAN_TXP_NUM_OUTPUT_STREAM_SIGNED    0

/* Register WLAN_TXP_CORE_OP_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_CORE_OP_CONTROL                 0x0130
#define ABS_PMB_WLAN_TXP_CORE_OP_CONTROL             0xA500A130UL

#define PMB_WLAN_TXP_CORE_STREAM_1_OP_DISCARD_MASK   0x00000008UL
#define PMB_WLAN_TXP_CORE_STREAM_1_OP_DISCARD_WIDTH  1
#define PMB_WLAN_TXP_CORE_STREAM_1_OP_DISCARD_SHIFT  3
#define PMB_WLAN_TXP_CORE_STREAM_1_OP_DISCARD_SIGNED 0

#define PMB_WLAN_TXP_CORE_STREAM_2_OP_DISCARD_MASK   0x00000080UL
#define PMB_WLAN_TXP_CORE_STREAM_2_OP_DISCARD_WIDTH  1
#define PMB_WLAN_TXP_CORE_STREAM_2_OP_DISCARD_SHIFT  7
#define PMB_WLAN_TXP_CORE_STREAM_2_OP_DISCARD_SIGNED 0

#define PMB_WLAN_TXP_CORE_STREAM_3_OP_DISCARD_MASK   0x00000800UL
#define PMB_WLAN_TXP_CORE_STREAM_3_OP_DISCARD_WIDTH  1
#define PMB_WLAN_TXP_CORE_STREAM_3_OP_DISCARD_SHIFT  11
#define PMB_WLAN_TXP_CORE_STREAM_3_OP_DISCARD_SIGNED 0

#define PMB_WLAN_TXP_CORE_STREAM_4_OP_DISCARD_MASK   0x00008000UL
#define PMB_WLAN_TXP_CORE_STREAM_4_OP_DISCARD_WIDTH  1
#define PMB_WLAN_TXP_CORE_STREAM_4_OP_DISCARD_SHIFT  15
#define PMB_WLAN_TXP_CORE_STREAM_4_OP_DISCARD_SIGNED 0

/* Register WLAN_TXP_CORE_STREAM_1_OP_SIGNATURE (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_CORE_STREAM_1_OP_SIGNATURE        0x013C
#define ABS_PMB_WLAN_TXP_CORE_STREAM_1_OP_SIGNATURE    0xA500A13CUL

#define PMB_WLAN_TXP_CORE_STREAM_1_OP_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_TXP_CORE_STREAM_1_OP_SIGNATURE_WIDTH  24
#define PMB_WLAN_TXP_CORE_STREAM_1_OP_SIGNATURE_SHIFT  0
#define PMB_WLAN_TXP_CORE_STREAM_1_OP_SIGNATURE_SIGNED 0

/* Register WLAN_TXP_CORE_STREAM_2_OP_SIGNATURE (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_CORE_STREAM_2_OP_SIGNATURE        0x0148
#define ABS_PMB_WLAN_TXP_CORE_STREAM_2_OP_SIGNATURE    0xA500A148UL

#define PMB_WLAN_TXP_CORE_STREAM_2_OP_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_TXP_CORE_STREAM_2_OP_SIGNATURE_WIDTH  24
#define PMB_WLAN_TXP_CORE_STREAM_2_OP_SIGNATURE_SHIFT  0
#define PMB_WLAN_TXP_CORE_STREAM_2_OP_SIGNATURE_SIGNED 0

/* Register WLAN_TXP_CORE_STREAM_3_OP_SIGNATURE (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_CORE_STREAM_3_OP_SIGNATURE        0x0154
#define ABS_PMB_WLAN_TXP_CORE_STREAM_3_OP_SIGNATURE    0xA500A154UL

#define PMB_WLAN_TXP_CORE_STREAM_3_OP_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_TXP_CORE_STREAM_3_OP_SIGNATURE_WIDTH  24
#define PMB_WLAN_TXP_CORE_STREAM_3_OP_SIGNATURE_SHIFT  0
#define PMB_WLAN_TXP_CORE_STREAM_3_OP_SIGNATURE_SIGNED 0

/* Register WLAN_TXP_CORE_STREAM_4_OP_SIGNATURE (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_CORE_STREAM_4_OP_SIGNATURE        0x0160
#define ABS_PMB_WLAN_TXP_CORE_STREAM_4_OP_SIGNATURE    0xA500A160UL

#define PMB_WLAN_TXP_CORE_STREAM_4_OP_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_TXP_CORE_STREAM_4_OP_SIGNATURE_WIDTH  24
#define PMB_WLAN_TXP_CORE_STREAM_4_OP_SIGNATURE_SHIFT  0
#define PMB_WLAN_TXP_CORE_STREAM_4_OP_SIGNATURE_SIGNED 0

/* Register WLAN_TXP_HEADER_GENERATOR_L_SIG_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_HEADER_GENERATOR_L_SIG_CONTROL           0x0164
#define ABS_PMB_WLAN_TXP_HEADER_GENERATOR_L_SIG_CONTROL       0xA500A164UL

#define PMB_WLAN_TXP_HEADER_GENERATOR_L_SIG_RATE_MASK         0x0000000FUL
#define PMB_WLAN_TXP_HEADER_GENERATOR_L_SIG_RATE_WIDTH        4
#define PMB_WLAN_TXP_HEADER_GENERATOR_L_SIG_RATE_SHIFT        0
#define PMB_WLAN_TXP_HEADER_GENERATOR_L_SIG_RATE_SIGNED       0

#define PMB_WLAN_TXP_HEADER_GENERATOR_L_SIG_LENGTH_MASK       0x0001FFE0UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_L_SIG_LENGTH_WIDTH      12
#define PMB_WLAN_TXP_HEADER_GENERATOR_L_SIG_LENGTH_SHIFT      5
#define PMB_WLAN_TXP_HEADER_GENERATOR_L_SIG_LENGTH_SIGNED     0

#define PMB_WLAN_TXP_TX_VECTOR_PARSER_BYPASS_MASK             0x00400000UL
#define PMB_WLAN_TXP_TX_VECTOR_PARSER_BYPASS_WIDTH            1
#define PMB_WLAN_TXP_TX_VECTOR_PARSER_BYPASS_SHIFT            22
#define PMB_WLAN_TXP_TX_VECTOR_PARSER_BYPASS_SIGNED           0

#define PMB_WLAN_TXP_PREAMBLE_HEADER_GENERATORS_BYPASS_MASK   0x00800000UL
#define PMB_WLAN_TXP_PREAMBLE_HEADER_GENERATORS_BYPASS_WIDTH  1
#define PMB_WLAN_TXP_PREAMBLE_HEADER_GENERATORS_BYPASS_SHIFT  23
#define PMB_WLAN_TXP_PREAMBLE_HEADER_GENERATORS_BYPASS_SIGNED 0

/* Register WLAN_TXP_HEADER_GENERATOR_HT_SIG1_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG1_CONTROL          0x0168
#define ABS_PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG1_CONTROL      0xA500A168UL

#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG1_MCS_MASK         0x0000007FUL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG1_MCS_WIDTH        7
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG1_MCS_SHIFT        0
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG1_MCS_SIGNED       0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG1_HT_LENGTH_MASK   0x00FFFF00UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG1_HT_LENGTH_WIDTH  16
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG1_HT_LENGTH_SHIFT  8
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG1_HT_LENGTH_SIGNED 0

/* Register WLAN_TXP_HEADER_GENERATOR_HT_SIG2_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_CONTROL             0x016C
#define ABS_PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_CONTROL         0xA500A16CUL

#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_SMOOTHING_MASK      0x00000001UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_SMOOTHING_WIDTH     1
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_SMOOTHING_SHIFT     0
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_SMOOTHING_SIGNED    0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_NOT_SOUNDING_MASK   0x00000002UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_NOT_SOUNDING_WIDTH  1
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_NOT_SOUNDING_SHIFT  1
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_NOT_SOUNDING_SIGNED 0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_AGGREGATION_MASK    0x00000008UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_AGGREGATION_WIDTH   1
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_AGGREGATION_SHIFT   3
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_AGGREGATION_SIGNED  0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_STBC_MASK           0x00000030UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_STBC_WIDTH          2
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_STBC_SHIFT          4
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_STBC_SIGNED         0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_FEC_CODING_MASK     0x00000040UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_FEC_CODING_WIDTH    1
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_FEC_CODING_SHIFT    6
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_FEC_CODING_SIGNED   0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_SHORT_GI_MASK       0x00000080UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_SHORT_GI_WIDTH      1
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_SHORT_GI_SHIFT      7
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_SHORT_GI_SIGNED     0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_NUM_EXT_SS_MASK     0x00000300UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_NUM_EXT_SS_WIDTH    2
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_NUM_EXT_SS_SHIFT    8
#define PMB_WLAN_TXP_HEADER_GENERATOR_HT_SIG2_NUM_EXT_SS_SIGNED   0

/* Register WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_CONTROL                    0x0170
#define ABS_PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_CONTROL                0xA500A170UL

#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_GROUP_ID_MASK              0x000003F0UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_GROUP_ID_WIDTH             6
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_GROUP_ID_SHIFT             4
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_GROUP_ID_SIGNED            0

#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_NSTS_PARTIAL_AID_MASK      0x003FFC00UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_NSTS_PARTIAL_AID_WIDTH     12
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_NSTS_PARTIAL_AID_SHIFT     10
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_NSTS_PARTIAL_AID_SIGNED    0

#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_TXOP_PS_NOT_ALLOWED_MASK   0x00400000UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_TXOP_PS_NOT_ALLOWED_WIDTH  1
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_TXOP_PS_NOT_ALLOWED_SHIFT  22
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_TXOP_PS_NOT_ALLOWED_SIGNED 0

/* Register WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_CONTROL                       0x0174
#define ABS_PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_CONTROL                   0xA500A174UL

#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_SHORT_GI_NSYM_DISAMBIG_MASK   0x00000002UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_SHORT_GI_NSYM_DISAMBIG_WIDTH  1
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_SHORT_GI_NSYM_DISAMBIG_SHIFT  1
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_SHORT_GI_NSYM_DISAMBIG_SIGNED 0

#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_SU_MU0_CODING_MASK            0x00000004UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_SU_MU0_CODING_WIDTH           1
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_SU_MU0_CODING_SHIFT           2
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_SU_MU0_CODING_SIGNED          0

#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_LDPC_EXTRA_SYM_MASK           0x00000008UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_LDPC_EXTRA_SYM_WIDTH          1
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_LDPC_EXTRA_SYM_SHIFT          3
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_LDPC_EXTRA_SYM_SIGNED         0

#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_BEAMFORMED_MASK               0x00000100UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_BEAMFORMED_WIDTH              1
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_BEAMFORMED_SHIFT              8
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_BEAMFORMED_SIGNED             0

/* Register WLAN_TXP_HEADER_GENERATOR_VHT_SIG_B_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_B_CONTROL       0x0178
#define ABS_PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_B_CONTROL   0xA500A178UL

#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_B_LENGTH_MASK   0x001FFFFFUL
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_B_LENGTH_WIDTH  21
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_B_LENGTH_SHIFT  0
#define PMB_WLAN_TXP_HEADER_GENERATOR_VHT_SIG_B_LENGTH_SIGNED 0

/* Register WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_CONTROL_0 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_CONTROL_0                            0x017C
#define ABS_PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_CONTROL_0                        0xA500A17CUL

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_FORMAT_MASK                          0x00000001UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_FORMAT_WIDTH                         1
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_FORMAT_SHIFT                         0
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_FORMAT_SIGNED                        0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_BEAM_CHANGE_MASK                     0x00000002UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_BEAM_CHANGE_WIDTH                    1
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_BEAM_CHANGE_SHIFT                    1
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_BEAM_CHANGE_SIGNED                   0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_UL_DL_MASK                           0x00000004UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_UL_DL_WIDTH                          1
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_UL_DL_SHIFT                          2
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_UL_DL_SIGNED                         0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_DCM_MASK                             0x00000008UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_DCM_WIDTH                            1
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_DCM_SHIFT                            3
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_DCM_SIGNED                           0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_BSS_COLOR_MASK                       0x000003F0UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_BSS_COLOR_WIDTH                      6
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_BSS_COLOR_SHIFT                      4
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_BSS_COLOR_SIGNED                     0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_GI_PLUS_HE_LTF_SIZE_MASK             0x00000C00UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_GI_PLUS_HE_LTF_SIZE_WIDTH            2
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_GI_PLUS_HE_LTF_SIZE_SHIFT            10
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_GI_PLUS_HE_LTF_SIZE_SIGNED           0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_NSTS_AND_MIDAMBLE_PERIODICITY_MASK   0x00007000UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_NSTS_AND_MIDAMBLE_PERIODICITY_WIDTH  3
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_NSTS_AND_MIDAMBLE_PERIODICITY_SHIFT  12
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_NSTS_AND_MIDAMBLE_PERIODICITY_SIGNED 0

/* Register WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_CONTROL_1 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_CONTROL_1              0x0180
#define ABS_PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_CONTROL_1          0xA500A180UL

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_1_MASK   0x0000000FUL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_1_WIDTH  4
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_1_SHIFT  0
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_1_SIGNED 0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_2_MASK   0x000000F0UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_2_WIDTH  4
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_2_SHIFT  4
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_2_SIGNED 0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_3_MASK   0x00000F00UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_3_WIDTH  4
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_3_SHIFT  8
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_3_SIGNED 0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_4_MASK   0x0000F000UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_4_WIDTH  4
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_4_SHIFT  12
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_4_SIGNED 0

/* Register WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_CONTROL                       0x0184
#define ABS_PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_CONTROL                   0xA500A184UL

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_TXOP_MASK                     0x0000007FUL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_TXOP_WIDTH                    7
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_TXOP_SHIFT                    0
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_TXOP_SIGNED                   0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_PRE_FEC_PADDING_FACTOR_MASK   0x00000180UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_PRE_FEC_PADDING_FACTOR_WIDTH  2
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_PRE_FEC_PADDING_FACTOR_SHIFT  7
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_PRE_FEC_PADDING_FACTOR_SIGNED 0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_PE_DISAMBIGUITY_MASK          0x00000200UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_PE_DISAMBIGUITY_WIDTH         1
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_PE_DISAMBIGUITY_SHIFT         9
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_PE_DISAMBIGUITY_SIGNED        0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_DOPPLER_MASK                  0x00000400UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_DOPPLER_WIDTH                 1
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_DOPPLER_SHIFT                 10
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_DOPPLER_SIGNED                0

#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_RESERVED_MASK                 0x000FF800UL
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_RESERVED_WIDTH                9
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_RESERVED_SHIFT                11
#define PMB_WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_RESERVED_SIGNED               0

/* Register WLAN_TXP_PRE_FEC_PAD_PHY (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_PRE_FEC_PAD_PHY        0x018C
#define ABS_PMB_WLAN_TXP_PRE_FEC_PAD_PHY    0xA500A18CUL

#define PMB_WLAN_TXP_PRE_FEC_PAD_PHY_MASK   0x0000000FUL
#define PMB_WLAN_TXP_PRE_FEC_PAD_PHY_WIDTH  4
#define PMB_WLAN_TXP_PRE_FEC_PAD_PHY_SHIFT  0
#define PMB_WLAN_TXP_PRE_FEC_PAD_PHY_SIGNED 0

/* Register WLAN_TXP_POST_FEC_CONTROL_0 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_POST_FEC_CONTROL_0     0x0190
#define ABS_PMB_WLAN_TXP_POST_FEC_CONTROL_0 0xA500A190UL

#define PMB_WLAN_TXP_POST_FEC_BYPASS_MASK   0x00000001UL
#define PMB_WLAN_TXP_POST_FEC_BYPASS_WIDTH  1
#define PMB_WLAN_TXP_POST_FEC_BYPASS_SHIFT  0
#define PMB_WLAN_TXP_POST_FEC_BYPASS_SIGNED 0

/* Register WLAN_TXP_TBUS_RD_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_TBUS_RD_CONTROL                 0x0194
#define ABS_PMB_WLAN_TXP_TBUS_RD_CONTROL             0xA500A194UL

#define PMB_WLAN_TXP_STREAM_1_TBUS_RD_DISCARD_MASK   0x00000008UL
#define PMB_WLAN_TXP_STREAM_1_TBUS_RD_DISCARD_WIDTH  1
#define PMB_WLAN_TXP_STREAM_1_TBUS_RD_DISCARD_SHIFT  3
#define PMB_WLAN_TXP_STREAM_1_TBUS_RD_DISCARD_SIGNED 0

#define PMB_WLAN_TXP_STREAM_2_TBUS_RD_DISCARD_MASK   0x00000080UL
#define PMB_WLAN_TXP_STREAM_2_TBUS_RD_DISCARD_WIDTH  1
#define PMB_WLAN_TXP_STREAM_2_TBUS_RD_DISCARD_SHIFT  7
#define PMB_WLAN_TXP_STREAM_2_TBUS_RD_DISCARD_SIGNED 0

#define PMB_WLAN_TXP_STREAM_3_TBUS_RD_DISCARD_MASK   0x00000800UL
#define PMB_WLAN_TXP_STREAM_3_TBUS_RD_DISCARD_WIDTH  1
#define PMB_WLAN_TXP_STREAM_3_TBUS_RD_DISCARD_SHIFT  11
#define PMB_WLAN_TXP_STREAM_3_TBUS_RD_DISCARD_SIGNED 0

#define PMB_WLAN_TXP_STREAM_4_TBUS_RD_DISCARD_MASK   0x00008000UL
#define PMB_WLAN_TXP_STREAM_4_TBUS_RD_DISCARD_WIDTH  1
#define PMB_WLAN_TXP_STREAM_4_TBUS_RD_DISCARD_SHIFT  15
#define PMB_WLAN_TXP_STREAM_4_TBUS_RD_DISCARD_SIGNED 0

/* Register WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_LSB (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_LSB        0x0198
#define ABS_PMB_WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_LSB    0xA500A198UL

#define PMB_WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_LSB_MASK   0x00FFFFFFUL
#define PMB_WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_LSB_WIDTH  24
#define PMB_WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_LSB_SHIFT  0
#define PMB_WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_LSB_SIGNED 0

/* Register WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_MSB (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_MSB        0x019C
#define ABS_PMB_WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_MSB    0xA500A19CUL

#define PMB_WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_MSB_MASK   0x00000001UL
#define PMB_WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_MSB_WIDTH  1
#define PMB_WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_MSB_SHIFT  0
#define PMB_WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_MSB_SIGNED 0

/* Register WLAN_TXP_POST_FEC_BITS_AFTER_PAD_LSB (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_POST_FEC_BITS_AFTER_PAD_LSB        0x01A0
#define ABS_PMB_WLAN_TXP_POST_FEC_BITS_AFTER_PAD_LSB    0xA500A1A0UL

#define PMB_WLAN_TXP_POST_FEC_BITS_AFTER_PAD_LSB_MASK   0x00FFFFFFUL
#define PMB_WLAN_TXP_POST_FEC_BITS_AFTER_PAD_LSB_WIDTH  24
#define PMB_WLAN_TXP_POST_FEC_BITS_AFTER_PAD_LSB_SHIFT  0
#define PMB_WLAN_TXP_POST_FEC_BITS_AFTER_PAD_LSB_SIGNED 0

/* Register WLAN_TXP_POST_FEC_BITS_AFTER_PAD_MSB (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_POST_FEC_BITS_AFTER_PAD_MSB        0x01A4
#define ABS_PMB_WLAN_TXP_POST_FEC_BITS_AFTER_PAD_MSB    0xA500A1A4UL

#define PMB_WLAN_TXP_POST_FEC_BITS_AFTER_PAD_MSB_MASK   0x00000001UL
#define PMB_WLAN_TXP_POST_FEC_BITS_AFTER_PAD_MSB_WIDTH  1
#define PMB_WLAN_TXP_POST_FEC_BITS_AFTER_PAD_MSB_SHIFT  0
#define PMB_WLAN_TXP_POST_FEC_BITS_AFTER_PAD_MSB_SIGNED 0

/* Register WLAN_TXP_PE_DURATION_AND_DCM_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_PE_DURATION_AND_DCM_CONTROL     0x01A8
#define ABS_PMB_WLAN_TXP_PE_DURATION_AND_DCM_CONTROL 0xA500A1A8UL

#define PMB_WLAN_TXP_PE_DURATION_MASK                0x0000001FUL
#define PMB_WLAN_TXP_PE_DURATION_WIDTH               5
#define PMB_WLAN_TXP_PE_DURATION_SHIFT               0
#define PMB_WLAN_TXP_PE_DURATION_SIGNED              0

#define PMB_WLAN_TXP_DCM_ENABLE_MASK                 0x00000020UL
#define PMB_WLAN_TXP_DCM_ENABLE_WIDTH                1
#define PMB_WLAN_TXP_DCM_ENABLE_SHIFT                5
#define PMB_WLAN_TXP_DCM_ENABLE_SIGNED               0

#define PMB_WLAN_TXP_DCM_SINGLE_BIT_PADDING_MASK     0x00000040UL
#define PMB_WLAN_TXP_DCM_SINGLE_BIT_PADDING_WIDTH    1
#define PMB_WLAN_TXP_DCM_SINGLE_BIT_PADDING_SHIFT    6
#define PMB_WLAN_TXP_DCM_SINGLE_BIT_PADDING_SIGNED   0

#define PMB_WLAN_TXP_DCM_BIT_INSERT_PERIOD_MASK      0x00000080UL
#define PMB_WLAN_TXP_DCM_BIT_INSERT_PERIOD_WIDTH     1
#define PMB_WLAN_TXP_DCM_BIT_INSERT_PERIOD_SHIFT     7
#define PMB_WLAN_TXP_DCM_BIT_INSERT_PERIOD_SIGNED    0

/* Register WLAN_TXP_TX_POWER_CONTROL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_TX_POWER_CONTROL                 0x01AC
#define ABS_PMB_WLAN_TXP_TX_POWER_CONTROL             0xA500A1ACUL

#define PMB_WLAN_TXP_TX_POWER_ELE_ZERO_GA_LUT_MASK    0x0000003FUL
#define PMB_WLAN_TXP_TX_POWER_ELE_ZERO_GA_LUT_WIDTH   6
#define PMB_WLAN_TXP_TX_POWER_ELE_ZERO_GA_LUT_SHIFT   0
#define PMB_WLAN_TXP_TX_POWER_ELE_ZERO_GA_LUT_SIGNED  0

#define PMB_WLAN_TXP_TX_POWER_ELE_ZERO_DPD_LUT_MASK   0x000007C0UL
#define PMB_WLAN_TXP_TX_POWER_ELE_ZERO_DPD_LUT_WIDTH  5
#define PMB_WLAN_TXP_TX_POWER_ELE_ZERO_DPD_LUT_SHIFT  6
#define PMB_WLAN_TXP_TX_POWER_ELE_ZERO_DPD_LUT_SIGNED 0

/* Register WLAN_TXP_NUM_HE_LTF (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_NUM_HE_LTF        0x01B0
#define ABS_PMB_WLAN_TXP_NUM_HE_LTF    0xA500A1B0UL

#define PMB_WLAN_TXP_NUM_HE_LTF_MASK   0x00000007UL
#define PMB_WLAN_TXP_NUM_HE_LTF_WIDTH  3
#define PMB_WLAN_TXP_NUM_HE_LTF_SHIFT  0
#define PMB_WLAN_TXP_NUM_HE_LTF_SIGNED 0

/* Register WLAN_TXP_DEBUG (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_DEBUG        0x01F0
#define ABS_PMB_WLAN_TXP_DEBUG    0xA500A1F0UL

#define PMB_WLAN_TXP_DEBUG_MASK   0x00000003UL
#define PMB_WLAN_TXP_DEBUG_WIDTH  2
#define PMB_WLAN_TXP_DEBUG_SHIFT  0
#define PMB_WLAN_TXP_DEBUG_SIGNED 0

/* Register WLAN_TXP_DEBUG_VALID (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_DEBUG_VALID        0x01F4
#define ABS_PMB_WLAN_TXP_DEBUG_VALID    0xA500A1F4UL

#define PMB_WLAN_TXP_DEBUG_VALID_MASK   0x007FFFFFUL
#define PMB_WLAN_TXP_DEBUG_VALID_WIDTH  23
#define PMB_WLAN_TXP_DEBUG_VALID_SHIFT  0
#define PMB_WLAN_TXP_DEBUG_VALID_SIGNED 0

/* Register WLAN_TXP_DEBUG_ENABLE (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_DEBUG_ENABLE        0x01F8
#define ABS_PMB_WLAN_TXP_DEBUG_ENABLE    0xA500A1F8UL

#define PMB_WLAN_TXP_DEBUG_ENABLE_MASK   0x007FFFFFUL
#define PMB_WLAN_TXP_DEBUG_ENABLE_WIDTH  23
#define PMB_WLAN_TXP_DEBUG_ENABLE_SHIFT  0
#define PMB_WLAN_TXP_DEBUG_ENABLE_SIGNED 0

/* Register WLAN_TXP_DEBUG_SIDEBAND (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_DEBUG_SIDEBAND        0x01FC
#define ABS_PMB_WLAN_TXP_DEBUG_SIDEBAND    0xA500A1FCUL

#define PMB_WLAN_TXP_DEBUG_SIDEBAND_MASK   0x0000000FUL
#define PMB_WLAN_TXP_DEBUG_SIDEBAND_WIDTH  4
#define PMB_WLAN_TXP_DEBUG_SIDEBAND_SHIFT  0
#define PMB_WLAN_TXP_DEBUG_SIDEBAND_SIGNED 0

/* Register WLAN_TXP_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_CONTROL                        0x0000
#define ABS_PMB_WLAN_TX2_CONTROL                    0xA500A400UL

#define PMB_WLAN_TX2_SOFTWARE_RESET_MASK            0x00000001UL
#define PMB_WLAN_TX2_SOFTWARE_RESET_WIDTH           1
#define PMB_WLAN_TX2_SOFTWARE_RESET_SHIFT           0
#define PMB_WLAN_TX2_SOFTWARE_RESET_SIGNED          0

#define PMB_WLAN_TX2_DISCARD_EXTRA_INPUT_MASK       0x00000002UL
#define PMB_WLAN_TX2_DISCARD_EXTRA_INPUT_WIDTH      1
#define PMB_WLAN_TX2_DISCARD_EXTRA_INPUT_SHIFT      1
#define PMB_WLAN_TX2_DISCARD_EXTRA_INPUT_SIGNED     0

#define PMB_WLAN_TX2_TX_MODE_MASK                   0x00000010UL
#define PMB_WLAN_TX2_TX_MODE_WIDTH                  1
#define PMB_WLAN_TX2_TX_MODE_SHIFT                  4
#define PMB_WLAN_TX2_TX_MODE_SIGNED                 0

#define PMB_WLAN_TX2_SCRAMBLER_BYPASS_MASK          0x00000020UL
#define PMB_WLAN_TX2_SCRAMBLER_BYPASS_WIDTH         1
#define PMB_WLAN_TX2_SCRAMBLER_BYPASS_SHIFT         5
#define PMB_WLAN_TX2_SCRAMBLER_BYPASS_SIGNED        0

#define PMB_WLAN_TX2_ENCODER_SELECT_MASK            0x00000040UL
#define PMB_WLAN_TX2_ENCODER_SELECT_WIDTH           1
#define PMB_WLAN_TX2_ENCODER_SELECT_SHIFT           6
#define PMB_WLAN_TX2_ENCODER_SELECT_SIGNED          0

#define PMB_WLAN_TX2_NUM_CONV_ENCODER_ACTIVE_MASK   0x00000080UL
#define PMB_WLAN_TX2_NUM_CONV_ENCODER_ACTIVE_WIDTH  1
#define PMB_WLAN_TX2_NUM_CONV_ENCODER_ACTIVE_SHIFT  7
#define PMB_WLAN_TX2_NUM_CONV_ENCODER_ACTIVE_SIGNED 0

#define PMB_WLAN_TX2_ENCODER_CODE_RATE_MASK         0x00000300UL
#define PMB_WLAN_TX2_ENCODER_CODE_RATE_WIDTH        2
#define PMB_WLAN_TX2_ENCODER_CODE_RATE_SHIFT        8
#define PMB_WLAN_TX2_ENCODER_CODE_RATE_SIGNED       0

#define PMB_WLAN_TX2_NUM_SAMP_PER_SYM_MASK          0x000FFC00UL
#define PMB_WLAN_TX2_NUM_SAMP_PER_SYM_WIDTH         10
#define PMB_WLAN_TX2_NUM_SAMP_PER_SYM_SHIFT         10
#define PMB_WLAN_TX2_NUM_SAMP_PER_SYM_SIGNED        0

#define PMB_WLAN_TX2_GENERATE_EOP_MASK              0x00800000UL
#define PMB_WLAN_TX2_GENERATE_EOP_WIDTH             1
#define PMB_WLAN_TX2_GENERATE_EOP_SHIFT             23
#define PMB_WLAN_TX2_GENERATE_EOP_SIGNED            0

/* Register WLAN_TXP_STREAM_SIZES (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_STREAM_SIZES         0x0004
#define ABS_PMB_WLAN_TX2_STREAM_SIZES     0xA500A404UL

#define PMB_WLAN_TX2_STREAM_1_SIZE_MASK   0x00000007UL
#define PMB_WLAN_TX2_STREAM_1_SIZE_WIDTH  3
#define PMB_WLAN_TX2_STREAM_1_SIZE_SHIFT  0
#define PMB_WLAN_TX2_STREAM_1_SIZE_SIGNED 0

#define PMB_WLAN_TX2_STREAM_2_SIZE_MASK   0x00000070UL
#define PMB_WLAN_TX2_STREAM_2_SIZE_WIDTH  3
#define PMB_WLAN_TX2_STREAM_2_SIZE_SHIFT  4
#define PMB_WLAN_TX2_STREAM_2_SIZE_SIGNED 0

#define PMB_WLAN_TX2_STREAM_3_SIZE_MASK   0x00000700UL
#define PMB_WLAN_TX2_STREAM_3_SIZE_WIDTH  3
#define PMB_WLAN_TX2_STREAM_3_SIZE_SHIFT  8
#define PMB_WLAN_TX2_STREAM_3_SIZE_SIGNED 0

#define PMB_WLAN_TX2_STREAM_4_SIZE_MASK   0x00007000UL
#define PMB_WLAN_TX2_STREAM_4_SIZE_WIDTH  3
#define PMB_WLAN_TX2_STREAM_4_SIZE_SHIFT  12
#define PMB_WLAN_TX2_STREAM_4_SIZE_SIGNED 0

/* Register WLAN_TXP_SCRAMBLER_STATE (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_SCRAMBLER_STATE        0x0008
#define ABS_PMB_WLAN_TX2_SCRAMBLER_STATE    0xA500A408UL

#define PMB_WLAN_TX2_SCRAMBLER_STATE_MASK   0x0000007FUL
#define PMB_WLAN_TX2_SCRAMBLER_STATE_WIDTH  7
#define PMB_WLAN_TX2_SCRAMBLER_STATE_SHIFT  0
#define PMB_WLAN_TX2_SCRAMBLER_STATE_SIGNED 0

/* Register WLAN_TXP_NUM_OP_SYM (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_NUM_OP_SYM        0x000C
#define ABS_PMB_WLAN_TX2_NUM_OP_SYM    0xA500A40CUL

#define PMB_WLAN_TX2_NUM_OP_SYM_MASK   0x0000FFFFUL
#define PMB_WLAN_TX2_NUM_OP_SYM_WIDTH  16
#define PMB_WLAN_TX2_NUM_OP_SYM_SHIFT  0
#define PMB_WLAN_TX2_NUM_OP_SYM_SIGNED 0

/* Register WLAN_TXP_INTERLEAVER_1_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_INTERLEAVER_1_CONTROL               0x0010
#define ABS_PMB_WLAN_TX2_INTERLEAVER_1_CONTROL           0xA500A410UL

#define PMB_WLAN_TX2_INTERLEAVER_1_NROWS_MASK            0x0000000FUL
#define PMB_WLAN_TX2_INTERLEAVER_1_NROWS_WIDTH           4
#define PMB_WLAN_TX2_INTERLEAVER_1_NROWS_SHIFT           0
#define PMB_WLAN_TX2_INTERLEAVER_1_NROWS_SIGNED          0

#define PMB_WLAN_TX2_INTERLEAVER_1_NCOLS_MASK            0x000003F0UL
#define PMB_WLAN_TX2_INTERLEAVER_1_NCOLS_WIDTH           6
#define PMB_WLAN_TX2_INTERLEAVER_1_NCOLS_SHIFT           4
#define PMB_WLAN_TX2_INTERLEAVER_1_NCOLS_SIGNED          0

#define PMB_WLAN_TX2_INTERLEAVER_1_BUFFER_SIZE_MASK      0x000FF800UL
#define PMB_WLAN_TX2_INTERLEAVER_1_BUFFER_SIZE_WIDTH     9
#define PMB_WLAN_TX2_INTERLEAVER_1_BUFFER_SIZE_SHIFT     11
#define PMB_WLAN_TX2_INTERLEAVER_1_BUFFER_SIZE_SIGNED    0

#define PMB_WLAN_TX2_INTERLEAVER_1_CONST_MAP_MODE_MASK   0x00700000UL
#define PMB_WLAN_TX2_INTERLEAVER_1_CONST_MAP_MODE_WIDTH  3
#define PMB_WLAN_TX2_INTERLEAVER_1_CONST_MAP_MODE_SHIFT  20
#define PMB_WLAN_TX2_INTERLEAVER_1_CONST_MAP_MODE_SIGNED 0

/* Register WLAN_TXP_INTERLEAVER_2_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_INTERLEAVER_2_CONTROL               0x0014
#define ABS_PMB_WLAN_TX2_INTERLEAVER_2_CONTROL           0xA500A414UL

#define PMB_WLAN_TX2_INTERLEAVER_2_NROWS_MASK            0x0000000FUL
#define PMB_WLAN_TX2_INTERLEAVER_2_NROWS_WIDTH           4
#define PMB_WLAN_TX2_INTERLEAVER_2_NROWS_SHIFT           0
#define PMB_WLAN_TX2_INTERLEAVER_2_NROWS_SIGNED          0

#define PMB_WLAN_TX2_INTERLEAVER_2_NCOLS_MASK            0x000003F0UL
#define PMB_WLAN_TX2_INTERLEAVER_2_NCOLS_WIDTH           6
#define PMB_WLAN_TX2_INTERLEAVER_2_NCOLS_SHIFT           4
#define PMB_WLAN_TX2_INTERLEAVER_2_NCOLS_SIGNED          0

#define PMB_WLAN_TX2_INTERLEAVER_2_BUFFER_SIZE_MASK      0x000FF800UL
#define PMB_WLAN_TX2_INTERLEAVER_2_BUFFER_SIZE_WIDTH     9
#define PMB_WLAN_TX2_INTERLEAVER_2_BUFFER_SIZE_SHIFT     11
#define PMB_WLAN_TX2_INTERLEAVER_2_BUFFER_SIZE_SIGNED    0

#define PMB_WLAN_TX2_INTERLEAVER_2_CONST_MAP_MODE_MASK   0x00700000UL
#define PMB_WLAN_TX2_INTERLEAVER_2_CONST_MAP_MODE_WIDTH  3
#define PMB_WLAN_TX2_INTERLEAVER_2_CONST_MAP_MODE_SHIFT  20
#define PMB_WLAN_TX2_INTERLEAVER_2_CONST_MAP_MODE_SIGNED 0

/* Register WLAN_TXP_INTERLEAVER_3_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_INTERLEAVER_3_CONTROL               0x0018
#define ABS_PMB_WLAN_TX2_INTERLEAVER_3_CONTROL           0xA500A418UL

#define PMB_WLAN_TX2_INTERLEAVER_3_NROWS_MASK            0x0000000FUL
#define PMB_WLAN_TX2_INTERLEAVER_3_NROWS_WIDTH           4
#define PMB_WLAN_TX2_INTERLEAVER_3_NROWS_SHIFT           0
#define PMB_WLAN_TX2_INTERLEAVER_3_NROWS_SIGNED          0

#define PMB_WLAN_TX2_INTERLEAVER_3_NCOLS_MASK            0x000003F0UL
#define PMB_WLAN_TX2_INTERLEAVER_3_NCOLS_WIDTH           6
#define PMB_WLAN_TX2_INTERLEAVER_3_NCOLS_SHIFT           4
#define PMB_WLAN_TX2_INTERLEAVER_3_NCOLS_SIGNED          0

#define PMB_WLAN_TX2_INTERLEAVER_3_BUFFER_SIZE_MASK      0x000FF800UL
#define PMB_WLAN_TX2_INTERLEAVER_3_BUFFER_SIZE_WIDTH     9
#define PMB_WLAN_TX2_INTERLEAVER_3_BUFFER_SIZE_SHIFT     11
#define PMB_WLAN_TX2_INTERLEAVER_3_BUFFER_SIZE_SIGNED    0

#define PMB_WLAN_TX2_INTERLEAVER_3_CONST_MAP_MODE_MASK   0x00700000UL
#define PMB_WLAN_TX2_INTERLEAVER_3_CONST_MAP_MODE_WIDTH  3
#define PMB_WLAN_TX2_INTERLEAVER_3_CONST_MAP_MODE_SHIFT  20
#define PMB_WLAN_TX2_INTERLEAVER_3_CONST_MAP_MODE_SIGNED 0

/* Register WLAN_TXP_INTERLEAVER_4_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_INTERLEAVER_4_CONTROL               0x001C
#define ABS_PMB_WLAN_TX2_INTERLEAVER_4_CONTROL           0xA500A41CUL

#define PMB_WLAN_TX2_INTERLEAVER_4_NROWS_MASK            0x0000000FUL
#define PMB_WLAN_TX2_INTERLEAVER_4_NROWS_WIDTH           4
#define PMB_WLAN_TX2_INTERLEAVER_4_NROWS_SHIFT           0
#define PMB_WLAN_TX2_INTERLEAVER_4_NROWS_SIGNED          0

#define PMB_WLAN_TX2_INTERLEAVER_4_NCOLS_MASK            0x000003F0UL
#define PMB_WLAN_TX2_INTERLEAVER_4_NCOLS_WIDTH           6
#define PMB_WLAN_TX2_INTERLEAVER_4_NCOLS_SHIFT           4
#define PMB_WLAN_TX2_INTERLEAVER_4_NCOLS_SIGNED          0

#define PMB_WLAN_TX2_INTERLEAVER_4_BUFFER_SIZE_MASK      0x000FF800UL
#define PMB_WLAN_TX2_INTERLEAVER_4_BUFFER_SIZE_WIDTH     9
#define PMB_WLAN_TX2_INTERLEAVER_4_BUFFER_SIZE_SHIFT     11
#define PMB_WLAN_TX2_INTERLEAVER_4_BUFFER_SIZE_SIGNED    0

#define PMB_WLAN_TX2_INTERLEAVER_4_CONST_MAP_MODE_MASK   0x00700000UL
#define PMB_WLAN_TX2_INTERLEAVER_4_CONST_MAP_MODE_WIDTH  3
#define PMB_WLAN_TX2_INTERLEAVER_4_CONST_MAP_MODE_SHIFT  20
#define PMB_WLAN_TX2_INTERLEAVER_4_CONST_MAP_MODE_SIGNED 0

/* Register WLAN_TXP_LDPC_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_CONTROL                             0x0020
#define ABS_PMB_WLAN_TX2_LDPC_CONTROL                         0xA500A420UL

#define PMB_WLAN_TX2_LDPC_Z_BLOCK_SIZE_MASK                   0x00000003UL
#define PMB_WLAN_TX2_LDPC_Z_BLOCK_SIZE_WIDTH                  2
#define PMB_WLAN_TX2_LDPC_Z_BLOCK_SIZE_SHIFT                  0
#define PMB_WLAN_TX2_LDPC_Z_BLOCK_SIZE_SIGNED                 0

#define PMB_WLAN_TX2_LDPC_NUM_PARITY_REPETITION_BLOCKS_MASK   0x000FFFF0UL
#define PMB_WLAN_TX2_LDPC_NUM_PARITY_REPETITION_BLOCKS_WIDTH  16
#define PMB_WLAN_TX2_LDPC_NUM_PARITY_REPETITION_BLOCKS_SHIFT  4
#define PMB_WLAN_TX2_LDPC_NUM_PARITY_REPETITION_BLOCKS_SIGNED 0

/* Register WLAN_TXP_LDPC_NUM_MESSAGE_BLOCKS (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_NUM_MESSAGE_BLOCKS        0x0024
#define ABS_PMB_WLAN_TX2_LDPC_NUM_MESSAGE_BLOCKS    0xA500A424UL

#define PMB_WLAN_TX2_LDPC_NUM_MESSAGE_BLOCKS_MASK   0x0000FFFFUL
#define PMB_WLAN_TX2_LDPC_NUM_MESSAGE_BLOCKS_WIDTH  16
#define PMB_WLAN_TX2_LDPC_NUM_MESSAGE_BLOCKS_SHIFT  0
#define PMB_WLAN_TX2_LDPC_NUM_MESSAGE_BLOCKS_SIGNED 0

/* Register WLAN_TXP_LDPC_MESSAGE_PARITY_BITS (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_MESSAGE_PARITY_BITS     0x0028
#define ABS_PMB_WLAN_TX2_LDPC_MESSAGE_PARITY_BITS 0xA500A428UL

#define PMB_WLAN_TX2_LDPC_MESSAGE_BITS_MASK       0x000007FFUL
#define PMB_WLAN_TX2_LDPC_MESSAGE_BITS_WIDTH      11
#define PMB_WLAN_TX2_LDPC_MESSAGE_BITS_SHIFT      0
#define PMB_WLAN_TX2_LDPC_MESSAGE_BITS_SIGNED     0

#define PMB_WLAN_TX2_LDPC_PARITY_BITS_MASK        0x007FF000UL
#define PMB_WLAN_TX2_LDPC_PARITY_BITS_WIDTH       11
#define PMB_WLAN_TX2_LDPC_PARITY_BITS_SHIFT       12
#define PMB_WLAN_TX2_LDPC_PARITY_BITS_SIGNED      0

/* Register WLAN_TXP_LDPC_REPETITION (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_REPETITION               0x002C
#define ABS_PMB_WLAN_TX2_LDPC_REPETITION           0xA500A42CUL

#define PMB_WLAN_TX2_LDPC_REPETITION_BITS_MASK     0x0000FFFFUL
#define PMB_WLAN_TX2_LDPC_REPETITION_BITS_WIDTH    16
#define PMB_WLAN_TX2_LDPC_REPETITION_BITS_SHIFT    0
#define PMB_WLAN_TX2_LDPC_REPETITION_BITS_SIGNED   0

#define PMB_WLAN_TX2_LDPC_REPETITION_ACTIVE_MASK   0x00800000UL
#define PMB_WLAN_TX2_LDPC_REPETITION_ACTIVE_WIDTH  1
#define PMB_WLAN_TX2_LDPC_REPETITION_ACTIVE_SHIFT  23
#define PMB_WLAN_TX2_LDPC_REPETITION_ACTIVE_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_0 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0          0x0030
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0      0xA500A430UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_0_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_0_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_0_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_0_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_0_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_0_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_0_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_0_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_0_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_0_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_0_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_0_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_1 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1          0x0034
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1      0xA500A434UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_1_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_1_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_1_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_1_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_1_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_1_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_1_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_1_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_1_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_1_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_1_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_1_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_2 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2          0x0038
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2      0xA500A438UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_2_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_2_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_2_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_2_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_2_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_2_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_2_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_2_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_2_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_2_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_2_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_2_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_3 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_3          0x003C
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_3      0xA500A43CUL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_3_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_3_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_3_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_3_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_3_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_3_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_3_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_3_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_3_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_3_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_3_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_3_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_4 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_4          0x0040
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_4      0xA500A440UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_4_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_4_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_4_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_4_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_4_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_4_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_4_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_4_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_4_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_4_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_4_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_4_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_5 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_5          0x0044
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_5      0xA500A444UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_5_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_5_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_5_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_5_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_5_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_5_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_5_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_5_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_5_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_5_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_5_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_5_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_6 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_6          0x0048
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_6      0xA500A448UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_6_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_6_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_6_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_6_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_6_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_6_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_6_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_6_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_6_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_6_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_6_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_6_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_7 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_7          0x004C
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_7      0xA500A44CUL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_7_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_7_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_7_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_7_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_7_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_7_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_7_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_7_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_7_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_7_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_7_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_7_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_8 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_8          0x0050
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_8      0xA500A450UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_8_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_8_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_8_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_8_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_8_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_8_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_8_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_8_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_8_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_8_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_8_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_8_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_9 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_9          0x0054
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_9      0xA500A454UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_9_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_9_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_9_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_9_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_9_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_9_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_9_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_9_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_9_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_9_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_9_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_9_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_10 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_10          0x0058
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_10      0xA500A458UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_10_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_10_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_10_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_10_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_10_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_10_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_10_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_10_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_10_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_10_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_10_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_10_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_11 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_11          0x005C
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_11      0xA500A45CUL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_11_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_11_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_11_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_11_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_11_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_11_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_11_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_11_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_11_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_11_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_11_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_11_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_12 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_12          0x0060
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_12      0xA500A460UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_12_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_12_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_12_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_12_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_12_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_12_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_12_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_12_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_12_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_12_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_12_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_12_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_13 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_13          0x0064
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_13      0xA500A464UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_13_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_13_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_13_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_13_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_13_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_13_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_13_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_13_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_13_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_13_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_13_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_13_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_14 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_14          0x0068
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_14      0xA500A468UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_14_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_14_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_14_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_14_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_14_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_14_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_14_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_14_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_14_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_14_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_14_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_14_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_15 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_15          0x006C
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_15      0xA500A46CUL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_15_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_15_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_15_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_15_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_15_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_15_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_15_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_15_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_15_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_15_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_15_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_15_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_16 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_16          0x0070
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_16      0xA500A470UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_16_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_16_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_16_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_16_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_16_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_16_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_16_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_16_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_16_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_16_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_16_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_16_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_17 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_17          0x0074
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_17      0xA500A474UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_17_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_17_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_17_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_17_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_17_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_17_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_17_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_17_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_17_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_17_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_17_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_17_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_18 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_18          0x0078
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_18      0xA500A478UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_18_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_18_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_18_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_18_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_18_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_18_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_18_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_18_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_18_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_18_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_18_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_18_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_19 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_19          0x007C
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_19      0xA500A47CUL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_19_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_19_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_19_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_19_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_19_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_19_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_19_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_19_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_19_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_19_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_19_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_19_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_20 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_20          0x0080
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_20      0xA500A480UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_20_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_20_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_20_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_20_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_20_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_20_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_20_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_20_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_20_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_20_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_20_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_20_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_21 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_21          0x0084
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_21      0xA500A484UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_21_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_21_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_21_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_21_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_21_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_21_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_21_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_21_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_21_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_21_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_21_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_21_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_22 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_22          0x0088
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_22      0xA500A488UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_22_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_22_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_22_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_22_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_22_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_22_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_22_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_22_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_22_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_22_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_22_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_22_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_23 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_23          0x008C
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_23      0xA500A48CUL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_23_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_23_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_23_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_23_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_23_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_23_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_23_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_23_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_23_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_23_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_23_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_23_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_24 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_24          0x0090
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_24      0xA500A490UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_24_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_24_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_24_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_24_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_24_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_24_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_24_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_24_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_24_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_24_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_24_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_24_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_25 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_25          0x0094
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_25      0xA500A494UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_25_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_25_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_25_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_25_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_25_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_25_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_25_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_25_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_25_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_25_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_25_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_25_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_26 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_26          0x0098
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_26      0xA500A498UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_26_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_26_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_26_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_26_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_26_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_26_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_26_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_26_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_26_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_26_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_26_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_26_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_27 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_27          0x009C
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_27      0xA500A49CUL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_27_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_27_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_27_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_27_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_27_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_27_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_27_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_27_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_27_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_27_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_27_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_27_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_28 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_28          0x00A0
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_28      0xA500A4A0UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_28_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_28_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_28_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_28_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_28_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_28_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_28_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_28_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_28_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_28_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_28_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_28_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_29 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_29          0x00A4
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_29      0xA500A4A4UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_29_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_29_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_29_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_29_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_29_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_29_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_29_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_29_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_29_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_29_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_29_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_29_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_30 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_30          0x00A8
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_30      0xA500A4A8UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_30_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_30_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_30_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_30_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_30_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_30_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_30_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_30_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_30_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_30_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_30_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_30_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_31 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_31          0x00AC
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_31      0xA500A4ACUL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_31_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_31_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_31_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_31_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_31_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_31_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_31_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_31_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_31_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_31_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_31_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_31_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_32 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_32          0x00B0
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_32      0xA500A4B0UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_32_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_32_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_32_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_32_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_32_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_32_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_32_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_32_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_32_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_32_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_32_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_32_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_33 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_33          0x00B4
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_33      0xA500A4B4UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_33_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_33_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_33_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_33_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_33_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_33_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_33_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_33_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_33_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_33_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_33_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_33_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_34 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_34          0x00B8
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_34      0xA500A4B8UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_34_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_34_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_34_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_34_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_34_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_34_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_34_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_34_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_34_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_34_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_34_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_34_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_35 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_35          0x00BC
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_35      0xA500A4BCUL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_35_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_35_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_35_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_35_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_35_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_35_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_35_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_35_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_35_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_35_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_35_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_35_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_36 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_36          0x00C0
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_36      0xA500A4C0UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_36_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_36_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_36_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_36_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_36_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_36_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_36_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_36_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_36_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_36_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_36_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_36_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_37 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_37          0x00C4
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_37      0xA500A4C4UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_37_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_37_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_37_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_37_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_37_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_37_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_37_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_37_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_37_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_37_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_37_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_37_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_38 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_38          0x00C8
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_38      0xA500A4C8UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_38_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_38_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_38_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_38_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_38_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_38_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_38_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_38_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_38_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_38_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_38_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_38_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_39 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_39          0x00CC
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_39      0xA500A4CCUL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_39_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_39_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_39_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_39_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_39_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_39_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_39_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_39_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_39_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_39_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_39_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_39_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_40 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_40          0x00D0
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_40      0xA500A4D0UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_40_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_40_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_40_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_40_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_40_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_40_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_40_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_40_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_40_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_40_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_40_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_40_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_41 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_41          0x00D4
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_41      0xA500A4D4UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_41_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_41_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_41_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_41_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_41_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_41_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_41_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_41_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_41_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_41_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_41_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_41_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_42 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_42          0x00D8
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_42      0xA500A4D8UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_42_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_42_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_42_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_42_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_42_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_42_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_42_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_42_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_42_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_42_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_42_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_42_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_43 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_43          0x00DC
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_43      0xA500A4DCUL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_43_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_43_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_43_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_43_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_43_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_43_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_43_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_43_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_43_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_43_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_43_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_43_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_44 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_44          0x00E0
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_44      0xA500A4E0UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_44_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_44_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_44_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_44_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_44_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_44_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_44_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_44_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_44_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_44_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_44_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_44_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_45 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_45          0x00E4
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_45      0xA500A4E4UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_45_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_45_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_45_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_45_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_45_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_45_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_45_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_45_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_45_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_45_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_45_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_45_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_46 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_46          0x00E8
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_46      0xA500A4E8UL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_46_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_46_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_46_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_46_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_46_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_46_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_46_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_46_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_46_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_46_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_46_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_46_SIGNED 0

/* Register WLAN_TXP_LDPC_H_SUB_ROTATION_47 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_47          0x00EC
#define ABS_PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_47      0xA500A4ECUL

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_47_MASK   0x0000007FUL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_47_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_47_SHIFT  0
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_0_47_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_47_MASK   0x00007F00UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_47_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_47_SHIFT  8
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_1_47_SIGNED 0

#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_47_MASK   0x007F0000UL
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_47_WIDTH  7
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_47_SHIFT  16
#define PMB_WLAN_TX2_LDPC_H_SUB_ROTATION_2_47_SIGNED 0

/* Register WLAN_TXP_AGGR_MPDU_DELIMITER (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_AGGR_MPDU_DELIMITER        0x00F4
#define ABS_PMB_WLAN_TX2_AGGR_MPDU_DELIMITER    0xA500A4F4UL

#define PMB_WLAN_TX2_AGGR_MPDU_DELIMITER_MASK   0x0000FFFFUL
#define PMB_WLAN_TX2_AGGR_MPDU_DELIMITER_WIDTH  16
#define PMB_WLAN_TX2_AGGR_MPDU_DELIMITER_SHIFT  0
#define PMB_WLAN_TX2_AGGR_MPDU_DELIMITER_SIGNED 0

/* Register WLAN_TXP_AGGR_NUM_FLUSH_BYTES (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_AGGR_NUM_FLUSH_BYTES        0x00F8
#define ABS_PMB_WLAN_TX2_AGGR_NUM_FLUSH_BYTES    0xA500A4F8UL

#define PMB_WLAN_TX2_AGGR_NUM_FLUSH_BYTES_MASK   0x000003FFUL
#define PMB_WLAN_TX2_AGGR_NUM_FLUSH_BYTES_WIDTH  10
#define PMB_WLAN_TX2_AGGR_NUM_FLUSH_BYTES_SHIFT  0
#define PMB_WLAN_TX2_AGGR_NUM_FLUSH_BYTES_SIGNED 0

/* Register WLAN_TXP_AGGR_NUM_PAYLOAD_BYTES (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_AGGR_NUM_PAYLOAD_BYTES        0x00FC
#define ABS_PMB_WLAN_TX2_AGGR_NUM_PAYLOAD_BYTES    0xA500A4FCUL

#define PMB_WLAN_TX2_AGGR_NUM_PAYLOAD_BYTES_MASK   0x000FFFFFUL
#define PMB_WLAN_TX2_AGGR_NUM_PAYLOAD_BYTES_WIDTH  20
#define PMB_WLAN_TX2_AGGR_NUM_PAYLOAD_BYTES_SHIFT  0
#define PMB_WLAN_TX2_AGGR_NUM_PAYLOAD_BYTES_SIGNED 0

/* Register WLAN_TXP_AGGR_SERVICE_BYTES (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_AGGR_SERVICE_BYTES        0x0100
#define ABS_PMB_WLAN_TX2_AGGR_SERVICE_BYTES    0xA500A500UL

#define PMB_WLAN_TX2_AGGR_SERVICE_BYTES_MASK   0x0000FFFFUL
#define PMB_WLAN_TX2_AGGR_SERVICE_BYTES_WIDTH  16
#define PMB_WLAN_TX2_AGGR_SERVICE_BYTES_SHIFT  0
#define PMB_WLAN_TX2_AGGR_SERVICE_BYTES_SIGNED 0

/* Register WLAN_TXP_AGGR_NUM_NULL_MPDU (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_AGGR_NUM_NULL_MPDU        0x0104
#define ABS_PMB_WLAN_TX2_AGGR_NUM_NULL_MPDU    0xA500A504UL

#define PMB_WLAN_TX2_AGGR_NUM_NULL_MPDU_MASK   0x00001FFFUL
#define PMB_WLAN_TX2_AGGR_NUM_NULL_MPDU_WIDTH  13
#define PMB_WLAN_TX2_AGGR_NUM_NULL_MPDU_SHIFT  0
#define PMB_WLAN_TX2_AGGR_NUM_NULL_MPDU_SIGNED 0

/* Register WLAN_TXP_AGGR_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_AGGR_CONTROL                  0x0108
#define ABS_PMB_WLAN_TX2_AGGR_CONTROL              0xA500A508UL

#define PMB_WLAN_TX2_AGGR_ADD_DELIMITER_MASK       0x00000001UL
#define PMB_WLAN_TX2_AGGR_ADD_DELIMITER_WIDTH      1
#define PMB_WLAN_TX2_AGGR_ADD_DELIMITER_SHIFT      0
#define PMB_WLAN_TX2_AGGR_ADD_DELIMITER_SIGNED     0

#define PMB_WLAN_TX2_AGGR_ADD_CRC32_MASK           0x00000002UL
#define PMB_WLAN_TX2_AGGR_ADD_CRC32_WIDTH          1
#define PMB_WLAN_TX2_AGGR_ADD_CRC32_SHIFT          1
#define PMB_WLAN_TX2_AGGR_ADD_CRC32_SIGNED         0

#define PMB_WLAN_TX2_AGGR_NUM_PAD_BYTES_MASK       0x0000000CUL
#define PMB_WLAN_TX2_AGGR_NUM_PAD_BYTES_WIDTH      2
#define PMB_WLAN_TX2_AGGR_NUM_PAD_BYTES_SHIFT      2
#define PMB_WLAN_TX2_AGGR_NUM_PAD_BYTES_SIGNED     0

#define PMB_WLAN_TX2_AGGR_NUM_EOF_PAD_BYTES_MASK   0x00000030UL
#define PMB_WLAN_TX2_AGGR_NUM_EOF_PAD_BYTES_WIDTH  2
#define PMB_WLAN_TX2_AGGR_NUM_EOF_PAD_BYTES_SHIFT  4
#define PMB_WLAN_TX2_AGGR_NUM_EOF_PAD_BYTES_SIGNED 0

#define PMB_WLAN_TX2_AGGR_TX_FIELD_MASK            0x00000700UL
#define PMB_WLAN_TX2_AGGR_TX_FIELD_WIDTH           3
#define PMB_WLAN_TX2_AGGR_TX_FIELD_SHIFT           8
#define PMB_WLAN_TX2_AGGR_TX_FIELD_SIGNED          0

#define PMB_WLAN_TX2_AGGR_VHT_BIT_INDEX_MASK       0x00003800UL
#define PMB_WLAN_TX2_AGGR_VHT_BIT_INDEX_WIDTH      3
#define PMB_WLAN_TX2_AGGR_VHT_BIT_INDEX_SHIFT      11
#define PMB_WLAN_TX2_AGGR_VHT_BIT_INDEX_SIGNED     0

#define PMB_WLAN_TX2_AGGR_BYPASS_MASK              0x00800000UL
#define PMB_WLAN_TX2_AGGR_BYPASS_WIDTH             1
#define PMB_WLAN_TX2_AGGR_BYPASS_SHIFT             23
#define PMB_WLAN_TX2_AGGR_BYPASS_SIGNED            0

/* Register WLAN_TXP_11B_MODE_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_11B_MODE_CONTROL         0x010C
#define ABS_PMB_WLAN_TX2_11B_MODE_CONTROL     0xA500A50CUL

#define PMB_WLAN_TX2_11B_PACKET_FORMAT_MASK   0x00000001UL
#define PMB_WLAN_TX2_11B_PACKET_FORMAT_WIDTH  1
#define PMB_WLAN_TX2_11B_PACKET_FORMAT_SHIFT  0
#define PMB_WLAN_TX2_11B_PACKET_FORMAT_SIGNED 0

#define PMB_WLAN_TX2_11B_DATA_RATE_MASK       0x00000006UL
#define PMB_WLAN_TX2_11B_DATA_RATE_WIDTH      2
#define PMB_WLAN_TX2_11B_DATA_RATE_SHIFT      1
#define PMB_WLAN_TX2_11B_DATA_RATE_SIGNED     0

#define PMB_WLAN_TX2_11B_LOCKED_CLOCKS_MASK   0x00000008UL
#define PMB_WLAN_TX2_11B_LOCKED_CLOCKS_WIDTH  1
#define PMB_WLAN_TX2_11B_LOCKED_CLOCKS_SHIFT  3
#define PMB_WLAN_TX2_11B_LOCKED_CLOCKS_SIGNED 0

/* Register WLAN_TXP_INTERLEAVER_1_CONTROL_2 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_INTERLEAVER_1_CONTROL_2                0x0110
#define ABS_PMB_WLAN_TX2_INTERLEAVER_1_CONTROL_2            0xA500A510UL

#define PMB_WLAN_TX2_INTERLEAVER_1_INI_READ_POINTER_MASK    0x000000FFUL
#define PMB_WLAN_TX2_INTERLEAVER_1_INI_READ_POINTER_WIDTH   8
#define PMB_WLAN_TX2_INTERLEAVER_1_INI_READ_POINTER_SHIFT   0
#define PMB_WLAN_TX2_INTERLEAVER_1_INI_READ_POINTER_SIGNED  0

#define PMB_WLAN_TX2_INTERLEAVER_1_INI_ROW_OFFSET_MASK      0x00000F00UL
#define PMB_WLAN_TX2_INTERLEAVER_1_INI_ROW_OFFSET_WIDTH     4
#define PMB_WLAN_TX2_INTERLEAVER_1_INI_ROW_OFFSET_SHIFT     8
#define PMB_WLAN_TX2_INTERLEAVER_1_INI_ROW_OFFSET_SIGNED    0

#define PMB_WLAN_TX2_INTERLEAVER_1_INI_COL_OFFSET_MASK      0x0001F000UL
#define PMB_WLAN_TX2_INTERLEAVER_1_INI_COL_OFFSET_WIDTH     5
#define PMB_WLAN_TX2_INTERLEAVER_1_INI_COL_OFFSET_SHIFT     12
#define PMB_WLAN_TX2_INTERLEAVER_1_INI_COL_OFFSET_SIGNED    0

#define PMB_WLAN_TX2_INTERLEAVER_1_INI_ROW_SWAP_TYPE_MASK   0x00300000UL
#define PMB_WLAN_TX2_INTERLEAVER_1_INI_ROW_SWAP_TYPE_WIDTH  2
#define PMB_WLAN_TX2_INTERLEAVER_1_INI_ROW_SWAP_TYPE_SHIFT  20
#define PMB_WLAN_TX2_INTERLEAVER_1_INI_ROW_SWAP_TYPE_SIGNED 0

#define PMB_WLAN_TX2_INTERLEAVER_1_LDPC_MODE_MASK           0x00800000UL
#define PMB_WLAN_TX2_INTERLEAVER_1_LDPC_MODE_WIDTH          1
#define PMB_WLAN_TX2_INTERLEAVER_1_LDPC_MODE_SHIFT          23
#define PMB_WLAN_TX2_INTERLEAVER_1_LDPC_MODE_SIGNED         0

/* Register WLAN_TXP_INTERLEAVER_2_CONTROL_2 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_INTERLEAVER_2_CONTROL_2                0x0114
#define ABS_PMB_WLAN_TX2_INTERLEAVER_2_CONTROL_2            0xA500A514UL

#define PMB_WLAN_TX2_INTERLEAVER_2_INI_READ_POINTER_MASK    0x000000FFUL
#define PMB_WLAN_TX2_INTERLEAVER_2_INI_READ_POINTER_WIDTH   8
#define PMB_WLAN_TX2_INTERLEAVER_2_INI_READ_POINTER_SHIFT   0
#define PMB_WLAN_TX2_INTERLEAVER_2_INI_READ_POINTER_SIGNED  0

#define PMB_WLAN_TX2_INTERLEAVER_2_INI_ROW_OFFSET_MASK      0x00000F00UL
#define PMB_WLAN_TX2_INTERLEAVER_2_INI_ROW_OFFSET_WIDTH     4
#define PMB_WLAN_TX2_INTERLEAVER_2_INI_ROW_OFFSET_SHIFT     8
#define PMB_WLAN_TX2_INTERLEAVER_2_INI_ROW_OFFSET_SIGNED    0

#define PMB_WLAN_TX2_INTERLEAVER_2_INI_COL_OFFSET_MASK      0x0001F000UL
#define PMB_WLAN_TX2_INTERLEAVER_2_INI_COL_OFFSET_WIDTH     5
#define PMB_WLAN_TX2_INTERLEAVER_2_INI_COL_OFFSET_SHIFT     12
#define PMB_WLAN_TX2_INTERLEAVER_2_INI_COL_OFFSET_SIGNED    0

#define PMB_WLAN_TX2_INTERLEAVER_2_INI_ROW_SWAP_TYPE_MASK   0x00300000UL
#define PMB_WLAN_TX2_INTERLEAVER_2_INI_ROW_SWAP_TYPE_WIDTH  2
#define PMB_WLAN_TX2_INTERLEAVER_2_INI_ROW_SWAP_TYPE_SHIFT  20
#define PMB_WLAN_TX2_INTERLEAVER_2_INI_ROW_SWAP_TYPE_SIGNED 0

#define PMB_WLAN_TX2_INTERLEAVER_2_LDPC_MODE_MASK           0x00800000UL
#define PMB_WLAN_TX2_INTERLEAVER_2_LDPC_MODE_WIDTH          1
#define PMB_WLAN_TX2_INTERLEAVER_2_LDPC_MODE_SHIFT          23
#define PMB_WLAN_TX2_INTERLEAVER_2_LDPC_MODE_SIGNED         0

/* Register WLAN_TXP_INTERLEAVER_3_CONTROL_2 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_INTERLEAVER_3_CONTROL_2                0x0118
#define ABS_PMB_WLAN_TX2_INTERLEAVER_3_CONTROL_2            0xA500A518UL

#define PMB_WLAN_TX2_INTERLEAVER_3_INI_READ_POINTER_MASK    0x000000FFUL
#define PMB_WLAN_TX2_INTERLEAVER_3_INI_READ_POINTER_WIDTH   8
#define PMB_WLAN_TX2_INTERLEAVER_3_INI_READ_POINTER_SHIFT   0
#define PMB_WLAN_TX2_INTERLEAVER_3_INI_READ_POINTER_SIGNED  0

#define PMB_WLAN_TX2_INTERLEAVER_3_INI_ROW_OFFSET_MASK      0x00000F00UL
#define PMB_WLAN_TX2_INTERLEAVER_3_INI_ROW_OFFSET_WIDTH     4
#define PMB_WLAN_TX2_INTERLEAVER_3_INI_ROW_OFFSET_SHIFT     8
#define PMB_WLAN_TX2_INTERLEAVER_3_INI_ROW_OFFSET_SIGNED    0

#define PMB_WLAN_TX2_INTERLEAVER_3_INI_COL_OFFSET_MASK      0x0001F000UL
#define PMB_WLAN_TX2_INTERLEAVER_3_INI_COL_OFFSET_WIDTH     5
#define PMB_WLAN_TX2_INTERLEAVER_3_INI_COL_OFFSET_SHIFT     12
#define PMB_WLAN_TX2_INTERLEAVER_3_INI_COL_OFFSET_SIGNED    0

#define PMB_WLAN_TX2_INTERLEAVER_3_INI_ROW_SWAP_TYPE_MASK   0x00300000UL
#define PMB_WLAN_TX2_INTERLEAVER_3_INI_ROW_SWAP_TYPE_WIDTH  2
#define PMB_WLAN_TX2_INTERLEAVER_3_INI_ROW_SWAP_TYPE_SHIFT  20
#define PMB_WLAN_TX2_INTERLEAVER_3_INI_ROW_SWAP_TYPE_SIGNED 0

#define PMB_WLAN_TX2_INTERLEAVER_3_LDPC_MODE_MASK           0x00800000UL
#define PMB_WLAN_TX2_INTERLEAVER_3_LDPC_MODE_WIDTH          1
#define PMB_WLAN_TX2_INTERLEAVER_3_LDPC_MODE_SHIFT          23
#define PMB_WLAN_TX2_INTERLEAVER_3_LDPC_MODE_SIGNED         0

/* Register WLAN_TXP_INTERLEAVER_4_CONTROL_2 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_INTERLEAVER_4_CONTROL_2                0x011C
#define ABS_PMB_WLAN_TX2_INTERLEAVER_4_CONTROL_2            0xA500A51CUL

#define PMB_WLAN_TX2_INTERLEAVER_4_INI_READ_POINTER_MASK    0x000000FFUL
#define PMB_WLAN_TX2_INTERLEAVER_4_INI_READ_POINTER_WIDTH   8
#define PMB_WLAN_TX2_INTERLEAVER_4_INI_READ_POINTER_SHIFT   0
#define PMB_WLAN_TX2_INTERLEAVER_4_INI_READ_POINTER_SIGNED  0

#define PMB_WLAN_TX2_INTERLEAVER_4_INI_ROW_OFFSET_MASK      0x00000F00UL
#define PMB_WLAN_TX2_INTERLEAVER_4_INI_ROW_OFFSET_WIDTH     4
#define PMB_WLAN_TX2_INTERLEAVER_4_INI_ROW_OFFSET_SHIFT     8
#define PMB_WLAN_TX2_INTERLEAVER_4_INI_ROW_OFFSET_SIGNED    0

#define PMB_WLAN_TX2_INTERLEAVER_4_INI_COL_OFFSET_MASK      0x0001F000UL
#define PMB_WLAN_TX2_INTERLEAVER_4_INI_COL_OFFSET_WIDTH     5
#define PMB_WLAN_TX2_INTERLEAVER_4_INI_COL_OFFSET_SHIFT     12
#define PMB_WLAN_TX2_INTERLEAVER_4_INI_COL_OFFSET_SIGNED    0

#define PMB_WLAN_TX2_INTERLEAVER_4_INI_ROW_SWAP_TYPE_MASK   0x00300000UL
#define PMB_WLAN_TX2_INTERLEAVER_4_INI_ROW_SWAP_TYPE_WIDTH  2
#define PMB_WLAN_TX2_INTERLEAVER_4_INI_ROW_SWAP_TYPE_SHIFT  20
#define PMB_WLAN_TX2_INTERLEAVER_4_INI_ROW_SWAP_TYPE_SIGNED 0

#define PMB_WLAN_TX2_INTERLEAVER_4_LDPC_MODE_MASK           0x00800000UL
#define PMB_WLAN_TX2_INTERLEAVER_4_LDPC_MODE_WIDTH          1
#define PMB_WLAN_TX2_INTERLEAVER_4_LDPC_MODE_SHIFT          23
#define PMB_WLAN_TX2_INTERLEAVER_4_LDPC_MODE_SIGNED         0

/* Register WLAN_TXP_MAPPER_AND_PILOT_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_MAPPER_AND_PILOT_CONTROL        0x0120
#define ABS_PMB_WLAN_TX2_MAPPER_AND_PILOT_CONTROL    0xA500A520UL

#define PMB_WLAN_TX2_RESOURCE_UNIT_ALLOCATION_MASK   0x0000007FUL
#define PMB_WLAN_TX2_RESOURCE_UNIT_ALLOCATION_WIDTH  7
#define PMB_WLAN_TX2_RESOURCE_UNIT_ALLOCATION_SHIFT  0
#define PMB_WLAN_TX2_RESOURCE_UNIT_ALLOCATION_SIGNED 0

#define PMB_WLAN_TX2_PACKET_TYPE_MASK                0x00000380UL
#define PMB_WLAN_TX2_PACKET_TYPE_WIDTH               3
#define PMB_WLAN_TX2_PACKET_TYPE_SHIFT               7
#define PMB_WLAN_TX2_PACKET_TYPE_SIGNED              0

#define PMB_WLAN_TX2_DAC_HOLDOFF_MASK                0x00000400UL
#define PMB_WLAN_TX2_DAC_HOLDOFF_WIDTH               1
#define PMB_WLAN_TX2_DAC_HOLDOFF_SHIFT               10
#define PMB_WLAN_TX2_DAC_HOLDOFF_SIGNED              0

#define PMB_WLAN_TX2_PREAMBLE_START_MASK             0x00000800UL
#define PMB_WLAN_TX2_PREAMBLE_START_WIDTH            1
#define PMB_WLAN_TX2_PREAMBLE_START_SHIFT            11
#define PMB_WLAN_TX2_PREAMBLE_START_SIGNED           0

#define PMB_WLAN_TX2_SIGNAL_BANDWIDTH_MASK           0x00003000UL
#define PMB_WLAN_TX2_SIGNAL_BANDWIDTH_WIDTH          2
#define PMB_WLAN_TX2_SIGNAL_BANDWIDTH_SHIFT          12
#define PMB_WLAN_TX2_SIGNAL_BANDWIDTH_SIGNED         0

#define PMB_WLAN_TX2_CHANNEL_BANDWIDTH_MASK          0x0000C000UL
#define PMB_WLAN_TX2_CHANNEL_BANDWIDTH_WIDTH         2
#define PMB_WLAN_TX2_CHANNEL_BANDWIDTH_SHIFT         14
#define PMB_WLAN_TX2_CHANNEL_BANDWIDTH_SIGNED        0

#define PMB_WLAN_TX2_CHAIN_MODE_MASK                 0x00030000UL
#define PMB_WLAN_TX2_CHAIN_MODE_WIDTH                2
#define PMB_WLAN_TX2_CHAIN_MODE_SHIFT                16
#define PMB_WLAN_TX2_CHAIN_MODE_SIGNED               0

#define PMB_WLAN_TX2_PILOT_BYPASS_MASK               0x00040000UL
#define PMB_WLAN_TX2_PILOT_BYPASS_WIDTH              1
#define PMB_WLAN_TX2_PILOT_BYPASS_SHIFT              18
#define PMB_WLAN_TX2_PILOT_BYPASS_SIGNED             0

#define PMB_WLAN_TX2_HE_LTF_TYPE_MASK                0x00180000UL
#define PMB_WLAN_TX2_HE_LTF_TYPE_WIDTH               2
#define PMB_WLAN_TX2_HE_LTF_TYPE_SHIFT               19
#define PMB_WLAN_TX2_HE_LTF_TYPE_SIGNED              0

#define PMB_WLAN_TX2_HE_GI_MASK                      0x00600000UL
#define PMB_WLAN_TX2_HE_GI_WIDTH                     2
#define PMB_WLAN_TX2_HE_GI_SHIFT                     21
#define PMB_WLAN_TX2_HE_GI_SIGNED                    0

/* Register WLAN_TXP_EVENT_STATUS (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_EVENT_STATUS            0x0124
#define ABS_PMB_WLAN_TX2_EVENT_STATUS        0xA500A524UL

#define PMB_WLAN_TX2_FIELD_END_STATUS_MASK   0x00000001UL
#define PMB_WLAN_TX2_FIELD_END_STATUS_WIDTH  1
#define PMB_WLAN_TX2_FIELD_END_STATUS_SHIFT  0
#define PMB_WLAN_TX2_FIELD_END_STATUS_SIGNED 0

/* Register WLAN_TXP_STATE (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_STATE                             0x0128
#define ABS_PMB_WLAN_TX2_STATE                         0xA500A528UL

#define PMB_WLAN_TX2_STREAM_PARSER_OUTPUT_STATE_MASK   0x00000001UL
#define PMB_WLAN_TX2_STREAM_PARSER_OUTPUT_STATE_WIDTH  1
#define PMB_WLAN_TX2_STREAM_PARSER_OUTPUT_STATE_SHIFT  0
#define PMB_WLAN_TX2_STREAM_PARSER_OUTPUT_STATE_SIGNED 0

#define PMB_WLAN_TX2_AGGR_IDLE_MASK                    0x00000010UL
#define PMB_WLAN_TX2_AGGR_IDLE_WIDTH                   1
#define PMB_WLAN_TX2_AGGR_IDLE_SHIFT                   4
#define PMB_WLAN_TX2_AGGR_IDLE_SIGNED                  0

/* Register WLAN_TXP_CONFIG (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_CONFIG                      0x012C
#define ABS_PMB_WLAN_TX2_CONFIG                  0xA500A52CUL

#define PMB_WLAN_TX2_LDPC_ENCODER_PRESENT_MASK   0x00000001UL
#define PMB_WLAN_TX2_LDPC_ENCODER_PRESENT_WIDTH  1
#define PMB_WLAN_TX2_LDPC_ENCODER_PRESENT_SHIFT  0
#define PMB_WLAN_TX2_LDPC_ENCODER_PRESENT_SIGNED 0

#define PMB_WLAN_TX2_WIFI_AC_SUPPORT_MASK        0x00000002UL
#define PMB_WLAN_TX2_WIFI_AC_SUPPORT_WIDTH       1
#define PMB_WLAN_TX2_WIFI_AC_SUPPORT_SHIFT       1
#define PMB_WLAN_TX2_WIFI_AC_SUPPORT_SIGNED      0

#define PMB_WLAN_TX2_WIFI_11B_SUPPORT_MASK       0x00000004UL
#define PMB_WLAN_TX2_WIFI_11B_SUPPORT_WIDTH      1
#define PMB_WLAN_TX2_WIFI_11B_SUPPORT_SHIFT      2
#define PMB_WLAN_TX2_WIFI_11B_SUPPORT_SIGNED     0

#define PMB_WLAN_TX2_NUM_CONV_ENCODER_MASK       0x00000030UL
#define PMB_WLAN_TX2_NUM_CONV_ENCODER_WIDTH      2
#define PMB_WLAN_TX2_NUM_CONV_ENCODER_SHIFT      4
#define PMB_WLAN_TX2_NUM_CONV_ENCODER_SIGNED     0

#define PMB_WLAN_TX2_NUM_OUTPUT_STREAM_MASK      0x00000700UL
#define PMB_WLAN_TX2_NUM_OUTPUT_STREAM_WIDTH     3
#define PMB_WLAN_TX2_NUM_OUTPUT_STREAM_SHIFT     8
#define PMB_WLAN_TX2_NUM_OUTPUT_STREAM_SIGNED    0

/* Register WLAN_TXP_CORE_OP_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_CORE_OP_CONTROL                 0x0130
#define ABS_PMB_WLAN_TX2_CORE_OP_CONTROL             0xA500A530UL

#define PMB_WLAN_TX2_CORE_STREAM_1_OP_DISCARD_MASK   0x00000008UL
#define PMB_WLAN_TX2_CORE_STREAM_1_OP_DISCARD_WIDTH  1
#define PMB_WLAN_TX2_CORE_STREAM_1_OP_DISCARD_SHIFT  3
#define PMB_WLAN_TX2_CORE_STREAM_1_OP_DISCARD_SIGNED 0

#define PMB_WLAN_TX2_CORE_STREAM_2_OP_DISCARD_MASK   0x00000080UL
#define PMB_WLAN_TX2_CORE_STREAM_2_OP_DISCARD_WIDTH  1
#define PMB_WLAN_TX2_CORE_STREAM_2_OP_DISCARD_SHIFT  7
#define PMB_WLAN_TX2_CORE_STREAM_2_OP_DISCARD_SIGNED 0

#define PMB_WLAN_TX2_CORE_STREAM_3_OP_DISCARD_MASK   0x00000800UL
#define PMB_WLAN_TX2_CORE_STREAM_3_OP_DISCARD_WIDTH  1
#define PMB_WLAN_TX2_CORE_STREAM_3_OP_DISCARD_SHIFT  11
#define PMB_WLAN_TX2_CORE_STREAM_3_OP_DISCARD_SIGNED 0

#define PMB_WLAN_TX2_CORE_STREAM_4_OP_DISCARD_MASK   0x00008000UL
#define PMB_WLAN_TX2_CORE_STREAM_4_OP_DISCARD_WIDTH  1
#define PMB_WLAN_TX2_CORE_STREAM_4_OP_DISCARD_SHIFT  15
#define PMB_WLAN_TX2_CORE_STREAM_4_OP_DISCARD_SIGNED 0

/* Register WLAN_TXP_CORE_STREAM_1_OP_SIGNATURE (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_CORE_STREAM_1_OP_SIGNATURE        0x013C
#define ABS_PMB_WLAN_TX2_CORE_STREAM_1_OP_SIGNATURE    0xA500A53CUL

#define PMB_WLAN_TX2_CORE_STREAM_1_OP_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_TX2_CORE_STREAM_1_OP_SIGNATURE_WIDTH  24
#define PMB_WLAN_TX2_CORE_STREAM_1_OP_SIGNATURE_SHIFT  0
#define PMB_WLAN_TX2_CORE_STREAM_1_OP_SIGNATURE_SIGNED 0

/* Register WLAN_TXP_CORE_STREAM_2_OP_SIGNATURE (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_CORE_STREAM_2_OP_SIGNATURE        0x0148
#define ABS_PMB_WLAN_TX2_CORE_STREAM_2_OP_SIGNATURE    0xA500A548UL

#define PMB_WLAN_TX2_CORE_STREAM_2_OP_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_TX2_CORE_STREAM_2_OP_SIGNATURE_WIDTH  24
#define PMB_WLAN_TX2_CORE_STREAM_2_OP_SIGNATURE_SHIFT  0
#define PMB_WLAN_TX2_CORE_STREAM_2_OP_SIGNATURE_SIGNED 0

/* Register WLAN_TXP_CORE_STREAM_3_OP_SIGNATURE (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_CORE_STREAM_3_OP_SIGNATURE        0x0154
#define ABS_PMB_WLAN_TX2_CORE_STREAM_3_OP_SIGNATURE    0xA500A554UL

#define PMB_WLAN_TX2_CORE_STREAM_3_OP_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_TX2_CORE_STREAM_3_OP_SIGNATURE_WIDTH  24
#define PMB_WLAN_TX2_CORE_STREAM_3_OP_SIGNATURE_SHIFT  0
#define PMB_WLAN_TX2_CORE_STREAM_3_OP_SIGNATURE_SIGNED 0

/* Register WLAN_TXP_CORE_STREAM_4_OP_SIGNATURE (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_CORE_STREAM_4_OP_SIGNATURE        0x0160
#define ABS_PMB_WLAN_TX2_CORE_STREAM_4_OP_SIGNATURE    0xA500A560UL

#define PMB_WLAN_TX2_CORE_STREAM_4_OP_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_TX2_CORE_STREAM_4_OP_SIGNATURE_WIDTH  24
#define PMB_WLAN_TX2_CORE_STREAM_4_OP_SIGNATURE_SHIFT  0
#define PMB_WLAN_TX2_CORE_STREAM_4_OP_SIGNATURE_SIGNED 0

/* Register WLAN_TXP_HEADER_GENERATOR_L_SIG_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_HEADER_GENERATOR_L_SIG_CONTROL           0x0164
#define ABS_PMB_WLAN_TX2_HEADER_GENERATOR_L_SIG_CONTROL       0xA500A564UL

#define PMB_WLAN_TX2_HEADER_GENERATOR_L_SIG_RATE_MASK         0x0000000FUL
#define PMB_WLAN_TX2_HEADER_GENERATOR_L_SIG_RATE_WIDTH        4
#define PMB_WLAN_TX2_HEADER_GENERATOR_L_SIG_RATE_SHIFT        0
#define PMB_WLAN_TX2_HEADER_GENERATOR_L_SIG_RATE_SIGNED       0

#define PMB_WLAN_TX2_HEADER_GENERATOR_L_SIG_LENGTH_MASK       0x0001FFE0UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_L_SIG_LENGTH_WIDTH      12
#define PMB_WLAN_TX2_HEADER_GENERATOR_L_SIG_LENGTH_SHIFT      5
#define PMB_WLAN_TX2_HEADER_GENERATOR_L_SIG_LENGTH_SIGNED     0

#define PMB_WLAN_TX2_TX_VECTOR_PARSER_BYPASS_MASK             0x00400000UL
#define PMB_WLAN_TX2_TX_VECTOR_PARSER_BYPASS_WIDTH            1
#define PMB_WLAN_TX2_TX_VECTOR_PARSER_BYPASS_SHIFT            22
#define PMB_WLAN_TX2_TX_VECTOR_PARSER_BYPASS_SIGNED           0

#define PMB_WLAN_TX2_PREAMBLE_HEADER_GENERATORS_BYPASS_MASK   0x00800000UL
#define PMB_WLAN_TX2_PREAMBLE_HEADER_GENERATORS_BYPASS_WIDTH  1
#define PMB_WLAN_TX2_PREAMBLE_HEADER_GENERATORS_BYPASS_SHIFT  23
#define PMB_WLAN_TX2_PREAMBLE_HEADER_GENERATORS_BYPASS_SIGNED 0

/* Register WLAN_TXP_HEADER_GENERATOR_HT_SIG1_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG1_CONTROL          0x0168
#define ABS_PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG1_CONTROL      0xA500A568UL

#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG1_MCS_MASK         0x0000007FUL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG1_MCS_WIDTH        7
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG1_MCS_SHIFT        0
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG1_MCS_SIGNED       0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG1_HT_LENGTH_MASK   0x00FFFF00UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG1_HT_LENGTH_WIDTH  16
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG1_HT_LENGTH_SHIFT  8
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG1_HT_LENGTH_SIGNED 0

/* Register WLAN_TXP_HEADER_GENERATOR_HT_SIG2_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_CONTROL             0x016C
#define ABS_PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_CONTROL         0xA500A56CUL

#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_SMOOTHING_MASK      0x00000001UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_SMOOTHING_WIDTH     1
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_SMOOTHING_SHIFT     0
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_SMOOTHING_SIGNED    0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_NOT_SOUNDING_MASK   0x00000002UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_NOT_SOUNDING_WIDTH  1
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_NOT_SOUNDING_SHIFT  1
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_NOT_SOUNDING_SIGNED 0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_AGGREGATION_MASK    0x00000008UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_AGGREGATION_WIDTH   1
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_AGGREGATION_SHIFT   3
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_AGGREGATION_SIGNED  0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_STBC_MASK           0x00000030UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_STBC_WIDTH          2
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_STBC_SHIFT          4
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_STBC_SIGNED         0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_FEC_CODING_MASK     0x00000040UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_FEC_CODING_WIDTH    1
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_FEC_CODING_SHIFT    6
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_FEC_CODING_SIGNED   0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_SHORT_GI_MASK       0x00000080UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_SHORT_GI_WIDTH      1
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_SHORT_GI_SHIFT      7
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_SHORT_GI_SIGNED     0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_NUM_EXT_SS_MASK     0x00000300UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_NUM_EXT_SS_WIDTH    2
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_NUM_EXT_SS_SHIFT    8
#define PMB_WLAN_TX2_HEADER_GENERATOR_HT_SIG2_NUM_EXT_SS_SIGNED   0

/* Register WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A1_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A1_CONTROL                    0x0170
#define ABS_PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A1_CONTROL                0xA500A570UL

#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A1_GROUP_ID_MASK              0x000003F0UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A1_GROUP_ID_WIDTH             6
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A1_GROUP_ID_SHIFT             4
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A1_GROUP_ID_SIGNED            0

#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A1_NSTS_PARTIAL_AID_MASK      0x003FFC00UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A1_NSTS_PARTIAL_AID_WIDTH     12
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A1_NSTS_PARTIAL_AID_SHIFT     10
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A1_NSTS_PARTIAL_AID_SIGNED    0

#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A1_TXOP_PS_NOT_ALLOWED_MASK   0x00400000UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A1_TXOP_PS_NOT_ALLOWED_WIDTH  1
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A1_TXOP_PS_NOT_ALLOWED_SHIFT  22
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A1_TXOP_PS_NOT_ALLOWED_SIGNED 0

/* Register WLAN_TXP_HEADER_GENERATOR_VHT_SIG_A2_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_CONTROL                       0x0174
#define ABS_PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_CONTROL                   0xA500A574UL

#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_SHORT_GI_NSYM_DISAMBIG_MASK   0x00000002UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_SHORT_GI_NSYM_DISAMBIG_WIDTH  1
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_SHORT_GI_NSYM_DISAMBIG_SHIFT  1
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_SHORT_GI_NSYM_DISAMBIG_SIGNED 0

#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_SU_MU0_CODING_MASK            0x00000004UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_SU_MU0_CODING_WIDTH           1
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_SU_MU0_CODING_SHIFT           2
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_SU_MU0_CODING_SIGNED          0

#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_LDPC_EXTRA_SYM_MASK           0x00000008UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_LDPC_EXTRA_SYM_WIDTH          1
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_LDPC_EXTRA_SYM_SHIFT          3
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_LDPC_EXTRA_SYM_SIGNED         0

#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_BEAMFORMED_MASK               0x00000100UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_BEAMFORMED_WIDTH              1
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_BEAMFORMED_SHIFT              8
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_A2_BEAMFORMED_SIGNED             0

/* Register WLAN_TXP_HEADER_GENERATOR_VHT_SIG_B_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_B_CONTROL       0x0178
#define ABS_PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_B_CONTROL   0xA500A578UL

#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_B_LENGTH_MASK   0x001FFFFFUL
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_B_LENGTH_WIDTH  21
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_B_LENGTH_SHIFT  0
#define PMB_WLAN_TX2_HEADER_GENERATOR_VHT_SIG_B_LENGTH_SIGNED 0

/* Register WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_CONTROL_0 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_CONTROL_0                            0x017C
#define ABS_PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_CONTROL_0                        0xA500A57CUL

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_FORMAT_MASK                          0x00000001UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_FORMAT_WIDTH                         1
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_FORMAT_SHIFT                         0
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_FORMAT_SIGNED                        0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_BEAM_CHANGE_MASK                     0x00000002UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_BEAM_CHANGE_WIDTH                    1
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_BEAM_CHANGE_SHIFT                    1
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_BEAM_CHANGE_SIGNED                   0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_UL_DL_MASK                           0x00000004UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_UL_DL_WIDTH                          1
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_UL_DL_SHIFT                          2
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_UL_DL_SIGNED                         0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_DCM_MASK                             0x00000008UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_DCM_WIDTH                            1
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_DCM_SHIFT                            3
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_DCM_SIGNED                           0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_BSS_COLOR_MASK                       0x000003F0UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_BSS_COLOR_WIDTH                      6
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_BSS_COLOR_SHIFT                      4
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_BSS_COLOR_SIGNED                     0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_GI_PLUS_HE_LTF_SIZE_MASK             0x00000C00UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_GI_PLUS_HE_LTF_SIZE_WIDTH            2
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_GI_PLUS_HE_LTF_SIZE_SHIFT            10
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_GI_PLUS_HE_LTF_SIZE_SIGNED           0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_NSTS_AND_MIDAMBLE_PERIODICITY_MASK   0x00007000UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_NSTS_AND_MIDAMBLE_PERIODICITY_WIDTH  3
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_NSTS_AND_MIDAMBLE_PERIODICITY_SHIFT  12
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_NSTS_AND_MIDAMBLE_PERIODICITY_SIGNED 0

/* Register WLAN_TXP_HEADER_GENERATOR_HE_SIG_A1_CONTROL_1 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_CONTROL_1              0x0180
#define ABS_PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_CONTROL_1          0xA500A580UL

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_1_MASK   0x0000000FUL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_1_WIDTH  4
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_1_SHIFT  0
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_1_SIGNED 0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_2_MASK   0x000000F0UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_2_WIDTH  4
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_2_SHIFT  4
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_2_SIGNED 0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_3_MASK   0x00000F00UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_3_WIDTH  4
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_3_SHIFT  8
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_3_SIGNED 0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_4_MASK   0x0000F000UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_4_WIDTH  4
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_4_SHIFT  12
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A1_SPATIAL_REUSE_4_SIGNED 0

/* Register WLAN_TXP_HEADER_GENERATOR_HE_SIG_A2_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_CONTROL                       0x0184
#define ABS_PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_CONTROL                   0xA500A584UL

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_TXOP_MASK                     0x0000007FUL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_TXOP_WIDTH                    7
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_TXOP_SHIFT                    0
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_TXOP_SIGNED                   0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_PRE_FEC_PADDING_FACTOR_MASK   0x00000180UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_PRE_FEC_PADDING_FACTOR_WIDTH  2
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_PRE_FEC_PADDING_FACTOR_SHIFT  7
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_PRE_FEC_PADDING_FACTOR_SIGNED 0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_PE_DISAMBIGUITY_MASK          0x00000200UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_PE_DISAMBIGUITY_WIDTH         1
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_PE_DISAMBIGUITY_SHIFT         9
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_PE_DISAMBIGUITY_SIGNED        0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_DOPPLER_MASK                  0x00000400UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_DOPPLER_WIDTH                 1
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_DOPPLER_SHIFT                 10
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_DOPPLER_SIGNED                0

#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_RESERVED_MASK                 0x000FF800UL
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_RESERVED_WIDTH                9
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_RESERVED_SHIFT                11
#define PMB_WLAN_TX2_HEADER_GENERATOR_HE_SIG_A2_RESERVED_SIGNED               0

/* Register WLAN_TXP_PRE_FEC_PAD_PHY (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_PRE_FEC_PAD_PHY        0x018C
#define ABS_PMB_WLAN_TX2_PRE_FEC_PAD_PHY    0xA500A58CUL

#define PMB_WLAN_TX2_PRE_FEC_PAD_PHY_MASK   0x0000000FUL
#define PMB_WLAN_TX2_PRE_FEC_PAD_PHY_WIDTH  4
#define PMB_WLAN_TX2_PRE_FEC_PAD_PHY_SHIFT  0
#define PMB_WLAN_TX2_PRE_FEC_PAD_PHY_SIGNED 0

/* Register WLAN_TXP_POST_FEC_CONTROL_0 (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_POST_FEC_CONTROL_0     0x0190
#define ABS_PMB_WLAN_TX2_POST_FEC_CONTROL_0 0xA500A590UL

#define PMB_WLAN_TX2_POST_FEC_BYPASS_MASK   0x00000001UL
#define PMB_WLAN_TX2_POST_FEC_BYPASS_WIDTH  1
#define PMB_WLAN_TX2_POST_FEC_BYPASS_SHIFT  0
#define PMB_WLAN_TX2_POST_FEC_BYPASS_SIGNED 0

/* Register WLAN_TXP_TBUS_RD_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_TBUS_RD_CONTROL                 0x0194
#define ABS_PMB_WLAN_TX2_TBUS_RD_CONTROL             0xA500A594UL

#define PMB_WLAN_TX2_STREAM_1_TBUS_RD_DISCARD_MASK   0x00000008UL
#define PMB_WLAN_TX2_STREAM_1_TBUS_RD_DISCARD_WIDTH  1
#define PMB_WLAN_TX2_STREAM_1_TBUS_RD_DISCARD_SHIFT  3
#define PMB_WLAN_TX2_STREAM_1_TBUS_RD_DISCARD_SIGNED 0

#define PMB_WLAN_TX2_STREAM_2_TBUS_RD_DISCARD_MASK   0x00000080UL
#define PMB_WLAN_TX2_STREAM_2_TBUS_RD_DISCARD_WIDTH  1
#define PMB_WLAN_TX2_STREAM_2_TBUS_RD_DISCARD_SHIFT  7
#define PMB_WLAN_TX2_STREAM_2_TBUS_RD_DISCARD_SIGNED 0

#define PMB_WLAN_TX2_STREAM_3_TBUS_RD_DISCARD_MASK   0x00000800UL
#define PMB_WLAN_TX2_STREAM_3_TBUS_RD_DISCARD_WIDTH  1
#define PMB_WLAN_TX2_STREAM_3_TBUS_RD_DISCARD_SHIFT  11
#define PMB_WLAN_TX2_STREAM_3_TBUS_RD_DISCARD_SIGNED 0

#define PMB_WLAN_TX2_STREAM_4_TBUS_RD_DISCARD_MASK   0x00008000UL
#define PMB_WLAN_TX2_STREAM_4_TBUS_RD_DISCARD_WIDTH  1
#define PMB_WLAN_TX2_STREAM_4_TBUS_RD_DISCARD_SHIFT  15
#define PMB_WLAN_TX2_STREAM_4_TBUS_RD_DISCARD_SIGNED 0

/* Register WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_LSB (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_POST_FEC_BITS_BEFORE_PAD_LSB        0x0198
#define ABS_PMB_WLAN_TX2_POST_FEC_BITS_BEFORE_PAD_LSB    0xA500A598UL

#define PMB_WLAN_TX2_POST_FEC_BITS_BEFORE_PAD_LSB_MASK   0x00FFFFFFUL
#define PMB_WLAN_TX2_POST_FEC_BITS_BEFORE_PAD_LSB_WIDTH  24
#define PMB_WLAN_TX2_POST_FEC_BITS_BEFORE_PAD_LSB_SHIFT  0
#define PMB_WLAN_TX2_POST_FEC_BITS_BEFORE_PAD_LSB_SIGNED 0

/* Register WLAN_TXP_POST_FEC_BITS_BEFORE_PAD_MSB (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_POST_FEC_BITS_BEFORE_PAD_MSB        0x019C
#define ABS_PMB_WLAN_TX2_POST_FEC_BITS_BEFORE_PAD_MSB    0xA500A59CUL

#define PMB_WLAN_TX2_POST_FEC_BITS_BEFORE_PAD_MSB_MASK   0x00000001UL
#define PMB_WLAN_TX2_POST_FEC_BITS_BEFORE_PAD_MSB_WIDTH  1
#define PMB_WLAN_TX2_POST_FEC_BITS_BEFORE_PAD_MSB_SHIFT  0
#define PMB_WLAN_TX2_POST_FEC_BITS_BEFORE_PAD_MSB_SIGNED 0

/* Register WLAN_TXP_POST_FEC_BITS_AFTER_PAD_LSB (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_POST_FEC_BITS_AFTER_PAD_LSB        0x01A0
#define ABS_PMB_WLAN_TX2_POST_FEC_BITS_AFTER_PAD_LSB    0xA500A5A0UL

#define PMB_WLAN_TX2_POST_FEC_BITS_AFTER_PAD_LSB_MASK   0x00FFFFFFUL
#define PMB_WLAN_TX2_POST_FEC_BITS_AFTER_PAD_LSB_WIDTH  24
#define PMB_WLAN_TX2_POST_FEC_BITS_AFTER_PAD_LSB_SHIFT  0
#define PMB_WLAN_TX2_POST_FEC_BITS_AFTER_PAD_LSB_SIGNED 0

/* Register WLAN_TXP_POST_FEC_BITS_AFTER_PAD_MSB (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_POST_FEC_BITS_AFTER_PAD_MSB        0x01A4
#define ABS_PMB_WLAN_TX2_POST_FEC_BITS_AFTER_PAD_MSB    0xA500A5A4UL

#define PMB_WLAN_TX2_POST_FEC_BITS_AFTER_PAD_MSB_MASK   0x00000001UL
#define PMB_WLAN_TX2_POST_FEC_BITS_AFTER_PAD_MSB_WIDTH  1
#define PMB_WLAN_TX2_POST_FEC_BITS_AFTER_PAD_MSB_SHIFT  0
#define PMB_WLAN_TX2_POST_FEC_BITS_AFTER_PAD_MSB_SIGNED 0

/* Register WLAN_TXP_PE_DURATION_AND_DCM_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_PE_DURATION_AND_DCM_CONTROL     0x01A8
#define ABS_PMB_WLAN_TX2_PE_DURATION_AND_DCM_CONTROL 0xA500A5A8UL

#define PMB_WLAN_TX2_PE_DURATION_MASK                0x0000001FUL
#define PMB_WLAN_TX2_PE_DURATION_WIDTH               5
#define PMB_WLAN_TX2_PE_DURATION_SHIFT               0
#define PMB_WLAN_TX2_PE_DURATION_SIGNED              0

#define PMB_WLAN_TX2_DCM_ENABLE_MASK                 0x00000020UL
#define PMB_WLAN_TX2_DCM_ENABLE_WIDTH                1
#define PMB_WLAN_TX2_DCM_ENABLE_SHIFT                5
#define PMB_WLAN_TX2_DCM_ENABLE_SIGNED               0

#define PMB_WLAN_TX2_DCM_SINGLE_BIT_PADDING_MASK     0x00000040UL
#define PMB_WLAN_TX2_DCM_SINGLE_BIT_PADDING_WIDTH    1
#define PMB_WLAN_TX2_DCM_SINGLE_BIT_PADDING_SHIFT    6
#define PMB_WLAN_TX2_DCM_SINGLE_BIT_PADDING_SIGNED   0

#define PMB_WLAN_TX2_DCM_BIT_INSERT_PERIOD_MASK      0x00000080UL
#define PMB_WLAN_TX2_DCM_BIT_INSERT_PERIOD_WIDTH     1
#define PMB_WLAN_TX2_DCM_BIT_INSERT_PERIOD_SHIFT     7
#define PMB_WLAN_TX2_DCM_BIT_INSERT_PERIOD_SIGNED    0

/* Register WLAN_TXP_TX_POWER_CONTROL (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_TX_POWER_CONTROL                 0x01AC
#define ABS_PMB_WLAN_TX2_TX_POWER_CONTROL             0xA500A5ACUL

#define PMB_WLAN_TX2_TX_POWER_ELE_ZERO_GA_LUT_MASK    0x0000003FUL
#define PMB_WLAN_TX2_TX_POWER_ELE_ZERO_GA_LUT_WIDTH   6
#define PMB_WLAN_TX2_TX_POWER_ELE_ZERO_GA_LUT_SHIFT   0
#define PMB_WLAN_TX2_TX_POWER_ELE_ZERO_GA_LUT_SIGNED  0

#define PMB_WLAN_TX2_TX_POWER_ELE_ZERO_DPD_LUT_MASK   0x000007C0UL
#define PMB_WLAN_TX2_TX_POWER_ELE_ZERO_DPD_LUT_WIDTH  5
#define PMB_WLAN_TX2_TX_POWER_ELE_ZERO_DPD_LUT_SHIFT  6
#define PMB_WLAN_TX2_TX_POWER_ELE_ZERO_DPD_LUT_SIGNED 0

/* Register WLAN_TXP_NUM_HE_LTF (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_NUM_HE_LTF        0x01B0
#define ABS_PMB_WLAN_TX2_NUM_HE_LTF    0xA500A5B0UL

#define PMB_WLAN_TX2_NUM_HE_LTF_MASK   0x00000007UL
#define PMB_WLAN_TX2_NUM_HE_LTF_WIDTH  3
#define PMB_WLAN_TX2_NUM_HE_LTF_SHIFT  0
#define PMB_WLAN_TX2_NUM_HE_LTF_SIGNED 0

/* Register WLAN_TXP_DEBUG (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_DEBUG        0x01F0
#define ABS_PMB_WLAN_TX2_DEBUG    0xA500A5F0UL

#define PMB_WLAN_TX2_DEBUG_MASK   0x00000003UL
#define PMB_WLAN_TX2_DEBUG_WIDTH  2
#define PMB_WLAN_TX2_DEBUG_SHIFT  0
#define PMB_WLAN_TX2_DEBUG_SIGNED 0

/* Register WLAN_TXP_DEBUG_VALID (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_DEBUG_VALID        0x01F4
#define ABS_PMB_WLAN_TX2_DEBUG_VALID    0xA500A5F4UL

#define PMB_WLAN_TX2_DEBUG_VALID_MASK   0x007FFFFFUL
#define PMB_WLAN_TX2_DEBUG_VALID_WIDTH  23
#define PMB_WLAN_TX2_DEBUG_VALID_SHIFT  0
#define PMB_WLAN_TX2_DEBUG_VALID_SIGNED 0

/* Register WLAN_TXP_DEBUG_ENABLE (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_DEBUG_ENABLE        0x01F8
#define ABS_PMB_WLAN_TX2_DEBUG_ENABLE    0xA500A5F8UL

#define PMB_WLAN_TX2_DEBUG_ENABLE_MASK   0x007FFFFFUL
#define PMB_WLAN_TX2_DEBUG_ENABLE_WIDTH  23
#define PMB_WLAN_TX2_DEBUG_ENABLE_SHIFT  0
#define PMB_WLAN_TX2_DEBUG_ENABLE_SIGNED 0

/* Register WLAN_TXP_DEBUG_SIDEBAND (PMR_WLAN_TXP2) */
#define PMB_WLAN_TX2_DEBUG_SIDEBAND        0x01FC
#define ABS_PMB_WLAN_TX2_DEBUG_SIDEBAND    0xA500A5FCUL

#define PMB_WLAN_TX2_DEBUG_SIDEBAND_MASK   0x0000000FUL
#define PMB_WLAN_TX2_DEBUG_SIDEBAND_WIDTH  4
#define PMB_WLAN_TX2_DEBUG_SIDEBAND_SHIFT  0
#define PMB_WLAN_TX2_DEBUG_SIDEBAND_SIGNED 0

/* Register CRYPTO_PERIP_MODE (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_MODE     0x0000
#define ABS_PMB_CRYPTO_PERIP_MODE 0xA500C000UL

#define PMB_CRYPTO_MODE_MASK      0x00000001UL
#define PMB_CRYPTO_MODE_WIDTH     1
#define PMB_CRYPTO_MODE_SHIFT     0
#define PMB_CRYPTO_MODE_SIGNED    0

/* Register CRYPTO_PERIP_CONTROL_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_CONTROL_0           0x0004
#define ABS_PMB_CRYPTO_PERIP_CONTROL_0       0xA500C004UL

#define PMB_CRYPTO_PULSED_SOFT_RESET_MASK    0x00000001UL
#define PMB_CRYPTO_PULSED_SOFT_RESET_WIDTH   1
#define PMB_CRYPTO_PULSED_SOFT_RESET_SHIFT   0
#define PMB_CRYPTO_PULSED_SOFT_RESET_SIGNED  0

#define PMB_CRYPTO_LATCHED_SOFT_RESET_MASK   0x00000002UL
#define PMB_CRYPTO_LATCHED_SOFT_RESET_WIDTH  1
#define PMB_CRYPTO_LATCHED_SOFT_RESET_SHIFT  1
#define PMB_CRYPTO_LATCHED_SOFT_RESET_SIGNED 0

#define PMB_CRYPTO_DONE_ENABLE_MASK          0x00000004UL
#define PMB_CRYPTO_DONE_ENABLE_WIDTH         1
#define PMB_CRYPTO_DONE_ENABLE_SHIFT         2
#define PMB_CRYPTO_DONE_ENABLE_SIGNED        0

#define PMB_CRYPTO_TSF_TIMER_INDEX_MASK      0x00000070UL
#define PMB_CRYPTO_TSF_TIMER_INDEX_WIDTH     3
#define PMB_CRYPTO_TSF_TIMER_INDEX_SHIFT     4
#define PMB_CRYPTO_TSF_TIMER_INDEX_SIGNED    0

/* Register CRYPTO_PERIP_CONTROL_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_CONTROL_1     0x0008
#define ABS_PMB_CRYPTO_PERIP_CONTROL_1 0xA500C008UL

#define PMB_CRYPTO_CCMP_REQ_MASK       0x00000001UL
#define PMB_CRYPTO_CCMP_REQ_WIDTH      1
#define PMB_CRYPTO_CCMP_REQ_SHIFT      0
#define PMB_CRYPTO_CCMP_REQ_SIGNED     0

#define PMB_CRYPTO_TKIP_REQ_MASK       0x00000002UL
#define PMB_CRYPTO_TKIP_REQ_WIDTH      1
#define PMB_CRYPTO_TKIP_REQ_SHIFT      1
#define PMB_CRYPTO_TKIP_REQ_SIGNED     0

#define PMB_CRYPTO_TKIP_MIC_REQ_MASK   0x00000004UL
#define PMB_CRYPTO_TKIP_MIC_REQ_WIDTH  1
#define PMB_CRYPTO_TKIP_MIC_REQ_SHIFT  2
#define PMB_CRYPTO_TKIP_MIC_REQ_SIGNED 0

#define PMB_CRYPTO_WEP_REQ_MASK        0x00000008UL
#define PMB_CRYPTO_WEP_REQ_WIDTH       1
#define PMB_CRYPTO_WEP_REQ_SHIFT       3
#define PMB_CRYPTO_WEP_REQ_SIGNED      0

#define PMB_CRYPTO_WEP_40_EN_MASK      0x00000010UL
#define PMB_CRYPTO_WEP_40_EN_WIDTH     1
#define PMB_CRYPTO_WEP_40_EN_SHIFT     4
#define PMB_CRYPTO_WEP_40_EN_SIGNED    0

#define PMB_CRYPTO_GCMP_REQ_MASK       0x00000020UL
#define PMB_CRYPTO_GCMP_REQ_WIDTH      1
#define PMB_CRYPTO_GCMP_REQ_SHIFT      5
#define PMB_CRYPTO_GCMP_REQ_SIGNED     0

#define PMB_CRYPTO_AES_256_MASK        0x00000040UL
#define PMB_CRYPTO_AES_256_WIDTH       1
#define PMB_CRYPTO_AES_256_SHIFT       6
#define PMB_CRYPTO_AES_256_SIGNED      0

#define PMB_CRYPTO_WPI_REQ_MASK        0x00000080UL
#define PMB_CRYPTO_WPI_REQ_WIDTH       1
#define PMB_CRYPTO_WPI_REQ_SHIFT       7
#define PMB_CRYPTO_WPI_REQ_SIGNED      0

#define PMB_CRYPTO_UPDATE_TSF_MASK     0x00000100UL
#define PMB_CRYPTO_UPDATE_TSF_WIDTH    1
#define PMB_CRYPTO_UPDATE_TSF_SHIFT    8
#define PMB_CRYPTO_UPDATE_TSF_SIGNED   0

#define PMB_CRYPTO_SPP_A_MSDU_MASK     0x00000200UL
#define PMB_CRYPTO_SPP_A_MSDU_WIDTH    1
#define PMB_CRYPTO_SPP_A_MSDU_SHIFT    9
#define PMB_CRYPTO_SPP_A_MSDU_SIGNED   0

/* Register PMB_CRYPTO_PERIP_TSF_COMP (PMR_CRYPTO) */
#define PMB_CRYPTO_PMB_CRYPTO_PERIP_TSF_COMP     0x000C
#define ABS_PMB_CRYPTO_PMB_CRYPTO_PERIP_TSF_COMP 0xA500C00CUL

#define PMB_CRYPTO_TSF_OFFSET_MASK               0x000000FFUL
#define PMB_CRYPTO_TSF_OFFSET_WIDTH              8
#define PMB_CRYPTO_TSF_OFFSET_SHIFT              0
#define PMB_CRYPTO_TSF_OFFSET_SIGNED             0

#define PMB_CRYPTO_TSF_COMP_MASK                 0x00FFFF00UL
#define PMB_CRYPTO_TSF_COMP_WIDTH                16
#define PMB_CRYPTO_TSF_COMP_SHIFT                8
#define PMB_CRYPTO_TSF_COMP_SIGNED               0

/* Register CRYPTO_PERIP_RX_CONTROL (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_RX_CONTROL                  0x0010
#define ABS_PMB_CRYPTO_PERIP_RX_CONTROL              0xA500C010UL

#define PMB_CRYPTO_RX_UNICAST_DATA_PROTECTION_MASK   0x00000001UL
#define PMB_CRYPTO_RX_UNICAST_DATA_PROTECTION_WIDTH  1
#define PMB_CRYPTO_RX_UNICAST_DATA_PROTECTION_SHIFT  0
#define PMB_CRYPTO_RX_UNICAST_DATA_PROTECTION_SIGNED 0

#define PMB_CRYPTO_RX_UNICAST_MGMT_PROTECTION_MASK   0x00000002UL
#define PMB_CRYPTO_RX_UNICAST_MGMT_PROTECTION_WIDTH  1
#define PMB_CRYPTO_RX_UNICAST_MGMT_PROTECTION_SHIFT  1
#define PMB_CRYPTO_RX_UNICAST_MGMT_PROTECTION_SIGNED 0

#define PMB_CRYPTO_RX_BCST_DATA_PROTECTION_MASK      0x00000004UL
#define PMB_CRYPTO_RX_BCST_DATA_PROTECTION_WIDTH     1
#define PMB_CRYPTO_RX_BCST_DATA_PROTECTION_SHIFT     2
#define PMB_CRYPTO_RX_BCST_DATA_PROTECTION_SIGNED    0

#define PMB_CRYPTO_RX_BCST_MGMT_PROTECTION_MASK      0x00000008UL
#define PMB_CRYPTO_RX_BCST_MGMT_PROTECTION_WIDTH     1
#define PMB_CRYPTO_RX_BCST_MGMT_PROTECTION_SHIFT     3
#define PMB_CRYPTO_RX_BCST_MGMT_PROTECTION_SIGNED    0

/* Register CRYPTO_PERIP_RX_VECTOR_LENGTH (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_RX_VECTOR_LENGTH     0x0014
#define ABS_PMB_CRYPTO_PERIP_RX_VECTOR_LENGTH 0xA500C014UL

#define PMB_CRYPTO_RX_VECTOR_LENGTH_MASK      0x000000FFUL
#define PMB_CRYPTO_RX_VECTOR_LENGTH_WIDTH     8
#define PMB_CRYPTO_RX_VECTOR_LENGTH_SHIFT     0
#define PMB_CRYPTO_RX_VECTOR_LENGTH_SIGNED    0

/* Register CRYPTO_PERIP_RX_FCS_AND_STS_LENGTH (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_RX_FCS_AND_STS_LENGTH     0x0018
#define ABS_PMB_CRYPTO_PERIP_RX_FCS_AND_STS_LENGTH 0xA500C018UL

#define PMB_CRYPTO_RX_FCS_AND_STS_LENGTH_MASK      0x000000FFUL
#define PMB_CRYPTO_RX_FCS_AND_STS_LENGTH_WIDTH     8
#define PMB_CRYPTO_RX_FCS_AND_STS_LENGTH_SHIFT     0
#define PMB_CRYPTO_RX_FCS_AND_STS_LENGTH_SIGNED    0

/* Register CRYPTO_PERIP_TX_CONTROL (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_TX_CONTROL                  0x0020
#define ABS_PMB_CRYPTO_PERIP_TX_CONTROL              0xA500C020UL

#define PMB_CRYPTO_TX_UNICAST_DATA_PROTECTION_MASK   0x00000001UL
#define PMB_CRYPTO_TX_UNICAST_DATA_PROTECTION_WIDTH  1
#define PMB_CRYPTO_TX_UNICAST_DATA_PROTECTION_SHIFT  0
#define PMB_CRYPTO_TX_UNICAST_DATA_PROTECTION_SIGNED 0

#define PMB_CRYPTO_TX_UNICAST_MGMT_PROTECTION_MASK   0x00000002UL
#define PMB_CRYPTO_TX_UNICAST_MGMT_PROTECTION_WIDTH  1
#define PMB_CRYPTO_TX_UNICAST_MGMT_PROTECTION_SHIFT  1
#define PMB_CRYPTO_TX_UNICAST_MGMT_PROTECTION_SIGNED 0

#define PMB_CRYPTO_TX_BCST_DATA_PROTECTION_MASK      0x00000004UL
#define PMB_CRYPTO_TX_BCST_DATA_PROTECTION_WIDTH     1
#define PMB_CRYPTO_TX_BCST_DATA_PROTECTION_SHIFT     2
#define PMB_CRYPTO_TX_BCST_DATA_PROTECTION_SIGNED    0

#define PMB_CRYPTO_TX_BCST_MGMT_PROTECTION_MASK      0x00000008UL
#define PMB_CRYPTO_TX_BCST_MGMT_PROTECTION_WIDTH     1
#define PMB_CRYPTO_TX_BCST_MGMT_PROTECTION_SHIFT     3
#define PMB_CRYPTO_TX_BCST_MGMT_PROTECTION_SIGNED    0

/* Register CRYPTO_PERIP_TX_VECTOR_LENGTH (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_TX_VECTOR_LENGTH     0x0024
#define ABS_PMB_CRYPTO_PERIP_TX_VECTOR_LENGTH 0xA500C024UL

#define PMB_CRYPTO_TX_VECTOR_LENGTH_MASK      0x000000FFUL
#define PMB_CRYPTO_TX_VECTOR_LENGTH_WIDTH     8
#define PMB_CRYPTO_TX_VECTOR_LENGTH_SHIFT     0
#define PMB_CRYPTO_TX_VECTOR_LENGTH_SIGNED    0

/* Register CRYPTO_PERIP_TX_AMPDU_SUBFRAME_NUMBER (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_TX_AMPDU_SUBFRAME_NUMBER     0x0028
#define ABS_PMB_CRYPTO_PERIP_TX_AMPDU_SUBFRAME_NUMBER 0xA500C028UL

#define PMB_CRYPTO_TX_AMPDU_SUBFRAME_NUMBER_MASK      0x0000007FUL
#define PMB_CRYPTO_TX_AMPDU_SUBFRAME_NUMBER_WIDTH     7
#define PMB_CRYPTO_TX_AMPDU_SUBFRAME_NUMBER_SHIFT     0
#define PMB_CRYPTO_TX_AMPDU_SUBFRAME_NUMBER_SIGNED    0

/* Register CRYPTO_PERIP_INPUT_FIFO (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_INPUT_FIFO        0x0030
#define ABS_PMB_CRYPTO_PERIP_INPUT_FIFO    0xA500C030UL

#define PMB_CRYPTO_INPUT_FIFO_DEPTH_MASK   0x00000FFFUL
#define PMB_CRYPTO_INPUT_FIFO_DEPTH_WIDTH  12
#define PMB_CRYPTO_INPUT_FIFO_DEPTH_SHIFT  0
#define PMB_CRYPTO_INPUT_FIFO_DEPTH_SIGNED 0

#define PMB_CRYPTO_INPUT_FIFO_RESET_MASK   0x00800000UL
#define PMB_CRYPTO_INPUT_FIFO_RESET_WIDTH  1
#define PMB_CRYPTO_INPUT_FIFO_RESET_SHIFT  23
#define PMB_CRYPTO_INPUT_FIFO_RESET_SIGNED 0

/* Register CRYPTO_PERIP_OUTPUT_FIFO (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_OUTPUT_FIFO        0x0034
#define ABS_PMB_CRYPTO_PERIP_OUTPUT_FIFO    0xA500C034UL

#define PMB_CRYPTO_OUTPUT_FIFO_DEPTH_MASK   0x00000FFFUL
#define PMB_CRYPTO_OUTPUT_FIFO_DEPTH_WIDTH  12
#define PMB_CRYPTO_OUTPUT_FIFO_DEPTH_SHIFT  0
#define PMB_CRYPTO_OUTPUT_FIFO_DEPTH_SIGNED 0

#define PMB_CRYPTO_OUTPUT_FIFO_RESET_MASK   0x00800000UL
#define PMB_CRYPTO_OUTPUT_FIFO_RESET_WIDTH  1
#define PMB_CRYPTO_OUTPUT_FIFO_RESET_SHIFT  23
#define PMB_CRYPTO_OUTPUT_FIFO_RESET_SIGNED 0

/* Register CRYPTO_PERIP_INPUT_FIFO_COUNT (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_INPUT_FIFO_COUNT     0x0038
#define ABS_PMB_CRYPTO_PERIP_INPUT_FIFO_COUNT 0xA500C038UL

#define PMB_CRYPTO_INPUT_FIFO_COUNT_MASK      0x00000FFFUL
#define PMB_CRYPTO_INPUT_FIFO_COUNT_WIDTH     12
#define PMB_CRYPTO_INPUT_FIFO_COUNT_SHIFT     0
#define PMB_CRYPTO_INPUT_FIFO_COUNT_SIGNED    0

/* Register CRYPTO_PERIP_OUTPUT_FIFO_COUNT (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_OUTPUT_FIFO_COUNT     0x003C
#define ABS_PMB_CRYPTO_PERIP_OUTPUT_FIFO_COUNT 0xA500C03CUL

#define PMB_CRYPTO_OUTPUT_FIFO_COUNT_MASK      0x00000FFFUL
#define PMB_CRYPTO_OUTPUT_FIFO_COUNT_WIDTH     12
#define PMB_CRYPTO_OUTPUT_FIFO_COUNT_SHIFT     0
#define PMB_CRYPTO_OUTPUT_FIFO_COUNT_SIGNED    0

/* Register CRYPTO_PERIP_EVENT_STATUS (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_EVENT_STATUS     0x0040
#define ABS_PMB_CRYPTO_PERIP_EVENT_STATUS 0xA500C040UL

#define PMB_CRYPTO_DONE_EVENT_MASK        0x00000001UL
#define PMB_CRYPTO_DONE_EVENT_WIDTH       1
#define PMB_CRYPTO_DONE_EVENT_SHIFT       0
#define PMB_CRYPTO_DONE_EVENT_SIGNED      0

/* Register CRYPTO_PERIP_EVENT_CLEAR (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_EVENT_CLEAR     0x0044
#define ABS_PMB_CRYPTO_PERIP_EVENT_CLEAR 0xA500C044UL

#define PMB_CRYPTO_DONE_CLEAR_MASK       0x00000001UL
#define PMB_CRYPTO_DONE_CLEAR_WIDTH      1
#define PMB_CRYPTO_DONE_CLEAR_SHIFT      0
#define PMB_CRYPTO_DONE_CLEAR_SIGNED     0

/* Register CRYPTO_PERIP_ERROR (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_ERROR                   0x0048
#define ABS_PMB_CRYPTO_PERIP_ERROR               0xA500C048UL

#define PMB_CRYPTO_ERROR_RX_AMPDU_LENGTH_MASK    0x00000001UL
#define PMB_CRYPTO_ERROR_RX_AMPDU_LENGTH_WIDTH   1
#define PMB_CRYPTO_ERROR_RX_AMPDU_LENGTH_SHIFT   0
#define PMB_CRYPTO_ERROR_RX_AMPDU_LENGTH_SIGNED  0

#define PMB_CRYPTO_ERROR_WRITE_SYNC_EARLY_MASK   0x00000002UL
#define PMB_CRYPTO_ERROR_WRITE_SYNC_EARLY_WIDTH  1
#define PMB_CRYPTO_ERROR_WRITE_SYNC_EARLY_SHIFT  1
#define PMB_CRYPTO_ERROR_WRITE_SYNC_EARLY_SIGNED 0

#define PMB_CRYPTO_ERROR_WRITE_SYNC_LATE_MASK    0x00000004UL
#define PMB_CRYPTO_ERROR_WRITE_SYNC_LATE_WIDTH   1
#define PMB_CRYPTO_ERROR_WRITE_SYNC_LATE_SHIFT   2
#define PMB_CRYPTO_ERROR_WRITE_SYNC_LATE_SIGNED  0

#define PMB_CRYPTO_ERROR_PAYLOAD_LENGTH_MASK     0x00000008UL
#define PMB_CRYPTO_ERROR_PAYLOAD_LENGTH_WIDTH    1
#define PMB_CRYPTO_ERROR_PAYLOAD_LENGTH_SHIFT    3
#define PMB_CRYPTO_ERROR_PAYLOAD_LENGTH_SIGNED   0

/* Register CRYPTO_PERIP_ERROR_CLEAR (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_ERROR_CLEAR        0x004C
#define ABS_PMB_CRYPTO_PERIP_ERROR_CLEAR    0xA500C04CUL

#define PMB_CRYPTO_PERIP_ERROR_CLEAR_MASK   0x00000001UL
#define PMB_CRYPTO_PERIP_ERROR_CLEAR_WIDTH  1
#define PMB_CRYPTO_PERIP_ERROR_CLEAR_SHIFT  0
#define PMB_CRYPTO_PERIP_ERROR_CLEAR_SIGNED 0

/* Register CRYPTO_PERIP_STATUS (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_STATUS      0x0050
#define ABS_PMB_CRYPTO_PERIP_STATUS  0xA500C050UL

#define PMB_CRYPTO_DONE_MASK         0x00000001UL
#define PMB_CRYPTO_DONE_WIDTH        1
#define PMB_CRYPTO_DONE_SHIFT        0
#define PMB_CRYPTO_DONE_SIGNED       0

#define PMB_CRYPTO_ICV_STATUS_MASK   0x00000002UL
#define PMB_CRYPTO_ICV_STATUS_WIDTH  1
#define PMB_CRYPTO_ICV_STATUS_SHIFT  1
#define PMB_CRYPTO_ICV_STATUS_SIGNED 0

#define PMB_CRYPTO_MIC_STATUS_MASK   0x00000004UL
#define PMB_CRYPTO_MIC_STATUS_WIDTH  1
#define PMB_CRYPTO_MIC_STATUS_SHIFT  2
#define PMB_CRYPTO_MIC_STATUS_SIGNED 0

/* Register CRYPTO_PERIP_AAD_BLOCKS (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD_BLOCKS     0x005C
#define ABS_PMB_CRYPTO_PERIP_AAD_BLOCKS 0xA500C05CUL

#define PMB_CRYPTO_AAD_BLOCKS_MASK      0x00000800UL
#define PMB_CRYPTO_AAD_BLOCKS_WIDTH     1
#define PMB_CRYPTO_AAD_BLOCKS_SHIFT     11
#define PMB_CRYPTO_AAD_BLOCKS_SIGNED    0

/* Register CRYPTO_PERIP_AAD1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD1_0            0x0060
#define ABS_PMB_CRYPTO_PERIP_AAD1_0        0xA500C060UL

#define PMB_CRYPTO_AA_DATA_BLOCK1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK1_0_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK1_0_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK1_0_SIGNED 0

/* Register CRYPTO_PERIP_AAD1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD1_1            0x0064
#define ABS_PMB_CRYPTO_PERIP_AAD1_1        0xA500C064UL

#define PMB_CRYPTO_AA_DATA_BLOCK1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK1_1_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK1_1_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK1_1_SIGNED 0

/* Register CRYPTO_PERIP_AAD1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD1_2            0x0068
#define ABS_PMB_CRYPTO_PERIP_AAD1_2        0xA500C068UL

#define PMB_CRYPTO_AA_DATA_BLOCK1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK1_2_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK1_2_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK1_2_SIGNED 0

/* Register CRYPTO_PERIP_AAD1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD1_3            0x006C
#define ABS_PMB_CRYPTO_PERIP_AAD1_3        0xA500C06CUL

#define PMB_CRYPTO_AA_DATA_BLOCK1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK1_3_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK1_3_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK1_3_SIGNED 0

/* Register CRYPTO_PERIP_AAD1_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD1_4            0x0070
#define ABS_PMB_CRYPTO_PERIP_AAD1_4        0xA500C070UL

#define PMB_CRYPTO_AA_DATA_BLOCK1_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK1_4_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK1_4_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK1_4_SIGNED 0

/* Register CRYPTO_PERIP_AAD1_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD1_5            0x0074
#define ABS_PMB_CRYPTO_PERIP_AAD1_5        0xA500C074UL

#define PMB_CRYPTO_AA_DATA_BLOCK1_5_MASK   0x000000FFUL
#define PMB_CRYPTO_AA_DATA_BLOCK1_5_WIDTH  8
#define PMB_CRYPTO_AA_DATA_BLOCK1_5_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK1_5_SIGNED 0

/* Register CRYPTO_PERIP_AAD2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD2_0            0x0078
#define ABS_PMB_CRYPTO_PERIP_AAD2_0        0xA500C078UL

#define PMB_CRYPTO_AA_DATA_BLOCK2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK2_0_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK2_0_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK2_0_SIGNED 0

/* Register CRYPTO_PERIP_AAD2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD2_1            0x007C
#define ABS_PMB_CRYPTO_PERIP_AAD2_1        0xA500C07CUL

#define PMB_CRYPTO_AA_DATA_BLOCK2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK2_1_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK2_1_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK2_1_SIGNED 0

/* Register CRYPTO_PERIP_AAD2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD2_2            0x0080
#define ABS_PMB_CRYPTO_PERIP_AAD2_2        0xA500C080UL

#define PMB_CRYPTO_AA_DATA_BLOCK2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK2_2_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK2_2_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK2_2_SIGNED 0

/* Register CRYPTO_PERIP_AAD2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD2_3            0x0084
#define ABS_PMB_CRYPTO_PERIP_AAD2_3        0xA500C084UL

#define PMB_CRYPTO_AA_DATA_BLOCK2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK2_3_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK2_3_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK2_3_SIGNED 0

/* Register CRYPTO_PERIP_AAD2_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD2_4            0x0088
#define ABS_PMB_CRYPTO_PERIP_AAD2_4        0xA500C088UL

#define PMB_CRYPTO_AA_DATA_BLOCK2_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK2_4_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK2_4_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK2_4_SIGNED 0

/* Register CRYPTO_PERIP_AAD2_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD2_5            0x008C
#define ABS_PMB_CRYPTO_PERIP_AAD2_5        0xA500C08CUL

#define PMB_CRYPTO_AA_DATA_BLOCK2_5_MASK   0x000000FFUL
#define PMB_CRYPTO_AA_DATA_BLOCK2_5_WIDTH  8
#define PMB_CRYPTO_AA_DATA_BLOCK2_5_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK2_5_SIGNED 0

/* Register CRYPTO_PERIP_AAD3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD3_0            0x0090
#define ABS_PMB_CRYPTO_PERIP_AAD3_0        0xA500C090UL

#define PMB_CRYPTO_AA_DATA_BLOCK3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK3_0_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK3_0_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK3_0_SIGNED 0

/* Register CRYPTO_PERIP_AAD3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD3_1            0x0094
#define ABS_PMB_CRYPTO_PERIP_AAD3_1        0xA500C094UL

#define PMB_CRYPTO_AA_DATA_BLOCK3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK3_1_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK3_1_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK3_1_SIGNED 0

/* Register CRYPTO_PERIP_AAD3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD3_2            0x0098
#define ABS_PMB_CRYPTO_PERIP_AAD3_2        0xA500C098UL

#define PMB_CRYPTO_AA_DATA_BLOCK3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK3_2_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK3_2_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK3_2_SIGNED 0

/* Register CRYPTO_PERIP_AAD3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD3_3            0x009C
#define ABS_PMB_CRYPTO_PERIP_AAD3_3        0xA500C09CUL

#define PMB_CRYPTO_AA_DATA_BLOCK3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK3_3_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK3_3_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK3_3_SIGNED 0

/* Register CRYPTO_PERIP_AAD3_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD3_4            0x00A0
#define ABS_PMB_CRYPTO_PERIP_AAD3_4        0xA500C0A0UL

#define PMB_CRYPTO_AA_DATA_BLOCK3_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_AA_DATA_BLOCK3_4_WIDTH  24
#define PMB_CRYPTO_AA_DATA_BLOCK3_4_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK3_4_SIGNED 0

/* Register CRYPTO_PERIP_AAD3_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_AAD3_5            0x00A4
#define ABS_PMB_CRYPTO_PERIP_AAD3_5        0xA500C0A4UL

#define PMB_CRYPTO_AA_DATA_BLOCK3_5_MASK   0x000000FFUL
#define PMB_CRYPTO_AA_DATA_BLOCK3_5_WIDTH  8
#define PMB_CRYPTO_AA_DATA_BLOCK3_5_SHIFT  0
#define PMB_CRYPTO_AA_DATA_BLOCK3_5_SIGNED 0

/* Register CRYPTO_PERIP_NONCE_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_NONCE_0        0x00A8
#define ABS_PMB_CRYPTO_PERIP_NONCE_0    0xA500C0A8UL

#define PMB_CRYPTO_NONCE_VALUE_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_NONCE_VALUE_0_WIDTH  24
#define PMB_CRYPTO_NONCE_VALUE_0_SHIFT  0
#define PMB_CRYPTO_NONCE_VALUE_0_SIGNED 0

/* Register CRYPTO_PERIP_NONCE_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_NONCE_1        0x00AC
#define ABS_PMB_CRYPTO_PERIP_NONCE_1    0xA500C0ACUL

#define PMB_CRYPTO_NONCE_VALUE_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_NONCE_VALUE_1_WIDTH  24
#define PMB_CRYPTO_NONCE_VALUE_1_SHIFT  0
#define PMB_CRYPTO_NONCE_VALUE_1_SIGNED 0

/* Register CRYPTO_PERIP_NONCE_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_NONCE_2        0x00B0
#define ABS_PMB_CRYPTO_PERIP_NONCE_2    0xA500C0B0UL

#define PMB_CRYPTO_NONCE_VALUE_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_NONCE_VALUE_2_WIDTH  24
#define PMB_CRYPTO_NONCE_VALUE_2_SHIFT  0
#define PMB_CRYPTO_NONCE_VALUE_2_SIGNED 0

/* Register CRYPTO_PERIP_NONCE_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_NONCE_3        0x00B4
#define ABS_PMB_CRYPTO_PERIP_NONCE_3    0xA500C0B4UL

#define PMB_CRYPTO_NONCE_VALUE_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_NONCE_VALUE_3_WIDTH  24
#define PMB_CRYPTO_NONCE_VALUE_3_SHIFT  0
#define PMB_CRYPTO_NONCE_VALUE_3_SIGNED 0

/* Register CRYPTO_PERIP_NONCE_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_NONCE_4        0x00B8
#define ABS_PMB_CRYPTO_PERIP_NONCE_4    0xA500C0B8UL

#define PMB_CRYPTO_NONCE_VALUE_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_NONCE_VALUE_4_WIDTH  24
#define PMB_CRYPTO_NONCE_VALUE_4_SHIFT  0
#define PMB_CRYPTO_NONCE_VALUE_4_SIGNED 0

/* Register CRYPTO_PERIP_NONCE_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_NONCE_5        0x00BC
#define ABS_PMB_CRYPTO_PERIP_NONCE_5    0xA500C0BCUL

#define PMB_CRYPTO_NONCE_VALUE_5_MASK   0x000000FFUL
#define PMB_CRYPTO_NONCE_VALUE_5_WIDTH  8
#define PMB_CRYPTO_NONCE_VALUE_5_SHIFT  0
#define PMB_CRYPTO_NONCE_VALUE_5_SIGNED 0

/* Register CRYPTO_PERIP_DB_CACHE (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE        0x00C0
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE    0xA500C0C0UL

#define PMB_CRYPTO_DB_CACHE_VALID_MASK   0x00000001UL
#define PMB_CRYPTO_DB_CACHE_VALID_WIDTH  1
#define PMB_CRYPTO_DB_CACHE_VALID_SHIFT  0
#define PMB_CRYPTO_DB_CACHE_VALID_SIGNED 0

#define PMB_CRYPTO_DB_CACHE_PF_MASK      0x00000002UL
#define PMB_CRYPTO_DB_CACHE_PF_WIDTH     1
#define PMB_CRYPTO_DB_CACHE_PF_SHIFT     1
#define PMB_CRYPTO_DB_CACHE_PF_SIGNED    0

#define PMB_CRYPTO_DB_CACHE_GF_MASK      0x00000004UL
#define PMB_CRYPTO_DB_CACHE_GF_WIDTH     1
#define PMB_CRYPTO_DB_CACHE_GF_SHIFT     2
#define PMB_CRYPTO_DB_CACHE_GF_SIGNED    0

#define PMB_CRYPTO_DB_CACHE_CS_MASK      0x000000F0UL
#define PMB_CRYPTO_DB_CACHE_CS_WIDTH     4
#define PMB_CRYPTO_DB_CACHE_CS_SHIFT     4
#define PMB_CRYPTO_DB_CACHE_CS_SIGNED    0

#define PMB_CRYPTO_DB_CACHE_KI_MASK      0x00000300UL
#define PMB_CRYPTO_DB_CACHE_KI_WIDTH     2
#define PMB_CRYPTO_DB_CACHE_KI_SHIFT     8
#define PMB_CRYPTO_DB_CACHE_KI_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_ADDR1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_ADDR1_0     0x00C4
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_ADDR1_0 0xA500C0C4UL

#define PMB_CRYPTO_DB_CACHE_ADDR1_0_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_ADDR1_0_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_ADDR1_0_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_ADDR1_0_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_ADDR1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_ADDR1_1     0x00C8
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_ADDR1_1 0xA500C0C8UL

#define PMB_CRYPTO_DB_CACHE_ADDR1_1_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_ADDR1_1_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_ADDR1_1_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_ADDR1_1_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_ADDR2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_ADDR2_0     0x00CC
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_ADDR2_0 0xA500C0CCUL

#define PMB_CRYPTO_DB_CACHE_ADDR2_0_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_ADDR2_0_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_ADDR2_0_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_ADDR2_0_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_ADDR2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_ADDR2_1     0x00D0
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_ADDR2_1 0xA500C0D0UL

#define PMB_CRYPTO_DB_CACHE_ADDR2_1_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_ADDR2_1_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_ADDR2_1_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_ADDR2_1_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_BSSID_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_BSSID_0     0x00D4
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_BSSID_0 0xA500C0D4UL

#define PMB_CRYPTO_DB_CACHE_BSSID_0_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_BSSID_0_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_BSSID_0_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_BSSID_0_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_BSSID_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_BSSID_1     0x00D8
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_BSSID_1 0xA500C0D8UL

#define PMB_CRYPTO_DB_CACHE_BSSID_1_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_BSSID_1_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_BSSID_1_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_BSSID_1_SIGNED    0

/* Register CRYPTO_PERIP_DB_SEC_HEADER_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_SEC_HEADER_0        0x00DC
#define ABS_PMB_CRYPTO_PERIP_DB_SEC_HEADER_0    0xA500C0DCUL

#define PMB_CRYPTO_DB_CACHE_SEC_HEADER_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_SEC_HEADER_0_WIDTH  24
#define PMB_CRYPTO_DB_CACHE_SEC_HEADER_0_SHIFT  0
#define PMB_CRYPTO_DB_CACHE_SEC_HEADER_0_SIGNED 0

/* Register CRYPTO_PERIP_DB_CACHE_MIC_KEY_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_MIC_KEY_0     0x00E0
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_MIC_KEY_0 0xA500C0E0UL

#define PMB_CRYPTO_DB_CACHE_MIC_KEY_0_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_0_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_0_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_0_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_MIC_KEY_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_MIC_KEY_1     0x00E4
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_MIC_KEY_1 0xA500C0E4UL

#define PMB_CRYPTO_DB_CACHE_MIC_KEY_1_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_1_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_1_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_1_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_MIC_KEY_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_MIC_KEY_2     0x00E8
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_MIC_KEY_2 0xA500C0E8UL

#define PMB_CRYPTO_DB_CACHE_MIC_KEY_2_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_2_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_2_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_2_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_MIC_KEY_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_MIC_KEY_3     0x00EC
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_MIC_KEY_3 0xA500C0ECUL

#define PMB_CRYPTO_DB_CACHE_MIC_KEY_3_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_3_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_3_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_3_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_MIC_KEY_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_MIC_KEY_4     0x00F0
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_MIC_KEY_4 0xA500C0F0UL

#define PMB_CRYPTO_DB_CACHE_MIC_KEY_4_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_4_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_4_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_4_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_MIC_KEY_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_MIC_KEY_5     0x00F4
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_MIC_KEY_5 0xA500C0F4UL

#define PMB_CRYPTO_DB_CACHE_MIC_KEY_5_MASK      0x000000FFUL
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_5_WIDTH     8
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_5_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_MIC_KEY_5_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_KEY_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_KEY_0     0x00F8
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_KEY_0 0xA500C0F8UL

#define PMB_CRYPTO_DB_CACHE_KEY_0_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_KEY_0_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_KEY_0_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_KEY_0_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_KEY_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_KEY_1     0x00FC
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_KEY_1 0xA500C0FCUL

#define PMB_CRYPTO_DB_CACHE_KEY_1_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_KEY_1_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_KEY_1_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_KEY_1_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_KEY_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_KEY_2     0x0100
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_KEY_2 0xA500C100UL

#define PMB_CRYPTO_DB_CACHE_KEY_2_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_KEY_2_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_KEY_2_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_KEY_2_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_KEY_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_KEY_3     0x0104
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_KEY_3 0xA500C104UL

#define PMB_CRYPTO_DB_CACHE_KEY_3_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_KEY_3_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_KEY_3_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_KEY_3_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_KEY_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_KEY_4     0x0108
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_KEY_4 0xA500C108UL

#define PMB_CRYPTO_DB_CACHE_KEY_4_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_KEY_4_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_KEY_4_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_KEY_4_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_KEY_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_KEY_5     0x010C
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_KEY_5 0xA500C10CUL

#define PMB_CRYPTO_DB_CACHE_KEY_5_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_KEY_5_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_KEY_5_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_KEY_5_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_KEY_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_KEY_6     0x0110
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_KEY_6 0xA500C110UL

#define PMB_CRYPTO_DB_CACHE_KEY_6_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_KEY_6_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_KEY_6_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_KEY_6_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_KEY_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_KEY_7     0x0114
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_KEY_7 0xA500C114UL

#define PMB_CRYPTO_DB_CACHE_KEY_7_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_KEY_7_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_KEY_7_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_KEY_7_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_KEY_8 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_KEY_8     0x0118
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_KEY_8 0xA500C118UL

#define PMB_CRYPTO_DB_CACHE_KEY_8_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_KEY_8_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_KEY_8_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_KEY_8_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_KEY_9 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_KEY_9     0x011C
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_KEY_9 0xA500C11CUL

#define PMB_CRYPTO_DB_CACHE_KEY_9_MASK      0x00FFFFFFUL
#define PMB_CRYPTO_DB_CACHE_KEY_9_WIDTH     24
#define PMB_CRYPTO_DB_CACHE_KEY_9_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_KEY_9_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_KEY_10 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_KEY_10     0x0120
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_KEY_10 0xA500C120UL

#define PMB_CRYPTO_DB_CACHE_KEY_10_MASK      0x0000FFFFUL
#define PMB_CRYPTO_DB_CACHE_KEY_10_WIDTH     16
#define PMB_CRYPTO_DB_CACHE_KEY_10_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_KEY_10_SIGNED    0

/* Register CRYPTO_PERIP_DB_CACHE_ENABLE (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_DB_CACHE_ENABLE     0x0124
#define ABS_PMB_CRYPTO_PERIP_DB_CACHE_ENABLE 0xA500C124UL

#define PMB_CRYPTO_DB_CACHE_ENABLE_MASK      0x00000001UL
#define PMB_CRYPTO_DB_CACHE_ENABLE_WIDTH     1
#define PMB_CRYPTO_DB_CACHE_ENABLE_SHIFT     0
#define PMB_CRYPTO_DB_CACHE_ENABLE_SIGNED    0

/* Register CRYPTO_PERIP_MIC_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_MIC_0                0x0130
#define ABS_PMB_CRYPTO_PERIP_MIC_0            0xA500C130UL

#define PMB_CRYPTO_TKIP_CALC_MIC_VAL_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_TKIP_CALC_MIC_VAL_0_WIDTH  24
#define PMB_CRYPTO_TKIP_CALC_MIC_VAL_0_SHIFT  0
#define PMB_CRYPTO_TKIP_CALC_MIC_VAL_0_SIGNED 0

/* Register CRYPTO_PERIP_MIC_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_MIC_1                0x0134
#define ABS_PMB_CRYPTO_PERIP_MIC_1            0xA500C134UL

#define PMB_CRYPTO_TKIP_CALC_MIC_VAL_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_TKIP_CALC_MIC_VAL_1_WIDTH  24
#define PMB_CRYPTO_TKIP_CALC_MIC_VAL_1_SHIFT  0
#define PMB_CRYPTO_TKIP_CALC_MIC_VAL_1_SIGNED 0

/* Register CRYPTO_PERIP_MIC_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_MIC_2                0x0138
#define ABS_PMB_CRYPTO_PERIP_MIC_2            0xA500C138UL

#define PMB_CRYPTO_TKIP_CALC_MIC_VAL_2_MASK   0x0000FFFFUL
#define PMB_CRYPTO_TKIP_CALC_MIC_VAL_2_WIDTH  16
#define PMB_CRYPTO_TKIP_CALC_MIC_VAL_2_SHIFT  0
#define PMB_CRYPTO_TKIP_CALC_MIC_VAL_2_SIGNED 0

/* Register CRYPTO_PERIP_TBUS_RD_MODE (PMR_CRYPTO) */
#define PMB_CRYPTO_PERIP_TBUS_RD_MODE           0x0140
#define ABS_PMB_CRYPTO_PERIP_TBUS_RD_MODE       0xA500C140UL

#define PMB_CRYPTO_TBUS_DEBUG_RD_DISCARD_MASK   0x00000002UL
#define PMB_CRYPTO_TBUS_DEBUG_RD_DISCARD_WIDTH  1
#define PMB_CRYPTO_TBUS_DEBUG_RD_DISCARD_SHIFT  1
#define PMB_CRYPTO_TBUS_DEBUG_RD_DISCARD_SIGNED 0

/* Register TX_CONTROL_DURATION_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_0     0x0400
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_0 0xA500C400UL

#define PMB_CRYPTO_TX_CONTROL_0_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_0_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_0_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_0_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_0_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_0_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_0_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_0_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_0     0x0404
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_0 0xA500C404UL

#define PMB_CRYPTO_TX_FCF_0_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_0_WIDTH            8
#define PMB_CRYPTO_TX_FCF_0_SHIFT            0
#define PMB_CRYPTO_TX_FCF_0_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_0_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_0_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_0_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_0_SIGNED  0

/* Register TX_CONTROL_DURATION_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_1     0x0408
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_1 0xA500C408UL

#define PMB_CRYPTO_TX_CONTROL_1_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_1_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_1_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_1_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_1_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_1_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_1_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_1_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_1     0x040C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_1 0xA500C40CUL

#define PMB_CRYPTO_TX_FCF_1_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_1_WIDTH            8
#define PMB_CRYPTO_TX_FCF_1_SHIFT            0
#define PMB_CRYPTO_TX_FCF_1_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_1_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_1_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_1_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_1_SIGNED  0

/* Register TX_CONTROL_DURATION_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_2     0x0410
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_2 0xA500C410UL

#define PMB_CRYPTO_TX_CONTROL_2_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_2_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_2_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_2_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_2_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_2_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_2_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_2_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_2     0x0414
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_2 0xA500C414UL

#define PMB_CRYPTO_TX_FCF_2_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_2_WIDTH            8
#define PMB_CRYPTO_TX_FCF_2_SHIFT            0
#define PMB_CRYPTO_TX_FCF_2_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_2_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_2_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_2_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_2_SIGNED  0

/* Register TX_CONTROL_DURATION_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_3     0x0418
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_3 0xA500C418UL

#define PMB_CRYPTO_TX_CONTROL_3_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_3_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_3_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_3_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_3_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_3_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_3_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_3_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_3     0x041C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_3 0xA500C41CUL

#define PMB_CRYPTO_TX_FCF_3_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_3_WIDTH            8
#define PMB_CRYPTO_TX_FCF_3_SHIFT            0
#define PMB_CRYPTO_TX_FCF_3_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_3_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_3_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_3_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_3_SIGNED  0

/* Register TX_CONTROL_DURATION_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_4     0x0420
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_4 0xA500C420UL

#define PMB_CRYPTO_TX_CONTROL_4_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_4_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_4_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_4_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_4_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_4_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_4_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_4_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_4     0x0424
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_4 0xA500C424UL

#define PMB_CRYPTO_TX_FCF_4_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_4_WIDTH            8
#define PMB_CRYPTO_TX_FCF_4_SHIFT            0
#define PMB_CRYPTO_TX_FCF_4_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_4_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_4_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_4_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_4_SIGNED  0

/* Register TX_CONTROL_DURATION_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_5     0x0428
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_5 0xA500C428UL

#define PMB_CRYPTO_TX_CONTROL_5_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_5_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_5_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_5_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_5_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_5_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_5_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_5_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_5     0x042C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_5 0xA500C42CUL

#define PMB_CRYPTO_TX_FCF_5_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_5_WIDTH            8
#define PMB_CRYPTO_TX_FCF_5_SHIFT            0
#define PMB_CRYPTO_TX_FCF_5_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_5_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_5_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_5_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_5_SIGNED  0

/* Register TX_CONTROL_DURATION_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_6     0x0430
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_6 0xA500C430UL

#define PMB_CRYPTO_TX_CONTROL_6_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_6_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_6_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_6_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_6_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_6_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_6_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_6_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_6     0x0434
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_6 0xA500C434UL

#define PMB_CRYPTO_TX_FCF_6_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_6_WIDTH            8
#define PMB_CRYPTO_TX_FCF_6_SHIFT            0
#define PMB_CRYPTO_TX_FCF_6_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_6_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_6_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_6_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_6_SIGNED  0

/* Register TX_CONTROL_DURATION_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_7     0x0438
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_7 0xA500C438UL

#define PMB_CRYPTO_TX_CONTROL_7_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_7_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_7_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_7_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_7_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_7_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_7_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_7_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_7     0x043C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_7 0xA500C43CUL

#define PMB_CRYPTO_TX_FCF_7_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_7_WIDTH            8
#define PMB_CRYPTO_TX_FCF_7_SHIFT            0
#define PMB_CRYPTO_TX_FCF_7_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_7_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_7_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_7_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_7_SIGNED  0

/* Register TX_CONTROL_DURATION_8 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_8     0x0440
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_8 0xA500C440UL

#define PMB_CRYPTO_TX_CONTROL_8_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_8_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_8_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_8_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_8_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_8_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_8_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_8_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_8 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_8     0x0444
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_8 0xA500C444UL

#define PMB_CRYPTO_TX_FCF_8_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_8_WIDTH            8
#define PMB_CRYPTO_TX_FCF_8_SHIFT            0
#define PMB_CRYPTO_TX_FCF_8_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_8_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_8_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_8_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_8_SIGNED  0

/* Register TX_CONTROL_DURATION_9 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_9     0x0448
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_9 0xA500C448UL

#define PMB_CRYPTO_TX_CONTROL_9_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_9_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_9_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_9_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_9_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_9_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_9_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_9_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_9 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_9     0x044C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_9 0xA500C44CUL

#define PMB_CRYPTO_TX_FCF_9_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_9_WIDTH            8
#define PMB_CRYPTO_TX_FCF_9_SHIFT            0
#define PMB_CRYPTO_TX_FCF_9_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_9_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_9_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_9_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_9_SIGNED  0

/* Register TX_CONTROL_DURATION_10 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_10     0x0450
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_10 0xA500C450UL

#define PMB_CRYPTO_TX_CONTROL_10_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_10_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_10_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_10_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_10_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_10_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_10_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_10_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_10 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_10     0x0454
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_10 0xA500C454UL

#define PMB_CRYPTO_TX_FCF_10_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_10_WIDTH            8
#define PMB_CRYPTO_TX_FCF_10_SHIFT            0
#define PMB_CRYPTO_TX_FCF_10_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_10_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_10_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_10_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_10_SIGNED  0

/* Register TX_CONTROL_DURATION_11 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_11     0x0458
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_11 0xA500C458UL

#define PMB_CRYPTO_TX_CONTROL_11_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_11_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_11_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_11_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_11_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_11_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_11_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_11_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_11 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_11     0x045C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_11 0xA500C45CUL

#define PMB_CRYPTO_TX_FCF_11_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_11_WIDTH            8
#define PMB_CRYPTO_TX_FCF_11_SHIFT            0
#define PMB_CRYPTO_TX_FCF_11_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_11_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_11_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_11_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_11_SIGNED  0

/* Register TX_CONTROL_DURATION_12 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_12     0x0460
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_12 0xA500C460UL

#define PMB_CRYPTO_TX_CONTROL_12_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_12_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_12_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_12_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_12_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_12_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_12_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_12_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_12 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_12     0x0464
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_12 0xA500C464UL

#define PMB_CRYPTO_TX_FCF_12_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_12_WIDTH            8
#define PMB_CRYPTO_TX_FCF_12_SHIFT            0
#define PMB_CRYPTO_TX_FCF_12_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_12_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_12_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_12_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_12_SIGNED  0

/* Register TX_CONTROL_DURATION_13 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_13     0x0468
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_13 0xA500C468UL

#define PMB_CRYPTO_TX_CONTROL_13_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_13_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_13_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_13_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_13_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_13_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_13_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_13_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_13 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_13     0x046C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_13 0xA500C46CUL

#define PMB_CRYPTO_TX_FCF_13_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_13_WIDTH            8
#define PMB_CRYPTO_TX_FCF_13_SHIFT            0
#define PMB_CRYPTO_TX_FCF_13_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_13_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_13_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_13_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_13_SIGNED  0

/* Register TX_CONTROL_DURATION_14 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_14     0x0470
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_14 0xA500C470UL

#define PMB_CRYPTO_TX_CONTROL_14_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_14_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_14_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_14_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_14_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_14_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_14_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_14_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_14 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_14     0x0474
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_14 0xA500C474UL

#define PMB_CRYPTO_TX_FCF_14_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_14_WIDTH            8
#define PMB_CRYPTO_TX_FCF_14_SHIFT            0
#define PMB_CRYPTO_TX_FCF_14_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_14_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_14_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_14_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_14_SIGNED  0

/* Register TX_CONTROL_DURATION_15 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_15     0x0478
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_15 0xA500C478UL

#define PMB_CRYPTO_TX_CONTROL_15_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_15_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_15_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_15_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_15_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_15_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_15_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_15_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_15 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_15     0x047C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_15 0xA500C47CUL

#define PMB_CRYPTO_TX_FCF_15_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_15_WIDTH            8
#define PMB_CRYPTO_TX_FCF_15_SHIFT            0
#define PMB_CRYPTO_TX_FCF_15_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_15_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_15_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_15_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_15_SIGNED  0

/* Register TX_CONTROL_DURATION_16 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_16     0x0480
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_16 0xA500C480UL

#define PMB_CRYPTO_TX_CONTROL_16_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_16_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_16_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_16_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_16_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_16_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_16_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_16_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_16 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_16     0x0484
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_16 0xA500C484UL

#define PMB_CRYPTO_TX_FCF_16_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_16_WIDTH            8
#define PMB_CRYPTO_TX_FCF_16_SHIFT            0
#define PMB_CRYPTO_TX_FCF_16_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_16_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_16_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_16_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_16_SIGNED  0

/* Register TX_CONTROL_DURATION_17 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_17     0x0488
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_17 0xA500C488UL

#define PMB_CRYPTO_TX_CONTROL_17_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_17_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_17_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_17_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_17_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_17_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_17_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_17_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_17 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_17     0x048C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_17 0xA500C48CUL

#define PMB_CRYPTO_TX_FCF_17_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_17_WIDTH            8
#define PMB_CRYPTO_TX_FCF_17_SHIFT            0
#define PMB_CRYPTO_TX_FCF_17_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_17_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_17_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_17_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_17_SIGNED  0

/* Register TX_CONTROL_DURATION_18 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_18     0x0490
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_18 0xA500C490UL

#define PMB_CRYPTO_TX_CONTROL_18_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_18_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_18_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_18_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_18_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_18_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_18_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_18_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_18 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_18     0x0494
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_18 0xA500C494UL

#define PMB_CRYPTO_TX_FCF_18_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_18_WIDTH            8
#define PMB_CRYPTO_TX_FCF_18_SHIFT            0
#define PMB_CRYPTO_TX_FCF_18_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_18_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_18_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_18_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_18_SIGNED  0

/* Register TX_CONTROL_DURATION_19 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_19     0x0498
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_19 0xA500C498UL

#define PMB_CRYPTO_TX_CONTROL_19_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_19_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_19_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_19_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_19_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_19_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_19_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_19_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_19 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_19     0x049C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_19 0xA500C49CUL

#define PMB_CRYPTO_TX_FCF_19_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_19_WIDTH            8
#define PMB_CRYPTO_TX_FCF_19_SHIFT            0
#define PMB_CRYPTO_TX_FCF_19_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_19_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_19_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_19_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_19_SIGNED  0

/* Register TX_CONTROL_DURATION_20 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_20     0x04A0
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_20 0xA500C4A0UL

#define PMB_CRYPTO_TX_CONTROL_20_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_20_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_20_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_20_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_20_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_20_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_20_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_20_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_20 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_20     0x04A4
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_20 0xA500C4A4UL

#define PMB_CRYPTO_TX_FCF_20_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_20_WIDTH            8
#define PMB_CRYPTO_TX_FCF_20_SHIFT            0
#define PMB_CRYPTO_TX_FCF_20_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_20_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_20_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_20_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_20_SIGNED  0

/* Register TX_CONTROL_DURATION_21 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_21     0x04A8
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_21 0xA500C4A8UL

#define PMB_CRYPTO_TX_CONTROL_21_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_21_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_21_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_21_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_21_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_21_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_21_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_21_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_21 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_21     0x04AC
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_21 0xA500C4ACUL

#define PMB_CRYPTO_TX_FCF_21_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_21_WIDTH            8
#define PMB_CRYPTO_TX_FCF_21_SHIFT            0
#define PMB_CRYPTO_TX_FCF_21_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_21_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_21_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_21_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_21_SIGNED  0

/* Register TX_CONTROL_DURATION_22 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_22     0x04B0
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_22 0xA500C4B0UL

#define PMB_CRYPTO_TX_CONTROL_22_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_22_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_22_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_22_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_22_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_22_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_22_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_22_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_22 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_22     0x04B4
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_22 0xA500C4B4UL

#define PMB_CRYPTO_TX_FCF_22_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_22_WIDTH            8
#define PMB_CRYPTO_TX_FCF_22_SHIFT            0
#define PMB_CRYPTO_TX_FCF_22_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_22_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_22_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_22_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_22_SIGNED  0

/* Register TX_CONTROL_DURATION_23 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_23     0x04B8
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_23 0xA500C4B8UL

#define PMB_CRYPTO_TX_CONTROL_23_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_23_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_23_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_23_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_23_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_23_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_23_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_23_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_23 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_23     0x04BC
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_23 0xA500C4BCUL

#define PMB_CRYPTO_TX_FCF_23_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_23_WIDTH            8
#define PMB_CRYPTO_TX_FCF_23_SHIFT            0
#define PMB_CRYPTO_TX_FCF_23_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_23_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_23_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_23_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_23_SIGNED  0

/* Register TX_CONTROL_DURATION_24 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_24     0x04C0
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_24 0xA500C4C0UL

#define PMB_CRYPTO_TX_CONTROL_24_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_24_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_24_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_24_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_24_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_24_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_24_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_24_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_24 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_24     0x04C4
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_24 0xA500C4C4UL

#define PMB_CRYPTO_TX_FCF_24_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_24_WIDTH            8
#define PMB_CRYPTO_TX_FCF_24_SHIFT            0
#define PMB_CRYPTO_TX_FCF_24_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_24_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_24_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_24_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_24_SIGNED  0

/* Register TX_CONTROL_DURATION_25 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_25     0x04C8
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_25 0xA500C4C8UL

#define PMB_CRYPTO_TX_CONTROL_25_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_25_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_25_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_25_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_25_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_25_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_25_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_25_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_25 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_25     0x04CC
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_25 0xA500C4CCUL

#define PMB_CRYPTO_TX_FCF_25_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_25_WIDTH            8
#define PMB_CRYPTO_TX_FCF_25_SHIFT            0
#define PMB_CRYPTO_TX_FCF_25_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_25_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_25_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_25_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_25_SIGNED  0

/* Register TX_CONTROL_DURATION_26 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_26     0x04D0
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_26 0xA500C4D0UL

#define PMB_CRYPTO_TX_CONTROL_26_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_26_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_26_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_26_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_26_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_26_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_26_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_26_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_26 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_26     0x04D4
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_26 0xA500C4D4UL

#define PMB_CRYPTO_TX_FCF_26_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_26_WIDTH            8
#define PMB_CRYPTO_TX_FCF_26_SHIFT            0
#define PMB_CRYPTO_TX_FCF_26_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_26_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_26_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_26_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_26_SIGNED  0

/* Register TX_CONTROL_DURATION_27 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_27     0x04D8
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_27 0xA500C4D8UL

#define PMB_CRYPTO_TX_CONTROL_27_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_27_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_27_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_27_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_27_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_27_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_27_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_27_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_27 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_27     0x04DC
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_27 0xA500C4DCUL

#define PMB_CRYPTO_TX_FCF_27_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_27_WIDTH            8
#define PMB_CRYPTO_TX_FCF_27_SHIFT            0
#define PMB_CRYPTO_TX_FCF_27_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_27_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_27_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_27_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_27_SIGNED  0

/* Register TX_CONTROL_DURATION_28 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_28     0x04E0
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_28 0xA500C4E0UL

#define PMB_CRYPTO_TX_CONTROL_28_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_28_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_28_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_28_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_28_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_28_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_28_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_28_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_28 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_28     0x04E4
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_28 0xA500C4E4UL

#define PMB_CRYPTO_TX_FCF_28_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_28_WIDTH            8
#define PMB_CRYPTO_TX_FCF_28_SHIFT            0
#define PMB_CRYPTO_TX_FCF_28_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_28_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_28_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_28_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_28_SIGNED  0

/* Register TX_CONTROL_DURATION_29 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_29     0x04E8
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_29 0xA500C4E8UL

#define PMB_CRYPTO_TX_CONTROL_29_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_29_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_29_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_29_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_29_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_29_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_29_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_29_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_29 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_29     0x04EC
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_29 0xA500C4ECUL

#define PMB_CRYPTO_TX_FCF_29_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_29_WIDTH            8
#define PMB_CRYPTO_TX_FCF_29_SHIFT            0
#define PMB_CRYPTO_TX_FCF_29_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_29_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_29_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_29_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_29_SIGNED  0

/* Register TX_CONTROL_DURATION_30 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_30     0x04F0
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_30 0xA500C4F0UL

#define PMB_CRYPTO_TX_CONTROL_30_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_30_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_30_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_30_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_30_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_30_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_30_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_30_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_30 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_30     0x04F4
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_30 0xA500C4F4UL

#define PMB_CRYPTO_TX_FCF_30_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_30_WIDTH            8
#define PMB_CRYPTO_TX_FCF_30_SHIFT            0
#define PMB_CRYPTO_TX_FCF_30_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_30_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_30_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_30_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_30_SIGNED  0

/* Register TX_CONTROL_DURATION_31 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_31     0x04F8
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_31 0xA500C4F8UL

#define PMB_CRYPTO_TX_CONTROL_31_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_31_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_31_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_31_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_31_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_31_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_31_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_31_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_31 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_31     0x04FC
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_31 0xA500C4FCUL

#define PMB_CRYPTO_TX_FCF_31_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_31_WIDTH            8
#define PMB_CRYPTO_TX_FCF_31_SHIFT            0
#define PMB_CRYPTO_TX_FCF_31_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_31_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_31_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_31_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_31_SIGNED  0

/* Register TX_CONTROL_DURATION_32 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_32     0x0500
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_32 0xA500C500UL

#define PMB_CRYPTO_TX_CONTROL_32_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_32_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_32_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_32_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_32_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_32_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_32_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_32_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_32 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_32     0x0504
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_32 0xA500C504UL

#define PMB_CRYPTO_TX_FCF_32_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_32_WIDTH            8
#define PMB_CRYPTO_TX_FCF_32_SHIFT            0
#define PMB_CRYPTO_TX_FCF_32_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_32_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_32_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_32_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_32_SIGNED  0

/* Register TX_CONTROL_DURATION_33 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_33     0x0508
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_33 0xA500C508UL

#define PMB_CRYPTO_TX_CONTROL_33_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_33_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_33_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_33_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_33_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_33_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_33_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_33_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_33 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_33     0x050C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_33 0xA500C50CUL

#define PMB_CRYPTO_TX_FCF_33_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_33_WIDTH            8
#define PMB_CRYPTO_TX_FCF_33_SHIFT            0
#define PMB_CRYPTO_TX_FCF_33_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_33_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_33_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_33_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_33_SIGNED  0

/* Register TX_CONTROL_DURATION_34 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_34     0x0510
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_34 0xA500C510UL

#define PMB_CRYPTO_TX_CONTROL_34_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_34_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_34_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_34_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_34_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_34_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_34_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_34_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_34 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_34     0x0514
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_34 0xA500C514UL

#define PMB_CRYPTO_TX_FCF_34_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_34_WIDTH            8
#define PMB_CRYPTO_TX_FCF_34_SHIFT            0
#define PMB_CRYPTO_TX_FCF_34_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_34_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_34_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_34_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_34_SIGNED  0

/* Register TX_CONTROL_DURATION_35 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_35     0x0518
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_35 0xA500C518UL

#define PMB_CRYPTO_TX_CONTROL_35_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_35_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_35_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_35_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_35_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_35_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_35_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_35_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_35 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_35     0x051C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_35 0xA500C51CUL

#define PMB_CRYPTO_TX_FCF_35_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_35_WIDTH            8
#define PMB_CRYPTO_TX_FCF_35_SHIFT            0
#define PMB_CRYPTO_TX_FCF_35_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_35_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_35_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_35_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_35_SIGNED  0

/* Register TX_CONTROL_DURATION_36 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_36     0x0520
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_36 0xA500C520UL

#define PMB_CRYPTO_TX_CONTROL_36_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_36_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_36_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_36_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_36_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_36_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_36_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_36_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_36 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_36     0x0524
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_36 0xA500C524UL

#define PMB_CRYPTO_TX_FCF_36_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_36_WIDTH            8
#define PMB_CRYPTO_TX_FCF_36_SHIFT            0
#define PMB_CRYPTO_TX_FCF_36_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_36_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_36_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_36_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_36_SIGNED  0

/* Register TX_CONTROL_DURATION_37 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_37     0x0528
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_37 0xA500C528UL

#define PMB_CRYPTO_TX_CONTROL_37_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_37_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_37_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_37_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_37_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_37_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_37_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_37_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_37 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_37     0x052C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_37 0xA500C52CUL

#define PMB_CRYPTO_TX_FCF_37_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_37_WIDTH            8
#define PMB_CRYPTO_TX_FCF_37_SHIFT            0
#define PMB_CRYPTO_TX_FCF_37_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_37_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_37_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_37_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_37_SIGNED  0

/* Register TX_CONTROL_DURATION_38 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_38     0x0530
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_38 0xA500C530UL

#define PMB_CRYPTO_TX_CONTROL_38_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_38_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_38_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_38_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_38_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_38_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_38_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_38_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_38 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_38     0x0534
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_38 0xA500C534UL

#define PMB_CRYPTO_TX_FCF_38_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_38_WIDTH            8
#define PMB_CRYPTO_TX_FCF_38_SHIFT            0
#define PMB_CRYPTO_TX_FCF_38_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_38_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_38_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_38_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_38_SIGNED  0

/* Register TX_CONTROL_DURATION_39 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_39     0x0538
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_39 0xA500C538UL

#define PMB_CRYPTO_TX_CONTROL_39_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_39_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_39_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_39_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_39_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_39_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_39_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_39_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_39 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_39     0x053C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_39 0xA500C53CUL

#define PMB_CRYPTO_TX_FCF_39_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_39_WIDTH            8
#define PMB_CRYPTO_TX_FCF_39_SHIFT            0
#define PMB_CRYPTO_TX_FCF_39_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_39_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_39_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_39_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_39_SIGNED  0

/* Register TX_CONTROL_DURATION_40 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_40     0x0540
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_40 0xA500C540UL

#define PMB_CRYPTO_TX_CONTROL_40_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_40_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_40_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_40_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_40_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_40_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_40_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_40_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_40 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_40     0x0544
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_40 0xA500C544UL

#define PMB_CRYPTO_TX_FCF_40_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_40_WIDTH            8
#define PMB_CRYPTO_TX_FCF_40_SHIFT            0
#define PMB_CRYPTO_TX_FCF_40_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_40_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_40_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_40_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_40_SIGNED  0

/* Register TX_CONTROL_DURATION_41 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_41     0x0548
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_41 0xA500C548UL

#define PMB_CRYPTO_TX_CONTROL_41_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_41_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_41_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_41_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_41_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_41_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_41_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_41_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_41 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_41     0x054C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_41 0xA500C54CUL

#define PMB_CRYPTO_TX_FCF_41_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_41_WIDTH            8
#define PMB_CRYPTO_TX_FCF_41_SHIFT            0
#define PMB_CRYPTO_TX_FCF_41_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_41_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_41_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_41_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_41_SIGNED  0

/* Register TX_CONTROL_DURATION_42 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_42     0x0550
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_42 0xA500C550UL

#define PMB_CRYPTO_TX_CONTROL_42_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_42_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_42_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_42_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_42_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_42_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_42_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_42_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_42 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_42     0x0554
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_42 0xA500C554UL

#define PMB_CRYPTO_TX_FCF_42_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_42_WIDTH            8
#define PMB_CRYPTO_TX_FCF_42_SHIFT            0
#define PMB_CRYPTO_TX_FCF_42_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_42_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_42_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_42_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_42_SIGNED  0

/* Register TX_CONTROL_DURATION_43 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_43     0x0558
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_43 0xA500C558UL

#define PMB_CRYPTO_TX_CONTROL_43_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_43_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_43_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_43_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_43_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_43_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_43_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_43_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_43 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_43     0x055C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_43 0xA500C55CUL

#define PMB_CRYPTO_TX_FCF_43_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_43_WIDTH            8
#define PMB_CRYPTO_TX_FCF_43_SHIFT            0
#define PMB_CRYPTO_TX_FCF_43_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_43_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_43_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_43_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_43_SIGNED  0

/* Register TX_CONTROL_DURATION_44 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_44     0x0560
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_44 0xA500C560UL

#define PMB_CRYPTO_TX_CONTROL_44_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_44_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_44_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_44_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_44_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_44_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_44_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_44_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_44 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_44     0x0564
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_44 0xA500C564UL

#define PMB_CRYPTO_TX_FCF_44_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_44_WIDTH            8
#define PMB_CRYPTO_TX_FCF_44_SHIFT            0
#define PMB_CRYPTO_TX_FCF_44_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_44_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_44_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_44_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_44_SIGNED  0

/* Register TX_CONTROL_DURATION_45 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_45     0x0568
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_45 0xA500C568UL

#define PMB_CRYPTO_TX_CONTROL_45_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_45_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_45_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_45_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_45_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_45_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_45_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_45_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_45 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_45     0x056C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_45 0xA500C56CUL

#define PMB_CRYPTO_TX_FCF_45_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_45_WIDTH            8
#define PMB_CRYPTO_TX_FCF_45_SHIFT            0
#define PMB_CRYPTO_TX_FCF_45_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_45_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_45_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_45_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_45_SIGNED  0

/* Register TX_CONTROL_DURATION_46 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_46     0x0570
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_46 0xA500C570UL

#define PMB_CRYPTO_TX_CONTROL_46_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_46_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_46_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_46_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_46_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_46_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_46_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_46_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_46 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_46     0x0574
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_46 0xA500C574UL

#define PMB_CRYPTO_TX_FCF_46_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_46_WIDTH            8
#define PMB_CRYPTO_TX_FCF_46_SHIFT            0
#define PMB_CRYPTO_TX_FCF_46_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_46_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_46_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_46_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_46_SIGNED  0

/* Register TX_CONTROL_DURATION_47 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_47     0x0578
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_47 0xA500C578UL

#define PMB_CRYPTO_TX_CONTROL_47_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_47_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_47_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_47_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_47_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_47_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_47_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_47_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_47 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_47     0x057C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_47 0xA500C57CUL

#define PMB_CRYPTO_TX_FCF_47_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_47_WIDTH            8
#define PMB_CRYPTO_TX_FCF_47_SHIFT            0
#define PMB_CRYPTO_TX_FCF_47_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_47_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_47_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_47_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_47_SIGNED  0

/* Register TX_CONTROL_DURATION_48 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_48     0x0580
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_48 0xA500C580UL

#define PMB_CRYPTO_TX_CONTROL_48_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_48_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_48_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_48_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_48_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_48_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_48_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_48_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_48 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_48     0x0584
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_48 0xA500C584UL

#define PMB_CRYPTO_TX_FCF_48_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_48_WIDTH            8
#define PMB_CRYPTO_TX_FCF_48_SHIFT            0
#define PMB_CRYPTO_TX_FCF_48_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_48_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_48_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_48_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_48_SIGNED  0

/* Register TX_CONTROL_DURATION_49 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_49     0x0588
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_49 0xA500C588UL

#define PMB_CRYPTO_TX_CONTROL_49_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_49_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_49_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_49_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_49_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_49_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_49_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_49_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_49 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_49     0x058C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_49 0xA500C58CUL

#define PMB_CRYPTO_TX_FCF_49_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_49_WIDTH            8
#define PMB_CRYPTO_TX_FCF_49_SHIFT            0
#define PMB_CRYPTO_TX_FCF_49_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_49_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_49_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_49_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_49_SIGNED  0

/* Register TX_CONTROL_DURATION_50 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_50     0x0590
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_50 0xA500C590UL

#define PMB_CRYPTO_TX_CONTROL_50_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_50_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_50_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_50_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_50_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_50_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_50_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_50_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_50 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_50     0x0594
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_50 0xA500C594UL

#define PMB_CRYPTO_TX_FCF_50_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_50_WIDTH            8
#define PMB_CRYPTO_TX_FCF_50_SHIFT            0
#define PMB_CRYPTO_TX_FCF_50_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_50_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_50_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_50_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_50_SIGNED  0

/* Register TX_CONTROL_DURATION_51 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_51     0x0598
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_51 0xA500C598UL

#define PMB_CRYPTO_TX_CONTROL_51_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_51_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_51_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_51_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_51_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_51_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_51_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_51_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_51 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_51     0x059C
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_51 0xA500C59CUL

#define PMB_CRYPTO_TX_FCF_51_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_51_WIDTH            8
#define PMB_CRYPTO_TX_FCF_51_SHIFT            0
#define PMB_CRYPTO_TX_FCF_51_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_51_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_51_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_51_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_51_SIGNED  0

/* Register TX_CONTROL_DURATION_52 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_52     0x05A0
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_52 0xA500C5A0UL

#define PMB_CRYPTO_TX_CONTROL_52_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_52_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_52_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_52_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_52_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_52_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_52_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_52_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_52 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_52     0x05A4
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_52 0xA500C5A4UL

#define PMB_CRYPTO_TX_FCF_52_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_52_WIDTH            8
#define PMB_CRYPTO_TX_FCF_52_SHIFT            0
#define PMB_CRYPTO_TX_FCF_52_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_52_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_52_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_52_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_52_SIGNED  0

/* Register TX_CONTROL_DURATION_53 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_53     0x05A8
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_53 0xA500C5A8UL

#define PMB_CRYPTO_TX_CONTROL_53_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_53_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_53_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_53_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_53_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_53_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_53_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_53_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_53 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_53     0x05AC
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_53 0xA500C5ACUL

#define PMB_CRYPTO_TX_FCF_53_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_53_WIDTH            8
#define PMB_CRYPTO_TX_FCF_53_SHIFT            0
#define PMB_CRYPTO_TX_FCF_53_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_53_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_53_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_53_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_53_SIGNED  0

/* Register TX_CONTROL_DURATION_54 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_54     0x05B0
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_54 0xA500C5B0UL

#define PMB_CRYPTO_TX_CONTROL_54_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_54_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_54_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_54_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_54_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_54_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_54_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_54_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_54 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_54     0x05B4
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_54 0xA500C5B4UL

#define PMB_CRYPTO_TX_FCF_54_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_54_WIDTH            8
#define PMB_CRYPTO_TX_FCF_54_SHIFT            0
#define PMB_CRYPTO_TX_FCF_54_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_54_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_54_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_54_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_54_SIGNED  0

/* Register TX_CONTROL_DURATION_55 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_55     0x05B8
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_55 0xA500C5B8UL

#define PMB_CRYPTO_TX_CONTROL_55_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_55_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_55_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_55_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_55_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_55_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_55_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_55_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_55 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_55     0x05BC
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_55 0xA500C5BCUL

#define PMB_CRYPTO_TX_FCF_55_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_55_WIDTH            8
#define PMB_CRYPTO_TX_FCF_55_SHIFT            0
#define PMB_CRYPTO_TX_FCF_55_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_55_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_55_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_55_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_55_SIGNED  0

/* Register TX_CONTROL_DURATION_56 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_56     0x05C0
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_56 0xA500C5C0UL

#define PMB_CRYPTO_TX_CONTROL_56_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_56_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_56_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_56_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_56_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_56_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_56_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_56_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_56 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_56     0x05C4
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_56 0xA500C5C4UL

#define PMB_CRYPTO_TX_FCF_56_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_56_WIDTH            8
#define PMB_CRYPTO_TX_FCF_56_SHIFT            0
#define PMB_CRYPTO_TX_FCF_56_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_56_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_56_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_56_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_56_SIGNED  0

/* Register TX_CONTROL_DURATION_57 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_57     0x05C8
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_57 0xA500C5C8UL

#define PMB_CRYPTO_TX_CONTROL_57_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_57_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_57_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_57_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_57_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_57_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_57_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_57_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_57 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_57     0x05CC
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_57 0xA500C5CCUL

#define PMB_CRYPTO_TX_FCF_57_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_57_WIDTH            8
#define PMB_CRYPTO_TX_FCF_57_SHIFT            0
#define PMB_CRYPTO_TX_FCF_57_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_57_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_57_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_57_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_57_SIGNED  0

/* Register TX_CONTROL_DURATION_58 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_58     0x05D0
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_58 0xA500C5D0UL

#define PMB_CRYPTO_TX_CONTROL_58_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_58_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_58_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_58_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_58_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_58_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_58_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_58_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_58 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_58     0x05D4
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_58 0xA500C5D4UL

#define PMB_CRYPTO_TX_FCF_58_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_58_WIDTH            8
#define PMB_CRYPTO_TX_FCF_58_SHIFT            0
#define PMB_CRYPTO_TX_FCF_58_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_58_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_58_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_58_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_58_SIGNED  0

/* Register TX_CONTROL_DURATION_59 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_59     0x05D8
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_59 0xA500C5D8UL

#define PMB_CRYPTO_TX_CONTROL_59_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_59_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_59_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_59_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_59_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_59_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_59_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_59_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_59 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_59     0x05DC
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_59 0xA500C5DCUL

#define PMB_CRYPTO_TX_FCF_59_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_59_WIDTH            8
#define PMB_CRYPTO_TX_FCF_59_SHIFT            0
#define PMB_CRYPTO_TX_FCF_59_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_59_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_59_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_59_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_59_SIGNED  0

/* Register TX_CONTROL_DURATION_60 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_60     0x05E0
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_60 0xA500C5E0UL

#define PMB_CRYPTO_TX_CONTROL_60_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_60_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_60_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_60_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_60_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_60_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_60_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_60_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_60 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_60     0x05E4
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_60 0xA500C5E4UL

#define PMB_CRYPTO_TX_FCF_60_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_60_WIDTH            8
#define PMB_CRYPTO_TX_FCF_60_SHIFT            0
#define PMB_CRYPTO_TX_FCF_60_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_60_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_60_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_60_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_60_SIGNED  0

/* Register TX_CONTROL_DURATION_61 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_61     0x05E8
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_61 0xA500C5E8UL

#define PMB_CRYPTO_TX_CONTROL_61_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_61_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_61_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_61_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_61_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_61_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_61_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_61_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_61 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_61     0x05EC
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_61 0xA500C5ECUL

#define PMB_CRYPTO_TX_FCF_61_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_61_WIDTH            8
#define PMB_CRYPTO_TX_FCF_61_SHIFT            0
#define PMB_CRYPTO_TX_FCF_61_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_61_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_61_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_61_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_61_SIGNED  0

/* Register TX_CONTROL_DURATION_62 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_62     0x05F0
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_62 0xA500C5F0UL

#define PMB_CRYPTO_TX_CONTROL_62_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_62_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_62_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_62_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_62_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_62_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_62_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_62_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_62 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_62     0x05F4
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_62 0xA500C5F4UL

#define PMB_CRYPTO_TX_FCF_62_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_62_WIDTH            8
#define PMB_CRYPTO_TX_FCF_62_SHIFT            0
#define PMB_CRYPTO_TX_FCF_62_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_62_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_62_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_62_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_62_SIGNED  0

/* Register TX_CONTROL_DURATION_63 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_CONTROL_DURATION_63     0x05F8
#define ABS_PMB_CRYPTO_TX_CONTROL_DURATION_63 0xA500C5F8UL

#define PMB_CRYPTO_TX_CONTROL_63_MASK         0x000000FFUL
#define PMB_CRYPTO_TX_CONTROL_63_WIDTH        8
#define PMB_CRYPTO_TX_CONTROL_63_SHIFT        0
#define PMB_CRYPTO_TX_CONTROL_63_SIGNED       0

#define PMB_CRYPTO_TX_DURATION_63_MASK        0x00FFFF00UL
#define PMB_CRYPTO_TX_DURATION_63_WIDTH       16
#define PMB_CRYPTO_TX_DURATION_63_SHIFT       8
#define PMB_CRYPTO_TX_DURATION_63_SIGNED      0

/* Register TX_FCF_AMPDU_LENGTH_63 (PMR_CRYPTO) */
#define PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_63     0x05FC
#define ABS_PMB_CRYPTO_TX_FCF_AMPDU_LENGTH_63 0xA500C5FCUL

#define PMB_CRYPTO_TX_FCF_63_MASK             0x000000FFUL
#define PMB_CRYPTO_TX_FCF_63_WIDTH            8
#define PMB_CRYPTO_TX_FCF_63_SHIFT            0
#define PMB_CRYPTO_TX_FCF_63_SIGNED           0

#define PMB_CRYPTO_TX_AMPDU_LENGTH_63_MASK    0x00FFFF00UL
#define PMB_CRYPTO_TX_AMPDU_LENGTH_63_WIDTH   16
#define PMB_CRYPTO_TX_AMPDU_LENGTH_63_SHIFT   8
#define PMB_CRYPTO_TX_AMPDU_LENGTH_63_SIGNED  0

/* Register VIF_DB_VALID_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_DB_VALID_0        0x0800
#define ABS_PMB_CRYPTO_VIF_DB_VALID_0    0xA500C800UL

#define PMB_CRYPTO_VIF_DB_VALID_0_MASK   0x00000001UL
#define PMB_CRYPTO_VIF_DB_VALID_0_WIDTH  1
#define PMB_CRYPTO_VIF_DB_VALID_0_SHIFT  0
#define PMB_CRYPTO_VIF_DB_VALID_0_SIGNED 0

/* Register VIF_BSSID_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_BSSID_0_0        0x0804
#define ABS_PMB_CRYPTO_VIF_BSSID_0_0    0xA500C804UL

#define PMB_CRYPTO_VIF_BSSID_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_BSSID_0_0_WIDTH  24
#define PMB_CRYPTO_VIF_BSSID_0_0_SHIFT  0
#define PMB_CRYPTO_VIF_BSSID_0_0_SIGNED 0

/* Register VIF_BSSID_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_BSSID_1_0        0x0808
#define ABS_PMB_CRYPTO_VIF_BSSID_1_0    0xA500C808UL

#define PMB_CRYPTO_VIF_BSSID_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_BSSID_1_0_WIDTH  24
#define PMB_CRYPTO_VIF_BSSID_1_0_SHIFT  0
#define PMB_CRYPTO_VIF_BSSID_1_0_SIGNED 0

/* Register VIF_ADDR_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_ADDR_0_0        0x080C
#define ABS_PMB_CRYPTO_VIF_ADDR_0_0    0xA500C80CUL

#define PMB_CRYPTO_VIF_ADDR_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_ADDR_0_0_WIDTH  24
#define PMB_CRYPTO_VIF_ADDR_0_0_SHIFT  0
#define PMB_CRYPTO_VIF_ADDR_0_0_SIGNED 0

/* Register VIF_ADDR_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_ADDR_1_0        0x0810
#define ABS_PMB_CRYPTO_VIF_ADDR_1_0    0xA500C810UL

#define PMB_CRYPTO_VIF_ADDR_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_ADDR_1_0_WIDTH  24
#define PMB_CRYPTO_VIF_ADDR_1_0_SHIFT  0
#define PMB_CRYPTO_VIF_ADDR_1_0_SIGNED 0

/* Register VIF_KEY_VALID_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_VALID_0        0x0814
#define ABS_PMB_CRYPTO_VIF_KEY_VALID_0    0xA500C814UL

#define PMB_CRYPTO_VIF_KEY_VALID_0_MASK   0x0000000FUL
#define PMB_CRYPTO_VIF_KEY_VALID_0_WIDTH  4
#define PMB_CRYPTO_VIF_KEY_VALID_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_VALID_0_SIGNED 0

/* Register VIF_CIPHER_SUITE_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_CIPHER_SUITE_0        0x0818
#define ABS_PMB_CRYPTO_VIF_CIPHER_SUITE_0    0xA500C818UL

#define PMB_CRYPTO_VIF_CIPHER_SUITE_0_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_CIPHER_SUITE_0_WIDTH  8
#define PMB_CRYPTO_VIF_CIPHER_SUITE_0_SHIFT  0
#define PMB_CRYPTO_VIF_CIPHER_SUITE_0_SIGNED 0

/* Register VIF_MIC_KEY_0_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_0        0x081C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_0_0    0xA500C81CUL

#define PMB_CRYPTO_VIF_MIC_KEY_0_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_0_SIGNED 0

/* Register VIF_MIC_KEY_0_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_0        0x0820
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_1_0    0xA500C820UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_0_SIGNED 0

/* Register VIF_MIC_KEY_0_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_0        0x0824
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_2_0    0xA500C824UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_0_SIGNED 0

/* Register VIF_MIC_KEY_0_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_0        0x0828
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_3_0    0xA500C828UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_0_SIGNED 0

/* Register VIF_MIC_KEY_0_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_0        0x082C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_4_0    0xA500C82CUL

#define PMB_CRYPTO_VIF_MIC_KEY_0_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_0_SIGNED 0

/* Register VIF_MIC_KEY_0_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_0        0x0830
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_5_0    0xA500C830UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_5_0_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_0_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_0_SIGNED 0

/* Register VIF_MIC_KEY_1_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_0        0x0834
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_0_0    0xA500C834UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_0_SIGNED 0

/* Register VIF_MIC_KEY_1_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_0        0x0838
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_1_0    0xA500C838UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_0_SIGNED 0

/* Register VIF_MIC_KEY_1_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_0        0x083C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_2_0    0xA500C83CUL

#define PMB_CRYPTO_VIF_MIC_KEY_1_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_0_SIGNED 0

/* Register VIF_MIC_KEY_1_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_0        0x0840
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_3_0    0xA500C840UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_0_SIGNED 0

/* Register VIF_MIC_KEY_1_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_0        0x0844
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_4_0    0xA500C844UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_0_SIGNED 0

/* Register VIF_MIC_KEY_1_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_0        0x0848
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_5_0    0xA500C848UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_5_0_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_0_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_0_SIGNED 0

/* Register VIF_MIC_KEY_2_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_0        0x084C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_0_0    0xA500C84CUL

#define PMB_CRYPTO_VIF_MIC_KEY_2_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_0_SIGNED 0

/* Register VIF_MIC_KEY_2_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_0        0x0850
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_1_0    0xA500C850UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_0_SIGNED 0

/* Register VIF_MIC_KEY_2_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_0        0x0854
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_2_0    0xA500C854UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_0_SIGNED 0

/* Register VIF_MIC_KEY_2_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_0        0x0858
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_3_0    0xA500C858UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_0_SIGNED 0

/* Register VIF_MIC_KEY_2_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_0        0x085C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_4_0    0xA500C85CUL

#define PMB_CRYPTO_VIF_MIC_KEY_2_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_0_SIGNED 0

/* Register VIF_MIC_KEY_2_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_0        0x0860
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_5_0    0xA500C860UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_5_0_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_0_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_0_SIGNED 0

/* Register VIF_MIC_KEY_3_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_0        0x0864
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_0_0    0xA500C864UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_0_SIGNED 0

/* Register VIF_MIC_KEY_3_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_0        0x0868
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_1_0    0xA500C868UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_0_SIGNED 0

/* Register VIF_MIC_KEY_3_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_0        0x086C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_2_0    0xA500C86CUL

#define PMB_CRYPTO_VIF_MIC_KEY_3_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_0_SIGNED 0

/* Register VIF_MIC_KEY_3_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_0        0x0870
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_3_0    0xA500C870UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_0_SIGNED 0

/* Register VIF_MIC_KEY_3_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_0        0x0874
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_4_0    0xA500C874UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_0_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_0_SIGNED 0

/* Register VIF_MIC_KEY_3_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_0        0x0878
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_5_0    0xA500C878UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_5_0_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_0_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_0_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_0_SIGNED 0

/* Register VIF_KEY_0_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_0_0        0x087C
#define ABS_PMB_CRYPTO_VIF_KEY_0_0_0    0xA500C87CUL

#define PMB_CRYPTO_VIF_KEY_0_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_0_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_0_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_0_0_SIGNED 0

/* Register VIF_KEY_0_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_1_0        0x0880
#define ABS_PMB_CRYPTO_VIF_KEY_0_1_0    0xA500C880UL

#define PMB_CRYPTO_VIF_KEY_0_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_1_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_1_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_1_0_SIGNED 0

/* Register VIF_KEY_0_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_2_0        0x0884
#define ABS_PMB_CRYPTO_VIF_KEY_0_2_0    0xA500C884UL

#define PMB_CRYPTO_VIF_KEY_0_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_2_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_2_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_2_0_SIGNED 0

/* Register VIF_KEY_0_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_3_0        0x0888
#define ABS_PMB_CRYPTO_VIF_KEY_0_3_0    0xA500C888UL

#define PMB_CRYPTO_VIF_KEY_0_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_3_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_3_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_3_0_SIGNED 0

/* Register VIF_KEY_0_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_4_0        0x088C
#define ABS_PMB_CRYPTO_VIF_KEY_0_4_0    0xA500C88CUL

#define PMB_CRYPTO_VIF_KEY_0_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_4_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_4_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_4_0_SIGNED 0

/* Register VIF_KEY_0_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_5_0        0x0890
#define ABS_PMB_CRYPTO_VIF_KEY_0_5_0    0xA500C890UL

#define PMB_CRYPTO_VIF_KEY_0_5_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_5_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_5_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_5_0_SIGNED 0

/* Register VIF_KEY_0_6_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_6_0        0x0894
#define ABS_PMB_CRYPTO_VIF_KEY_0_6_0    0xA500C894UL

#define PMB_CRYPTO_VIF_KEY_0_6_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_6_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_6_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_6_0_SIGNED 0

/* Register VIF_KEY_0_7_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_7_0        0x0898
#define ABS_PMB_CRYPTO_VIF_KEY_0_7_0    0xA500C898UL

#define PMB_CRYPTO_VIF_KEY_0_7_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_7_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_7_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_7_0_SIGNED 0

/* Register VIF_KEY_0_8_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_8_0        0x089C
#define ABS_PMB_CRYPTO_VIF_KEY_0_8_0    0xA500C89CUL

#define PMB_CRYPTO_VIF_KEY_0_8_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_8_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_8_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_8_0_SIGNED 0

/* Register VIF_KEY_0_9_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_9_0        0x08A0
#define ABS_PMB_CRYPTO_VIF_KEY_0_9_0    0xA500C8A0UL

#define PMB_CRYPTO_VIF_KEY_0_9_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_9_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_9_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_9_0_SIGNED 0

/* Register VIF_KEY_0_10_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_10_0        0x08A4
#define ABS_PMB_CRYPTO_VIF_KEY_0_10_0    0xA500C8A4UL

#define PMB_CRYPTO_VIF_KEY_0_10_0_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_0_10_0_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_0_10_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_10_0_SIGNED 0

/* Register VIF_KEY_1_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_0_0        0x08A8
#define ABS_PMB_CRYPTO_VIF_KEY_1_0_0    0xA500C8A8UL

#define PMB_CRYPTO_VIF_KEY_1_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_0_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_0_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_0_0_SIGNED 0

/* Register VIF_KEY_1_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_1_0        0x08AC
#define ABS_PMB_CRYPTO_VIF_KEY_1_1_0    0xA500C8ACUL

#define PMB_CRYPTO_VIF_KEY_1_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_1_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_1_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_1_0_SIGNED 0

/* Register VIF_KEY_1_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_2_0        0x08B0
#define ABS_PMB_CRYPTO_VIF_KEY_1_2_0    0xA500C8B0UL

#define PMB_CRYPTO_VIF_KEY_1_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_2_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_2_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_2_0_SIGNED 0

/* Register VIF_KEY_1_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_3_0        0x08B4
#define ABS_PMB_CRYPTO_VIF_KEY_1_3_0    0xA500C8B4UL

#define PMB_CRYPTO_VIF_KEY_1_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_3_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_3_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_3_0_SIGNED 0

/* Register VIF_KEY_1_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_4_0        0x08B8
#define ABS_PMB_CRYPTO_VIF_KEY_1_4_0    0xA500C8B8UL

#define PMB_CRYPTO_VIF_KEY_1_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_4_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_4_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_4_0_SIGNED 0

/* Register VIF_KEY_1_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_5_0        0x08BC
#define ABS_PMB_CRYPTO_VIF_KEY_1_5_0    0xA500C8BCUL

#define PMB_CRYPTO_VIF_KEY_1_5_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_5_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_5_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_5_0_SIGNED 0

/* Register VIF_KEY_1_6_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_6_0        0x08C0
#define ABS_PMB_CRYPTO_VIF_KEY_1_6_0    0xA500C8C0UL

#define PMB_CRYPTO_VIF_KEY_1_6_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_6_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_6_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_6_0_SIGNED 0

/* Register VIF_KEY_1_7_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_7_0        0x08C4
#define ABS_PMB_CRYPTO_VIF_KEY_1_7_0    0xA500C8C4UL

#define PMB_CRYPTO_VIF_KEY_1_7_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_7_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_7_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_7_0_SIGNED 0

/* Register VIF_KEY_1_8_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_8_0        0x08C8
#define ABS_PMB_CRYPTO_VIF_KEY_1_8_0    0xA500C8C8UL

#define PMB_CRYPTO_VIF_KEY_1_8_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_8_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_8_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_8_0_SIGNED 0

/* Register VIF_KEY_1_9_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_9_0        0x08CC
#define ABS_PMB_CRYPTO_VIF_KEY_1_9_0    0xA500C8CCUL

#define PMB_CRYPTO_VIF_KEY_1_9_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_9_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_9_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_9_0_SIGNED 0

/* Register VIF_KEY_1_10_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_10_0        0x08D0
#define ABS_PMB_CRYPTO_VIF_KEY_1_10_0    0xA500C8D0UL

#define PMB_CRYPTO_VIF_KEY_1_10_0_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_1_10_0_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_1_10_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_10_0_SIGNED 0

/* Register VIF_KEY_2_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_0_0        0x08D4
#define ABS_PMB_CRYPTO_VIF_KEY_2_0_0    0xA500C8D4UL

#define PMB_CRYPTO_VIF_KEY_2_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_0_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_0_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_0_0_SIGNED 0

/* Register VIF_KEY_2_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_1_0        0x08D8
#define ABS_PMB_CRYPTO_VIF_KEY_2_1_0    0xA500C8D8UL

#define PMB_CRYPTO_VIF_KEY_2_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_1_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_1_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_1_0_SIGNED 0

/* Register VIF_KEY_2_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_2_0        0x08DC
#define ABS_PMB_CRYPTO_VIF_KEY_2_2_0    0xA500C8DCUL

#define PMB_CRYPTO_VIF_KEY_2_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_2_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_2_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_2_0_SIGNED 0

/* Register VIF_KEY_2_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_3_0        0x08E0
#define ABS_PMB_CRYPTO_VIF_KEY_2_3_0    0xA500C8E0UL

#define PMB_CRYPTO_VIF_KEY_2_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_3_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_3_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_3_0_SIGNED 0

/* Register VIF_KEY_2_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_4_0        0x08E4
#define ABS_PMB_CRYPTO_VIF_KEY_2_4_0    0xA500C8E4UL

#define PMB_CRYPTO_VIF_KEY_2_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_4_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_4_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_4_0_SIGNED 0

/* Register VIF_KEY_2_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_5_0        0x08E8
#define ABS_PMB_CRYPTO_VIF_KEY_2_5_0    0xA500C8E8UL

#define PMB_CRYPTO_VIF_KEY_2_5_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_5_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_5_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_5_0_SIGNED 0

/* Register VIF_KEY_2_6_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_6_0        0x08EC
#define ABS_PMB_CRYPTO_VIF_KEY_2_6_0    0xA500C8ECUL

#define PMB_CRYPTO_VIF_KEY_2_6_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_6_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_6_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_6_0_SIGNED 0

/* Register VIF_KEY_2_7_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_7_0        0x08F0
#define ABS_PMB_CRYPTO_VIF_KEY_2_7_0    0xA500C8F0UL

#define PMB_CRYPTO_VIF_KEY_2_7_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_7_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_7_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_7_0_SIGNED 0

/* Register VIF_KEY_2_8_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_8_0        0x08F4
#define ABS_PMB_CRYPTO_VIF_KEY_2_8_0    0xA500C8F4UL

#define PMB_CRYPTO_VIF_KEY_2_8_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_8_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_8_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_8_0_SIGNED 0

/* Register VIF_KEY_2_9_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_9_0        0x08F8
#define ABS_PMB_CRYPTO_VIF_KEY_2_9_0    0xA500C8F8UL

#define PMB_CRYPTO_VIF_KEY_2_9_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_9_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_9_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_9_0_SIGNED 0

/* Register VIF_KEY_2_10_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_10_0        0x08FC
#define ABS_PMB_CRYPTO_VIF_KEY_2_10_0    0xA500C8FCUL

#define PMB_CRYPTO_VIF_KEY_2_10_0_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_2_10_0_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_2_10_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_10_0_SIGNED 0

/* Register VIF_KEY_3_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_0_0        0x0900
#define ABS_PMB_CRYPTO_VIF_KEY_3_0_0    0xA500C900UL

#define PMB_CRYPTO_VIF_KEY_3_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_0_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_0_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_0_0_SIGNED 0

/* Register VIF_KEY_3_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_1_0        0x0904
#define ABS_PMB_CRYPTO_VIF_KEY_3_1_0    0xA500C904UL

#define PMB_CRYPTO_VIF_KEY_3_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_1_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_1_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_1_0_SIGNED 0

/* Register VIF_KEY_3_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_2_0        0x0908
#define ABS_PMB_CRYPTO_VIF_KEY_3_2_0    0xA500C908UL

#define PMB_CRYPTO_VIF_KEY_3_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_2_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_2_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_2_0_SIGNED 0

/* Register VIF_KEY_3_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_3_0        0x090C
#define ABS_PMB_CRYPTO_VIF_KEY_3_3_0    0xA500C90CUL

#define PMB_CRYPTO_VIF_KEY_3_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_3_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_3_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_3_0_SIGNED 0

/* Register VIF_KEY_3_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_4_0        0x0910
#define ABS_PMB_CRYPTO_VIF_KEY_3_4_0    0xA500C910UL

#define PMB_CRYPTO_VIF_KEY_3_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_4_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_4_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_4_0_SIGNED 0

/* Register VIF_KEY_3_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_5_0        0x0914
#define ABS_PMB_CRYPTO_VIF_KEY_3_5_0    0xA500C914UL

#define PMB_CRYPTO_VIF_KEY_3_5_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_5_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_5_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_5_0_SIGNED 0

/* Register VIF_KEY_3_6_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_6_0        0x0918
#define ABS_PMB_CRYPTO_VIF_KEY_3_6_0    0xA500C918UL

#define PMB_CRYPTO_VIF_KEY_3_6_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_6_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_6_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_6_0_SIGNED 0

/* Register VIF_KEY_3_7_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_7_0        0x091C
#define ABS_PMB_CRYPTO_VIF_KEY_3_7_0    0xA500C91CUL

#define PMB_CRYPTO_VIF_KEY_3_7_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_7_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_7_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_7_0_SIGNED 0

/* Register VIF_KEY_3_8_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_8_0        0x0920
#define ABS_PMB_CRYPTO_VIF_KEY_3_8_0    0xA500C920UL

#define PMB_CRYPTO_VIF_KEY_3_8_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_8_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_8_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_8_0_SIGNED 0

/* Register VIF_KEY_3_9_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_9_0        0x0924
#define ABS_PMB_CRYPTO_VIF_KEY_3_9_0    0xA500C924UL

#define PMB_CRYPTO_VIF_KEY_3_9_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_9_0_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_9_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_9_0_SIGNED 0

/* Register VIF_KEY_3_10_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_10_0        0x0928
#define ABS_PMB_CRYPTO_VIF_KEY_3_10_0    0xA500C928UL

#define PMB_CRYPTO_VIF_KEY_3_10_0_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_3_10_0_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_3_10_0_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_10_0_SIGNED 0

/* Register VIF_DB_VALID_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_DB_VALID_1        0x092C
#define ABS_PMB_CRYPTO_VIF_DB_VALID_1    0xA500C92CUL

#define PMB_CRYPTO_VIF_DB_VALID_1_MASK   0x00000001UL
#define PMB_CRYPTO_VIF_DB_VALID_1_WIDTH  1
#define PMB_CRYPTO_VIF_DB_VALID_1_SHIFT  0
#define PMB_CRYPTO_VIF_DB_VALID_1_SIGNED 0

/* Register VIF_BSSID_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_BSSID_0_1        0x0930
#define ABS_PMB_CRYPTO_VIF_BSSID_0_1    0xA500C930UL

#define PMB_CRYPTO_VIF_BSSID_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_BSSID_0_1_WIDTH  24
#define PMB_CRYPTO_VIF_BSSID_0_1_SHIFT  0
#define PMB_CRYPTO_VIF_BSSID_0_1_SIGNED 0

/* Register VIF_BSSID_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_BSSID_1_1        0x0934
#define ABS_PMB_CRYPTO_VIF_BSSID_1_1    0xA500C934UL

#define PMB_CRYPTO_VIF_BSSID_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_BSSID_1_1_WIDTH  24
#define PMB_CRYPTO_VIF_BSSID_1_1_SHIFT  0
#define PMB_CRYPTO_VIF_BSSID_1_1_SIGNED 0

/* Register VIF_ADDR_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_ADDR_0_1        0x0938
#define ABS_PMB_CRYPTO_VIF_ADDR_0_1    0xA500C938UL

#define PMB_CRYPTO_VIF_ADDR_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_ADDR_0_1_WIDTH  24
#define PMB_CRYPTO_VIF_ADDR_0_1_SHIFT  0
#define PMB_CRYPTO_VIF_ADDR_0_1_SIGNED 0

/* Register VIF_ADDR_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_ADDR_1_1        0x093C
#define ABS_PMB_CRYPTO_VIF_ADDR_1_1    0xA500C93CUL

#define PMB_CRYPTO_VIF_ADDR_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_ADDR_1_1_WIDTH  24
#define PMB_CRYPTO_VIF_ADDR_1_1_SHIFT  0
#define PMB_CRYPTO_VIF_ADDR_1_1_SIGNED 0

/* Register VIF_KEY_VALID_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_VALID_1        0x0940
#define ABS_PMB_CRYPTO_VIF_KEY_VALID_1    0xA500C940UL

#define PMB_CRYPTO_VIF_KEY_VALID_1_MASK   0x0000000FUL
#define PMB_CRYPTO_VIF_KEY_VALID_1_WIDTH  4
#define PMB_CRYPTO_VIF_KEY_VALID_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_VALID_1_SIGNED 0

/* Register VIF_CIPHER_SUITE_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_CIPHER_SUITE_1        0x0944
#define ABS_PMB_CRYPTO_VIF_CIPHER_SUITE_1    0xA500C944UL

#define PMB_CRYPTO_VIF_CIPHER_SUITE_1_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_CIPHER_SUITE_1_WIDTH  8
#define PMB_CRYPTO_VIF_CIPHER_SUITE_1_SHIFT  0
#define PMB_CRYPTO_VIF_CIPHER_SUITE_1_SIGNED 0

/* Register VIF_MIC_KEY_0_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_1        0x0948
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_0_1    0xA500C948UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_1_SIGNED 0

/* Register VIF_MIC_KEY_0_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_1        0x094C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_1_1    0xA500C94CUL

#define PMB_CRYPTO_VIF_MIC_KEY_0_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_1_SIGNED 0

/* Register VIF_MIC_KEY_0_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_1        0x0950
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_2_1    0xA500C950UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_1_SIGNED 0

/* Register VIF_MIC_KEY_0_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_1        0x0954
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_3_1    0xA500C954UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_1_SIGNED 0

/* Register VIF_MIC_KEY_0_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_1        0x0958
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_4_1    0xA500C958UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_1_SIGNED 0

/* Register VIF_MIC_KEY_0_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_1        0x095C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_5_1    0xA500C95CUL

#define PMB_CRYPTO_VIF_MIC_KEY_0_5_1_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_1_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_1_SIGNED 0

/* Register VIF_MIC_KEY_1_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_1        0x0960
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_0_1    0xA500C960UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_1_SIGNED 0

/* Register VIF_MIC_KEY_1_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_1        0x0964
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_1_1    0xA500C964UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_1_SIGNED 0

/* Register VIF_MIC_KEY_1_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_1        0x0968
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_2_1    0xA500C968UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_1_SIGNED 0

/* Register VIF_MIC_KEY_1_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_1        0x096C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_3_1    0xA500C96CUL

#define PMB_CRYPTO_VIF_MIC_KEY_1_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_1_SIGNED 0

/* Register VIF_MIC_KEY_1_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_1        0x0970
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_4_1    0xA500C970UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_1_SIGNED 0

/* Register VIF_MIC_KEY_1_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_1        0x0974
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_5_1    0xA500C974UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_5_1_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_1_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_1_SIGNED 0

/* Register VIF_MIC_KEY_2_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_1        0x0978
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_0_1    0xA500C978UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_1_SIGNED 0

/* Register VIF_MIC_KEY_2_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_1        0x097C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_1_1    0xA500C97CUL

#define PMB_CRYPTO_VIF_MIC_KEY_2_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_1_SIGNED 0

/* Register VIF_MIC_KEY_2_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_1        0x0980
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_2_1    0xA500C980UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_1_SIGNED 0

/* Register VIF_MIC_KEY_2_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_1        0x0984
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_3_1    0xA500C984UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_1_SIGNED 0

/* Register VIF_MIC_KEY_2_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_1        0x0988
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_4_1    0xA500C988UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_1_SIGNED 0

/* Register VIF_MIC_KEY_2_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_1        0x098C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_5_1    0xA500C98CUL

#define PMB_CRYPTO_VIF_MIC_KEY_2_5_1_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_1_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_1_SIGNED 0

/* Register VIF_MIC_KEY_3_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_1        0x0990
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_0_1    0xA500C990UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_1_SIGNED 0

/* Register VIF_MIC_KEY_3_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_1        0x0994
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_1_1    0xA500C994UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_1_SIGNED 0

/* Register VIF_MIC_KEY_3_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_1        0x0998
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_2_1    0xA500C998UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_1_SIGNED 0

/* Register VIF_MIC_KEY_3_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_1        0x099C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_3_1    0xA500C99CUL

#define PMB_CRYPTO_VIF_MIC_KEY_3_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_1_SIGNED 0

/* Register VIF_MIC_KEY_3_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_1        0x09A0
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_4_1    0xA500C9A0UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_1_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_1_SIGNED 0

/* Register VIF_MIC_KEY_3_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_1        0x09A4
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_5_1    0xA500C9A4UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_5_1_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_1_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_1_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_1_SIGNED 0

/* Register VIF_KEY_0_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_0_1        0x09A8
#define ABS_PMB_CRYPTO_VIF_KEY_0_0_1    0xA500C9A8UL

#define PMB_CRYPTO_VIF_KEY_0_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_0_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_0_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_0_1_SIGNED 0

/* Register VIF_KEY_0_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_1_1        0x09AC
#define ABS_PMB_CRYPTO_VIF_KEY_0_1_1    0xA500C9ACUL

#define PMB_CRYPTO_VIF_KEY_0_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_1_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_1_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_1_1_SIGNED 0

/* Register VIF_KEY_0_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_2_1        0x09B0
#define ABS_PMB_CRYPTO_VIF_KEY_0_2_1    0xA500C9B0UL

#define PMB_CRYPTO_VIF_KEY_0_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_2_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_2_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_2_1_SIGNED 0

/* Register VIF_KEY_0_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_3_1        0x09B4
#define ABS_PMB_CRYPTO_VIF_KEY_0_3_1    0xA500C9B4UL

#define PMB_CRYPTO_VIF_KEY_0_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_3_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_3_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_3_1_SIGNED 0

/* Register VIF_KEY_0_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_4_1        0x09B8
#define ABS_PMB_CRYPTO_VIF_KEY_0_4_1    0xA500C9B8UL

#define PMB_CRYPTO_VIF_KEY_0_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_4_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_4_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_4_1_SIGNED 0

/* Register VIF_KEY_0_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_5_1        0x09BC
#define ABS_PMB_CRYPTO_VIF_KEY_0_5_1    0xA500C9BCUL

#define PMB_CRYPTO_VIF_KEY_0_5_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_5_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_5_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_5_1_SIGNED 0

/* Register VIF_KEY_0_6_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_6_1        0x09C0
#define ABS_PMB_CRYPTO_VIF_KEY_0_6_1    0xA500C9C0UL

#define PMB_CRYPTO_VIF_KEY_0_6_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_6_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_6_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_6_1_SIGNED 0

/* Register VIF_KEY_0_7_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_7_1        0x09C4
#define ABS_PMB_CRYPTO_VIF_KEY_0_7_1    0xA500C9C4UL

#define PMB_CRYPTO_VIF_KEY_0_7_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_7_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_7_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_7_1_SIGNED 0

/* Register VIF_KEY_0_8_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_8_1        0x09C8
#define ABS_PMB_CRYPTO_VIF_KEY_0_8_1    0xA500C9C8UL

#define PMB_CRYPTO_VIF_KEY_0_8_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_8_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_8_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_8_1_SIGNED 0

/* Register VIF_KEY_0_9_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_9_1        0x09CC
#define ABS_PMB_CRYPTO_VIF_KEY_0_9_1    0xA500C9CCUL

#define PMB_CRYPTO_VIF_KEY_0_9_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_9_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_9_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_9_1_SIGNED 0

/* Register VIF_KEY_0_10_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_10_1        0x09D0
#define ABS_PMB_CRYPTO_VIF_KEY_0_10_1    0xA500C9D0UL

#define PMB_CRYPTO_VIF_KEY_0_10_1_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_0_10_1_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_0_10_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_10_1_SIGNED 0

/* Register VIF_KEY_1_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_0_1        0x09D4
#define ABS_PMB_CRYPTO_VIF_KEY_1_0_1    0xA500C9D4UL

#define PMB_CRYPTO_VIF_KEY_1_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_0_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_0_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_0_1_SIGNED 0

/* Register VIF_KEY_1_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_1_1        0x09D8
#define ABS_PMB_CRYPTO_VIF_KEY_1_1_1    0xA500C9D8UL

#define PMB_CRYPTO_VIF_KEY_1_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_1_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_1_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_1_1_SIGNED 0

/* Register VIF_KEY_1_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_2_1        0x09DC
#define ABS_PMB_CRYPTO_VIF_KEY_1_2_1    0xA500C9DCUL

#define PMB_CRYPTO_VIF_KEY_1_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_2_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_2_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_2_1_SIGNED 0

/* Register VIF_KEY_1_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_3_1        0x09E0
#define ABS_PMB_CRYPTO_VIF_KEY_1_3_1    0xA500C9E0UL

#define PMB_CRYPTO_VIF_KEY_1_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_3_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_3_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_3_1_SIGNED 0

/* Register VIF_KEY_1_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_4_1        0x09E4
#define ABS_PMB_CRYPTO_VIF_KEY_1_4_1    0xA500C9E4UL

#define PMB_CRYPTO_VIF_KEY_1_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_4_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_4_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_4_1_SIGNED 0

/* Register VIF_KEY_1_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_5_1        0x09E8
#define ABS_PMB_CRYPTO_VIF_KEY_1_5_1    0xA500C9E8UL

#define PMB_CRYPTO_VIF_KEY_1_5_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_5_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_5_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_5_1_SIGNED 0

/* Register VIF_KEY_1_6_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_6_1        0x09EC
#define ABS_PMB_CRYPTO_VIF_KEY_1_6_1    0xA500C9ECUL

#define PMB_CRYPTO_VIF_KEY_1_6_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_6_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_6_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_6_1_SIGNED 0

/* Register VIF_KEY_1_7_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_7_1        0x09F0
#define ABS_PMB_CRYPTO_VIF_KEY_1_7_1    0xA500C9F0UL

#define PMB_CRYPTO_VIF_KEY_1_7_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_7_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_7_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_7_1_SIGNED 0

/* Register VIF_KEY_1_8_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_8_1        0x09F4
#define ABS_PMB_CRYPTO_VIF_KEY_1_8_1    0xA500C9F4UL

#define PMB_CRYPTO_VIF_KEY_1_8_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_8_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_8_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_8_1_SIGNED 0

/* Register VIF_KEY_1_9_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_9_1        0x09F8
#define ABS_PMB_CRYPTO_VIF_KEY_1_9_1    0xA500C9F8UL

#define PMB_CRYPTO_VIF_KEY_1_9_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_9_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_9_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_9_1_SIGNED 0

/* Register VIF_KEY_1_10_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_10_1        0x09FC
#define ABS_PMB_CRYPTO_VIF_KEY_1_10_1    0xA500C9FCUL

#define PMB_CRYPTO_VIF_KEY_1_10_1_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_1_10_1_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_1_10_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_10_1_SIGNED 0

/* Register VIF_KEY_2_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_0_1        0x0A00
#define ABS_PMB_CRYPTO_VIF_KEY_2_0_1    0xA500CA00UL

#define PMB_CRYPTO_VIF_KEY_2_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_0_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_0_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_0_1_SIGNED 0

/* Register VIF_KEY_2_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_1_1        0x0A04
#define ABS_PMB_CRYPTO_VIF_KEY_2_1_1    0xA500CA04UL

#define PMB_CRYPTO_VIF_KEY_2_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_1_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_1_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_1_1_SIGNED 0

/* Register VIF_KEY_2_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_2_1        0x0A08
#define ABS_PMB_CRYPTO_VIF_KEY_2_2_1    0xA500CA08UL

#define PMB_CRYPTO_VIF_KEY_2_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_2_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_2_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_2_1_SIGNED 0

/* Register VIF_KEY_2_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_3_1        0x0A0C
#define ABS_PMB_CRYPTO_VIF_KEY_2_3_1    0xA500CA0CUL

#define PMB_CRYPTO_VIF_KEY_2_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_3_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_3_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_3_1_SIGNED 0

/* Register VIF_KEY_2_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_4_1        0x0A10
#define ABS_PMB_CRYPTO_VIF_KEY_2_4_1    0xA500CA10UL

#define PMB_CRYPTO_VIF_KEY_2_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_4_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_4_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_4_1_SIGNED 0

/* Register VIF_KEY_2_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_5_1        0x0A14
#define ABS_PMB_CRYPTO_VIF_KEY_2_5_1    0xA500CA14UL

#define PMB_CRYPTO_VIF_KEY_2_5_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_5_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_5_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_5_1_SIGNED 0

/* Register VIF_KEY_2_6_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_6_1        0x0A18
#define ABS_PMB_CRYPTO_VIF_KEY_2_6_1    0xA500CA18UL

#define PMB_CRYPTO_VIF_KEY_2_6_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_6_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_6_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_6_1_SIGNED 0

/* Register VIF_KEY_2_7_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_7_1        0x0A1C
#define ABS_PMB_CRYPTO_VIF_KEY_2_7_1    0xA500CA1CUL

#define PMB_CRYPTO_VIF_KEY_2_7_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_7_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_7_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_7_1_SIGNED 0

/* Register VIF_KEY_2_8_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_8_1        0x0A20
#define ABS_PMB_CRYPTO_VIF_KEY_2_8_1    0xA500CA20UL

#define PMB_CRYPTO_VIF_KEY_2_8_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_8_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_8_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_8_1_SIGNED 0

/* Register VIF_KEY_2_9_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_9_1        0x0A24
#define ABS_PMB_CRYPTO_VIF_KEY_2_9_1    0xA500CA24UL

#define PMB_CRYPTO_VIF_KEY_2_9_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_9_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_9_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_9_1_SIGNED 0

/* Register VIF_KEY_2_10_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_10_1        0x0A28
#define ABS_PMB_CRYPTO_VIF_KEY_2_10_1    0xA500CA28UL

#define PMB_CRYPTO_VIF_KEY_2_10_1_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_2_10_1_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_2_10_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_10_1_SIGNED 0

/* Register VIF_KEY_3_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_0_1        0x0A2C
#define ABS_PMB_CRYPTO_VIF_KEY_3_0_1    0xA500CA2CUL

#define PMB_CRYPTO_VIF_KEY_3_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_0_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_0_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_0_1_SIGNED 0

/* Register VIF_KEY_3_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_1_1        0x0A30
#define ABS_PMB_CRYPTO_VIF_KEY_3_1_1    0xA500CA30UL

#define PMB_CRYPTO_VIF_KEY_3_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_1_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_1_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_1_1_SIGNED 0

/* Register VIF_KEY_3_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_2_1        0x0A34
#define ABS_PMB_CRYPTO_VIF_KEY_3_2_1    0xA500CA34UL

#define PMB_CRYPTO_VIF_KEY_3_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_2_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_2_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_2_1_SIGNED 0

/* Register VIF_KEY_3_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_3_1        0x0A38
#define ABS_PMB_CRYPTO_VIF_KEY_3_3_1    0xA500CA38UL

#define PMB_CRYPTO_VIF_KEY_3_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_3_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_3_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_3_1_SIGNED 0

/* Register VIF_KEY_3_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_4_1        0x0A3C
#define ABS_PMB_CRYPTO_VIF_KEY_3_4_1    0xA500CA3CUL

#define PMB_CRYPTO_VIF_KEY_3_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_4_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_4_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_4_1_SIGNED 0

/* Register VIF_KEY_3_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_5_1        0x0A40
#define ABS_PMB_CRYPTO_VIF_KEY_3_5_1    0xA500CA40UL

#define PMB_CRYPTO_VIF_KEY_3_5_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_5_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_5_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_5_1_SIGNED 0

/* Register VIF_KEY_3_6_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_6_1        0x0A44
#define ABS_PMB_CRYPTO_VIF_KEY_3_6_1    0xA500CA44UL

#define PMB_CRYPTO_VIF_KEY_3_6_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_6_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_6_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_6_1_SIGNED 0

/* Register VIF_KEY_3_7_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_7_1        0x0A48
#define ABS_PMB_CRYPTO_VIF_KEY_3_7_1    0xA500CA48UL

#define PMB_CRYPTO_VIF_KEY_3_7_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_7_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_7_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_7_1_SIGNED 0

/* Register VIF_KEY_3_8_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_8_1        0x0A4C
#define ABS_PMB_CRYPTO_VIF_KEY_3_8_1    0xA500CA4CUL

#define PMB_CRYPTO_VIF_KEY_3_8_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_8_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_8_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_8_1_SIGNED 0

/* Register VIF_KEY_3_9_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_9_1        0x0A50
#define ABS_PMB_CRYPTO_VIF_KEY_3_9_1    0xA500CA50UL

#define PMB_CRYPTO_VIF_KEY_3_9_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_9_1_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_9_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_9_1_SIGNED 0

/* Register VIF_KEY_3_10_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_10_1        0x0A54
#define ABS_PMB_CRYPTO_VIF_KEY_3_10_1    0xA500CA54UL

#define PMB_CRYPTO_VIF_KEY_3_10_1_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_3_10_1_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_3_10_1_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_10_1_SIGNED 0

/* Register VIF_DB_VALID_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_DB_VALID_2        0x0A58
#define ABS_PMB_CRYPTO_VIF_DB_VALID_2    0xA500CA58UL

#define PMB_CRYPTO_VIF_DB_VALID_2_MASK   0x00000001UL
#define PMB_CRYPTO_VIF_DB_VALID_2_WIDTH  1
#define PMB_CRYPTO_VIF_DB_VALID_2_SHIFT  0
#define PMB_CRYPTO_VIF_DB_VALID_2_SIGNED 0

/* Register VIF_BSSID_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_BSSID_0_2        0x0A5C
#define ABS_PMB_CRYPTO_VIF_BSSID_0_2    0xA500CA5CUL

#define PMB_CRYPTO_VIF_BSSID_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_BSSID_0_2_WIDTH  24
#define PMB_CRYPTO_VIF_BSSID_0_2_SHIFT  0
#define PMB_CRYPTO_VIF_BSSID_0_2_SIGNED 0

/* Register VIF_BSSID_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_BSSID_1_2        0x0A60
#define ABS_PMB_CRYPTO_VIF_BSSID_1_2    0xA500CA60UL

#define PMB_CRYPTO_VIF_BSSID_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_BSSID_1_2_WIDTH  24
#define PMB_CRYPTO_VIF_BSSID_1_2_SHIFT  0
#define PMB_CRYPTO_VIF_BSSID_1_2_SIGNED 0

/* Register VIF_ADDR_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_ADDR_0_2        0x0A64
#define ABS_PMB_CRYPTO_VIF_ADDR_0_2    0xA500CA64UL

#define PMB_CRYPTO_VIF_ADDR_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_ADDR_0_2_WIDTH  24
#define PMB_CRYPTO_VIF_ADDR_0_2_SHIFT  0
#define PMB_CRYPTO_VIF_ADDR_0_2_SIGNED 0

/* Register VIF_ADDR_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_ADDR_1_2        0x0A68
#define ABS_PMB_CRYPTO_VIF_ADDR_1_2    0xA500CA68UL

#define PMB_CRYPTO_VIF_ADDR_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_ADDR_1_2_WIDTH  24
#define PMB_CRYPTO_VIF_ADDR_1_2_SHIFT  0
#define PMB_CRYPTO_VIF_ADDR_1_2_SIGNED 0

/* Register VIF_KEY_VALID_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_VALID_2        0x0A6C
#define ABS_PMB_CRYPTO_VIF_KEY_VALID_2    0xA500CA6CUL

#define PMB_CRYPTO_VIF_KEY_VALID_2_MASK   0x0000000FUL
#define PMB_CRYPTO_VIF_KEY_VALID_2_WIDTH  4
#define PMB_CRYPTO_VIF_KEY_VALID_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_VALID_2_SIGNED 0

/* Register VIF_CIPHER_SUITE_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_CIPHER_SUITE_2        0x0A70
#define ABS_PMB_CRYPTO_VIF_CIPHER_SUITE_2    0xA500CA70UL

#define PMB_CRYPTO_VIF_CIPHER_SUITE_2_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_CIPHER_SUITE_2_WIDTH  8
#define PMB_CRYPTO_VIF_CIPHER_SUITE_2_SHIFT  0
#define PMB_CRYPTO_VIF_CIPHER_SUITE_2_SIGNED 0

/* Register VIF_MIC_KEY_0_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_2        0x0A74
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_0_2    0xA500CA74UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_2_SIGNED 0

/* Register VIF_MIC_KEY_0_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_2        0x0A78
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_1_2    0xA500CA78UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_2_SIGNED 0

/* Register VIF_MIC_KEY_0_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_2        0x0A7C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_2_2    0xA500CA7CUL

#define PMB_CRYPTO_VIF_MIC_KEY_0_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_2_SIGNED 0

/* Register VIF_MIC_KEY_0_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_2        0x0A80
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_3_2    0xA500CA80UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_2_SIGNED 0

/* Register VIF_MIC_KEY_0_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_2        0x0A84
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_4_2    0xA500CA84UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_2_SIGNED 0

/* Register VIF_MIC_KEY_0_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_2        0x0A88
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_5_2    0xA500CA88UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_5_2_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_2_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_2_SIGNED 0

/* Register VIF_MIC_KEY_1_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_2        0x0A8C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_0_2    0xA500CA8CUL

#define PMB_CRYPTO_VIF_MIC_KEY_1_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_2_SIGNED 0

/* Register VIF_MIC_KEY_1_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_2        0x0A90
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_1_2    0xA500CA90UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_2_SIGNED 0

/* Register VIF_MIC_KEY_1_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_2        0x0A94
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_2_2    0xA500CA94UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_2_SIGNED 0

/* Register VIF_MIC_KEY_1_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_2        0x0A98
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_3_2    0xA500CA98UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_2_SIGNED 0

/* Register VIF_MIC_KEY_1_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_2        0x0A9C
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_4_2    0xA500CA9CUL

#define PMB_CRYPTO_VIF_MIC_KEY_1_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_2_SIGNED 0

/* Register VIF_MIC_KEY_1_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_2        0x0AA0
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_5_2    0xA500CAA0UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_5_2_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_2_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_2_SIGNED 0

/* Register VIF_MIC_KEY_2_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_2        0x0AA4
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_0_2    0xA500CAA4UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_2_SIGNED 0

/* Register VIF_MIC_KEY_2_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_2        0x0AA8
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_1_2    0xA500CAA8UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_2_SIGNED 0

/* Register VIF_MIC_KEY_2_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_2        0x0AAC
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_2_2    0xA500CAACUL

#define PMB_CRYPTO_VIF_MIC_KEY_2_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_2_SIGNED 0

/* Register VIF_MIC_KEY_2_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_2        0x0AB0
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_3_2    0xA500CAB0UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_2_SIGNED 0

/* Register VIF_MIC_KEY_2_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_2        0x0AB4
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_4_2    0xA500CAB4UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_2_SIGNED 0

/* Register VIF_MIC_KEY_2_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_2        0x0AB8
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_5_2    0xA500CAB8UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_5_2_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_2_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_2_SIGNED 0

/* Register VIF_MIC_KEY_3_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_2        0x0ABC
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_0_2    0xA500CABCUL

#define PMB_CRYPTO_VIF_MIC_KEY_3_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_2_SIGNED 0

/* Register VIF_MIC_KEY_3_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_2        0x0AC0
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_1_2    0xA500CAC0UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_2_SIGNED 0

/* Register VIF_MIC_KEY_3_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_2        0x0AC4
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_2_2    0xA500CAC4UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_2_SIGNED 0

/* Register VIF_MIC_KEY_3_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_2        0x0AC8
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_3_2    0xA500CAC8UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_2_SIGNED 0

/* Register VIF_MIC_KEY_3_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_2        0x0ACC
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_4_2    0xA500CACCUL

#define PMB_CRYPTO_VIF_MIC_KEY_3_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_2_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_2_SIGNED 0

/* Register VIF_MIC_KEY_3_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_2        0x0AD0
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_5_2    0xA500CAD0UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_5_2_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_2_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_2_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_2_SIGNED 0

/* Register VIF_KEY_0_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_0_2        0x0AD4
#define ABS_PMB_CRYPTO_VIF_KEY_0_0_2    0xA500CAD4UL

#define PMB_CRYPTO_VIF_KEY_0_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_0_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_0_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_0_2_SIGNED 0

/* Register VIF_KEY_0_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_1_2        0x0AD8
#define ABS_PMB_CRYPTO_VIF_KEY_0_1_2    0xA500CAD8UL

#define PMB_CRYPTO_VIF_KEY_0_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_1_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_1_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_1_2_SIGNED 0

/* Register VIF_KEY_0_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_2_2        0x0ADC
#define ABS_PMB_CRYPTO_VIF_KEY_0_2_2    0xA500CADCUL

#define PMB_CRYPTO_VIF_KEY_0_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_2_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_2_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_2_2_SIGNED 0

/* Register VIF_KEY_0_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_3_2        0x0AE0
#define ABS_PMB_CRYPTO_VIF_KEY_0_3_2    0xA500CAE0UL

#define PMB_CRYPTO_VIF_KEY_0_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_3_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_3_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_3_2_SIGNED 0

/* Register VIF_KEY_0_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_4_2        0x0AE4
#define ABS_PMB_CRYPTO_VIF_KEY_0_4_2    0xA500CAE4UL

#define PMB_CRYPTO_VIF_KEY_0_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_4_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_4_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_4_2_SIGNED 0

/* Register VIF_KEY_0_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_5_2        0x0AE8
#define ABS_PMB_CRYPTO_VIF_KEY_0_5_2    0xA500CAE8UL

#define PMB_CRYPTO_VIF_KEY_0_5_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_5_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_5_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_5_2_SIGNED 0

/* Register VIF_KEY_0_6_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_6_2        0x0AEC
#define ABS_PMB_CRYPTO_VIF_KEY_0_6_2    0xA500CAECUL

#define PMB_CRYPTO_VIF_KEY_0_6_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_6_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_6_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_6_2_SIGNED 0

/* Register VIF_KEY_0_7_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_7_2        0x0AF0
#define ABS_PMB_CRYPTO_VIF_KEY_0_7_2    0xA500CAF0UL

#define PMB_CRYPTO_VIF_KEY_0_7_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_7_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_7_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_7_2_SIGNED 0

/* Register VIF_KEY_0_8_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_8_2        0x0AF4
#define ABS_PMB_CRYPTO_VIF_KEY_0_8_2    0xA500CAF4UL

#define PMB_CRYPTO_VIF_KEY_0_8_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_8_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_8_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_8_2_SIGNED 0

/* Register VIF_KEY_0_9_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_9_2        0x0AF8
#define ABS_PMB_CRYPTO_VIF_KEY_0_9_2    0xA500CAF8UL

#define PMB_CRYPTO_VIF_KEY_0_9_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_9_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_9_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_9_2_SIGNED 0

/* Register VIF_KEY_0_10_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_10_2        0x0AFC
#define ABS_PMB_CRYPTO_VIF_KEY_0_10_2    0xA500CAFCUL

#define PMB_CRYPTO_VIF_KEY_0_10_2_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_0_10_2_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_0_10_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_10_2_SIGNED 0

/* Register VIF_KEY_1_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_0_2        0x0B00
#define ABS_PMB_CRYPTO_VIF_KEY_1_0_2    0xA500CB00UL

#define PMB_CRYPTO_VIF_KEY_1_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_0_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_0_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_0_2_SIGNED 0

/* Register VIF_KEY_1_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_1_2        0x0B04
#define ABS_PMB_CRYPTO_VIF_KEY_1_1_2    0xA500CB04UL

#define PMB_CRYPTO_VIF_KEY_1_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_1_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_1_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_1_2_SIGNED 0

/* Register VIF_KEY_1_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_2_2        0x0B08
#define ABS_PMB_CRYPTO_VIF_KEY_1_2_2    0xA500CB08UL

#define PMB_CRYPTO_VIF_KEY_1_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_2_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_2_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_2_2_SIGNED 0

/* Register VIF_KEY_1_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_3_2        0x0B0C
#define ABS_PMB_CRYPTO_VIF_KEY_1_3_2    0xA500CB0CUL

#define PMB_CRYPTO_VIF_KEY_1_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_3_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_3_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_3_2_SIGNED 0

/* Register VIF_KEY_1_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_4_2        0x0B10
#define ABS_PMB_CRYPTO_VIF_KEY_1_4_2    0xA500CB10UL

#define PMB_CRYPTO_VIF_KEY_1_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_4_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_4_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_4_2_SIGNED 0

/* Register VIF_KEY_1_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_5_2        0x0B14
#define ABS_PMB_CRYPTO_VIF_KEY_1_5_2    0xA500CB14UL

#define PMB_CRYPTO_VIF_KEY_1_5_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_5_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_5_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_5_2_SIGNED 0

/* Register VIF_KEY_1_6_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_6_2        0x0B18
#define ABS_PMB_CRYPTO_VIF_KEY_1_6_2    0xA500CB18UL

#define PMB_CRYPTO_VIF_KEY_1_6_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_6_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_6_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_6_2_SIGNED 0

/* Register VIF_KEY_1_7_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_7_2        0x0B1C
#define ABS_PMB_CRYPTO_VIF_KEY_1_7_2    0xA500CB1CUL

#define PMB_CRYPTO_VIF_KEY_1_7_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_7_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_7_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_7_2_SIGNED 0

/* Register VIF_KEY_1_8_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_8_2        0x0B20
#define ABS_PMB_CRYPTO_VIF_KEY_1_8_2    0xA500CB20UL

#define PMB_CRYPTO_VIF_KEY_1_8_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_8_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_8_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_8_2_SIGNED 0

/* Register VIF_KEY_1_9_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_9_2        0x0B24
#define ABS_PMB_CRYPTO_VIF_KEY_1_9_2    0xA500CB24UL

#define PMB_CRYPTO_VIF_KEY_1_9_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_9_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_9_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_9_2_SIGNED 0

/* Register VIF_KEY_1_10_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_10_2        0x0B28
#define ABS_PMB_CRYPTO_VIF_KEY_1_10_2    0xA500CB28UL

#define PMB_CRYPTO_VIF_KEY_1_10_2_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_1_10_2_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_1_10_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_10_2_SIGNED 0

/* Register VIF_KEY_2_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_0_2        0x0B2C
#define ABS_PMB_CRYPTO_VIF_KEY_2_0_2    0xA500CB2CUL

#define PMB_CRYPTO_VIF_KEY_2_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_0_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_0_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_0_2_SIGNED 0

/* Register VIF_KEY_2_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_1_2        0x0B30
#define ABS_PMB_CRYPTO_VIF_KEY_2_1_2    0xA500CB30UL

#define PMB_CRYPTO_VIF_KEY_2_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_1_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_1_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_1_2_SIGNED 0

/* Register VIF_KEY_2_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_2_2        0x0B34
#define ABS_PMB_CRYPTO_VIF_KEY_2_2_2    0xA500CB34UL

#define PMB_CRYPTO_VIF_KEY_2_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_2_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_2_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_2_2_SIGNED 0

/* Register VIF_KEY_2_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_3_2        0x0B38
#define ABS_PMB_CRYPTO_VIF_KEY_2_3_2    0xA500CB38UL

#define PMB_CRYPTO_VIF_KEY_2_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_3_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_3_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_3_2_SIGNED 0

/* Register VIF_KEY_2_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_4_2        0x0B3C
#define ABS_PMB_CRYPTO_VIF_KEY_2_4_2    0xA500CB3CUL

#define PMB_CRYPTO_VIF_KEY_2_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_4_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_4_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_4_2_SIGNED 0

/* Register VIF_KEY_2_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_5_2        0x0B40
#define ABS_PMB_CRYPTO_VIF_KEY_2_5_2    0xA500CB40UL

#define PMB_CRYPTO_VIF_KEY_2_5_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_5_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_5_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_5_2_SIGNED 0

/* Register VIF_KEY_2_6_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_6_2        0x0B44
#define ABS_PMB_CRYPTO_VIF_KEY_2_6_2    0xA500CB44UL

#define PMB_CRYPTO_VIF_KEY_2_6_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_6_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_6_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_6_2_SIGNED 0

/* Register VIF_KEY_2_7_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_7_2        0x0B48
#define ABS_PMB_CRYPTO_VIF_KEY_2_7_2    0xA500CB48UL

#define PMB_CRYPTO_VIF_KEY_2_7_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_7_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_7_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_7_2_SIGNED 0

/* Register VIF_KEY_2_8_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_8_2        0x0B4C
#define ABS_PMB_CRYPTO_VIF_KEY_2_8_2    0xA500CB4CUL

#define PMB_CRYPTO_VIF_KEY_2_8_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_8_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_8_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_8_2_SIGNED 0

/* Register VIF_KEY_2_9_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_9_2        0x0B50
#define ABS_PMB_CRYPTO_VIF_KEY_2_9_2    0xA500CB50UL

#define PMB_CRYPTO_VIF_KEY_2_9_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_9_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_9_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_9_2_SIGNED 0

/* Register VIF_KEY_2_10_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_10_2        0x0B54
#define ABS_PMB_CRYPTO_VIF_KEY_2_10_2    0xA500CB54UL

#define PMB_CRYPTO_VIF_KEY_2_10_2_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_2_10_2_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_2_10_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_10_2_SIGNED 0

/* Register VIF_KEY_3_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_0_2        0x0B58
#define ABS_PMB_CRYPTO_VIF_KEY_3_0_2    0xA500CB58UL

#define PMB_CRYPTO_VIF_KEY_3_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_0_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_0_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_0_2_SIGNED 0

/* Register VIF_KEY_3_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_1_2        0x0B5C
#define ABS_PMB_CRYPTO_VIF_KEY_3_1_2    0xA500CB5CUL

#define PMB_CRYPTO_VIF_KEY_3_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_1_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_1_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_1_2_SIGNED 0

/* Register VIF_KEY_3_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_2_2        0x0B60
#define ABS_PMB_CRYPTO_VIF_KEY_3_2_2    0xA500CB60UL

#define PMB_CRYPTO_VIF_KEY_3_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_2_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_2_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_2_2_SIGNED 0

/* Register VIF_KEY_3_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_3_2        0x0B64
#define ABS_PMB_CRYPTO_VIF_KEY_3_3_2    0xA500CB64UL

#define PMB_CRYPTO_VIF_KEY_3_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_3_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_3_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_3_2_SIGNED 0

/* Register VIF_KEY_3_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_4_2        0x0B68
#define ABS_PMB_CRYPTO_VIF_KEY_3_4_2    0xA500CB68UL

#define PMB_CRYPTO_VIF_KEY_3_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_4_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_4_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_4_2_SIGNED 0

/* Register VIF_KEY_3_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_5_2        0x0B6C
#define ABS_PMB_CRYPTO_VIF_KEY_3_5_2    0xA500CB6CUL

#define PMB_CRYPTO_VIF_KEY_3_5_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_5_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_5_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_5_2_SIGNED 0

/* Register VIF_KEY_3_6_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_6_2        0x0B70
#define ABS_PMB_CRYPTO_VIF_KEY_3_6_2    0xA500CB70UL

#define PMB_CRYPTO_VIF_KEY_3_6_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_6_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_6_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_6_2_SIGNED 0

/* Register VIF_KEY_3_7_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_7_2        0x0B74
#define ABS_PMB_CRYPTO_VIF_KEY_3_7_2    0xA500CB74UL

#define PMB_CRYPTO_VIF_KEY_3_7_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_7_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_7_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_7_2_SIGNED 0

/* Register VIF_KEY_3_8_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_8_2        0x0B78
#define ABS_PMB_CRYPTO_VIF_KEY_3_8_2    0xA500CB78UL

#define PMB_CRYPTO_VIF_KEY_3_8_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_8_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_8_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_8_2_SIGNED 0

/* Register VIF_KEY_3_9_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_9_2        0x0B7C
#define ABS_PMB_CRYPTO_VIF_KEY_3_9_2    0xA500CB7CUL

#define PMB_CRYPTO_VIF_KEY_3_9_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_9_2_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_9_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_9_2_SIGNED 0

/* Register VIF_KEY_3_10_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_10_2        0x0B80
#define ABS_PMB_CRYPTO_VIF_KEY_3_10_2    0xA500CB80UL

#define PMB_CRYPTO_VIF_KEY_3_10_2_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_3_10_2_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_3_10_2_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_10_2_SIGNED 0

/* Register VIF_DB_VALID_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_DB_VALID_3        0x0B84
#define ABS_PMB_CRYPTO_VIF_DB_VALID_3    0xA500CB84UL

#define PMB_CRYPTO_VIF_DB_VALID_3_MASK   0x00000001UL
#define PMB_CRYPTO_VIF_DB_VALID_3_WIDTH  1
#define PMB_CRYPTO_VIF_DB_VALID_3_SHIFT  0
#define PMB_CRYPTO_VIF_DB_VALID_3_SIGNED 0

/* Register VIF_BSSID_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_BSSID_0_3        0x0B88
#define ABS_PMB_CRYPTO_VIF_BSSID_0_3    0xA500CB88UL

#define PMB_CRYPTO_VIF_BSSID_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_BSSID_0_3_WIDTH  24
#define PMB_CRYPTO_VIF_BSSID_0_3_SHIFT  0
#define PMB_CRYPTO_VIF_BSSID_0_3_SIGNED 0

/* Register VIF_BSSID_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_BSSID_1_3        0x0B8C
#define ABS_PMB_CRYPTO_VIF_BSSID_1_3    0xA500CB8CUL

#define PMB_CRYPTO_VIF_BSSID_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_BSSID_1_3_WIDTH  24
#define PMB_CRYPTO_VIF_BSSID_1_3_SHIFT  0
#define PMB_CRYPTO_VIF_BSSID_1_3_SIGNED 0

/* Register VIF_ADDR_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_ADDR_0_3        0x0B90
#define ABS_PMB_CRYPTO_VIF_ADDR_0_3    0xA500CB90UL

#define PMB_CRYPTO_VIF_ADDR_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_ADDR_0_3_WIDTH  24
#define PMB_CRYPTO_VIF_ADDR_0_3_SHIFT  0
#define PMB_CRYPTO_VIF_ADDR_0_3_SIGNED 0

/* Register VIF_ADDR_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_ADDR_1_3        0x0B94
#define ABS_PMB_CRYPTO_VIF_ADDR_1_3    0xA500CB94UL

#define PMB_CRYPTO_VIF_ADDR_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_ADDR_1_3_WIDTH  24
#define PMB_CRYPTO_VIF_ADDR_1_3_SHIFT  0
#define PMB_CRYPTO_VIF_ADDR_1_3_SIGNED 0

/* Register VIF_KEY_VALID_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_VALID_3        0x0B98
#define ABS_PMB_CRYPTO_VIF_KEY_VALID_3    0xA500CB98UL

#define PMB_CRYPTO_VIF_KEY_VALID_3_MASK   0x0000000FUL
#define PMB_CRYPTO_VIF_KEY_VALID_3_WIDTH  4
#define PMB_CRYPTO_VIF_KEY_VALID_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_VALID_3_SIGNED 0

/* Register VIF_CIPHER_SUITE_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_CIPHER_SUITE_3        0x0B9C
#define ABS_PMB_CRYPTO_VIF_CIPHER_SUITE_3    0xA500CB9CUL

#define PMB_CRYPTO_VIF_CIPHER_SUITE_3_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_CIPHER_SUITE_3_WIDTH  8
#define PMB_CRYPTO_VIF_CIPHER_SUITE_3_SHIFT  0
#define PMB_CRYPTO_VIF_CIPHER_SUITE_3_SIGNED 0

/* Register VIF_MIC_KEY_0_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_3        0x0BA0
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_0_3    0xA500CBA0UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_0_3_SIGNED 0

/* Register VIF_MIC_KEY_0_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_3        0x0BA4
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_1_3    0xA500CBA4UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_1_3_SIGNED 0

/* Register VIF_MIC_KEY_0_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_3        0x0BA8
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_2_3    0xA500CBA8UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_2_3_SIGNED 0

/* Register VIF_MIC_KEY_0_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_3        0x0BAC
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_3_3    0xA500CBACUL

#define PMB_CRYPTO_VIF_MIC_KEY_0_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_3_3_SIGNED 0

/* Register VIF_MIC_KEY_0_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_3        0x0BB0
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_4_3    0xA500CBB0UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_4_3_SIGNED 0

/* Register VIF_MIC_KEY_0_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_3        0x0BB4
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_0_5_3    0xA500CBB4UL

#define PMB_CRYPTO_VIF_MIC_KEY_0_5_3_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_3_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_0_5_3_SIGNED 0

/* Register VIF_MIC_KEY_1_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_3        0x0BB8
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_0_3    0xA500CBB8UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_0_3_SIGNED 0

/* Register VIF_MIC_KEY_1_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_3        0x0BBC
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_1_3    0xA500CBBCUL

#define PMB_CRYPTO_VIF_MIC_KEY_1_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_1_3_SIGNED 0

/* Register VIF_MIC_KEY_1_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_3        0x0BC0
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_2_3    0xA500CBC0UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_2_3_SIGNED 0

/* Register VIF_MIC_KEY_1_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_3        0x0BC4
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_3_3    0xA500CBC4UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_3_3_SIGNED 0

/* Register VIF_MIC_KEY_1_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_3        0x0BC8
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_4_3    0xA500CBC8UL

#define PMB_CRYPTO_VIF_MIC_KEY_1_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_4_3_SIGNED 0

/* Register VIF_MIC_KEY_1_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_3        0x0BCC
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_1_5_3    0xA500CBCCUL

#define PMB_CRYPTO_VIF_MIC_KEY_1_5_3_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_3_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_1_5_3_SIGNED 0

/* Register VIF_MIC_KEY_2_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_3        0x0BD0
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_0_3    0xA500CBD0UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_0_3_SIGNED 0

/* Register VIF_MIC_KEY_2_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_3        0x0BD4
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_1_3    0xA500CBD4UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_1_3_SIGNED 0

/* Register VIF_MIC_KEY_2_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_3        0x0BD8
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_2_3    0xA500CBD8UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_2_3_SIGNED 0

/* Register VIF_MIC_KEY_2_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_3        0x0BDC
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_3_3    0xA500CBDCUL

#define PMB_CRYPTO_VIF_MIC_KEY_2_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_3_3_SIGNED 0

/* Register VIF_MIC_KEY_2_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_3        0x0BE0
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_4_3    0xA500CBE0UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_4_3_SIGNED 0

/* Register VIF_MIC_KEY_2_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_3        0x0BE4
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_2_5_3    0xA500CBE4UL

#define PMB_CRYPTO_VIF_MIC_KEY_2_5_3_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_3_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_2_5_3_SIGNED 0

/* Register VIF_MIC_KEY_3_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_3        0x0BE8
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_0_3    0xA500CBE8UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_0_3_SIGNED 0

/* Register VIF_MIC_KEY_3_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_3        0x0BEC
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_1_3    0xA500CBECUL

#define PMB_CRYPTO_VIF_MIC_KEY_3_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_1_3_SIGNED 0

/* Register VIF_MIC_KEY_3_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_3        0x0BF0
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_2_3    0xA500CBF0UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_2_3_SIGNED 0

/* Register VIF_MIC_KEY_3_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_3        0x0BF4
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_3_3    0xA500CBF4UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_3_3_SIGNED 0

/* Register VIF_MIC_KEY_3_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_3        0x0BF8
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_4_3    0xA500CBF8UL

#define PMB_CRYPTO_VIF_MIC_KEY_3_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_3_WIDTH  24
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_4_3_SIGNED 0

/* Register VIF_MIC_KEY_3_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_3        0x0BFC
#define ABS_PMB_CRYPTO_VIF_MIC_KEY_3_5_3    0xA500CBFCUL

#define PMB_CRYPTO_VIF_MIC_KEY_3_5_3_MASK   0x000000FFUL
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_3_WIDTH  8
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_3_SHIFT  0
#define PMB_CRYPTO_VIF_MIC_KEY_3_5_3_SIGNED 0

/* Register VIF_KEY_0_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_0_3        0x0C00
#define ABS_PMB_CRYPTO_VIF_KEY_0_0_3    0xA500CC00UL

#define PMB_CRYPTO_VIF_KEY_0_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_0_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_0_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_0_3_SIGNED 0

/* Register VIF_KEY_0_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_1_3        0x0C04
#define ABS_PMB_CRYPTO_VIF_KEY_0_1_3    0xA500CC04UL

#define PMB_CRYPTO_VIF_KEY_0_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_1_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_1_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_1_3_SIGNED 0

/* Register VIF_KEY_0_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_2_3        0x0C08
#define ABS_PMB_CRYPTO_VIF_KEY_0_2_3    0xA500CC08UL

#define PMB_CRYPTO_VIF_KEY_0_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_2_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_2_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_2_3_SIGNED 0

/* Register VIF_KEY_0_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_3_3        0x0C0C
#define ABS_PMB_CRYPTO_VIF_KEY_0_3_3    0xA500CC0CUL

#define PMB_CRYPTO_VIF_KEY_0_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_3_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_3_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_3_3_SIGNED 0

/* Register VIF_KEY_0_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_4_3        0x0C10
#define ABS_PMB_CRYPTO_VIF_KEY_0_4_3    0xA500CC10UL

#define PMB_CRYPTO_VIF_KEY_0_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_4_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_4_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_4_3_SIGNED 0

/* Register VIF_KEY_0_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_5_3        0x0C14
#define ABS_PMB_CRYPTO_VIF_KEY_0_5_3    0xA500CC14UL

#define PMB_CRYPTO_VIF_KEY_0_5_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_5_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_5_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_5_3_SIGNED 0

/* Register VIF_KEY_0_6_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_6_3        0x0C18
#define ABS_PMB_CRYPTO_VIF_KEY_0_6_3    0xA500CC18UL

#define PMB_CRYPTO_VIF_KEY_0_6_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_6_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_6_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_6_3_SIGNED 0

/* Register VIF_KEY_0_7_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_7_3        0x0C1C
#define ABS_PMB_CRYPTO_VIF_KEY_0_7_3    0xA500CC1CUL

#define PMB_CRYPTO_VIF_KEY_0_7_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_7_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_7_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_7_3_SIGNED 0

/* Register VIF_KEY_0_8_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_8_3        0x0C20
#define ABS_PMB_CRYPTO_VIF_KEY_0_8_3    0xA500CC20UL

#define PMB_CRYPTO_VIF_KEY_0_8_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_8_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_8_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_8_3_SIGNED 0

/* Register VIF_KEY_0_9_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_9_3        0x0C24
#define ABS_PMB_CRYPTO_VIF_KEY_0_9_3    0xA500CC24UL

#define PMB_CRYPTO_VIF_KEY_0_9_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_0_9_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_0_9_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_9_3_SIGNED 0

/* Register VIF_KEY_0_10_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_0_10_3        0x0C28
#define ABS_PMB_CRYPTO_VIF_KEY_0_10_3    0xA500CC28UL

#define PMB_CRYPTO_VIF_KEY_0_10_3_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_0_10_3_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_0_10_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_0_10_3_SIGNED 0

/* Register VIF_KEY_1_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_0_3        0x0C2C
#define ABS_PMB_CRYPTO_VIF_KEY_1_0_3    0xA500CC2CUL

#define PMB_CRYPTO_VIF_KEY_1_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_0_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_0_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_0_3_SIGNED 0

/* Register VIF_KEY_1_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_1_3        0x0C30
#define ABS_PMB_CRYPTO_VIF_KEY_1_1_3    0xA500CC30UL

#define PMB_CRYPTO_VIF_KEY_1_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_1_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_1_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_1_3_SIGNED 0

/* Register VIF_KEY_1_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_2_3        0x0C34
#define ABS_PMB_CRYPTO_VIF_KEY_1_2_3    0xA500CC34UL

#define PMB_CRYPTO_VIF_KEY_1_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_2_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_2_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_2_3_SIGNED 0

/* Register VIF_KEY_1_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_3_3        0x0C38
#define ABS_PMB_CRYPTO_VIF_KEY_1_3_3    0xA500CC38UL

#define PMB_CRYPTO_VIF_KEY_1_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_3_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_3_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_3_3_SIGNED 0

/* Register VIF_KEY_1_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_4_3        0x0C3C
#define ABS_PMB_CRYPTO_VIF_KEY_1_4_3    0xA500CC3CUL

#define PMB_CRYPTO_VIF_KEY_1_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_4_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_4_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_4_3_SIGNED 0

/* Register VIF_KEY_1_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_5_3        0x0C40
#define ABS_PMB_CRYPTO_VIF_KEY_1_5_3    0xA500CC40UL

#define PMB_CRYPTO_VIF_KEY_1_5_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_5_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_5_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_5_3_SIGNED 0

/* Register VIF_KEY_1_6_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_6_3        0x0C44
#define ABS_PMB_CRYPTO_VIF_KEY_1_6_3    0xA500CC44UL

#define PMB_CRYPTO_VIF_KEY_1_6_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_6_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_6_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_6_3_SIGNED 0

/* Register VIF_KEY_1_7_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_7_3        0x0C48
#define ABS_PMB_CRYPTO_VIF_KEY_1_7_3    0xA500CC48UL

#define PMB_CRYPTO_VIF_KEY_1_7_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_7_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_7_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_7_3_SIGNED 0

/* Register VIF_KEY_1_8_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_8_3        0x0C4C
#define ABS_PMB_CRYPTO_VIF_KEY_1_8_3    0xA500CC4CUL

#define PMB_CRYPTO_VIF_KEY_1_8_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_8_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_8_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_8_3_SIGNED 0

/* Register VIF_KEY_1_9_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_9_3        0x0C50
#define ABS_PMB_CRYPTO_VIF_KEY_1_9_3    0xA500CC50UL

#define PMB_CRYPTO_VIF_KEY_1_9_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_1_9_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_1_9_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_9_3_SIGNED 0

/* Register VIF_KEY_1_10_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_1_10_3        0x0C54
#define ABS_PMB_CRYPTO_VIF_KEY_1_10_3    0xA500CC54UL

#define PMB_CRYPTO_VIF_KEY_1_10_3_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_1_10_3_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_1_10_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_1_10_3_SIGNED 0

/* Register VIF_KEY_2_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_0_3        0x0C58
#define ABS_PMB_CRYPTO_VIF_KEY_2_0_3    0xA500CC58UL

#define PMB_CRYPTO_VIF_KEY_2_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_0_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_0_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_0_3_SIGNED 0

/* Register VIF_KEY_2_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_1_3        0x0C5C
#define ABS_PMB_CRYPTO_VIF_KEY_2_1_3    0xA500CC5CUL

#define PMB_CRYPTO_VIF_KEY_2_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_1_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_1_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_1_3_SIGNED 0

/* Register VIF_KEY_2_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_2_3        0x0C60
#define ABS_PMB_CRYPTO_VIF_KEY_2_2_3    0xA500CC60UL

#define PMB_CRYPTO_VIF_KEY_2_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_2_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_2_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_2_3_SIGNED 0

/* Register VIF_KEY_2_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_3_3        0x0C64
#define ABS_PMB_CRYPTO_VIF_KEY_2_3_3    0xA500CC64UL

#define PMB_CRYPTO_VIF_KEY_2_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_3_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_3_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_3_3_SIGNED 0

/* Register VIF_KEY_2_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_4_3        0x0C68
#define ABS_PMB_CRYPTO_VIF_KEY_2_4_3    0xA500CC68UL

#define PMB_CRYPTO_VIF_KEY_2_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_4_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_4_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_4_3_SIGNED 0

/* Register VIF_KEY_2_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_5_3        0x0C6C
#define ABS_PMB_CRYPTO_VIF_KEY_2_5_3    0xA500CC6CUL

#define PMB_CRYPTO_VIF_KEY_2_5_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_5_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_5_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_5_3_SIGNED 0

/* Register VIF_KEY_2_6_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_6_3        0x0C70
#define ABS_PMB_CRYPTO_VIF_KEY_2_6_3    0xA500CC70UL

#define PMB_CRYPTO_VIF_KEY_2_6_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_6_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_6_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_6_3_SIGNED 0

/* Register VIF_KEY_2_7_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_7_3        0x0C74
#define ABS_PMB_CRYPTO_VIF_KEY_2_7_3    0xA500CC74UL

#define PMB_CRYPTO_VIF_KEY_2_7_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_7_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_7_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_7_3_SIGNED 0

/* Register VIF_KEY_2_8_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_8_3        0x0C78
#define ABS_PMB_CRYPTO_VIF_KEY_2_8_3    0xA500CC78UL

#define PMB_CRYPTO_VIF_KEY_2_8_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_8_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_8_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_8_3_SIGNED 0

/* Register VIF_KEY_2_9_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_9_3        0x0C7C
#define ABS_PMB_CRYPTO_VIF_KEY_2_9_3    0xA500CC7CUL

#define PMB_CRYPTO_VIF_KEY_2_9_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_2_9_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_2_9_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_9_3_SIGNED 0

/* Register VIF_KEY_2_10_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_2_10_3        0x0C80
#define ABS_PMB_CRYPTO_VIF_KEY_2_10_3    0xA500CC80UL

#define PMB_CRYPTO_VIF_KEY_2_10_3_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_2_10_3_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_2_10_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_2_10_3_SIGNED 0

/* Register VIF_KEY_3_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_0_3        0x0C84
#define ABS_PMB_CRYPTO_VIF_KEY_3_0_3    0xA500CC84UL

#define PMB_CRYPTO_VIF_KEY_3_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_0_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_0_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_0_3_SIGNED 0

/* Register VIF_KEY_3_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_1_3        0x0C88
#define ABS_PMB_CRYPTO_VIF_KEY_3_1_3    0xA500CC88UL

#define PMB_CRYPTO_VIF_KEY_3_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_1_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_1_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_1_3_SIGNED 0

/* Register VIF_KEY_3_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_2_3        0x0C8C
#define ABS_PMB_CRYPTO_VIF_KEY_3_2_3    0xA500CC8CUL

#define PMB_CRYPTO_VIF_KEY_3_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_2_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_2_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_2_3_SIGNED 0

/* Register VIF_KEY_3_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_3_3        0x0C90
#define ABS_PMB_CRYPTO_VIF_KEY_3_3_3    0xA500CC90UL

#define PMB_CRYPTO_VIF_KEY_3_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_3_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_3_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_3_3_SIGNED 0

/* Register VIF_KEY_3_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_4_3        0x0C94
#define ABS_PMB_CRYPTO_VIF_KEY_3_4_3    0xA500CC94UL

#define PMB_CRYPTO_VIF_KEY_3_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_4_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_4_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_4_3_SIGNED 0

/* Register VIF_KEY_3_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_5_3        0x0C98
#define ABS_PMB_CRYPTO_VIF_KEY_3_5_3    0xA500CC98UL

#define PMB_CRYPTO_VIF_KEY_3_5_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_5_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_5_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_5_3_SIGNED 0

/* Register VIF_KEY_3_6_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_6_3        0x0C9C
#define ABS_PMB_CRYPTO_VIF_KEY_3_6_3    0xA500CC9CUL

#define PMB_CRYPTO_VIF_KEY_3_6_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_6_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_6_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_6_3_SIGNED 0

/* Register VIF_KEY_3_7_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_7_3        0x0CA0
#define ABS_PMB_CRYPTO_VIF_KEY_3_7_3    0xA500CCA0UL

#define PMB_CRYPTO_VIF_KEY_3_7_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_7_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_7_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_7_3_SIGNED 0

/* Register VIF_KEY_3_8_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_8_3        0x0CA4
#define ABS_PMB_CRYPTO_VIF_KEY_3_8_3    0xA500CCA4UL

#define PMB_CRYPTO_VIF_KEY_3_8_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_8_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_8_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_8_3_SIGNED 0

/* Register VIF_KEY_3_9_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_9_3        0x0CA8
#define ABS_PMB_CRYPTO_VIF_KEY_3_9_3    0xA500CCA8UL

#define PMB_CRYPTO_VIF_KEY_3_9_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_VIF_KEY_3_9_3_WIDTH  24
#define PMB_CRYPTO_VIF_KEY_3_9_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_9_3_SIGNED 0

/* Register VIF_KEY_3_10_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_VIF_KEY_3_10_3        0x0CAC
#define ABS_PMB_CRYPTO_VIF_KEY_3_10_3    0xA500CCACUL

#define PMB_CRYPTO_VIF_KEY_3_10_3_MASK   0x0000FFFFUL
#define PMB_CRYPTO_VIF_KEY_3_10_3_WIDTH  16
#define PMB_CRYPTO_VIF_KEY_3_10_3_SHIFT  0
#define PMB_CRYPTO_VIF_KEY_3_10_3_SIGNED 0

/* Register PEER_DB_VALID_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_DB_VALID_0        0x1000
#define ABS_PMB_CRYPTO_PEER_DB_VALID_0    0xA500D000UL

#define PMB_CRYPTO_PEER_DB_VALID_0_MASK   0x00000001UL
#define PMB_CRYPTO_PEER_DB_VALID_0_WIDTH  1
#define PMB_CRYPTO_PEER_DB_VALID_0_SHIFT  0
#define PMB_CRYPTO_PEER_DB_VALID_0_SIGNED 0

/* Register PEER_ADDR_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_0_0        0x1004
#define ABS_PMB_CRYPTO_PEER_ADDR_0_0    0xA500D004UL

#define PMB_CRYPTO_PEER_ADDR_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_0_0_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_0_0_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_0_0_SIGNED 0

/* Register PEER_ADDR_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_1_0        0x1008
#define ABS_PMB_CRYPTO_PEER_ADDR_1_0    0xA500D008UL

#define PMB_CRYPTO_PEER_ADDR_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_1_0_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_1_0_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_1_0_SIGNED 0

/* Register PEER_VIF_ADDR_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_0_0        0x100C
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_0_0    0xA500D00CUL

#define PMB_CRYPTO_PEER_VIF_ADDR_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_0_0_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_0_0_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_0_0_SIGNED 0

/* Register PEER_VIF_ADDR_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_1_0        0x1010
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_1_0    0xA500D010UL

#define PMB_CRYPTO_PEER_VIF_ADDR_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_1_0_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_1_0_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_1_0_SIGNED 0

/* Register PEER_KEY_VALID_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_KEY_VALID_0        0x1014
#define ABS_PMB_CRYPTO_PEER_KEY_VALID_0    0xA500D014UL

#define PMB_CRYPTO_PEER_KEY_VALID_0_MASK   0x00000003UL
#define PMB_CRYPTO_PEER_KEY_VALID_0_WIDTH  2
#define PMB_CRYPTO_PEER_KEY_VALID_0_SHIFT  0
#define PMB_CRYPTO_PEER_KEY_VALID_0_SIGNED 0

/* Register UCST_CIPHER_SUITE_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_UCST_CIPHER_SUITE_0        0x1018
#define ABS_PMB_CRYPTO_UCST_CIPHER_SUITE_0    0xA500D018UL

#define PMB_CRYPTO_UCST_CIPHER_SUITE_0_MASK   0x000000FFUL
#define PMB_CRYPTO_UCST_CIPHER_SUITE_0_WIDTH  8
#define PMB_CRYPTO_UCST_CIPHER_SUITE_0_SHIFT  0
#define PMB_CRYPTO_UCST_CIPHER_SUITE_0_SIGNED 0

/* Register PEER_UCST_MIC_KEY_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_0        0x101C
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_0_0    0xA500D01CUL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_0_SIGNED 0

/* Register PEER_UCST_MIC_KEY_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_0        0x1020
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_1_0    0xA500D020UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_0_SIGNED 0

/* Register PEER_UCST_MIC_KEY_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_0        0x1024
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_2_0    0xA500D024UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_0_SIGNED 0

/* Register PEER_UCST_MIC_KEY_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_0        0x1028
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_3_0    0xA500D028UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_0_SIGNED 0

/* Register PEER_UCST_MIC_KEY_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_0        0x102C
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_4_0    0xA500D02CUL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_0_SIGNED 0

/* Register PEER_UCST_MIC_KEY_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_0        0x1030
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_5_0    0xA500D030UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_0_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_0_WIDTH  8
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_0_SIGNED 0

/* Register PEER_UCST_KEY_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_0_0        0x1034
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_0_0    0xA500D034UL

#define PMB_CRYPTO_PEER_UCST_KEY_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_0_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_0_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_0_0_SIGNED 0

/* Register PEER_UCST_KEY_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_1_0        0x1038
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_1_0    0xA500D038UL

#define PMB_CRYPTO_PEER_UCST_KEY_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_1_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_1_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_1_0_SIGNED 0

/* Register PEER_UCST_KEY_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_2_0        0x103C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_2_0    0xA500D03CUL

#define PMB_CRYPTO_PEER_UCST_KEY_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_2_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_2_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_2_0_SIGNED 0

/* Register PEER_UCST_KEY_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_3_0        0x1040
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_3_0    0xA500D040UL

#define PMB_CRYPTO_PEER_UCST_KEY_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_3_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_3_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_3_0_SIGNED 0

/* Register PEER_UCST_KEY_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_4_0        0x1044
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_4_0    0xA500D044UL

#define PMB_CRYPTO_PEER_UCST_KEY_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_4_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_4_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_4_0_SIGNED 0

/* Register PEER_UCST_KEY_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_5_0        0x1048
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_5_0    0xA500D048UL

#define PMB_CRYPTO_PEER_UCST_KEY_5_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_5_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_5_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_5_0_SIGNED 0

/* Register PEER_UCST_KEY_6_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_6_0        0x104C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_6_0    0xA500D04CUL

#define PMB_CRYPTO_PEER_UCST_KEY_6_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_6_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_6_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_6_0_SIGNED 0

/* Register PEER_UCST_KEY_7_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_7_0        0x1050
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_7_0    0xA500D050UL

#define PMB_CRYPTO_PEER_UCST_KEY_7_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_7_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_7_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_7_0_SIGNED 0

/* Register PEER_UCST_KEY_8_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_8_0        0x1054
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_8_0    0xA500D054UL

#define PMB_CRYPTO_PEER_UCST_KEY_8_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_8_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_8_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_8_0_SIGNED 0

/* Register PEER_UCST_KEY_9_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_9_0        0x1058
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_9_0    0xA500D058UL

#define PMB_CRYPTO_PEER_UCST_KEY_9_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_9_0_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_9_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_9_0_SIGNED 0

/* Register PEER_UCST_KEY_10_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_10_0        0x105C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_10_0    0xA500D05CUL

#define PMB_CRYPTO_PEER_UCST_KEY_10_0_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_10_0_WIDTH  16
#define PMB_CRYPTO_PEER_UCST_KEY_10_0_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_10_0_SIGNED 0

/* Register BCST_CIPHER_SUITE_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_BCST_CIPHER_SUITE_0        0x1060
#define ABS_PMB_CRYPTO_BCST_CIPHER_SUITE_0    0xA500D060UL

#define PMB_CRYPTO_BCST_CIPHER_SUITE_0_MASK   0x000000FFUL
#define PMB_CRYPTO_BCST_CIPHER_SUITE_0_WIDTH  8
#define PMB_CRYPTO_BCST_CIPHER_SUITE_0_SHIFT  0
#define PMB_CRYPTO_BCST_CIPHER_SUITE_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_0        0x1064
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_0    0xA500D064UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_0        0x1068
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_0    0xA500D068UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_0        0x106C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_0    0xA500D06CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_0        0x1070
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_0    0xA500D070UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_0        0x1074
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_0    0xA500D074UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_0        0x1078
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_0    0xA500D078UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_0_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_0_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_0        0x107C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_0    0xA500D07CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_0        0x1080
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_0    0xA500D080UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_0        0x1084
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_0    0xA500D084UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_0        0x1088
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_0    0xA500D088UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_0        0x108C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_0    0xA500D08CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_0        0x1090
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_0    0xA500D090UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_0_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_0_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_0        0x1094
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_0    0xA500D094UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_0        0x1098
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_0    0xA500D098UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_0        0x109C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_0    0xA500D09CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_0        0x10A0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_0    0xA500D0A0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_0        0x10A4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_0    0xA500D0A4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_0        0x10A8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_0    0xA500D0A8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_0_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_0_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_0        0x10AC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_0    0xA500D0ACUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_0        0x10B0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_0    0xA500D0B0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_0        0x10B4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_0    0xA500D0B4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_0        0x10B8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_0    0xA500D0B8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_0        0x10BC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_0    0xA500D0BCUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_0_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_0        0x10C0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_0    0xA500D0C0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_0_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_0_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_0_SIGNED 0

/* Register PEER_BCST_KEY_0_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_0        0x10C4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_0_0    0xA500D0C4UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_0_SIGNED 0

/* Register PEER_BCST_KEY_0_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_0        0x10C8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_1_0    0xA500D0C8UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_0_SIGNED 0

/* Register PEER_BCST_KEY_0_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_0        0x10CC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_2_0    0xA500D0CCUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_0_SIGNED 0

/* Register PEER_BCST_KEY_0_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_0        0x10D0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_3_0    0xA500D0D0UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_0_SIGNED 0

/* Register PEER_BCST_KEY_0_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_0        0x10D4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_4_0    0xA500D0D4UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_0_SIGNED 0

/* Register PEER_BCST_KEY_0_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_0        0x10D8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_5_0    0xA500D0D8UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_5_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_0_SIGNED 0

/* Register PEER_BCST_KEY_0_6_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_0        0x10DC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_6_0    0xA500D0DCUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_6_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_0_SIGNED 0

/* Register PEER_BCST_KEY_0_7_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_0        0x10E0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_7_0    0xA500D0E0UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_7_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_0_SIGNED 0

/* Register PEER_BCST_KEY_0_8_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_0        0x10E4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_8_0    0xA500D0E4UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_8_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_0_SIGNED 0

/* Register PEER_BCST_KEY_0_9_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_0        0x10E8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_9_0    0xA500D0E8UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_9_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_0_SIGNED 0

/* Register PEER_BCST_KEY_0_10_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_0        0x10EC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_10_0    0xA500D0ECUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_10_0_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_0_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_0_SIGNED 0

/* Register PEER_BCST_KEY_1_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_0        0x10F0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_0_0    0xA500D0F0UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_0_SIGNED 0

/* Register PEER_BCST_KEY_1_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_0        0x10F4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_1_0    0xA500D0F4UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_0_SIGNED 0

/* Register PEER_BCST_KEY_1_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_0        0x10F8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_2_0    0xA500D0F8UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_0_SIGNED 0

/* Register PEER_BCST_KEY_1_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_0        0x10FC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_3_0    0xA500D0FCUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_0_SIGNED 0

/* Register PEER_BCST_KEY_1_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_0        0x1100
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_4_0    0xA500D100UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_0_SIGNED 0

/* Register PEER_BCST_KEY_1_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_0        0x1104
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_5_0    0xA500D104UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_5_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_0_SIGNED 0

/* Register PEER_BCST_KEY_1_6_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_0        0x1108
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_6_0    0xA500D108UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_6_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_0_SIGNED 0

/* Register PEER_BCST_KEY_1_7_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_0        0x110C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_7_0    0xA500D10CUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_7_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_0_SIGNED 0

/* Register PEER_BCST_KEY_1_8_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_0        0x1110
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_8_0    0xA500D110UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_8_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_0_SIGNED 0

/* Register PEER_BCST_KEY_1_9_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_0        0x1114
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_9_0    0xA500D114UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_9_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_0_SIGNED 0

/* Register PEER_BCST_KEY_1_10_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_0        0x1118
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_10_0    0xA500D118UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_10_0_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_0_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_0_SIGNED 0

/* Register PEER_BCST_KEY_2_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_0        0x111C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_0_0    0xA500D11CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_0_SIGNED 0

/* Register PEER_BCST_KEY_2_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_0        0x1120
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_1_0    0xA500D120UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_0_SIGNED 0

/* Register PEER_BCST_KEY_2_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_0        0x1124
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_2_0    0xA500D124UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_0_SIGNED 0

/* Register PEER_BCST_KEY_2_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_0        0x1128
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_3_0    0xA500D128UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_0_SIGNED 0

/* Register PEER_BCST_KEY_2_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_0        0x112C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_4_0    0xA500D12CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_0_SIGNED 0

/* Register PEER_BCST_KEY_2_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_0        0x1130
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_5_0    0xA500D130UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_5_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_0_SIGNED 0

/* Register PEER_BCST_KEY_2_6_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_0        0x1134
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_6_0    0xA500D134UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_6_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_0_SIGNED 0

/* Register PEER_BCST_KEY_2_7_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_0        0x1138
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_7_0    0xA500D138UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_7_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_0_SIGNED 0

/* Register PEER_BCST_KEY_2_8_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_0        0x113C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_8_0    0xA500D13CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_8_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_0_SIGNED 0

/* Register PEER_BCST_KEY_2_9_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_0        0x1140
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_9_0    0xA500D140UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_9_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_0_SIGNED 0

/* Register PEER_BCST_KEY_2_10_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_0        0x1144
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_10_0    0xA500D144UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_10_0_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_0_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_0_SIGNED 0

/* Register PEER_BCST_KEY_3_0_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_0        0x1148
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_0_0    0xA500D148UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_0_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_0_SIGNED 0

/* Register PEER_BCST_KEY_3_1_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_0        0x114C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_1_0    0xA500D14CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_1_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_0_SIGNED 0

/* Register PEER_BCST_KEY_3_2_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_0        0x1150
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_2_0    0xA500D150UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_2_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_0_SIGNED 0

/* Register PEER_BCST_KEY_3_3_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_0        0x1154
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_3_0    0xA500D154UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_3_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_0_SIGNED 0

/* Register PEER_BCST_KEY_3_4_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_0        0x1158
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_4_0    0xA500D158UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_4_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_0_SIGNED 0

/* Register PEER_BCST_KEY_3_5_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_0        0x115C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_5_0    0xA500D15CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_5_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_0_SIGNED 0

/* Register PEER_BCST_KEY_3_6_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_0        0x1160
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_6_0    0xA500D160UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_6_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_0_SIGNED 0

/* Register PEER_BCST_KEY_3_7_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_0        0x1164
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_7_0    0xA500D164UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_7_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_0_SIGNED 0

/* Register PEER_BCST_KEY_3_8_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_0        0x1168
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_8_0    0xA500D168UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_8_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_0_SIGNED 0

/* Register PEER_BCST_KEY_3_9_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_0        0x116C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_9_0    0xA500D16CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_9_0_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_0_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_0_SIGNED 0

/* Register PEER_BCST_KEY_3_10_0 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_0        0x1170
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_10_0    0xA500D170UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_10_0_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_0_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_0_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_0_SIGNED 0

/* Register PEER_DB_VALID_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_DB_VALID_1        0x1174
#define ABS_PMB_CRYPTO_PEER_DB_VALID_1    0xA500D174UL

#define PMB_CRYPTO_PEER_DB_VALID_1_MASK   0x00000001UL
#define PMB_CRYPTO_PEER_DB_VALID_1_WIDTH  1
#define PMB_CRYPTO_PEER_DB_VALID_1_SHIFT  0
#define PMB_CRYPTO_PEER_DB_VALID_1_SIGNED 0

/* Register PEER_ADDR_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_0_1        0x1178
#define ABS_PMB_CRYPTO_PEER_ADDR_0_1    0xA500D178UL

#define PMB_CRYPTO_PEER_ADDR_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_0_1_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_0_1_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_0_1_SIGNED 0

/* Register PEER_ADDR_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_1_1        0x117C
#define ABS_PMB_CRYPTO_PEER_ADDR_1_1    0xA500D17CUL

#define PMB_CRYPTO_PEER_ADDR_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_1_1_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_1_1_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_1_1_SIGNED 0

/* Register PEER_VIF_ADDR_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_0_1        0x1180
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_0_1    0xA500D180UL

#define PMB_CRYPTO_PEER_VIF_ADDR_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_0_1_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_0_1_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_0_1_SIGNED 0

/* Register PEER_VIF_ADDR_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_1_1        0x1184
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_1_1    0xA500D184UL

#define PMB_CRYPTO_PEER_VIF_ADDR_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_1_1_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_1_1_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_1_1_SIGNED 0

/* Register PEER_KEY_VALID_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_KEY_VALID_1        0x1188
#define ABS_PMB_CRYPTO_PEER_KEY_VALID_1    0xA500D188UL

#define PMB_CRYPTO_PEER_KEY_VALID_1_MASK   0x00000003UL
#define PMB_CRYPTO_PEER_KEY_VALID_1_WIDTH  2
#define PMB_CRYPTO_PEER_KEY_VALID_1_SHIFT  0
#define PMB_CRYPTO_PEER_KEY_VALID_1_SIGNED 0

/* Register UCST_CIPHER_SUITE_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_UCST_CIPHER_SUITE_1        0x118C
#define ABS_PMB_CRYPTO_UCST_CIPHER_SUITE_1    0xA500D18CUL

#define PMB_CRYPTO_UCST_CIPHER_SUITE_1_MASK   0x000000FFUL
#define PMB_CRYPTO_UCST_CIPHER_SUITE_1_WIDTH  8
#define PMB_CRYPTO_UCST_CIPHER_SUITE_1_SHIFT  0
#define PMB_CRYPTO_UCST_CIPHER_SUITE_1_SIGNED 0

/* Register PEER_UCST_MIC_KEY_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_1        0x1190
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_0_1    0xA500D190UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_1_SIGNED 0

/* Register PEER_UCST_MIC_KEY_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_1        0x1194
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_1_1    0xA500D194UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_1_SIGNED 0

/* Register PEER_UCST_MIC_KEY_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_1        0x1198
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_2_1    0xA500D198UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_1_SIGNED 0

/* Register PEER_UCST_MIC_KEY_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_1        0x119C
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_3_1    0xA500D19CUL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_1_SIGNED 0

/* Register PEER_UCST_MIC_KEY_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_1        0x11A0
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_4_1    0xA500D1A0UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_1_SIGNED 0

/* Register PEER_UCST_MIC_KEY_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_1        0x11A4
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_5_1    0xA500D1A4UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_1_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_1_WIDTH  8
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_1_SIGNED 0

/* Register PEER_UCST_KEY_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_0_1        0x11A8
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_0_1    0xA500D1A8UL

#define PMB_CRYPTO_PEER_UCST_KEY_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_0_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_0_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_0_1_SIGNED 0

/* Register PEER_UCST_KEY_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_1_1        0x11AC
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_1_1    0xA500D1ACUL

#define PMB_CRYPTO_PEER_UCST_KEY_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_1_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_1_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_1_1_SIGNED 0

/* Register PEER_UCST_KEY_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_2_1        0x11B0
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_2_1    0xA500D1B0UL

#define PMB_CRYPTO_PEER_UCST_KEY_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_2_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_2_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_2_1_SIGNED 0

/* Register PEER_UCST_KEY_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_3_1        0x11B4
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_3_1    0xA500D1B4UL

#define PMB_CRYPTO_PEER_UCST_KEY_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_3_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_3_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_3_1_SIGNED 0

/* Register PEER_UCST_KEY_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_4_1        0x11B8
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_4_1    0xA500D1B8UL

#define PMB_CRYPTO_PEER_UCST_KEY_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_4_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_4_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_4_1_SIGNED 0

/* Register PEER_UCST_KEY_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_5_1        0x11BC
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_5_1    0xA500D1BCUL

#define PMB_CRYPTO_PEER_UCST_KEY_5_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_5_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_5_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_5_1_SIGNED 0

/* Register PEER_UCST_KEY_6_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_6_1        0x11C0
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_6_1    0xA500D1C0UL

#define PMB_CRYPTO_PEER_UCST_KEY_6_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_6_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_6_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_6_1_SIGNED 0

/* Register PEER_UCST_KEY_7_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_7_1        0x11C4
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_7_1    0xA500D1C4UL

#define PMB_CRYPTO_PEER_UCST_KEY_7_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_7_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_7_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_7_1_SIGNED 0

/* Register PEER_UCST_KEY_8_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_8_1        0x11C8
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_8_1    0xA500D1C8UL

#define PMB_CRYPTO_PEER_UCST_KEY_8_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_8_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_8_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_8_1_SIGNED 0

/* Register PEER_UCST_KEY_9_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_9_1        0x11CC
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_9_1    0xA500D1CCUL

#define PMB_CRYPTO_PEER_UCST_KEY_9_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_9_1_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_9_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_9_1_SIGNED 0

/* Register PEER_UCST_KEY_10_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_10_1        0x11D0
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_10_1    0xA500D1D0UL

#define PMB_CRYPTO_PEER_UCST_KEY_10_1_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_10_1_WIDTH  16
#define PMB_CRYPTO_PEER_UCST_KEY_10_1_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_10_1_SIGNED 0

/* Register BCST_CIPHER_SUITE_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_BCST_CIPHER_SUITE_1        0x11D4
#define ABS_PMB_CRYPTO_BCST_CIPHER_SUITE_1    0xA500D1D4UL

#define PMB_CRYPTO_BCST_CIPHER_SUITE_1_MASK   0x000000FFUL
#define PMB_CRYPTO_BCST_CIPHER_SUITE_1_WIDTH  8
#define PMB_CRYPTO_BCST_CIPHER_SUITE_1_SHIFT  0
#define PMB_CRYPTO_BCST_CIPHER_SUITE_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_1        0x11D8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_1    0xA500D1D8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_1        0x11DC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_1    0xA500D1DCUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_1        0x11E0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_1    0xA500D1E0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_1        0x11E4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_1    0xA500D1E4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_1        0x11E8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_1    0xA500D1E8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_1        0x11EC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_1    0xA500D1ECUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_1_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_1_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_1        0x11F0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_1    0xA500D1F0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_1        0x11F4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_1    0xA500D1F4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_1        0x11F8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_1    0xA500D1F8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_1        0x11FC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_1    0xA500D1FCUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_1        0x1200
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_1    0xA500D200UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_1        0x1204
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_1    0xA500D204UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_1_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_1_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_1        0x1208
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_1    0xA500D208UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_1        0x120C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_1    0xA500D20CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_1        0x1210
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_1    0xA500D210UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_1        0x1214
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_1    0xA500D214UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_1        0x1218
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_1    0xA500D218UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_1        0x121C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_1    0xA500D21CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_1_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_1_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_1        0x1220
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_1    0xA500D220UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_1        0x1224
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_1    0xA500D224UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_1        0x1228
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_1    0xA500D228UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_1        0x122C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_1    0xA500D22CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_1        0x1230
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_1    0xA500D230UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_1_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_1        0x1234
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_1    0xA500D234UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_1_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_1_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_1_SIGNED 0

/* Register PEER_BCST_KEY_0_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_1        0x1238
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_0_1    0xA500D238UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_1_SIGNED 0

/* Register PEER_BCST_KEY_0_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_1        0x123C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_1_1    0xA500D23CUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_1_SIGNED 0

/* Register PEER_BCST_KEY_0_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_1        0x1240
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_2_1    0xA500D240UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_1_SIGNED 0

/* Register PEER_BCST_KEY_0_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_1        0x1244
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_3_1    0xA500D244UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_1_SIGNED 0

/* Register PEER_BCST_KEY_0_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_1        0x1248
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_4_1    0xA500D248UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_1_SIGNED 0

/* Register PEER_BCST_KEY_0_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_1        0x124C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_5_1    0xA500D24CUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_5_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_1_SIGNED 0

/* Register PEER_BCST_KEY_0_6_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_1        0x1250
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_6_1    0xA500D250UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_6_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_1_SIGNED 0

/* Register PEER_BCST_KEY_0_7_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_1        0x1254
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_7_1    0xA500D254UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_7_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_1_SIGNED 0

/* Register PEER_BCST_KEY_0_8_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_1        0x1258
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_8_1    0xA500D258UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_8_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_1_SIGNED 0

/* Register PEER_BCST_KEY_0_9_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_1        0x125C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_9_1    0xA500D25CUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_9_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_1_SIGNED 0

/* Register PEER_BCST_KEY_0_10_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_1        0x1260
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_10_1    0xA500D260UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_10_1_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_1_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_1_SIGNED 0

/* Register PEER_BCST_KEY_1_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_1        0x1264
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_0_1    0xA500D264UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_1_SIGNED 0

/* Register PEER_BCST_KEY_1_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_1        0x1268
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_1_1    0xA500D268UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_1_SIGNED 0

/* Register PEER_BCST_KEY_1_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_1        0x126C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_2_1    0xA500D26CUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_1_SIGNED 0

/* Register PEER_BCST_KEY_1_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_1        0x1270
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_3_1    0xA500D270UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_1_SIGNED 0

/* Register PEER_BCST_KEY_1_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_1        0x1274
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_4_1    0xA500D274UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_1_SIGNED 0

/* Register PEER_BCST_KEY_1_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_1        0x1278
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_5_1    0xA500D278UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_5_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_1_SIGNED 0

/* Register PEER_BCST_KEY_1_6_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_1        0x127C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_6_1    0xA500D27CUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_6_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_1_SIGNED 0

/* Register PEER_BCST_KEY_1_7_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_1        0x1280
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_7_1    0xA500D280UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_7_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_1_SIGNED 0

/* Register PEER_BCST_KEY_1_8_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_1        0x1284
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_8_1    0xA500D284UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_8_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_1_SIGNED 0

/* Register PEER_BCST_KEY_1_9_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_1        0x1288
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_9_1    0xA500D288UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_9_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_1_SIGNED 0

/* Register PEER_BCST_KEY_1_10_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_1        0x128C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_10_1    0xA500D28CUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_10_1_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_1_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_1_SIGNED 0

/* Register PEER_BCST_KEY_2_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_1        0x1290
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_0_1    0xA500D290UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_1_SIGNED 0

/* Register PEER_BCST_KEY_2_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_1        0x1294
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_1_1    0xA500D294UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_1_SIGNED 0

/* Register PEER_BCST_KEY_2_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_1        0x1298
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_2_1    0xA500D298UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_1_SIGNED 0

/* Register PEER_BCST_KEY_2_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_1        0x129C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_3_1    0xA500D29CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_1_SIGNED 0

/* Register PEER_BCST_KEY_2_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_1        0x12A0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_4_1    0xA500D2A0UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_1_SIGNED 0

/* Register PEER_BCST_KEY_2_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_1        0x12A4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_5_1    0xA500D2A4UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_5_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_1_SIGNED 0

/* Register PEER_BCST_KEY_2_6_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_1        0x12A8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_6_1    0xA500D2A8UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_6_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_1_SIGNED 0

/* Register PEER_BCST_KEY_2_7_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_1        0x12AC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_7_1    0xA500D2ACUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_7_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_1_SIGNED 0

/* Register PEER_BCST_KEY_2_8_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_1        0x12B0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_8_1    0xA500D2B0UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_8_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_1_SIGNED 0

/* Register PEER_BCST_KEY_2_9_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_1        0x12B4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_9_1    0xA500D2B4UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_9_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_1_SIGNED 0

/* Register PEER_BCST_KEY_2_10_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_1        0x12B8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_10_1    0xA500D2B8UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_10_1_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_1_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_1_SIGNED 0

/* Register PEER_BCST_KEY_3_0_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_1        0x12BC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_0_1    0xA500D2BCUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_0_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_1_SIGNED 0

/* Register PEER_BCST_KEY_3_1_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_1        0x12C0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_1_1    0xA500D2C0UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_1_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_1_SIGNED 0

/* Register PEER_BCST_KEY_3_2_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_1        0x12C4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_2_1    0xA500D2C4UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_2_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_1_SIGNED 0

/* Register PEER_BCST_KEY_3_3_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_1        0x12C8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_3_1    0xA500D2C8UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_3_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_1_SIGNED 0

/* Register PEER_BCST_KEY_3_4_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_1        0x12CC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_4_1    0xA500D2CCUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_4_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_1_SIGNED 0

/* Register PEER_BCST_KEY_3_5_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_1        0x12D0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_5_1    0xA500D2D0UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_5_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_1_SIGNED 0

/* Register PEER_BCST_KEY_3_6_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_1        0x12D4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_6_1    0xA500D2D4UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_6_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_1_SIGNED 0

/* Register PEER_BCST_KEY_3_7_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_1        0x12D8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_7_1    0xA500D2D8UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_7_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_1_SIGNED 0

/* Register PEER_BCST_KEY_3_8_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_1        0x12DC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_8_1    0xA500D2DCUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_8_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_1_SIGNED 0

/* Register PEER_BCST_KEY_3_9_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_1        0x12E0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_9_1    0xA500D2E0UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_9_1_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_1_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_1_SIGNED 0

/* Register PEER_BCST_KEY_3_10_1 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_1        0x12E4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_10_1    0xA500D2E4UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_10_1_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_1_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_1_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_1_SIGNED 0

/* Register PEER_DB_VALID_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_DB_VALID_2        0x12E8
#define ABS_PMB_CRYPTO_PEER_DB_VALID_2    0xA500D2E8UL

#define PMB_CRYPTO_PEER_DB_VALID_2_MASK   0x00000001UL
#define PMB_CRYPTO_PEER_DB_VALID_2_WIDTH  1
#define PMB_CRYPTO_PEER_DB_VALID_2_SHIFT  0
#define PMB_CRYPTO_PEER_DB_VALID_2_SIGNED 0

/* Register PEER_ADDR_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_0_2        0x12EC
#define ABS_PMB_CRYPTO_PEER_ADDR_0_2    0xA500D2ECUL

#define PMB_CRYPTO_PEER_ADDR_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_0_2_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_0_2_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_0_2_SIGNED 0

/* Register PEER_ADDR_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_1_2        0x12F0
#define ABS_PMB_CRYPTO_PEER_ADDR_1_2    0xA500D2F0UL

#define PMB_CRYPTO_PEER_ADDR_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_1_2_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_1_2_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_1_2_SIGNED 0

/* Register PEER_VIF_ADDR_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_0_2        0x12F4
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_0_2    0xA500D2F4UL

#define PMB_CRYPTO_PEER_VIF_ADDR_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_0_2_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_0_2_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_0_2_SIGNED 0

/* Register PEER_VIF_ADDR_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_1_2        0x12F8
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_1_2    0xA500D2F8UL

#define PMB_CRYPTO_PEER_VIF_ADDR_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_1_2_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_1_2_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_1_2_SIGNED 0

/* Register PEER_KEY_VALID_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_KEY_VALID_2        0x12FC
#define ABS_PMB_CRYPTO_PEER_KEY_VALID_2    0xA500D2FCUL

#define PMB_CRYPTO_PEER_KEY_VALID_2_MASK   0x00000003UL
#define PMB_CRYPTO_PEER_KEY_VALID_2_WIDTH  2
#define PMB_CRYPTO_PEER_KEY_VALID_2_SHIFT  0
#define PMB_CRYPTO_PEER_KEY_VALID_2_SIGNED 0

/* Register UCST_CIPHER_SUITE_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_UCST_CIPHER_SUITE_2        0x1300
#define ABS_PMB_CRYPTO_UCST_CIPHER_SUITE_2    0xA500D300UL

#define PMB_CRYPTO_UCST_CIPHER_SUITE_2_MASK   0x000000FFUL
#define PMB_CRYPTO_UCST_CIPHER_SUITE_2_WIDTH  8
#define PMB_CRYPTO_UCST_CIPHER_SUITE_2_SHIFT  0
#define PMB_CRYPTO_UCST_CIPHER_SUITE_2_SIGNED 0

/* Register PEER_UCST_MIC_KEY_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_2        0x1304
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_0_2    0xA500D304UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_2_SIGNED 0

/* Register PEER_UCST_MIC_KEY_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_2        0x1308
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_1_2    0xA500D308UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_2_SIGNED 0

/* Register PEER_UCST_MIC_KEY_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_2        0x130C
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_2_2    0xA500D30CUL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_2_SIGNED 0

/* Register PEER_UCST_MIC_KEY_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_2        0x1310
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_3_2    0xA500D310UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_2_SIGNED 0

/* Register PEER_UCST_MIC_KEY_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_2        0x1314
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_4_2    0xA500D314UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_2_SIGNED 0

/* Register PEER_UCST_MIC_KEY_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_2        0x1318
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_5_2    0xA500D318UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_2_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_2_WIDTH  8
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_2_SIGNED 0

/* Register PEER_UCST_KEY_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_0_2        0x131C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_0_2    0xA500D31CUL

#define PMB_CRYPTO_PEER_UCST_KEY_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_0_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_0_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_0_2_SIGNED 0

/* Register PEER_UCST_KEY_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_1_2        0x1320
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_1_2    0xA500D320UL

#define PMB_CRYPTO_PEER_UCST_KEY_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_1_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_1_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_1_2_SIGNED 0

/* Register PEER_UCST_KEY_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_2_2        0x1324
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_2_2    0xA500D324UL

#define PMB_CRYPTO_PEER_UCST_KEY_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_2_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_2_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_2_2_SIGNED 0

/* Register PEER_UCST_KEY_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_3_2        0x1328
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_3_2    0xA500D328UL

#define PMB_CRYPTO_PEER_UCST_KEY_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_3_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_3_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_3_2_SIGNED 0

/* Register PEER_UCST_KEY_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_4_2        0x132C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_4_2    0xA500D32CUL

#define PMB_CRYPTO_PEER_UCST_KEY_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_4_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_4_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_4_2_SIGNED 0

/* Register PEER_UCST_KEY_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_5_2        0x1330
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_5_2    0xA500D330UL

#define PMB_CRYPTO_PEER_UCST_KEY_5_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_5_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_5_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_5_2_SIGNED 0

/* Register PEER_UCST_KEY_6_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_6_2        0x1334
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_6_2    0xA500D334UL

#define PMB_CRYPTO_PEER_UCST_KEY_6_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_6_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_6_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_6_2_SIGNED 0

/* Register PEER_UCST_KEY_7_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_7_2        0x1338
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_7_2    0xA500D338UL

#define PMB_CRYPTO_PEER_UCST_KEY_7_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_7_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_7_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_7_2_SIGNED 0

/* Register PEER_UCST_KEY_8_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_8_2        0x133C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_8_2    0xA500D33CUL

#define PMB_CRYPTO_PEER_UCST_KEY_8_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_8_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_8_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_8_2_SIGNED 0

/* Register PEER_UCST_KEY_9_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_9_2        0x1340
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_9_2    0xA500D340UL

#define PMB_CRYPTO_PEER_UCST_KEY_9_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_9_2_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_9_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_9_2_SIGNED 0

/* Register PEER_UCST_KEY_10_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_10_2        0x1344
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_10_2    0xA500D344UL

#define PMB_CRYPTO_PEER_UCST_KEY_10_2_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_10_2_WIDTH  16
#define PMB_CRYPTO_PEER_UCST_KEY_10_2_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_10_2_SIGNED 0

/* Register BCST_CIPHER_SUITE_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_BCST_CIPHER_SUITE_2        0x1348
#define ABS_PMB_CRYPTO_BCST_CIPHER_SUITE_2    0xA500D348UL

#define PMB_CRYPTO_BCST_CIPHER_SUITE_2_MASK   0x000000FFUL
#define PMB_CRYPTO_BCST_CIPHER_SUITE_2_WIDTH  8
#define PMB_CRYPTO_BCST_CIPHER_SUITE_2_SHIFT  0
#define PMB_CRYPTO_BCST_CIPHER_SUITE_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_2        0x134C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_2    0xA500D34CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_2        0x1350
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_2    0xA500D350UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_2        0x1354
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_2    0xA500D354UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_2        0x1358
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_2    0xA500D358UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_2        0x135C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_2    0xA500D35CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_2        0x1360
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_2    0xA500D360UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_2_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_2_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_2        0x1364
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_2    0xA500D364UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_2        0x1368
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_2    0xA500D368UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_2        0x136C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_2    0xA500D36CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_2        0x1370
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_2    0xA500D370UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_2        0x1374
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_2    0xA500D374UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_2        0x1378
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_2    0xA500D378UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_2_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_2_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_2        0x137C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_2    0xA500D37CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_2        0x1380
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_2    0xA500D380UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_2        0x1384
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_2    0xA500D384UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_2        0x1388
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_2    0xA500D388UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_2        0x138C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_2    0xA500D38CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_2        0x1390
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_2    0xA500D390UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_2_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_2_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_2        0x1394
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_2    0xA500D394UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_2        0x1398
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_2    0xA500D398UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_2        0x139C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_2    0xA500D39CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_2        0x13A0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_2    0xA500D3A0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_2        0x13A4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_2    0xA500D3A4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_2_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_2        0x13A8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_2    0xA500D3A8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_2_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_2_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_2_SIGNED 0

/* Register PEER_BCST_KEY_0_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_2        0x13AC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_0_2    0xA500D3ACUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_2_SIGNED 0

/* Register PEER_BCST_KEY_0_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_2        0x13B0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_1_2    0xA500D3B0UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_2_SIGNED 0

/* Register PEER_BCST_KEY_0_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_2        0x13B4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_2_2    0xA500D3B4UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_2_SIGNED 0

/* Register PEER_BCST_KEY_0_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_2        0x13B8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_3_2    0xA500D3B8UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_2_SIGNED 0

/* Register PEER_BCST_KEY_0_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_2        0x13BC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_4_2    0xA500D3BCUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_2_SIGNED 0

/* Register PEER_BCST_KEY_0_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_2        0x13C0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_5_2    0xA500D3C0UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_5_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_2_SIGNED 0

/* Register PEER_BCST_KEY_0_6_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_2        0x13C4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_6_2    0xA500D3C4UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_6_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_2_SIGNED 0

/* Register PEER_BCST_KEY_0_7_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_2        0x13C8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_7_2    0xA500D3C8UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_7_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_2_SIGNED 0

/* Register PEER_BCST_KEY_0_8_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_2        0x13CC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_8_2    0xA500D3CCUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_8_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_2_SIGNED 0

/* Register PEER_BCST_KEY_0_9_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_2        0x13D0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_9_2    0xA500D3D0UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_9_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_2_SIGNED 0

/* Register PEER_BCST_KEY_0_10_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_2        0x13D4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_10_2    0xA500D3D4UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_10_2_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_2_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_2_SIGNED 0

/* Register PEER_BCST_KEY_1_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_2        0x13D8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_0_2    0xA500D3D8UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_2_SIGNED 0

/* Register PEER_BCST_KEY_1_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_2        0x13DC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_1_2    0xA500D3DCUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_2_SIGNED 0

/* Register PEER_BCST_KEY_1_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_2        0x13E0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_2_2    0xA500D3E0UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_2_SIGNED 0

/* Register PEER_BCST_KEY_1_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_2        0x13E4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_3_2    0xA500D3E4UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_2_SIGNED 0

/* Register PEER_BCST_KEY_1_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_2        0x13E8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_4_2    0xA500D3E8UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_2_SIGNED 0

/* Register PEER_BCST_KEY_1_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_2        0x13EC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_5_2    0xA500D3ECUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_5_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_2_SIGNED 0

/* Register PEER_BCST_KEY_1_6_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_2        0x13F0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_6_2    0xA500D3F0UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_6_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_2_SIGNED 0

/* Register PEER_BCST_KEY_1_7_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_2        0x13F4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_7_2    0xA500D3F4UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_7_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_2_SIGNED 0

/* Register PEER_BCST_KEY_1_8_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_2        0x13F8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_8_2    0xA500D3F8UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_8_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_2_SIGNED 0

/* Register PEER_BCST_KEY_1_9_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_2        0x13FC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_9_2    0xA500D3FCUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_9_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_2_SIGNED 0

/* Register PEER_BCST_KEY_1_10_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_2        0x1400
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_10_2    0xA500D400UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_10_2_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_2_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_2_SIGNED 0

/* Register PEER_BCST_KEY_2_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_2        0x1404
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_0_2    0xA500D404UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_2_SIGNED 0

/* Register PEER_BCST_KEY_2_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_2        0x1408
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_1_2    0xA500D408UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_2_SIGNED 0

/* Register PEER_BCST_KEY_2_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_2        0x140C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_2_2    0xA500D40CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_2_SIGNED 0

/* Register PEER_BCST_KEY_2_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_2        0x1410
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_3_2    0xA500D410UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_2_SIGNED 0

/* Register PEER_BCST_KEY_2_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_2        0x1414
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_4_2    0xA500D414UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_2_SIGNED 0

/* Register PEER_BCST_KEY_2_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_2        0x1418
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_5_2    0xA500D418UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_5_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_2_SIGNED 0

/* Register PEER_BCST_KEY_2_6_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_2        0x141C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_6_2    0xA500D41CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_6_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_2_SIGNED 0

/* Register PEER_BCST_KEY_2_7_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_2        0x1420
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_7_2    0xA500D420UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_7_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_2_SIGNED 0

/* Register PEER_BCST_KEY_2_8_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_2        0x1424
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_8_2    0xA500D424UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_8_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_2_SIGNED 0

/* Register PEER_BCST_KEY_2_9_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_2        0x1428
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_9_2    0xA500D428UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_9_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_2_SIGNED 0

/* Register PEER_BCST_KEY_2_10_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_2        0x142C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_10_2    0xA500D42CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_10_2_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_2_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_2_SIGNED 0

/* Register PEER_BCST_KEY_3_0_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_2        0x1430
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_0_2    0xA500D430UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_0_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_2_SIGNED 0

/* Register PEER_BCST_KEY_3_1_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_2        0x1434
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_1_2    0xA500D434UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_1_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_2_SIGNED 0

/* Register PEER_BCST_KEY_3_2_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_2        0x1438
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_2_2    0xA500D438UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_2_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_2_SIGNED 0

/* Register PEER_BCST_KEY_3_3_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_2        0x143C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_3_2    0xA500D43CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_3_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_2_SIGNED 0

/* Register PEER_BCST_KEY_3_4_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_2        0x1440
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_4_2    0xA500D440UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_4_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_2_SIGNED 0

/* Register PEER_BCST_KEY_3_5_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_2        0x1444
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_5_2    0xA500D444UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_5_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_2_SIGNED 0

/* Register PEER_BCST_KEY_3_6_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_2        0x1448
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_6_2    0xA500D448UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_6_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_2_SIGNED 0

/* Register PEER_BCST_KEY_3_7_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_2        0x144C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_7_2    0xA500D44CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_7_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_2_SIGNED 0

/* Register PEER_BCST_KEY_3_8_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_2        0x1450
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_8_2    0xA500D450UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_8_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_2_SIGNED 0

/* Register PEER_BCST_KEY_3_9_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_2        0x1454
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_9_2    0xA500D454UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_9_2_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_2_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_2_SIGNED 0

/* Register PEER_BCST_KEY_3_10_2 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_2        0x1458
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_10_2    0xA500D458UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_10_2_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_2_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_2_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_2_SIGNED 0

/* Register PEER_DB_VALID_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_DB_VALID_3        0x145C
#define ABS_PMB_CRYPTO_PEER_DB_VALID_3    0xA500D45CUL

#define PMB_CRYPTO_PEER_DB_VALID_3_MASK   0x00000001UL
#define PMB_CRYPTO_PEER_DB_VALID_3_WIDTH  1
#define PMB_CRYPTO_PEER_DB_VALID_3_SHIFT  0
#define PMB_CRYPTO_PEER_DB_VALID_3_SIGNED 0

/* Register PEER_ADDR_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_0_3        0x1460
#define ABS_PMB_CRYPTO_PEER_ADDR_0_3    0xA500D460UL

#define PMB_CRYPTO_PEER_ADDR_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_0_3_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_0_3_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_0_3_SIGNED 0

/* Register PEER_ADDR_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_1_3        0x1464
#define ABS_PMB_CRYPTO_PEER_ADDR_1_3    0xA500D464UL

#define PMB_CRYPTO_PEER_ADDR_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_1_3_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_1_3_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_1_3_SIGNED 0

/* Register PEER_VIF_ADDR_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_0_3        0x1468
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_0_3    0xA500D468UL

#define PMB_CRYPTO_PEER_VIF_ADDR_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_0_3_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_0_3_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_0_3_SIGNED 0

/* Register PEER_VIF_ADDR_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_1_3        0x146C
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_1_3    0xA500D46CUL

#define PMB_CRYPTO_PEER_VIF_ADDR_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_1_3_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_1_3_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_1_3_SIGNED 0

/* Register PEER_KEY_VALID_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_KEY_VALID_3        0x1470
#define ABS_PMB_CRYPTO_PEER_KEY_VALID_3    0xA500D470UL

#define PMB_CRYPTO_PEER_KEY_VALID_3_MASK   0x00000003UL
#define PMB_CRYPTO_PEER_KEY_VALID_3_WIDTH  2
#define PMB_CRYPTO_PEER_KEY_VALID_3_SHIFT  0
#define PMB_CRYPTO_PEER_KEY_VALID_3_SIGNED 0

/* Register UCST_CIPHER_SUITE_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_UCST_CIPHER_SUITE_3        0x1474
#define ABS_PMB_CRYPTO_UCST_CIPHER_SUITE_3    0xA500D474UL

#define PMB_CRYPTO_UCST_CIPHER_SUITE_3_MASK   0x000000FFUL
#define PMB_CRYPTO_UCST_CIPHER_SUITE_3_WIDTH  8
#define PMB_CRYPTO_UCST_CIPHER_SUITE_3_SHIFT  0
#define PMB_CRYPTO_UCST_CIPHER_SUITE_3_SIGNED 0

/* Register PEER_UCST_MIC_KEY_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_3        0x1478
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_0_3    0xA500D478UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_3_SIGNED 0

/* Register PEER_UCST_MIC_KEY_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_3        0x147C
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_1_3    0xA500D47CUL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_3_SIGNED 0

/* Register PEER_UCST_MIC_KEY_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_3        0x1480
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_2_3    0xA500D480UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_3_SIGNED 0

/* Register PEER_UCST_MIC_KEY_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_3        0x1484
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_3_3    0xA500D484UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_3_SIGNED 0

/* Register PEER_UCST_MIC_KEY_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_3        0x1488
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_4_3    0xA500D488UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_3_SIGNED 0

/* Register PEER_UCST_MIC_KEY_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_3        0x148C
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_5_3    0xA500D48CUL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_3_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_3_WIDTH  8
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_3_SIGNED 0

/* Register PEER_UCST_KEY_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_0_3        0x1490
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_0_3    0xA500D490UL

#define PMB_CRYPTO_PEER_UCST_KEY_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_0_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_0_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_0_3_SIGNED 0

/* Register PEER_UCST_KEY_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_1_3        0x1494
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_1_3    0xA500D494UL

#define PMB_CRYPTO_PEER_UCST_KEY_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_1_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_1_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_1_3_SIGNED 0

/* Register PEER_UCST_KEY_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_2_3        0x1498
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_2_3    0xA500D498UL

#define PMB_CRYPTO_PEER_UCST_KEY_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_2_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_2_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_2_3_SIGNED 0

/* Register PEER_UCST_KEY_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_3_3        0x149C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_3_3    0xA500D49CUL

#define PMB_CRYPTO_PEER_UCST_KEY_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_3_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_3_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_3_3_SIGNED 0

/* Register PEER_UCST_KEY_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_4_3        0x14A0
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_4_3    0xA500D4A0UL

#define PMB_CRYPTO_PEER_UCST_KEY_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_4_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_4_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_4_3_SIGNED 0

/* Register PEER_UCST_KEY_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_5_3        0x14A4
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_5_3    0xA500D4A4UL

#define PMB_CRYPTO_PEER_UCST_KEY_5_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_5_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_5_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_5_3_SIGNED 0

/* Register PEER_UCST_KEY_6_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_6_3        0x14A8
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_6_3    0xA500D4A8UL

#define PMB_CRYPTO_PEER_UCST_KEY_6_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_6_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_6_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_6_3_SIGNED 0

/* Register PEER_UCST_KEY_7_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_7_3        0x14AC
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_7_3    0xA500D4ACUL

#define PMB_CRYPTO_PEER_UCST_KEY_7_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_7_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_7_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_7_3_SIGNED 0

/* Register PEER_UCST_KEY_8_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_8_3        0x14B0
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_8_3    0xA500D4B0UL

#define PMB_CRYPTO_PEER_UCST_KEY_8_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_8_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_8_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_8_3_SIGNED 0

/* Register PEER_UCST_KEY_9_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_9_3        0x14B4
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_9_3    0xA500D4B4UL

#define PMB_CRYPTO_PEER_UCST_KEY_9_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_9_3_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_9_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_9_3_SIGNED 0

/* Register PEER_UCST_KEY_10_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_10_3        0x14B8
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_10_3    0xA500D4B8UL

#define PMB_CRYPTO_PEER_UCST_KEY_10_3_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_10_3_WIDTH  16
#define PMB_CRYPTO_PEER_UCST_KEY_10_3_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_10_3_SIGNED 0

/* Register BCST_CIPHER_SUITE_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_BCST_CIPHER_SUITE_3        0x14BC
#define ABS_PMB_CRYPTO_BCST_CIPHER_SUITE_3    0xA500D4BCUL

#define PMB_CRYPTO_BCST_CIPHER_SUITE_3_MASK   0x000000FFUL
#define PMB_CRYPTO_BCST_CIPHER_SUITE_3_WIDTH  8
#define PMB_CRYPTO_BCST_CIPHER_SUITE_3_SHIFT  0
#define PMB_CRYPTO_BCST_CIPHER_SUITE_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_3        0x14C0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_3    0xA500D4C0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_3        0x14C4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_3    0xA500D4C4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_3        0x14C8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_3    0xA500D4C8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_3        0x14CC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_3    0xA500D4CCUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_3        0x14D0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_3    0xA500D4D0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_3        0x14D4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_3    0xA500D4D4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_3_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_3_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_3        0x14D8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_3    0xA500D4D8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_3        0x14DC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_3    0xA500D4DCUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_3        0x14E0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_3    0xA500D4E0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_3        0x14E4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_3    0xA500D4E4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_3        0x14E8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_3    0xA500D4E8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_3        0x14EC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_3    0xA500D4ECUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_3_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_3_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_3        0x14F0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_3    0xA500D4F0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_3        0x14F4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_3    0xA500D4F4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_3        0x14F8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_3    0xA500D4F8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_3        0x14FC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_3    0xA500D4FCUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_3        0x1500
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_3    0xA500D500UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_3        0x1504
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_3    0xA500D504UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_3_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_3_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_3        0x1508
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_3    0xA500D508UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_3        0x150C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_3    0xA500D50CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_3        0x1510
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_3    0xA500D510UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_3        0x1514
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_3    0xA500D514UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_3        0x1518
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_3    0xA500D518UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_3_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_3        0x151C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_3    0xA500D51CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_3_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_3_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_3_SIGNED 0

/* Register PEER_BCST_KEY_0_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_3        0x1520
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_0_3    0xA500D520UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_3_SIGNED 0

/* Register PEER_BCST_KEY_0_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_3        0x1524
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_1_3    0xA500D524UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_3_SIGNED 0

/* Register PEER_BCST_KEY_0_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_3        0x1528
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_2_3    0xA500D528UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_3_SIGNED 0

/* Register PEER_BCST_KEY_0_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_3        0x152C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_3_3    0xA500D52CUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_3_SIGNED 0

/* Register PEER_BCST_KEY_0_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_3        0x1530
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_4_3    0xA500D530UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_3_SIGNED 0

/* Register PEER_BCST_KEY_0_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_3        0x1534
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_5_3    0xA500D534UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_5_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_3_SIGNED 0

/* Register PEER_BCST_KEY_0_6_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_3        0x1538
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_6_3    0xA500D538UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_6_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_3_SIGNED 0

/* Register PEER_BCST_KEY_0_7_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_3        0x153C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_7_3    0xA500D53CUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_7_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_3_SIGNED 0

/* Register PEER_BCST_KEY_0_8_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_3        0x1540
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_8_3    0xA500D540UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_8_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_3_SIGNED 0

/* Register PEER_BCST_KEY_0_9_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_3        0x1544
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_9_3    0xA500D544UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_9_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_3_SIGNED 0

/* Register PEER_BCST_KEY_0_10_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_3        0x1548
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_10_3    0xA500D548UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_10_3_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_3_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_3_SIGNED 0

/* Register PEER_BCST_KEY_1_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_3        0x154C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_0_3    0xA500D54CUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_3_SIGNED 0

/* Register PEER_BCST_KEY_1_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_3        0x1550
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_1_3    0xA500D550UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_3_SIGNED 0

/* Register PEER_BCST_KEY_1_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_3        0x1554
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_2_3    0xA500D554UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_3_SIGNED 0

/* Register PEER_BCST_KEY_1_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_3        0x1558
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_3_3    0xA500D558UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_3_SIGNED 0

/* Register PEER_BCST_KEY_1_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_3        0x155C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_4_3    0xA500D55CUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_3_SIGNED 0

/* Register PEER_BCST_KEY_1_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_3        0x1560
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_5_3    0xA500D560UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_5_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_3_SIGNED 0

/* Register PEER_BCST_KEY_1_6_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_3        0x1564
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_6_3    0xA500D564UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_6_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_3_SIGNED 0

/* Register PEER_BCST_KEY_1_7_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_3        0x1568
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_7_3    0xA500D568UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_7_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_3_SIGNED 0

/* Register PEER_BCST_KEY_1_8_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_3        0x156C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_8_3    0xA500D56CUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_8_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_3_SIGNED 0

/* Register PEER_BCST_KEY_1_9_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_3        0x1570
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_9_3    0xA500D570UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_9_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_3_SIGNED 0

/* Register PEER_BCST_KEY_1_10_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_3        0x1574
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_10_3    0xA500D574UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_10_3_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_3_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_3_SIGNED 0

/* Register PEER_BCST_KEY_2_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_3        0x1578
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_0_3    0xA500D578UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_3_SIGNED 0

/* Register PEER_BCST_KEY_2_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_3        0x157C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_1_3    0xA500D57CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_3_SIGNED 0

/* Register PEER_BCST_KEY_2_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_3        0x1580
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_2_3    0xA500D580UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_3_SIGNED 0

/* Register PEER_BCST_KEY_2_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_3        0x1584
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_3_3    0xA500D584UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_3_SIGNED 0

/* Register PEER_BCST_KEY_2_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_3        0x1588
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_4_3    0xA500D588UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_3_SIGNED 0

/* Register PEER_BCST_KEY_2_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_3        0x158C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_5_3    0xA500D58CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_5_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_3_SIGNED 0

/* Register PEER_BCST_KEY_2_6_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_3        0x1590
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_6_3    0xA500D590UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_6_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_3_SIGNED 0

/* Register PEER_BCST_KEY_2_7_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_3        0x1594
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_7_3    0xA500D594UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_7_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_3_SIGNED 0

/* Register PEER_BCST_KEY_2_8_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_3        0x1598
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_8_3    0xA500D598UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_8_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_3_SIGNED 0

/* Register PEER_BCST_KEY_2_9_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_3        0x159C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_9_3    0xA500D59CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_9_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_3_SIGNED 0

/* Register PEER_BCST_KEY_2_10_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_3        0x15A0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_10_3    0xA500D5A0UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_10_3_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_3_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_3_SIGNED 0

/* Register PEER_BCST_KEY_3_0_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_3        0x15A4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_0_3    0xA500D5A4UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_0_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_3_SIGNED 0

/* Register PEER_BCST_KEY_3_1_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_3        0x15A8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_1_3    0xA500D5A8UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_1_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_3_SIGNED 0

/* Register PEER_BCST_KEY_3_2_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_3        0x15AC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_2_3    0xA500D5ACUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_2_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_3_SIGNED 0

/* Register PEER_BCST_KEY_3_3_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_3        0x15B0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_3_3    0xA500D5B0UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_3_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_3_SIGNED 0

/* Register PEER_BCST_KEY_3_4_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_3        0x15B4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_4_3    0xA500D5B4UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_4_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_3_SIGNED 0

/* Register PEER_BCST_KEY_3_5_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_3        0x15B8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_5_3    0xA500D5B8UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_5_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_3_SIGNED 0

/* Register PEER_BCST_KEY_3_6_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_3        0x15BC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_6_3    0xA500D5BCUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_6_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_3_SIGNED 0

/* Register PEER_BCST_KEY_3_7_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_3        0x15C0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_7_3    0xA500D5C0UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_7_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_3_SIGNED 0

/* Register PEER_BCST_KEY_3_8_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_3        0x15C4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_8_3    0xA500D5C4UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_8_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_3_SIGNED 0

/* Register PEER_BCST_KEY_3_9_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_3        0x15C8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_9_3    0xA500D5C8UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_9_3_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_3_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_3_SIGNED 0

/* Register PEER_BCST_KEY_3_10_3 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_3        0x15CC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_10_3    0xA500D5CCUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_10_3_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_3_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_3_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_3_SIGNED 0

/* Register PEER_DB_VALID_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_DB_VALID_4        0x15D0
#define ABS_PMB_CRYPTO_PEER_DB_VALID_4    0xA500D5D0UL

#define PMB_CRYPTO_PEER_DB_VALID_4_MASK   0x00000001UL
#define PMB_CRYPTO_PEER_DB_VALID_4_WIDTH  1
#define PMB_CRYPTO_PEER_DB_VALID_4_SHIFT  0
#define PMB_CRYPTO_PEER_DB_VALID_4_SIGNED 0

/* Register PEER_ADDR_0_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_0_4        0x15D4
#define ABS_PMB_CRYPTO_PEER_ADDR_0_4    0xA500D5D4UL

#define PMB_CRYPTO_PEER_ADDR_0_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_0_4_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_0_4_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_0_4_SIGNED 0

/* Register PEER_ADDR_1_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_1_4        0x15D8
#define ABS_PMB_CRYPTO_PEER_ADDR_1_4    0xA500D5D8UL

#define PMB_CRYPTO_PEER_ADDR_1_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_1_4_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_1_4_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_1_4_SIGNED 0

/* Register PEER_VIF_ADDR_0_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_0_4        0x15DC
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_0_4    0xA500D5DCUL

#define PMB_CRYPTO_PEER_VIF_ADDR_0_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_0_4_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_0_4_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_0_4_SIGNED 0

/* Register PEER_VIF_ADDR_1_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_1_4        0x15E0
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_1_4    0xA500D5E0UL

#define PMB_CRYPTO_PEER_VIF_ADDR_1_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_1_4_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_1_4_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_1_4_SIGNED 0

/* Register PEER_KEY_VALID_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_KEY_VALID_4        0x15E4
#define ABS_PMB_CRYPTO_PEER_KEY_VALID_4    0xA500D5E4UL

#define PMB_CRYPTO_PEER_KEY_VALID_4_MASK   0x00000003UL
#define PMB_CRYPTO_PEER_KEY_VALID_4_WIDTH  2
#define PMB_CRYPTO_PEER_KEY_VALID_4_SHIFT  0
#define PMB_CRYPTO_PEER_KEY_VALID_4_SIGNED 0

/* Register UCST_CIPHER_SUITE_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_UCST_CIPHER_SUITE_4        0x15E8
#define ABS_PMB_CRYPTO_UCST_CIPHER_SUITE_4    0xA500D5E8UL

#define PMB_CRYPTO_UCST_CIPHER_SUITE_4_MASK   0x000000FFUL
#define PMB_CRYPTO_UCST_CIPHER_SUITE_4_WIDTH  8
#define PMB_CRYPTO_UCST_CIPHER_SUITE_4_SHIFT  0
#define PMB_CRYPTO_UCST_CIPHER_SUITE_4_SIGNED 0

/* Register PEER_UCST_MIC_KEY_0_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_4        0x15EC
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_0_4    0xA500D5ECUL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_4_SIGNED 0

/* Register PEER_UCST_MIC_KEY_1_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_4        0x15F0
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_1_4    0xA500D5F0UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_4_SIGNED 0

/* Register PEER_UCST_MIC_KEY_2_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_4        0x15F4
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_2_4    0xA500D5F4UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_4_SIGNED 0

/* Register PEER_UCST_MIC_KEY_3_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_4        0x15F8
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_3_4    0xA500D5F8UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_4_SIGNED 0

/* Register PEER_UCST_MIC_KEY_4_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_4        0x15FC
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_4_4    0xA500D5FCUL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_4_SIGNED 0

/* Register PEER_UCST_MIC_KEY_5_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_4        0x1600
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_5_4    0xA500D600UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_4_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_4_WIDTH  8
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_4_SIGNED 0

/* Register PEER_UCST_KEY_0_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_0_4        0x1604
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_0_4    0xA500D604UL

#define PMB_CRYPTO_PEER_UCST_KEY_0_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_0_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_0_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_0_4_SIGNED 0

/* Register PEER_UCST_KEY_1_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_1_4        0x1608
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_1_4    0xA500D608UL

#define PMB_CRYPTO_PEER_UCST_KEY_1_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_1_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_1_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_1_4_SIGNED 0

/* Register PEER_UCST_KEY_2_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_2_4        0x160C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_2_4    0xA500D60CUL

#define PMB_CRYPTO_PEER_UCST_KEY_2_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_2_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_2_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_2_4_SIGNED 0

/* Register PEER_UCST_KEY_3_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_3_4        0x1610
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_3_4    0xA500D610UL

#define PMB_CRYPTO_PEER_UCST_KEY_3_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_3_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_3_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_3_4_SIGNED 0

/* Register PEER_UCST_KEY_4_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_4_4        0x1614
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_4_4    0xA500D614UL

#define PMB_CRYPTO_PEER_UCST_KEY_4_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_4_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_4_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_4_4_SIGNED 0

/* Register PEER_UCST_KEY_5_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_5_4        0x1618
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_5_4    0xA500D618UL

#define PMB_CRYPTO_PEER_UCST_KEY_5_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_5_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_5_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_5_4_SIGNED 0

/* Register PEER_UCST_KEY_6_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_6_4        0x161C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_6_4    0xA500D61CUL

#define PMB_CRYPTO_PEER_UCST_KEY_6_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_6_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_6_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_6_4_SIGNED 0

/* Register PEER_UCST_KEY_7_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_7_4        0x1620
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_7_4    0xA500D620UL

#define PMB_CRYPTO_PEER_UCST_KEY_7_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_7_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_7_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_7_4_SIGNED 0

/* Register PEER_UCST_KEY_8_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_8_4        0x1624
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_8_4    0xA500D624UL

#define PMB_CRYPTO_PEER_UCST_KEY_8_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_8_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_8_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_8_4_SIGNED 0

/* Register PEER_UCST_KEY_9_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_9_4        0x1628
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_9_4    0xA500D628UL

#define PMB_CRYPTO_PEER_UCST_KEY_9_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_9_4_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_9_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_9_4_SIGNED 0

/* Register PEER_UCST_KEY_10_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_10_4        0x162C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_10_4    0xA500D62CUL

#define PMB_CRYPTO_PEER_UCST_KEY_10_4_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_10_4_WIDTH  16
#define PMB_CRYPTO_PEER_UCST_KEY_10_4_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_10_4_SIGNED 0

/* Register BCST_CIPHER_SUITE_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_BCST_CIPHER_SUITE_4        0x1630
#define ABS_PMB_CRYPTO_BCST_CIPHER_SUITE_4    0xA500D630UL

#define PMB_CRYPTO_BCST_CIPHER_SUITE_4_MASK   0x000000FFUL
#define PMB_CRYPTO_BCST_CIPHER_SUITE_4_WIDTH  8
#define PMB_CRYPTO_BCST_CIPHER_SUITE_4_SHIFT  0
#define PMB_CRYPTO_BCST_CIPHER_SUITE_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_0_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_4        0x1634
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_4    0xA500D634UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_1_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_4        0x1638
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_4    0xA500D638UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_2_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_4        0x163C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_4    0xA500D63CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_3_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_4        0x1640
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_4    0xA500D640UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_4_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_4        0x1644
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_4    0xA500D644UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_5_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_4        0x1648
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_4    0xA500D648UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_4_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_4_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_0_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_4        0x164C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_4    0xA500D64CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_1_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_4        0x1650
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_4    0xA500D650UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_2_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_4        0x1654
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_4    0xA500D654UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_3_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_4        0x1658
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_4    0xA500D658UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_4_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_4        0x165C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_4    0xA500D65CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_5_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_4        0x1660
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_4    0xA500D660UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_4_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_4_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_0_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_4        0x1664
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_4    0xA500D664UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_1_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_4        0x1668
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_4    0xA500D668UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_2_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_4        0x166C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_4    0xA500D66CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_3_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_4        0x1670
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_4    0xA500D670UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_4_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_4        0x1674
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_4    0xA500D674UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_5_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_4        0x1678
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_4    0xA500D678UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_4_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_4_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_0_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_4        0x167C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_4    0xA500D67CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_1_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_4        0x1680
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_4    0xA500D680UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_2_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_4        0x1684
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_4    0xA500D684UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_3_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_4        0x1688
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_4    0xA500D688UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_4_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_4        0x168C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_4    0xA500D68CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_4_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_5_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_4        0x1690
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_4    0xA500D690UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_4_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_4_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_4_SIGNED 0

/* Register PEER_BCST_KEY_0_0_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_4        0x1694
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_0_4    0xA500D694UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_0_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_4_SIGNED 0

/* Register PEER_BCST_KEY_0_1_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_4        0x1698
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_1_4    0xA500D698UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_1_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_4_SIGNED 0

/* Register PEER_BCST_KEY_0_2_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_4        0x169C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_2_4    0xA500D69CUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_2_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_4_SIGNED 0

/* Register PEER_BCST_KEY_0_3_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_4        0x16A0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_3_4    0xA500D6A0UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_3_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_4_SIGNED 0

/* Register PEER_BCST_KEY_0_4_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_4        0x16A4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_4_4    0xA500D6A4UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_4_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_4_SIGNED 0

/* Register PEER_BCST_KEY_0_5_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_4        0x16A8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_5_4    0xA500D6A8UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_5_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_4_SIGNED 0

/* Register PEER_BCST_KEY_0_6_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_4        0x16AC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_6_4    0xA500D6ACUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_6_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_4_SIGNED 0

/* Register PEER_BCST_KEY_0_7_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_4        0x16B0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_7_4    0xA500D6B0UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_7_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_4_SIGNED 0

/* Register PEER_BCST_KEY_0_8_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_4        0x16B4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_8_4    0xA500D6B4UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_8_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_4_SIGNED 0

/* Register PEER_BCST_KEY_0_9_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_4        0x16B8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_9_4    0xA500D6B8UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_9_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_4_SIGNED 0

/* Register PEER_BCST_KEY_0_10_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_4        0x16BC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_10_4    0xA500D6BCUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_10_4_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_4_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_4_SIGNED 0

/* Register PEER_BCST_KEY_1_0_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_4        0x16C0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_0_4    0xA500D6C0UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_0_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_4_SIGNED 0

/* Register PEER_BCST_KEY_1_1_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_4        0x16C4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_1_4    0xA500D6C4UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_1_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_4_SIGNED 0

/* Register PEER_BCST_KEY_1_2_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_4        0x16C8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_2_4    0xA500D6C8UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_2_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_4_SIGNED 0

/* Register PEER_BCST_KEY_1_3_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_4        0x16CC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_3_4    0xA500D6CCUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_3_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_4_SIGNED 0

/* Register PEER_BCST_KEY_1_4_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_4        0x16D0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_4_4    0xA500D6D0UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_4_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_4_SIGNED 0

/* Register PEER_BCST_KEY_1_5_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_4        0x16D4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_5_4    0xA500D6D4UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_5_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_4_SIGNED 0

/* Register PEER_BCST_KEY_1_6_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_4        0x16D8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_6_4    0xA500D6D8UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_6_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_4_SIGNED 0

/* Register PEER_BCST_KEY_1_7_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_4        0x16DC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_7_4    0xA500D6DCUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_7_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_4_SIGNED 0

/* Register PEER_BCST_KEY_1_8_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_4        0x16E0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_8_4    0xA500D6E0UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_8_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_4_SIGNED 0

/* Register PEER_BCST_KEY_1_9_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_4        0x16E4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_9_4    0xA500D6E4UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_9_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_4_SIGNED 0

/* Register PEER_BCST_KEY_1_10_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_4        0x16E8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_10_4    0xA500D6E8UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_10_4_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_4_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_4_SIGNED 0

/* Register PEER_BCST_KEY_2_0_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_4        0x16EC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_0_4    0xA500D6ECUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_0_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_4_SIGNED 0

/* Register PEER_BCST_KEY_2_1_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_4        0x16F0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_1_4    0xA500D6F0UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_1_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_4_SIGNED 0

/* Register PEER_BCST_KEY_2_2_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_4        0x16F4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_2_4    0xA500D6F4UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_2_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_4_SIGNED 0

/* Register PEER_BCST_KEY_2_3_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_4        0x16F8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_3_4    0xA500D6F8UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_3_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_4_SIGNED 0

/* Register PEER_BCST_KEY_2_4_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_4        0x16FC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_4_4    0xA500D6FCUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_4_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_4_SIGNED 0

/* Register PEER_BCST_KEY_2_5_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_4        0x1700
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_5_4    0xA500D700UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_5_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_4_SIGNED 0

/* Register PEER_BCST_KEY_2_6_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_4        0x1704
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_6_4    0xA500D704UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_6_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_4_SIGNED 0

/* Register PEER_BCST_KEY_2_7_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_4        0x1708
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_7_4    0xA500D708UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_7_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_4_SIGNED 0

/* Register PEER_BCST_KEY_2_8_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_4        0x170C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_8_4    0xA500D70CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_8_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_4_SIGNED 0

/* Register PEER_BCST_KEY_2_9_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_4        0x1710
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_9_4    0xA500D710UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_9_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_4_SIGNED 0

/* Register PEER_BCST_KEY_2_10_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_4        0x1714
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_10_4    0xA500D714UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_10_4_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_4_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_4_SIGNED 0

/* Register PEER_BCST_KEY_3_0_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_4        0x1718
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_0_4    0xA500D718UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_0_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_4_SIGNED 0

/* Register PEER_BCST_KEY_3_1_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_4        0x171C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_1_4    0xA500D71CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_1_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_4_SIGNED 0

/* Register PEER_BCST_KEY_3_2_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_4        0x1720
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_2_4    0xA500D720UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_2_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_4_SIGNED 0

/* Register PEER_BCST_KEY_3_3_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_4        0x1724
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_3_4    0xA500D724UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_3_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_4_SIGNED 0

/* Register PEER_BCST_KEY_3_4_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_4        0x1728
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_4_4    0xA500D728UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_4_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_4_SIGNED 0

/* Register PEER_BCST_KEY_3_5_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_4        0x172C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_5_4    0xA500D72CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_5_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_4_SIGNED 0

/* Register PEER_BCST_KEY_3_6_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_4        0x1730
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_6_4    0xA500D730UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_6_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_4_SIGNED 0

/* Register PEER_BCST_KEY_3_7_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_4        0x1734
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_7_4    0xA500D734UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_7_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_4_SIGNED 0

/* Register PEER_BCST_KEY_3_8_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_4        0x1738
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_8_4    0xA500D738UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_8_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_4_SIGNED 0

/* Register PEER_BCST_KEY_3_9_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_4        0x173C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_9_4    0xA500D73CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_9_4_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_4_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_4_SIGNED 0

/* Register PEER_BCST_KEY_3_10_4 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_4        0x1740
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_10_4    0xA500D740UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_10_4_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_4_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_4_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_4_SIGNED 0

/* Register PEER_DB_VALID_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_DB_VALID_5        0x1744
#define ABS_PMB_CRYPTO_PEER_DB_VALID_5    0xA500D744UL

#define PMB_CRYPTO_PEER_DB_VALID_5_MASK   0x00000001UL
#define PMB_CRYPTO_PEER_DB_VALID_5_WIDTH  1
#define PMB_CRYPTO_PEER_DB_VALID_5_SHIFT  0
#define PMB_CRYPTO_PEER_DB_VALID_5_SIGNED 0

/* Register PEER_ADDR_0_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_0_5        0x1748
#define ABS_PMB_CRYPTO_PEER_ADDR_0_5    0xA500D748UL

#define PMB_CRYPTO_PEER_ADDR_0_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_0_5_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_0_5_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_0_5_SIGNED 0

/* Register PEER_ADDR_1_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_1_5        0x174C
#define ABS_PMB_CRYPTO_PEER_ADDR_1_5    0xA500D74CUL

#define PMB_CRYPTO_PEER_ADDR_1_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_1_5_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_1_5_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_1_5_SIGNED 0

/* Register PEER_VIF_ADDR_0_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_0_5        0x1750
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_0_5    0xA500D750UL

#define PMB_CRYPTO_PEER_VIF_ADDR_0_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_0_5_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_0_5_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_0_5_SIGNED 0

/* Register PEER_VIF_ADDR_1_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_1_5        0x1754
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_1_5    0xA500D754UL

#define PMB_CRYPTO_PEER_VIF_ADDR_1_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_1_5_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_1_5_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_1_5_SIGNED 0

/* Register PEER_KEY_VALID_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_KEY_VALID_5        0x1758
#define ABS_PMB_CRYPTO_PEER_KEY_VALID_5    0xA500D758UL

#define PMB_CRYPTO_PEER_KEY_VALID_5_MASK   0x00000003UL
#define PMB_CRYPTO_PEER_KEY_VALID_5_WIDTH  2
#define PMB_CRYPTO_PEER_KEY_VALID_5_SHIFT  0
#define PMB_CRYPTO_PEER_KEY_VALID_5_SIGNED 0

/* Register UCST_CIPHER_SUITE_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_UCST_CIPHER_SUITE_5        0x175C
#define ABS_PMB_CRYPTO_UCST_CIPHER_SUITE_5    0xA500D75CUL

#define PMB_CRYPTO_UCST_CIPHER_SUITE_5_MASK   0x000000FFUL
#define PMB_CRYPTO_UCST_CIPHER_SUITE_5_WIDTH  8
#define PMB_CRYPTO_UCST_CIPHER_SUITE_5_SHIFT  0
#define PMB_CRYPTO_UCST_CIPHER_SUITE_5_SIGNED 0

/* Register PEER_UCST_MIC_KEY_0_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_5        0x1760
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_0_5    0xA500D760UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_5_SIGNED 0

/* Register PEER_UCST_MIC_KEY_1_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_5        0x1764
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_1_5    0xA500D764UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_5_SIGNED 0

/* Register PEER_UCST_MIC_KEY_2_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_5        0x1768
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_2_5    0xA500D768UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_5_SIGNED 0

/* Register PEER_UCST_MIC_KEY_3_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_5        0x176C
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_3_5    0xA500D76CUL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_5_SIGNED 0

/* Register PEER_UCST_MIC_KEY_4_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_5        0x1770
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_4_5    0xA500D770UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_5_SIGNED 0

/* Register PEER_UCST_MIC_KEY_5_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_5        0x1774
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_5_5    0xA500D774UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_5_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_5_WIDTH  8
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_5_SIGNED 0

/* Register PEER_UCST_KEY_0_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_0_5        0x1778
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_0_5    0xA500D778UL

#define PMB_CRYPTO_PEER_UCST_KEY_0_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_0_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_0_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_0_5_SIGNED 0

/* Register PEER_UCST_KEY_1_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_1_5        0x177C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_1_5    0xA500D77CUL

#define PMB_CRYPTO_PEER_UCST_KEY_1_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_1_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_1_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_1_5_SIGNED 0

/* Register PEER_UCST_KEY_2_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_2_5        0x1780
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_2_5    0xA500D780UL

#define PMB_CRYPTO_PEER_UCST_KEY_2_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_2_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_2_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_2_5_SIGNED 0

/* Register PEER_UCST_KEY_3_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_3_5        0x1784
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_3_5    0xA500D784UL

#define PMB_CRYPTO_PEER_UCST_KEY_3_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_3_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_3_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_3_5_SIGNED 0

/* Register PEER_UCST_KEY_4_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_4_5        0x1788
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_4_5    0xA500D788UL

#define PMB_CRYPTO_PEER_UCST_KEY_4_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_4_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_4_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_4_5_SIGNED 0

/* Register PEER_UCST_KEY_5_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_5_5        0x178C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_5_5    0xA500D78CUL

#define PMB_CRYPTO_PEER_UCST_KEY_5_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_5_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_5_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_5_5_SIGNED 0

/* Register PEER_UCST_KEY_6_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_6_5        0x1790
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_6_5    0xA500D790UL

#define PMB_CRYPTO_PEER_UCST_KEY_6_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_6_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_6_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_6_5_SIGNED 0

/* Register PEER_UCST_KEY_7_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_7_5        0x1794
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_7_5    0xA500D794UL

#define PMB_CRYPTO_PEER_UCST_KEY_7_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_7_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_7_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_7_5_SIGNED 0

/* Register PEER_UCST_KEY_8_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_8_5        0x1798
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_8_5    0xA500D798UL

#define PMB_CRYPTO_PEER_UCST_KEY_8_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_8_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_8_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_8_5_SIGNED 0

/* Register PEER_UCST_KEY_9_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_9_5        0x179C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_9_5    0xA500D79CUL

#define PMB_CRYPTO_PEER_UCST_KEY_9_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_9_5_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_9_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_9_5_SIGNED 0

/* Register PEER_UCST_KEY_10_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_10_5        0x17A0
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_10_5    0xA500D7A0UL

#define PMB_CRYPTO_PEER_UCST_KEY_10_5_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_10_5_WIDTH  16
#define PMB_CRYPTO_PEER_UCST_KEY_10_5_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_10_5_SIGNED 0

/* Register BCST_CIPHER_SUITE_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_BCST_CIPHER_SUITE_5        0x17A4
#define ABS_PMB_CRYPTO_BCST_CIPHER_SUITE_5    0xA500D7A4UL

#define PMB_CRYPTO_BCST_CIPHER_SUITE_5_MASK   0x000000FFUL
#define PMB_CRYPTO_BCST_CIPHER_SUITE_5_WIDTH  8
#define PMB_CRYPTO_BCST_CIPHER_SUITE_5_SHIFT  0
#define PMB_CRYPTO_BCST_CIPHER_SUITE_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_0_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_5        0x17A8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_5    0xA500D7A8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_1_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_5        0x17AC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_5    0xA500D7ACUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_2_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_5        0x17B0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_5    0xA500D7B0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_3_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_5        0x17B4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_5    0xA500D7B4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_4_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_5        0x17B8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_5    0xA500D7B8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_5_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_5        0x17BC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_5    0xA500D7BCUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_5_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_5_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_0_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_5        0x17C0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_5    0xA500D7C0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_1_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_5        0x17C4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_5    0xA500D7C4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_2_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_5        0x17C8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_5    0xA500D7C8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_3_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_5        0x17CC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_5    0xA500D7CCUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_4_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_5        0x17D0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_5    0xA500D7D0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_5_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_5        0x17D4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_5    0xA500D7D4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_5_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_5_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_0_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_5        0x17D8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_5    0xA500D7D8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_1_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_5        0x17DC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_5    0xA500D7DCUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_2_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_5        0x17E0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_5    0xA500D7E0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_3_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_5        0x17E4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_5    0xA500D7E4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_4_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_5        0x17E8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_5    0xA500D7E8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_5_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_5        0x17EC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_5    0xA500D7ECUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_5_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_5_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_0_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_5        0x17F0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_5    0xA500D7F0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_1_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_5        0x17F4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_5    0xA500D7F4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_2_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_5        0x17F8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_5    0xA500D7F8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_3_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_5        0x17FC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_5    0xA500D7FCUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_4_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_5        0x1800
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_5    0xA500D800UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_5_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_5_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_5        0x1804
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_5    0xA500D804UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_5_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_5_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_5_SIGNED 0

/* Register PEER_BCST_KEY_0_0_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_5        0x1808
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_0_5    0xA500D808UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_0_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_5_SIGNED 0

/* Register PEER_BCST_KEY_0_1_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_5        0x180C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_1_5    0xA500D80CUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_1_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_5_SIGNED 0

/* Register PEER_BCST_KEY_0_2_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_5        0x1810
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_2_5    0xA500D810UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_2_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_5_SIGNED 0

/* Register PEER_BCST_KEY_0_3_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_5        0x1814
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_3_5    0xA500D814UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_3_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_5_SIGNED 0

/* Register PEER_BCST_KEY_0_4_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_5        0x1818
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_4_5    0xA500D818UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_4_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_5_SIGNED 0

/* Register PEER_BCST_KEY_0_5_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_5        0x181C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_5_5    0xA500D81CUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_5_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_5_SIGNED 0

/* Register PEER_BCST_KEY_0_6_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_5        0x1820
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_6_5    0xA500D820UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_6_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_5_SIGNED 0

/* Register PEER_BCST_KEY_0_7_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_5        0x1824
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_7_5    0xA500D824UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_7_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_5_SIGNED 0

/* Register PEER_BCST_KEY_0_8_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_5        0x1828
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_8_5    0xA500D828UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_8_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_5_SIGNED 0

/* Register PEER_BCST_KEY_0_9_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_5        0x182C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_9_5    0xA500D82CUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_9_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_5_SIGNED 0

/* Register PEER_BCST_KEY_0_10_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_5        0x1830
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_10_5    0xA500D830UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_10_5_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_5_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_5_SIGNED 0

/* Register PEER_BCST_KEY_1_0_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_5        0x1834
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_0_5    0xA500D834UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_0_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_5_SIGNED 0

/* Register PEER_BCST_KEY_1_1_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_5        0x1838
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_1_5    0xA500D838UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_1_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_5_SIGNED 0

/* Register PEER_BCST_KEY_1_2_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_5        0x183C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_2_5    0xA500D83CUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_2_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_5_SIGNED 0

/* Register PEER_BCST_KEY_1_3_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_5        0x1840
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_3_5    0xA500D840UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_3_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_5_SIGNED 0

/* Register PEER_BCST_KEY_1_4_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_5        0x1844
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_4_5    0xA500D844UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_4_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_5_SIGNED 0

/* Register PEER_BCST_KEY_1_5_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_5        0x1848
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_5_5    0xA500D848UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_5_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_5_SIGNED 0

/* Register PEER_BCST_KEY_1_6_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_5        0x184C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_6_5    0xA500D84CUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_6_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_5_SIGNED 0

/* Register PEER_BCST_KEY_1_7_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_5        0x1850
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_7_5    0xA500D850UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_7_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_5_SIGNED 0

/* Register PEER_BCST_KEY_1_8_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_5        0x1854
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_8_5    0xA500D854UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_8_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_5_SIGNED 0

/* Register PEER_BCST_KEY_1_9_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_5        0x1858
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_9_5    0xA500D858UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_9_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_5_SIGNED 0

/* Register PEER_BCST_KEY_1_10_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_5        0x185C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_10_5    0xA500D85CUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_10_5_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_5_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_5_SIGNED 0

/* Register PEER_BCST_KEY_2_0_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_5        0x1860
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_0_5    0xA500D860UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_0_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_5_SIGNED 0

/* Register PEER_BCST_KEY_2_1_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_5        0x1864
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_1_5    0xA500D864UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_1_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_5_SIGNED 0

/* Register PEER_BCST_KEY_2_2_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_5        0x1868
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_2_5    0xA500D868UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_2_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_5_SIGNED 0

/* Register PEER_BCST_KEY_2_3_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_5        0x186C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_3_5    0xA500D86CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_3_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_5_SIGNED 0

/* Register PEER_BCST_KEY_2_4_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_5        0x1870
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_4_5    0xA500D870UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_4_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_5_SIGNED 0

/* Register PEER_BCST_KEY_2_5_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_5        0x1874
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_5_5    0xA500D874UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_5_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_5_SIGNED 0

/* Register PEER_BCST_KEY_2_6_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_5        0x1878
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_6_5    0xA500D878UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_6_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_5_SIGNED 0

/* Register PEER_BCST_KEY_2_7_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_5        0x187C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_7_5    0xA500D87CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_7_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_5_SIGNED 0

/* Register PEER_BCST_KEY_2_8_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_5        0x1880
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_8_5    0xA500D880UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_8_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_5_SIGNED 0

/* Register PEER_BCST_KEY_2_9_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_5        0x1884
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_9_5    0xA500D884UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_9_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_5_SIGNED 0

/* Register PEER_BCST_KEY_2_10_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_5        0x1888
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_10_5    0xA500D888UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_10_5_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_5_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_5_SIGNED 0

/* Register PEER_BCST_KEY_3_0_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_5        0x188C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_0_5    0xA500D88CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_0_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_5_SIGNED 0

/* Register PEER_BCST_KEY_3_1_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_5        0x1890
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_1_5    0xA500D890UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_1_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_5_SIGNED 0

/* Register PEER_BCST_KEY_3_2_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_5        0x1894
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_2_5    0xA500D894UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_2_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_5_SIGNED 0

/* Register PEER_BCST_KEY_3_3_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_5        0x1898
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_3_5    0xA500D898UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_3_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_5_SIGNED 0

/* Register PEER_BCST_KEY_3_4_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_5        0x189C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_4_5    0xA500D89CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_4_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_5_SIGNED 0

/* Register PEER_BCST_KEY_3_5_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_5        0x18A0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_5_5    0xA500D8A0UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_5_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_5_SIGNED 0

/* Register PEER_BCST_KEY_3_6_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_5        0x18A4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_6_5    0xA500D8A4UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_6_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_5_SIGNED 0

/* Register PEER_BCST_KEY_3_7_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_5        0x18A8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_7_5    0xA500D8A8UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_7_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_5_SIGNED 0

/* Register PEER_BCST_KEY_3_8_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_5        0x18AC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_8_5    0xA500D8ACUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_8_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_5_SIGNED 0

/* Register PEER_BCST_KEY_3_9_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_5        0x18B0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_9_5    0xA500D8B0UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_9_5_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_5_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_5_SIGNED 0

/* Register PEER_BCST_KEY_3_10_5 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_5        0x18B4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_10_5    0xA500D8B4UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_10_5_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_5_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_5_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_5_SIGNED 0

/* Register PEER_DB_VALID_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_DB_VALID_6        0x18B8
#define ABS_PMB_CRYPTO_PEER_DB_VALID_6    0xA500D8B8UL

#define PMB_CRYPTO_PEER_DB_VALID_6_MASK   0x00000001UL
#define PMB_CRYPTO_PEER_DB_VALID_6_WIDTH  1
#define PMB_CRYPTO_PEER_DB_VALID_6_SHIFT  0
#define PMB_CRYPTO_PEER_DB_VALID_6_SIGNED 0

/* Register PEER_ADDR_0_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_0_6        0x18BC
#define ABS_PMB_CRYPTO_PEER_ADDR_0_6    0xA500D8BCUL

#define PMB_CRYPTO_PEER_ADDR_0_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_0_6_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_0_6_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_0_6_SIGNED 0

/* Register PEER_ADDR_1_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_1_6        0x18C0
#define ABS_PMB_CRYPTO_PEER_ADDR_1_6    0xA500D8C0UL

#define PMB_CRYPTO_PEER_ADDR_1_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_1_6_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_1_6_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_1_6_SIGNED 0

/* Register PEER_VIF_ADDR_0_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_0_6        0x18C4
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_0_6    0xA500D8C4UL

#define PMB_CRYPTO_PEER_VIF_ADDR_0_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_0_6_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_0_6_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_0_6_SIGNED 0

/* Register PEER_VIF_ADDR_1_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_1_6        0x18C8
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_1_6    0xA500D8C8UL

#define PMB_CRYPTO_PEER_VIF_ADDR_1_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_1_6_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_1_6_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_1_6_SIGNED 0

/* Register PEER_KEY_VALID_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_KEY_VALID_6        0x18CC
#define ABS_PMB_CRYPTO_PEER_KEY_VALID_6    0xA500D8CCUL

#define PMB_CRYPTO_PEER_KEY_VALID_6_MASK   0x00000003UL
#define PMB_CRYPTO_PEER_KEY_VALID_6_WIDTH  2
#define PMB_CRYPTO_PEER_KEY_VALID_6_SHIFT  0
#define PMB_CRYPTO_PEER_KEY_VALID_6_SIGNED 0

/* Register UCST_CIPHER_SUITE_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_UCST_CIPHER_SUITE_6        0x18D0
#define ABS_PMB_CRYPTO_UCST_CIPHER_SUITE_6    0xA500D8D0UL

#define PMB_CRYPTO_UCST_CIPHER_SUITE_6_MASK   0x000000FFUL
#define PMB_CRYPTO_UCST_CIPHER_SUITE_6_WIDTH  8
#define PMB_CRYPTO_UCST_CIPHER_SUITE_6_SHIFT  0
#define PMB_CRYPTO_UCST_CIPHER_SUITE_6_SIGNED 0

/* Register PEER_UCST_MIC_KEY_0_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_6        0x18D4
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_0_6    0xA500D8D4UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_6_SIGNED 0

/* Register PEER_UCST_MIC_KEY_1_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_6        0x18D8
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_1_6    0xA500D8D8UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_6_SIGNED 0

/* Register PEER_UCST_MIC_KEY_2_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_6        0x18DC
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_2_6    0xA500D8DCUL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_6_SIGNED 0

/* Register PEER_UCST_MIC_KEY_3_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_6        0x18E0
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_3_6    0xA500D8E0UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_6_SIGNED 0

/* Register PEER_UCST_MIC_KEY_4_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_6        0x18E4
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_4_6    0xA500D8E4UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_6_SIGNED 0

/* Register PEER_UCST_MIC_KEY_5_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_6        0x18E8
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_5_6    0xA500D8E8UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_6_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_6_WIDTH  8
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_6_SIGNED 0

/* Register PEER_UCST_KEY_0_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_0_6        0x18EC
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_0_6    0xA500D8ECUL

#define PMB_CRYPTO_PEER_UCST_KEY_0_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_0_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_0_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_0_6_SIGNED 0

/* Register PEER_UCST_KEY_1_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_1_6        0x18F0
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_1_6    0xA500D8F0UL

#define PMB_CRYPTO_PEER_UCST_KEY_1_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_1_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_1_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_1_6_SIGNED 0

/* Register PEER_UCST_KEY_2_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_2_6        0x18F4
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_2_6    0xA500D8F4UL

#define PMB_CRYPTO_PEER_UCST_KEY_2_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_2_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_2_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_2_6_SIGNED 0

/* Register PEER_UCST_KEY_3_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_3_6        0x18F8
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_3_6    0xA500D8F8UL

#define PMB_CRYPTO_PEER_UCST_KEY_3_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_3_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_3_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_3_6_SIGNED 0

/* Register PEER_UCST_KEY_4_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_4_6        0x18FC
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_4_6    0xA500D8FCUL

#define PMB_CRYPTO_PEER_UCST_KEY_4_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_4_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_4_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_4_6_SIGNED 0

/* Register PEER_UCST_KEY_5_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_5_6        0x1900
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_5_6    0xA500D900UL

#define PMB_CRYPTO_PEER_UCST_KEY_5_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_5_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_5_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_5_6_SIGNED 0

/* Register PEER_UCST_KEY_6_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_6_6        0x1904
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_6_6    0xA500D904UL

#define PMB_CRYPTO_PEER_UCST_KEY_6_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_6_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_6_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_6_6_SIGNED 0

/* Register PEER_UCST_KEY_7_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_7_6        0x1908
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_7_6    0xA500D908UL

#define PMB_CRYPTO_PEER_UCST_KEY_7_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_7_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_7_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_7_6_SIGNED 0

/* Register PEER_UCST_KEY_8_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_8_6        0x190C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_8_6    0xA500D90CUL

#define PMB_CRYPTO_PEER_UCST_KEY_8_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_8_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_8_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_8_6_SIGNED 0

/* Register PEER_UCST_KEY_9_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_9_6        0x1910
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_9_6    0xA500D910UL

#define PMB_CRYPTO_PEER_UCST_KEY_9_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_9_6_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_9_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_9_6_SIGNED 0

/* Register PEER_UCST_KEY_10_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_10_6        0x1914
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_10_6    0xA500D914UL

#define PMB_CRYPTO_PEER_UCST_KEY_10_6_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_10_6_WIDTH  16
#define PMB_CRYPTO_PEER_UCST_KEY_10_6_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_10_6_SIGNED 0

/* Register BCST_CIPHER_SUITE_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_BCST_CIPHER_SUITE_6        0x1918
#define ABS_PMB_CRYPTO_BCST_CIPHER_SUITE_6    0xA500D918UL

#define PMB_CRYPTO_BCST_CIPHER_SUITE_6_MASK   0x000000FFUL
#define PMB_CRYPTO_BCST_CIPHER_SUITE_6_WIDTH  8
#define PMB_CRYPTO_BCST_CIPHER_SUITE_6_SHIFT  0
#define PMB_CRYPTO_BCST_CIPHER_SUITE_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_0_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_6        0x191C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_6    0xA500D91CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_1_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_6        0x1920
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_6    0xA500D920UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_2_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_6        0x1924
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_6    0xA500D924UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_3_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_6        0x1928
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_6    0xA500D928UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_4_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_6        0x192C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_6    0xA500D92CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_5_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_6        0x1930
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_6    0xA500D930UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_6_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_6_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_0_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_6        0x1934
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_6    0xA500D934UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_1_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_6        0x1938
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_6    0xA500D938UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_2_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_6        0x193C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_6    0xA500D93CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_3_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_6        0x1940
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_6    0xA500D940UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_4_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_6        0x1944
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_6    0xA500D944UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_5_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_6        0x1948
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_6    0xA500D948UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_6_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_6_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_0_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_6        0x194C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_6    0xA500D94CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_1_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_6        0x1950
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_6    0xA500D950UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_2_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_6        0x1954
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_6    0xA500D954UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_3_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_6        0x1958
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_6    0xA500D958UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_4_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_6        0x195C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_6    0xA500D95CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_5_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_6        0x1960
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_6    0xA500D960UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_6_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_6_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_0_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_6        0x1964
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_6    0xA500D964UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_1_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_6        0x1968
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_6    0xA500D968UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_2_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_6        0x196C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_6    0xA500D96CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_3_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_6        0x1970
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_6    0xA500D970UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_4_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_6        0x1974
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_6    0xA500D974UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_6_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_5_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_6        0x1978
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_6    0xA500D978UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_6_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_6_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_6_SIGNED 0

/* Register PEER_BCST_KEY_0_0_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_6        0x197C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_0_6    0xA500D97CUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_0_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_6_SIGNED 0

/* Register PEER_BCST_KEY_0_1_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_6        0x1980
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_1_6    0xA500D980UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_1_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_6_SIGNED 0

/* Register PEER_BCST_KEY_0_2_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_6        0x1984
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_2_6    0xA500D984UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_2_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_6_SIGNED 0

/* Register PEER_BCST_KEY_0_3_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_6        0x1988
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_3_6    0xA500D988UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_3_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_6_SIGNED 0

/* Register PEER_BCST_KEY_0_4_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_6        0x198C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_4_6    0xA500D98CUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_4_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_6_SIGNED 0

/* Register PEER_BCST_KEY_0_5_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_6        0x1990
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_5_6    0xA500D990UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_5_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_6_SIGNED 0

/* Register PEER_BCST_KEY_0_6_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_6        0x1994
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_6_6    0xA500D994UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_6_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_6_SIGNED 0

/* Register PEER_BCST_KEY_0_7_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_6        0x1998
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_7_6    0xA500D998UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_7_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_6_SIGNED 0

/* Register PEER_BCST_KEY_0_8_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_6        0x199C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_8_6    0xA500D99CUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_8_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_6_SIGNED 0

/* Register PEER_BCST_KEY_0_9_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_6        0x19A0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_9_6    0xA500D9A0UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_9_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_6_SIGNED 0

/* Register PEER_BCST_KEY_0_10_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_6        0x19A4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_10_6    0xA500D9A4UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_10_6_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_6_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_6_SIGNED 0

/* Register PEER_BCST_KEY_1_0_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_6        0x19A8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_0_6    0xA500D9A8UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_0_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_6_SIGNED 0

/* Register PEER_BCST_KEY_1_1_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_6        0x19AC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_1_6    0xA500D9ACUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_1_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_6_SIGNED 0

/* Register PEER_BCST_KEY_1_2_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_6        0x19B0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_2_6    0xA500D9B0UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_2_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_6_SIGNED 0

/* Register PEER_BCST_KEY_1_3_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_6        0x19B4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_3_6    0xA500D9B4UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_3_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_6_SIGNED 0

/* Register PEER_BCST_KEY_1_4_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_6        0x19B8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_4_6    0xA500D9B8UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_4_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_6_SIGNED 0

/* Register PEER_BCST_KEY_1_5_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_6        0x19BC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_5_6    0xA500D9BCUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_5_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_6_SIGNED 0

/* Register PEER_BCST_KEY_1_6_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_6        0x19C0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_6_6    0xA500D9C0UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_6_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_6_SIGNED 0

/* Register PEER_BCST_KEY_1_7_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_6        0x19C4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_7_6    0xA500D9C4UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_7_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_6_SIGNED 0

/* Register PEER_BCST_KEY_1_8_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_6        0x19C8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_8_6    0xA500D9C8UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_8_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_6_SIGNED 0

/* Register PEER_BCST_KEY_1_9_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_6        0x19CC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_9_6    0xA500D9CCUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_9_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_6_SIGNED 0

/* Register PEER_BCST_KEY_1_10_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_6        0x19D0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_10_6    0xA500D9D0UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_10_6_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_6_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_6_SIGNED 0

/* Register PEER_BCST_KEY_2_0_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_6        0x19D4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_0_6    0xA500D9D4UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_0_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_6_SIGNED 0

/* Register PEER_BCST_KEY_2_1_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_6        0x19D8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_1_6    0xA500D9D8UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_1_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_6_SIGNED 0

/* Register PEER_BCST_KEY_2_2_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_6        0x19DC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_2_6    0xA500D9DCUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_2_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_6_SIGNED 0

/* Register PEER_BCST_KEY_2_3_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_6        0x19E0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_3_6    0xA500D9E0UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_3_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_6_SIGNED 0

/* Register PEER_BCST_KEY_2_4_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_6        0x19E4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_4_6    0xA500D9E4UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_4_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_6_SIGNED 0

/* Register PEER_BCST_KEY_2_5_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_6        0x19E8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_5_6    0xA500D9E8UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_5_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_6_SIGNED 0

/* Register PEER_BCST_KEY_2_6_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_6        0x19EC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_6_6    0xA500D9ECUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_6_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_6_SIGNED 0

/* Register PEER_BCST_KEY_2_7_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_6        0x19F0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_7_6    0xA500D9F0UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_7_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_6_SIGNED 0

/* Register PEER_BCST_KEY_2_8_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_6        0x19F4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_8_6    0xA500D9F4UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_8_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_6_SIGNED 0

/* Register PEER_BCST_KEY_2_9_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_6        0x19F8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_9_6    0xA500D9F8UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_9_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_6_SIGNED 0

/* Register PEER_BCST_KEY_2_10_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_6        0x19FC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_10_6    0xA500D9FCUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_10_6_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_6_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_6_SIGNED 0

/* Register PEER_BCST_KEY_3_0_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_6        0x1A00
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_0_6    0xA500DA00UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_0_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_6_SIGNED 0

/* Register PEER_BCST_KEY_3_1_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_6        0x1A04
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_1_6    0xA500DA04UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_1_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_6_SIGNED 0

/* Register PEER_BCST_KEY_3_2_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_6        0x1A08
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_2_6    0xA500DA08UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_2_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_6_SIGNED 0

/* Register PEER_BCST_KEY_3_3_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_6        0x1A0C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_3_6    0xA500DA0CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_3_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_6_SIGNED 0

/* Register PEER_BCST_KEY_3_4_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_6        0x1A10
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_4_6    0xA500DA10UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_4_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_6_SIGNED 0

/* Register PEER_BCST_KEY_3_5_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_6        0x1A14
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_5_6    0xA500DA14UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_5_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_6_SIGNED 0

/* Register PEER_BCST_KEY_3_6_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_6        0x1A18
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_6_6    0xA500DA18UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_6_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_6_SIGNED 0

/* Register PEER_BCST_KEY_3_7_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_6        0x1A1C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_7_6    0xA500DA1CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_7_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_6_SIGNED 0

/* Register PEER_BCST_KEY_3_8_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_6        0x1A20
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_8_6    0xA500DA20UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_8_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_6_SIGNED 0

/* Register PEER_BCST_KEY_3_9_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_6        0x1A24
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_9_6    0xA500DA24UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_9_6_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_6_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_6_SIGNED 0

/* Register PEER_BCST_KEY_3_10_6 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_6        0x1A28
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_10_6    0xA500DA28UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_10_6_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_6_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_6_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_6_SIGNED 0

/* Register PEER_DB_VALID_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_DB_VALID_7        0x1A2C
#define ABS_PMB_CRYPTO_PEER_DB_VALID_7    0xA500DA2CUL

#define PMB_CRYPTO_PEER_DB_VALID_7_MASK   0x00000001UL
#define PMB_CRYPTO_PEER_DB_VALID_7_WIDTH  1
#define PMB_CRYPTO_PEER_DB_VALID_7_SHIFT  0
#define PMB_CRYPTO_PEER_DB_VALID_7_SIGNED 0

/* Register PEER_ADDR_0_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_0_7        0x1A30
#define ABS_PMB_CRYPTO_PEER_ADDR_0_7    0xA500DA30UL

#define PMB_CRYPTO_PEER_ADDR_0_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_0_7_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_0_7_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_0_7_SIGNED 0

/* Register PEER_ADDR_1_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_ADDR_1_7        0x1A34
#define ABS_PMB_CRYPTO_PEER_ADDR_1_7    0xA500DA34UL

#define PMB_CRYPTO_PEER_ADDR_1_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_ADDR_1_7_WIDTH  24
#define PMB_CRYPTO_PEER_ADDR_1_7_SHIFT  0
#define PMB_CRYPTO_PEER_ADDR_1_7_SIGNED 0

/* Register PEER_VIF_ADDR_0_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_0_7        0x1A38
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_0_7    0xA500DA38UL

#define PMB_CRYPTO_PEER_VIF_ADDR_0_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_0_7_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_0_7_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_0_7_SIGNED 0

/* Register PEER_VIF_ADDR_1_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_VIF_ADDR_1_7        0x1A3C
#define ABS_PMB_CRYPTO_PEER_VIF_ADDR_1_7    0xA500DA3CUL

#define PMB_CRYPTO_PEER_VIF_ADDR_1_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_VIF_ADDR_1_7_WIDTH  24
#define PMB_CRYPTO_PEER_VIF_ADDR_1_7_SHIFT  0
#define PMB_CRYPTO_PEER_VIF_ADDR_1_7_SIGNED 0

/* Register PEER_KEY_VALID_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_KEY_VALID_7        0x1A40
#define ABS_PMB_CRYPTO_PEER_KEY_VALID_7    0xA500DA40UL

#define PMB_CRYPTO_PEER_KEY_VALID_7_MASK   0x00000003UL
#define PMB_CRYPTO_PEER_KEY_VALID_7_WIDTH  2
#define PMB_CRYPTO_PEER_KEY_VALID_7_SHIFT  0
#define PMB_CRYPTO_PEER_KEY_VALID_7_SIGNED 0

/* Register UCST_CIPHER_SUITE_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_UCST_CIPHER_SUITE_7        0x1A44
#define ABS_PMB_CRYPTO_UCST_CIPHER_SUITE_7    0xA500DA44UL

#define PMB_CRYPTO_UCST_CIPHER_SUITE_7_MASK   0x000000FFUL
#define PMB_CRYPTO_UCST_CIPHER_SUITE_7_WIDTH  8
#define PMB_CRYPTO_UCST_CIPHER_SUITE_7_SHIFT  0
#define PMB_CRYPTO_UCST_CIPHER_SUITE_7_SIGNED 0

/* Register PEER_UCST_MIC_KEY_0_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_7        0x1A48
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_0_7    0xA500DA48UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_0_7_SIGNED 0

/* Register PEER_UCST_MIC_KEY_1_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_7        0x1A4C
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_1_7    0xA500DA4CUL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_1_7_SIGNED 0

/* Register PEER_UCST_MIC_KEY_2_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_7        0x1A50
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_2_7    0xA500DA50UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_2_7_SIGNED 0

/* Register PEER_UCST_MIC_KEY_3_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_7        0x1A54
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_3_7    0xA500DA54UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_3_7_SIGNED 0

/* Register PEER_UCST_MIC_KEY_4_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_7        0x1A58
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_4_7    0xA500DA58UL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_4_7_SIGNED 0

/* Register PEER_UCST_MIC_KEY_5_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_7        0x1A5C
#define ABS_PMB_CRYPTO_PEER_UCST_MIC_KEY_5_7    0xA500DA5CUL

#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_7_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_7_WIDTH  8
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_MIC_KEY_5_7_SIGNED 0

/* Register PEER_UCST_KEY_0_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_0_7        0x1A60
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_0_7    0xA500DA60UL

#define PMB_CRYPTO_PEER_UCST_KEY_0_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_0_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_0_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_0_7_SIGNED 0

/* Register PEER_UCST_KEY_1_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_1_7        0x1A64
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_1_7    0xA500DA64UL

#define PMB_CRYPTO_PEER_UCST_KEY_1_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_1_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_1_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_1_7_SIGNED 0

/* Register PEER_UCST_KEY_2_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_2_7        0x1A68
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_2_7    0xA500DA68UL

#define PMB_CRYPTO_PEER_UCST_KEY_2_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_2_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_2_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_2_7_SIGNED 0

/* Register PEER_UCST_KEY_3_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_3_7        0x1A6C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_3_7    0xA500DA6CUL

#define PMB_CRYPTO_PEER_UCST_KEY_3_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_3_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_3_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_3_7_SIGNED 0

/* Register PEER_UCST_KEY_4_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_4_7        0x1A70
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_4_7    0xA500DA70UL

#define PMB_CRYPTO_PEER_UCST_KEY_4_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_4_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_4_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_4_7_SIGNED 0

/* Register PEER_UCST_KEY_5_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_5_7        0x1A74
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_5_7    0xA500DA74UL

#define PMB_CRYPTO_PEER_UCST_KEY_5_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_5_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_5_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_5_7_SIGNED 0

/* Register PEER_UCST_KEY_6_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_6_7        0x1A78
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_6_7    0xA500DA78UL

#define PMB_CRYPTO_PEER_UCST_KEY_6_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_6_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_6_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_6_7_SIGNED 0

/* Register PEER_UCST_KEY_7_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_7_7        0x1A7C
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_7_7    0xA500DA7CUL

#define PMB_CRYPTO_PEER_UCST_KEY_7_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_7_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_7_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_7_7_SIGNED 0

/* Register PEER_UCST_KEY_8_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_8_7        0x1A80
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_8_7    0xA500DA80UL

#define PMB_CRYPTO_PEER_UCST_KEY_8_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_8_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_8_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_8_7_SIGNED 0

/* Register PEER_UCST_KEY_9_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_9_7        0x1A84
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_9_7    0xA500DA84UL

#define PMB_CRYPTO_PEER_UCST_KEY_9_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_9_7_WIDTH  24
#define PMB_CRYPTO_PEER_UCST_KEY_9_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_9_7_SIGNED 0

/* Register PEER_UCST_KEY_10_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_UCST_KEY_10_7        0x1A88
#define ABS_PMB_CRYPTO_PEER_UCST_KEY_10_7    0xA500DA88UL

#define PMB_CRYPTO_PEER_UCST_KEY_10_7_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_UCST_KEY_10_7_WIDTH  16
#define PMB_CRYPTO_PEER_UCST_KEY_10_7_SHIFT  0
#define PMB_CRYPTO_PEER_UCST_KEY_10_7_SIGNED 0

/* Register BCST_CIPHER_SUITE_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_BCST_CIPHER_SUITE_7        0x1A8C
#define ABS_PMB_CRYPTO_BCST_CIPHER_SUITE_7    0xA500DA8CUL

#define PMB_CRYPTO_BCST_CIPHER_SUITE_7_MASK   0x000000FFUL
#define PMB_CRYPTO_BCST_CIPHER_SUITE_7_WIDTH  8
#define PMB_CRYPTO_BCST_CIPHER_SUITE_7_SHIFT  0
#define PMB_CRYPTO_BCST_CIPHER_SUITE_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_0_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_7        0x1A90
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_7    0xA500DA90UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_0_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_1_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_7        0x1A94
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_7    0xA500DA94UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_1_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_2_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_7        0x1A98
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_7    0xA500DA98UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_2_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_3_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_7        0x1A9C
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_7    0xA500DA9CUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_3_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_4_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_7        0x1AA0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_7    0xA500DAA0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_4_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_0_5_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_7        0x1AA4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_7    0xA500DAA4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_7_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_7_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_0_5_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_0_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_7        0x1AA8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_7    0xA500DAA8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_0_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_1_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_7        0x1AAC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_7    0xA500DAACUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_1_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_2_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_7        0x1AB0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_7    0xA500DAB0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_2_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_3_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_7        0x1AB4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_7    0xA500DAB4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_3_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_4_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_7        0x1AB8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_7    0xA500DAB8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_4_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_1_5_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_7        0x1ABC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_7    0xA500DABCUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_7_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_7_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_1_5_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_0_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_7        0x1AC0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_7    0xA500DAC0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_0_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_1_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_7        0x1AC4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_7    0xA500DAC4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_1_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_2_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_7        0x1AC8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_7    0xA500DAC8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_2_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_3_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_7        0x1ACC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_7    0xA500DACCUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_3_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_4_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_7        0x1AD0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_7    0xA500DAD0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_4_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_2_5_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_7        0x1AD4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_7    0xA500DAD4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_7_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_7_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_2_5_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_0_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_7        0x1AD8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_7    0xA500DAD8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_0_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_1_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_7        0x1ADC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_7    0xA500DADCUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_1_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_2_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_7        0x1AE0
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_7    0xA500DAE0UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_2_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_3_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_7        0x1AE4
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_7    0xA500DAE4UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_3_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_4_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_7        0x1AE8
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_7    0xA500DAE8UL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_4_7_SIGNED 0

/* Register PEER_BCST_MIC_KEY_3_5_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_7        0x1AEC
#define ABS_PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_7    0xA500DAECUL

#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_7_MASK   0x000000FFUL
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_7_WIDTH  8
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_MIC_KEY_3_5_7_SIGNED 0

/* Register PEER_BCST_KEY_0_0_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_7        0x1AF0
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_0_7    0xA500DAF0UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_0_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_0_7_SIGNED 0

/* Register PEER_BCST_KEY_0_1_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_7        0x1AF4
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_1_7    0xA500DAF4UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_1_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_1_7_SIGNED 0

/* Register PEER_BCST_KEY_0_2_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_7        0x1AF8
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_2_7    0xA500DAF8UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_2_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_2_7_SIGNED 0

/* Register PEER_BCST_KEY_0_3_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_7        0x1AFC
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_3_7    0xA500DAFCUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_3_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_3_7_SIGNED 0

/* Register PEER_BCST_KEY_0_4_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_7        0x1B00
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_4_7    0xA500DB00UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_4_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_4_7_SIGNED 0

/* Register PEER_BCST_KEY_0_5_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_7        0x1B04
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_5_7    0xA500DB04UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_5_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_5_7_SIGNED 0

/* Register PEER_BCST_KEY_0_6_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_7        0x1B08
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_6_7    0xA500DB08UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_6_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_6_7_SIGNED 0

/* Register PEER_BCST_KEY_0_7_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_7        0x1B0C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_7_7    0xA500DB0CUL

#define PMB_CRYPTO_PEER_BCST_KEY_0_7_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_7_7_SIGNED 0

/* Register PEER_BCST_KEY_0_8_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_7        0x1B10
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_8_7    0xA500DB10UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_8_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_8_7_SIGNED 0

/* Register PEER_BCST_KEY_0_9_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_7        0x1B14
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_9_7    0xA500DB14UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_9_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_9_7_SIGNED 0

/* Register PEER_BCST_KEY_0_10_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_7        0x1B18
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_0_10_7    0xA500DB18UL

#define PMB_CRYPTO_PEER_BCST_KEY_0_10_7_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_7_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_0_10_7_SIGNED 0

/* Register PEER_BCST_KEY_1_0_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_7        0x1B1C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_0_7    0xA500DB1CUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_0_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_0_7_SIGNED 0

/* Register PEER_BCST_KEY_1_1_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_7        0x1B20
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_1_7    0xA500DB20UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_1_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_1_7_SIGNED 0

/* Register PEER_BCST_KEY_1_2_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_7        0x1B24
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_2_7    0xA500DB24UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_2_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_2_7_SIGNED 0

/* Register PEER_BCST_KEY_1_3_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_7        0x1B28
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_3_7    0xA500DB28UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_3_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_3_7_SIGNED 0

/* Register PEER_BCST_KEY_1_4_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_7        0x1B2C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_4_7    0xA500DB2CUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_4_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_4_7_SIGNED 0

/* Register PEER_BCST_KEY_1_5_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_7        0x1B30
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_5_7    0xA500DB30UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_5_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_5_7_SIGNED 0

/* Register PEER_BCST_KEY_1_6_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_7        0x1B34
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_6_7    0xA500DB34UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_6_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_6_7_SIGNED 0

/* Register PEER_BCST_KEY_1_7_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_7        0x1B38
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_7_7    0xA500DB38UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_7_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_7_7_SIGNED 0

/* Register PEER_BCST_KEY_1_8_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_7        0x1B3C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_8_7    0xA500DB3CUL

#define PMB_CRYPTO_PEER_BCST_KEY_1_8_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_8_7_SIGNED 0

/* Register PEER_BCST_KEY_1_9_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_7        0x1B40
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_9_7    0xA500DB40UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_9_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_9_7_SIGNED 0

/* Register PEER_BCST_KEY_1_10_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_7        0x1B44
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_1_10_7    0xA500DB44UL

#define PMB_CRYPTO_PEER_BCST_KEY_1_10_7_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_7_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_1_10_7_SIGNED 0

/* Register PEER_BCST_KEY_2_0_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_7        0x1B48
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_0_7    0xA500DB48UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_0_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_0_7_SIGNED 0

/* Register PEER_BCST_KEY_2_1_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_7        0x1B4C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_1_7    0xA500DB4CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_1_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_1_7_SIGNED 0

/* Register PEER_BCST_KEY_2_2_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_7        0x1B50
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_2_7    0xA500DB50UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_2_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_2_7_SIGNED 0

/* Register PEER_BCST_KEY_2_3_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_7        0x1B54
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_3_7    0xA500DB54UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_3_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_3_7_SIGNED 0

/* Register PEER_BCST_KEY_2_4_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_7        0x1B58
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_4_7    0xA500DB58UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_4_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_4_7_SIGNED 0

/* Register PEER_BCST_KEY_2_5_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_7        0x1B5C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_5_7    0xA500DB5CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_5_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_5_7_SIGNED 0

/* Register PEER_BCST_KEY_2_6_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_7        0x1B60
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_6_7    0xA500DB60UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_6_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_6_7_SIGNED 0

/* Register PEER_BCST_KEY_2_7_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_7        0x1B64
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_7_7    0xA500DB64UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_7_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_7_7_SIGNED 0

/* Register PEER_BCST_KEY_2_8_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_7        0x1B68
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_8_7    0xA500DB68UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_8_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_8_7_SIGNED 0

/* Register PEER_BCST_KEY_2_9_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_7        0x1B6C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_9_7    0xA500DB6CUL

#define PMB_CRYPTO_PEER_BCST_KEY_2_9_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_9_7_SIGNED 0

/* Register PEER_BCST_KEY_2_10_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_7        0x1B70
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_2_10_7    0xA500DB70UL

#define PMB_CRYPTO_PEER_BCST_KEY_2_10_7_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_7_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_2_10_7_SIGNED 0

/* Register PEER_BCST_KEY_3_0_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_7        0x1B74
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_0_7    0xA500DB74UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_0_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_0_7_SIGNED 0

/* Register PEER_BCST_KEY_3_1_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_7        0x1B78
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_1_7    0xA500DB78UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_1_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_1_7_SIGNED 0

/* Register PEER_BCST_KEY_3_2_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_7        0x1B7C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_2_7    0xA500DB7CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_2_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_2_7_SIGNED 0

/* Register PEER_BCST_KEY_3_3_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_7        0x1B80
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_3_7    0xA500DB80UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_3_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_3_7_SIGNED 0

/* Register PEER_BCST_KEY_3_4_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_7        0x1B84
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_4_7    0xA500DB84UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_4_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_4_7_SIGNED 0

/* Register PEER_BCST_KEY_3_5_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_7        0x1B88
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_5_7    0xA500DB88UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_5_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_5_7_SIGNED 0

/* Register PEER_BCST_KEY_3_6_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_7        0x1B8C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_6_7    0xA500DB8CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_6_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_6_7_SIGNED 0

/* Register PEER_BCST_KEY_3_7_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_7        0x1B90
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_7_7    0xA500DB90UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_7_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_7_7_SIGNED 0

/* Register PEER_BCST_KEY_3_8_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_7        0x1B94
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_8_7    0xA500DB94UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_8_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_8_7_SIGNED 0

/* Register PEER_BCST_KEY_3_9_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_7        0x1B98
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_9_7    0xA500DB98UL

#define PMB_CRYPTO_PEER_BCST_KEY_3_9_7_MASK   0x00FFFFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_7_WIDTH  24
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_9_7_SIGNED 0

/* Register PEER_BCST_KEY_3_10_7 (PMR_CRYPTO) */
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_7        0x1B9C
#define ABS_PMB_CRYPTO_PEER_BCST_KEY_3_10_7    0xA500DB9CUL

#define PMB_CRYPTO_PEER_BCST_KEY_3_10_7_MASK   0x0000FFFFUL
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_7_WIDTH  16
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_7_SHIFT  0
#define PMB_CRYPTO_PEER_BCST_KEY_3_10_7_SIGNED 0

/* Register UCC_GLOBAL_RAM_LEN (PMR_UCC_GRAM) */
#define PMB_GRAM_LEN                   0x0000
#define ABS_PMB_GRAM_LEN               0xA500E800UL

#define PMB_GRAM_GLOBAL_RAM_LEN_MASK   0x00FFFFFFUL
#define PMB_GRAM_GLOBAL_RAM_LEN_WIDTH  24
#define PMB_GRAM_GLOBAL_RAM_LEN_SHIFT  0
#define PMB_GRAM_GLOBAL_RAM_LEN_SIGNED 0

/* Register UCC_GLOBAL_RAM_CMIF_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_CMIF_CTRL                            0x0004
#define ABS_PMB_GRAM_CMIF_CTRL                        0xA500E804UL

#define PMB_GRAM_CMIF_DISABLE_WRITE_COMBINING_MASK    0x00000001UL
#define PMB_GRAM_CMIF_DISABLE_WRITE_COMBINING_WIDTH   1
#define PMB_GRAM_CMIF_DISABLE_WRITE_COMBINING_SHIFT   0
#define PMB_GRAM_CMIF_DISABLE_WRITE_COMBINING_SIGNED  0

#define PMB_GRAM_CMIF_DISABLE_READ_CACHING_MASK       0x00000002UL
#define PMB_GRAM_CMIF_DISABLE_READ_CACHING_WIDTH      1
#define PMB_GRAM_CMIF_DISABLE_READ_CACHING_SHIFT      1
#define PMB_GRAM_CMIF_DISABLE_READ_CACHING_SIGNED     0

#define PMB_GRAM_FFT_DISABLE_WRITE_REORDERING_MASK    0x00000004UL
#define PMB_GRAM_FFT_DISABLE_WRITE_REORDERING_WIDTH   1
#define PMB_GRAM_FFT_DISABLE_WRITE_REORDERING_SHIFT   2
#define PMB_GRAM_FFT_DISABLE_WRITE_REORDERING_SIGNED  0

#define PMB_GRAM_CMIF_INFINITE_WRITE_COMBINING_MASK   0x00000008UL
#define PMB_GRAM_CMIF_INFINITE_WRITE_COMBINING_WIDTH  1
#define PMB_GRAM_CMIF_INFINITE_WRITE_COMBINING_SHIFT  3
#define PMB_GRAM_CMIF_INFINITE_WRITE_COMBINING_SIGNED 0

#define PMB_GRAM_CMIF_TIMEOUT_WRITE_COMBINING_MASK    0x00003F00UL
#define PMB_GRAM_CMIF_TIMEOUT_WRITE_COMBINING_WIDTH   6
#define PMB_GRAM_CMIF_TIMEOUT_WRITE_COMBINING_SHIFT   8
#define PMB_GRAM_CMIF_TIMEOUT_WRITE_COMBINING_SIGNED  0

/* Register UCC_GLOBAL_RAM_STAT_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_STAT_CTRL              0x0008
#define ABS_PMB_GRAM_STAT_CTRL          0xA500E808UL

#define PMB_GRAM_STAT_REQ_SEL_MASK      0x0000FF00UL
#define PMB_GRAM_STAT_REQ_SEL_WIDTH     8
#define PMB_GRAM_STAT_REQ_SEL_SHIFT     8
#define PMB_GRAM_STAT_REQ_SEL_SIGNED    0

#define PMB_GRAM_STAT_REQ_FIRST_MASK    0x00200000UL
#define PMB_GRAM_STAT_REQ_FIRST_WIDTH   1
#define PMB_GRAM_STAT_REQ_FIRST_SHIFT   21
#define PMB_GRAM_STAT_REQ_FIRST_SIGNED  0

#define PMB_GRAM_STAT_REQ_ALL_MASK      0x00400000UL
#define PMB_GRAM_STAT_REQ_ALL_WIDTH     1
#define PMB_GRAM_STAT_REQ_ALL_SHIFT     22
#define PMB_GRAM_STAT_REQ_ALL_SIGNED    0

#define PMB_GRAM_STAT_REQ_ENABLE_MASK   0x00800000UL
#define PMB_GRAM_STAT_REQ_ENABLE_WIDTH  1
#define PMB_GRAM_STAT_REQ_ENABLE_SHIFT  23
#define PMB_GRAM_STAT_REQ_ENABLE_SIGNED 0

/* Register UCC_GLOBAL_RAM_RD_ACC_CNT (PMR_UCC_GRAM) */
#define PMB_GRAM_RD_ACC_CNT        0x0010
#define ABS_PMB_GRAM_RD_ACC_CNT    0xA500E810UL

#define PMB_GRAM_RD_ACC_CNT_MASK   0x00FFFFFFUL
#define PMB_GRAM_RD_ACC_CNT_WIDTH  24
#define PMB_GRAM_RD_ACC_CNT_SHIFT  0
#define PMB_GRAM_RD_ACC_CNT_SIGNED 0

/* Register UCC_GLOBAL_RAM_WR_ACC_CNT (PMR_UCC_GRAM) */
#define PMB_GRAM_WR_ACC_CNT        0x0014
#define ABS_PMB_GRAM_WR_ACC_CNT    0xA500E814UL

#define PMB_GRAM_WR_ACC_CNT_MASK   0x00FFFFFFUL
#define PMB_GRAM_WR_ACC_CNT_WIDTH  24
#define PMB_GRAM_WR_ACC_CNT_SHIFT  0
#define PMB_GRAM_WR_ACC_CNT_SIGNED 0

/* Register UCC_GLOBAL_RAM_RD_STALL_CNT (PMR_UCC_GRAM) */
#define PMB_GRAM_RD_STALL_CNT        0x0018
#define ABS_PMB_GRAM_RD_STALL_CNT    0xA500E818UL

#define PMB_GRAM_RD_STALL_CNT_MASK   0x00FFFFFFUL
#define PMB_GRAM_RD_STALL_CNT_WIDTH  24
#define PMB_GRAM_RD_STALL_CNT_SHIFT  0
#define PMB_GRAM_RD_STALL_CNT_SIGNED 0

/* Register UCC_GLOBAL_RAM_WR_STALL_CNT (PMR_UCC_GRAM) */
#define PMB_GRAM_WR_STALL_CNT        0x001C
#define ABS_PMB_GRAM_WR_STALL_CNT    0xA500E81CUL

#define PMB_GRAM_WR_STALL_CNT_MASK   0x00FFFFFFUL
#define PMB_GRAM_WR_STALL_CNT_WIDTH  24
#define PMB_GRAM_WR_STALL_CNT_SHIFT  0
#define PMB_GRAM_WR_STALL_CNT_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP1_REGION_L_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP1_REGION_L_BASE             0x0020
#define ABS_PMB_GRAM_MCP1_REGION_L_BASE         0xA500E820UL

#define PMB_GRAM_GRAM_MCP1_REGION_L_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP1_REGION_L_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP1_REGION_L_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP1_REGION_L_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP1_REGION_A_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP1_REGION_A_BASE             0x0024
#define ABS_PMB_GRAM_MCP1_REGION_A_BASE         0xA500E824UL

#define PMB_GRAM_GRAM_MCP1_REGION_A_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP1_REGION_A_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP1_REGION_A_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP1_REGION_A_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP1_REGION_B_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP1_REGION_B_BASE             0x0028
#define ABS_PMB_GRAM_MCP1_REGION_B_BASE         0xA500E828UL

#define PMB_GRAM_GRAM_MCP1_REGION_B_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP1_REGION_B_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP1_REGION_B_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP1_REGION_B_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP1_MEM_REMAP_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP1_MEM_REMAP_CTRL               0x002C
#define ABS_PMB_GRAM_MCP1_MEM_REMAP_CTRL           0xA500E82CUL

#define PMB_GRAM_GRAM_MCP1_LEGACY_ADDR_MODE_MASK   0x00000001UL
#define PMB_GRAM_GRAM_MCP1_LEGACY_ADDR_MODE_WIDTH  1
#define PMB_GRAM_GRAM_MCP1_LEGACY_ADDR_MODE_SHIFT  0
#define PMB_GRAM_GRAM_MCP1_LEGACY_ADDR_MODE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP2_REGION_L_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP2_REGION_L_BASE             0x0030
#define ABS_PMB_GRAM_MCP2_REGION_L_BASE         0xA500E830UL

#define PMB_GRAM_GRAM_MCP2_REGION_L_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP2_REGION_L_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP2_REGION_L_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP2_REGION_L_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP2_REGION_A_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP2_REGION_A_BASE             0x0034
#define ABS_PMB_GRAM_MCP2_REGION_A_BASE         0xA500E834UL

#define PMB_GRAM_GRAM_MCP2_REGION_A_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP2_REGION_A_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP2_REGION_A_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP2_REGION_A_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP2_REGION_B_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP2_REGION_B_BASE             0x0038
#define ABS_PMB_GRAM_MCP2_REGION_B_BASE         0xA500E838UL

#define PMB_GRAM_GRAM_MCP2_REGION_B_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP2_REGION_B_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP2_REGION_B_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP2_REGION_B_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP2_MEM_REMAP_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP2_MEM_REMAP_CTRL               0x003C
#define ABS_PMB_GRAM_MCP2_MEM_REMAP_CTRL           0xA500E83CUL

#define PMB_GRAM_GRAM_MCP2_LEGACY_ADDR_MODE_MASK   0x00000001UL
#define PMB_GRAM_GRAM_MCP2_LEGACY_ADDR_MODE_WIDTH  1
#define PMB_GRAM_GRAM_MCP2_LEGACY_ADDR_MODE_SHIFT  0
#define PMB_GRAM_GRAM_MCP2_LEGACY_ADDR_MODE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP3_REGION_L_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP3_REGION_L_BASE             0x0040
#define ABS_PMB_GRAM_MCP3_REGION_L_BASE         0xA500E840UL

#define PMB_GRAM_GRAM_MCP3_REGION_L_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP3_REGION_L_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP3_REGION_L_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP3_REGION_L_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP3_REGION_A_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP3_REGION_A_BASE             0x0044
#define ABS_PMB_GRAM_MCP3_REGION_A_BASE         0xA500E844UL

#define PMB_GRAM_GRAM_MCP3_REGION_A_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP3_REGION_A_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP3_REGION_A_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP3_REGION_A_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP3_REGION_B_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP3_REGION_B_BASE             0x0048
#define ABS_PMB_GRAM_MCP3_REGION_B_BASE         0xA500E848UL

#define PMB_GRAM_GRAM_MCP3_REGION_B_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP3_REGION_B_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP3_REGION_B_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP3_REGION_B_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP3_MEM_REMAP_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP3_MEM_REMAP_CTRL               0x004C
#define ABS_PMB_GRAM_MCP3_MEM_REMAP_CTRL           0xA500E84CUL

#define PMB_GRAM_GRAM_MCP3_LEGACY_ADDR_MODE_MASK   0x00000001UL
#define PMB_GRAM_GRAM_MCP3_LEGACY_ADDR_MODE_WIDTH  1
#define PMB_GRAM_GRAM_MCP3_LEGACY_ADDR_MODE_SHIFT  0
#define PMB_GRAM_GRAM_MCP3_LEGACY_ADDR_MODE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP4_REGION_L_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP4_REGION_L_BASE             0x0050
#define ABS_PMB_GRAM_MCP4_REGION_L_BASE         0xA500E850UL

#define PMB_GRAM_GRAM_MCP4_REGION_L_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP4_REGION_L_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP4_REGION_L_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP4_REGION_L_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP4_REGION_A_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP4_REGION_A_BASE             0x0054
#define ABS_PMB_GRAM_MCP4_REGION_A_BASE         0xA500E854UL

#define PMB_GRAM_GRAM_MCP4_REGION_A_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP4_REGION_A_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP4_REGION_A_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP4_REGION_A_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP4_REGION_B_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP4_REGION_B_BASE             0x0058
#define ABS_PMB_GRAM_MCP4_REGION_B_BASE         0xA500E858UL

#define PMB_GRAM_GRAM_MCP4_REGION_B_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP4_REGION_B_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP4_REGION_B_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP4_REGION_B_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP4_MEM_REMAP_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP4_MEM_REMAP_CTRL               0x005C
#define ABS_PMB_GRAM_MCP4_MEM_REMAP_CTRL           0xA500E85CUL

#define PMB_GRAM_GRAM_MCP4_LEGACY_ADDR_MODE_MASK   0x00000001UL
#define PMB_GRAM_GRAM_MCP4_LEGACY_ADDR_MODE_WIDTH  1
#define PMB_GRAM_GRAM_MCP4_LEGACY_ADDR_MODE_SHIFT  0
#define PMB_GRAM_GRAM_MCP4_LEGACY_ADDR_MODE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP5_REGION_L_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP5_REGION_L_BASE             0x0060
#define ABS_PMB_GRAM_MCP5_REGION_L_BASE         0xA500E860UL

#define PMB_GRAM_GRAM_MCP5_REGION_L_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP5_REGION_L_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP5_REGION_L_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP5_REGION_L_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP5_REGION_A_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP5_REGION_A_BASE             0x0064
#define ABS_PMB_GRAM_MCP5_REGION_A_BASE         0xA500E864UL

#define PMB_GRAM_GRAM_MCP5_REGION_A_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP5_REGION_A_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP5_REGION_A_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP5_REGION_A_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP5_REGION_B_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP5_REGION_B_BASE             0x0068
#define ABS_PMB_GRAM_MCP5_REGION_B_BASE         0xA500E868UL

#define PMB_GRAM_GRAM_MCP5_REGION_B_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP5_REGION_B_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP5_REGION_B_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP5_REGION_B_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP5_MEM_REMAP_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP5_MEM_REMAP_CTRL               0x006C
#define ABS_PMB_GRAM_MCP5_MEM_REMAP_CTRL           0xA500E86CUL

#define PMB_GRAM_GRAM_MCP5_LEGACY_ADDR_MODE_MASK   0x00000001UL
#define PMB_GRAM_GRAM_MCP5_LEGACY_ADDR_MODE_WIDTH  1
#define PMB_GRAM_GRAM_MCP5_LEGACY_ADDR_MODE_SHIFT  0
#define PMB_GRAM_GRAM_MCP5_LEGACY_ADDR_MODE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP6_REGION_L_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP6_REGION_L_BASE             0x0070
#define ABS_PMB_GRAM_MCP6_REGION_L_BASE         0xA500E870UL

#define PMB_GRAM_GRAM_MCP6_REGION_L_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP6_REGION_L_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP6_REGION_L_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP6_REGION_L_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP6_REGION_A_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP6_REGION_A_BASE             0x0074
#define ABS_PMB_GRAM_MCP6_REGION_A_BASE         0xA500E874UL

#define PMB_GRAM_GRAM_MCP6_REGION_A_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP6_REGION_A_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP6_REGION_A_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP6_REGION_A_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP6_REGION_B_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP6_REGION_B_BASE             0x0078
#define ABS_PMB_GRAM_MCP6_REGION_B_BASE         0xA500E878UL

#define PMB_GRAM_GRAM_MCP6_REGION_B_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP6_REGION_B_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP6_REGION_B_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP6_REGION_B_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP6_MEM_REMAP_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP6_MEM_REMAP_CTRL               0x007C
#define ABS_PMB_GRAM_MCP6_MEM_REMAP_CTRL           0xA500E87CUL

#define PMB_GRAM_GRAM_MCP6_LEGACY_ADDR_MODE_MASK   0x00000001UL
#define PMB_GRAM_GRAM_MCP6_LEGACY_ADDR_MODE_WIDTH  1
#define PMB_GRAM_GRAM_MCP6_LEGACY_ADDR_MODE_SHIFT  0
#define PMB_GRAM_GRAM_MCP6_LEGACY_ADDR_MODE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_CONTROL (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_CONTROL                         0x0080
#define ABS_PMB_GRAM_MPU_CONTROL                     0xA500E880UL

#define PMB_GRAM_MPU_GRAM_READONLY_ENABLE_MASK       0x00000001UL
#define PMB_GRAM_MPU_GRAM_READONLY_ENABLE_WIDTH      1
#define PMB_GRAM_MPU_GRAM_READONLY_ENABLE_SHIFT      0
#define PMB_GRAM_MPU_GRAM_READONLY_ENABLE_SIGNED     0

#define PMB_GRAM_MPU_GRAM_NO_DCP_ENABLE_MASK         0x00000002UL
#define PMB_GRAM_MPU_GRAM_NO_DCP_ENABLE_WIDTH        1
#define PMB_GRAM_MPU_GRAM_NO_DCP_ENABLE_SHIFT        1
#define PMB_GRAM_MPU_GRAM_NO_DCP_ENABLE_SIGNED       0

#define PMB_GRAM_MPU_GRAM_EDC_ENABLE_MASK            0x00000004UL
#define PMB_GRAM_MPU_GRAM_EDC_ENABLE_WIDTH           1
#define PMB_GRAM_MPU_GRAM_EDC_ENABLE_SHIFT           2
#define PMB_GRAM_MPU_GRAM_EDC_ENABLE_SIGNED          0

#define PMB_GRAM_MPU_GRAM_HOST_ENABLE_MASK           0x00000008UL
#define PMB_GRAM_MPU_GRAM_HOST_ENABLE_WIDTH          1
#define PMB_GRAM_MPU_GRAM_HOST_ENABLE_SHIFT          3
#define PMB_GRAM_MPU_GRAM_HOST_ENABLE_SIGNED         0

#define PMB_GRAM_MPU_GRAM_MCP0_ENABLE_MASK           0x00000010UL
#define PMB_GRAM_MPU_GRAM_MCP0_ENABLE_WIDTH          1
#define PMB_GRAM_MPU_GRAM_MCP0_ENABLE_SHIFT          4
#define PMB_GRAM_MPU_GRAM_MCP0_ENABLE_SIGNED         0

#define PMB_GRAM_MPU_GRAM_MCP1_ENABLE_MASK           0x00000020UL
#define PMB_GRAM_MPU_GRAM_MCP1_ENABLE_WIDTH          1
#define PMB_GRAM_MPU_GRAM_MCP1_ENABLE_SHIFT          5
#define PMB_GRAM_MPU_GRAM_MCP1_ENABLE_SIGNED         0

#define PMB_GRAM_MPU_GRAM_MCP2_ENABLE_MASK           0x00000040UL
#define PMB_GRAM_MPU_GRAM_MCP2_ENABLE_WIDTH          1
#define PMB_GRAM_MPU_GRAM_MCP2_ENABLE_SHIFT          6
#define PMB_GRAM_MPU_GRAM_MCP2_ENABLE_SIGNED         0

#define PMB_GRAM_MPU_GRAM_MCP3_ENABLE_MASK           0x00000080UL
#define PMB_GRAM_MPU_GRAM_MCP3_ENABLE_WIDTH          1
#define PMB_GRAM_MPU_GRAM_MCP3_ENABLE_SHIFT          7
#define PMB_GRAM_MPU_GRAM_MCP3_ENABLE_SIGNED         0

#define PMB_GRAM_MPU_GRAM_MCP4_ENABLE_MASK           0x00000100UL
#define PMB_GRAM_MPU_GRAM_MCP4_ENABLE_WIDTH          1
#define PMB_GRAM_MPU_GRAM_MCP4_ENABLE_SHIFT          8
#define PMB_GRAM_MPU_GRAM_MCP4_ENABLE_SIGNED         0

#define PMB_GRAM_MPU_GRAM_MCP5_ENABLE_MASK           0x00000200UL
#define PMB_GRAM_MPU_GRAM_MCP5_ENABLE_WIDTH          1
#define PMB_GRAM_MPU_GRAM_MCP5_ENABLE_SHIFT          9
#define PMB_GRAM_MPU_GRAM_MCP5_ENABLE_SIGNED         0

#define PMB_GRAM_MPU_GRAM_FFT0_ENABLE_MASK           0x00000400UL
#define PMB_GRAM_MPU_GRAM_FFT0_ENABLE_WIDTH          1
#define PMB_GRAM_MPU_GRAM_FFT0_ENABLE_SHIFT          10
#define PMB_GRAM_MPU_GRAM_FFT0_ENABLE_SIGNED         0

#define PMB_GRAM_MPU_GRAM_FFT1_ENABLE_MASK           0x00000800UL
#define PMB_GRAM_MPU_GRAM_FFT1_ENABLE_WIDTH          1
#define PMB_GRAM_MPU_GRAM_FFT1_ENABLE_SHIFT          11
#define PMB_GRAM_MPU_GRAM_FFT1_ENABLE_SIGNED         0

#define PMB_GRAM_MPU_GRAM_FFT2_ENABLE_MASK           0x00001000UL
#define PMB_GRAM_MPU_GRAM_FFT2_ENABLE_WIDTH          1
#define PMB_GRAM_MPU_GRAM_FFT2_ENABLE_SHIFT          12
#define PMB_GRAM_MPU_GRAM_FFT2_ENABLE_SIGNED         0

#define PMB_GRAM_MPU_GRAM_FFT3_ENABLE_MASK           0x00002000UL
#define PMB_GRAM_MPU_GRAM_FFT3_ENABLE_WIDTH          1
#define PMB_GRAM_MPU_GRAM_FFT3_ENABLE_SHIFT          13
#define PMB_GRAM_MPU_GRAM_FFT3_ENABLE_SIGNED         0

#define PMB_GRAM_MPU_GRAM_FFT4_ENABLE_MASK           0x00004000UL
#define PMB_GRAM_MPU_GRAM_FFT4_ENABLE_WIDTH          1
#define PMB_GRAM_MPU_GRAM_FFT4_ENABLE_SHIFT          14
#define PMB_GRAM_MPU_GRAM_FFT4_ENABLE_SIGNED         0

#define PMB_GRAM_MPU_GRAM_FFT5_ENABLE_MASK           0x00008000UL
#define PMB_GRAM_MPU_GRAM_FFT5_ENABLE_WIDTH          1
#define PMB_GRAM_MPU_GRAM_FFT5_ENABLE_SHIFT          15
#define PMB_GRAM_MPU_GRAM_FFT5_ENABLE_SIGNED         0

#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_ENABLE_MASK   0x00800000UL
#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_ENABLE_WIDTH  1
#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_ENABLE_SHIFT  23
#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_ENABLE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_READONLY_START (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_READONLY_START             0x0084
#define ABS_PMB_GRAM_MPU_READONLY_START         0xA500E884UL

#define PMB_GRAM_MPU_GRAM_READONLY_START_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_READONLY_START_WIDTH  24
#define PMB_GRAM_MPU_GRAM_READONLY_START_SHIFT  0
#define PMB_GRAM_MPU_GRAM_READONLY_START_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_READONLY_END (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_READONLY_END             0x0088
#define ABS_PMB_GRAM_MPU_READONLY_END         0xA500E888UL

#define PMB_GRAM_MPU_GRAM_READONLY_END_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_READONLY_END_WIDTH  24
#define PMB_GRAM_MPU_GRAM_READONLY_END_SHIFT  0
#define PMB_GRAM_MPU_GRAM_READONLY_END_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_MCU_ECU_HOLE_START (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_MCU_ECU_HOLE_START             0x008C
#define ABS_PMB_GRAM_MPU_MCU_ECU_HOLE_START         0xA500E88CUL

#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_START_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_START_WIDTH  24
#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_START_SHIFT  0
#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_START_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_MCU_ECU_HOLE_END (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_MCU_ECU_HOLE_END             0x0090
#define ABS_PMB_GRAM_MPU_MCU_ECU_HOLE_END         0xA500E890UL

#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_END_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_END_WIDTH  24
#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_END_SHIFT  0
#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_END_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_MCP_START_0 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_MCP_START_0             0x0094
#define ABS_PMB_GRAM_MPU_MCP_START_0         0xA500E894UL

#define PMB_GRAM_MPU_GRAM_MCP_START_0_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_MCP_START_0_WIDTH  24
#define PMB_GRAM_MPU_GRAM_MCP_START_0_SHIFT  0
#define PMB_GRAM_MPU_GRAM_MCP_START_0_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_MCP_END_0 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_MCP_END_0             0x0098
#define ABS_PMB_GRAM_MPU_MCP_END_0         0xA500E898UL

#define PMB_GRAM_MPU_GRAM_MCP_END_0_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_MCP_END_0_WIDTH  24
#define PMB_GRAM_MPU_GRAM_MCP_END_0_SHIFT  0
#define PMB_GRAM_MPU_GRAM_MCP_END_0_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_MCP_START_1 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_MCP_START_1             0x009C
#define ABS_PMB_GRAM_MPU_MCP_START_1         0xA500E89CUL

#define PMB_GRAM_MPU_GRAM_MCP_START_1_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_MCP_START_1_WIDTH  24
#define PMB_GRAM_MPU_GRAM_MCP_START_1_SHIFT  0
#define PMB_GRAM_MPU_GRAM_MCP_START_1_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_MCP_END_1 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_MCP_END_1             0x00A0
#define ABS_PMB_GRAM_MPU_MCP_END_1         0xA500E8A0UL

#define PMB_GRAM_MPU_GRAM_MCP_END_1_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_MCP_END_1_WIDTH  24
#define PMB_GRAM_MPU_GRAM_MCP_END_1_SHIFT  0
#define PMB_GRAM_MPU_GRAM_MCP_END_1_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_MCP_START_2 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_MCP_START_2             0x00A4
#define ABS_PMB_GRAM_MPU_MCP_START_2         0xA500E8A4UL

#define PMB_GRAM_MPU_GRAM_MCP_START_2_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_MCP_START_2_WIDTH  24
#define PMB_GRAM_MPU_GRAM_MCP_START_2_SHIFT  0
#define PMB_GRAM_MPU_GRAM_MCP_START_2_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_MCP_END_2 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_MCP_END_2             0x00A8
#define ABS_PMB_GRAM_MPU_MCP_END_2         0xA500E8A8UL

#define PMB_GRAM_MPU_GRAM_MCP_END_2_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_MCP_END_2_WIDTH  24
#define PMB_GRAM_MPU_GRAM_MCP_END_2_SHIFT  0
#define PMB_GRAM_MPU_GRAM_MCP_END_2_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_MCP_START_3 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_MCP_START_3             0x00AC
#define ABS_PMB_GRAM_MPU_MCP_START_3         0xA500E8ACUL

#define PMB_GRAM_MPU_GRAM_MCP_START_3_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_MCP_START_3_WIDTH  24
#define PMB_GRAM_MPU_GRAM_MCP_START_3_SHIFT  0
#define PMB_GRAM_MPU_GRAM_MCP_START_3_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_MCP_END_3 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_MCP_END_3             0x00B0
#define ABS_PMB_GRAM_MPU_MCP_END_3         0xA500E8B0UL

#define PMB_GRAM_MPU_GRAM_MCP_END_3_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_MCP_END_3_WIDTH  24
#define PMB_GRAM_MPU_GRAM_MCP_END_3_SHIFT  0
#define PMB_GRAM_MPU_GRAM_MCP_END_3_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_MCP_START_4 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_MCP_START_4             0x00B4
#define ABS_PMB_GRAM_MPU_MCP_START_4         0xA500E8B4UL

#define PMB_GRAM_MPU_GRAM_MCP_START_4_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_MCP_START_4_WIDTH  24
#define PMB_GRAM_MPU_GRAM_MCP_START_4_SHIFT  0
#define PMB_GRAM_MPU_GRAM_MCP_START_4_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_MCP_END_4 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_MCP_END_4             0x00B8
#define ABS_PMB_GRAM_MPU_MCP_END_4         0xA500E8B8UL

#define PMB_GRAM_MPU_GRAM_MCP_END_4_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_MCP_END_4_WIDTH  24
#define PMB_GRAM_MPU_GRAM_MCP_END_4_SHIFT  0
#define PMB_GRAM_MPU_GRAM_MCP_END_4_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_MCP_START_5 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_MCP_START_5             0x00BC
#define ABS_PMB_GRAM_MPU_MCP_START_5         0xA500E8BCUL

#define PMB_GRAM_MPU_GRAM_MCP_START_5_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_MCP_START_5_WIDTH  24
#define PMB_GRAM_MPU_GRAM_MCP_START_5_SHIFT  0
#define PMB_GRAM_MPU_GRAM_MCP_START_5_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_MCP_END_5 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_MCP_END_5             0x00C0
#define ABS_PMB_GRAM_MPU_MCP_END_5         0xA500E8C0UL

#define PMB_GRAM_MPU_GRAM_MCP_END_5_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_MCP_END_5_WIDTH  24
#define PMB_GRAM_MPU_GRAM_MCP_END_5_SHIFT  0
#define PMB_GRAM_MPU_GRAM_MCP_END_5_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_FFT_START_0 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_FFT_START_0             0x00C4
#define ABS_PMB_GRAM_MPU_FFT_START_0         0xA500E8C4UL

#define PMB_GRAM_MPU_GRAM_FFT_START_0_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_FFT_START_0_WIDTH  24
#define PMB_GRAM_MPU_GRAM_FFT_START_0_SHIFT  0
#define PMB_GRAM_MPU_GRAM_FFT_START_0_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_FFT_END_0 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_FFT_END_0             0x00C8
#define ABS_PMB_GRAM_MPU_FFT_END_0         0xA500E8C8UL

#define PMB_GRAM_MPU_GRAM_FFT_END_0_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_FFT_END_0_WIDTH  24
#define PMB_GRAM_MPU_GRAM_FFT_END_0_SHIFT  0
#define PMB_GRAM_MPU_GRAM_FFT_END_0_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_FFT_START_1 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_FFT_START_1             0x00CC
#define ABS_PMB_GRAM_MPU_FFT_START_1         0xA500E8CCUL

#define PMB_GRAM_MPU_GRAM_FFT_START_1_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_FFT_START_1_WIDTH  24
#define PMB_GRAM_MPU_GRAM_FFT_START_1_SHIFT  0
#define PMB_GRAM_MPU_GRAM_FFT_START_1_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_FFT_END_1 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_FFT_END_1             0x00D0
#define ABS_PMB_GRAM_MPU_FFT_END_1         0xA500E8D0UL

#define PMB_GRAM_MPU_GRAM_FFT_END_1_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_FFT_END_1_WIDTH  24
#define PMB_GRAM_MPU_GRAM_FFT_END_1_SHIFT  0
#define PMB_GRAM_MPU_GRAM_FFT_END_1_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_FFT_START_2 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_FFT_START_2             0x00D4
#define ABS_PMB_GRAM_MPU_FFT_START_2         0xA500E8D4UL

#define PMB_GRAM_MPU_GRAM_FFT_START_2_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_FFT_START_2_WIDTH  24
#define PMB_GRAM_MPU_GRAM_FFT_START_2_SHIFT  0
#define PMB_GRAM_MPU_GRAM_FFT_START_2_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_FFT_END_2 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_FFT_END_2             0x00D8
#define ABS_PMB_GRAM_MPU_FFT_END_2         0xA500E8D8UL

#define PMB_GRAM_MPU_GRAM_FFT_END_2_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_FFT_END_2_WIDTH  24
#define PMB_GRAM_MPU_GRAM_FFT_END_2_SHIFT  0
#define PMB_GRAM_MPU_GRAM_FFT_END_2_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_FFT_START_3 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_FFT_START_3             0x00DC
#define ABS_PMB_GRAM_MPU_FFT_START_3         0xA500E8DCUL

#define PMB_GRAM_MPU_GRAM_FFT_START_3_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_FFT_START_3_WIDTH  24
#define PMB_GRAM_MPU_GRAM_FFT_START_3_SHIFT  0
#define PMB_GRAM_MPU_GRAM_FFT_START_3_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_FFT_END_3 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_FFT_END_3             0x00E0
#define ABS_PMB_GRAM_MPU_FFT_END_3         0xA500E8E0UL

#define PMB_GRAM_MPU_GRAM_FFT_END_3_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_FFT_END_3_WIDTH  24
#define PMB_GRAM_MPU_GRAM_FFT_END_3_SHIFT  0
#define PMB_GRAM_MPU_GRAM_FFT_END_3_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_FFT_START_4 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_FFT_START_4             0x00E4
#define ABS_PMB_GRAM_MPU_FFT_START_4         0xA500E8E4UL

#define PMB_GRAM_MPU_GRAM_FFT_START_4_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_FFT_START_4_WIDTH  24
#define PMB_GRAM_MPU_GRAM_FFT_START_4_SHIFT  0
#define PMB_GRAM_MPU_GRAM_FFT_START_4_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_FFT_END_4 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_FFT_END_4             0x00E8
#define ABS_PMB_GRAM_MPU_FFT_END_4         0xA500E8E8UL

#define PMB_GRAM_MPU_GRAM_FFT_END_4_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_FFT_END_4_WIDTH  24
#define PMB_GRAM_MPU_GRAM_FFT_END_4_SHIFT  0
#define PMB_GRAM_MPU_GRAM_FFT_END_4_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_FFT_START_5 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_FFT_START_5             0x00EC
#define ABS_PMB_GRAM_MPU_FFT_START_5         0xA500E8ECUL

#define PMB_GRAM_MPU_GRAM_FFT_START_5_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_FFT_START_5_WIDTH  24
#define PMB_GRAM_MPU_GRAM_FFT_START_5_SHIFT  0
#define PMB_GRAM_MPU_GRAM_FFT_START_5_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_FFT_END_5 (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_FFT_END_5             0x00F0
#define ABS_PMB_GRAM_MPU_FFT_END_5         0xA500E8F0UL

#define PMB_GRAM_MPU_GRAM_FFT_END_5_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_FFT_END_5_WIDTH  24
#define PMB_GRAM_MPU_GRAM_FFT_END_5_SHIFT  0
#define PMB_GRAM_MPU_GRAM_FFT_END_5_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_NO_DCP_START (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_NO_DCP_START             0x00F4
#define ABS_PMB_GRAM_MPU_NO_DCP_START         0xA500E8F4UL

#define PMB_GRAM_MPU_GRAM_NO_DCP_START_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_NO_DCP_START_WIDTH  24
#define PMB_GRAM_MPU_GRAM_NO_DCP_START_SHIFT  0
#define PMB_GRAM_MPU_GRAM_NO_DCP_START_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_NO_DCP_END (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_NO_DCP_END             0x00F8
#define ABS_PMB_GRAM_MPU_NO_DCP_END         0xA500E8F8UL

#define PMB_GRAM_MPU_GRAM_NO_DCP_END_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_NO_DCP_END_WIDTH  24
#define PMB_GRAM_MPU_GRAM_NO_DCP_END_SHIFT  0
#define PMB_GRAM_MPU_GRAM_NO_DCP_END_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_EDC_START (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_EDC_START             0x00FC
#define ABS_PMB_GRAM_MPU_EDC_START         0xA500E8FCUL

#define PMB_GRAM_MPU_GRAM_EDC_START_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_EDC_START_WIDTH  24
#define PMB_GRAM_MPU_GRAM_EDC_START_SHIFT  0
#define PMB_GRAM_MPU_GRAM_EDC_START_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_EDC_END (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_EDC_END             0x0100
#define ABS_PMB_GRAM_MPU_EDC_END         0xA500E900UL

#define PMB_GRAM_MPU_GRAM_EDC_END_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_EDC_END_WIDTH  24
#define PMB_GRAM_MPU_GRAM_EDC_END_SHIFT  0
#define PMB_GRAM_MPU_GRAM_EDC_END_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_HOST_START (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_HOST_START             0x0104
#define ABS_PMB_GRAM_MPU_HOST_START         0xA500E904UL

#define PMB_GRAM_MPU_GRAM_HOST_START_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_HOST_START_WIDTH  24
#define PMB_GRAM_MPU_GRAM_HOST_START_SHIFT  0
#define PMB_GRAM_MPU_GRAM_HOST_START_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_HOST_END (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_HOST_END             0x0108
#define ABS_PMB_GRAM_MPU_HOST_END         0xA500E908UL

#define PMB_GRAM_MPU_GRAM_HOST_END_MASK   0x00FFFFFFUL
#define PMB_GRAM_MPU_GRAM_HOST_END_WIDTH  24
#define PMB_GRAM_MPU_GRAM_HOST_END_SHIFT  0
#define PMB_GRAM_MPU_GRAM_HOST_END_SIGNED 0

/* Register UCC_GLOBAL_RAM_MPU_CONTROL_DEBUGGER (PMR_UCC_GRAM) */
#define PMB_GRAM_MPU_CONTROL_DEBUGGER                         0x010C
#define ABS_PMB_GRAM_MPU_CONTROL_DEBUGGER                     0xA500E90CUL

#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_ENABLE_DEBUGGER_MASK   0x00800000UL
#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_ENABLE_DEBUGGER_WIDTH  1
#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_ENABLE_DEBUGGER_SHIFT  23
#define PMB_GRAM_MPU_GRAM_MCU_ECU_HOLE_ENABLE_DEBUGGER_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP1_REGION_C_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP1_REGION_C_BASE             0x0110
#define ABS_PMB_GRAM_MCP1_REGION_C_BASE         0xA500E910UL

#define PMB_GRAM_GRAM_MCP1_REGION_C_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP1_REGION_C_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP1_REGION_C_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP1_REGION_C_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP1_REGION_D_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP1_REGION_D_BASE             0x0114
#define ABS_PMB_GRAM_MCP1_REGION_D_BASE         0xA500E914UL

#define PMB_GRAM_GRAM_MCP1_REGION_D_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP1_REGION_D_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP1_REGION_D_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP1_REGION_D_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP2_REGION_C_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP2_REGION_C_BASE             0x0118
#define ABS_PMB_GRAM_MCP2_REGION_C_BASE         0xA500E918UL

#define PMB_GRAM_GRAM_MCP2_REGION_C_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP2_REGION_C_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP2_REGION_C_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP2_REGION_C_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP2_REGION_D_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP2_REGION_D_BASE             0x011C
#define ABS_PMB_GRAM_MCP2_REGION_D_BASE         0xA500E91CUL

#define PMB_GRAM_GRAM_MCP2_REGION_D_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP2_REGION_D_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP2_REGION_D_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP2_REGION_D_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP3_REGION_C_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP3_REGION_C_BASE             0x0120
#define ABS_PMB_GRAM_MCP3_REGION_C_BASE         0xA500E920UL

#define PMB_GRAM_GRAM_MCP3_REGION_C_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP3_REGION_C_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP3_REGION_C_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP3_REGION_C_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP3_REGION_D_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP3_REGION_D_BASE             0x0124
#define ABS_PMB_GRAM_MCP3_REGION_D_BASE         0xA500E924UL

#define PMB_GRAM_GRAM_MCP3_REGION_D_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP3_REGION_D_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP3_REGION_D_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP3_REGION_D_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP4_REGION_C_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP4_REGION_C_BASE             0x0128
#define ABS_PMB_GRAM_MCP4_REGION_C_BASE         0xA500E928UL

#define PMB_GRAM_GRAM_MCP4_REGION_C_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP4_REGION_C_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP4_REGION_C_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP4_REGION_C_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP4_REGION_D_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP4_REGION_D_BASE             0x012C
#define ABS_PMB_GRAM_MCP4_REGION_D_BASE         0xA500E92CUL

#define PMB_GRAM_GRAM_MCP4_REGION_D_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP4_REGION_D_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP4_REGION_D_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP4_REGION_D_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP5_REGION_C_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP5_REGION_C_BASE             0x0130
#define ABS_PMB_GRAM_MCP5_REGION_C_BASE         0xA500E930UL

#define PMB_GRAM_GRAM_MCP5_REGION_C_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP5_REGION_C_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP5_REGION_C_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP5_REGION_C_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP5_REGION_D_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP5_REGION_D_BASE             0x0134
#define ABS_PMB_GRAM_MCP5_REGION_D_BASE         0xA500E934UL

#define PMB_GRAM_GRAM_MCP5_REGION_D_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP5_REGION_D_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP5_REGION_D_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP5_REGION_D_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP6_REGION_C_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP6_REGION_C_BASE             0x0138
#define ABS_PMB_GRAM_MCP6_REGION_C_BASE         0xA500E938UL

#define PMB_GRAM_GRAM_MCP6_REGION_C_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP6_REGION_C_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP6_REGION_C_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP6_REGION_C_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP6_REGION_D_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP6_REGION_D_BASE             0x013C
#define ABS_PMB_GRAM_MCP6_REGION_D_BASE         0xA500E93CUL

#define PMB_GRAM_GRAM_MCP6_REGION_D_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP6_REGION_D_BASE_WIDTH  20
#define PMB_GRAM_GRAM_MCP6_REGION_D_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP6_REGION_D_BASE_SIGNED 0

/* Register EDC_PERIP_BASIC0_0 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_0         0x0000
#define ABS_PMB_EDC_PERIP_BASIC0_0     0xA5013000UL

#define PMB_EDC_LATCHED_RESET_0_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_0_WIDTH  1
#define PMB_EDC_LATCHED_RESET_0_SHIFT  0
#define PMB_EDC_LATCHED_RESET_0_SIGNED 0

#define PMB_EDC_PULSED_RESET_0_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_0_WIDTH   1
#define PMB_EDC_PULSED_RESET_0_SHIFT   1
#define PMB_EDC_PULSED_RESET_0_SIGNED  0

#define PMB_EDC_PA_EXT_0_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_0_WIDTH         1
#define PMB_EDC_PA_EXT_0_SHIFT         2
#define PMB_EDC_PA_EXT_0_SIGNED        0

#define PMB_EDC_FINE_RATE_0_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_0_WIDTH      2
#define PMB_EDC_FINE_RATE_0_SHIFT      3
#define PMB_EDC_FINE_RATE_0_SIGNED     0

#define PMB_EDC_PER_BUS_0_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_0_WIDTH        1
#define PMB_EDC_PER_BUS_0_SHIFT        5
#define PMB_EDC_PER_BUS_0_SIGNED       0

#define PMB_EDC_TFR_MODE_0_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_0_WIDTH       3
#define PMB_EDC_TFR_MODE_0_SHIFT       6
#define PMB_EDC_TFR_MODE_0_SIGNED      0

#define PMB_EDC_EOP_MASK_0_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_0_WIDTH       1
#define PMB_EDC_EOP_MASK_0_SHIFT       9
#define PMB_EDC_EOP_MASK_0_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_0_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_0_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_0_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_0_SIGNED 0

#define PMB_EDC_EOP_MODE_0_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_0_WIDTH       2
#define PMB_EDC_EOP_MODE_0_SHIFT       11
#define PMB_EDC_EOP_MODE_0_SIGNED      0

#define PMB_EDC_DISCARD_OP_0_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_0_WIDTH     1
#define PMB_EDC_DISCARD_OP_0_SHIFT     13
#define PMB_EDC_DISCARD_OP_0_SIGNED    0

#define PMB_EDC_INCR_0_MASK            0x00004000UL
#define PMB_EDC_INCR_0_WIDTH           1
#define PMB_EDC_INCR_0_SHIFT           14
#define PMB_EDC_INCR_0_SIGNED          0

#define PMB_EDC_BITREV_0_MASK          0x00008000UL
#define PMB_EDC_BITREV_0_WIDTH         1
#define PMB_EDC_BITREV_0_SHIFT         15
#define PMB_EDC_BITREV_0_SIGNED        0

#define PMB_EDC_COARSE_RATE_0_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_0_WIDTH    3
#define PMB_EDC_COARSE_RATE_0_SHIFT    16
#define PMB_EDC_COARSE_RATE_0_SIGNED   0

#define PMB_EDC_PALIGN_0_MASK          0x00080000UL
#define PMB_EDC_PALIGN_0_WIDTH         1
#define PMB_EDC_PALIGN_0_SHIFT         19
#define PMB_EDC_PALIGN_0_SIGNED        0

#define PMB_EDC_PW_0_MASK              0x00300000UL
#define PMB_EDC_PW_0_WIDTH             2
#define PMB_EDC_PW_0_SHIFT             20
#define PMB_EDC_PW_0_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_0_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_0_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_0_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_0_SIGNED  0

#define PMB_EDC_MEM_BSWAP_0_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_0_WIDTH      1
#define PMB_EDC_MEM_BSWAP_0_SHIFT      23
#define PMB_EDC_MEM_BSWAP_0_SIGNED     0

/* Register EDC_PERIP_BASIC1_0 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_0     0x0004
#define ABS_PMB_EDC_PERIP_BASIC1_0 0xA5013004UL

#define PMB_EDC_ITEMS_0_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_0_WIDTH      16
#define PMB_EDC_ITEMS_0_SHIFT      0
#define PMB_EDC_ITEMS_0_SIGNED     0

#define PMB_EDC_TRANSFERS_0_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_0_WIDTH  8
#define PMB_EDC_TRANSFERS_0_SHIFT  16
#define PMB_EDC_TRANSFERS_0_SIGNED 0

/* Register EDC_PERIP_BASIC2_0 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_0     0x0008
#define ABS_PMB_EDC_PERIP_BASIC2_0 0xA5013008UL

#define PMB_EDC_PA_0_MASK          0x0000FFFFUL
#define PMB_EDC_PA_0_WIDTH         16
#define PMB_EDC_PA_0_SHIFT         0
#define PMB_EDC_PA_0_SIGNED        0

#define PMB_EDC_ECN_0_MASK         0x003F0000UL
#define PMB_EDC_ECN_0_WIDTH        6
#define PMB_EDC_ECN_0_SHIFT        16
#define PMB_EDC_ECN_0_SIGNED       0

/* Register EDC_PERIP_BASIC3_0 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_0     0x000C
#define ABS_PMB_EDC_PERIP_BASIC3_0 0xA501300CUL

#define PMB_EDC_MA_0_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_0_WIDTH         24
#define PMB_EDC_MA_0_SHIFT         0
#define PMB_EDC_MA_0_SIGNED        0

/* Register EDC_PERIP_AGEN4_0 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_0       0x0010
#define ABS_PMB_EDC_PERIP_AGEN4_0   0xA5013010UL

#define PMB_EDC_N0_0_MASK           0x0000FFFFUL
#define PMB_EDC_N0_0_WIDTH          16
#define PMB_EDC_N0_0_SHIFT          0
#define PMB_EDC_N0_0_SIGNED         0

#define PMB_EDC_BUS_BYTES_0_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_0_WIDTH   1
#define PMB_EDC_BUS_BYTES_0_SHIFT   16
#define PMB_EDC_BUS_BYTES_0_SIGNED  0

#define PMB_EDC_ITEM_BYTES_0_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_0_WIDTH  2
#define PMB_EDC_ITEM_BYTES_0_SHIFT  17
#define PMB_EDC_ITEM_BYTES_0_SIGNED 0

#define PMB_EDC_CLR_ABO_0_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_0_WIDTH     1
#define PMB_EDC_CLR_ABO_0_SHIFT     19
#define PMB_EDC_CLR_ABO_0_SIGNED    0

#define PMB_EDC_MODE_0_MASK         0x00E00000UL
#define PMB_EDC_MODE_0_WIDTH        3
#define PMB_EDC_MODE_0_SHIFT        21
#define PMB_EDC_MODE_0_SIGNED       0

/* Register EDC_PERIP_AGEN5_0 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_0     0x0014
#define ABS_PMB_EDC_PERIP_AGEN5_0 0xA5013014UL

#define PMB_EDC_N1_0_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_0_WIDTH        24
#define PMB_EDC_N1_0_SHIFT        0
#define PMB_EDC_N1_0_SIGNED       0

/* Register EDC_PERIP_AGEN6_0 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_0     0x0018
#define ABS_PMB_EDC_PERIP_AGEN6_0 0xA5013018UL

#define PMB_EDC_N2_0_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_0_WIDTH        24
#define PMB_EDC_N2_0_SHIFT        0
#define PMB_EDC_N2_0_SIGNED       0

/* Register EDC_PERIP_AGEN7_0 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_0      0x001C
#define ABS_PMB_EDC_PERIP_AGEN7_0  0xA501301CUL

#define PMB_EDC_LP0_0_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_0_WIDTH        16
#define PMB_EDC_LP0_0_SHIFT        0
#define PMB_EDC_LP0_0_SIGNED       0

#define PMB_EDC_LP1_0_MASK         0x003F0000UL
#define PMB_EDC_LP1_0_WIDTH        6
#define PMB_EDC_LP1_0_SHIFT        16
#define PMB_EDC_LP1_0_SIGNED       0

#define PMB_EDC_LINK_MODE_0_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_0_WIDTH  2
#define PMB_EDC_LINK_MODE_0_SHIFT  22
#define PMB_EDC_LINK_MODE_0_SIGNED 0

/* Register EDC_PERIP_BASIC0_1 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_1         0x0020
#define ABS_PMB_EDC_PERIP_BASIC0_1     0xA5013020UL

#define PMB_EDC_LATCHED_RESET_1_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_1_WIDTH  1
#define PMB_EDC_LATCHED_RESET_1_SHIFT  0
#define PMB_EDC_LATCHED_RESET_1_SIGNED 0

#define PMB_EDC_PULSED_RESET_1_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_1_WIDTH   1
#define PMB_EDC_PULSED_RESET_1_SHIFT   1
#define PMB_EDC_PULSED_RESET_1_SIGNED  0

#define PMB_EDC_PA_EXT_1_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_1_WIDTH         1
#define PMB_EDC_PA_EXT_1_SHIFT         2
#define PMB_EDC_PA_EXT_1_SIGNED        0

#define PMB_EDC_FINE_RATE_1_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_1_WIDTH      2
#define PMB_EDC_FINE_RATE_1_SHIFT      3
#define PMB_EDC_FINE_RATE_1_SIGNED     0

#define PMB_EDC_PER_BUS_1_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_1_WIDTH        1
#define PMB_EDC_PER_BUS_1_SHIFT        5
#define PMB_EDC_PER_BUS_1_SIGNED       0

#define PMB_EDC_TFR_MODE_1_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_1_WIDTH       3
#define PMB_EDC_TFR_MODE_1_SHIFT       6
#define PMB_EDC_TFR_MODE_1_SIGNED      0

#define PMB_EDC_EOP_MASK_1_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_1_WIDTH       1
#define PMB_EDC_EOP_MASK_1_SHIFT       9
#define PMB_EDC_EOP_MASK_1_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_1_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_1_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_1_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_1_SIGNED 0

#define PMB_EDC_EOP_MODE_1_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_1_WIDTH       2
#define PMB_EDC_EOP_MODE_1_SHIFT       11
#define PMB_EDC_EOP_MODE_1_SIGNED      0

#define PMB_EDC_DISCARD_OP_1_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_1_WIDTH     1
#define PMB_EDC_DISCARD_OP_1_SHIFT     13
#define PMB_EDC_DISCARD_OP_1_SIGNED    0

#define PMB_EDC_INCR_1_MASK            0x00004000UL
#define PMB_EDC_INCR_1_WIDTH           1
#define PMB_EDC_INCR_1_SHIFT           14
#define PMB_EDC_INCR_1_SIGNED          0

#define PMB_EDC_BITREV_1_MASK          0x00008000UL
#define PMB_EDC_BITREV_1_WIDTH         1
#define PMB_EDC_BITREV_1_SHIFT         15
#define PMB_EDC_BITREV_1_SIGNED        0

#define PMB_EDC_COARSE_RATE_1_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_1_WIDTH    3
#define PMB_EDC_COARSE_RATE_1_SHIFT    16
#define PMB_EDC_COARSE_RATE_1_SIGNED   0

#define PMB_EDC_PALIGN_1_MASK          0x00080000UL
#define PMB_EDC_PALIGN_1_WIDTH         1
#define PMB_EDC_PALIGN_1_SHIFT         19
#define PMB_EDC_PALIGN_1_SIGNED        0

#define PMB_EDC_PW_1_MASK              0x00300000UL
#define PMB_EDC_PW_1_WIDTH             2
#define PMB_EDC_PW_1_SHIFT             20
#define PMB_EDC_PW_1_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_1_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_1_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_1_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_1_SIGNED  0

#define PMB_EDC_MEM_BSWAP_1_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_1_WIDTH      1
#define PMB_EDC_MEM_BSWAP_1_SHIFT      23
#define PMB_EDC_MEM_BSWAP_1_SIGNED     0

/* Register EDC_PERIP_BASIC1_1 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_1     0x0024
#define ABS_PMB_EDC_PERIP_BASIC1_1 0xA5013024UL

#define PMB_EDC_ITEMS_1_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_1_WIDTH      16
#define PMB_EDC_ITEMS_1_SHIFT      0
#define PMB_EDC_ITEMS_1_SIGNED     0

#define PMB_EDC_TRANSFERS_1_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_1_WIDTH  8
#define PMB_EDC_TRANSFERS_1_SHIFT  16
#define PMB_EDC_TRANSFERS_1_SIGNED 0

/* Register EDC_PERIP_BASIC2_1 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_1     0x0028
#define ABS_PMB_EDC_PERIP_BASIC2_1 0xA5013028UL

#define PMB_EDC_PA_1_MASK          0x0000FFFFUL
#define PMB_EDC_PA_1_WIDTH         16
#define PMB_EDC_PA_1_SHIFT         0
#define PMB_EDC_PA_1_SIGNED        0

#define PMB_EDC_ECN_1_MASK         0x003F0000UL
#define PMB_EDC_ECN_1_WIDTH        6
#define PMB_EDC_ECN_1_SHIFT        16
#define PMB_EDC_ECN_1_SIGNED       0

/* Register EDC_PERIP_BASIC3_1 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_1     0x002C
#define ABS_PMB_EDC_PERIP_BASIC3_1 0xA501302CUL

#define PMB_EDC_MA_1_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_1_WIDTH         24
#define PMB_EDC_MA_1_SHIFT         0
#define PMB_EDC_MA_1_SIGNED        0

/* Register EDC_PERIP_AGEN4_1 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_1       0x0030
#define ABS_PMB_EDC_PERIP_AGEN4_1   0xA5013030UL

#define PMB_EDC_N0_1_MASK           0x0000FFFFUL
#define PMB_EDC_N0_1_WIDTH          16
#define PMB_EDC_N0_1_SHIFT          0
#define PMB_EDC_N0_1_SIGNED         0

#define PMB_EDC_BUS_BYTES_1_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_1_WIDTH   1
#define PMB_EDC_BUS_BYTES_1_SHIFT   16
#define PMB_EDC_BUS_BYTES_1_SIGNED  0

#define PMB_EDC_ITEM_BYTES_1_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_1_WIDTH  2
#define PMB_EDC_ITEM_BYTES_1_SHIFT  17
#define PMB_EDC_ITEM_BYTES_1_SIGNED 0

#define PMB_EDC_CLR_ABO_1_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_1_WIDTH     1
#define PMB_EDC_CLR_ABO_1_SHIFT     19
#define PMB_EDC_CLR_ABO_1_SIGNED    0

#define PMB_EDC_MODE_1_MASK         0x00E00000UL
#define PMB_EDC_MODE_1_WIDTH        3
#define PMB_EDC_MODE_1_SHIFT        21
#define PMB_EDC_MODE_1_SIGNED       0

/* Register EDC_PERIP_AGEN5_1 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_1     0x0034
#define ABS_PMB_EDC_PERIP_AGEN5_1 0xA5013034UL

#define PMB_EDC_N1_1_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_1_WIDTH        24
#define PMB_EDC_N1_1_SHIFT        0
#define PMB_EDC_N1_1_SIGNED       0

/* Register EDC_PERIP_AGEN6_1 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_1     0x0038
#define ABS_PMB_EDC_PERIP_AGEN6_1 0xA5013038UL

#define PMB_EDC_N2_1_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_1_WIDTH        24
#define PMB_EDC_N2_1_SHIFT        0
#define PMB_EDC_N2_1_SIGNED       0

/* Register EDC_PERIP_AGEN7_1 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_1      0x003C
#define ABS_PMB_EDC_PERIP_AGEN7_1  0xA501303CUL

#define PMB_EDC_LP0_1_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_1_WIDTH        16
#define PMB_EDC_LP0_1_SHIFT        0
#define PMB_EDC_LP0_1_SIGNED       0

#define PMB_EDC_LP1_1_MASK         0x003F0000UL
#define PMB_EDC_LP1_1_WIDTH        6
#define PMB_EDC_LP1_1_SHIFT        16
#define PMB_EDC_LP1_1_SIGNED       0

#define PMB_EDC_LINK_MODE_1_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_1_WIDTH  2
#define PMB_EDC_LINK_MODE_1_SHIFT  22
#define PMB_EDC_LINK_MODE_1_SIGNED 0

/* Register EDC_PERIP_BASIC0_2 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_2         0x0040
#define ABS_PMB_EDC_PERIP_BASIC0_2     0xA5013040UL

#define PMB_EDC_LATCHED_RESET_2_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_2_WIDTH  1
#define PMB_EDC_LATCHED_RESET_2_SHIFT  0
#define PMB_EDC_LATCHED_RESET_2_SIGNED 0

#define PMB_EDC_PULSED_RESET_2_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_2_WIDTH   1
#define PMB_EDC_PULSED_RESET_2_SHIFT   1
#define PMB_EDC_PULSED_RESET_2_SIGNED  0

#define PMB_EDC_PA_EXT_2_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_2_WIDTH         1
#define PMB_EDC_PA_EXT_2_SHIFT         2
#define PMB_EDC_PA_EXT_2_SIGNED        0

#define PMB_EDC_FINE_RATE_2_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_2_WIDTH      2
#define PMB_EDC_FINE_RATE_2_SHIFT      3
#define PMB_EDC_FINE_RATE_2_SIGNED     0

#define PMB_EDC_PER_BUS_2_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_2_WIDTH        1
#define PMB_EDC_PER_BUS_2_SHIFT        5
#define PMB_EDC_PER_BUS_2_SIGNED       0

#define PMB_EDC_TFR_MODE_2_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_2_WIDTH       3
#define PMB_EDC_TFR_MODE_2_SHIFT       6
#define PMB_EDC_TFR_MODE_2_SIGNED      0

#define PMB_EDC_EOP_MASK_2_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_2_WIDTH       1
#define PMB_EDC_EOP_MASK_2_SHIFT       9
#define PMB_EDC_EOP_MASK_2_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_2_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_2_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_2_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_2_SIGNED 0

#define PMB_EDC_EOP_MODE_2_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_2_WIDTH       2
#define PMB_EDC_EOP_MODE_2_SHIFT       11
#define PMB_EDC_EOP_MODE_2_SIGNED      0

#define PMB_EDC_DISCARD_OP_2_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_2_WIDTH     1
#define PMB_EDC_DISCARD_OP_2_SHIFT     13
#define PMB_EDC_DISCARD_OP_2_SIGNED    0

#define PMB_EDC_INCR_2_MASK            0x00004000UL
#define PMB_EDC_INCR_2_WIDTH           1
#define PMB_EDC_INCR_2_SHIFT           14
#define PMB_EDC_INCR_2_SIGNED          0

#define PMB_EDC_BITREV_2_MASK          0x00008000UL
#define PMB_EDC_BITREV_2_WIDTH         1
#define PMB_EDC_BITREV_2_SHIFT         15
#define PMB_EDC_BITREV_2_SIGNED        0

#define PMB_EDC_COARSE_RATE_2_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_2_WIDTH    3
#define PMB_EDC_COARSE_RATE_2_SHIFT    16
#define PMB_EDC_COARSE_RATE_2_SIGNED   0

#define PMB_EDC_PALIGN_2_MASK          0x00080000UL
#define PMB_EDC_PALIGN_2_WIDTH         1
#define PMB_EDC_PALIGN_2_SHIFT         19
#define PMB_EDC_PALIGN_2_SIGNED        0

#define PMB_EDC_PW_2_MASK              0x00300000UL
#define PMB_EDC_PW_2_WIDTH             2
#define PMB_EDC_PW_2_SHIFT             20
#define PMB_EDC_PW_2_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_2_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_2_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_2_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_2_SIGNED  0

#define PMB_EDC_MEM_BSWAP_2_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_2_WIDTH      1
#define PMB_EDC_MEM_BSWAP_2_SHIFT      23
#define PMB_EDC_MEM_BSWAP_2_SIGNED     0

/* Register EDC_PERIP_BASIC1_2 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_2     0x0044
#define ABS_PMB_EDC_PERIP_BASIC1_2 0xA5013044UL

#define PMB_EDC_ITEMS_2_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_2_WIDTH      16
#define PMB_EDC_ITEMS_2_SHIFT      0
#define PMB_EDC_ITEMS_2_SIGNED     0

#define PMB_EDC_TRANSFERS_2_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_2_WIDTH  8
#define PMB_EDC_TRANSFERS_2_SHIFT  16
#define PMB_EDC_TRANSFERS_2_SIGNED 0

/* Register EDC_PERIP_BASIC2_2 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_2     0x0048
#define ABS_PMB_EDC_PERIP_BASIC2_2 0xA5013048UL

#define PMB_EDC_PA_2_MASK          0x0000FFFFUL
#define PMB_EDC_PA_2_WIDTH         16
#define PMB_EDC_PA_2_SHIFT         0
#define PMB_EDC_PA_2_SIGNED        0

#define PMB_EDC_ECN_2_MASK         0x003F0000UL
#define PMB_EDC_ECN_2_WIDTH        6
#define PMB_EDC_ECN_2_SHIFT        16
#define PMB_EDC_ECN_2_SIGNED       0

/* Register EDC_PERIP_BASIC3_2 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_2     0x004C
#define ABS_PMB_EDC_PERIP_BASIC3_2 0xA501304CUL

#define PMB_EDC_MA_2_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_2_WIDTH         24
#define PMB_EDC_MA_2_SHIFT         0
#define PMB_EDC_MA_2_SIGNED        0

/* Register EDC_PERIP_AGEN4_2 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_2       0x0050
#define ABS_PMB_EDC_PERIP_AGEN4_2   0xA5013050UL

#define PMB_EDC_N0_2_MASK           0x0000FFFFUL
#define PMB_EDC_N0_2_WIDTH          16
#define PMB_EDC_N0_2_SHIFT          0
#define PMB_EDC_N0_2_SIGNED         0

#define PMB_EDC_BUS_BYTES_2_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_2_WIDTH   1
#define PMB_EDC_BUS_BYTES_2_SHIFT   16
#define PMB_EDC_BUS_BYTES_2_SIGNED  0

#define PMB_EDC_ITEM_BYTES_2_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_2_WIDTH  2
#define PMB_EDC_ITEM_BYTES_2_SHIFT  17
#define PMB_EDC_ITEM_BYTES_2_SIGNED 0

#define PMB_EDC_CLR_ABO_2_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_2_WIDTH     1
#define PMB_EDC_CLR_ABO_2_SHIFT     19
#define PMB_EDC_CLR_ABO_2_SIGNED    0

#define PMB_EDC_MODE_2_MASK         0x00E00000UL
#define PMB_EDC_MODE_2_WIDTH        3
#define PMB_EDC_MODE_2_SHIFT        21
#define PMB_EDC_MODE_2_SIGNED       0

/* Register EDC_PERIP_AGEN5_2 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_2     0x0054
#define ABS_PMB_EDC_PERIP_AGEN5_2 0xA5013054UL

#define PMB_EDC_N1_2_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_2_WIDTH        24
#define PMB_EDC_N1_2_SHIFT        0
#define PMB_EDC_N1_2_SIGNED       0

/* Register EDC_PERIP_AGEN6_2 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_2     0x0058
#define ABS_PMB_EDC_PERIP_AGEN6_2 0xA5013058UL

#define PMB_EDC_N2_2_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_2_WIDTH        24
#define PMB_EDC_N2_2_SHIFT        0
#define PMB_EDC_N2_2_SIGNED       0

/* Register EDC_PERIP_AGEN7_2 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_2      0x005C
#define ABS_PMB_EDC_PERIP_AGEN7_2  0xA501305CUL

#define PMB_EDC_LP0_2_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_2_WIDTH        16
#define PMB_EDC_LP0_2_SHIFT        0
#define PMB_EDC_LP0_2_SIGNED       0

#define PMB_EDC_LP1_2_MASK         0x003F0000UL
#define PMB_EDC_LP1_2_WIDTH        6
#define PMB_EDC_LP1_2_SHIFT        16
#define PMB_EDC_LP1_2_SIGNED       0

#define PMB_EDC_LINK_MODE_2_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_2_WIDTH  2
#define PMB_EDC_LINK_MODE_2_SHIFT  22
#define PMB_EDC_LINK_MODE_2_SIGNED 0

/* Register EDC_PERIP_BASIC0_3 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_3         0x0060
#define ABS_PMB_EDC_PERIP_BASIC0_3     0xA5013060UL

#define PMB_EDC_LATCHED_RESET_3_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_3_WIDTH  1
#define PMB_EDC_LATCHED_RESET_3_SHIFT  0
#define PMB_EDC_LATCHED_RESET_3_SIGNED 0

#define PMB_EDC_PULSED_RESET_3_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_3_WIDTH   1
#define PMB_EDC_PULSED_RESET_3_SHIFT   1
#define PMB_EDC_PULSED_RESET_3_SIGNED  0

#define PMB_EDC_PA_EXT_3_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_3_WIDTH         1
#define PMB_EDC_PA_EXT_3_SHIFT         2
#define PMB_EDC_PA_EXT_3_SIGNED        0

#define PMB_EDC_FINE_RATE_3_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_3_WIDTH      2
#define PMB_EDC_FINE_RATE_3_SHIFT      3
#define PMB_EDC_FINE_RATE_3_SIGNED     0

#define PMB_EDC_PER_BUS_3_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_3_WIDTH        1
#define PMB_EDC_PER_BUS_3_SHIFT        5
#define PMB_EDC_PER_BUS_3_SIGNED       0

#define PMB_EDC_TFR_MODE_3_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_3_WIDTH       3
#define PMB_EDC_TFR_MODE_3_SHIFT       6
#define PMB_EDC_TFR_MODE_3_SIGNED      0

#define PMB_EDC_EOP_MASK_3_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_3_WIDTH       1
#define PMB_EDC_EOP_MASK_3_SHIFT       9
#define PMB_EDC_EOP_MASK_3_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_3_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_3_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_3_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_3_SIGNED 0

#define PMB_EDC_EOP_MODE_3_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_3_WIDTH       2
#define PMB_EDC_EOP_MODE_3_SHIFT       11
#define PMB_EDC_EOP_MODE_3_SIGNED      0

#define PMB_EDC_DISCARD_OP_3_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_3_WIDTH     1
#define PMB_EDC_DISCARD_OP_3_SHIFT     13
#define PMB_EDC_DISCARD_OP_3_SIGNED    0

#define PMB_EDC_INCR_3_MASK            0x00004000UL
#define PMB_EDC_INCR_3_WIDTH           1
#define PMB_EDC_INCR_3_SHIFT           14
#define PMB_EDC_INCR_3_SIGNED          0

#define PMB_EDC_BITREV_3_MASK          0x00008000UL
#define PMB_EDC_BITREV_3_WIDTH         1
#define PMB_EDC_BITREV_3_SHIFT         15
#define PMB_EDC_BITREV_3_SIGNED        0

#define PMB_EDC_COARSE_RATE_3_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_3_WIDTH    3
#define PMB_EDC_COARSE_RATE_3_SHIFT    16
#define PMB_EDC_COARSE_RATE_3_SIGNED   0

#define PMB_EDC_PALIGN_3_MASK          0x00080000UL
#define PMB_EDC_PALIGN_3_WIDTH         1
#define PMB_EDC_PALIGN_3_SHIFT         19
#define PMB_EDC_PALIGN_3_SIGNED        0

#define PMB_EDC_PW_3_MASK              0x00300000UL
#define PMB_EDC_PW_3_WIDTH             2
#define PMB_EDC_PW_3_SHIFT             20
#define PMB_EDC_PW_3_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_3_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_3_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_3_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_3_SIGNED  0

#define PMB_EDC_MEM_BSWAP_3_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_3_WIDTH      1
#define PMB_EDC_MEM_BSWAP_3_SHIFT      23
#define PMB_EDC_MEM_BSWAP_3_SIGNED     0

/* Register EDC_PERIP_BASIC1_3 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_3     0x0064
#define ABS_PMB_EDC_PERIP_BASIC1_3 0xA5013064UL

#define PMB_EDC_ITEMS_3_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_3_WIDTH      16
#define PMB_EDC_ITEMS_3_SHIFT      0
#define PMB_EDC_ITEMS_3_SIGNED     0

#define PMB_EDC_TRANSFERS_3_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_3_WIDTH  8
#define PMB_EDC_TRANSFERS_3_SHIFT  16
#define PMB_EDC_TRANSFERS_3_SIGNED 0

/* Register EDC_PERIP_BASIC2_3 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_3     0x0068
#define ABS_PMB_EDC_PERIP_BASIC2_3 0xA5013068UL

#define PMB_EDC_PA_3_MASK          0x0000FFFFUL
#define PMB_EDC_PA_3_WIDTH         16
#define PMB_EDC_PA_3_SHIFT         0
#define PMB_EDC_PA_3_SIGNED        0

#define PMB_EDC_ECN_3_MASK         0x003F0000UL
#define PMB_EDC_ECN_3_WIDTH        6
#define PMB_EDC_ECN_3_SHIFT        16
#define PMB_EDC_ECN_3_SIGNED       0

/* Register EDC_PERIP_BASIC3_3 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_3     0x006C
#define ABS_PMB_EDC_PERIP_BASIC3_3 0xA501306CUL

#define PMB_EDC_MA_3_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_3_WIDTH         24
#define PMB_EDC_MA_3_SHIFT         0
#define PMB_EDC_MA_3_SIGNED        0

/* Register EDC_PERIP_AGEN4_3 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_3       0x0070
#define ABS_PMB_EDC_PERIP_AGEN4_3   0xA5013070UL

#define PMB_EDC_N0_3_MASK           0x0000FFFFUL
#define PMB_EDC_N0_3_WIDTH          16
#define PMB_EDC_N0_3_SHIFT          0
#define PMB_EDC_N0_3_SIGNED         0

#define PMB_EDC_BUS_BYTES_3_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_3_WIDTH   1
#define PMB_EDC_BUS_BYTES_3_SHIFT   16
#define PMB_EDC_BUS_BYTES_3_SIGNED  0

#define PMB_EDC_ITEM_BYTES_3_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_3_WIDTH  2
#define PMB_EDC_ITEM_BYTES_3_SHIFT  17
#define PMB_EDC_ITEM_BYTES_3_SIGNED 0

#define PMB_EDC_CLR_ABO_3_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_3_WIDTH     1
#define PMB_EDC_CLR_ABO_3_SHIFT     19
#define PMB_EDC_CLR_ABO_3_SIGNED    0

#define PMB_EDC_MODE_3_MASK         0x00E00000UL
#define PMB_EDC_MODE_3_WIDTH        3
#define PMB_EDC_MODE_3_SHIFT        21
#define PMB_EDC_MODE_3_SIGNED       0

/* Register EDC_PERIP_AGEN5_3 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_3     0x0074
#define ABS_PMB_EDC_PERIP_AGEN5_3 0xA5013074UL

#define PMB_EDC_N1_3_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_3_WIDTH        24
#define PMB_EDC_N1_3_SHIFT        0
#define PMB_EDC_N1_3_SIGNED       0

/* Register EDC_PERIP_AGEN6_3 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_3     0x0078
#define ABS_PMB_EDC_PERIP_AGEN6_3 0xA5013078UL

#define PMB_EDC_N2_3_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_3_WIDTH        24
#define PMB_EDC_N2_3_SHIFT        0
#define PMB_EDC_N2_3_SIGNED       0

/* Register EDC_PERIP_AGEN7_3 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_3      0x007C
#define ABS_PMB_EDC_PERIP_AGEN7_3  0xA501307CUL

#define PMB_EDC_LP0_3_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_3_WIDTH        16
#define PMB_EDC_LP0_3_SHIFT        0
#define PMB_EDC_LP0_3_SIGNED       0

#define PMB_EDC_LP1_3_MASK         0x003F0000UL
#define PMB_EDC_LP1_3_WIDTH        6
#define PMB_EDC_LP1_3_SHIFT        16
#define PMB_EDC_LP1_3_SIGNED       0

#define PMB_EDC_LINK_MODE_3_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_3_WIDTH  2
#define PMB_EDC_LINK_MODE_3_SHIFT  22
#define PMB_EDC_LINK_MODE_3_SIGNED 0

/* Register EDC_PERIP_BASIC0_4 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_4         0x0080
#define ABS_PMB_EDC_PERIP_BASIC0_4     0xA5013080UL

#define PMB_EDC_LATCHED_RESET_4_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_4_WIDTH  1
#define PMB_EDC_LATCHED_RESET_4_SHIFT  0
#define PMB_EDC_LATCHED_RESET_4_SIGNED 0

#define PMB_EDC_PULSED_RESET_4_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_4_WIDTH   1
#define PMB_EDC_PULSED_RESET_4_SHIFT   1
#define PMB_EDC_PULSED_RESET_4_SIGNED  0

#define PMB_EDC_PA_EXT_4_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_4_WIDTH         1
#define PMB_EDC_PA_EXT_4_SHIFT         2
#define PMB_EDC_PA_EXT_4_SIGNED        0

#define PMB_EDC_FINE_RATE_4_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_4_WIDTH      2
#define PMB_EDC_FINE_RATE_4_SHIFT      3
#define PMB_EDC_FINE_RATE_4_SIGNED     0

#define PMB_EDC_PER_BUS_4_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_4_WIDTH        1
#define PMB_EDC_PER_BUS_4_SHIFT        5
#define PMB_EDC_PER_BUS_4_SIGNED       0

#define PMB_EDC_TFR_MODE_4_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_4_WIDTH       3
#define PMB_EDC_TFR_MODE_4_SHIFT       6
#define PMB_EDC_TFR_MODE_4_SIGNED      0

#define PMB_EDC_EOP_MASK_4_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_4_WIDTH       1
#define PMB_EDC_EOP_MASK_4_SHIFT       9
#define PMB_EDC_EOP_MASK_4_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_4_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_4_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_4_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_4_SIGNED 0

#define PMB_EDC_EOP_MODE_4_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_4_WIDTH       2
#define PMB_EDC_EOP_MODE_4_SHIFT       11
#define PMB_EDC_EOP_MODE_4_SIGNED      0

#define PMB_EDC_DISCARD_OP_4_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_4_WIDTH     1
#define PMB_EDC_DISCARD_OP_4_SHIFT     13
#define PMB_EDC_DISCARD_OP_4_SIGNED    0

#define PMB_EDC_INCR_4_MASK            0x00004000UL
#define PMB_EDC_INCR_4_WIDTH           1
#define PMB_EDC_INCR_4_SHIFT           14
#define PMB_EDC_INCR_4_SIGNED          0

#define PMB_EDC_BITREV_4_MASK          0x00008000UL
#define PMB_EDC_BITREV_4_WIDTH         1
#define PMB_EDC_BITREV_4_SHIFT         15
#define PMB_EDC_BITREV_4_SIGNED        0

#define PMB_EDC_COARSE_RATE_4_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_4_WIDTH    3
#define PMB_EDC_COARSE_RATE_4_SHIFT    16
#define PMB_EDC_COARSE_RATE_4_SIGNED   0

#define PMB_EDC_PALIGN_4_MASK          0x00080000UL
#define PMB_EDC_PALIGN_4_WIDTH         1
#define PMB_EDC_PALIGN_4_SHIFT         19
#define PMB_EDC_PALIGN_4_SIGNED        0

#define PMB_EDC_PW_4_MASK              0x00300000UL
#define PMB_EDC_PW_4_WIDTH             2
#define PMB_EDC_PW_4_SHIFT             20
#define PMB_EDC_PW_4_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_4_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_4_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_4_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_4_SIGNED  0

#define PMB_EDC_MEM_BSWAP_4_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_4_WIDTH      1
#define PMB_EDC_MEM_BSWAP_4_SHIFT      23
#define PMB_EDC_MEM_BSWAP_4_SIGNED     0

/* Register EDC_PERIP_BASIC1_4 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_4     0x0084
#define ABS_PMB_EDC_PERIP_BASIC1_4 0xA5013084UL

#define PMB_EDC_ITEMS_4_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_4_WIDTH      16
#define PMB_EDC_ITEMS_4_SHIFT      0
#define PMB_EDC_ITEMS_4_SIGNED     0

#define PMB_EDC_TRANSFERS_4_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_4_WIDTH  8
#define PMB_EDC_TRANSFERS_4_SHIFT  16
#define PMB_EDC_TRANSFERS_4_SIGNED 0

/* Register EDC_PERIP_BASIC2_4 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_4     0x0088
#define ABS_PMB_EDC_PERIP_BASIC2_4 0xA5013088UL

#define PMB_EDC_PA_4_MASK          0x0000FFFFUL
#define PMB_EDC_PA_4_WIDTH         16
#define PMB_EDC_PA_4_SHIFT         0
#define PMB_EDC_PA_4_SIGNED        0

#define PMB_EDC_ECN_4_MASK         0x003F0000UL
#define PMB_EDC_ECN_4_WIDTH        6
#define PMB_EDC_ECN_4_SHIFT        16
#define PMB_EDC_ECN_4_SIGNED       0

/* Register EDC_PERIP_BASIC3_4 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_4     0x008C
#define ABS_PMB_EDC_PERIP_BASIC3_4 0xA501308CUL

#define PMB_EDC_MA_4_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_4_WIDTH         24
#define PMB_EDC_MA_4_SHIFT         0
#define PMB_EDC_MA_4_SIGNED        0

/* Register EDC_PERIP_AGEN4_4 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_4       0x0090
#define ABS_PMB_EDC_PERIP_AGEN4_4   0xA5013090UL

#define PMB_EDC_N0_4_MASK           0x0000FFFFUL
#define PMB_EDC_N0_4_WIDTH          16
#define PMB_EDC_N0_4_SHIFT          0
#define PMB_EDC_N0_4_SIGNED         0

#define PMB_EDC_BUS_BYTES_4_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_4_WIDTH   1
#define PMB_EDC_BUS_BYTES_4_SHIFT   16
#define PMB_EDC_BUS_BYTES_4_SIGNED  0

#define PMB_EDC_ITEM_BYTES_4_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_4_WIDTH  2
#define PMB_EDC_ITEM_BYTES_4_SHIFT  17
#define PMB_EDC_ITEM_BYTES_4_SIGNED 0

#define PMB_EDC_CLR_ABO_4_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_4_WIDTH     1
#define PMB_EDC_CLR_ABO_4_SHIFT     19
#define PMB_EDC_CLR_ABO_4_SIGNED    0

#define PMB_EDC_MODE_4_MASK         0x00E00000UL
#define PMB_EDC_MODE_4_WIDTH        3
#define PMB_EDC_MODE_4_SHIFT        21
#define PMB_EDC_MODE_4_SIGNED       0

/* Register EDC_PERIP_AGEN5_4 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_4     0x0094
#define ABS_PMB_EDC_PERIP_AGEN5_4 0xA5013094UL

#define PMB_EDC_N1_4_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_4_WIDTH        24
#define PMB_EDC_N1_4_SHIFT        0
#define PMB_EDC_N1_4_SIGNED       0

/* Register EDC_PERIP_AGEN6_4 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_4     0x0098
#define ABS_PMB_EDC_PERIP_AGEN6_4 0xA5013098UL

#define PMB_EDC_N2_4_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_4_WIDTH        24
#define PMB_EDC_N2_4_SHIFT        0
#define PMB_EDC_N2_4_SIGNED       0

/* Register EDC_PERIP_AGEN7_4 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_4      0x009C
#define ABS_PMB_EDC_PERIP_AGEN7_4  0xA501309CUL

#define PMB_EDC_LP0_4_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_4_WIDTH        16
#define PMB_EDC_LP0_4_SHIFT        0
#define PMB_EDC_LP0_4_SIGNED       0

#define PMB_EDC_LP1_4_MASK         0x003F0000UL
#define PMB_EDC_LP1_4_WIDTH        6
#define PMB_EDC_LP1_4_SHIFT        16
#define PMB_EDC_LP1_4_SIGNED       0

#define PMB_EDC_LINK_MODE_4_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_4_WIDTH  2
#define PMB_EDC_LINK_MODE_4_SHIFT  22
#define PMB_EDC_LINK_MODE_4_SIGNED 0

/* Register EDC_PERIP_BASIC0_5 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_5         0x00A0
#define ABS_PMB_EDC_PERIP_BASIC0_5     0xA50130A0UL

#define PMB_EDC_LATCHED_RESET_5_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_5_WIDTH  1
#define PMB_EDC_LATCHED_RESET_5_SHIFT  0
#define PMB_EDC_LATCHED_RESET_5_SIGNED 0

#define PMB_EDC_PULSED_RESET_5_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_5_WIDTH   1
#define PMB_EDC_PULSED_RESET_5_SHIFT   1
#define PMB_EDC_PULSED_RESET_5_SIGNED  0

#define PMB_EDC_PA_EXT_5_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_5_WIDTH         1
#define PMB_EDC_PA_EXT_5_SHIFT         2
#define PMB_EDC_PA_EXT_5_SIGNED        0

#define PMB_EDC_FINE_RATE_5_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_5_WIDTH      2
#define PMB_EDC_FINE_RATE_5_SHIFT      3
#define PMB_EDC_FINE_RATE_5_SIGNED     0

#define PMB_EDC_PER_BUS_5_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_5_WIDTH        1
#define PMB_EDC_PER_BUS_5_SHIFT        5
#define PMB_EDC_PER_BUS_5_SIGNED       0

#define PMB_EDC_TFR_MODE_5_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_5_WIDTH       3
#define PMB_EDC_TFR_MODE_5_SHIFT       6
#define PMB_EDC_TFR_MODE_5_SIGNED      0

#define PMB_EDC_EOP_MASK_5_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_5_WIDTH       1
#define PMB_EDC_EOP_MASK_5_SHIFT       9
#define PMB_EDC_EOP_MASK_5_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_5_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_5_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_5_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_5_SIGNED 0

#define PMB_EDC_EOP_MODE_5_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_5_WIDTH       2
#define PMB_EDC_EOP_MODE_5_SHIFT       11
#define PMB_EDC_EOP_MODE_5_SIGNED      0

#define PMB_EDC_DISCARD_OP_5_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_5_WIDTH     1
#define PMB_EDC_DISCARD_OP_5_SHIFT     13
#define PMB_EDC_DISCARD_OP_5_SIGNED    0

#define PMB_EDC_INCR_5_MASK            0x00004000UL
#define PMB_EDC_INCR_5_WIDTH           1
#define PMB_EDC_INCR_5_SHIFT           14
#define PMB_EDC_INCR_5_SIGNED          0

#define PMB_EDC_BITREV_5_MASK          0x00008000UL
#define PMB_EDC_BITREV_5_WIDTH         1
#define PMB_EDC_BITREV_5_SHIFT         15
#define PMB_EDC_BITREV_5_SIGNED        0

#define PMB_EDC_COARSE_RATE_5_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_5_WIDTH    3
#define PMB_EDC_COARSE_RATE_5_SHIFT    16
#define PMB_EDC_COARSE_RATE_5_SIGNED   0

#define PMB_EDC_PALIGN_5_MASK          0x00080000UL
#define PMB_EDC_PALIGN_5_WIDTH         1
#define PMB_EDC_PALIGN_5_SHIFT         19
#define PMB_EDC_PALIGN_5_SIGNED        0

#define PMB_EDC_PW_5_MASK              0x00300000UL
#define PMB_EDC_PW_5_WIDTH             2
#define PMB_EDC_PW_5_SHIFT             20
#define PMB_EDC_PW_5_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_5_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_5_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_5_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_5_SIGNED  0

#define PMB_EDC_MEM_BSWAP_5_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_5_WIDTH      1
#define PMB_EDC_MEM_BSWAP_5_SHIFT      23
#define PMB_EDC_MEM_BSWAP_5_SIGNED     0

/* Register EDC_PERIP_BASIC1_5 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_5     0x00A4
#define ABS_PMB_EDC_PERIP_BASIC1_5 0xA50130A4UL

#define PMB_EDC_ITEMS_5_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_5_WIDTH      16
#define PMB_EDC_ITEMS_5_SHIFT      0
#define PMB_EDC_ITEMS_5_SIGNED     0

#define PMB_EDC_TRANSFERS_5_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_5_WIDTH  8
#define PMB_EDC_TRANSFERS_5_SHIFT  16
#define PMB_EDC_TRANSFERS_5_SIGNED 0

/* Register EDC_PERIP_BASIC2_5 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_5     0x00A8
#define ABS_PMB_EDC_PERIP_BASIC2_5 0xA50130A8UL

#define PMB_EDC_PA_5_MASK          0x0000FFFFUL
#define PMB_EDC_PA_5_WIDTH         16
#define PMB_EDC_PA_5_SHIFT         0
#define PMB_EDC_PA_5_SIGNED        0

#define PMB_EDC_ECN_5_MASK         0x003F0000UL
#define PMB_EDC_ECN_5_WIDTH        6
#define PMB_EDC_ECN_5_SHIFT        16
#define PMB_EDC_ECN_5_SIGNED       0

/* Register EDC_PERIP_BASIC3_5 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_5     0x00AC
#define ABS_PMB_EDC_PERIP_BASIC3_5 0xA50130ACUL

#define PMB_EDC_MA_5_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_5_WIDTH         24
#define PMB_EDC_MA_5_SHIFT         0
#define PMB_EDC_MA_5_SIGNED        0

/* Register EDC_PERIP_AGEN4_5 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_5       0x00B0
#define ABS_PMB_EDC_PERIP_AGEN4_5   0xA50130B0UL

#define PMB_EDC_N0_5_MASK           0x0000FFFFUL
#define PMB_EDC_N0_5_WIDTH          16
#define PMB_EDC_N0_5_SHIFT          0
#define PMB_EDC_N0_5_SIGNED         0

#define PMB_EDC_BUS_BYTES_5_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_5_WIDTH   1
#define PMB_EDC_BUS_BYTES_5_SHIFT   16
#define PMB_EDC_BUS_BYTES_5_SIGNED  0

#define PMB_EDC_ITEM_BYTES_5_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_5_WIDTH  2
#define PMB_EDC_ITEM_BYTES_5_SHIFT  17
#define PMB_EDC_ITEM_BYTES_5_SIGNED 0

#define PMB_EDC_CLR_ABO_5_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_5_WIDTH     1
#define PMB_EDC_CLR_ABO_5_SHIFT     19
#define PMB_EDC_CLR_ABO_5_SIGNED    0

#define PMB_EDC_MODE_5_MASK         0x00E00000UL
#define PMB_EDC_MODE_5_WIDTH        3
#define PMB_EDC_MODE_5_SHIFT        21
#define PMB_EDC_MODE_5_SIGNED       0

/* Register EDC_PERIP_AGEN5_5 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_5     0x00B4
#define ABS_PMB_EDC_PERIP_AGEN5_5 0xA50130B4UL

#define PMB_EDC_N1_5_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_5_WIDTH        24
#define PMB_EDC_N1_5_SHIFT        0
#define PMB_EDC_N1_5_SIGNED       0

/* Register EDC_PERIP_AGEN6_5 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_5     0x00B8
#define ABS_PMB_EDC_PERIP_AGEN6_5 0xA50130B8UL

#define PMB_EDC_N2_5_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_5_WIDTH        24
#define PMB_EDC_N2_5_SHIFT        0
#define PMB_EDC_N2_5_SIGNED       0

/* Register EDC_PERIP_AGEN7_5 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_5      0x00BC
#define ABS_PMB_EDC_PERIP_AGEN7_5  0xA50130BCUL

#define PMB_EDC_LP0_5_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_5_WIDTH        16
#define PMB_EDC_LP0_5_SHIFT        0
#define PMB_EDC_LP0_5_SIGNED       0

#define PMB_EDC_LP1_5_MASK         0x003F0000UL
#define PMB_EDC_LP1_5_WIDTH        6
#define PMB_EDC_LP1_5_SHIFT        16
#define PMB_EDC_LP1_5_SIGNED       0

#define PMB_EDC_LINK_MODE_5_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_5_WIDTH  2
#define PMB_EDC_LINK_MODE_5_SHIFT  22
#define PMB_EDC_LINK_MODE_5_SIGNED 0

/* Register EDC_PERIP_BASIC0_6 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_6         0x00C0
#define ABS_PMB_EDC_PERIP_BASIC0_6     0xA50130C0UL

#define PMB_EDC_LATCHED_RESET_6_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_6_WIDTH  1
#define PMB_EDC_LATCHED_RESET_6_SHIFT  0
#define PMB_EDC_LATCHED_RESET_6_SIGNED 0

#define PMB_EDC_PULSED_RESET_6_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_6_WIDTH   1
#define PMB_EDC_PULSED_RESET_6_SHIFT   1
#define PMB_EDC_PULSED_RESET_6_SIGNED  0

#define PMB_EDC_PA_EXT_6_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_6_WIDTH         1
#define PMB_EDC_PA_EXT_6_SHIFT         2
#define PMB_EDC_PA_EXT_6_SIGNED        0

#define PMB_EDC_FINE_RATE_6_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_6_WIDTH      2
#define PMB_EDC_FINE_RATE_6_SHIFT      3
#define PMB_EDC_FINE_RATE_6_SIGNED     0

#define PMB_EDC_PER_BUS_6_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_6_WIDTH        1
#define PMB_EDC_PER_BUS_6_SHIFT        5
#define PMB_EDC_PER_BUS_6_SIGNED       0

#define PMB_EDC_TFR_MODE_6_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_6_WIDTH       3
#define PMB_EDC_TFR_MODE_6_SHIFT       6
#define PMB_EDC_TFR_MODE_6_SIGNED      0

#define PMB_EDC_EOP_MASK_6_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_6_WIDTH       1
#define PMB_EDC_EOP_MASK_6_SHIFT       9
#define PMB_EDC_EOP_MASK_6_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_6_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_6_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_6_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_6_SIGNED 0

#define PMB_EDC_EOP_MODE_6_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_6_WIDTH       2
#define PMB_EDC_EOP_MODE_6_SHIFT       11
#define PMB_EDC_EOP_MODE_6_SIGNED      0

#define PMB_EDC_DISCARD_OP_6_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_6_WIDTH     1
#define PMB_EDC_DISCARD_OP_6_SHIFT     13
#define PMB_EDC_DISCARD_OP_6_SIGNED    0

#define PMB_EDC_INCR_6_MASK            0x00004000UL
#define PMB_EDC_INCR_6_WIDTH           1
#define PMB_EDC_INCR_6_SHIFT           14
#define PMB_EDC_INCR_6_SIGNED          0

#define PMB_EDC_BITREV_6_MASK          0x00008000UL
#define PMB_EDC_BITREV_6_WIDTH         1
#define PMB_EDC_BITREV_6_SHIFT         15
#define PMB_EDC_BITREV_6_SIGNED        0

#define PMB_EDC_COARSE_RATE_6_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_6_WIDTH    3
#define PMB_EDC_COARSE_RATE_6_SHIFT    16
#define PMB_EDC_COARSE_RATE_6_SIGNED   0

#define PMB_EDC_PALIGN_6_MASK          0x00080000UL
#define PMB_EDC_PALIGN_6_WIDTH         1
#define PMB_EDC_PALIGN_6_SHIFT         19
#define PMB_EDC_PALIGN_6_SIGNED        0

#define PMB_EDC_PW_6_MASK              0x00300000UL
#define PMB_EDC_PW_6_WIDTH             2
#define PMB_EDC_PW_6_SHIFT             20
#define PMB_EDC_PW_6_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_6_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_6_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_6_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_6_SIGNED  0

#define PMB_EDC_MEM_BSWAP_6_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_6_WIDTH      1
#define PMB_EDC_MEM_BSWAP_6_SHIFT      23
#define PMB_EDC_MEM_BSWAP_6_SIGNED     0

/* Register EDC_PERIP_BASIC1_6 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_6     0x00C4
#define ABS_PMB_EDC_PERIP_BASIC1_6 0xA50130C4UL

#define PMB_EDC_ITEMS_6_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_6_WIDTH      16
#define PMB_EDC_ITEMS_6_SHIFT      0
#define PMB_EDC_ITEMS_6_SIGNED     0

#define PMB_EDC_TRANSFERS_6_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_6_WIDTH  8
#define PMB_EDC_TRANSFERS_6_SHIFT  16
#define PMB_EDC_TRANSFERS_6_SIGNED 0

/* Register EDC_PERIP_BASIC2_6 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_6     0x00C8
#define ABS_PMB_EDC_PERIP_BASIC2_6 0xA50130C8UL

#define PMB_EDC_PA_6_MASK          0x0000FFFFUL
#define PMB_EDC_PA_6_WIDTH         16
#define PMB_EDC_PA_6_SHIFT         0
#define PMB_EDC_PA_6_SIGNED        0

#define PMB_EDC_ECN_6_MASK         0x003F0000UL
#define PMB_EDC_ECN_6_WIDTH        6
#define PMB_EDC_ECN_6_SHIFT        16
#define PMB_EDC_ECN_6_SIGNED       0

/* Register EDC_PERIP_BASIC3_6 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_6     0x00CC
#define ABS_PMB_EDC_PERIP_BASIC3_6 0xA50130CCUL

#define PMB_EDC_MA_6_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_6_WIDTH         24
#define PMB_EDC_MA_6_SHIFT         0
#define PMB_EDC_MA_6_SIGNED        0

/* Register EDC_PERIP_AGEN4_6 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_6       0x00D0
#define ABS_PMB_EDC_PERIP_AGEN4_6   0xA50130D0UL

#define PMB_EDC_N0_6_MASK           0x0000FFFFUL
#define PMB_EDC_N0_6_WIDTH          16
#define PMB_EDC_N0_6_SHIFT          0
#define PMB_EDC_N0_6_SIGNED         0

#define PMB_EDC_BUS_BYTES_6_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_6_WIDTH   1
#define PMB_EDC_BUS_BYTES_6_SHIFT   16
#define PMB_EDC_BUS_BYTES_6_SIGNED  0

#define PMB_EDC_ITEM_BYTES_6_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_6_WIDTH  2
#define PMB_EDC_ITEM_BYTES_6_SHIFT  17
#define PMB_EDC_ITEM_BYTES_6_SIGNED 0

#define PMB_EDC_CLR_ABO_6_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_6_WIDTH     1
#define PMB_EDC_CLR_ABO_6_SHIFT     19
#define PMB_EDC_CLR_ABO_6_SIGNED    0

#define PMB_EDC_MODE_6_MASK         0x00E00000UL
#define PMB_EDC_MODE_6_WIDTH        3
#define PMB_EDC_MODE_6_SHIFT        21
#define PMB_EDC_MODE_6_SIGNED       0

/* Register EDC_PERIP_AGEN5_6 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_6     0x00D4
#define ABS_PMB_EDC_PERIP_AGEN5_6 0xA50130D4UL

#define PMB_EDC_N1_6_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_6_WIDTH        24
#define PMB_EDC_N1_6_SHIFT        0
#define PMB_EDC_N1_6_SIGNED       0

/* Register EDC_PERIP_AGEN6_6 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_6     0x00D8
#define ABS_PMB_EDC_PERIP_AGEN6_6 0xA50130D8UL

#define PMB_EDC_N2_6_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_6_WIDTH        24
#define PMB_EDC_N2_6_SHIFT        0
#define PMB_EDC_N2_6_SIGNED       0

/* Register EDC_PERIP_AGEN7_6 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_6      0x00DC
#define ABS_PMB_EDC_PERIP_AGEN7_6  0xA50130DCUL

#define PMB_EDC_LP0_6_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_6_WIDTH        16
#define PMB_EDC_LP0_6_SHIFT        0
#define PMB_EDC_LP0_6_SIGNED       0

#define PMB_EDC_LP1_6_MASK         0x003F0000UL
#define PMB_EDC_LP1_6_WIDTH        6
#define PMB_EDC_LP1_6_SHIFT        16
#define PMB_EDC_LP1_6_SIGNED       0

#define PMB_EDC_LINK_MODE_6_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_6_WIDTH  2
#define PMB_EDC_LINK_MODE_6_SHIFT  22
#define PMB_EDC_LINK_MODE_6_SIGNED 0

/* Register EDC_PERIP_BASIC0_7 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_7         0x00E0
#define ABS_PMB_EDC_PERIP_BASIC0_7     0xA50130E0UL

#define PMB_EDC_LATCHED_RESET_7_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_7_WIDTH  1
#define PMB_EDC_LATCHED_RESET_7_SHIFT  0
#define PMB_EDC_LATCHED_RESET_7_SIGNED 0

#define PMB_EDC_PULSED_RESET_7_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_7_WIDTH   1
#define PMB_EDC_PULSED_RESET_7_SHIFT   1
#define PMB_EDC_PULSED_RESET_7_SIGNED  0

#define PMB_EDC_PA_EXT_7_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_7_WIDTH         1
#define PMB_EDC_PA_EXT_7_SHIFT         2
#define PMB_EDC_PA_EXT_7_SIGNED        0

#define PMB_EDC_FINE_RATE_7_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_7_WIDTH      2
#define PMB_EDC_FINE_RATE_7_SHIFT      3
#define PMB_EDC_FINE_RATE_7_SIGNED     0

#define PMB_EDC_PER_BUS_7_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_7_WIDTH        1
#define PMB_EDC_PER_BUS_7_SHIFT        5
#define PMB_EDC_PER_BUS_7_SIGNED       0

#define PMB_EDC_TFR_MODE_7_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_7_WIDTH       3
#define PMB_EDC_TFR_MODE_7_SHIFT       6
#define PMB_EDC_TFR_MODE_7_SIGNED      0

#define PMB_EDC_EOP_MASK_7_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_7_WIDTH       1
#define PMB_EDC_EOP_MASK_7_SHIFT       9
#define PMB_EDC_EOP_MASK_7_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_7_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_7_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_7_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_7_SIGNED 0

#define PMB_EDC_EOP_MODE_7_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_7_WIDTH       2
#define PMB_EDC_EOP_MODE_7_SHIFT       11
#define PMB_EDC_EOP_MODE_7_SIGNED      0

#define PMB_EDC_DISCARD_OP_7_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_7_WIDTH     1
#define PMB_EDC_DISCARD_OP_7_SHIFT     13
#define PMB_EDC_DISCARD_OP_7_SIGNED    0

#define PMB_EDC_INCR_7_MASK            0x00004000UL
#define PMB_EDC_INCR_7_WIDTH           1
#define PMB_EDC_INCR_7_SHIFT           14
#define PMB_EDC_INCR_7_SIGNED          0

#define PMB_EDC_BITREV_7_MASK          0x00008000UL
#define PMB_EDC_BITREV_7_WIDTH         1
#define PMB_EDC_BITREV_7_SHIFT         15
#define PMB_EDC_BITREV_7_SIGNED        0

#define PMB_EDC_COARSE_RATE_7_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_7_WIDTH    3
#define PMB_EDC_COARSE_RATE_7_SHIFT    16
#define PMB_EDC_COARSE_RATE_7_SIGNED   0

#define PMB_EDC_PALIGN_7_MASK          0x00080000UL
#define PMB_EDC_PALIGN_7_WIDTH         1
#define PMB_EDC_PALIGN_7_SHIFT         19
#define PMB_EDC_PALIGN_7_SIGNED        0

#define PMB_EDC_PW_7_MASK              0x00300000UL
#define PMB_EDC_PW_7_WIDTH             2
#define PMB_EDC_PW_7_SHIFT             20
#define PMB_EDC_PW_7_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_7_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_7_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_7_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_7_SIGNED  0

#define PMB_EDC_MEM_BSWAP_7_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_7_WIDTH      1
#define PMB_EDC_MEM_BSWAP_7_SHIFT      23
#define PMB_EDC_MEM_BSWAP_7_SIGNED     0

/* Register EDC_PERIP_BASIC1_7 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_7     0x00E4
#define ABS_PMB_EDC_PERIP_BASIC1_7 0xA50130E4UL

#define PMB_EDC_ITEMS_7_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_7_WIDTH      16
#define PMB_EDC_ITEMS_7_SHIFT      0
#define PMB_EDC_ITEMS_7_SIGNED     0

#define PMB_EDC_TRANSFERS_7_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_7_WIDTH  8
#define PMB_EDC_TRANSFERS_7_SHIFT  16
#define PMB_EDC_TRANSFERS_7_SIGNED 0

/* Register EDC_PERIP_BASIC2_7 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_7     0x00E8
#define ABS_PMB_EDC_PERIP_BASIC2_7 0xA50130E8UL

#define PMB_EDC_PA_7_MASK          0x0000FFFFUL
#define PMB_EDC_PA_7_WIDTH         16
#define PMB_EDC_PA_7_SHIFT         0
#define PMB_EDC_PA_7_SIGNED        0

#define PMB_EDC_ECN_7_MASK         0x003F0000UL
#define PMB_EDC_ECN_7_WIDTH        6
#define PMB_EDC_ECN_7_SHIFT        16
#define PMB_EDC_ECN_7_SIGNED       0

/* Register EDC_PERIP_BASIC3_7 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_7     0x00EC
#define ABS_PMB_EDC_PERIP_BASIC3_7 0xA50130ECUL

#define PMB_EDC_MA_7_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_7_WIDTH         24
#define PMB_EDC_MA_7_SHIFT         0
#define PMB_EDC_MA_7_SIGNED        0

/* Register EDC_PERIP_AGEN4_7 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_7       0x00F0
#define ABS_PMB_EDC_PERIP_AGEN4_7   0xA50130F0UL

#define PMB_EDC_N0_7_MASK           0x0000FFFFUL
#define PMB_EDC_N0_7_WIDTH          16
#define PMB_EDC_N0_7_SHIFT          0
#define PMB_EDC_N0_7_SIGNED         0

#define PMB_EDC_BUS_BYTES_7_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_7_WIDTH   1
#define PMB_EDC_BUS_BYTES_7_SHIFT   16
#define PMB_EDC_BUS_BYTES_7_SIGNED  0

#define PMB_EDC_ITEM_BYTES_7_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_7_WIDTH  2
#define PMB_EDC_ITEM_BYTES_7_SHIFT  17
#define PMB_EDC_ITEM_BYTES_7_SIGNED 0

#define PMB_EDC_CLR_ABO_7_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_7_WIDTH     1
#define PMB_EDC_CLR_ABO_7_SHIFT     19
#define PMB_EDC_CLR_ABO_7_SIGNED    0

#define PMB_EDC_MODE_7_MASK         0x00E00000UL
#define PMB_EDC_MODE_7_WIDTH        3
#define PMB_EDC_MODE_7_SHIFT        21
#define PMB_EDC_MODE_7_SIGNED       0

/* Register EDC_PERIP_AGEN5_7 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_7     0x00F4
#define ABS_PMB_EDC_PERIP_AGEN5_7 0xA50130F4UL

#define PMB_EDC_N1_7_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_7_WIDTH        24
#define PMB_EDC_N1_7_SHIFT        0
#define PMB_EDC_N1_7_SIGNED       0

/* Register EDC_PERIP_AGEN6_7 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_7     0x00F8
#define ABS_PMB_EDC_PERIP_AGEN6_7 0xA50130F8UL

#define PMB_EDC_N2_7_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_7_WIDTH        24
#define PMB_EDC_N2_7_SHIFT        0
#define PMB_EDC_N2_7_SIGNED       0

/* Register EDC_PERIP_AGEN7_7 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_7      0x00FC
#define ABS_PMB_EDC_PERIP_AGEN7_7  0xA50130FCUL

#define PMB_EDC_LP0_7_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_7_WIDTH        16
#define PMB_EDC_LP0_7_SHIFT        0
#define PMB_EDC_LP0_7_SIGNED       0

#define PMB_EDC_LP1_7_MASK         0x003F0000UL
#define PMB_EDC_LP1_7_WIDTH        6
#define PMB_EDC_LP1_7_SHIFT        16
#define PMB_EDC_LP1_7_SIGNED       0

#define PMB_EDC_LINK_MODE_7_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_7_WIDTH  2
#define PMB_EDC_LINK_MODE_7_SHIFT  22
#define PMB_EDC_LINK_MODE_7_SIGNED 0

/* Register EDC_PERIP_BASIC0_8 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_8         0x0100
#define ABS_PMB_EDC_PERIP_BASIC0_8     0xA5013100UL

#define PMB_EDC_LATCHED_RESET_8_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_8_WIDTH  1
#define PMB_EDC_LATCHED_RESET_8_SHIFT  0
#define PMB_EDC_LATCHED_RESET_8_SIGNED 0

#define PMB_EDC_PULSED_RESET_8_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_8_WIDTH   1
#define PMB_EDC_PULSED_RESET_8_SHIFT   1
#define PMB_EDC_PULSED_RESET_8_SIGNED  0

#define PMB_EDC_PA_EXT_8_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_8_WIDTH         1
#define PMB_EDC_PA_EXT_8_SHIFT         2
#define PMB_EDC_PA_EXT_8_SIGNED        0

#define PMB_EDC_FINE_RATE_8_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_8_WIDTH      2
#define PMB_EDC_FINE_RATE_8_SHIFT      3
#define PMB_EDC_FINE_RATE_8_SIGNED     0

#define PMB_EDC_PER_BUS_8_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_8_WIDTH        1
#define PMB_EDC_PER_BUS_8_SHIFT        5
#define PMB_EDC_PER_BUS_8_SIGNED       0

#define PMB_EDC_TFR_MODE_8_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_8_WIDTH       3
#define PMB_EDC_TFR_MODE_8_SHIFT       6
#define PMB_EDC_TFR_MODE_8_SIGNED      0

#define PMB_EDC_EOP_MASK_8_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_8_WIDTH       1
#define PMB_EDC_EOP_MASK_8_SHIFT       9
#define PMB_EDC_EOP_MASK_8_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_8_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_8_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_8_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_8_SIGNED 0

#define PMB_EDC_EOP_MODE_8_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_8_WIDTH       2
#define PMB_EDC_EOP_MODE_8_SHIFT       11
#define PMB_EDC_EOP_MODE_8_SIGNED      0

#define PMB_EDC_DISCARD_OP_8_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_8_WIDTH     1
#define PMB_EDC_DISCARD_OP_8_SHIFT     13
#define PMB_EDC_DISCARD_OP_8_SIGNED    0

#define PMB_EDC_INCR_8_MASK            0x00004000UL
#define PMB_EDC_INCR_8_WIDTH           1
#define PMB_EDC_INCR_8_SHIFT           14
#define PMB_EDC_INCR_8_SIGNED          0

#define PMB_EDC_BITREV_8_MASK          0x00008000UL
#define PMB_EDC_BITREV_8_WIDTH         1
#define PMB_EDC_BITREV_8_SHIFT         15
#define PMB_EDC_BITREV_8_SIGNED        0

#define PMB_EDC_COARSE_RATE_8_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_8_WIDTH    3
#define PMB_EDC_COARSE_RATE_8_SHIFT    16
#define PMB_EDC_COARSE_RATE_8_SIGNED   0

#define PMB_EDC_PALIGN_8_MASK          0x00080000UL
#define PMB_EDC_PALIGN_8_WIDTH         1
#define PMB_EDC_PALIGN_8_SHIFT         19
#define PMB_EDC_PALIGN_8_SIGNED        0

#define PMB_EDC_PW_8_MASK              0x00300000UL
#define PMB_EDC_PW_8_WIDTH             2
#define PMB_EDC_PW_8_SHIFT             20
#define PMB_EDC_PW_8_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_8_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_8_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_8_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_8_SIGNED  0

#define PMB_EDC_MEM_BSWAP_8_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_8_WIDTH      1
#define PMB_EDC_MEM_BSWAP_8_SHIFT      23
#define PMB_EDC_MEM_BSWAP_8_SIGNED     0

/* Register EDC_PERIP_BASIC1_8 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_8     0x0104
#define ABS_PMB_EDC_PERIP_BASIC1_8 0xA5013104UL

#define PMB_EDC_ITEMS_8_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_8_WIDTH      16
#define PMB_EDC_ITEMS_8_SHIFT      0
#define PMB_EDC_ITEMS_8_SIGNED     0

#define PMB_EDC_TRANSFERS_8_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_8_WIDTH  8
#define PMB_EDC_TRANSFERS_8_SHIFT  16
#define PMB_EDC_TRANSFERS_8_SIGNED 0

/* Register EDC_PERIP_BASIC2_8 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_8     0x0108
#define ABS_PMB_EDC_PERIP_BASIC2_8 0xA5013108UL

#define PMB_EDC_PA_8_MASK          0x0000FFFFUL
#define PMB_EDC_PA_8_WIDTH         16
#define PMB_EDC_PA_8_SHIFT         0
#define PMB_EDC_PA_8_SIGNED        0

#define PMB_EDC_ECN_8_MASK         0x003F0000UL
#define PMB_EDC_ECN_8_WIDTH        6
#define PMB_EDC_ECN_8_SHIFT        16
#define PMB_EDC_ECN_8_SIGNED       0

/* Register EDC_PERIP_BASIC3_8 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_8     0x010C
#define ABS_PMB_EDC_PERIP_BASIC3_8 0xA501310CUL

#define PMB_EDC_MA_8_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_8_WIDTH         24
#define PMB_EDC_MA_8_SHIFT         0
#define PMB_EDC_MA_8_SIGNED        0

/* Register EDC_PERIP_AGEN4_8 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_8       0x0110
#define ABS_PMB_EDC_PERIP_AGEN4_8   0xA5013110UL

#define PMB_EDC_N0_8_MASK           0x0000FFFFUL
#define PMB_EDC_N0_8_WIDTH          16
#define PMB_EDC_N0_8_SHIFT          0
#define PMB_EDC_N0_8_SIGNED         0

#define PMB_EDC_BUS_BYTES_8_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_8_WIDTH   1
#define PMB_EDC_BUS_BYTES_8_SHIFT   16
#define PMB_EDC_BUS_BYTES_8_SIGNED  0

#define PMB_EDC_ITEM_BYTES_8_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_8_WIDTH  2
#define PMB_EDC_ITEM_BYTES_8_SHIFT  17
#define PMB_EDC_ITEM_BYTES_8_SIGNED 0

#define PMB_EDC_CLR_ABO_8_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_8_WIDTH     1
#define PMB_EDC_CLR_ABO_8_SHIFT     19
#define PMB_EDC_CLR_ABO_8_SIGNED    0

#define PMB_EDC_MODE_8_MASK         0x00E00000UL
#define PMB_EDC_MODE_8_WIDTH        3
#define PMB_EDC_MODE_8_SHIFT        21
#define PMB_EDC_MODE_8_SIGNED       0

/* Register EDC_PERIP_AGEN5_8 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_8     0x0114
#define ABS_PMB_EDC_PERIP_AGEN5_8 0xA5013114UL

#define PMB_EDC_N1_8_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_8_WIDTH        24
#define PMB_EDC_N1_8_SHIFT        0
#define PMB_EDC_N1_8_SIGNED       0

/* Register EDC_PERIP_AGEN6_8 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_8     0x0118
#define ABS_PMB_EDC_PERIP_AGEN6_8 0xA5013118UL

#define PMB_EDC_N2_8_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_8_WIDTH        24
#define PMB_EDC_N2_8_SHIFT        0
#define PMB_EDC_N2_8_SIGNED       0

/* Register EDC_PERIP_AGEN7_8 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_8      0x011C
#define ABS_PMB_EDC_PERIP_AGEN7_8  0xA501311CUL

#define PMB_EDC_LP0_8_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_8_WIDTH        16
#define PMB_EDC_LP0_8_SHIFT        0
#define PMB_EDC_LP0_8_SIGNED       0

#define PMB_EDC_LP1_8_MASK         0x003F0000UL
#define PMB_EDC_LP1_8_WIDTH        6
#define PMB_EDC_LP1_8_SHIFT        16
#define PMB_EDC_LP1_8_SIGNED       0

#define PMB_EDC_LINK_MODE_8_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_8_WIDTH  2
#define PMB_EDC_LINK_MODE_8_SHIFT  22
#define PMB_EDC_LINK_MODE_8_SIGNED 0

/* Register EDC_PERIP_BASIC0_9 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_9         0x0120
#define ABS_PMB_EDC_PERIP_BASIC0_9     0xA5013120UL

#define PMB_EDC_LATCHED_RESET_9_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_9_WIDTH  1
#define PMB_EDC_LATCHED_RESET_9_SHIFT  0
#define PMB_EDC_LATCHED_RESET_9_SIGNED 0

#define PMB_EDC_PULSED_RESET_9_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_9_WIDTH   1
#define PMB_EDC_PULSED_RESET_9_SHIFT   1
#define PMB_EDC_PULSED_RESET_9_SIGNED  0

#define PMB_EDC_PA_EXT_9_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_9_WIDTH         1
#define PMB_EDC_PA_EXT_9_SHIFT         2
#define PMB_EDC_PA_EXT_9_SIGNED        0

#define PMB_EDC_FINE_RATE_9_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_9_WIDTH      2
#define PMB_EDC_FINE_RATE_9_SHIFT      3
#define PMB_EDC_FINE_RATE_9_SIGNED     0

#define PMB_EDC_PER_BUS_9_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_9_WIDTH        1
#define PMB_EDC_PER_BUS_9_SHIFT        5
#define PMB_EDC_PER_BUS_9_SIGNED       0

#define PMB_EDC_TFR_MODE_9_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_9_WIDTH       3
#define PMB_EDC_TFR_MODE_9_SHIFT       6
#define PMB_EDC_TFR_MODE_9_SIGNED      0

#define PMB_EDC_EOP_MASK_9_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_9_WIDTH       1
#define PMB_EDC_EOP_MASK_9_SHIFT       9
#define PMB_EDC_EOP_MASK_9_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_9_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_9_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_9_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_9_SIGNED 0

#define PMB_EDC_EOP_MODE_9_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_9_WIDTH       2
#define PMB_EDC_EOP_MODE_9_SHIFT       11
#define PMB_EDC_EOP_MODE_9_SIGNED      0

#define PMB_EDC_DISCARD_OP_9_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_9_WIDTH     1
#define PMB_EDC_DISCARD_OP_9_SHIFT     13
#define PMB_EDC_DISCARD_OP_9_SIGNED    0

#define PMB_EDC_INCR_9_MASK            0x00004000UL
#define PMB_EDC_INCR_9_WIDTH           1
#define PMB_EDC_INCR_9_SHIFT           14
#define PMB_EDC_INCR_9_SIGNED          0

#define PMB_EDC_BITREV_9_MASK          0x00008000UL
#define PMB_EDC_BITREV_9_WIDTH         1
#define PMB_EDC_BITREV_9_SHIFT         15
#define PMB_EDC_BITREV_9_SIGNED        0

#define PMB_EDC_COARSE_RATE_9_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_9_WIDTH    3
#define PMB_EDC_COARSE_RATE_9_SHIFT    16
#define PMB_EDC_COARSE_RATE_9_SIGNED   0

#define PMB_EDC_PALIGN_9_MASK          0x00080000UL
#define PMB_EDC_PALIGN_9_WIDTH         1
#define PMB_EDC_PALIGN_9_SHIFT         19
#define PMB_EDC_PALIGN_9_SIGNED        0

#define PMB_EDC_PW_9_MASK              0x00300000UL
#define PMB_EDC_PW_9_WIDTH             2
#define PMB_EDC_PW_9_SHIFT             20
#define PMB_EDC_PW_9_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_9_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_9_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_9_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_9_SIGNED  0

#define PMB_EDC_MEM_BSWAP_9_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_9_WIDTH      1
#define PMB_EDC_MEM_BSWAP_9_SHIFT      23
#define PMB_EDC_MEM_BSWAP_9_SIGNED     0

/* Register EDC_PERIP_BASIC1_9 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_9     0x0124
#define ABS_PMB_EDC_PERIP_BASIC1_9 0xA5013124UL

#define PMB_EDC_ITEMS_9_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_9_WIDTH      16
#define PMB_EDC_ITEMS_9_SHIFT      0
#define PMB_EDC_ITEMS_9_SIGNED     0

#define PMB_EDC_TRANSFERS_9_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_9_WIDTH  8
#define PMB_EDC_TRANSFERS_9_SHIFT  16
#define PMB_EDC_TRANSFERS_9_SIGNED 0

/* Register EDC_PERIP_BASIC2_9 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_9     0x0128
#define ABS_PMB_EDC_PERIP_BASIC2_9 0xA5013128UL

#define PMB_EDC_PA_9_MASK          0x0000FFFFUL
#define PMB_EDC_PA_9_WIDTH         16
#define PMB_EDC_PA_9_SHIFT         0
#define PMB_EDC_PA_9_SIGNED        0

#define PMB_EDC_ECN_9_MASK         0x003F0000UL
#define PMB_EDC_ECN_9_WIDTH        6
#define PMB_EDC_ECN_9_SHIFT        16
#define PMB_EDC_ECN_9_SIGNED       0

/* Register EDC_PERIP_BASIC3_9 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_9     0x012C
#define ABS_PMB_EDC_PERIP_BASIC3_9 0xA501312CUL

#define PMB_EDC_MA_9_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_9_WIDTH         24
#define PMB_EDC_MA_9_SHIFT         0
#define PMB_EDC_MA_9_SIGNED        0

/* Register EDC_PERIP_AGEN4_9 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_9       0x0130
#define ABS_PMB_EDC_PERIP_AGEN4_9   0xA5013130UL

#define PMB_EDC_N0_9_MASK           0x0000FFFFUL
#define PMB_EDC_N0_9_WIDTH          16
#define PMB_EDC_N0_9_SHIFT          0
#define PMB_EDC_N0_9_SIGNED         0

#define PMB_EDC_BUS_BYTES_9_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_9_WIDTH   1
#define PMB_EDC_BUS_BYTES_9_SHIFT   16
#define PMB_EDC_BUS_BYTES_9_SIGNED  0

#define PMB_EDC_ITEM_BYTES_9_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_9_WIDTH  2
#define PMB_EDC_ITEM_BYTES_9_SHIFT  17
#define PMB_EDC_ITEM_BYTES_9_SIGNED 0

#define PMB_EDC_CLR_ABO_9_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_9_WIDTH     1
#define PMB_EDC_CLR_ABO_9_SHIFT     19
#define PMB_EDC_CLR_ABO_9_SIGNED    0

#define PMB_EDC_MODE_9_MASK         0x00E00000UL
#define PMB_EDC_MODE_9_WIDTH        3
#define PMB_EDC_MODE_9_SHIFT        21
#define PMB_EDC_MODE_9_SIGNED       0

/* Register EDC_PERIP_AGEN5_9 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_9     0x0134
#define ABS_PMB_EDC_PERIP_AGEN5_9 0xA5013134UL

#define PMB_EDC_N1_9_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_9_WIDTH        24
#define PMB_EDC_N1_9_SHIFT        0
#define PMB_EDC_N1_9_SIGNED       0

/* Register EDC_PERIP_AGEN6_9 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_9     0x0138
#define ABS_PMB_EDC_PERIP_AGEN6_9 0xA5013138UL

#define PMB_EDC_N2_9_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_9_WIDTH        24
#define PMB_EDC_N2_9_SHIFT        0
#define PMB_EDC_N2_9_SIGNED       0

/* Register EDC_PERIP_AGEN7_9 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_9      0x013C
#define ABS_PMB_EDC_PERIP_AGEN7_9  0xA501313CUL

#define PMB_EDC_LP0_9_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_9_WIDTH        16
#define PMB_EDC_LP0_9_SHIFT        0
#define PMB_EDC_LP0_9_SIGNED       0

#define PMB_EDC_LP1_9_MASK         0x003F0000UL
#define PMB_EDC_LP1_9_WIDTH        6
#define PMB_EDC_LP1_9_SHIFT        16
#define PMB_EDC_LP1_9_SIGNED       0

#define PMB_EDC_LINK_MODE_9_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_9_WIDTH  2
#define PMB_EDC_LINK_MODE_9_SHIFT  22
#define PMB_EDC_LINK_MODE_9_SIGNED 0

/* Register EDC_PERIP_BASIC0_10 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_10         0x0140
#define ABS_PMB_EDC_PERIP_BASIC0_10     0xA5013140UL

#define PMB_EDC_LATCHED_RESET_10_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_10_WIDTH  1
#define PMB_EDC_LATCHED_RESET_10_SHIFT  0
#define PMB_EDC_LATCHED_RESET_10_SIGNED 0

#define PMB_EDC_PULSED_RESET_10_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_10_WIDTH   1
#define PMB_EDC_PULSED_RESET_10_SHIFT   1
#define PMB_EDC_PULSED_RESET_10_SIGNED  0

#define PMB_EDC_PA_EXT_10_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_10_WIDTH         1
#define PMB_EDC_PA_EXT_10_SHIFT         2
#define PMB_EDC_PA_EXT_10_SIGNED        0

#define PMB_EDC_FINE_RATE_10_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_10_WIDTH      2
#define PMB_EDC_FINE_RATE_10_SHIFT      3
#define PMB_EDC_FINE_RATE_10_SIGNED     0

#define PMB_EDC_PER_BUS_10_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_10_WIDTH        1
#define PMB_EDC_PER_BUS_10_SHIFT        5
#define PMB_EDC_PER_BUS_10_SIGNED       0

#define PMB_EDC_TFR_MODE_10_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_10_WIDTH       3
#define PMB_EDC_TFR_MODE_10_SHIFT       6
#define PMB_EDC_TFR_MODE_10_SIGNED      0

#define PMB_EDC_EOP_MASK_10_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_10_WIDTH       1
#define PMB_EDC_EOP_MASK_10_SHIFT       9
#define PMB_EDC_EOP_MASK_10_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_10_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_10_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_10_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_10_SIGNED 0

#define PMB_EDC_EOP_MODE_10_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_10_WIDTH       2
#define PMB_EDC_EOP_MODE_10_SHIFT       11
#define PMB_EDC_EOP_MODE_10_SIGNED      0

#define PMB_EDC_DISCARD_OP_10_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_10_WIDTH     1
#define PMB_EDC_DISCARD_OP_10_SHIFT     13
#define PMB_EDC_DISCARD_OP_10_SIGNED    0

#define PMB_EDC_INCR_10_MASK            0x00004000UL
#define PMB_EDC_INCR_10_WIDTH           1
#define PMB_EDC_INCR_10_SHIFT           14
#define PMB_EDC_INCR_10_SIGNED          0

#define PMB_EDC_BITREV_10_MASK          0x00008000UL
#define PMB_EDC_BITREV_10_WIDTH         1
#define PMB_EDC_BITREV_10_SHIFT         15
#define PMB_EDC_BITREV_10_SIGNED        0

#define PMB_EDC_COARSE_RATE_10_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_10_WIDTH    3
#define PMB_EDC_COARSE_RATE_10_SHIFT    16
#define PMB_EDC_COARSE_RATE_10_SIGNED   0

#define PMB_EDC_PALIGN_10_MASK          0x00080000UL
#define PMB_EDC_PALIGN_10_WIDTH         1
#define PMB_EDC_PALIGN_10_SHIFT         19
#define PMB_EDC_PALIGN_10_SIGNED        0

#define PMB_EDC_PW_10_MASK              0x00300000UL
#define PMB_EDC_PW_10_WIDTH             2
#define PMB_EDC_PW_10_SHIFT             20
#define PMB_EDC_PW_10_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_10_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_10_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_10_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_10_SIGNED  0

#define PMB_EDC_MEM_BSWAP_10_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_10_WIDTH      1
#define PMB_EDC_MEM_BSWAP_10_SHIFT      23
#define PMB_EDC_MEM_BSWAP_10_SIGNED     0

/* Register EDC_PERIP_BASIC1_10 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_10     0x0144
#define ABS_PMB_EDC_PERIP_BASIC1_10 0xA5013144UL

#define PMB_EDC_ITEMS_10_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_10_WIDTH      16
#define PMB_EDC_ITEMS_10_SHIFT      0
#define PMB_EDC_ITEMS_10_SIGNED     0

#define PMB_EDC_TRANSFERS_10_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_10_WIDTH  8
#define PMB_EDC_TRANSFERS_10_SHIFT  16
#define PMB_EDC_TRANSFERS_10_SIGNED 0

/* Register EDC_PERIP_BASIC2_10 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_10     0x0148
#define ABS_PMB_EDC_PERIP_BASIC2_10 0xA5013148UL

#define PMB_EDC_PA_10_MASK          0x0000FFFFUL
#define PMB_EDC_PA_10_WIDTH         16
#define PMB_EDC_PA_10_SHIFT         0
#define PMB_EDC_PA_10_SIGNED        0

#define PMB_EDC_ECN_10_MASK         0x003F0000UL
#define PMB_EDC_ECN_10_WIDTH        6
#define PMB_EDC_ECN_10_SHIFT        16
#define PMB_EDC_ECN_10_SIGNED       0

/* Register EDC_PERIP_BASIC3_10 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_10     0x014C
#define ABS_PMB_EDC_PERIP_BASIC3_10 0xA501314CUL

#define PMB_EDC_MA_10_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_10_WIDTH         24
#define PMB_EDC_MA_10_SHIFT         0
#define PMB_EDC_MA_10_SIGNED        0

/* Register EDC_PERIP_AGEN4_10 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_10       0x0150
#define ABS_PMB_EDC_PERIP_AGEN4_10   0xA5013150UL

#define PMB_EDC_N0_10_MASK           0x0000FFFFUL
#define PMB_EDC_N0_10_WIDTH          16
#define PMB_EDC_N0_10_SHIFT          0
#define PMB_EDC_N0_10_SIGNED         0

#define PMB_EDC_BUS_BYTES_10_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_10_WIDTH   1
#define PMB_EDC_BUS_BYTES_10_SHIFT   16
#define PMB_EDC_BUS_BYTES_10_SIGNED  0

#define PMB_EDC_ITEM_BYTES_10_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_10_WIDTH  2
#define PMB_EDC_ITEM_BYTES_10_SHIFT  17
#define PMB_EDC_ITEM_BYTES_10_SIGNED 0

#define PMB_EDC_CLR_ABO_10_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_10_WIDTH     1
#define PMB_EDC_CLR_ABO_10_SHIFT     19
#define PMB_EDC_CLR_ABO_10_SIGNED    0

#define PMB_EDC_MODE_10_MASK         0x00E00000UL
#define PMB_EDC_MODE_10_WIDTH        3
#define PMB_EDC_MODE_10_SHIFT        21
#define PMB_EDC_MODE_10_SIGNED       0

/* Register EDC_PERIP_AGEN5_10 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_10     0x0154
#define ABS_PMB_EDC_PERIP_AGEN5_10 0xA5013154UL

#define PMB_EDC_N1_10_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_10_WIDTH        24
#define PMB_EDC_N1_10_SHIFT        0
#define PMB_EDC_N1_10_SIGNED       0

/* Register EDC_PERIP_AGEN6_10 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_10     0x0158
#define ABS_PMB_EDC_PERIP_AGEN6_10 0xA5013158UL

#define PMB_EDC_N2_10_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_10_WIDTH        24
#define PMB_EDC_N2_10_SHIFT        0
#define PMB_EDC_N2_10_SIGNED       0

/* Register EDC_PERIP_AGEN7_10 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_10      0x015C
#define ABS_PMB_EDC_PERIP_AGEN7_10  0xA501315CUL

#define PMB_EDC_LP0_10_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_10_WIDTH        16
#define PMB_EDC_LP0_10_SHIFT        0
#define PMB_EDC_LP0_10_SIGNED       0

#define PMB_EDC_LP1_10_MASK         0x003F0000UL
#define PMB_EDC_LP1_10_WIDTH        6
#define PMB_EDC_LP1_10_SHIFT        16
#define PMB_EDC_LP1_10_SIGNED       0

#define PMB_EDC_LINK_MODE_10_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_10_WIDTH  2
#define PMB_EDC_LINK_MODE_10_SHIFT  22
#define PMB_EDC_LINK_MODE_10_SIGNED 0

/* Register EDC_PERIP_BASIC0_11 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_11         0x0160
#define ABS_PMB_EDC_PERIP_BASIC0_11     0xA5013160UL

#define PMB_EDC_LATCHED_RESET_11_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_11_WIDTH  1
#define PMB_EDC_LATCHED_RESET_11_SHIFT  0
#define PMB_EDC_LATCHED_RESET_11_SIGNED 0

#define PMB_EDC_PULSED_RESET_11_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_11_WIDTH   1
#define PMB_EDC_PULSED_RESET_11_SHIFT   1
#define PMB_EDC_PULSED_RESET_11_SIGNED  0

#define PMB_EDC_PA_EXT_11_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_11_WIDTH         1
#define PMB_EDC_PA_EXT_11_SHIFT         2
#define PMB_EDC_PA_EXT_11_SIGNED        0

#define PMB_EDC_FINE_RATE_11_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_11_WIDTH      2
#define PMB_EDC_FINE_RATE_11_SHIFT      3
#define PMB_EDC_FINE_RATE_11_SIGNED     0

#define PMB_EDC_PER_BUS_11_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_11_WIDTH        1
#define PMB_EDC_PER_BUS_11_SHIFT        5
#define PMB_EDC_PER_BUS_11_SIGNED       0

#define PMB_EDC_TFR_MODE_11_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_11_WIDTH       3
#define PMB_EDC_TFR_MODE_11_SHIFT       6
#define PMB_EDC_TFR_MODE_11_SIGNED      0

#define PMB_EDC_EOP_MASK_11_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_11_WIDTH       1
#define PMB_EDC_EOP_MASK_11_SHIFT       9
#define PMB_EDC_EOP_MASK_11_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_11_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_11_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_11_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_11_SIGNED 0

#define PMB_EDC_EOP_MODE_11_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_11_WIDTH       2
#define PMB_EDC_EOP_MODE_11_SHIFT       11
#define PMB_EDC_EOP_MODE_11_SIGNED      0

#define PMB_EDC_DISCARD_OP_11_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_11_WIDTH     1
#define PMB_EDC_DISCARD_OP_11_SHIFT     13
#define PMB_EDC_DISCARD_OP_11_SIGNED    0

#define PMB_EDC_INCR_11_MASK            0x00004000UL
#define PMB_EDC_INCR_11_WIDTH           1
#define PMB_EDC_INCR_11_SHIFT           14
#define PMB_EDC_INCR_11_SIGNED          0

#define PMB_EDC_BITREV_11_MASK          0x00008000UL
#define PMB_EDC_BITREV_11_WIDTH         1
#define PMB_EDC_BITREV_11_SHIFT         15
#define PMB_EDC_BITREV_11_SIGNED        0

#define PMB_EDC_COARSE_RATE_11_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_11_WIDTH    3
#define PMB_EDC_COARSE_RATE_11_SHIFT    16
#define PMB_EDC_COARSE_RATE_11_SIGNED   0

#define PMB_EDC_PALIGN_11_MASK          0x00080000UL
#define PMB_EDC_PALIGN_11_WIDTH         1
#define PMB_EDC_PALIGN_11_SHIFT         19
#define PMB_EDC_PALIGN_11_SIGNED        0

#define PMB_EDC_PW_11_MASK              0x00300000UL
#define PMB_EDC_PW_11_WIDTH             2
#define PMB_EDC_PW_11_SHIFT             20
#define PMB_EDC_PW_11_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_11_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_11_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_11_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_11_SIGNED  0

#define PMB_EDC_MEM_BSWAP_11_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_11_WIDTH      1
#define PMB_EDC_MEM_BSWAP_11_SHIFT      23
#define PMB_EDC_MEM_BSWAP_11_SIGNED     0

/* Register EDC_PERIP_BASIC1_11 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_11     0x0164
#define ABS_PMB_EDC_PERIP_BASIC1_11 0xA5013164UL

#define PMB_EDC_ITEMS_11_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_11_WIDTH      16
#define PMB_EDC_ITEMS_11_SHIFT      0
#define PMB_EDC_ITEMS_11_SIGNED     0

#define PMB_EDC_TRANSFERS_11_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_11_WIDTH  8
#define PMB_EDC_TRANSFERS_11_SHIFT  16
#define PMB_EDC_TRANSFERS_11_SIGNED 0

/* Register EDC_PERIP_BASIC2_11 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_11     0x0168
#define ABS_PMB_EDC_PERIP_BASIC2_11 0xA5013168UL

#define PMB_EDC_PA_11_MASK          0x0000FFFFUL
#define PMB_EDC_PA_11_WIDTH         16
#define PMB_EDC_PA_11_SHIFT         0
#define PMB_EDC_PA_11_SIGNED        0

#define PMB_EDC_ECN_11_MASK         0x003F0000UL
#define PMB_EDC_ECN_11_WIDTH        6
#define PMB_EDC_ECN_11_SHIFT        16
#define PMB_EDC_ECN_11_SIGNED       0

/* Register EDC_PERIP_BASIC3_11 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_11     0x016C
#define ABS_PMB_EDC_PERIP_BASIC3_11 0xA501316CUL

#define PMB_EDC_MA_11_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_11_WIDTH         24
#define PMB_EDC_MA_11_SHIFT         0
#define PMB_EDC_MA_11_SIGNED        0

/* Register EDC_PERIP_AGEN4_11 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_11       0x0170
#define ABS_PMB_EDC_PERIP_AGEN4_11   0xA5013170UL

#define PMB_EDC_N0_11_MASK           0x0000FFFFUL
#define PMB_EDC_N0_11_WIDTH          16
#define PMB_EDC_N0_11_SHIFT          0
#define PMB_EDC_N0_11_SIGNED         0

#define PMB_EDC_BUS_BYTES_11_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_11_WIDTH   1
#define PMB_EDC_BUS_BYTES_11_SHIFT   16
#define PMB_EDC_BUS_BYTES_11_SIGNED  0

#define PMB_EDC_ITEM_BYTES_11_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_11_WIDTH  2
#define PMB_EDC_ITEM_BYTES_11_SHIFT  17
#define PMB_EDC_ITEM_BYTES_11_SIGNED 0

#define PMB_EDC_CLR_ABO_11_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_11_WIDTH     1
#define PMB_EDC_CLR_ABO_11_SHIFT     19
#define PMB_EDC_CLR_ABO_11_SIGNED    0

#define PMB_EDC_MODE_11_MASK         0x00E00000UL
#define PMB_EDC_MODE_11_WIDTH        3
#define PMB_EDC_MODE_11_SHIFT        21
#define PMB_EDC_MODE_11_SIGNED       0

/* Register EDC_PERIP_AGEN5_11 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_11     0x0174
#define ABS_PMB_EDC_PERIP_AGEN5_11 0xA5013174UL

#define PMB_EDC_N1_11_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_11_WIDTH        24
#define PMB_EDC_N1_11_SHIFT        0
#define PMB_EDC_N1_11_SIGNED       0

/* Register EDC_PERIP_AGEN6_11 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_11     0x0178
#define ABS_PMB_EDC_PERIP_AGEN6_11 0xA5013178UL

#define PMB_EDC_N2_11_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_11_WIDTH        24
#define PMB_EDC_N2_11_SHIFT        0
#define PMB_EDC_N2_11_SIGNED       0

/* Register EDC_PERIP_AGEN7_11 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_11      0x017C
#define ABS_PMB_EDC_PERIP_AGEN7_11  0xA501317CUL

#define PMB_EDC_LP0_11_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_11_WIDTH        16
#define PMB_EDC_LP0_11_SHIFT        0
#define PMB_EDC_LP0_11_SIGNED       0

#define PMB_EDC_LP1_11_MASK         0x003F0000UL
#define PMB_EDC_LP1_11_WIDTH        6
#define PMB_EDC_LP1_11_SHIFT        16
#define PMB_EDC_LP1_11_SIGNED       0

#define PMB_EDC_LINK_MODE_11_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_11_WIDTH  2
#define PMB_EDC_LINK_MODE_11_SHIFT  22
#define PMB_EDC_LINK_MODE_11_SIGNED 0

/* Register EDC_PERIP_BASIC0_12 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_12         0x0180
#define ABS_PMB_EDC_PERIP_BASIC0_12     0xA5013180UL

#define PMB_EDC_LATCHED_RESET_12_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_12_WIDTH  1
#define PMB_EDC_LATCHED_RESET_12_SHIFT  0
#define PMB_EDC_LATCHED_RESET_12_SIGNED 0

#define PMB_EDC_PULSED_RESET_12_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_12_WIDTH   1
#define PMB_EDC_PULSED_RESET_12_SHIFT   1
#define PMB_EDC_PULSED_RESET_12_SIGNED  0

#define PMB_EDC_PA_EXT_12_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_12_WIDTH         1
#define PMB_EDC_PA_EXT_12_SHIFT         2
#define PMB_EDC_PA_EXT_12_SIGNED        0

#define PMB_EDC_FINE_RATE_12_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_12_WIDTH      2
#define PMB_EDC_FINE_RATE_12_SHIFT      3
#define PMB_EDC_FINE_RATE_12_SIGNED     0

#define PMB_EDC_PER_BUS_12_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_12_WIDTH        1
#define PMB_EDC_PER_BUS_12_SHIFT        5
#define PMB_EDC_PER_BUS_12_SIGNED       0

#define PMB_EDC_TFR_MODE_12_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_12_WIDTH       3
#define PMB_EDC_TFR_MODE_12_SHIFT       6
#define PMB_EDC_TFR_MODE_12_SIGNED      0

#define PMB_EDC_EOP_MASK_12_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_12_WIDTH       1
#define PMB_EDC_EOP_MASK_12_SHIFT       9
#define PMB_EDC_EOP_MASK_12_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_12_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_12_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_12_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_12_SIGNED 0

#define PMB_EDC_EOP_MODE_12_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_12_WIDTH       2
#define PMB_EDC_EOP_MODE_12_SHIFT       11
#define PMB_EDC_EOP_MODE_12_SIGNED      0

#define PMB_EDC_DISCARD_OP_12_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_12_WIDTH     1
#define PMB_EDC_DISCARD_OP_12_SHIFT     13
#define PMB_EDC_DISCARD_OP_12_SIGNED    0

#define PMB_EDC_INCR_12_MASK            0x00004000UL
#define PMB_EDC_INCR_12_WIDTH           1
#define PMB_EDC_INCR_12_SHIFT           14
#define PMB_EDC_INCR_12_SIGNED          0

#define PMB_EDC_BITREV_12_MASK          0x00008000UL
#define PMB_EDC_BITREV_12_WIDTH         1
#define PMB_EDC_BITREV_12_SHIFT         15
#define PMB_EDC_BITREV_12_SIGNED        0

#define PMB_EDC_COARSE_RATE_12_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_12_WIDTH    3
#define PMB_EDC_COARSE_RATE_12_SHIFT    16
#define PMB_EDC_COARSE_RATE_12_SIGNED   0

#define PMB_EDC_PALIGN_12_MASK          0x00080000UL
#define PMB_EDC_PALIGN_12_WIDTH         1
#define PMB_EDC_PALIGN_12_SHIFT         19
#define PMB_EDC_PALIGN_12_SIGNED        0

#define PMB_EDC_PW_12_MASK              0x00300000UL
#define PMB_EDC_PW_12_WIDTH             2
#define PMB_EDC_PW_12_SHIFT             20
#define PMB_EDC_PW_12_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_12_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_12_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_12_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_12_SIGNED  0

#define PMB_EDC_MEM_BSWAP_12_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_12_WIDTH      1
#define PMB_EDC_MEM_BSWAP_12_SHIFT      23
#define PMB_EDC_MEM_BSWAP_12_SIGNED     0

/* Register EDC_PERIP_BASIC1_12 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_12     0x0184
#define ABS_PMB_EDC_PERIP_BASIC1_12 0xA5013184UL

#define PMB_EDC_ITEMS_12_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_12_WIDTH      16
#define PMB_EDC_ITEMS_12_SHIFT      0
#define PMB_EDC_ITEMS_12_SIGNED     0

#define PMB_EDC_TRANSFERS_12_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_12_WIDTH  8
#define PMB_EDC_TRANSFERS_12_SHIFT  16
#define PMB_EDC_TRANSFERS_12_SIGNED 0

/* Register EDC_PERIP_BASIC2_12 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_12     0x0188
#define ABS_PMB_EDC_PERIP_BASIC2_12 0xA5013188UL

#define PMB_EDC_PA_12_MASK          0x0000FFFFUL
#define PMB_EDC_PA_12_WIDTH         16
#define PMB_EDC_PA_12_SHIFT         0
#define PMB_EDC_PA_12_SIGNED        0

#define PMB_EDC_ECN_12_MASK         0x003F0000UL
#define PMB_EDC_ECN_12_WIDTH        6
#define PMB_EDC_ECN_12_SHIFT        16
#define PMB_EDC_ECN_12_SIGNED       0

/* Register EDC_PERIP_BASIC3_12 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_12     0x018C
#define ABS_PMB_EDC_PERIP_BASIC3_12 0xA501318CUL

#define PMB_EDC_MA_12_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_12_WIDTH         24
#define PMB_EDC_MA_12_SHIFT         0
#define PMB_EDC_MA_12_SIGNED        0

/* Register EDC_PERIP_AGEN4_12 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_12       0x0190
#define ABS_PMB_EDC_PERIP_AGEN4_12   0xA5013190UL

#define PMB_EDC_N0_12_MASK           0x0000FFFFUL
#define PMB_EDC_N0_12_WIDTH          16
#define PMB_EDC_N0_12_SHIFT          0
#define PMB_EDC_N0_12_SIGNED         0

#define PMB_EDC_BUS_BYTES_12_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_12_WIDTH   1
#define PMB_EDC_BUS_BYTES_12_SHIFT   16
#define PMB_EDC_BUS_BYTES_12_SIGNED  0

#define PMB_EDC_ITEM_BYTES_12_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_12_WIDTH  2
#define PMB_EDC_ITEM_BYTES_12_SHIFT  17
#define PMB_EDC_ITEM_BYTES_12_SIGNED 0

#define PMB_EDC_CLR_ABO_12_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_12_WIDTH     1
#define PMB_EDC_CLR_ABO_12_SHIFT     19
#define PMB_EDC_CLR_ABO_12_SIGNED    0

#define PMB_EDC_MODE_12_MASK         0x00E00000UL
#define PMB_EDC_MODE_12_WIDTH        3
#define PMB_EDC_MODE_12_SHIFT        21
#define PMB_EDC_MODE_12_SIGNED       0

/* Register EDC_PERIP_AGEN5_12 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_12     0x0194
#define ABS_PMB_EDC_PERIP_AGEN5_12 0xA5013194UL

#define PMB_EDC_N1_12_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_12_WIDTH        24
#define PMB_EDC_N1_12_SHIFT        0
#define PMB_EDC_N1_12_SIGNED       0

/* Register EDC_PERIP_AGEN6_12 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_12     0x0198
#define ABS_PMB_EDC_PERIP_AGEN6_12 0xA5013198UL

#define PMB_EDC_N2_12_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_12_WIDTH        24
#define PMB_EDC_N2_12_SHIFT        0
#define PMB_EDC_N2_12_SIGNED       0

/* Register EDC_PERIP_AGEN7_12 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_12      0x019C
#define ABS_PMB_EDC_PERIP_AGEN7_12  0xA501319CUL

#define PMB_EDC_LP0_12_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_12_WIDTH        16
#define PMB_EDC_LP0_12_SHIFT        0
#define PMB_EDC_LP0_12_SIGNED       0

#define PMB_EDC_LP1_12_MASK         0x003F0000UL
#define PMB_EDC_LP1_12_WIDTH        6
#define PMB_EDC_LP1_12_SHIFT        16
#define PMB_EDC_LP1_12_SIGNED       0

#define PMB_EDC_LINK_MODE_12_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_12_WIDTH  2
#define PMB_EDC_LINK_MODE_12_SHIFT  22
#define PMB_EDC_LINK_MODE_12_SIGNED 0

/* Register EDC_PERIP_BASIC0_13 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_13         0x01A0
#define ABS_PMB_EDC_PERIP_BASIC0_13     0xA50131A0UL

#define PMB_EDC_LATCHED_RESET_13_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_13_WIDTH  1
#define PMB_EDC_LATCHED_RESET_13_SHIFT  0
#define PMB_EDC_LATCHED_RESET_13_SIGNED 0

#define PMB_EDC_PULSED_RESET_13_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_13_WIDTH   1
#define PMB_EDC_PULSED_RESET_13_SHIFT   1
#define PMB_EDC_PULSED_RESET_13_SIGNED  0

#define PMB_EDC_PA_EXT_13_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_13_WIDTH         1
#define PMB_EDC_PA_EXT_13_SHIFT         2
#define PMB_EDC_PA_EXT_13_SIGNED        0

#define PMB_EDC_FINE_RATE_13_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_13_WIDTH      2
#define PMB_EDC_FINE_RATE_13_SHIFT      3
#define PMB_EDC_FINE_RATE_13_SIGNED     0

#define PMB_EDC_PER_BUS_13_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_13_WIDTH        1
#define PMB_EDC_PER_BUS_13_SHIFT        5
#define PMB_EDC_PER_BUS_13_SIGNED       0

#define PMB_EDC_TFR_MODE_13_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_13_WIDTH       3
#define PMB_EDC_TFR_MODE_13_SHIFT       6
#define PMB_EDC_TFR_MODE_13_SIGNED      0

#define PMB_EDC_EOP_MASK_13_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_13_WIDTH       1
#define PMB_EDC_EOP_MASK_13_SHIFT       9
#define PMB_EDC_EOP_MASK_13_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_13_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_13_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_13_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_13_SIGNED 0

#define PMB_EDC_EOP_MODE_13_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_13_WIDTH       2
#define PMB_EDC_EOP_MODE_13_SHIFT       11
#define PMB_EDC_EOP_MODE_13_SIGNED      0

#define PMB_EDC_DISCARD_OP_13_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_13_WIDTH     1
#define PMB_EDC_DISCARD_OP_13_SHIFT     13
#define PMB_EDC_DISCARD_OP_13_SIGNED    0

#define PMB_EDC_INCR_13_MASK            0x00004000UL
#define PMB_EDC_INCR_13_WIDTH           1
#define PMB_EDC_INCR_13_SHIFT           14
#define PMB_EDC_INCR_13_SIGNED          0

#define PMB_EDC_BITREV_13_MASK          0x00008000UL
#define PMB_EDC_BITREV_13_WIDTH         1
#define PMB_EDC_BITREV_13_SHIFT         15
#define PMB_EDC_BITREV_13_SIGNED        0

#define PMB_EDC_COARSE_RATE_13_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_13_WIDTH    3
#define PMB_EDC_COARSE_RATE_13_SHIFT    16
#define PMB_EDC_COARSE_RATE_13_SIGNED   0

#define PMB_EDC_PALIGN_13_MASK          0x00080000UL
#define PMB_EDC_PALIGN_13_WIDTH         1
#define PMB_EDC_PALIGN_13_SHIFT         19
#define PMB_EDC_PALIGN_13_SIGNED        0

#define PMB_EDC_PW_13_MASK              0x00300000UL
#define PMB_EDC_PW_13_WIDTH             2
#define PMB_EDC_PW_13_SHIFT             20
#define PMB_EDC_PW_13_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_13_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_13_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_13_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_13_SIGNED  0

#define PMB_EDC_MEM_BSWAP_13_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_13_WIDTH      1
#define PMB_EDC_MEM_BSWAP_13_SHIFT      23
#define PMB_EDC_MEM_BSWAP_13_SIGNED     0

/* Register EDC_PERIP_BASIC1_13 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_13     0x01A4
#define ABS_PMB_EDC_PERIP_BASIC1_13 0xA50131A4UL

#define PMB_EDC_ITEMS_13_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_13_WIDTH      16
#define PMB_EDC_ITEMS_13_SHIFT      0
#define PMB_EDC_ITEMS_13_SIGNED     0

#define PMB_EDC_TRANSFERS_13_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_13_WIDTH  8
#define PMB_EDC_TRANSFERS_13_SHIFT  16
#define PMB_EDC_TRANSFERS_13_SIGNED 0

/* Register EDC_PERIP_BASIC2_13 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_13     0x01A8
#define ABS_PMB_EDC_PERIP_BASIC2_13 0xA50131A8UL

#define PMB_EDC_PA_13_MASK          0x0000FFFFUL
#define PMB_EDC_PA_13_WIDTH         16
#define PMB_EDC_PA_13_SHIFT         0
#define PMB_EDC_PA_13_SIGNED        0

#define PMB_EDC_ECN_13_MASK         0x003F0000UL
#define PMB_EDC_ECN_13_WIDTH        6
#define PMB_EDC_ECN_13_SHIFT        16
#define PMB_EDC_ECN_13_SIGNED       0

/* Register EDC_PERIP_BASIC3_13 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_13     0x01AC
#define ABS_PMB_EDC_PERIP_BASIC3_13 0xA50131ACUL

#define PMB_EDC_MA_13_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_13_WIDTH         24
#define PMB_EDC_MA_13_SHIFT         0
#define PMB_EDC_MA_13_SIGNED        0

/* Register EDC_PERIP_AGEN4_13 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_13       0x01B0
#define ABS_PMB_EDC_PERIP_AGEN4_13   0xA50131B0UL

#define PMB_EDC_N0_13_MASK           0x0000FFFFUL
#define PMB_EDC_N0_13_WIDTH          16
#define PMB_EDC_N0_13_SHIFT          0
#define PMB_EDC_N0_13_SIGNED         0

#define PMB_EDC_BUS_BYTES_13_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_13_WIDTH   1
#define PMB_EDC_BUS_BYTES_13_SHIFT   16
#define PMB_EDC_BUS_BYTES_13_SIGNED  0

#define PMB_EDC_ITEM_BYTES_13_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_13_WIDTH  2
#define PMB_EDC_ITEM_BYTES_13_SHIFT  17
#define PMB_EDC_ITEM_BYTES_13_SIGNED 0

#define PMB_EDC_CLR_ABO_13_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_13_WIDTH     1
#define PMB_EDC_CLR_ABO_13_SHIFT     19
#define PMB_EDC_CLR_ABO_13_SIGNED    0

#define PMB_EDC_MODE_13_MASK         0x00E00000UL
#define PMB_EDC_MODE_13_WIDTH        3
#define PMB_EDC_MODE_13_SHIFT        21
#define PMB_EDC_MODE_13_SIGNED       0

/* Register EDC_PERIP_AGEN5_13 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_13     0x01B4
#define ABS_PMB_EDC_PERIP_AGEN5_13 0xA50131B4UL

#define PMB_EDC_N1_13_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_13_WIDTH        24
#define PMB_EDC_N1_13_SHIFT        0
#define PMB_EDC_N1_13_SIGNED       0

/* Register EDC_PERIP_AGEN6_13 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_13     0x01B8
#define ABS_PMB_EDC_PERIP_AGEN6_13 0xA50131B8UL

#define PMB_EDC_N2_13_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_13_WIDTH        24
#define PMB_EDC_N2_13_SHIFT        0
#define PMB_EDC_N2_13_SIGNED       0

/* Register EDC_PERIP_AGEN7_13 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_13      0x01BC
#define ABS_PMB_EDC_PERIP_AGEN7_13  0xA50131BCUL

#define PMB_EDC_LP0_13_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_13_WIDTH        16
#define PMB_EDC_LP0_13_SHIFT        0
#define PMB_EDC_LP0_13_SIGNED       0

#define PMB_EDC_LP1_13_MASK         0x003F0000UL
#define PMB_EDC_LP1_13_WIDTH        6
#define PMB_EDC_LP1_13_SHIFT        16
#define PMB_EDC_LP1_13_SIGNED       0

#define PMB_EDC_LINK_MODE_13_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_13_WIDTH  2
#define PMB_EDC_LINK_MODE_13_SHIFT  22
#define PMB_EDC_LINK_MODE_13_SIGNED 0

/* Register EDC_PERIP_BASIC0_14 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_14         0x01C0
#define ABS_PMB_EDC_PERIP_BASIC0_14     0xA50131C0UL

#define PMB_EDC_LATCHED_RESET_14_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_14_WIDTH  1
#define PMB_EDC_LATCHED_RESET_14_SHIFT  0
#define PMB_EDC_LATCHED_RESET_14_SIGNED 0

#define PMB_EDC_PULSED_RESET_14_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_14_WIDTH   1
#define PMB_EDC_PULSED_RESET_14_SHIFT   1
#define PMB_EDC_PULSED_RESET_14_SIGNED  0

#define PMB_EDC_PA_EXT_14_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_14_WIDTH         1
#define PMB_EDC_PA_EXT_14_SHIFT         2
#define PMB_EDC_PA_EXT_14_SIGNED        0

#define PMB_EDC_FINE_RATE_14_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_14_WIDTH      2
#define PMB_EDC_FINE_RATE_14_SHIFT      3
#define PMB_EDC_FINE_RATE_14_SIGNED     0

#define PMB_EDC_PER_BUS_14_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_14_WIDTH        1
#define PMB_EDC_PER_BUS_14_SHIFT        5
#define PMB_EDC_PER_BUS_14_SIGNED       0

#define PMB_EDC_TFR_MODE_14_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_14_WIDTH       3
#define PMB_EDC_TFR_MODE_14_SHIFT       6
#define PMB_EDC_TFR_MODE_14_SIGNED      0

#define PMB_EDC_EOP_MASK_14_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_14_WIDTH       1
#define PMB_EDC_EOP_MASK_14_SHIFT       9
#define PMB_EDC_EOP_MASK_14_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_14_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_14_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_14_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_14_SIGNED 0

#define PMB_EDC_EOP_MODE_14_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_14_WIDTH       2
#define PMB_EDC_EOP_MODE_14_SHIFT       11
#define PMB_EDC_EOP_MODE_14_SIGNED      0

#define PMB_EDC_DISCARD_OP_14_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_14_WIDTH     1
#define PMB_EDC_DISCARD_OP_14_SHIFT     13
#define PMB_EDC_DISCARD_OP_14_SIGNED    0

#define PMB_EDC_INCR_14_MASK            0x00004000UL
#define PMB_EDC_INCR_14_WIDTH           1
#define PMB_EDC_INCR_14_SHIFT           14
#define PMB_EDC_INCR_14_SIGNED          0

#define PMB_EDC_BITREV_14_MASK          0x00008000UL
#define PMB_EDC_BITREV_14_WIDTH         1
#define PMB_EDC_BITREV_14_SHIFT         15
#define PMB_EDC_BITREV_14_SIGNED        0

#define PMB_EDC_COARSE_RATE_14_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_14_WIDTH    3
#define PMB_EDC_COARSE_RATE_14_SHIFT    16
#define PMB_EDC_COARSE_RATE_14_SIGNED   0

#define PMB_EDC_PALIGN_14_MASK          0x00080000UL
#define PMB_EDC_PALIGN_14_WIDTH         1
#define PMB_EDC_PALIGN_14_SHIFT         19
#define PMB_EDC_PALIGN_14_SIGNED        0

#define PMB_EDC_PW_14_MASK              0x00300000UL
#define PMB_EDC_PW_14_WIDTH             2
#define PMB_EDC_PW_14_SHIFT             20
#define PMB_EDC_PW_14_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_14_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_14_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_14_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_14_SIGNED  0

#define PMB_EDC_MEM_BSWAP_14_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_14_WIDTH      1
#define PMB_EDC_MEM_BSWAP_14_SHIFT      23
#define PMB_EDC_MEM_BSWAP_14_SIGNED     0

/* Register EDC_PERIP_BASIC1_14 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_14     0x01C4
#define ABS_PMB_EDC_PERIP_BASIC1_14 0xA50131C4UL

#define PMB_EDC_ITEMS_14_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_14_WIDTH      16
#define PMB_EDC_ITEMS_14_SHIFT      0
#define PMB_EDC_ITEMS_14_SIGNED     0

#define PMB_EDC_TRANSFERS_14_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_14_WIDTH  8
#define PMB_EDC_TRANSFERS_14_SHIFT  16
#define PMB_EDC_TRANSFERS_14_SIGNED 0

/* Register EDC_PERIP_BASIC2_14 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_14     0x01C8
#define ABS_PMB_EDC_PERIP_BASIC2_14 0xA50131C8UL

#define PMB_EDC_PA_14_MASK          0x0000FFFFUL
#define PMB_EDC_PA_14_WIDTH         16
#define PMB_EDC_PA_14_SHIFT         0
#define PMB_EDC_PA_14_SIGNED        0

#define PMB_EDC_ECN_14_MASK         0x003F0000UL
#define PMB_EDC_ECN_14_WIDTH        6
#define PMB_EDC_ECN_14_SHIFT        16
#define PMB_EDC_ECN_14_SIGNED       0

/* Register EDC_PERIP_BASIC3_14 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_14     0x01CC
#define ABS_PMB_EDC_PERIP_BASIC3_14 0xA50131CCUL

#define PMB_EDC_MA_14_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_14_WIDTH         24
#define PMB_EDC_MA_14_SHIFT         0
#define PMB_EDC_MA_14_SIGNED        0

/* Register EDC_PERIP_AGEN4_14 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_14       0x01D0
#define ABS_PMB_EDC_PERIP_AGEN4_14   0xA50131D0UL

#define PMB_EDC_N0_14_MASK           0x0000FFFFUL
#define PMB_EDC_N0_14_WIDTH          16
#define PMB_EDC_N0_14_SHIFT          0
#define PMB_EDC_N0_14_SIGNED         0

#define PMB_EDC_BUS_BYTES_14_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_14_WIDTH   1
#define PMB_EDC_BUS_BYTES_14_SHIFT   16
#define PMB_EDC_BUS_BYTES_14_SIGNED  0

#define PMB_EDC_ITEM_BYTES_14_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_14_WIDTH  2
#define PMB_EDC_ITEM_BYTES_14_SHIFT  17
#define PMB_EDC_ITEM_BYTES_14_SIGNED 0

#define PMB_EDC_CLR_ABO_14_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_14_WIDTH     1
#define PMB_EDC_CLR_ABO_14_SHIFT     19
#define PMB_EDC_CLR_ABO_14_SIGNED    0

#define PMB_EDC_MODE_14_MASK         0x00E00000UL
#define PMB_EDC_MODE_14_WIDTH        3
#define PMB_EDC_MODE_14_SHIFT        21
#define PMB_EDC_MODE_14_SIGNED       0

/* Register EDC_PERIP_AGEN5_14 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_14     0x01D4
#define ABS_PMB_EDC_PERIP_AGEN5_14 0xA50131D4UL

#define PMB_EDC_N1_14_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_14_WIDTH        24
#define PMB_EDC_N1_14_SHIFT        0
#define PMB_EDC_N1_14_SIGNED       0

/* Register EDC_PERIP_AGEN6_14 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_14     0x01D8
#define ABS_PMB_EDC_PERIP_AGEN6_14 0xA50131D8UL

#define PMB_EDC_N2_14_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_14_WIDTH        24
#define PMB_EDC_N2_14_SHIFT        0
#define PMB_EDC_N2_14_SIGNED       0

/* Register EDC_PERIP_AGEN7_14 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_14      0x01DC
#define ABS_PMB_EDC_PERIP_AGEN7_14  0xA50131DCUL

#define PMB_EDC_LP0_14_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_14_WIDTH        16
#define PMB_EDC_LP0_14_SHIFT        0
#define PMB_EDC_LP0_14_SIGNED       0

#define PMB_EDC_LP1_14_MASK         0x003F0000UL
#define PMB_EDC_LP1_14_WIDTH        6
#define PMB_EDC_LP1_14_SHIFT        16
#define PMB_EDC_LP1_14_SIGNED       0

#define PMB_EDC_LINK_MODE_14_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_14_WIDTH  2
#define PMB_EDC_LINK_MODE_14_SHIFT  22
#define PMB_EDC_LINK_MODE_14_SIGNED 0

/* Register EDC_PERIP_BASIC0_15 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_15         0x01E0
#define ABS_PMB_EDC_PERIP_BASIC0_15     0xA50131E0UL

#define PMB_EDC_LATCHED_RESET_15_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_15_WIDTH  1
#define PMB_EDC_LATCHED_RESET_15_SHIFT  0
#define PMB_EDC_LATCHED_RESET_15_SIGNED 0

#define PMB_EDC_PULSED_RESET_15_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_15_WIDTH   1
#define PMB_EDC_PULSED_RESET_15_SHIFT   1
#define PMB_EDC_PULSED_RESET_15_SIGNED  0

#define PMB_EDC_PA_EXT_15_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_15_WIDTH         1
#define PMB_EDC_PA_EXT_15_SHIFT         2
#define PMB_EDC_PA_EXT_15_SIGNED        0

#define PMB_EDC_FINE_RATE_15_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_15_WIDTH      2
#define PMB_EDC_FINE_RATE_15_SHIFT      3
#define PMB_EDC_FINE_RATE_15_SIGNED     0

#define PMB_EDC_PER_BUS_15_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_15_WIDTH        1
#define PMB_EDC_PER_BUS_15_SHIFT        5
#define PMB_EDC_PER_BUS_15_SIGNED       0

#define PMB_EDC_TFR_MODE_15_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_15_WIDTH       3
#define PMB_EDC_TFR_MODE_15_SHIFT       6
#define PMB_EDC_TFR_MODE_15_SIGNED      0

#define PMB_EDC_EOP_MASK_15_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_15_WIDTH       1
#define PMB_EDC_EOP_MASK_15_SHIFT       9
#define PMB_EDC_EOP_MASK_15_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_15_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_15_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_15_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_15_SIGNED 0

#define PMB_EDC_EOP_MODE_15_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_15_WIDTH       2
#define PMB_EDC_EOP_MODE_15_SHIFT       11
#define PMB_EDC_EOP_MODE_15_SIGNED      0

#define PMB_EDC_DISCARD_OP_15_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_15_WIDTH     1
#define PMB_EDC_DISCARD_OP_15_SHIFT     13
#define PMB_EDC_DISCARD_OP_15_SIGNED    0

#define PMB_EDC_INCR_15_MASK            0x00004000UL
#define PMB_EDC_INCR_15_WIDTH           1
#define PMB_EDC_INCR_15_SHIFT           14
#define PMB_EDC_INCR_15_SIGNED          0

#define PMB_EDC_BITREV_15_MASK          0x00008000UL
#define PMB_EDC_BITREV_15_WIDTH         1
#define PMB_EDC_BITREV_15_SHIFT         15
#define PMB_EDC_BITREV_15_SIGNED        0

#define PMB_EDC_COARSE_RATE_15_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_15_WIDTH    3
#define PMB_EDC_COARSE_RATE_15_SHIFT    16
#define PMB_EDC_COARSE_RATE_15_SIGNED   0

#define PMB_EDC_PALIGN_15_MASK          0x00080000UL
#define PMB_EDC_PALIGN_15_WIDTH         1
#define PMB_EDC_PALIGN_15_SHIFT         19
#define PMB_EDC_PALIGN_15_SIGNED        0

#define PMB_EDC_PW_15_MASK              0x00300000UL
#define PMB_EDC_PW_15_WIDTH             2
#define PMB_EDC_PW_15_SHIFT             20
#define PMB_EDC_PW_15_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_15_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_15_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_15_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_15_SIGNED  0

#define PMB_EDC_MEM_BSWAP_15_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_15_WIDTH      1
#define PMB_EDC_MEM_BSWAP_15_SHIFT      23
#define PMB_EDC_MEM_BSWAP_15_SIGNED     0

/* Register EDC_PERIP_BASIC1_15 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_15     0x01E4
#define ABS_PMB_EDC_PERIP_BASIC1_15 0xA50131E4UL

#define PMB_EDC_ITEMS_15_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_15_WIDTH      16
#define PMB_EDC_ITEMS_15_SHIFT      0
#define PMB_EDC_ITEMS_15_SIGNED     0

#define PMB_EDC_TRANSFERS_15_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_15_WIDTH  8
#define PMB_EDC_TRANSFERS_15_SHIFT  16
#define PMB_EDC_TRANSFERS_15_SIGNED 0

/* Register EDC_PERIP_BASIC2_15 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_15     0x01E8
#define ABS_PMB_EDC_PERIP_BASIC2_15 0xA50131E8UL

#define PMB_EDC_PA_15_MASK          0x0000FFFFUL
#define PMB_EDC_PA_15_WIDTH         16
#define PMB_EDC_PA_15_SHIFT         0
#define PMB_EDC_PA_15_SIGNED        0

#define PMB_EDC_ECN_15_MASK         0x003F0000UL
#define PMB_EDC_ECN_15_WIDTH        6
#define PMB_EDC_ECN_15_SHIFT        16
#define PMB_EDC_ECN_15_SIGNED       0

/* Register EDC_PERIP_BASIC3_15 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_15     0x01EC
#define ABS_PMB_EDC_PERIP_BASIC3_15 0xA50131ECUL

#define PMB_EDC_MA_15_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_15_WIDTH         24
#define PMB_EDC_MA_15_SHIFT         0
#define PMB_EDC_MA_15_SIGNED        0

/* Register EDC_PERIP_AGEN4_15 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_15       0x01F0
#define ABS_PMB_EDC_PERIP_AGEN4_15   0xA50131F0UL

#define PMB_EDC_N0_15_MASK           0x0000FFFFUL
#define PMB_EDC_N0_15_WIDTH          16
#define PMB_EDC_N0_15_SHIFT          0
#define PMB_EDC_N0_15_SIGNED         0

#define PMB_EDC_BUS_BYTES_15_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_15_WIDTH   1
#define PMB_EDC_BUS_BYTES_15_SHIFT   16
#define PMB_EDC_BUS_BYTES_15_SIGNED  0

#define PMB_EDC_ITEM_BYTES_15_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_15_WIDTH  2
#define PMB_EDC_ITEM_BYTES_15_SHIFT  17
#define PMB_EDC_ITEM_BYTES_15_SIGNED 0

#define PMB_EDC_CLR_ABO_15_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_15_WIDTH     1
#define PMB_EDC_CLR_ABO_15_SHIFT     19
#define PMB_EDC_CLR_ABO_15_SIGNED    0

#define PMB_EDC_MODE_15_MASK         0x00E00000UL
#define PMB_EDC_MODE_15_WIDTH        3
#define PMB_EDC_MODE_15_SHIFT        21
#define PMB_EDC_MODE_15_SIGNED       0

/* Register EDC_PERIP_AGEN5_15 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_15     0x01F4
#define ABS_PMB_EDC_PERIP_AGEN5_15 0xA50131F4UL

#define PMB_EDC_N1_15_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_15_WIDTH        24
#define PMB_EDC_N1_15_SHIFT        0
#define PMB_EDC_N1_15_SIGNED       0

/* Register EDC_PERIP_AGEN6_15 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_15     0x01F8
#define ABS_PMB_EDC_PERIP_AGEN6_15 0xA50131F8UL

#define PMB_EDC_N2_15_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_15_WIDTH        24
#define PMB_EDC_N2_15_SHIFT        0
#define PMB_EDC_N2_15_SIGNED       0

/* Register EDC_PERIP_AGEN7_15 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_15      0x01FC
#define ABS_PMB_EDC_PERIP_AGEN7_15  0xA50131FCUL

#define PMB_EDC_LP0_15_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_15_WIDTH        16
#define PMB_EDC_LP0_15_SHIFT        0
#define PMB_EDC_LP0_15_SIGNED       0

#define PMB_EDC_LP1_15_MASK         0x003F0000UL
#define PMB_EDC_LP1_15_WIDTH        6
#define PMB_EDC_LP1_15_SHIFT        16
#define PMB_EDC_LP1_15_SIGNED       0

#define PMB_EDC_LINK_MODE_15_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_15_WIDTH  2
#define PMB_EDC_LINK_MODE_15_SHIFT  22
#define PMB_EDC_LINK_MODE_15_SIGNED 0

/* Register EDC_PERIP_BASIC0_16 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_16         0x0200
#define ABS_PMB_EDC_PERIP_BASIC0_16     0xA5013200UL

#define PMB_EDC_LATCHED_RESET_16_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_16_WIDTH  1
#define PMB_EDC_LATCHED_RESET_16_SHIFT  0
#define PMB_EDC_LATCHED_RESET_16_SIGNED 0

#define PMB_EDC_PULSED_RESET_16_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_16_WIDTH   1
#define PMB_EDC_PULSED_RESET_16_SHIFT   1
#define PMB_EDC_PULSED_RESET_16_SIGNED  0

#define PMB_EDC_PA_EXT_16_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_16_WIDTH         1
#define PMB_EDC_PA_EXT_16_SHIFT         2
#define PMB_EDC_PA_EXT_16_SIGNED        0

#define PMB_EDC_FINE_RATE_16_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_16_WIDTH      2
#define PMB_EDC_FINE_RATE_16_SHIFT      3
#define PMB_EDC_FINE_RATE_16_SIGNED     0

#define PMB_EDC_PER_BUS_16_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_16_WIDTH        1
#define PMB_EDC_PER_BUS_16_SHIFT        5
#define PMB_EDC_PER_BUS_16_SIGNED       0

#define PMB_EDC_TFR_MODE_16_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_16_WIDTH       3
#define PMB_EDC_TFR_MODE_16_SHIFT       6
#define PMB_EDC_TFR_MODE_16_SIGNED      0

#define PMB_EDC_EOP_MASK_16_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_16_WIDTH       1
#define PMB_EDC_EOP_MASK_16_SHIFT       9
#define PMB_EDC_EOP_MASK_16_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_16_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_16_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_16_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_16_SIGNED 0

#define PMB_EDC_EOP_MODE_16_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_16_WIDTH       2
#define PMB_EDC_EOP_MODE_16_SHIFT       11
#define PMB_EDC_EOP_MODE_16_SIGNED      0

#define PMB_EDC_DISCARD_OP_16_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_16_WIDTH     1
#define PMB_EDC_DISCARD_OP_16_SHIFT     13
#define PMB_EDC_DISCARD_OP_16_SIGNED    0

#define PMB_EDC_INCR_16_MASK            0x00004000UL
#define PMB_EDC_INCR_16_WIDTH           1
#define PMB_EDC_INCR_16_SHIFT           14
#define PMB_EDC_INCR_16_SIGNED          0

#define PMB_EDC_BITREV_16_MASK          0x00008000UL
#define PMB_EDC_BITREV_16_WIDTH         1
#define PMB_EDC_BITREV_16_SHIFT         15
#define PMB_EDC_BITREV_16_SIGNED        0

#define PMB_EDC_COARSE_RATE_16_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_16_WIDTH    3
#define PMB_EDC_COARSE_RATE_16_SHIFT    16
#define PMB_EDC_COARSE_RATE_16_SIGNED   0

#define PMB_EDC_PALIGN_16_MASK          0x00080000UL
#define PMB_EDC_PALIGN_16_WIDTH         1
#define PMB_EDC_PALIGN_16_SHIFT         19
#define PMB_EDC_PALIGN_16_SIGNED        0

#define PMB_EDC_PW_16_MASK              0x00300000UL
#define PMB_EDC_PW_16_WIDTH             2
#define PMB_EDC_PW_16_SHIFT             20
#define PMB_EDC_PW_16_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_16_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_16_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_16_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_16_SIGNED  0

#define PMB_EDC_MEM_BSWAP_16_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_16_WIDTH      1
#define PMB_EDC_MEM_BSWAP_16_SHIFT      23
#define PMB_EDC_MEM_BSWAP_16_SIGNED     0

/* Register EDC_PERIP_BASIC1_16 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_16     0x0204
#define ABS_PMB_EDC_PERIP_BASIC1_16 0xA5013204UL

#define PMB_EDC_ITEMS_16_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_16_WIDTH      16
#define PMB_EDC_ITEMS_16_SHIFT      0
#define PMB_EDC_ITEMS_16_SIGNED     0

#define PMB_EDC_TRANSFERS_16_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_16_WIDTH  8
#define PMB_EDC_TRANSFERS_16_SHIFT  16
#define PMB_EDC_TRANSFERS_16_SIGNED 0

/* Register EDC_PERIP_BASIC2_16 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_16     0x0208
#define ABS_PMB_EDC_PERIP_BASIC2_16 0xA5013208UL

#define PMB_EDC_PA_16_MASK          0x0000FFFFUL
#define PMB_EDC_PA_16_WIDTH         16
#define PMB_EDC_PA_16_SHIFT         0
#define PMB_EDC_PA_16_SIGNED        0

#define PMB_EDC_ECN_16_MASK         0x003F0000UL
#define PMB_EDC_ECN_16_WIDTH        6
#define PMB_EDC_ECN_16_SHIFT        16
#define PMB_EDC_ECN_16_SIGNED       0

/* Register EDC_PERIP_BASIC3_16 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_16     0x020C
#define ABS_PMB_EDC_PERIP_BASIC3_16 0xA501320CUL

#define PMB_EDC_MA_16_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_16_WIDTH         24
#define PMB_EDC_MA_16_SHIFT         0
#define PMB_EDC_MA_16_SIGNED        0

/* Register EDC_PERIP_AGEN4_16 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_16       0x0210
#define ABS_PMB_EDC_PERIP_AGEN4_16   0xA5013210UL

#define PMB_EDC_N0_16_MASK           0x0000FFFFUL
#define PMB_EDC_N0_16_WIDTH          16
#define PMB_EDC_N0_16_SHIFT          0
#define PMB_EDC_N0_16_SIGNED         0

#define PMB_EDC_BUS_BYTES_16_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_16_WIDTH   1
#define PMB_EDC_BUS_BYTES_16_SHIFT   16
#define PMB_EDC_BUS_BYTES_16_SIGNED  0

#define PMB_EDC_ITEM_BYTES_16_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_16_WIDTH  2
#define PMB_EDC_ITEM_BYTES_16_SHIFT  17
#define PMB_EDC_ITEM_BYTES_16_SIGNED 0

#define PMB_EDC_CLR_ABO_16_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_16_WIDTH     1
#define PMB_EDC_CLR_ABO_16_SHIFT     19
#define PMB_EDC_CLR_ABO_16_SIGNED    0

#define PMB_EDC_MODE_16_MASK         0x00E00000UL
#define PMB_EDC_MODE_16_WIDTH        3
#define PMB_EDC_MODE_16_SHIFT        21
#define PMB_EDC_MODE_16_SIGNED       0

/* Register EDC_PERIP_AGEN5_16 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_16     0x0214
#define ABS_PMB_EDC_PERIP_AGEN5_16 0xA5013214UL

#define PMB_EDC_N1_16_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_16_WIDTH        24
#define PMB_EDC_N1_16_SHIFT        0
#define PMB_EDC_N1_16_SIGNED       0

/* Register EDC_PERIP_AGEN6_16 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_16     0x0218
#define ABS_PMB_EDC_PERIP_AGEN6_16 0xA5013218UL

#define PMB_EDC_N2_16_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_16_WIDTH        24
#define PMB_EDC_N2_16_SHIFT        0
#define PMB_EDC_N2_16_SIGNED       0

/* Register EDC_PERIP_AGEN7_16 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_16      0x021C
#define ABS_PMB_EDC_PERIP_AGEN7_16  0xA501321CUL

#define PMB_EDC_LP0_16_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_16_WIDTH        16
#define PMB_EDC_LP0_16_SHIFT        0
#define PMB_EDC_LP0_16_SIGNED       0

#define PMB_EDC_LP1_16_MASK         0x003F0000UL
#define PMB_EDC_LP1_16_WIDTH        6
#define PMB_EDC_LP1_16_SHIFT        16
#define PMB_EDC_LP1_16_SIGNED       0

#define PMB_EDC_LINK_MODE_16_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_16_WIDTH  2
#define PMB_EDC_LINK_MODE_16_SHIFT  22
#define PMB_EDC_LINK_MODE_16_SIGNED 0

/* Register EDC_PERIP_BASIC0_17 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_17         0x0220
#define ABS_PMB_EDC_PERIP_BASIC0_17     0xA5013220UL

#define PMB_EDC_LATCHED_RESET_17_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_17_WIDTH  1
#define PMB_EDC_LATCHED_RESET_17_SHIFT  0
#define PMB_EDC_LATCHED_RESET_17_SIGNED 0

#define PMB_EDC_PULSED_RESET_17_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_17_WIDTH   1
#define PMB_EDC_PULSED_RESET_17_SHIFT   1
#define PMB_EDC_PULSED_RESET_17_SIGNED  0

#define PMB_EDC_PA_EXT_17_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_17_WIDTH         1
#define PMB_EDC_PA_EXT_17_SHIFT         2
#define PMB_EDC_PA_EXT_17_SIGNED        0

#define PMB_EDC_FINE_RATE_17_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_17_WIDTH      2
#define PMB_EDC_FINE_RATE_17_SHIFT      3
#define PMB_EDC_FINE_RATE_17_SIGNED     0

#define PMB_EDC_PER_BUS_17_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_17_WIDTH        1
#define PMB_EDC_PER_BUS_17_SHIFT        5
#define PMB_EDC_PER_BUS_17_SIGNED       0

#define PMB_EDC_TFR_MODE_17_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_17_WIDTH       3
#define PMB_EDC_TFR_MODE_17_SHIFT       6
#define PMB_EDC_TFR_MODE_17_SIGNED      0

#define PMB_EDC_EOP_MASK_17_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_17_WIDTH       1
#define PMB_EDC_EOP_MASK_17_SHIFT       9
#define PMB_EDC_EOP_MASK_17_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_17_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_17_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_17_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_17_SIGNED 0

#define PMB_EDC_EOP_MODE_17_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_17_WIDTH       2
#define PMB_EDC_EOP_MODE_17_SHIFT       11
#define PMB_EDC_EOP_MODE_17_SIGNED      0

#define PMB_EDC_DISCARD_OP_17_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_17_WIDTH     1
#define PMB_EDC_DISCARD_OP_17_SHIFT     13
#define PMB_EDC_DISCARD_OP_17_SIGNED    0

#define PMB_EDC_INCR_17_MASK            0x00004000UL
#define PMB_EDC_INCR_17_WIDTH           1
#define PMB_EDC_INCR_17_SHIFT           14
#define PMB_EDC_INCR_17_SIGNED          0

#define PMB_EDC_BITREV_17_MASK          0x00008000UL
#define PMB_EDC_BITREV_17_WIDTH         1
#define PMB_EDC_BITREV_17_SHIFT         15
#define PMB_EDC_BITREV_17_SIGNED        0

#define PMB_EDC_COARSE_RATE_17_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_17_WIDTH    3
#define PMB_EDC_COARSE_RATE_17_SHIFT    16
#define PMB_EDC_COARSE_RATE_17_SIGNED   0

#define PMB_EDC_PALIGN_17_MASK          0x00080000UL
#define PMB_EDC_PALIGN_17_WIDTH         1
#define PMB_EDC_PALIGN_17_SHIFT         19
#define PMB_EDC_PALIGN_17_SIGNED        0

#define PMB_EDC_PW_17_MASK              0x00300000UL
#define PMB_EDC_PW_17_WIDTH             2
#define PMB_EDC_PW_17_SHIFT             20
#define PMB_EDC_PW_17_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_17_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_17_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_17_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_17_SIGNED  0

#define PMB_EDC_MEM_BSWAP_17_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_17_WIDTH      1
#define PMB_EDC_MEM_BSWAP_17_SHIFT      23
#define PMB_EDC_MEM_BSWAP_17_SIGNED     0

/* Register EDC_PERIP_BASIC1_17 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_17     0x0224
#define ABS_PMB_EDC_PERIP_BASIC1_17 0xA5013224UL

#define PMB_EDC_ITEMS_17_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_17_WIDTH      16
#define PMB_EDC_ITEMS_17_SHIFT      0
#define PMB_EDC_ITEMS_17_SIGNED     0

#define PMB_EDC_TRANSFERS_17_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_17_WIDTH  8
#define PMB_EDC_TRANSFERS_17_SHIFT  16
#define PMB_EDC_TRANSFERS_17_SIGNED 0

/* Register EDC_PERIP_BASIC2_17 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_17     0x0228
#define ABS_PMB_EDC_PERIP_BASIC2_17 0xA5013228UL

#define PMB_EDC_PA_17_MASK          0x0000FFFFUL
#define PMB_EDC_PA_17_WIDTH         16
#define PMB_EDC_PA_17_SHIFT         0
#define PMB_EDC_PA_17_SIGNED        0

#define PMB_EDC_ECN_17_MASK         0x003F0000UL
#define PMB_EDC_ECN_17_WIDTH        6
#define PMB_EDC_ECN_17_SHIFT        16
#define PMB_EDC_ECN_17_SIGNED       0

/* Register EDC_PERIP_BASIC3_17 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_17     0x022C
#define ABS_PMB_EDC_PERIP_BASIC3_17 0xA501322CUL

#define PMB_EDC_MA_17_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_17_WIDTH         24
#define PMB_EDC_MA_17_SHIFT         0
#define PMB_EDC_MA_17_SIGNED        0

/* Register EDC_PERIP_AGEN4_17 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_17       0x0230
#define ABS_PMB_EDC_PERIP_AGEN4_17   0xA5013230UL

#define PMB_EDC_N0_17_MASK           0x0000FFFFUL
#define PMB_EDC_N0_17_WIDTH          16
#define PMB_EDC_N0_17_SHIFT          0
#define PMB_EDC_N0_17_SIGNED         0

#define PMB_EDC_BUS_BYTES_17_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_17_WIDTH   1
#define PMB_EDC_BUS_BYTES_17_SHIFT   16
#define PMB_EDC_BUS_BYTES_17_SIGNED  0

#define PMB_EDC_ITEM_BYTES_17_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_17_WIDTH  2
#define PMB_EDC_ITEM_BYTES_17_SHIFT  17
#define PMB_EDC_ITEM_BYTES_17_SIGNED 0

#define PMB_EDC_CLR_ABO_17_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_17_WIDTH     1
#define PMB_EDC_CLR_ABO_17_SHIFT     19
#define PMB_EDC_CLR_ABO_17_SIGNED    0

#define PMB_EDC_MODE_17_MASK         0x00E00000UL
#define PMB_EDC_MODE_17_WIDTH        3
#define PMB_EDC_MODE_17_SHIFT        21
#define PMB_EDC_MODE_17_SIGNED       0

/* Register EDC_PERIP_AGEN5_17 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_17     0x0234
#define ABS_PMB_EDC_PERIP_AGEN5_17 0xA5013234UL

#define PMB_EDC_N1_17_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_17_WIDTH        24
#define PMB_EDC_N1_17_SHIFT        0
#define PMB_EDC_N1_17_SIGNED       0

/* Register EDC_PERIP_AGEN6_17 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_17     0x0238
#define ABS_PMB_EDC_PERIP_AGEN6_17 0xA5013238UL

#define PMB_EDC_N2_17_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_17_WIDTH        24
#define PMB_EDC_N2_17_SHIFT        0
#define PMB_EDC_N2_17_SIGNED       0

/* Register EDC_PERIP_AGEN7_17 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_17      0x023C
#define ABS_PMB_EDC_PERIP_AGEN7_17  0xA501323CUL

#define PMB_EDC_LP0_17_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_17_WIDTH        16
#define PMB_EDC_LP0_17_SHIFT        0
#define PMB_EDC_LP0_17_SIGNED       0

#define PMB_EDC_LP1_17_MASK         0x003F0000UL
#define PMB_EDC_LP1_17_WIDTH        6
#define PMB_EDC_LP1_17_SHIFT        16
#define PMB_EDC_LP1_17_SIGNED       0

#define PMB_EDC_LINK_MODE_17_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_17_WIDTH  2
#define PMB_EDC_LINK_MODE_17_SHIFT  22
#define PMB_EDC_LINK_MODE_17_SIGNED 0

/* Register EDC_PERIP_BASIC0_18 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_18         0x0240
#define ABS_PMB_EDC_PERIP_BASIC0_18     0xA5013240UL

#define PMB_EDC_LATCHED_RESET_18_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_18_WIDTH  1
#define PMB_EDC_LATCHED_RESET_18_SHIFT  0
#define PMB_EDC_LATCHED_RESET_18_SIGNED 0

#define PMB_EDC_PULSED_RESET_18_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_18_WIDTH   1
#define PMB_EDC_PULSED_RESET_18_SHIFT   1
#define PMB_EDC_PULSED_RESET_18_SIGNED  0

#define PMB_EDC_PA_EXT_18_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_18_WIDTH         1
#define PMB_EDC_PA_EXT_18_SHIFT         2
#define PMB_EDC_PA_EXT_18_SIGNED        0

#define PMB_EDC_FINE_RATE_18_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_18_WIDTH      2
#define PMB_EDC_FINE_RATE_18_SHIFT      3
#define PMB_EDC_FINE_RATE_18_SIGNED     0

#define PMB_EDC_PER_BUS_18_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_18_WIDTH        1
#define PMB_EDC_PER_BUS_18_SHIFT        5
#define PMB_EDC_PER_BUS_18_SIGNED       0

#define PMB_EDC_TFR_MODE_18_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_18_WIDTH       3
#define PMB_EDC_TFR_MODE_18_SHIFT       6
#define PMB_EDC_TFR_MODE_18_SIGNED      0

#define PMB_EDC_EOP_MASK_18_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_18_WIDTH       1
#define PMB_EDC_EOP_MASK_18_SHIFT       9
#define PMB_EDC_EOP_MASK_18_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_18_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_18_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_18_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_18_SIGNED 0

#define PMB_EDC_EOP_MODE_18_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_18_WIDTH       2
#define PMB_EDC_EOP_MODE_18_SHIFT       11
#define PMB_EDC_EOP_MODE_18_SIGNED      0

#define PMB_EDC_DISCARD_OP_18_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_18_WIDTH     1
#define PMB_EDC_DISCARD_OP_18_SHIFT     13
#define PMB_EDC_DISCARD_OP_18_SIGNED    0

#define PMB_EDC_INCR_18_MASK            0x00004000UL
#define PMB_EDC_INCR_18_WIDTH           1
#define PMB_EDC_INCR_18_SHIFT           14
#define PMB_EDC_INCR_18_SIGNED          0

#define PMB_EDC_BITREV_18_MASK          0x00008000UL
#define PMB_EDC_BITREV_18_WIDTH         1
#define PMB_EDC_BITREV_18_SHIFT         15
#define PMB_EDC_BITREV_18_SIGNED        0

#define PMB_EDC_COARSE_RATE_18_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_18_WIDTH    3
#define PMB_EDC_COARSE_RATE_18_SHIFT    16
#define PMB_EDC_COARSE_RATE_18_SIGNED   0

#define PMB_EDC_PALIGN_18_MASK          0x00080000UL
#define PMB_EDC_PALIGN_18_WIDTH         1
#define PMB_EDC_PALIGN_18_SHIFT         19
#define PMB_EDC_PALIGN_18_SIGNED        0

#define PMB_EDC_PW_18_MASK              0x00300000UL
#define PMB_EDC_PW_18_WIDTH             2
#define PMB_EDC_PW_18_SHIFT             20
#define PMB_EDC_PW_18_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_18_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_18_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_18_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_18_SIGNED  0

#define PMB_EDC_MEM_BSWAP_18_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_18_WIDTH      1
#define PMB_EDC_MEM_BSWAP_18_SHIFT      23
#define PMB_EDC_MEM_BSWAP_18_SIGNED     0

/* Register EDC_PERIP_BASIC1_18 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_18     0x0244
#define ABS_PMB_EDC_PERIP_BASIC1_18 0xA5013244UL

#define PMB_EDC_ITEMS_18_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_18_WIDTH      16
#define PMB_EDC_ITEMS_18_SHIFT      0
#define PMB_EDC_ITEMS_18_SIGNED     0

#define PMB_EDC_TRANSFERS_18_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_18_WIDTH  8
#define PMB_EDC_TRANSFERS_18_SHIFT  16
#define PMB_EDC_TRANSFERS_18_SIGNED 0

/* Register EDC_PERIP_BASIC2_18 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_18     0x0248
#define ABS_PMB_EDC_PERIP_BASIC2_18 0xA5013248UL

#define PMB_EDC_PA_18_MASK          0x0000FFFFUL
#define PMB_EDC_PA_18_WIDTH         16
#define PMB_EDC_PA_18_SHIFT         0
#define PMB_EDC_PA_18_SIGNED        0

#define PMB_EDC_ECN_18_MASK         0x003F0000UL
#define PMB_EDC_ECN_18_WIDTH        6
#define PMB_EDC_ECN_18_SHIFT        16
#define PMB_EDC_ECN_18_SIGNED       0

/* Register EDC_PERIP_BASIC3_18 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_18     0x024C
#define ABS_PMB_EDC_PERIP_BASIC3_18 0xA501324CUL

#define PMB_EDC_MA_18_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_18_WIDTH         24
#define PMB_EDC_MA_18_SHIFT         0
#define PMB_EDC_MA_18_SIGNED        0

/* Register EDC_PERIP_AGEN4_18 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_18       0x0250
#define ABS_PMB_EDC_PERIP_AGEN4_18   0xA5013250UL

#define PMB_EDC_N0_18_MASK           0x0000FFFFUL
#define PMB_EDC_N0_18_WIDTH          16
#define PMB_EDC_N0_18_SHIFT          0
#define PMB_EDC_N0_18_SIGNED         0

#define PMB_EDC_BUS_BYTES_18_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_18_WIDTH   1
#define PMB_EDC_BUS_BYTES_18_SHIFT   16
#define PMB_EDC_BUS_BYTES_18_SIGNED  0

#define PMB_EDC_ITEM_BYTES_18_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_18_WIDTH  2
#define PMB_EDC_ITEM_BYTES_18_SHIFT  17
#define PMB_EDC_ITEM_BYTES_18_SIGNED 0

#define PMB_EDC_CLR_ABO_18_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_18_WIDTH     1
#define PMB_EDC_CLR_ABO_18_SHIFT     19
#define PMB_EDC_CLR_ABO_18_SIGNED    0

#define PMB_EDC_MODE_18_MASK         0x00E00000UL
#define PMB_EDC_MODE_18_WIDTH        3
#define PMB_EDC_MODE_18_SHIFT        21
#define PMB_EDC_MODE_18_SIGNED       0

/* Register EDC_PERIP_AGEN5_18 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_18     0x0254
#define ABS_PMB_EDC_PERIP_AGEN5_18 0xA5013254UL

#define PMB_EDC_N1_18_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_18_WIDTH        24
#define PMB_EDC_N1_18_SHIFT        0
#define PMB_EDC_N1_18_SIGNED       0

/* Register EDC_PERIP_AGEN6_18 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_18     0x0258
#define ABS_PMB_EDC_PERIP_AGEN6_18 0xA5013258UL

#define PMB_EDC_N2_18_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_18_WIDTH        24
#define PMB_EDC_N2_18_SHIFT        0
#define PMB_EDC_N2_18_SIGNED       0

/* Register EDC_PERIP_AGEN7_18 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_18      0x025C
#define ABS_PMB_EDC_PERIP_AGEN7_18  0xA501325CUL

#define PMB_EDC_LP0_18_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_18_WIDTH        16
#define PMB_EDC_LP0_18_SHIFT        0
#define PMB_EDC_LP0_18_SIGNED       0

#define PMB_EDC_LP1_18_MASK         0x003F0000UL
#define PMB_EDC_LP1_18_WIDTH        6
#define PMB_EDC_LP1_18_SHIFT        16
#define PMB_EDC_LP1_18_SIGNED       0

#define PMB_EDC_LINK_MODE_18_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_18_WIDTH  2
#define PMB_EDC_LINK_MODE_18_SHIFT  22
#define PMB_EDC_LINK_MODE_18_SIGNED 0

/* Register EDC_PERIP_BASIC0_19 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_19         0x0260
#define ABS_PMB_EDC_PERIP_BASIC0_19     0xA5013260UL

#define PMB_EDC_LATCHED_RESET_19_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_19_WIDTH  1
#define PMB_EDC_LATCHED_RESET_19_SHIFT  0
#define PMB_EDC_LATCHED_RESET_19_SIGNED 0

#define PMB_EDC_PULSED_RESET_19_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_19_WIDTH   1
#define PMB_EDC_PULSED_RESET_19_SHIFT   1
#define PMB_EDC_PULSED_RESET_19_SIGNED  0

#define PMB_EDC_PA_EXT_19_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_19_WIDTH         1
#define PMB_EDC_PA_EXT_19_SHIFT         2
#define PMB_EDC_PA_EXT_19_SIGNED        0

#define PMB_EDC_FINE_RATE_19_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_19_WIDTH      2
#define PMB_EDC_FINE_RATE_19_SHIFT      3
#define PMB_EDC_FINE_RATE_19_SIGNED     0

#define PMB_EDC_PER_BUS_19_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_19_WIDTH        1
#define PMB_EDC_PER_BUS_19_SHIFT        5
#define PMB_EDC_PER_BUS_19_SIGNED       0

#define PMB_EDC_TFR_MODE_19_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_19_WIDTH       3
#define PMB_EDC_TFR_MODE_19_SHIFT       6
#define PMB_EDC_TFR_MODE_19_SIGNED      0

#define PMB_EDC_EOP_MASK_19_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_19_WIDTH       1
#define PMB_EDC_EOP_MASK_19_SHIFT       9
#define PMB_EDC_EOP_MASK_19_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_19_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_19_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_19_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_19_SIGNED 0

#define PMB_EDC_EOP_MODE_19_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_19_WIDTH       2
#define PMB_EDC_EOP_MODE_19_SHIFT       11
#define PMB_EDC_EOP_MODE_19_SIGNED      0

#define PMB_EDC_DISCARD_OP_19_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_19_WIDTH     1
#define PMB_EDC_DISCARD_OP_19_SHIFT     13
#define PMB_EDC_DISCARD_OP_19_SIGNED    0

#define PMB_EDC_INCR_19_MASK            0x00004000UL
#define PMB_EDC_INCR_19_WIDTH           1
#define PMB_EDC_INCR_19_SHIFT           14
#define PMB_EDC_INCR_19_SIGNED          0

#define PMB_EDC_BITREV_19_MASK          0x00008000UL
#define PMB_EDC_BITREV_19_WIDTH         1
#define PMB_EDC_BITREV_19_SHIFT         15
#define PMB_EDC_BITREV_19_SIGNED        0

#define PMB_EDC_COARSE_RATE_19_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_19_WIDTH    3
#define PMB_EDC_COARSE_RATE_19_SHIFT    16
#define PMB_EDC_COARSE_RATE_19_SIGNED   0

#define PMB_EDC_PALIGN_19_MASK          0x00080000UL
#define PMB_EDC_PALIGN_19_WIDTH         1
#define PMB_EDC_PALIGN_19_SHIFT         19
#define PMB_EDC_PALIGN_19_SIGNED        0

#define PMB_EDC_PW_19_MASK              0x00300000UL
#define PMB_EDC_PW_19_WIDTH             2
#define PMB_EDC_PW_19_SHIFT             20
#define PMB_EDC_PW_19_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_19_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_19_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_19_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_19_SIGNED  0

#define PMB_EDC_MEM_BSWAP_19_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_19_WIDTH      1
#define PMB_EDC_MEM_BSWAP_19_SHIFT      23
#define PMB_EDC_MEM_BSWAP_19_SIGNED     0

/* Register EDC_PERIP_BASIC1_19 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_19     0x0264
#define ABS_PMB_EDC_PERIP_BASIC1_19 0xA5013264UL

#define PMB_EDC_ITEMS_19_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_19_WIDTH      16
#define PMB_EDC_ITEMS_19_SHIFT      0
#define PMB_EDC_ITEMS_19_SIGNED     0

#define PMB_EDC_TRANSFERS_19_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_19_WIDTH  8
#define PMB_EDC_TRANSFERS_19_SHIFT  16
#define PMB_EDC_TRANSFERS_19_SIGNED 0

/* Register EDC_PERIP_BASIC2_19 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_19     0x0268
#define ABS_PMB_EDC_PERIP_BASIC2_19 0xA5013268UL

#define PMB_EDC_PA_19_MASK          0x0000FFFFUL
#define PMB_EDC_PA_19_WIDTH         16
#define PMB_EDC_PA_19_SHIFT         0
#define PMB_EDC_PA_19_SIGNED        0

#define PMB_EDC_ECN_19_MASK         0x003F0000UL
#define PMB_EDC_ECN_19_WIDTH        6
#define PMB_EDC_ECN_19_SHIFT        16
#define PMB_EDC_ECN_19_SIGNED       0

/* Register EDC_PERIP_BASIC3_19 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_19     0x026C
#define ABS_PMB_EDC_PERIP_BASIC3_19 0xA501326CUL

#define PMB_EDC_MA_19_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_19_WIDTH         24
#define PMB_EDC_MA_19_SHIFT         0
#define PMB_EDC_MA_19_SIGNED        0

/* Register EDC_PERIP_AGEN4_19 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_19       0x0270
#define ABS_PMB_EDC_PERIP_AGEN4_19   0xA5013270UL

#define PMB_EDC_N0_19_MASK           0x0000FFFFUL
#define PMB_EDC_N0_19_WIDTH          16
#define PMB_EDC_N0_19_SHIFT          0
#define PMB_EDC_N0_19_SIGNED         0

#define PMB_EDC_BUS_BYTES_19_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_19_WIDTH   1
#define PMB_EDC_BUS_BYTES_19_SHIFT   16
#define PMB_EDC_BUS_BYTES_19_SIGNED  0

#define PMB_EDC_ITEM_BYTES_19_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_19_WIDTH  2
#define PMB_EDC_ITEM_BYTES_19_SHIFT  17
#define PMB_EDC_ITEM_BYTES_19_SIGNED 0

#define PMB_EDC_CLR_ABO_19_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_19_WIDTH     1
#define PMB_EDC_CLR_ABO_19_SHIFT     19
#define PMB_EDC_CLR_ABO_19_SIGNED    0

#define PMB_EDC_MODE_19_MASK         0x00E00000UL
#define PMB_EDC_MODE_19_WIDTH        3
#define PMB_EDC_MODE_19_SHIFT        21
#define PMB_EDC_MODE_19_SIGNED       0

/* Register EDC_PERIP_AGEN5_19 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_19     0x0274
#define ABS_PMB_EDC_PERIP_AGEN5_19 0xA5013274UL

#define PMB_EDC_N1_19_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_19_WIDTH        24
#define PMB_EDC_N1_19_SHIFT        0
#define PMB_EDC_N1_19_SIGNED       0

/* Register EDC_PERIP_AGEN6_19 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_19     0x0278
#define ABS_PMB_EDC_PERIP_AGEN6_19 0xA5013278UL

#define PMB_EDC_N2_19_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_19_WIDTH        24
#define PMB_EDC_N2_19_SHIFT        0
#define PMB_EDC_N2_19_SIGNED       0

/* Register EDC_PERIP_AGEN7_19 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_19      0x027C
#define ABS_PMB_EDC_PERIP_AGEN7_19  0xA501327CUL

#define PMB_EDC_LP0_19_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_19_WIDTH        16
#define PMB_EDC_LP0_19_SHIFT        0
#define PMB_EDC_LP0_19_SIGNED       0

#define PMB_EDC_LP1_19_MASK         0x003F0000UL
#define PMB_EDC_LP1_19_WIDTH        6
#define PMB_EDC_LP1_19_SHIFT        16
#define PMB_EDC_LP1_19_SIGNED       0

#define PMB_EDC_LINK_MODE_19_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_19_WIDTH  2
#define PMB_EDC_LINK_MODE_19_SHIFT  22
#define PMB_EDC_LINK_MODE_19_SIGNED 0

/* Register EDC_PERIP_BASIC0_20 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_20         0x0280
#define ABS_PMB_EDC_PERIP_BASIC0_20     0xA5013280UL

#define PMB_EDC_LATCHED_RESET_20_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_20_WIDTH  1
#define PMB_EDC_LATCHED_RESET_20_SHIFT  0
#define PMB_EDC_LATCHED_RESET_20_SIGNED 0

#define PMB_EDC_PULSED_RESET_20_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_20_WIDTH   1
#define PMB_EDC_PULSED_RESET_20_SHIFT   1
#define PMB_EDC_PULSED_RESET_20_SIGNED  0

#define PMB_EDC_PA_EXT_20_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_20_WIDTH         1
#define PMB_EDC_PA_EXT_20_SHIFT         2
#define PMB_EDC_PA_EXT_20_SIGNED        0

#define PMB_EDC_FINE_RATE_20_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_20_WIDTH      2
#define PMB_EDC_FINE_RATE_20_SHIFT      3
#define PMB_EDC_FINE_RATE_20_SIGNED     0

#define PMB_EDC_PER_BUS_20_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_20_WIDTH        1
#define PMB_EDC_PER_BUS_20_SHIFT        5
#define PMB_EDC_PER_BUS_20_SIGNED       0

#define PMB_EDC_TFR_MODE_20_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_20_WIDTH       3
#define PMB_EDC_TFR_MODE_20_SHIFT       6
#define PMB_EDC_TFR_MODE_20_SIGNED      0

#define PMB_EDC_EOP_MASK_20_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_20_WIDTH       1
#define PMB_EDC_EOP_MASK_20_SHIFT       9
#define PMB_EDC_EOP_MASK_20_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_20_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_20_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_20_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_20_SIGNED 0

#define PMB_EDC_EOP_MODE_20_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_20_WIDTH       2
#define PMB_EDC_EOP_MODE_20_SHIFT       11
#define PMB_EDC_EOP_MODE_20_SIGNED      0

#define PMB_EDC_DISCARD_OP_20_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_20_WIDTH     1
#define PMB_EDC_DISCARD_OP_20_SHIFT     13
#define PMB_EDC_DISCARD_OP_20_SIGNED    0

#define PMB_EDC_INCR_20_MASK            0x00004000UL
#define PMB_EDC_INCR_20_WIDTH           1
#define PMB_EDC_INCR_20_SHIFT           14
#define PMB_EDC_INCR_20_SIGNED          0

#define PMB_EDC_BITREV_20_MASK          0x00008000UL
#define PMB_EDC_BITREV_20_WIDTH         1
#define PMB_EDC_BITREV_20_SHIFT         15
#define PMB_EDC_BITREV_20_SIGNED        0

#define PMB_EDC_COARSE_RATE_20_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_20_WIDTH    3
#define PMB_EDC_COARSE_RATE_20_SHIFT    16
#define PMB_EDC_COARSE_RATE_20_SIGNED   0

#define PMB_EDC_PALIGN_20_MASK          0x00080000UL
#define PMB_EDC_PALIGN_20_WIDTH         1
#define PMB_EDC_PALIGN_20_SHIFT         19
#define PMB_EDC_PALIGN_20_SIGNED        0

#define PMB_EDC_PW_20_MASK              0x00300000UL
#define PMB_EDC_PW_20_WIDTH             2
#define PMB_EDC_PW_20_SHIFT             20
#define PMB_EDC_PW_20_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_20_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_20_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_20_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_20_SIGNED  0

#define PMB_EDC_MEM_BSWAP_20_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_20_WIDTH      1
#define PMB_EDC_MEM_BSWAP_20_SHIFT      23
#define PMB_EDC_MEM_BSWAP_20_SIGNED     0

/* Register EDC_PERIP_BASIC1_20 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_20     0x0284
#define ABS_PMB_EDC_PERIP_BASIC1_20 0xA5013284UL

#define PMB_EDC_ITEMS_20_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_20_WIDTH      16
#define PMB_EDC_ITEMS_20_SHIFT      0
#define PMB_EDC_ITEMS_20_SIGNED     0

#define PMB_EDC_TRANSFERS_20_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_20_WIDTH  8
#define PMB_EDC_TRANSFERS_20_SHIFT  16
#define PMB_EDC_TRANSFERS_20_SIGNED 0

/* Register EDC_PERIP_BASIC2_20 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_20     0x0288
#define ABS_PMB_EDC_PERIP_BASIC2_20 0xA5013288UL

#define PMB_EDC_PA_20_MASK          0x0000FFFFUL
#define PMB_EDC_PA_20_WIDTH         16
#define PMB_EDC_PA_20_SHIFT         0
#define PMB_EDC_PA_20_SIGNED        0

#define PMB_EDC_ECN_20_MASK         0x003F0000UL
#define PMB_EDC_ECN_20_WIDTH        6
#define PMB_EDC_ECN_20_SHIFT        16
#define PMB_EDC_ECN_20_SIGNED       0

/* Register EDC_PERIP_BASIC3_20 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_20     0x028C
#define ABS_PMB_EDC_PERIP_BASIC3_20 0xA501328CUL

#define PMB_EDC_MA_20_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_20_WIDTH         24
#define PMB_EDC_MA_20_SHIFT         0
#define PMB_EDC_MA_20_SIGNED        0

/* Register EDC_PERIP_AGEN4_20 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_20       0x0290
#define ABS_PMB_EDC_PERIP_AGEN4_20   0xA5013290UL

#define PMB_EDC_N0_20_MASK           0x0000FFFFUL
#define PMB_EDC_N0_20_WIDTH          16
#define PMB_EDC_N0_20_SHIFT          0
#define PMB_EDC_N0_20_SIGNED         0

#define PMB_EDC_BUS_BYTES_20_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_20_WIDTH   1
#define PMB_EDC_BUS_BYTES_20_SHIFT   16
#define PMB_EDC_BUS_BYTES_20_SIGNED  0

#define PMB_EDC_ITEM_BYTES_20_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_20_WIDTH  2
#define PMB_EDC_ITEM_BYTES_20_SHIFT  17
#define PMB_EDC_ITEM_BYTES_20_SIGNED 0

#define PMB_EDC_CLR_ABO_20_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_20_WIDTH     1
#define PMB_EDC_CLR_ABO_20_SHIFT     19
#define PMB_EDC_CLR_ABO_20_SIGNED    0

#define PMB_EDC_MODE_20_MASK         0x00E00000UL
#define PMB_EDC_MODE_20_WIDTH        3
#define PMB_EDC_MODE_20_SHIFT        21
#define PMB_EDC_MODE_20_SIGNED       0

/* Register EDC_PERIP_AGEN5_20 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_20     0x0294
#define ABS_PMB_EDC_PERIP_AGEN5_20 0xA5013294UL

#define PMB_EDC_N1_20_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_20_WIDTH        24
#define PMB_EDC_N1_20_SHIFT        0
#define PMB_EDC_N1_20_SIGNED       0

/* Register EDC_PERIP_AGEN6_20 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_20     0x0298
#define ABS_PMB_EDC_PERIP_AGEN6_20 0xA5013298UL

#define PMB_EDC_N2_20_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_20_WIDTH        24
#define PMB_EDC_N2_20_SHIFT        0
#define PMB_EDC_N2_20_SIGNED       0

/* Register EDC_PERIP_AGEN7_20 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_20      0x029C
#define ABS_PMB_EDC_PERIP_AGEN7_20  0xA501329CUL

#define PMB_EDC_LP0_20_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_20_WIDTH        16
#define PMB_EDC_LP0_20_SHIFT        0
#define PMB_EDC_LP0_20_SIGNED       0

#define PMB_EDC_LP1_20_MASK         0x003F0000UL
#define PMB_EDC_LP1_20_WIDTH        6
#define PMB_EDC_LP1_20_SHIFT        16
#define PMB_EDC_LP1_20_SIGNED       0

#define PMB_EDC_LINK_MODE_20_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_20_WIDTH  2
#define PMB_EDC_LINK_MODE_20_SHIFT  22
#define PMB_EDC_LINK_MODE_20_SIGNED 0

/* Register EDC_PERIP_BASIC0_21 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_21         0x02A0
#define ABS_PMB_EDC_PERIP_BASIC0_21     0xA50132A0UL

#define PMB_EDC_LATCHED_RESET_21_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_21_WIDTH  1
#define PMB_EDC_LATCHED_RESET_21_SHIFT  0
#define PMB_EDC_LATCHED_RESET_21_SIGNED 0

#define PMB_EDC_PULSED_RESET_21_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_21_WIDTH   1
#define PMB_EDC_PULSED_RESET_21_SHIFT   1
#define PMB_EDC_PULSED_RESET_21_SIGNED  0

#define PMB_EDC_PA_EXT_21_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_21_WIDTH         1
#define PMB_EDC_PA_EXT_21_SHIFT         2
#define PMB_EDC_PA_EXT_21_SIGNED        0

#define PMB_EDC_FINE_RATE_21_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_21_WIDTH      2
#define PMB_EDC_FINE_RATE_21_SHIFT      3
#define PMB_EDC_FINE_RATE_21_SIGNED     0

#define PMB_EDC_PER_BUS_21_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_21_WIDTH        1
#define PMB_EDC_PER_BUS_21_SHIFT        5
#define PMB_EDC_PER_BUS_21_SIGNED       0

#define PMB_EDC_TFR_MODE_21_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_21_WIDTH       3
#define PMB_EDC_TFR_MODE_21_SHIFT       6
#define PMB_EDC_TFR_MODE_21_SIGNED      0

#define PMB_EDC_EOP_MASK_21_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_21_WIDTH       1
#define PMB_EDC_EOP_MASK_21_SHIFT       9
#define PMB_EDC_EOP_MASK_21_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_21_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_21_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_21_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_21_SIGNED 0

#define PMB_EDC_EOP_MODE_21_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_21_WIDTH       2
#define PMB_EDC_EOP_MODE_21_SHIFT       11
#define PMB_EDC_EOP_MODE_21_SIGNED      0

#define PMB_EDC_DISCARD_OP_21_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_21_WIDTH     1
#define PMB_EDC_DISCARD_OP_21_SHIFT     13
#define PMB_EDC_DISCARD_OP_21_SIGNED    0

#define PMB_EDC_INCR_21_MASK            0x00004000UL
#define PMB_EDC_INCR_21_WIDTH           1
#define PMB_EDC_INCR_21_SHIFT           14
#define PMB_EDC_INCR_21_SIGNED          0

#define PMB_EDC_BITREV_21_MASK          0x00008000UL
#define PMB_EDC_BITREV_21_WIDTH         1
#define PMB_EDC_BITREV_21_SHIFT         15
#define PMB_EDC_BITREV_21_SIGNED        0

#define PMB_EDC_COARSE_RATE_21_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_21_WIDTH    3
#define PMB_EDC_COARSE_RATE_21_SHIFT    16
#define PMB_EDC_COARSE_RATE_21_SIGNED   0

#define PMB_EDC_PALIGN_21_MASK          0x00080000UL
#define PMB_EDC_PALIGN_21_WIDTH         1
#define PMB_EDC_PALIGN_21_SHIFT         19
#define PMB_EDC_PALIGN_21_SIGNED        0

#define PMB_EDC_PW_21_MASK              0x00300000UL
#define PMB_EDC_PW_21_WIDTH             2
#define PMB_EDC_PW_21_SHIFT             20
#define PMB_EDC_PW_21_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_21_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_21_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_21_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_21_SIGNED  0

#define PMB_EDC_MEM_BSWAP_21_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_21_WIDTH      1
#define PMB_EDC_MEM_BSWAP_21_SHIFT      23
#define PMB_EDC_MEM_BSWAP_21_SIGNED     0

/* Register EDC_PERIP_BASIC1_21 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_21     0x02A4
#define ABS_PMB_EDC_PERIP_BASIC1_21 0xA50132A4UL

#define PMB_EDC_ITEMS_21_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_21_WIDTH      16
#define PMB_EDC_ITEMS_21_SHIFT      0
#define PMB_EDC_ITEMS_21_SIGNED     0

#define PMB_EDC_TRANSFERS_21_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_21_WIDTH  8
#define PMB_EDC_TRANSFERS_21_SHIFT  16
#define PMB_EDC_TRANSFERS_21_SIGNED 0

/* Register EDC_PERIP_BASIC2_21 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_21     0x02A8
#define ABS_PMB_EDC_PERIP_BASIC2_21 0xA50132A8UL

#define PMB_EDC_PA_21_MASK          0x0000FFFFUL
#define PMB_EDC_PA_21_WIDTH         16
#define PMB_EDC_PA_21_SHIFT         0
#define PMB_EDC_PA_21_SIGNED        0

#define PMB_EDC_ECN_21_MASK         0x003F0000UL
#define PMB_EDC_ECN_21_WIDTH        6
#define PMB_EDC_ECN_21_SHIFT        16
#define PMB_EDC_ECN_21_SIGNED       0

/* Register EDC_PERIP_BASIC3_21 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_21     0x02AC
#define ABS_PMB_EDC_PERIP_BASIC3_21 0xA50132ACUL

#define PMB_EDC_MA_21_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_21_WIDTH         24
#define PMB_EDC_MA_21_SHIFT         0
#define PMB_EDC_MA_21_SIGNED        0

/* Register EDC_PERIP_AGEN4_21 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_21       0x02B0
#define ABS_PMB_EDC_PERIP_AGEN4_21   0xA50132B0UL

#define PMB_EDC_N0_21_MASK           0x0000FFFFUL
#define PMB_EDC_N0_21_WIDTH          16
#define PMB_EDC_N0_21_SHIFT          0
#define PMB_EDC_N0_21_SIGNED         0

#define PMB_EDC_BUS_BYTES_21_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_21_WIDTH   1
#define PMB_EDC_BUS_BYTES_21_SHIFT   16
#define PMB_EDC_BUS_BYTES_21_SIGNED  0

#define PMB_EDC_ITEM_BYTES_21_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_21_WIDTH  2
#define PMB_EDC_ITEM_BYTES_21_SHIFT  17
#define PMB_EDC_ITEM_BYTES_21_SIGNED 0

#define PMB_EDC_CLR_ABO_21_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_21_WIDTH     1
#define PMB_EDC_CLR_ABO_21_SHIFT     19
#define PMB_EDC_CLR_ABO_21_SIGNED    0

#define PMB_EDC_MODE_21_MASK         0x00E00000UL
#define PMB_EDC_MODE_21_WIDTH        3
#define PMB_EDC_MODE_21_SHIFT        21
#define PMB_EDC_MODE_21_SIGNED       0

/* Register EDC_PERIP_AGEN5_21 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_21     0x02B4
#define ABS_PMB_EDC_PERIP_AGEN5_21 0xA50132B4UL

#define PMB_EDC_N1_21_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_21_WIDTH        24
#define PMB_EDC_N1_21_SHIFT        0
#define PMB_EDC_N1_21_SIGNED       0

/* Register EDC_PERIP_AGEN6_21 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_21     0x02B8
#define ABS_PMB_EDC_PERIP_AGEN6_21 0xA50132B8UL

#define PMB_EDC_N2_21_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_21_WIDTH        24
#define PMB_EDC_N2_21_SHIFT        0
#define PMB_EDC_N2_21_SIGNED       0

/* Register EDC_PERIP_AGEN7_21 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_21      0x02BC
#define ABS_PMB_EDC_PERIP_AGEN7_21  0xA50132BCUL

#define PMB_EDC_LP0_21_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_21_WIDTH        16
#define PMB_EDC_LP0_21_SHIFT        0
#define PMB_EDC_LP0_21_SIGNED       0

#define PMB_EDC_LP1_21_MASK         0x003F0000UL
#define PMB_EDC_LP1_21_WIDTH        6
#define PMB_EDC_LP1_21_SHIFT        16
#define PMB_EDC_LP1_21_SIGNED       0

#define PMB_EDC_LINK_MODE_21_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_21_WIDTH  2
#define PMB_EDC_LINK_MODE_21_SHIFT  22
#define PMB_EDC_LINK_MODE_21_SIGNED 0

/* Register EDC_PERIP_BASIC0_22 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_22         0x02C0
#define ABS_PMB_EDC_PERIP_BASIC0_22     0xA50132C0UL

#define PMB_EDC_LATCHED_RESET_22_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_22_WIDTH  1
#define PMB_EDC_LATCHED_RESET_22_SHIFT  0
#define PMB_EDC_LATCHED_RESET_22_SIGNED 0

#define PMB_EDC_PULSED_RESET_22_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_22_WIDTH   1
#define PMB_EDC_PULSED_RESET_22_SHIFT   1
#define PMB_EDC_PULSED_RESET_22_SIGNED  0

#define PMB_EDC_PA_EXT_22_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_22_WIDTH         1
#define PMB_EDC_PA_EXT_22_SHIFT         2
#define PMB_EDC_PA_EXT_22_SIGNED        0

#define PMB_EDC_FINE_RATE_22_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_22_WIDTH      2
#define PMB_EDC_FINE_RATE_22_SHIFT      3
#define PMB_EDC_FINE_RATE_22_SIGNED     0

#define PMB_EDC_PER_BUS_22_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_22_WIDTH        1
#define PMB_EDC_PER_BUS_22_SHIFT        5
#define PMB_EDC_PER_BUS_22_SIGNED       0

#define PMB_EDC_TFR_MODE_22_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_22_WIDTH       3
#define PMB_EDC_TFR_MODE_22_SHIFT       6
#define PMB_EDC_TFR_MODE_22_SIGNED      0

#define PMB_EDC_EOP_MASK_22_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_22_WIDTH       1
#define PMB_EDC_EOP_MASK_22_SHIFT       9
#define PMB_EDC_EOP_MASK_22_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_22_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_22_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_22_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_22_SIGNED 0

#define PMB_EDC_EOP_MODE_22_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_22_WIDTH       2
#define PMB_EDC_EOP_MODE_22_SHIFT       11
#define PMB_EDC_EOP_MODE_22_SIGNED      0

#define PMB_EDC_DISCARD_OP_22_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_22_WIDTH     1
#define PMB_EDC_DISCARD_OP_22_SHIFT     13
#define PMB_EDC_DISCARD_OP_22_SIGNED    0

#define PMB_EDC_INCR_22_MASK            0x00004000UL
#define PMB_EDC_INCR_22_WIDTH           1
#define PMB_EDC_INCR_22_SHIFT           14
#define PMB_EDC_INCR_22_SIGNED          0

#define PMB_EDC_BITREV_22_MASK          0x00008000UL
#define PMB_EDC_BITREV_22_WIDTH         1
#define PMB_EDC_BITREV_22_SHIFT         15
#define PMB_EDC_BITREV_22_SIGNED        0

#define PMB_EDC_COARSE_RATE_22_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_22_WIDTH    3
#define PMB_EDC_COARSE_RATE_22_SHIFT    16
#define PMB_EDC_COARSE_RATE_22_SIGNED   0

#define PMB_EDC_PALIGN_22_MASK          0x00080000UL
#define PMB_EDC_PALIGN_22_WIDTH         1
#define PMB_EDC_PALIGN_22_SHIFT         19
#define PMB_EDC_PALIGN_22_SIGNED        0

#define PMB_EDC_PW_22_MASK              0x00300000UL
#define PMB_EDC_PW_22_WIDTH             2
#define PMB_EDC_PW_22_SHIFT             20
#define PMB_EDC_PW_22_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_22_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_22_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_22_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_22_SIGNED  0

#define PMB_EDC_MEM_BSWAP_22_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_22_WIDTH      1
#define PMB_EDC_MEM_BSWAP_22_SHIFT      23
#define PMB_EDC_MEM_BSWAP_22_SIGNED     0

/* Register EDC_PERIP_BASIC1_22 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_22     0x02C4
#define ABS_PMB_EDC_PERIP_BASIC1_22 0xA50132C4UL

#define PMB_EDC_ITEMS_22_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_22_WIDTH      16
#define PMB_EDC_ITEMS_22_SHIFT      0
#define PMB_EDC_ITEMS_22_SIGNED     0

#define PMB_EDC_TRANSFERS_22_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_22_WIDTH  8
#define PMB_EDC_TRANSFERS_22_SHIFT  16
#define PMB_EDC_TRANSFERS_22_SIGNED 0

/* Register EDC_PERIP_BASIC2_22 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_22     0x02C8
#define ABS_PMB_EDC_PERIP_BASIC2_22 0xA50132C8UL

#define PMB_EDC_PA_22_MASK          0x0000FFFFUL
#define PMB_EDC_PA_22_WIDTH         16
#define PMB_EDC_PA_22_SHIFT         0
#define PMB_EDC_PA_22_SIGNED        0

#define PMB_EDC_ECN_22_MASK         0x003F0000UL
#define PMB_EDC_ECN_22_WIDTH        6
#define PMB_EDC_ECN_22_SHIFT        16
#define PMB_EDC_ECN_22_SIGNED       0

/* Register EDC_PERIP_BASIC3_22 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_22     0x02CC
#define ABS_PMB_EDC_PERIP_BASIC3_22 0xA50132CCUL

#define PMB_EDC_MA_22_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_22_WIDTH         24
#define PMB_EDC_MA_22_SHIFT         0
#define PMB_EDC_MA_22_SIGNED        0

/* Register EDC_PERIP_AGEN4_22 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_22       0x02D0
#define ABS_PMB_EDC_PERIP_AGEN4_22   0xA50132D0UL

#define PMB_EDC_N0_22_MASK           0x0000FFFFUL
#define PMB_EDC_N0_22_WIDTH          16
#define PMB_EDC_N0_22_SHIFT          0
#define PMB_EDC_N0_22_SIGNED         0

#define PMB_EDC_BUS_BYTES_22_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_22_WIDTH   1
#define PMB_EDC_BUS_BYTES_22_SHIFT   16
#define PMB_EDC_BUS_BYTES_22_SIGNED  0

#define PMB_EDC_ITEM_BYTES_22_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_22_WIDTH  2
#define PMB_EDC_ITEM_BYTES_22_SHIFT  17
#define PMB_EDC_ITEM_BYTES_22_SIGNED 0

#define PMB_EDC_CLR_ABO_22_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_22_WIDTH     1
#define PMB_EDC_CLR_ABO_22_SHIFT     19
#define PMB_EDC_CLR_ABO_22_SIGNED    0

#define PMB_EDC_MODE_22_MASK         0x00E00000UL
#define PMB_EDC_MODE_22_WIDTH        3
#define PMB_EDC_MODE_22_SHIFT        21
#define PMB_EDC_MODE_22_SIGNED       0

/* Register EDC_PERIP_AGEN5_22 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_22     0x02D4
#define ABS_PMB_EDC_PERIP_AGEN5_22 0xA50132D4UL

#define PMB_EDC_N1_22_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_22_WIDTH        24
#define PMB_EDC_N1_22_SHIFT        0
#define PMB_EDC_N1_22_SIGNED       0

/* Register EDC_PERIP_AGEN6_22 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_22     0x02D8
#define ABS_PMB_EDC_PERIP_AGEN6_22 0xA50132D8UL

#define PMB_EDC_N2_22_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_22_WIDTH        24
#define PMB_EDC_N2_22_SHIFT        0
#define PMB_EDC_N2_22_SIGNED       0

/* Register EDC_PERIP_AGEN7_22 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_22      0x02DC
#define ABS_PMB_EDC_PERIP_AGEN7_22  0xA50132DCUL

#define PMB_EDC_LP0_22_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_22_WIDTH        16
#define PMB_EDC_LP0_22_SHIFT        0
#define PMB_EDC_LP0_22_SIGNED       0

#define PMB_EDC_LP1_22_MASK         0x003F0000UL
#define PMB_EDC_LP1_22_WIDTH        6
#define PMB_EDC_LP1_22_SHIFT        16
#define PMB_EDC_LP1_22_SIGNED       0

#define PMB_EDC_LINK_MODE_22_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_22_WIDTH  2
#define PMB_EDC_LINK_MODE_22_SHIFT  22
#define PMB_EDC_LINK_MODE_22_SIGNED 0

/* Register EDC_PERIP_BASIC0_23 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_23         0x02E0
#define ABS_PMB_EDC_PERIP_BASIC0_23     0xA50132E0UL

#define PMB_EDC_LATCHED_RESET_23_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_23_WIDTH  1
#define PMB_EDC_LATCHED_RESET_23_SHIFT  0
#define PMB_EDC_LATCHED_RESET_23_SIGNED 0

#define PMB_EDC_PULSED_RESET_23_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_23_WIDTH   1
#define PMB_EDC_PULSED_RESET_23_SHIFT   1
#define PMB_EDC_PULSED_RESET_23_SIGNED  0

#define PMB_EDC_PA_EXT_23_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_23_WIDTH         1
#define PMB_EDC_PA_EXT_23_SHIFT         2
#define PMB_EDC_PA_EXT_23_SIGNED        0

#define PMB_EDC_FINE_RATE_23_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_23_WIDTH      2
#define PMB_EDC_FINE_RATE_23_SHIFT      3
#define PMB_EDC_FINE_RATE_23_SIGNED     0

#define PMB_EDC_PER_BUS_23_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_23_WIDTH        1
#define PMB_EDC_PER_BUS_23_SHIFT        5
#define PMB_EDC_PER_BUS_23_SIGNED       0

#define PMB_EDC_TFR_MODE_23_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_23_WIDTH       3
#define PMB_EDC_TFR_MODE_23_SHIFT       6
#define PMB_EDC_TFR_MODE_23_SIGNED      0

#define PMB_EDC_EOP_MASK_23_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_23_WIDTH       1
#define PMB_EDC_EOP_MASK_23_SHIFT       9
#define PMB_EDC_EOP_MASK_23_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_23_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_23_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_23_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_23_SIGNED 0

#define PMB_EDC_EOP_MODE_23_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_23_WIDTH       2
#define PMB_EDC_EOP_MODE_23_SHIFT       11
#define PMB_EDC_EOP_MODE_23_SIGNED      0

#define PMB_EDC_DISCARD_OP_23_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_23_WIDTH     1
#define PMB_EDC_DISCARD_OP_23_SHIFT     13
#define PMB_EDC_DISCARD_OP_23_SIGNED    0

#define PMB_EDC_INCR_23_MASK            0x00004000UL
#define PMB_EDC_INCR_23_WIDTH           1
#define PMB_EDC_INCR_23_SHIFT           14
#define PMB_EDC_INCR_23_SIGNED          0

#define PMB_EDC_BITREV_23_MASK          0x00008000UL
#define PMB_EDC_BITREV_23_WIDTH         1
#define PMB_EDC_BITREV_23_SHIFT         15
#define PMB_EDC_BITREV_23_SIGNED        0

#define PMB_EDC_COARSE_RATE_23_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_23_WIDTH    3
#define PMB_EDC_COARSE_RATE_23_SHIFT    16
#define PMB_EDC_COARSE_RATE_23_SIGNED   0

#define PMB_EDC_PALIGN_23_MASK          0x00080000UL
#define PMB_EDC_PALIGN_23_WIDTH         1
#define PMB_EDC_PALIGN_23_SHIFT         19
#define PMB_EDC_PALIGN_23_SIGNED        0

#define PMB_EDC_PW_23_MASK              0x00300000UL
#define PMB_EDC_PW_23_WIDTH             2
#define PMB_EDC_PW_23_SHIFT             20
#define PMB_EDC_PW_23_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_23_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_23_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_23_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_23_SIGNED  0

#define PMB_EDC_MEM_BSWAP_23_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_23_WIDTH      1
#define PMB_EDC_MEM_BSWAP_23_SHIFT      23
#define PMB_EDC_MEM_BSWAP_23_SIGNED     0

/* Register EDC_PERIP_BASIC1_23 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_23     0x02E4
#define ABS_PMB_EDC_PERIP_BASIC1_23 0xA50132E4UL

#define PMB_EDC_ITEMS_23_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_23_WIDTH      16
#define PMB_EDC_ITEMS_23_SHIFT      0
#define PMB_EDC_ITEMS_23_SIGNED     0

#define PMB_EDC_TRANSFERS_23_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_23_WIDTH  8
#define PMB_EDC_TRANSFERS_23_SHIFT  16
#define PMB_EDC_TRANSFERS_23_SIGNED 0

/* Register EDC_PERIP_BASIC2_23 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_23     0x02E8
#define ABS_PMB_EDC_PERIP_BASIC2_23 0xA50132E8UL

#define PMB_EDC_PA_23_MASK          0x0000FFFFUL
#define PMB_EDC_PA_23_WIDTH         16
#define PMB_EDC_PA_23_SHIFT         0
#define PMB_EDC_PA_23_SIGNED        0

#define PMB_EDC_ECN_23_MASK         0x003F0000UL
#define PMB_EDC_ECN_23_WIDTH        6
#define PMB_EDC_ECN_23_SHIFT        16
#define PMB_EDC_ECN_23_SIGNED       0

/* Register EDC_PERIP_BASIC3_23 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_23     0x02EC
#define ABS_PMB_EDC_PERIP_BASIC3_23 0xA50132ECUL

#define PMB_EDC_MA_23_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_23_WIDTH         24
#define PMB_EDC_MA_23_SHIFT         0
#define PMB_EDC_MA_23_SIGNED        0

/* Register EDC_PERIP_AGEN4_23 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_23       0x02F0
#define ABS_PMB_EDC_PERIP_AGEN4_23   0xA50132F0UL

#define PMB_EDC_N0_23_MASK           0x0000FFFFUL
#define PMB_EDC_N0_23_WIDTH          16
#define PMB_EDC_N0_23_SHIFT          0
#define PMB_EDC_N0_23_SIGNED         0

#define PMB_EDC_BUS_BYTES_23_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_23_WIDTH   1
#define PMB_EDC_BUS_BYTES_23_SHIFT   16
#define PMB_EDC_BUS_BYTES_23_SIGNED  0

#define PMB_EDC_ITEM_BYTES_23_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_23_WIDTH  2
#define PMB_EDC_ITEM_BYTES_23_SHIFT  17
#define PMB_EDC_ITEM_BYTES_23_SIGNED 0

#define PMB_EDC_CLR_ABO_23_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_23_WIDTH     1
#define PMB_EDC_CLR_ABO_23_SHIFT     19
#define PMB_EDC_CLR_ABO_23_SIGNED    0

#define PMB_EDC_MODE_23_MASK         0x00E00000UL
#define PMB_EDC_MODE_23_WIDTH        3
#define PMB_EDC_MODE_23_SHIFT        21
#define PMB_EDC_MODE_23_SIGNED       0

/* Register EDC_PERIP_AGEN5_23 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_23     0x02F4
#define ABS_PMB_EDC_PERIP_AGEN5_23 0xA50132F4UL

#define PMB_EDC_N1_23_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_23_WIDTH        24
#define PMB_EDC_N1_23_SHIFT        0
#define PMB_EDC_N1_23_SIGNED       0

/* Register EDC_PERIP_AGEN6_23 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_23     0x02F8
#define ABS_PMB_EDC_PERIP_AGEN6_23 0xA50132F8UL

#define PMB_EDC_N2_23_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_23_WIDTH        24
#define PMB_EDC_N2_23_SHIFT        0
#define PMB_EDC_N2_23_SIGNED       0

/* Register EDC_PERIP_AGEN7_23 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_23      0x02FC
#define ABS_PMB_EDC_PERIP_AGEN7_23  0xA50132FCUL

#define PMB_EDC_LP0_23_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_23_WIDTH        16
#define PMB_EDC_LP0_23_SHIFT        0
#define PMB_EDC_LP0_23_SIGNED       0

#define PMB_EDC_LP1_23_MASK         0x003F0000UL
#define PMB_EDC_LP1_23_WIDTH        6
#define PMB_EDC_LP1_23_SHIFT        16
#define PMB_EDC_LP1_23_SIGNED       0

#define PMB_EDC_LINK_MODE_23_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_23_WIDTH  2
#define PMB_EDC_LINK_MODE_23_SHIFT  22
#define PMB_EDC_LINK_MODE_23_SIGNED 0

/* Register EDC_PERIP_BASIC0_24 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_24         0x0300
#define ABS_PMB_EDC_PERIP_BASIC0_24     0xA5013300UL

#define PMB_EDC_LATCHED_RESET_24_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_24_WIDTH  1
#define PMB_EDC_LATCHED_RESET_24_SHIFT  0
#define PMB_EDC_LATCHED_RESET_24_SIGNED 0

#define PMB_EDC_PULSED_RESET_24_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_24_WIDTH   1
#define PMB_EDC_PULSED_RESET_24_SHIFT   1
#define PMB_EDC_PULSED_RESET_24_SIGNED  0

#define PMB_EDC_PA_EXT_24_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_24_WIDTH         1
#define PMB_EDC_PA_EXT_24_SHIFT         2
#define PMB_EDC_PA_EXT_24_SIGNED        0

#define PMB_EDC_FINE_RATE_24_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_24_WIDTH      2
#define PMB_EDC_FINE_RATE_24_SHIFT      3
#define PMB_EDC_FINE_RATE_24_SIGNED     0

#define PMB_EDC_PER_BUS_24_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_24_WIDTH        1
#define PMB_EDC_PER_BUS_24_SHIFT        5
#define PMB_EDC_PER_BUS_24_SIGNED       0

#define PMB_EDC_TFR_MODE_24_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_24_WIDTH       3
#define PMB_EDC_TFR_MODE_24_SHIFT       6
#define PMB_EDC_TFR_MODE_24_SIGNED      0

#define PMB_EDC_EOP_MASK_24_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_24_WIDTH       1
#define PMB_EDC_EOP_MASK_24_SHIFT       9
#define PMB_EDC_EOP_MASK_24_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_24_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_24_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_24_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_24_SIGNED 0

#define PMB_EDC_EOP_MODE_24_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_24_WIDTH       2
#define PMB_EDC_EOP_MODE_24_SHIFT       11
#define PMB_EDC_EOP_MODE_24_SIGNED      0

#define PMB_EDC_DISCARD_OP_24_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_24_WIDTH     1
#define PMB_EDC_DISCARD_OP_24_SHIFT     13
#define PMB_EDC_DISCARD_OP_24_SIGNED    0

#define PMB_EDC_INCR_24_MASK            0x00004000UL
#define PMB_EDC_INCR_24_WIDTH           1
#define PMB_EDC_INCR_24_SHIFT           14
#define PMB_EDC_INCR_24_SIGNED          0

#define PMB_EDC_BITREV_24_MASK          0x00008000UL
#define PMB_EDC_BITREV_24_WIDTH         1
#define PMB_EDC_BITREV_24_SHIFT         15
#define PMB_EDC_BITREV_24_SIGNED        0

#define PMB_EDC_COARSE_RATE_24_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_24_WIDTH    3
#define PMB_EDC_COARSE_RATE_24_SHIFT    16
#define PMB_EDC_COARSE_RATE_24_SIGNED   0

#define PMB_EDC_PALIGN_24_MASK          0x00080000UL
#define PMB_EDC_PALIGN_24_WIDTH         1
#define PMB_EDC_PALIGN_24_SHIFT         19
#define PMB_EDC_PALIGN_24_SIGNED        0

#define PMB_EDC_PW_24_MASK              0x00300000UL
#define PMB_EDC_PW_24_WIDTH             2
#define PMB_EDC_PW_24_SHIFT             20
#define PMB_EDC_PW_24_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_24_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_24_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_24_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_24_SIGNED  0

#define PMB_EDC_MEM_BSWAP_24_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_24_WIDTH      1
#define PMB_EDC_MEM_BSWAP_24_SHIFT      23
#define PMB_EDC_MEM_BSWAP_24_SIGNED     0

/* Register EDC_PERIP_BASIC1_24 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_24     0x0304
#define ABS_PMB_EDC_PERIP_BASIC1_24 0xA5013304UL

#define PMB_EDC_ITEMS_24_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_24_WIDTH      16
#define PMB_EDC_ITEMS_24_SHIFT      0
#define PMB_EDC_ITEMS_24_SIGNED     0

#define PMB_EDC_TRANSFERS_24_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_24_WIDTH  8
#define PMB_EDC_TRANSFERS_24_SHIFT  16
#define PMB_EDC_TRANSFERS_24_SIGNED 0

/* Register EDC_PERIP_BASIC2_24 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_24     0x0308
#define ABS_PMB_EDC_PERIP_BASIC2_24 0xA5013308UL

#define PMB_EDC_PA_24_MASK          0x0000FFFFUL
#define PMB_EDC_PA_24_WIDTH         16
#define PMB_EDC_PA_24_SHIFT         0
#define PMB_EDC_PA_24_SIGNED        0

#define PMB_EDC_ECN_24_MASK         0x003F0000UL
#define PMB_EDC_ECN_24_WIDTH        6
#define PMB_EDC_ECN_24_SHIFT        16
#define PMB_EDC_ECN_24_SIGNED       0

/* Register EDC_PERIP_BASIC3_24 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_24     0x030C
#define ABS_PMB_EDC_PERIP_BASIC3_24 0xA501330CUL

#define PMB_EDC_MA_24_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_24_WIDTH         24
#define PMB_EDC_MA_24_SHIFT         0
#define PMB_EDC_MA_24_SIGNED        0

/* Register EDC_PERIP_AGEN4_24 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_24       0x0310
#define ABS_PMB_EDC_PERIP_AGEN4_24   0xA5013310UL

#define PMB_EDC_N0_24_MASK           0x0000FFFFUL
#define PMB_EDC_N0_24_WIDTH          16
#define PMB_EDC_N0_24_SHIFT          0
#define PMB_EDC_N0_24_SIGNED         0

#define PMB_EDC_BUS_BYTES_24_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_24_WIDTH   1
#define PMB_EDC_BUS_BYTES_24_SHIFT   16
#define PMB_EDC_BUS_BYTES_24_SIGNED  0

#define PMB_EDC_ITEM_BYTES_24_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_24_WIDTH  2
#define PMB_EDC_ITEM_BYTES_24_SHIFT  17
#define PMB_EDC_ITEM_BYTES_24_SIGNED 0

#define PMB_EDC_CLR_ABO_24_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_24_WIDTH     1
#define PMB_EDC_CLR_ABO_24_SHIFT     19
#define PMB_EDC_CLR_ABO_24_SIGNED    0

#define PMB_EDC_MODE_24_MASK         0x00E00000UL
#define PMB_EDC_MODE_24_WIDTH        3
#define PMB_EDC_MODE_24_SHIFT        21
#define PMB_EDC_MODE_24_SIGNED       0

/* Register EDC_PERIP_AGEN5_24 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_24     0x0314
#define ABS_PMB_EDC_PERIP_AGEN5_24 0xA5013314UL

#define PMB_EDC_N1_24_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_24_WIDTH        24
#define PMB_EDC_N1_24_SHIFT        0
#define PMB_EDC_N1_24_SIGNED       0

/* Register EDC_PERIP_AGEN6_24 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_24     0x0318
#define ABS_PMB_EDC_PERIP_AGEN6_24 0xA5013318UL

#define PMB_EDC_N2_24_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_24_WIDTH        24
#define PMB_EDC_N2_24_SHIFT        0
#define PMB_EDC_N2_24_SIGNED       0

/* Register EDC_PERIP_AGEN7_24 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_24      0x031C
#define ABS_PMB_EDC_PERIP_AGEN7_24  0xA501331CUL

#define PMB_EDC_LP0_24_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_24_WIDTH        16
#define PMB_EDC_LP0_24_SHIFT        0
#define PMB_EDC_LP0_24_SIGNED       0

#define PMB_EDC_LP1_24_MASK         0x003F0000UL
#define PMB_EDC_LP1_24_WIDTH        6
#define PMB_EDC_LP1_24_SHIFT        16
#define PMB_EDC_LP1_24_SIGNED       0

#define PMB_EDC_LINK_MODE_24_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_24_WIDTH  2
#define PMB_EDC_LINK_MODE_24_SHIFT  22
#define PMB_EDC_LINK_MODE_24_SIGNED 0

/* Register EDC_PERIP_BASIC0_25 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_25         0x0320
#define ABS_PMB_EDC_PERIP_BASIC0_25     0xA5013320UL

#define PMB_EDC_LATCHED_RESET_25_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_25_WIDTH  1
#define PMB_EDC_LATCHED_RESET_25_SHIFT  0
#define PMB_EDC_LATCHED_RESET_25_SIGNED 0

#define PMB_EDC_PULSED_RESET_25_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_25_WIDTH   1
#define PMB_EDC_PULSED_RESET_25_SHIFT   1
#define PMB_EDC_PULSED_RESET_25_SIGNED  0

#define PMB_EDC_PA_EXT_25_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_25_WIDTH         1
#define PMB_EDC_PA_EXT_25_SHIFT         2
#define PMB_EDC_PA_EXT_25_SIGNED        0

#define PMB_EDC_FINE_RATE_25_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_25_WIDTH      2
#define PMB_EDC_FINE_RATE_25_SHIFT      3
#define PMB_EDC_FINE_RATE_25_SIGNED     0

#define PMB_EDC_PER_BUS_25_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_25_WIDTH        1
#define PMB_EDC_PER_BUS_25_SHIFT        5
#define PMB_EDC_PER_BUS_25_SIGNED       0

#define PMB_EDC_TFR_MODE_25_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_25_WIDTH       3
#define PMB_EDC_TFR_MODE_25_SHIFT       6
#define PMB_EDC_TFR_MODE_25_SIGNED      0

#define PMB_EDC_EOP_MASK_25_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_25_WIDTH       1
#define PMB_EDC_EOP_MASK_25_SHIFT       9
#define PMB_EDC_EOP_MASK_25_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_25_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_25_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_25_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_25_SIGNED 0

#define PMB_EDC_EOP_MODE_25_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_25_WIDTH       2
#define PMB_EDC_EOP_MODE_25_SHIFT       11
#define PMB_EDC_EOP_MODE_25_SIGNED      0

#define PMB_EDC_DISCARD_OP_25_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_25_WIDTH     1
#define PMB_EDC_DISCARD_OP_25_SHIFT     13
#define PMB_EDC_DISCARD_OP_25_SIGNED    0

#define PMB_EDC_INCR_25_MASK            0x00004000UL
#define PMB_EDC_INCR_25_WIDTH           1
#define PMB_EDC_INCR_25_SHIFT           14
#define PMB_EDC_INCR_25_SIGNED          0

#define PMB_EDC_BITREV_25_MASK          0x00008000UL
#define PMB_EDC_BITREV_25_WIDTH         1
#define PMB_EDC_BITREV_25_SHIFT         15
#define PMB_EDC_BITREV_25_SIGNED        0

#define PMB_EDC_COARSE_RATE_25_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_25_WIDTH    3
#define PMB_EDC_COARSE_RATE_25_SHIFT    16
#define PMB_EDC_COARSE_RATE_25_SIGNED   0

#define PMB_EDC_PALIGN_25_MASK          0x00080000UL
#define PMB_EDC_PALIGN_25_WIDTH         1
#define PMB_EDC_PALIGN_25_SHIFT         19
#define PMB_EDC_PALIGN_25_SIGNED        0

#define PMB_EDC_PW_25_MASK              0x00300000UL
#define PMB_EDC_PW_25_WIDTH             2
#define PMB_EDC_PW_25_SHIFT             20
#define PMB_EDC_PW_25_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_25_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_25_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_25_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_25_SIGNED  0

#define PMB_EDC_MEM_BSWAP_25_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_25_WIDTH      1
#define PMB_EDC_MEM_BSWAP_25_SHIFT      23
#define PMB_EDC_MEM_BSWAP_25_SIGNED     0

/* Register EDC_PERIP_BASIC1_25 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_25     0x0324
#define ABS_PMB_EDC_PERIP_BASIC1_25 0xA5013324UL

#define PMB_EDC_ITEMS_25_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_25_WIDTH      16
#define PMB_EDC_ITEMS_25_SHIFT      0
#define PMB_EDC_ITEMS_25_SIGNED     0

#define PMB_EDC_TRANSFERS_25_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_25_WIDTH  8
#define PMB_EDC_TRANSFERS_25_SHIFT  16
#define PMB_EDC_TRANSFERS_25_SIGNED 0

/* Register EDC_PERIP_BASIC2_25 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_25     0x0328
#define ABS_PMB_EDC_PERIP_BASIC2_25 0xA5013328UL

#define PMB_EDC_PA_25_MASK          0x0000FFFFUL
#define PMB_EDC_PA_25_WIDTH         16
#define PMB_EDC_PA_25_SHIFT         0
#define PMB_EDC_PA_25_SIGNED        0

#define PMB_EDC_ECN_25_MASK         0x003F0000UL
#define PMB_EDC_ECN_25_WIDTH        6
#define PMB_EDC_ECN_25_SHIFT        16
#define PMB_EDC_ECN_25_SIGNED       0

/* Register EDC_PERIP_BASIC3_25 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_25     0x032C
#define ABS_PMB_EDC_PERIP_BASIC3_25 0xA501332CUL

#define PMB_EDC_MA_25_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_25_WIDTH         24
#define PMB_EDC_MA_25_SHIFT         0
#define PMB_EDC_MA_25_SIGNED        0

/* Register EDC_PERIP_AGEN4_25 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_25       0x0330
#define ABS_PMB_EDC_PERIP_AGEN4_25   0xA5013330UL

#define PMB_EDC_N0_25_MASK           0x0000FFFFUL
#define PMB_EDC_N0_25_WIDTH          16
#define PMB_EDC_N0_25_SHIFT          0
#define PMB_EDC_N0_25_SIGNED         0

#define PMB_EDC_BUS_BYTES_25_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_25_WIDTH   1
#define PMB_EDC_BUS_BYTES_25_SHIFT   16
#define PMB_EDC_BUS_BYTES_25_SIGNED  0

#define PMB_EDC_ITEM_BYTES_25_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_25_WIDTH  2
#define PMB_EDC_ITEM_BYTES_25_SHIFT  17
#define PMB_EDC_ITEM_BYTES_25_SIGNED 0

#define PMB_EDC_CLR_ABO_25_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_25_WIDTH     1
#define PMB_EDC_CLR_ABO_25_SHIFT     19
#define PMB_EDC_CLR_ABO_25_SIGNED    0

#define PMB_EDC_MODE_25_MASK         0x00E00000UL
#define PMB_EDC_MODE_25_WIDTH        3
#define PMB_EDC_MODE_25_SHIFT        21
#define PMB_EDC_MODE_25_SIGNED       0

/* Register EDC_PERIP_AGEN5_25 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_25     0x0334
#define ABS_PMB_EDC_PERIP_AGEN5_25 0xA5013334UL

#define PMB_EDC_N1_25_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_25_WIDTH        24
#define PMB_EDC_N1_25_SHIFT        0
#define PMB_EDC_N1_25_SIGNED       0

/* Register EDC_PERIP_AGEN6_25 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_25     0x0338
#define ABS_PMB_EDC_PERIP_AGEN6_25 0xA5013338UL

#define PMB_EDC_N2_25_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_25_WIDTH        24
#define PMB_EDC_N2_25_SHIFT        0
#define PMB_EDC_N2_25_SIGNED       0

/* Register EDC_PERIP_AGEN7_25 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_25      0x033C
#define ABS_PMB_EDC_PERIP_AGEN7_25  0xA501333CUL

#define PMB_EDC_LP0_25_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_25_WIDTH        16
#define PMB_EDC_LP0_25_SHIFT        0
#define PMB_EDC_LP0_25_SIGNED       0

#define PMB_EDC_LP1_25_MASK         0x003F0000UL
#define PMB_EDC_LP1_25_WIDTH        6
#define PMB_EDC_LP1_25_SHIFT        16
#define PMB_EDC_LP1_25_SIGNED       0

#define PMB_EDC_LINK_MODE_25_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_25_WIDTH  2
#define PMB_EDC_LINK_MODE_25_SHIFT  22
#define PMB_EDC_LINK_MODE_25_SIGNED 0

/* Register EDC_PERIP_BASIC0_26 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_26         0x0340
#define ABS_PMB_EDC_PERIP_BASIC0_26     0xA5013340UL

#define PMB_EDC_LATCHED_RESET_26_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_26_WIDTH  1
#define PMB_EDC_LATCHED_RESET_26_SHIFT  0
#define PMB_EDC_LATCHED_RESET_26_SIGNED 0

#define PMB_EDC_PULSED_RESET_26_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_26_WIDTH   1
#define PMB_EDC_PULSED_RESET_26_SHIFT   1
#define PMB_EDC_PULSED_RESET_26_SIGNED  0

#define PMB_EDC_PA_EXT_26_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_26_WIDTH         1
#define PMB_EDC_PA_EXT_26_SHIFT         2
#define PMB_EDC_PA_EXT_26_SIGNED        0

#define PMB_EDC_FINE_RATE_26_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_26_WIDTH      2
#define PMB_EDC_FINE_RATE_26_SHIFT      3
#define PMB_EDC_FINE_RATE_26_SIGNED     0

#define PMB_EDC_PER_BUS_26_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_26_WIDTH        1
#define PMB_EDC_PER_BUS_26_SHIFT        5
#define PMB_EDC_PER_BUS_26_SIGNED       0

#define PMB_EDC_TFR_MODE_26_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_26_WIDTH       3
#define PMB_EDC_TFR_MODE_26_SHIFT       6
#define PMB_EDC_TFR_MODE_26_SIGNED      0

#define PMB_EDC_EOP_MASK_26_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_26_WIDTH       1
#define PMB_EDC_EOP_MASK_26_SHIFT       9
#define PMB_EDC_EOP_MASK_26_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_26_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_26_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_26_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_26_SIGNED 0

#define PMB_EDC_EOP_MODE_26_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_26_WIDTH       2
#define PMB_EDC_EOP_MODE_26_SHIFT       11
#define PMB_EDC_EOP_MODE_26_SIGNED      0

#define PMB_EDC_DISCARD_OP_26_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_26_WIDTH     1
#define PMB_EDC_DISCARD_OP_26_SHIFT     13
#define PMB_EDC_DISCARD_OP_26_SIGNED    0

#define PMB_EDC_INCR_26_MASK            0x00004000UL
#define PMB_EDC_INCR_26_WIDTH           1
#define PMB_EDC_INCR_26_SHIFT           14
#define PMB_EDC_INCR_26_SIGNED          0

#define PMB_EDC_BITREV_26_MASK          0x00008000UL
#define PMB_EDC_BITREV_26_WIDTH         1
#define PMB_EDC_BITREV_26_SHIFT         15
#define PMB_EDC_BITREV_26_SIGNED        0

#define PMB_EDC_COARSE_RATE_26_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_26_WIDTH    3
#define PMB_EDC_COARSE_RATE_26_SHIFT    16
#define PMB_EDC_COARSE_RATE_26_SIGNED   0

#define PMB_EDC_PALIGN_26_MASK          0x00080000UL
#define PMB_EDC_PALIGN_26_WIDTH         1
#define PMB_EDC_PALIGN_26_SHIFT         19
#define PMB_EDC_PALIGN_26_SIGNED        0

#define PMB_EDC_PW_26_MASK              0x00300000UL
#define PMB_EDC_PW_26_WIDTH             2
#define PMB_EDC_PW_26_SHIFT             20
#define PMB_EDC_PW_26_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_26_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_26_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_26_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_26_SIGNED  0

#define PMB_EDC_MEM_BSWAP_26_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_26_WIDTH      1
#define PMB_EDC_MEM_BSWAP_26_SHIFT      23
#define PMB_EDC_MEM_BSWAP_26_SIGNED     0

/* Register EDC_PERIP_BASIC1_26 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_26     0x0344
#define ABS_PMB_EDC_PERIP_BASIC1_26 0xA5013344UL

#define PMB_EDC_ITEMS_26_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_26_WIDTH      16
#define PMB_EDC_ITEMS_26_SHIFT      0
#define PMB_EDC_ITEMS_26_SIGNED     0

#define PMB_EDC_TRANSFERS_26_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_26_WIDTH  8
#define PMB_EDC_TRANSFERS_26_SHIFT  16
#define PMB_EDC_TRANSFERS_26_SIGNED 0

/* Register EDC_PERIP_BASIC2_26 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_26     0x0348
#define ABS_PMB_EDC_PERIP_BASIC2_26 0xA5013348UL

#define PMB_EDC_PA_26_MASK          0x0000FFFFUL
#define PMB_EDC_PA_26_WIDTH         16
#define PMB_EDC_PA_26_SHIFT         0
#define PMB_EDC_PA_26_SIGNED        0

#define PMB_EDC_ECN_26_MASK         0x003F0000UL
#define PMB_EDC_ECN_26_WIDTH        6
#define PMB_EDC_ECN_26_SHIFT        16
#define PMB_EDC_ECN_26_SIGNED       0

/* Register EDC_PERIP_BASIC3_26 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_26     0x034C
#define ABS_PMB_EDC_PERIP_BASIC3_26 0xA501334CUL

#define PMB_EDC_MA_26_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_26_WIDTH         24
#define PMB_EDC_MA_26_SHIFT         0
#define PMB_EDC_MA_26_SIGNED        0

/* Register EDC_PERIP_AGEN4_26 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_26       0x0350
#define ABS_PMB_EDC_PERIP_AGEN4_26   0xA5013350UL

#define PMB_EDC_N0_26_MASK           0x0000FFFFUL
#define PMB_EDC_N0_26_WIDTH          16
#define PMB_EDC_N0_26_SHIFT          0
#define PMB_EDC_N0_26_SIGNED         0

#define PMB_EDC_BUS_BYTES_26_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_26_WIDTH   1
#define PMB_EDC_BUS_BYTES_26_SHIFT   16
#define PMB_EDC_BUS_BYTES_26_SIGNED  0

#define PMB_EDC_ITEM_BYTES_26_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_26_WIDTH  2
#define PMB_EDC_ITEM_BYTES_26_SHIFT  17
#define PMB_EDC_ITEM_BYTES_26_SIGNED 0

#define PMB_EDC_CLR_ABO_26_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_26_WIDTH     1
#define PMB_EDC_CLR_ABO_26_SHIFT     19
#define PMB_EDC_CLR_ABO_26_SIGNED    0

#define PMB_EDC_MODE_26_MASK         0x00E00000UL
#define PMB_EDC_MODE_26_WIDTH        3
#define PMB_EDC_MODE_26_SHIFT        21
#define PMB_EDC_MODE_26_SIGNED       0

/* Register EDC_PERIP_AGEN5_26 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_26     0x0354
#define ABS_PMB_EDC_PERIP_AGEN5_26 0xA5013354UL

#define PMB_EDC_N1_26_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_26_WIDTH        24
#define PMB_EDC_N1_26_SHIFT        0
#define PMB_EDC_N1_26_SIGNED       0

/* Register EDC_PERIP_AGEN6_26 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_26     0x0358
#define ABS_PMB_EDC_PERIP_AGEN6_26 0xA5013358UL

#define PMB_EDC_N2_26_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_26_WIDTH        24
#define PMB_EDC_N2_26_SHIFT        0
#define PMB_EDC_N2_26_SIGNED       0

/* Register EDC_PERIP_AGEN7_26 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_26      0x035C
#define ABS_PMB_EDC_PERIP_AGEN7_26  0xA501335CUL

#define PMB_EDC_LP0_26_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_26_WIDTH        16
#define PMB_EDC_LP0_26_SHIFT        0
#define PMB_EDC_LP0_26_SIGNED       0

#define PMB_EDC_LP1_26_MASK         0x003F0000UL
#define PMB_EDC_LP1_26_WIDTH        6
#define PMB_EDC_LP1_26_SHIFT        16
#define PMB_EDC_LP1_26_SIGNED       0

#define PMB_EDC_LINK_MODE_26_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_26_WIDTH  2
#define PMB_EDC_LINK_MODE_26_SHIFT  22
#define PMB_EDC_LINK_MODE_26_SIGNED 0

/* Register EDC_PERIP_BASIC0_27 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_27         0x0360
#define ABS_PMB_EDC_PERIP_BASIC0_27     0xA5013360UL

#define PMB_EDC_LATCHED_RESET_27_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_27_WIDTH  1
#define PMB_EDC_LATCHED_RESET_27_SHIFT  0
#define PMB_EDC_LATCHED_RESET_27_SIGNED 0

#define PMB_EDC_PULSED_RESET_27_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_27_WIDTH   1
#define PMB_EDC_PULSED_RESET_27_SHIFT   1
#define PMB_EDC_PULSED_RESET_27_SIGNED  0

#define PMB_EDC_PA_EXT_27_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_27_WIDTH         1
#define PMB_EDC_PA_EXT_27_SHIFT         2
#define PMB_EDC_PA_EXT_27_SIGNED        0

#define PMB_EDC_FINE_RATE_27_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_27_WIDTH      2
#define PMB_EDC_FINE_RATE_27_SHIFT      3
#define PMB_EDC_FINE_RATE_27_SIGNED     0

#define PMB_EDC_PER_BUS_27_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_27_WIDTH        1
#define PMB_EDC_PER_BUS_27_SHIFT        5
#define PMB_EDC_PER_BUS_27_SIGNED       0

#define PMB_EDC_TFR_MODE_27_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_27_WIDTH       3
#define PMB_EDC_TFR_MODE_27_SHIFT       6
#define PMB_EDC_TFR_MODE_27_SIGNED      0

#define PMB_EDC_EOP_MASK_27_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_27_WIDTH       1
#define PMB_EDC_EOP_MASK_27_SHIFT       9
#define PMB_EDC_EOP_MASK_27_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_27_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_27_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_27_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_27_SIGNED 0

#define PMB_EDC_EOP_MODE_27_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_27_WIDTH       2
#define PMB_EDC_EOP_MODE_27_SHIFT       11
#define PMB_EDC_EOP_MODE_27_SIGNED      0

#define PMB_EDC_DISCARD_OP_27_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_27_WIDTH     1
#define PMB_EDC_DISCARD_OP_27_SHIFT     13
#define PMB_EDC_DISCARD_OP_27_SIGNED    0

#define PMB_EDC_INCR_27_MASK            0x00004000UL
#define PMB_EDC_INCR_27_WIDTH           1
#define PMB_EDC_INCR_27_SHIFT           14
#define PMB_EDC_INCR_27_SIGNED          0

#define PMB_EDC_BITREV_27_MASK          0x00008000UL
#define PMB_EDC_BITREV_27_WIDTH         1
#define PMB_EDC_BITREV_27_SHIFT         15
#define PMB_EDC_BITREV_27_SIGNED        0

#define PMB_EDC_COARSE_RATE_27_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_27_WIDTH    3
#define PMB_EDC_COARSE_RATE_27_SHIFT    16
#define PMB_EDC_COARSE_RATE_27_SIGNED   0

#define PMB_EDC_PALIGN_27_MASK          0x00080000UL
#define PMB_EDC_PALIGN_27_WIDTH         1
#define PMB_EDC_PALIGN_27_SHIFT         19
#define PMB_EDC_PALIGN_27_SIGNED        0

#define PMB_EDC_PW_27_MASK              0x00300000UL
#define PMB_EDC_PW_27_WIDTH             2
#define PMB_EDC_PW_27_SHIFT             20
#define PMB_EDC_PW_27_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_27_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_27_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_27_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_27_SIGNED  0

#define PMB_EDC_MEM_BSWAP_27_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_27_WIDTH      1
#define PMB_EDC_MEM_BSWAP_27_SHIFT      23
#define PMB_EDC_MEM_BSWAP_27_SIGNED     0

/* Register EDC_PERIP_BASIC1_27 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_27     0x0364
#define ABS_PMB_EDC_PERIP_BASIC1_27 0xA5013364UL

#define PMB_EDC_ITEMS_27_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_27_WIDTH      16
#define PMB_EDC_ITEMS_27_SHIFT      0
#define PMB_EDC_ITEMS_27_SIGNED     0

#define PMB_EDC_TRANSFERS_27_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_27_WIDTH  8
#define PMB_EDC_TRANSFERS_27_SHIFT  16
#define PMB_EDC_TRANSFERS_27_SIGNED 0

/* Register EDC_PERIP_BASIC2_27 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_27     0x0368
#define ABS_PMB_EDC_PERIP_BASIC2_27 0xA5013368UL

#define PMB_EDC_PA_27_MASK          0x0000FFFFUL
#define PMB_EDC_PA_27_WIDTH         16
#define PMB_EDC_PA_27_SHIFT         0
#define PMB_EDC_PA_27_SIGNED        0

#define PMB_EDC_ECN_27_MASK         0x003F0000UL
#define PMB_EDC_ECN_27_WIDTH        6
#define PMB_EDC_ECN_27_SHIFT        16
#define PMB_EDC_ECN_27_SIGNED       0

/* Register EDC_PERIP_BASIC3_27 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_27     0x036C
#define ABS_PMB_EDC_PERIP_BASIC3_27 0xA501336CUL

#define PMB_EDC_MA_27_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_27_WIDTH         24
#define PMB_EDC_MA_27_SHIFT         0
#define PMB_EDC_MA_27_SIGNED        0

/* Register EDC_PERIP_AGEN4_27 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_27       0x0370
#define ABS_PMB_EDC_PERIP_AGEN4_27   0xA5013370UL

#define PMB_EDC_N0_27_MASK           0x0000FFFFUL
#define PMB_EDC_N0_27_WIDTH          16
#define PMB_EDC_N0_27_SHIFT          0
#define PMB_EDC_N0_27_SIGNED         0

#define PMB_EDC_BUS_BYTES_27_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_27_WIDTH   1
#define PMB_EDC_BUS_BYTES_27_SHIFT   16
#define PMB_EDC_BUS_BYTES_27_SIGNED  0

#define PMB_EDC_ITEM_BYTES_27_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_27_WIDTH  2
#define PMB_EDC_ITEM_BYTES_27_SHIFT  17
#define PMB_EDC_ITEM_BYTES_27_SIGNED 0

#define PMB_EDC_CLR_ABO_27_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_27_WIDTH     1
#define PMB_EDC_CLR_ABO_27_SHIFT     19
#define PMB_EDC_CLR_ABO_27_SIGNED    0

#define PMB_EDC_MODE_27_MASK         0x00E00000UL
#define PMB_EDC_MODE_27_WIDTH        3
#define PMB_EDC_MODE_27_SHIFT        21
#define PMB_EDC_MODE_27_SIGNED       0

/* Register EDC_PERIP_AGEN5_27 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_27     0x0374
#define ABS_PMB_EDC_PERIP_AGEN5_27 0xA5013374UL

#define PMB_EDC_N1_27_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_27_WIDTH        24
#define PMB_EDC_N1_27_SHIFT        0
#define PMB_EDC_N1_27_SIGNED       0

/* Register EDC_PERIP_AGEN6_27 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_27     0x0378
#define ABS_PMB_EDC_PERIP_AGEN6_27 0xA5013378UL

#define PMB_EDC_N2_27_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_27_WIDTH        24
#define PMB_EDC_N2_27_SHIFT        0
#define PMB_EDC_N2_27_SIGNED       0

/* Register EDC_PERIP_AGEN7_27 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_27      0x037C
#define ABS_PMB_EDC_PERIP_AGEN7_27  0xA501337CUL

#define PMB_EDC_LP0_27_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_27_WIDTH        16
#define PMB_EDC_LP0_27_SHIFT        0
#define PMB_EDC_LP0_27_SIGNED       0

#define PMB_EDC_LP1_27_MASK         0x003F0000UL
#define PMB_EDC_LP1_27_WIDTH        6
#define PMB_EDC_LP1_27_SHIFT        16
#define PMB_EDC_LP1_27_SIGNED       0

#define PMB_EDC_LINK_MODE_27_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_27_WIDTH  2
#define PMB_EDC_LINK_MODE_27_SHIFT  22
#define PMB_EDC_LINK_MODE_27_SIGNED 0

/* Register EDC_PERIP_BASIC0_28 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_28         0x0380
#define ABS_PMB_EDC_PERIP_BASIC0_28     0xA5013380UL

#define PMB_EDC_LATCHED_RESET_28_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_28_WIDTH  1
#define PMB_EDC_LATCHED_RESET_28_SHIFT  0
#define PMB_EDC_LATCHED_RESET_28_SIGNED 0

#define PMB_EDC_PULSED_RESET_28_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_28_WIDTH   1
#define PMB_EDC_PULSED_RESET_28_SHIFT   1
#define PMB_EDC_PULSED_RESET_28_SIGNED  0

#define PMB_EDC_PA_EXT_28_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_28_WIDTH         1
#define PMB_EDC_PA_EXT_28_SHIFT         2
#define PMB_EDC_PA_EXT_28_SIGNED        0

#define PMB_EDC_FINE_RATE_28_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_28_WIDTH      2
#define PMB_EDC_FINE_RATE_28_SHIFT      3
#define PMB_EDC_FINE_RATE_28_SIGNED     0

#define PMB_EDC_PER_BUS_28_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_28_WIDTH        1
#define PMB_EDC_PER_BUS_28_SHIFT        5
#define PMB_EDC_PER_BUS_28_SIGNED       0

#define PMB_EDC_TFR_MODE_28_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_28_WIDTH       3
#define PMB_EDC_TFR_MODE_28_SHIFT       6
#define PMB_EDC_TFR_MODE_28_SIGNED      0

#define PMB_EDC_EOP_MASK_28_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_28_WIDTH       1
#define PMB_EDC_EOP_MASK_28_SHIFT       9
#define PMB_EDC_EOP_MASK_28_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_28_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_28_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_28_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_28_SIGNED 0

#define PMB_EDC_EOP_MODE_28_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_28_WIDTH       2
#define PMB_EDC_EOP_MODE_28_SHIFT       11
#define PMB_EDC_EOP_MODE_28_SIGNED      0

#define PMB_EDC_DISCARD_OP_28_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_28_WIDTH     1
#define PMB_EDC_DISCARD_OP_28_SHIFT     13
#define PMB_EDC_DISCARD_OP_28_SIGNED    0

#define PMB_EDC_INCR_28_MASK            0x00004000UL
#define PMB_EDC_INCR_28_WIDTH           1
#define PMB_EDC_INCR_28_SHIFT           14
#define PMB_EDC_INCR_28_SIGNED          0

#define PMB_EDC_BITREV_28_MASK          0x00008000UL
#define PMB_EDC_BITREV_28_WIDTH         1
#define PMB_EDC_BITREV_28_SHIFT         15
#define PMB_EDC_BITREV_28_SIGNED        0

#define PMB_EDC_COARSE_RATE_28_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_28_WIDTH    3
#define PMB_EDC_COARSE_RATE_28_SHIFT    16
#define PMB_EDC_COARSE_RATE_28_SIGNED   0

#define PMB_EDC_PALIGN_28_MASK          0x00080000UL
#define PMB_EDC_PALIGN_28_WIDTH         1
#define PMB_EDC_PALIGN_28_SHIFT         19
#define PMB_EDC_PALIGN_28_SIGNED        0

#define PMB_EDC_PW_28_MASK              0x00300000UL
#define PMB_EDC_PW_28_WIDTH             2
#define PMB_EDC_PW_28_SHIFT             20
#define PMB_EDC_PW_28_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_28_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_28_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_28_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_28_SIGNED  0

#define PMB_EDC_MEM_BSWAP_28_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_28_WIDTH      1
#define PMB_EDC_MEM_BSWAP_28_SHIFT      23
#define PMB_EDC_MEM_BSWAP_28_SIGNED     0

/* Register EDC_PERIP_BASIC1_28 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_28     0x0384
#define ABS_PMB_EDC_PERIP_BASIC1_28 0xA5013384UL

#define PMB_EDC_ITEMS_28_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_28_WIDTH      16
#define PMB_EDC_ITEMS_28_SHIFT      0
#define PMB_EDC_ITEMS_28_SIGNED     0

#define PMB_EDC_TRANSFERS_28_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_28_WIDTH  8
#define PMB_EDC_TRANSFERS_28_SHIFT  16
#define PMB_EDC_TRANSFERS_28_SIGNED 0

/* Register EDC_PERIP_BASIC2_28 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_28     0x0388
#define ABS_PMB_EDC_PERIP_BASIC2_28 0xA5013388UL

#define PMB_EDC_PA_28_MASK          0x0000FFFFUL
#define PMB_EDC_PA_28_WIDTH         16
#define PMB_EDC_PA_28_SHIFT         0
#define PMB_EDC_PA_28_SIGNED        0

#define PMB_EDC_ECN_28_MASK         0x003F0000UL
#define PMB_EDC_ECN_28_WIDTH        6
#define PMB_EDC_ECN_28_SHIFT        16
#define PMB_EDC_ECN_28_SIGNED       0

/* Register EDC_PERIP_BASIC3_28 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_28     0x038C
#define ABS_PMB_EDC_PERIP_BASIC3_28 0xA501338CUL

#define PMB_EDC_MA_28_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_28_WIDTH         24
#define PMB_EDC_MA_28_SHIFT         0
#define PMB_EDC_MA_28_SIGNED        0

/* Register EDC_PERIP_AGEN4_28 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_28       0x0390
#define ABS_PMB_EDC_PERIP_AGEN4_28   0xA5013390UL

#define PMB_EDC_N0_28_MASK           0x0000FFFFUL
#define PMB_EDC_N0_28_WIDTH          16
#define PMB_EDC_N0_28_SHIFT          0
#define PMB_EDC_N0_28_SIGNED         0

#define PMB_EDC_BUS_BYTES_28_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_28_WIDTH   1
#define PMB_EDC_BUS_BYTES_28_SHIFT   16
#define PMB_EDC_BUS_BYTES_28_SIGNED  0

#define PMB_EDC_ITEM_BYTES_28_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_28_WIDTH  2
#define PMB_EDC_ITEM_BYTES_28_SHIFT  17
#define PMB_EDC_ITEM_BYTES_28_SIGNED 0

#define PMB_EDC_CLR_ABO_28_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_28_WIDTH     1
#define PMB_EDC_CLR_ABO_28_SHIFT     19
#define PMB_EDC_CLR_ABO_28_SIGNED    0

#define PMB_EDC_MODE_28_MASK         0x00E00000UL
#define PMB_EDC_MODE_28_WIDTH        3
#define PMB_EDC_MODE_28_SHIFT        21
#define PMB_EDC_MODE_28_SIGNED       0

/* Register EDC_PERIP_AGEN5_28 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_28     0x0394
#define ABS_PMB_EDC_PERIP_AGEN5_28 0xA5013394UL

#define PMB_EDC_N1_28_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_28_WIDTH        24
#define PMB_EDC_N1_28_SHIFT        0
#define PMB_EDC_N1_28_SIGNED       0

/* Register EDC_PERIP_AGEN6_28 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_28     0x0398
#define ABS_PMB_EDC_PERIP_AGEN6_28 0xA5013398UL

#define PMB_EDC_N2_28_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_28_WIDTH        24
#define PMB_EDC_N2_28_SHIFT        0
#define PMB_EDC_N2_28_SIGNED       0

/* Register EDC_PERIP_AGEN7_28 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_28      0x039C
#define ABS_PMB_EDC_PERIP_AGEN7_28  0xA501339CUL

#define PMB_EDC_LP0_28_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_28_WIDTH        16
#define PMB_EDC_LP0_28_SHIFT        0
#define PMB_EDC_LP0_28_SIGNED       0

#define PMB_EDC_LP1_28_MASK         0x003F0000UL
#define PMB_EDC_LP1_28_WIDTH        6
#define PMB_EDC_LP1_28_SHIFT        16
#define PMB_EDC_LP1_28_SIGNED       0

#define PMB_EDC_LINK_MODE_28_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_28_WIDTH  2
#define PMB_EDC_LINK_MODE_28_SHIFT  22
#define PMB_EDC_LINK_MODE_28_SIGNED 0

/* Register EDC_PERIP_BASIC0_29 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_29         0x03A0
#define ABS_PMB_EDC_PERIP_BASIC0_29     0xA50133A0UL

#define PMB_EDC_LATCHED_RESET_29_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_29_WIDTH  1
#define PMB_EDC_LATCHED_RESET_29_SHIFT  0
#define PMB_EDC_LATCHED_RESET_29_SIGNED 0

#define PMB_EDC_PULSED_RESET_29_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_29_WIDTH   1
#define PMB_EDC_PULSED_RESET_29_SHIFT   1
#define PMB_EDC_PULSED_RESET_29_SIGNED  0

#define PMB_EDC_PA_EXT_29_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_29_WIDTH         1
#define PMB_EDC_PA_EXT_29_SHIFT         2
#define PMB_EDC_PA_EXT_29_SIGNED        0

#define PMB_EDC_FINE_RATE_29_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_29_WIDTH      2
#define PMB_EDC_FINE_RATE_29_SHIFT      3
#define PMB_EDC_FINE_RATE_29_SIGNED     0

#define PMB_EDC_PER_BUS_29_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_29_WIDTH        1
#define PMB_EDC_PER_BUS_29_SHIFT        5
#define PMB_EDC_PER_BUS_29_SIGNED       0

#define PMB_EDC_TFR_MODE_29_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_29_WIDTH       3
#define PMB_EDC_TFR_MODE_29_SHIFT       6
#define PMB_EDC_TFR_MODE_29_SIGNED      0

#define PMB_EDC_EOP_MASK_29_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_29_WIDTH       1
#define PMB_EDC_EOP_MASK_29_SHIFT       9
#define PMB_EDC_EOP_MASK_29_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_29_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_29_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_29_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_29_SIGNED 0

#define PMB_EDC_EOP_MODE_29_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_29_WIDTH       2
#define PMB_EDC_EOP_MODE_29_SHIFT       11
#define PMB_EDC_EOP_MODE_29_SIGNED      0

#define PMB_EDC_DISCARD_OP_29_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_29_WIDTH     1
#define PMB_EDC_DISCARD_OP_29_SHIFT     13
#define PMB_EDC_DISCARD_OP_29_SIGNED    0

#define PMB_EDC_INCR_29_MASK            0x00004000UL
#define PMB_EDC_INCR_29_WIDTH           1
#define PMB_EDC_INCR_29_SHIFT           14
#define PMB_EDC_INCR_29_SIGNED          0

#define PMB_EDC_BITREV_29_MASK          0x00008000UL
#define PMB_EDC_BITREV_29_WIDTH         1
#define PMB_EDC_BITREV_29_SHIFT         15
#define PMB_EDC_BITREV_29_SIGNED        0

#define PMB_EDC_COARSE_RATE_29_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_29_WIDTH    3
#define PMB_EDC_COARSE_RATE_29_SHIFT    16
#define PMB_EDC_COARSE_RATE_29_SIGNED   0

#define PMB_EDC_PALIGN_29_MASK          0x00080000UL
#define PMB_EDC_PALIGN_29_WIDTH         1
#define PMB_EDC_PALIGN_29_SHIFT         19
#define PMB_EDC_PALIGN_29_SIGNED        0

#define PMB_EDC_PW_29_MASK              0x00300000UL
#define PMB_EDC_PW_29_WIDTH             2
#define PMB_EDC_PW_29_SHIFT             20
#define PMB_EDC_PW_29_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_29_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_29_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_29_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_29_SIGNED  0

#define PMB_EDC_MEM_BSWAP_29_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_29_WIDTH      1
#define PMB_EDC_MEM_BSWAP_29_SHIFT      23
#define PMB_EDC_MEM_BSWAP_29_SIGNED     0

/* Register EDC_PERIP_BASIC1_29 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_29     0x03A4
#define ABS_PMB_EDC_PERIP_BASIC1_29 0xA50133A4UL

#define PMB_EDC_ITEMS_29_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_29_WIDTH      16
#define PMB_EDC_ITEMS_29_SHIFT      0
#define PMB_EDC_ITEMS_29_SIGNED     0

#define PMB_EDC_TRANSFERS_29_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_29_WIDTH  8
#define PMB_EDC_TRANSFERS_29_SHIFT  16
#define PMB_EDC_TRANSFERS_29_SIGNED 0

/* Register EDC_PERIP_BASIC2_29 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_29     0x03A8
#define ABS_PMB_EDC_PERIP_BASIC2_29 0xA50133A8UL

#define PMB_EDC_PA_29_MASK          0x0000FFFFUL
#define PMB_EDC_PA_29_WIDTH         16
#define PMB_EDC_PA_29_SHIFT         0
#define PMB_EDC_PA_29_SIGNED        0

#define PMB_EDC_ECN_29_MASK         0x003F0000UL
#define PMB_EDC_ECN_29_WIDTH        6
#define PMB_EDC_ECN_29_SHIFT        16
#define PMB_EDC_ECN_29_SIGNED       0

/* Register EDC_PERIP_BASIC3_29 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_29     0x03AC
#define ABS_PMB_EDC_PERIP_BASIC3_29 0xA50133ACUL

#define PMB_EDC_MA_29_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_29_WIDTH         24
#define PMB_EDC_MA_29_SHIFT         0
#define PMB_EDC_MA_29_SIGNED        0

/* Register EDC_PERIP_AGEN4_29 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_29       0x03B0
#define ABS_PMB_EDC_PERIP_AGEN4_29   0xA50133B0UL

#define PMB_EDC_N0_29_MASK           0x0000FFFFUL
#define PMB_EDC_N0_29_WIDTH          16
#define PMB_EDC_N0_29_SHIFT          0
#define PMB_EDC_N0_29_SIGNED         0

#define PMB_EDC_BUS_BYTES_29_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_29_WIDTH   1
#define PMB_EDC_BUS_BYTES_29_SHIFT   16
#define PMB_EDC_BUS_BYTES_29_SIGNED  0

#define PMB_EDC_ITEM_BYTES_29_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_29_WIDTH  2
#define PMB_EDC_ITEM_BYTES_29_SHIFT  17
#define PMB_EDC_ITEM_BYTES_29_SIGNED 0

#define PMB_EDC_CLR_ABO_29_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_29_WIDTH     1
#define PMB_EDC_CLR_ABO_29_SHIFT     19
#define PMB_EDC_CLR_ABO_29_SIGNED    0

#define PMB_EDC_MODE_29_MASK         0x00E00000UL
#define PMB_EDC_MODE_29_WIDTH        3
#define PMB_EDC_MODE_29_SHIFT        21
#define PMB_EDC_MODE_29_SIGNED       0

/* Register EDC_PERIP_AGEN5_29 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_29     0x03B4
#define ABS_PMB_EDC_PERIP_AGEN5_29 0xA50133B4UL

#define PMB_EDC_N1_29_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_29_WIDTH        24
#define PMB_EDC_N1_29_SHIFT        0
#define PMB_EDC_N1_29_SIGNED       0

/* Register EDC_PERIP_AGEN6_29 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_29     0x03B8
#define ABS_PMB_EDC_PERIP_AGEN6_29 0xA50133B8UL

#define PMB_EDC_N2_29_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_29_WIDTH        24
#define PMB_EDC_N2_29_SHIFT        0
#define PMB_EDC_N2_29_SIGNED       0

/* Register EDC_PERIP_AGEN7_29 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_29      0x03BC
#define ABS_PMB_EDC_PERIP_AGEN7_29  0xA50133BCUL

#define PMB_EDC_LP0_29_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_29_WIDTH        16
#define PMB_EDC_LP0_29_SHIFT        0
#define PMB_EDC_LP0_29_SIGNED       0

#define PMB_EDC_LP1_29_MASK         0x003F0000UL
#define PMB_EDC_LP1_29_WIDTH        6
#define PMB_EDC_LP1_29_SHIFT        16
#define PMB_EDC_LP1_29_SIGNED       0

#define PMB_EDC_LINK_MODE_29_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_29_WIDTH  2
#define PMB_EDC_LINK_MODE_29_SHIFT  22
#define PMB_EDC_LINK_MODE_29_SIGNED 0

/* Register EDC_PERIP_BASIC0_30 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_30         0x03C0
#define ABS_PMB_EDC_PERIP_BASIC0_30     0xA50133C0UL

#define PMB_EDC_LATCHED_RESET_30_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_30_WIDTH  1
#define PMB_EDC_LATCHED_RESET_30_SHIFT  0
#define PMB_EDC_LATCHED_RESET_30_SIGNED 0

#define PMB_EDC_PULSED_RESET_30_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_30_WIDTH   1
#define PMB_EDC_PULSED_RESET_30_SHIFT   1
#define PMB_EDC_PULSED_RESET_30_SIGNED  0

#define PMB_EDC_PA_EXT_30_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_30_WIDTH         1
#define PMB_EDC_PA_EXT_30_SHIFT         2
#define PMB_EDC_PA_EXT_30_SIGNED        0

#define PMB_EDC_FINE_RATE_30_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_30_WIDTH      2
#define PMB_EDC_FINE_RATE_30_SHIFT      3
#define PMB_EDC_FINE_RATE_30_SIGNED     0

#define PMB_EDC_PER_BUS_30_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_30_WIDTH        1
#define PMB_EDC_PER_BUS_30_SHIFT        5
#define PMB_EDC_PER_BUS_30_SIGNED       0

#define PMB_EDC_TFR_MODE_30_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_30_WIDTH       3
#define PMB_EDC_TFR_MODE_30_SHIFT       6
#define PMB_EDC_TFR_MODE_30_SIGNED      0

#define PMB_EDC_EOP_MASK_30_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_30_WIDTH       1
#define PMB_EDC_EOP_MASK_30_SHIFT       9
#define PMB_EDC_EOP_MASK_30_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_30_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_30_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_30_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_30_SIGNED 0

#define PMB_EDC_EOP_MODE_30_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_30_WIDTH       2
#define PMB_EDC_EOP_MODE_30_SHIFT       11
#define PMB_EDC_EOP_MODE_30_SIGNED      0

#define PMB_EDC_DISCARD_OP_30_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_30_WIDTH     1
#define PMB_EDC_DISCARD_OP_30_SHIFT     13
#define PMB_EDC_DISCARD_OP_30_SIGNED    0

#define PMB_EDC_INCR_30_MASK            0x00004000UL
#define PMB_EDC_INCR_30_WIDTH           1
#define PMB_EDC_INCR_30_SHIFT           14
#define PMB_EDC_INCR_30_SIGNED          0

#define PMB_EDC_BITREV_30_MASK          0x00008000UL
#define PMB_EDC_BITREV_30_WIDTH         1
#define PMB_EDC_BITREV_30_SHIFT         15
#define PMB_EDC_BITREV_30_SIGNED        0

#define PMB_EDC_COARSE_RATE_30_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_30_WIDTH    3
#define PMB_EDC_COARSE_RATE_30_SHIFT    16
#define PMB_EDC_COARSE_RATE_30_SIGNED   0

#define PMB_EDC_PALIGN_30_MASK          0x00080000UL
#define PMB_EDC_PALIGN_30_WIDTH         1
#define PMB_EDC_PALIGN_30_SHIFT         19
#define PMB_EDC_PALIGN_30_SIGNED        0

#define PMB_EDC_PW_30_MASK              0x00300000UL
#define PMB_EDC_PW_30_WIDTH             2
#define PMB_EDC_PW_30_SHIFT             20
#define PMB_EDC_PW_30_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_30_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_30_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_30_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_30_SIGNED  0

#define PMB_EDC_MEM_BSWAP_30_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_30_WIDTH      1
#define PMB_EDC_MEM_BSWAP_30_SHIFT      23
#define PMB_EDC_MEM_BSWAP_30_SIGNED     0

/* Register EDC_PERIP_BASIC1_30 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_30     0x03C4
#define ABS_PMB_EDC_PERIP_BASIC1_30 0xA50133C4UL

#define PMB_EDC_ITEMS_30_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_30_WIDTH      16
#define PMB_EDC_ITEMS_30_SHIFT      0
#define PMB_EDC_ITEMS_30_SIGNED     0

#define PMB_EDC_TRANSFERS_30_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_30_WIDTH  8
#define PMB_EDC_TRANSFERS_30_SHIFT  16
#define PMB_EDC_TRANSFERS_30_SIGNED 0

/* Register EDC_PERIP_BASIC2_30 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_30     0x03C8
#define ABS_PMB_EDC_PERIP_BASIC2_30 0xA50133C8UL

#define PMB_EDC_PA_30_MASK          0x0000FFFFUL
#define PMB_EDC_PA_30_WIDTH         16
#define PMB_EDC_PA_30_SHIFT         0
#define PMB_EDC_PA_30_SIGNED        0

#define PMB_EDC_ECN_30_MASK         0x003F0000UL
#define PMB_EDC_ECN_30_WIDTH        6
#define PMB_EDC_ECN_30_SHIFT        16
#define PMB_EDC_ECN_30_SIGNED       0

/* Register EDC_PERIP_BASIC3_30 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_30     0x03CC
#define ABS_PMB_EDC_PERIP_BASIC3_30 0xA50133CCUL

#define PMB_EDC_MA_30_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_30_WIDTH         24
#define PMB_EDC_MA_30_SHIFT         0
#define PMB_EDC_MA_30_SIGNED        0

/* Register EDC_PERIP_AGEN4_30 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_30       0x03D0
#define ABS_PMB_EDC_PERIP_AGEN4_30   0xA50133D0UL

#define PMB_EDC_N0_30_MASK           0x0000FFFFUL
#define PMB_EDC_N0_30_WIDTH          16
#define PMB_EDC_N0_30_SHIFT          0
#define PMB_EDC_N0_30_SIGNED         0

#define PMB_EDC_BUS_BYTES_30_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_30_WIDTH   1
#define PMB_EDC_BUS_BYTES_30_SHIFT   16
#define PMB_EDC_BUS_BYTES_30_SIGNED  0

#define PMB_EDC_ITEM_BYTES_30_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_30_WIDTH  2
#define PMB_EDC_ITEM_BYTES_30_SHIFT  17
#define PMB_EDC_ITEM_BYTES_30_SIGNED 0

#define PMB_EDC_CLR_ABO_30_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_30_WIDTH     1
#define PMB_EDC_CLR_ABO_30_SHIFT     19
#define PMB_EDC_CLR_ABO_30_SIGNED    0

#define PMB_EDC_MODE_30_MASK         0x00E00000UL
#define PMB_EDC_MODE_30_WIDTH        3
#define PMB_EDC_MODE_30_SHIFT        21
#define PMB_EDC_MODE_30_SIGNED       0

/* Register EDC_PERIP_AGEN5_30 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_30     0x03D4
#define ABS_PMB_EDC_PERIP_AGEN5_30 0xA50133D4UL

#define PMB_EDC_N1_30_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_30_WIDTH        24
#define PMB_EDC_N1_30_SHIFT        0
#define PMB_EDC_N1_30_SIGNED       0

/* Register EDC_PERIP_AGEN6_30 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_30     0x03D8
#define ABS_PMB_EDC_PERIP_AGEN6_30 0xA50133D8UL

#define PMB_EDC_N2_30_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_30_WIDTH        24
#define PMB_EDC_N2_30_SHIFT        0
#define PMB_EDC_N2_30_SIGNED       0

/* Register EDC_PERIP_AGEN7_30 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_30      0x03DC
#define ABS_PMB_EDC_PERIP_AGEN7_30  0xA50133DCUL

#define PMB_EDC_LP0_30_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_30_WIDTH        16
#define PMB_EDC_LP0_30_SHIFT        0
#define PMB_EDC_LP0_30_SIGNED       0

#define PMB_EDC_LP1_30_MASK         0x003F0000UL
#define PMB_EDC_LP1_30_WIDTH        6
#define PMB_EDC_LP1_30_SHIFT        16
#define PMB_EDC_LP1_30_SIGNED       0

#define PMB_EDC_LINK_MODE_30_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_30_WIDTH  2
#define PMB_EDC_LINK_MODE_30_SHIFT  22
#define PMB_EDC_LINK_MODE_30_SIGNED 0

/* Register EDC_PERIP_BASIC0_31 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_31         0x03E0
#define ABS_PMB_EDC_PERIP_BASIC0_31     0xA50133E0UL

#define PMB_EDC_LATCHED_RESET_31_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_31_WIDTH  1
#define PMB_EDC_LATCHED_RESET_31_SHIFT  0
#define PMB_EDC_LATCHED_RESET_31_SIGNED 0

#define PMB_EDC_PULSED_RESET_31_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_31_WIDTH   1
#define PMB_EDC_PULSED_RESET_31_SHIFT   1
#define PMB_EDC_PULSED_RESET_31_SIGNED  0

#define PMB_EDC_PA_EXT_31_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_31_WIDTH         1
#define PMB_EDC_PA_EXT_31_SHIFT         2
#define PMB_EDC_PA_EXT_31_SIGNED        0

#define PMB_EDC_FINE_RATE_31_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_31_WIDTH      2
#define PMB_EDC_FINE_RATE_31_SHIFT      3
#define PMB_EDC_FINE_RATE_31_SIGNED     0

#define PMB_EDC_PER_BUS_31_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_31_WIDTH        1
#define PMB_EDC_PER_BUS_31_SHIFT        5
#define PMB_EDC_PER_BUS_31_SIGNED       0

#define PMB_EDC_TFR_MODE_31_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_31_WIDTH       3
#define PMB_EDC_TFR_MODE_31_SHIFT       6
#define PMB_EDC_TFR_MODE_31_SIGNED      0

#define PMB_EDC_EOP_MASK_31_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_31_WIDTH       1
#define PMB_EDC_EOP_MASK_31_SHIFT       9
#define PMB_EDC_EOP_MASK_31_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_31_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_31_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_31_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_31_SIGNED 0

#define PMB_EDC_EOP_MODE_31_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_31_WIDTH       2
#define PMB_EDC_EOP_MODE_31_SHIFT       11
#define PMB_EDC_EOP_MODE_31_SIGNED      0

#define PMB_EDC_DISCARD_OP_31_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_31_WIDTH     1
#define PMB_EDC_DISCARD_OP_31_SHIFT     13
#define PMB_EDC_DISCARD_OP_31_SIGNED    0

#define PMB_EDC_INCR_31_MASK            0x00004000UL
#define PMB_EDC_INCR_31_WIDTH           1
#define PMB_EDC_INCR_31_SHIFT           14
#define PMB_EDC_INCR_31_SIGNED          0

#define PMB_EDC_BITREV_31_MASK          0x00008000UL
#define PMB_EDC_BITREV_31_WIDTH         1
#define PMB_EDC_BITREV_31_SHIFT         15
#define PMB_EDC_BITREV_31_SIGNED        0

#define PMB_EDC_COARSE_RATE_31_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_31_WIDTH    3
#define PMB_EDC_COARSE_RATE_31_SHIFT    16
#define PMB_EDC_COARSE_RATE_31_SIGNED   0

#define PMB_EDC_PALIGN_31_MASK          0x00080000UL
#define PMB_EDC_PALIGN_31_WIDTH         1
#define PMB_EDC_PALIGN_31_SHIFT         19
#define PMB_EDC_PALIGN_31_SIGNED        0

#define PMB_EDC_PW_31_MASK              0x00300000UL
#define PMB_EDC_PW_31_WIDTH             2
#define PMB_EDC_PW_31_SHIFT             20
#define PMB_EDC_PW_31_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_31_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_31_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_31_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_31_SIGNED  0

#define PMB_EDC_MEM_BSWAP_31_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_31_WIDTH      1
#define PMB_EDC_MEM_BSWAP_31_SHIFT      23
#define PMB_EDC_MEM_BSWAP_31_SIGNED     0

/* Register EDC_PERIP_BASIC1_31 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_31     0x03E4
#define ABS_PMB_EDC_PERIP_BASIC1_31 0xA50133E4UL

#define PMB_EDC_ITEMS_31_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_31_WIDTH      16
#define PMB_EDC_ITEMS_31_SHIFT      0
#define PMB_EDC_ITEMS_31_SIGNED     0

#define PMB_EDC_TRANSFERS_31_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_31_WIDTH  8
#define PMB_EDC_TRANSFERS_31_SHIFT  16
#define PMB_EDC_TRANSFERS_31_SIGNED 0

/* Register EDC_PERIP_BASIC2_31 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_31     0x03E8
#define ABS_PMB_EDC_PERIP_BASIC2_31 0xA50133E8UL

#define PMB_EDC_PA_31_MASK          0x0000FFFFUL
#define PMB_EDC_PA_31_WIDTH         16
#define PMB_EDC_PA_31_SHIFT         0
#define PMB_EDC_PA_31_SIGNED        0

#define PMB_EDC_ECN_31_MASK         0x003F0000UL
#define PMB_EDC_ECN_31_WIDTH        6
#define PMB_EDC_ECN_31_SHIFT        16
#define PMB_EDC_ECN_31_SIGNED       0

/* Register EDC_PERIP_BASIC3_31 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_31     0x03EC
#define ABS_PMB_EDC_PERIP_BASIC3_31 0xA50133ECUL

#define PMB_EDC_MA_31_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_31_WIDTH         24
#define PMB_EDC_MA_31_SHIFT         0
#define PMB_EDC_MA_31_SIGNED        0

/* Register EDC_PERIP_AGEN4_31 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_31       0x03F0
#define ABS_PMB_EDC_PERIP_AGEN4_31   0xA50133F0UL

#define PMB_EDC_N0_31_MASK           0x0000FFFFUL
#define PMB_EDC_N0_31_WIDTH          16
#define PMB_EDC_N0_31_SHIFT          0
#define PMB_EDC_N0_31_SIGNED         0

#define PMB_EDC_BUS_BYTES_31_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_31_WIDTH   1
#define PMB_EDC_BUS_BYTES_31_SHIFT   16
#define PMB_EDC_BUS_BYTES_31_SIGNED  0

#define PMB_EDC_ITEM_BYTES_31_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_31_WIDTH  2
#define PMB_EDC_ITEM_BYTES_31_SHIFT  17
#define PMB_EDC_ITEM_BYTES_31_SIGNED 0

#define PMB_EDC_CLR_ABO_31_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_31_WIDTH     1
#define PMB_EDC_CLR_ABO_31_SHIFT     19
#define PMB_EDC_CLR_ABO_31_SIGNED    0

#define PMB_EDC_MODE_31_MASK         0x00E00000UL
#define PMB_EDC_MODE_31_WIDTH        3
#define PMB_EDC_MODE_31_SHIFT        21
#define PMB_EDC_MODE_31_SIGNED       0

/* Register EDC_PERIP_AGEN5_31 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_31     0x03F4
#define ABS_PMB_EDC_PERIP_AGEN5_31 0xA50133F4UL

#define PMB_EDC_N1_31_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_31_WIDTH        24
#define PMB_EDC_N1_31_SHIFT        0
#define PMB_EDC_N1_31_SIGNED       0

/* Register EDC_PERIP_AGEN6_31 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_31     0x03F8
#define ABS_PMB_EDC_PERIP_AGEN6_31 0xA50133F8UL

#define PMB_EDC_N2_31_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_31_WIDTH        24
#define PMB_EDC_N2_31_SHIFT        0
#define PMB_EDC_N2_31_SIGNED       0

/* Register EDC_PERIP_AGEN7_31 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_31      0x03FC
#define ABS_PMB_EDC_PERIP_AGEN7_31  0xA50133FCUL

#define PMB_EDC_LP0_31_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_31_WIDTH        16
#define PMB_EDC_LP0_31_SHIFT        0
#define PMB_EDC_LP0_31_SIGNED       0

#define PMB_EDC_LP1_31_MASK         0x003F0000UL
#define PMB_EDC_LP1_31_WIDTH        6
#define PMB_EDC_LP1_31_SHIFT        16
#define PMB_EDC_LP1_31_SIGNED       0

#define PMB_EDC_LINK_MODE_31_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_31_WIDTH  2
#define PMB_EDC_LINK_MODE_31_SHIFT  22
#define PMB_EDC_LINK_MODE_31_SIGNED 0

/* Register EDC_PERIP_BASIC0_32 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_32         0x0400
#define ABS_PMB_EDC_PERIP_BASIC0_32     0xA5013400UL

#define PMB_EDC_LATCHED_RESET_32_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_32_WIDTH  1
#define PMB_EDC_LATCHED_RESET_32_SHIFT  0
#define PMB_EDC_LATCHED_RESET_32_SIGNED 0

#define PMB_EDC_PULSED_RESET_32_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_32_WIDTH   1
#define PMB_EDC_PULSED_RESET_32_SHIFT   1
#define PMB_EDC_PULSED_RESET_32_SIGNED  0

#define PMB_EDC_PA_EXT_32_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_32_WIDTH         1
#define PMB_EDC_PA_EXT_32_SHIFT         2
#define PMB_EDC_PA_EXT_32_SIGNED        0

#define PMB_EDC_FINE_RATE_32_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_32_WIDTH      2
#define PMB_EDC_FINE_RATE_32_SHIFT      3
#define PMB_EDC_FINE_RATE_32_SIGNED     0

#define PMB_EDC_PER_BUS_32_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_32_WIDTH        1
#define PMB_EDC_PER_BUS_32_SHIFT        5
#define PMB_EDC_PER_BUS_32_SIGNED       0

#define PMB_EDC_TFR_MODE_32_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_32_WIDTH       3
#define PMB_EDC_TFR_MODE_32_SHIFT       6
#define PMB_EDC_TFR_MODE_32_SIGNED      0

#define PMB_EDC_EOP_MASK_32_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_32_WIDTH       1
#define PMB_EDC_EOP_MASK_32_SHIFT       9
#define PMB_EDC_EOP_MASK_32_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_32_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_32_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_32_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_32_SIGNED 0

#define PMB_EDC_EOP_MODE_32_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_32_WIDTH       2
#define PMB_EDC_EOP_MODE_32_SHIFT       11
#define PMB_EDC_EOP_MODE_32_SIGNED      0

#define PMB_EDC_DISCARD_OP_32_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_32_WIDTH     1
#define PMB_EDC_DISCARD_OP_32_SHIFT     13
#define PMB_EDC_DISCARD_OP_32_SIGNED    0

#define PMB_EDC_INCR_32_MASK            0x00004000UL
#define PMB_EDC_INCR_32_WIDTH           1
#define PMB_EDC_INCR_32_SHIFT           14
#define PMB_EDC_INCR_32_SIGNED          0

#define PMB_EDC_BITREV_32_MASK          0x00008000UL
#define PMB_EDC_BITREV_32_WIDTH         1
#define PMB_EDC_BITREV_32_SHIFT         15
#define PMB_EDC_BITREV_32_SIGNED        0

#define PMB_EDC_COARSE_RATE_32_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_32_WIDTH    3
#define PMB_EDC_COARSE_RATE_32_SHIFT    16
#define PMB_EDC_COARSE_RATE_32_SIGNED   0

#define PMB_EDC_PALIGN_32_MASK          0x00080000UL
#define PMB_EDC_PALIGN_32_WIDTH         1
#define PMB_EDC_PALIGN_32_SHIFT         19
#define PMB_EDC_PALIGN_32_SIGNED        0

#define PMB_EDC_PW_32_MASK              0x00300000UL
#define PMB_EDC_PW_32_WIDTH             2
#define PMB_EDC_PW_32_SHIFT             20
#define PMB_EDC_PW_32_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_32_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_32_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_32_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_32_SIGNED  0

#define PMB_EDC_MEM_BSWAP_32_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_32_WIDTH      1
#define PMB_EDC_MEM_BSWAP_32_SHIFT      23
#define PMB_EDC_MEM_BSWAP_32_SIGNED     0

/* Register EDC_PERIP_BASIC1_32 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_32     0x0404
#define ABS_PMB_EDC_PERIP_BASIC1_32 0xA5013404UL

#define PMB_EDC_ITEMS_32_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_32_WIDTH      16
#define PMB_EDC_ITEMS_32_SHIFT      0
#define PMB_EDC_ITEMS_32_SIGNED     0

#define PMB_EDC_TRANSFERS_32_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_32_WIDTH  8
#define PMB_EDC_TRANSFERS_32_SHIFT  16
#define PMB_EDC_TRANSFERS_32_SIGNED 0

/* Register EDC_PERIP_BASIC2_32 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_32     0x0408
#define ABS_PMB_EDC_PERIP_BASIC2_32 0xA5013408UL

#define PMB_EDC_PA_32_MASK          0x0000FFFFUL
#define PMB_EDC_PA_32_WIDTH         16
#define PMB_EDC_PA_32_SHIFT         0
#define PMB_EDC_PA_32_SIGNED        0

#define PMB_EDC_ECN_32_MASK         0x003F0000UL
#define PMB_EDC_ECN_32_WIDTH        6
#define PMB_EDC_ECN_32_SHIFT        16
#define PMB_EDC_ECN_32_SIGNED       0

/* Register EDC_PERIP_BASIC3_32 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_32     0x040C
#define ABS_PMB_EDC_PERIP_BASIC3_32 0xA501340CUL

#define PMB_EDC_MA_32_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_32_WIDTH         24
#define PMB_EDC_MA_32_SHIFT         0
#define PMB_EDC_MA_32_SIGNED        0

/* Register EDC_PERIP_AGEN4_32 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_32       0x0410
#define ABS_PMB_EDC_PERIP_AGEN4_32   0xA5013410UL

#define PMB_EDC_N0_32_MASK           0x0000FFFFUL
#define PMB_EDC_N0_32_WIDTH          16
#define PMB_EDC_N0_32_SHIFT          0
#define PMB_EDC_N0_32_SIGNED         0

#define PMB_EDC_BUS_BYTES_32_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_32_WIDTH   1
#define PMB_EDC_BUS_BYTES_32_SHIFT   16
#define PMB_EDC_BUS_BYTES_32_SIGNED  0

#define PMB_EDC_ITEM_BYTES_32_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_32_WIDTH  2
#define PMB_EDC_ITEM_BYTES_32_SHIFT  17
#define PMB_EDC_ITEM_BYTES_32_SIGNED 0

#define PMB_EDC_CLR_ABO_32_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_32_WIDTH     1
#define PMB_EDC_CLR_ABO_32_SHIFT     19
#define PMB_EDC_CLR_ABO_32_SIGNED    0

#define PMB_EDC_MODE_32_MASK         0x00E00000UL
#define PMB_EDC_MODE_32_WIDTH        3
#define PMB_EDC_MODE_32_SHIFT        21
#define PMB_EDC_MODE_32_SIGNED       0

/* Register EDC_PERIP_AGEN5_32 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_32     0x0414
#define ABS_PMB_EDC_PERIP_AGEN5_32 0xA5013414UL

#define PMB_EDC_N1_32_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_32_WIDTH        24
#define PMB_EDC_N1_32_SHIFT        0
#define PMB_EDC_N1_32_SIGNED       0

/* Register EDC_PERIP_AGEN6_32 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_32     0x0418
#define ABS_PMB_EDC_PERIP_AGEN6_32 0xA5013418UL

#define PMB_EDC_N2_32_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_32_WIDTH        24
#define PMB_EDC_N2_32_SHIFT        0
#define PMB_EDC_N2_32_SIGNED       0

/* Register EDC_PERIP_AGEN7_32 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_32      0x041C
#define ABS_PMB_EDC_PERIP_AGEN7_32  0xA501341CUL

#define PMB_EDC_LP0_32_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_32_WIDTH        16
#define PMB_EDC_LP0_32_SHIFT        0
#define PMB_EDC_LP0_32_SIGNED       0

#define PMB_EDC_LP1_32_MASK         0x003F0000UL
#define PMB_EDC_LP1_32_WIDTH        6
#define PMB_EDC_LP1_32_SHIFT        16
#define PMB_EDC_LP1_32_SIGNED       0

#define PMB_EDC_LINK_MODE_32_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_32_WIDTH  2
#define PMB_EDC_LINK_MODE_32_SHIFT  22
#define PMB_EDC_LINK_MODE_32_SIGNED 0

/* Register EDC_PERIP_BASIC0_33 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_33         0x0420
#define ABS_PMB_EDC_PERIP_BASIC0_33     0xA5013420UL

#define PMB_EDC_LATCHED_RESET_33_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_33_WIDTH  1
#define PMB_EDC_LATCHED_RESET_33_SHIFT  0
#define PMB_EDC_LATCHED_RESET_33_SIGNED 0

#define PMB_EDC_PULSED_RESET_33_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_33_WIDTH   1
#define PMB_EDC_PULSED_RESET_33_SHIFT   1
#define PMB_EDC_PULSED_RESET_33_SIGNED  0

#define PMB_EDC_PA_EXT_33_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_33_WIDTH         1
#define PMB_EDC_PA_EXT_33_SHIFT         2
#define PMB_EDC_PA_EXT_33_SIGNED        0

#define PMB_EDC_FINE_RATE_33_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_33_WIDTH      2
#define PMB_EDC_FINE_RATE_33_SHIFT      3
#define PMB_EDC_FINE_RATE_33_SIGNED     0

#define PMB_EDC_PER_BUS_33_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_33_WIDTH        1
#define PMB_EDC_PER_BUS_33_SHIFT        5
#define PMB_EDC_PER_BUS_33_SIGNED       0

#define PMB_EDC_TFR_MODE_33_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_33_WIDTH       3
#define PMB_EDC_TFR_MODE_33_SHIFT       6
#define PMB_EDC_TFR_MODE_33_SIGNED      0

#define PMB_EDC_EOP_MASK_33_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_33_WIDTH       1
#define PMB_EDC_EOP_MASK_33_SHIFT       9
#define PMB_EDC_EOP_MASK_33_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_33_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_33_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_33_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_33_SIGNED 0

#define PMB_EDC_EOP_MODE_33_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_33_WIDTH       2
#define PMB_EDC_EOP_MODE_33_SHIFT       11
#define PMB_EDC_EOP_MODE_33_SIGNED      0

#define PMB_EDC_DISCARD_OP_33_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_33_WIDTH     1
#define PMB_EDC_DISCARD_OP_33_SHIFT     13
#define PMB_EDC_DISCARD_OP_33_SIGNED    0

#define PMB_EDC_INCR_33_MASK            0x00004000UL
#define PMB_EDC_INCR_33_WIDTH           1
#define PMB_EDC_INCR_33_SHIFT           14
#define PMB_EDC_INCR_33_SIGNED          0

#define PMB_EDC_BITREV_33_MASK          0x00008000UL
#define PMB_EDC_BITREV_33_WIDTH         1
#define PMB_EDC_BITREV_33_SHIFT         15
#define PMB_EDC_BITREV_33_SIGNED        0

#define PMB_EDC_COARSE_RATE_33_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_33_WIDTH    3
#define PMB_EDC_COARSE_RATE_33_SHIFT    16
#define PMB_EDC_COARSE_RATE_33_SIGNED   0

#define PMB_EDC_PALIGN_33_MASK          0x00080000UL
#define PMB_EDC_PALIGN_33_WIDTH         1
#define PMB_EDC_PALIGN_33_SHIFT         19
#define PMB_EDC_PALIGN_33_SIGNED        0

#define PMB_EDC_PW_33_MASK              0x00300000UL
#define PMB_EDC_PW_33_WIDTH             2
#define PMB_EDC_PW_33_SHIFT             20
#define PMB_EDC_PW_33_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_33_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_33_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_33_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_33_SIGNED  0

#define PMB_EDC_MEM_BSWAP_33_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_33_WIDTH      1
#define PMB_EDC_MEM_BSWAP_33_SHIFT      23
#define PMB_EDC_MEM_BSWAP_33_SIGNED     0

/* Register EDC_PERIP_BASIC1_33 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_33     0x0424
#define ABS_PMB_EDC_PERIP_BASIC1_33 0xA5013424UL

#define PMB_EDC_ITEMS_33_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_33_WIDTH      16
#define PMB_EDC_ITEMS_33_SHIFT      0
#define PMB_EDC_ITEMS_33_SIGNED     0

#define PMB_EDC_TRANSFERS_33_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_33_WIDTH  8
#define PMB_EDC_TRANSFERS_33_SHIFT  16
#define PMB_EDC_TRANSFERS_33_SIGNED 0

/* Register EDC_PERIP_BASIC2_33 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_33     0x0428
#define ABS_PMB_EDC_PERIP_BASIC2_33 0xA5013428UL

#define PMB_EDC_PA_33_MASK          0x0000FFFFUL
#define PMB_EDC_PA_33_WIDTH         16
#define PMB_EDC_PA_33_SHIFT         0
#define PMB_EDC_PA_33_SIGNED        0

#define PMB_EDC_ECN_33_MASK         0x003F0000UL
#define PMB_EDC_ECN_33_WIDTH        6
#define PMB_EDC_ECN_33_SHIFT        16
#define PMB_EDC_ECN_33_SIGNED       0

/* Register EDC_PERIP_BASIC3_33 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_33     0x042C
#define ABS_PMB_EDC_PERIP_BASIC3_33 0xA501342CUL

#define PMB_EDC_MA_33_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_33_WIDTH         24
#define PMB_EDC_MA_33_SHIFT         0
#define PMB_EDC_MA_33_SIGNED        0

/* Register EDC_PERIP_AGEN4_33 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_33       0x0430
#define ABS_PMB_EDC_PERIP_AGEN4_33   0xA5013430UL

#define PMB_EDC_N0_33_MASK           0x0000FFFFUL
#define PMB_EDC_N0_33_WIDTH          16
#define PMB_EDC_N0_33_SHIFT          0
#define PMB_EDC_N0_33_SIGNED         0

#define PMB_EDC_BUS_BYTES_33_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_33_WIDTH   1
#define PMB_EDC_BUS_BYTES_33_SHIFT   16
#define PMB_EDC_BUS_BYTES_33_SIGNED  0

#define PMB_EDC_ITEM_BYTES_33_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_33_WIDTH  2
#define PMB_EDC_ITEM_BYTES_33_SHIFT  17
#define PMB_EDC_ITEM_BYTES_33_SIGNED 0

#define PMB_EDC_CLR_ABO_33_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_33_WIDTH     1
#define PMB_EDC_CLR_ABO_33_SHIFT     19
#define PMB_EDC_CLR_ABO_33_SIGNED    0

#define PMB_EDC_MODE_33_MASK         0x00E00000UL
#define PMB_EDC_MODE_33_WIDTH        3
#define PMB_EDC_MODE_33_SHIFT        21
#define PMB_EDC_MODE_33_SIGNED       0

/* Register EDC_PERIP_AGEN5_33 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_33     0x0434
#define ABS_PMB_EDC_PERIP_AGEN5_33 0xA5013434UL

#define PMB_EDC_N1_33_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_33_WIDTH        24
#define PMB_EDC_N1_33_SHIFT        0
#define PMB_EDC_N1_33_SIGNED       0

/* Register EDC_PERIP_AGEN6_33 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_33     0x0438
#define ABS_PMB_EDC_PERIP_AGEN6_33 0xA5013438UL

#define PMB_EDC_N2_33_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_33_WIDTH        24
#define PMB_EDC_N2_33_SHIFT        0
#define PMB_EDC_N2_33_SIGNED       0

/* Register EDC_PERIP_AGEN7_33 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_33      0x043C
#define ABS_PMB_EDC_PERIP_AGEN7_33  0xA501343CUL

#define PMB_EDC_LP0_33_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_33_WIDTH        16
#define PMB_EDC_LP0_33_SHIFT        0
#define PMB_EDC_LP0_33_SIGNED       0

#define PMB_EDC_LP1_33_MASK         0x003F0000UL
#define PMB_EDC_LP1_33_WIDTH        6
#define PMB_EDC_LP1_33_SHIFT        16
#define PMB_EDC_LP1_33_SIGNED       0

#define PMB_EDC_LINK_MODE_33_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_33_WIDTH  2
#define PMB_EDC_LINK_MODE_33_SHIFT  22
#define PMB_EDC_LINK_MODE_33_SIGNED 0

/* Register EDC_PERIP_BASIC0_34 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_34         0x0440
#define ABS_PMB_EDC_PERIP_BASIC0_34     0xA5013440UL

#define PMB_EDC_LATCHED_RESET_34_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_34_WIDTH  1
#define PMB_EDC_LATCHED_RESET_34_SHIFT  0
#define PMB_EDC_LATCHED_RESET_34_SIGNED 0

#define PMB_EDC_PULSED_RESET_34_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_34_WIDTH   1
#define PMB_EDC_PULSED_RESET_34_SHIFT   1
#define PMB_EDC_PULSED_RESET_34_SIGNED  0

#define PMB_EDC_PA_EXT_34_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_34_WIDTH         1
#define PMB_EDC_PA_EXT_34_SHIFT         2
#define PMB_EDC_PA_EXT_34_SIGNED        0

#define PMB_EDC_FINE_RATE_34_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_34_WIDTH      2
#define PMB_EDC_FINE_RATE_34_SHIFT      3
#define PMB_EDC_FINE_RATE_34_SIGNED     0

#define PMB_EDC_PER_BUS_34_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_34_WIDTH        1
#define PMB_EDC_PER_BUS_34_SHIFT        5
#define PMB_EDC_PER_BUS_34_SIGNED       0

#define PMB_EDC_TFR_MODE_34_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_34_WIDTH       3
#define PMB_EDC_TFR_MODE_34_SHIFT       6
#define PMB_EDC_TFR_MODE_34_SIGNED      0

#define PMB_EDC_EOP_MASK_34_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_34_WIDTH       1
#define PMB_EDC_EOP_MASK_34_SHIFT       9
#define PMB_EDC_EOP_MASK_34_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_34_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_34_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_34_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_34_SIGNED 0

#define PMB_EDC_EOP_MODE_34_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_34_WIDTH       2
#define PMB_EDC_EOP_MODE_34_SHIFT       11
#define PMB_EDC_EOP_MODE_34_SIGNED      0

#define PMB_EDC_DISCARD_OP_34_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_34_WIDTH     1
#define PMB_EDC_DISCARD_OP_34_SHIFT     13
#define PMB_EDC_DISCARD_OP_34_SIGNED    0

#define PMB_EDC_INCR_34_MASK            0x00004000UL
#define PMB_EDC_INCR_34_WIDTH           1
#define PMB_EDC_INCR_34_SHIFT           14
#define PMB_EDC_INCR_34_SIGNED          0

#define PMB_EDC_BITREV_34_MASK          0x00008000UL
#define PMB_EDC_BITREV_34_WIDTH         1
#define PMB_EDC_BITREV_34_SHIFT         15
#define PMB_EDC_BITREV_34_SIGNED        0

#define PMB_EDC_COARSE_RATE_34_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_34_WIDTH    3
#define PMB_EDC_COARSE_RATE_34_SHIFT    16
#define PMB_EDC_COARSE_RATE_34_SIGNED   0

#define PMB_EDC_PALIGN_34_MASK          0x00080000UL
#define PMB_EDC_PALIGN_34_WIDTH         1
#define PMB_EDC_PALIGN_34_SHIFT         19
#define PMB_EDC_PALIGN_34_SIGNED        0

#define PMB_EDC_PW_34_MASK              0x00300000UL
#define PMB_EDC_PW_34_WIDTH             2
#define PMB_EDC_PW_34_SHIFT             20
#define PMB_EDC_PW_34_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_34_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_34_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_34_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_34_SIGNED  0

#define PMB_EDC_MEM_BSWAP_34_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_34_WIDTH      1
#define PMB_EDC_MEM_BSWAP_34_SHIFT      23
#define PMB_EDC_MEM_BSWAP_34_SIGNED     0

/* Register EDC_PERIP_BASIC1_34 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_34     0x0444
#define ABS_PMB_EDC_PERIP_BASIC1_34 0xA5013444UL

#define PMB_EDC_ITEMS_34_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_34_WIDTH      16
#define PMB_EDC_ITEMS_34_SHIFT      0
#define PMB_EDC_ITEMS_34_SIGNED     0

#define PMB_EDC_TRANSFERS_34_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_34_WIDTH  8
#define PMB_EDC_TRANSFERS_34_SHIFT  16
#define PMB_EDC_TRANSFERS_34_SIGNED 0

/* Register EDC_PERIP_BASIC2_34 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_34     0x0448
#define ABS_PMB_EDC_PERIP_BASIC2_34 0xA5013448UL

#define PMB_EDC_PA_34_MASK          0x0000FFFFUL
#define PMB_EDC_PA_34_WIDTH         16
#define PMB_EDC_PA_34_SHIFT         0
#define PMB_EDC_PA_34_SIGNED        0

#define PMB_EDC_ECN_34_MASK         0x003F0000UL
#define PMB_EDC_ECN_34_WIDTH        6
#define PMB_EDC_ECN_34_SHIFT        16
#define PMB_EDC_ECN_34_SIGNED       0

/* Register EDC_PERIP_BASIC3_34 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_34     0x044C
#define ABS_PMB_EDC_PERIP_BASIC3_34 0xA501344CUL

#define PMB_EDC_MA_34_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_34_WIDTH         24
#define PMB_EDC_MA_34_SHIFT         0
#define PMB_EDC_MA_34_SIGNED        0

/* Register EDC_PERIP_AGEN4_34 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_34       0x0450
#define ABS_PMB_EDC_PERIP_AGEN4_34   0xA5013450UL

#define PMB_EDC_N0_34_MASK           0x0000FFFFUL
#define PMB_EDC_N0_34_WIDTH          16
#define PMB_EDC_N0_34_SHIFT          0
#define PMB_EDC_N0_34_SIGNED         0

#define PMB_EDC_BUS_BYTES_34_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_34_WIDTH   1
#define PMB_EDC_BUS_BYTES_34_SHIFT   16
#define PMB_EDC_BUS_BYTES_34_SIGNED  0

#define PMB_EDC_ITEM_BYTES_34_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_34_WIDTH  2
#define PMB_EDC_ITEM_BYTES_34_SHIFT  17
#define PMB_EDC_ITEM_BYTES_34_SIGNED 0

#define PMB_EDC_CLR_ABO_34_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_34_WIDTH     1
#define PMB_EDC_CLR_ABO_34_SHIFT     19
#define PMB_EDC_CLR_ABO_34_SIGNED    0

#define PMB_EDC_MODE_34_MASK         0x00E00000UL
#define PMB_EDC_MODE_34_WIDTH        3
#define PMB_EDC_MODE_34_SHIFT        21
#define PMB_EDC_MODE_34_SIGNED       0

/* Register EDC_PERIP_AGEN5_34 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_34     0x0454
#define ABS_PMB_EDC_PERIP_AGEN5_34 0xA5013454UL

#define PMB_EDC_N1_34_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_34_WIDTH        24
#define PMB_EDC_N1_34_SHIFT        0
#define PMB_EDC_N1_34_SIGNED       0

/* Register EDC_PERIP_AGEN6_34 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_34     0x0458
#define ABS_PMB_EDC_PERIP_AGEN6_34 0xA5013458UL

#define PMB_EDC_N2_34_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_34_WIDTH        24
#define PMB_EDC_N2_34_SHIFT        0
#define PMB_EDC_N2_34_SIGNED       0

/* Register EDC_PERIP_AGEN7_34 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_34      0x045C
#define ABS_PMB_EDC_PERIP_AGEN7_34  0xA501345CUL

#define PMB_EDC_LP0_34_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_34_WIDTH        16
#define PMB_EDC_LP0_34_SHIFT        0
#define PMB_EDC_LP0_34_SIGNED       0

#define PMB_EDC_LP1_34_MASK         0x003F0000UL
#define PMB_EDC_LP1_34_WIDTH        6
#define PMB_EDC_LP1_34_SHIFT        16
#define PMB_EDC_LP1_34_SIGNED       0

#define PMB_EDC_LINK_MODE_34_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_34_WIDTH  2
#define PMB_EDC_LINK_MODE_34_SHIFT  22
#define PMB_EDC_LINK_MODE_34_SIGNED 0

/* Register EDC_PERIP_BASIC0_35 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_35         0x0460
#define ABS_PMB_EDC_PERIP_BASIC0_35     0xA5013460UL

#define PMB_EDC_LATCHED_RESET_35_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_35_WIDTH  1
#define PMB_EDC_LATCHED_RESET_35_SHIFT  0
#define PMB_EDC_LATCHED_RESET_35_SIGNED 0

#define PMB_EDC_PULSED_RESET_35_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_35_WIDTH   1
#define PMB_EDC_PULSED_RESET_35_SHIFT   1
#define PMB_EDC_PULSED_RESET_35_SIGNED  0

#define PMB_EDC_PA_EXT_35_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_35_WIDTH         1
#define PMB_EDC_PA_EXT_35_SHIFT         2
#define PMB_EDC_PA_EXT_35_SIGNED        0

#define PMB_EDC_FINE_RATE_35_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_35_WIDTH      2
#define PMB_EDC_FINE_RATE_35_SHIFT      3
#define PMB_EDC_FINE_RATE_35_SIGNED     0

#define PMB_EDC_PER_BUS_35_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_35_WIDTH        1
#define PMB_EDC_PER_BUS_35_SHIFT        5
#define PMB_EDC_PER_BUS_35_SIGNED       0

#define PMB_EDC_TFR_MODE_35_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_35_WIDTH       3
#define PMB_EDC_TFR_MODE_35_SHIFT       6
#define PMB_EDC_TFR_MODE_35_SIGNED      0

#define PMB_EDC_EOP_MASK_35_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_35_WIDTH       1
#define PMB_EDC_EOP_MASK_35_SHIFT       9
#define PMB_EDC_EOP_MASK_35_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_35_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_35_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_35_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_35_SIGNED 0

#define PMB_EDC_EOP_MODE_35_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_35_WIDTH       2
#define PMB_EDC_EOP_MODE_35_SHIFT       11
#define PMB_EDC_EOP_MODE_35_SIGNED      0

#define PMB_EDC_DISCARD_OP_35_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_35_WIDTH     1
#define PMB_EDC_DISCARD_OP_35_SHIFT     13
#define PMB_EDC_DISCARD_OP_35_SIGNED    0

#define PMB_EDC_INCR_35_MASK            0x00004000UL
#define PMB_EDC_INCR_35_WIDTH           1
#define PMB_EDC_INCR_35_SHIFT           14
#define PMB_EDC_INCR_35_SIGNED          0

#define PMB_EDC_BITREV_35_MASK          0x00008000UL
#define PMB_EDC_BITREV_35_WIDTH         1
#define PMB_EDC_BITREV_35_SHIFT         15
#define PMB_EDC_BITREV_35_SIGNED        0

#define PMB_EDC_COARSE_RATE_35_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_35_WIDTH    3
#define PMB_EDC_COARSE_RATE_35_SHIFT    16
#define PMB_EDC_COARSE_RATE_35_SIGNED   0

#define PMB_EDC_PALIGN_35_MASK          0x00080000UL
#define PMB_EDC_PALIGN_35_WIDTH         1
#define PMB_EDC_PALIGN_35_SHIFT         19
#define PMB_EDC_PALIGN_35_SIGNED        0

#define PMB_EDC_PW_35_MASK              0x00300000UL
#define PMB_EDC_PW_35_WIDTH             2
#define PMB_EDC_PW_35_SHIFT             20
#define PMB_EDC_PW_35_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_35_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_35_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_35_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_35_SIGNED  0

#define PMB_EDC_MEM_BSWAP_35_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_35_WIDTH      1
#define PMB_EDC_MEM_BSWAP_35_SHIFT      23
#define PMB_EDC_MEM_BSWAP_35_SIGNED     0

/* Register EDC_PERIP_BASIC1_35 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_35     0x0464
#define ABS_PMB_EDC_PERIP_BASIC1_35 0xA5013464UL

#define PMB_EDC_ITEMS_35_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_35_WIDTH      16
#define PMB_EDC_ITEMS_35_SHIFT      0
#define PMB_EDC_ITEMS_35_SIGNED     0

#define PMB_EDC_TRANSFERS_35_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_35_WIDTH  8
#define PMB_EDC_TRANSFERS_35_SHIFT  16
#define PMB_EDC_TRANSFERS_35_SIGNED 0

/* Register EDC_PERIP_BASIC2_35 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_35     0x0468
#define ABS_PMB_EDC_PERIP_BASIC2_35 0xA5013468UL

#define PMB_EDC_PA_35_MASK          0x0000FFFFUL
#define PMB_EDC_PA_35_WIDTH         16
#define PMB_EDC_PA_35_SHIFT         0
#define PMB_EDC_PA_35_SIGNED        0

#define PMB_EDC_ECN_35_MASK         0x003F0000UL
#define PMB_EDC_ECN_35_WIDTH        6
#define PMB_EDC_ECN_35_SHIFT        16
#define PMB_EDC_ECN_35_SIGNED       0

/* Register EDC_PERIP_BASIC3_35 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_35     0x046C
#define ABS_PMB_EDC_PERIP_BASIC3_35 0xA501346CUL

#define PMB_EDC_MA_35_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_35_WIDTH         24
#define PMB_EDC_MA_35_SHIFT         0
#define PMB_EDC_MA_35_SIGNED        0

/* Register EDC_PERIP_AGEN4_35 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_35       0x0470
#define ABS_PMB_EDC_PERIP_AGEN4_35   0xA5013470UL

#define PMB_EDC_N0_35_MASK           0x0000FFFFUL
#define PMB_EDC_N0_35_WIDTH          16
#define PMB_EDC_N0_35_SHIFT          0
#define PMB_EDC_N0_35_SIGNED         0

#define PMB_EDC_BUS_BYTES_35_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_35_WIDTH   1
#define PMB_EDC_BUS_BYTES_35_SHIFT   16
#define PMB_EDC_BUS_BYTES_35_SIGNED  0

#define PMB_EDC_ITEM_BYTES_35_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_35_WIDTH  2
#define PMB_EDC_ITEM_BYTES_35_SHIFT  17
#define PMB_EDC_ITEM_BYTES_35_SIGNED 0

#define PMB_EDC_CLR_ABO_35_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_35_WIDTH     1
#define PMB_EDC_CLR_ABO_35_SHIFT     19
#define PMB_EDC_CLR_ABO_35_SIGNED    0

#define PMB_EDC_MODE_35_MASK         0x00E00000UL
#define PMB_EDC_MODE_35_WIDTH        3
#define PMB_EDC_MODE_35_SHIFT        21
#define PMB_EDC_MODE_35_SIGNED       0

/* Register EDC_PERIP_AGEN5_35 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_35     0x0474
#define ABS_PMB_EDC_PERIP_AGEN5_35 0xA5013474UL

#define PMB_EDC_N1_35_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_35_WIDTH        24
#define PMB_EDC_N1_35_SHIFT        0
#define PMB_EDC_N1_35_SIGNED       0

/* Register EDC_PERIP_AGEN6_35 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_35     0x0478
#define ABS_PMB_EDC_PERIP_AGEN6_35 0xA5013478UL

#define PMB_EDC_N2_35_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_35_WIDTH        24
#define PMB_EDC_N2_35_SHIFT        0
#define PMB_EDC_N2_35_SIGNED       0

/* Register EDC_PERIP_AGEN7_35 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_35      0x047C
#define ABS_PMB_EDC_PERIP_AGEN7_35  0xA501347CUL

#define PMB_EDC_LP0_35_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_35_WIDTH        16
#define PMB_EDC_LP0_35_SHIFT        0
#define PMB_EDC_LP0_35_SIGNED       0

#define PMB_EDC_LP1_35_MASK         0x003F0000UL
#define PMB_EDC_LP1_35_WIDTH        6
#define PMB_EDC_LP1_35_SHIFT        16
#define PMB_EDC_LP1_35_SIGNED       0

#define PMB_EDC_LINK_MODE_35_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_35_WIDTH  2
#define PMB_EDC_LINK_MODE_35_SHIFT  22
#define PMB_EDC_LINK_MODE_35_SIGNED 0

/* Register EDC_PERIP_BASIC0_36 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_36         0x0480
#define ABS_PMB_EDC_PERIP_BASIC0_36     0xA5013480UL

#define PMB_EDC_LATCHED_RESET_36_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_36_WIDTH  1
#define PMB_EDC_LATCHED_RESET_36_SHIFT  0
#define PMB_EDC_LATCHED_RESET_36_SIGNED 0

#define PMB_EDC_PULSED_RESET_36_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_36_WIDTH   1
#define PMB_EDC_PULSED_RESET_36_SHIFT   1
#define PMB_EDC_PULSED_RESET_36_SIGNED  0

#define PMB_EDC_PA_EXT_36_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_36_WIDTH         1
#define PMB_EDC_PA_EXT_36_SHIFT         2
#define PMB_EDC_PA_EXT_36_SIGNED        0

#define PMB_EDC_FINE_RATE_36_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_36_WIDTH      2
#define PMB_EDC_FINE_RATE_36_SHIFT      3
#define PMB_EDC_FINE_RATE_36_SIGNED     0

#define PMB_EDC_PER_BUS_36_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_36_WIDTH        1
#define PMB_EDC_PER_BUS_36_SHIFT        5
#define PMB_EDC_PER_BUS_36_SIGNED       0

#define PMB_EDC_TFR_MODE_36_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_36_WIDTH       3
#define PMB_EDC_TFR_MODE_36_SHIFT       6
#define PMB_EDC_TFR_MODE_36_SIGNED      0

#define PMB_EDC_EOP_MASK_36_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_36_WIDTH       1
#define PMB_EDC_EOP_MASK_36_SHIFT       9
#define PMB_EDC_EOP_MASK_36_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_36_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_36_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_36_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_36_SIGNED 0

#define PMB_EDC_EOP_MODE_36_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_36_WIDTH       2
#define PMB_EDC_EOP_MODE_36_SHIFT       11
#define PMB_EDC_EOP_MODE_36_SIGNED      0

#define PMB_EDC_DISCARD_OP_36_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_36_WIDTH     1
#define PMB_EDC_DISCARD_OP_36_SHIFT     13
#define PMB_EDC_DISCARD_OP_36_SIGNED    0

#define PMB_EDC_INCR_36_MASK            0x00004000UL
#define PMB_EDC_INCR_36_WIDTH           1
#define PMB_EDC_INCR_36_SHIFT           14
#define PMB_EDC_INCR_36_SIGNED          0

#define PMB_EDC_BITREV_36_MASK          0x00008000UL
#define PMB_EDC_BITREV_36_WIDTH         1
#define PMB_EDC_BITREV_36_SHIFT         15
#define PMB_EDC_BITREV_36_SIGNED        0

#define PMB_EDC_COARSE_RATE_36_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_36_WIDTH    3
#define PMB_EDC_COARSE_RATE_36_SHIFT    16
#define PMB_EDC_COARSE_RATE_36_SIGNED   0

#define PMB_EDC_PALIGN_36_MASK          0x00080000UL
#define PMB_EDC_PALIGN_36_WIDTH         1
#define PMB_EDC_PALIGN_36_SHIFT         19
#define PMB_EDC_PALIGN_36_SIGNED        0

#define PMB_EDC_PW_36_MASK              0x00300000UL
#define PMB_EDC_PW_36_WIDTH             2
#define PMB_EDC_PW_36_SHIFT             20
#define PMB_EDC_PW_36_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_36_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_36_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_36_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_36_SIGNED  0

#define PMB_EDC_MEM_BSWAP_36_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_36_WIDTH      1
#define PMB_EDC_MEM_BSWAP_36_SHIFT      23
#define PMB_EDC_MEM_BSWAP_36_SIGNED     0

/* Register EDC_PERIP_BASIC1_36 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_36     0x0484
#define ABS_PMB_EDC_PERIP_BASIC1_36 0xA5013484UL

#define PMB_EDC_ITEMS_36_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_36_WIDTH      16
#define PMB_EDC_ITEMS_36_SHIFT      0
#define PMB_EDC_ITEMS_36_SIGNED     0

#define PMB_EDC_TRANSFERS_36_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_36_WIDTH  8
#define PMB_EDC_TRANSFERS_36_SHIFT  16
#define PMB_EDC_TRANSFERS_36_SIGNED 0

/* Register EDC_PERIP_BASIC2_36 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_36     0x0488
#define ABS_PMB_EDC_PERIP_BASIC2_36 0xA5013488UL

#define PMB_EDC_PA_36_MASK          0x0000FFFFUL
#define PMB_EDC_PA_36_WIDTH         16
#define PMB_EDC_PA_36_SHIFT         0
#define PMB_EDC_PA_36_SIGNED        0

#define PMB_EDC_ECN_36_MASK         0x003F0000UL
#define PMB_EDC_ECN_36_WIDTH        6
#define PMB_EDC_ECN_36_SHIFT        16
#define PMB_EDC_ECN_36_SIGNED       0

/* Register EDC_PERIP_BASIC3_36 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_36     0x048C
#define ABS_PMB_EDC_PERIP_BASIC3_36 0xA501348CUL

#define PMB_EDC_MA_36_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_36_WIDTH         24
#define PMB_EDC_MA_36_SHIFT         0
#define PMB_EDC_MA_36_SIGNED        0

/* Register EDC_PERIP_AGEN4_36 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_36       0x0490
#define ABS_PMB_EDC_PERIP_AGEN4_36   0xA5013490UL

#define PMB_EDC_N0_36_MASK           0x0000FFFFUL
#define PMB_EDC_N0_36_WIDTH          16
#define PMB_EDC_N0_36_SHIFT          0
#define PMB_EDC_N0_36_SIGNED         0

#define PMB_EDC_BUS_BYTES_36_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_36_WIDTH   1
#define PMB_EDC_BUS_BYTES_36_SHIFT   16
#define PMB_EDC_BUS_BYTES_36_SIGNED  0

#define PMB_EDC_ITEM_BYTES_36_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_36_WIDTH  2
#define PMB_EDC_ITEM_BYTES_36_SHIFT  17
#define PMB_EDC_ITEM_BYTES_36_SIGNED 0

#define PMB_EDC_CLR_ABO_36_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_36_WIDTH     1
#define PMB_EDC_CLR_ABO_36_SHIFT     19
#define PMB_EDC_CLR_ABO_36_SIGNED    0

#define PMB_EDC_MODE_36_MASK         0x00E00000UL
#define PMB_EDC_MODE_36_WIDTH        3
#define PMB_EDC_MODE_36_SHIFT        21
#define PMB_EDC_MODE_36_SIGNED       0

/* Register EDC_PERIP_AGEN5_36 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_36     0x0494
#define ABS_PMB_EDC_PERIP_AGEN5_36 0xA5013494UL

#define PMB_EDC_N1_36_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_36_WIDTH        24
#define PMB_EDC_N1_36_SHIFT        0
#define PMB_EDC_N1_36_SIGNED       0

/* Register EDC_PERIP_AGEN6_36 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_36     0x0498
#define ABS_PMB_EDC_PERIP_AGEN6_36 0xA5013498UL

#define PMB_EDC_N2_36_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_36_WIDTH        24
#define PMB_EDC_N2_36_SHIFT        0
#define PMB_EDC_N2_36_SIGNED       0

/* Register EDC_PERIP_AGEN7_36 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_36      0x049C
#define ABS_PMB_EDC_PERIP_AGEN7_36  0xA501349CUL

#define PMB_EDC_LP0_36_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_36_WIDTH        16
#define PMB_EDC_LP0_36_SHIFT        0
#define PMB_EDC_LP0_36_SIGNED       0

#define PMB_EDC_LP1_36_MASK         0x003F0000UL
#define PMB_EDC_LP1_36_WIDTH        6
#define PMB_EDC_LP1_36_SHIFT        16
#define PMB_EDC_LP1_36_SIGNED       0

#define PMB_EDC_LINK_MODE_36_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_36_WIDTH  2
#define PMB_EDC_LINK_MODE_36_SHIFT  22
#define PMB_EDC_LINK_MODE_36_SIGNED 0

/* Register EDC_PERIP_BASIC0_37 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_37         0x04A0
#define ABS_PMB_EDC_PERIP_BASIC0_37     0xA50134A0UL

#define PMB_EDC_LATCHED_RESET_37_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_37_WIDTH  1
#define PMB_EDC_LATCHED_RESET_37_SHIFT  0
#define PMB_EDC_LATCHED_RESET_37_SIGNED 0

#define PMB_EDC_PULSED_RESET_37_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_37_WIDTH   1
#define PMB_EDC_PULSED_RESET_37_SHIFT   1
#define PMB_EDC_PULSED_RESET_37_SIGNED  0

#define PMB_EDC_PA_EXT_37_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_37_WIDTH         1
#define PMB_EDC_PA_EXT_37_SHIFT         2
#define PMB_EDC_PA_EXT_37_SIGNED        0

#define PMB_EDC_FINE_RATE_37_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_37_WIDTH      2
#define PMB_EDC_FINE_RATE_37_SHIFT      3
#define PMB_EDC_FINE_RATE_37_SIGNED     0

#define PMB_EDC_PER_BUS_37_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_37_WIDTH        1
#define PMB_EDC_PER_BUS_37_SHIFT        5
#define PMB_EDC_PER_BUS_37_SIGNED       0

#define PMB_EDC_TFR_MODE_37_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_37_WIDTH       3
#define PMB_EDC_TFR_MODE_37_SHIFT       6
#define PMB_EDC_TFR_MODE_37_SIGNED      0

#define PMB_EDC_EOP_MASK_37_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_37_WIDTH       1
#define PMB_EDC_EOP_MASK_37_SHIFT       9
#define PMB_EDC_EOP_MASK_37_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_37_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_37_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_37_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_37_SIGNED 0

#define PMB_EDC_EOP_MODE_37_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_37_WIDTH       2
#define PMB_EDC_EOP_MODE_37_SHIFT       11
#define PMB_EDC_EOP_MODE_37_SIGNED      0

#define PMB_EDC_DISCARD_OP_37_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_37_WIDTH     1
#define PMB_EDC_DISCARD_OP_37_SHIFT     13
#define PMB_EDC_DISCARD_OP_37_SIGNED    0

#define PMB_EDC_INCR_37_MASK            0x00004000UL
#define PMB_EDC_INCR_37_WIDTH           1
#define PMB_EDC_INCR_37_SHIFT           14
#define PMB_EDC_INCR_37_SIGNED          0

#define PMB_EDC_BITREV_37_MASK          0x00008000UL
#define PMB_EDC_BITREV_37_WIDTH         1
#define PMB_EDC_BITREV_37_SHIFT         15
#define PMB_EDC_BITREV_37_SIGNED        0

#define PMB_EDC_COARSE_RATE_37_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_37_WIDTH    3
#define PMB_EDC_COARSE_RATE_37_SHIFT    16
#define PMB_EDC_COARSE_RATE_37_SIGNED   0

#define PMB_EDC_PALIGN_37_MASK          0x00080000UL
#define PMB_EDC_PALIGN_37_WIDTH         1
#define PMB_EDC_PALIGN_37_SHIFT         19
#define PMB_EDC_PALIGN_37_SIGNED        0

#define PMB_EDC_PW_37_MASK              0x00300000UL
#define PMB_EDC_PW_37_WIDTH             2
#define PMB_EDC_PW_37_SHIFT             20
#define PMB_EDC_PW_37_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_37_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_37_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_37_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_37_SIGNED  0

#define PMB_EDC_MEM_BSWAP_37_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_37_WIDTH      1
#define PMB_EDC_MEM_BSWAP_37_SHIFT      23
#define PMB_EDC_MEM_BSWAP_37_SIGNED     0

/* Register EDC_PERIP_BASIC1_37 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_37     0x04A4
#define ABS_PMB_EDC_PERIP_BASIC1_37 0xA50134A4UL

#define PMB_EDC_ITEMS_37_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_37_WIDTH      16
#define PMB_EDC_ITEMS_37_SHIFT      0
#define PMB_EDC_ITEMS_37_SIGNED     0

#define PMB_EDC_TRANSFERS_37_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_37_WIDTH  8
#define PMB_EDC_TRANSFERS_37_SHIFT  16
#define PMB_EDC_TRANSFERS_37_SIGNED 0

/* Register EDC_PERIP_BASIC2_37 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_37     0x04A8
#define ABS_PMB_EDC_PERIP_BASIC2_37 0xA50134A8UL

#define PMB_EDC_PA_37_MASK          0x0000FFFFUL
#define PMB_EDC_PA_37_WIDTH         16
#define PMB_EDC_PA_37_SHIFT         0
#define PMB_EDC_PA_37_SIGNED        0

#define PMB_EDC_ECN_37_MASK         0x003F0000UL
#define PMB_EDC_ECN_37_WIDTH        6
#define PMB_EDC_ECN_37_SHIFT        16
#define PMB_EDC_ECN_37_SIGNED       0

/* Register EDC_PERIP_BASIC3_37 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_37     0x04AC
#define ABS_PMB_EDC_PERIP_BASIC3_37 0xA50134ACUL

#define PMB_EDC_MA_37_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_37_WIDTH         24
#define PMB_EDC_MA_37_SHIFT         0
#define PMB_EDC_MA_37_SIGNED        0

/* Register EDC_PERIP_AGEN4_37 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_37       0x04B0
#define ABS_PMB_EDC_PERIP_AGEN4_37   0xA50134B0UL

#define PMB_EDC_N0_37_MASK           0x0000FFFFUL
#define PMB_EDC_N0_37_WIDTH          16
#define PMB_EDC_N0_37_SHIFT          0
#define PMB_EDC_N0_37_SIGNED         0

#define PMB_EDC_BUS_BYTES_37_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_37_WIDTH   1
#define PMB_EDC_BUS_BYTES_37_SHIFT   16
#define PMB_EDC_BUS_BYTES_37_SIGNED  0

#define PMB_EDC_ITEM_BYTES_37_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_37_WIDTH  2
#define PMB_EDC_ITEM_BYTES_37_SHIFT  17
#define PMB_EDC_ITEM_BYTES_37_SIGNED 0

#define PMB_EDC_CLR_ABO_37_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_37_WIDTH     1
#define PMB_EDC_CLR_ABO_37_SHIFT     19
#define PMB_EDC_CLR_ABO_37_SIGNED    0

#define PMB_EDC_MODE_37_MASK         0x00E00000UL
#define PMB_EDC_MODE_37_WIDTH        3
#define PMB_EDC_MODE_37_SHIFT        21
#define PMB_EDC_MODE_37_SIGNED       0

/* Register EDC_PERIP_AGEN5_37 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_37     0x04B4
#define ABS_PMB_EDC_PERIP_AGEN5_37 0xA50134B4UL

#define PMB_EDC_N1_37_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_37_WIDTH        24
#define PMB_EDC_N1_37_SHIFT        0
#define PMB_EDC_N1_37_SIGNED       0

/* Register EDC_PERIP_AGEN6_37 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_37     0x04B8
#define ABS_PMB_EDC_PERIP_AGEN6_37 0xA50134B8UL

#define PMB_EDC_N2_37_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_37_WIDTH        24
#define PMB_EDC_N2_37_SHIFT        0
#define PMB_EDC_N2_37_SIGNED       0

/* Register EDC_PERIP_AGEN7_37 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_37      0x04BC
#define ABS_PMB_EDC_PERIP_AGEN7_37  0xA50134BCUL

#define PMB_EDC_LP0_37_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_37_WIDTH        16
#define PMB_EDC_LP0_37_SHIFT        0
#define PMB_EDC_LP0_37_SIGNED       0

#define PMB_EDC_LP1_37_MASK         0x003F0000UL
#define PMB_EDC_LP1_37_WIDTH        6
#define PMB_EDC_LP1_37_SHIFT        16
#define PMB_EDC_LP1_37_SIGNED       0

#define PMB_EDC_LINK_MODE_37_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_37_WIDTH  2
#define PMB_EDC_LINK_MODE_37_SHIFT  22
#define PMB_EDC_LINK_MODE_37_SIGNED 0

/* Register EDC_PERIP_BASIC0_38 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_38         0x04C0
#define ABS_PMB_EDC_PERIP_BASIC0_38     0xA50134C0UL

#define PMB_EDC_LATCHED_RESET_38_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_38_WIDTH  1
#define PMB_EDC_LATCHED_RESET_38_SHIFT  0
#define PMB_EDC_LATCHED_RESET_38_SIGNED 0

#define PMB_EDC_PULSED_RESET_38_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_38_WIDTH   1
#define PMB_EDC_PULSED_RESET_38_SHIFT   1
#define PMB_EDC_PULSED_RESET_38_SIGNED  0

#define PMB_EDC_PA_EXT_38_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_38_WIDTH         1
#define PMB_EDC_PA_EXT_38_SHIFT         2
#define PMB_EDC_PA_EXT_38_SIGNED        0

#define PMB_EDC_FINE_RATE_38_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_38_WIDTH      2
#define PMB_EDC_FINE_RATE_38_SHIFT      3
#define PMB_EDC_FINE_RATE_38_SIGNED     0

#define PMB_EDC_PER_BUS_38_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_38_WIDTH        1
#define PMB_EDC_PER_BUS_38_SHIFT        5
#define PMB_EDC_PER_BUS_38_SIGNED       0

#define PMB_EDC_TFR_MODE_38_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_38_WIDTH       3
#define PMB_EDC_TFR_MODE_38_SHIFT       6
#define PMB_EDC_TFR_MODE_38_SIGNED      0

#define PMB_EDC_EOP_MASK_38_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_38_WIDTH       1
#define PMB_EDC_EOP_MASK_38_SHIFT       9
#define PMB_EDC_EOP_MASK_38_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_38_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_38_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_38_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_38_SIGNED 0

#define PMB_EDC_EOP_MODE_38_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_38_WIDTH       2
#define PMB_EDC_EOP_MODE_38_SHIFT       11
#define PMB_EDC_EOP_MODE_38_SIGNED      0

#define PMB_EDC_DISCARD_OP_38_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_38_WIDTH     1
#define PMB_EDC_DISCARD_OP_38_SHIFT     13
#define PMB_EDC_DISCARD_OP_38_SIGNED    0

#define PMB_EDC_INCR_38_MASK            0x00004000UL
#define PMB_EDC_INCR_38_WIDTH           1
#define PMB_EDC_INCR_38_SHIFT           14
#define PMB_EDC_INCR_38_SIGNED          0

#define PMB_EDC_BITREV_38_MASK          0x00008000UL
#define PMB_EDC_BITREV_38_WIDTH         1
#define PMB_EDC_BITREV_38_SHIFT         15
#define PMB_EDC_BITREV_38_SIGNED        0

#define PMB_EDC_COARSE_RATE_38_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_38_WIDTH    3
#define PMB_EDC_COARSE_RATE_38_SHIFT    16
#define PMB_EDC_COARSE_RATE_38_SIGNED   0

#define PMB_EDC_PALIGN_38_MASK          0x00080000UL
#define PMB_EDC_PALIGN_38_WIDTH         1
#define PMB_EDC_PALIGN_38_SHIFT         19
#define PMB_EDC_PALIGN_38_SIGNED        0

#define PMB_EDC_PW_38_MASK              0x00300000UL
#define PMB_EDC_PW_38_WIDTH             2
#define PMB_EDC_PW_38_SHIFT             20
#define PMB_EDC_PW_38_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_38_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_38_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_38_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_38_SIGNED  0

#define PMB_EDC_MEM_BSWAP_38_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_38_WIDTH      1
#define PMB_EDC_MEM_BSWAP_38_SHIFT      23
#define PMB_EDC_MEM_BSWAP_38_SIGNED     0

/* Register EDC_PERIP_BASIC1_38 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_38     0x04C4
#define ABS_PMB_EDC_PERIP_BASIC1_38 0xA50134C4UL

#define PMB_EDC_ITEMS_38_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_38_WIDTH      16
#define PMB_EDC_ITEMS_38_SHIFT      0
#define PMB_EDC_ITEMS_38_SIGNED     0

#define PMB_EDC_TRANSFERS_38_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_38_WIDTH  8
#define PMB_EDC_TRANSFERS_38_SHIFT  16
#define PMB_EDC_TRANSFERS_38_SIGNED 0

/* Register EDC_PERIP_BASIC2_38 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_38     0x04C8
#define ABS_PMB_EDC_PERIP_BASIC2_38 0xA50134C8UL

#define PMB_EDC_PA_38_MASK          0x0000FFFFUL
#define PMB_EDC_PA_38_WIDTH         16
#define PMB_EDC_PA_38_SHIFT         0
#define PMB_EDC_PA_38_SIGNED        0

#define PMB_EDC_ECN_38_MASK         0x003F0000UL
#define PMB_EDC_ECN_38_WIDTH        6
#define PMB_EDC_ECN_38_SHIFT        16
#define PMB_EDC_ECN_38_SIGNED       0

/* Register EDC_PERIP_BASIC3_38 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_38     0x04CC
#define ABS_PMB_EDC_PERIP_BASIC3_38 0xA50134CCUL

#define PMB_EDC_MA_38_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_38_WIDTH         24
#define PMB_EDC_MA_38_SHIFT         0
#define PMB_EDC_MA_38_SIGNED        0

/* Register EDC_PERIP_AGEN4_38 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_38       0x04D0
#define ABS_PMB_EDC_PERIP_AGEN4_38   0xA50134D0UL

#define PMB_EDC_N0_38_MASK           0x0000FFFFUL
#define PMB_EDC_N0_38_WIDTH          16
#define PMB_EDC_N0_38_SHIFT          0
#define PMB_EDC_N0_38_SIGNED         0

#define PMB_EDC_BUS_BYTES_38_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_38_WIDTH   1
#define PMB_EDC_BUS_BYTES_38_SHIFT   16
#define PMB_EDC_BUS_BYTES_38_SIGNED  0

#define PMB_EDC_ITEM_BYTES_38_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_38_WIDTH  2
#define PMB_EDC_ITEM_BYTES_38_SHIFT  17
#define PMB_EDC_ITEM_BYTES_38_SIGNED 0

#define PMB_EDC_CLR_ABO_38_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_38_WIDTH     1
#define PMB_EDC_CLR_ABO_38_SHIFT     19
#define PMB_EDC_CLR_ABO_38_SIGNED    0

#define PMB_EDC_MODE_38_MASK         0x00E00000UL
#define PMB_EDC_MODE_38_WIDTH        3
#define PMB_EDC_MODE_38_SHIFT        21
#define PMB_EDC_MODE_38_SIGNED       0

/* Register EDC_PERIP_AGEN5_38 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_38     0x04D4
#define ABS_PMB_EDC_PERIP_AGEN5_38 0xA50134D4UL

#define PMB_EDC_N1_38_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_38_WIDTH        24
#define PMB_EDC_N1_38_SHIFT        0
#define PMB_EDC_N1_38_SIGNED       0

/* Register EDC_PERIP_AGEN6_38 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_38     0x04D8
#define ABS_PMB_EDC_PERIP_AGEN6_38 0xA50134D8UL

#define PMB_EDC_N2_38_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_38_WIDTH        24
#define PMB_EDC_N2_38_SHIFT        0
#define PMB_EDC_N2_38_SIGNED       0

/* Register EDC_PERIP_AGEN7_38 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_38      0x04DC
#define ABS_PMB_EDC_PERIP_AGEN7_38  0xA50134DCUL

#define PMB_EDC_LP0_38_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_38_WIDTH        16
#define PMB_EDC_LP0_38_SHIFT        0
#define PMB_EDC_LP0_38_SIGNED       0

#define PMB_EDC_LP1_38_MASK         0x003F0000UL
#define PMB_EDC_LP1_38_WIDTH        6
#define PMB_EDC_LP1_38_SHIFT        16
#define PMB_EDC_LP1_38_SIGNED       0

#define PMB_EDC_LINK_MODE_38_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_38_WIDTH  2
#define PMB_EDC_LINK_MODE_38_SHIFT  22
#define PMB_EDC_LINK_MODE_38_SIGNED 0

/* Register EDC_PERIP_BASIC0_39 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_39         0x04E0
#define ABS_PMB_EDC_PERIP_BASIC0_39     0xA50134E0UL

#define PMB_EDC_LATCHED_RESET_39_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_39_WIDTH  1
#define PMB_EDC_LATCHED_RESET_39_SHIFT  0
#define PMB_EDC_LATCHED_RESET_39_SIGNED 0

#define PMB_EDC_PULSED_RESET_39_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_39_WIDTH   1
#define PMB_EDC_PULSED_RESET_39_SHIFT   1
#define PMB_EDC_PULSED_RESET_39_SIGNED  0

#define PMB_EDC_PA_EXT_39_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_39_WIDTH         1
#define PMB_EDC_PA_EXT_39_SHIFT         2
#define PMB_EDC_PA_EXT_39_SIGNED        0

#define PMB_EDC_FINE_RATE_39_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_39_WIDTH      2
#define PMB_EDC_FINE_RATE_39_SHIFT      3
#define PMB_EDC_FINE_RATE_39_SIGNED     0

#define PMB_EDC_PER_BUS_39_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_39_WIDTH        1
#define PMB_EDC_PER_BUS_39_SHIFT        5
#define PMB_EDC_PER_BUS_39_SIGNED       0

#define PMB_EDC_TFR_MODE_39_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_39_WIDTH       3
#define PMB_EDC_TFR_MODE_39_SHIFT       6
#define PMB_EDC_TFR_MODE_39_SIGNED      0

#define PMB_EDC_EOP_MASK_39_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_39_WIDTH       1
#define PMB_EDC_EOP_MASK_39_SHIFT       9
#define PMB_EDC_EOP_MASK_39_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_39_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_39_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_39_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_39_SIGNED 0

#define PMB_EDC_EOP_MODE_39_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_39_WIDTH       2
#define PMB_EDC_EOP_MODE_39_SHIFT       11
#define PMB_EDC_EOP_MODE_39_SIGNED      0

#define PMB_EDC_DISCARD_OP_39_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_39_WIDTH     1
#define PMB_EDC_DISCARD_OP_39_SHIFT     13
#define PMB_EDC_DISCARD_OP_39_SIGNED    0

#define PMB_EDC_INCR_39_MASK            0x00004000UL
#define PMB_EDC_INCR_39_WIDTH           1
#define PMB_EDC_INCR_39_SHIFT           14
#define PMB_EDC_INCR_39_SIGNED          0

#define PMB_EDC_BITREV_39_MASK          0x00008000UL
#define PMB_EDC_BITREV_39_WIDTH         1
#define PMB_EDC_BITREV_39_SHIFT         15
#define PMB_EDC_BITREV_39_SIGNED        0

#define PMB_EDC_COARSE_RATE_39_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_39_WIDTH    3
#define PMB_EDC_COARSE_RATE_39_SHIFT    16
#define PMB_EDC_COARSE_RATE_39_SIGNED   0

#define PMB_EDC_PALIGN_39_MASK          0x00080000UL
#define PMB_EDC_PALIGN_39_WIDTH         1
#define PMB_EDC_PALIGN_39_SHIFT         19
#define PMB_EDC_PALIGN_39_SIGNED        0

#define PMB_EDC_PW_39_MASK              0x00300000UL
#define PMB_EDC_PW_39_WIDTH             2
#define PMB_EDC_PW_39_SHIFT             20
#define PMB_EDC_PW_39_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_39_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_39_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_39_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_39_SIGNED  0

#define PMB_EDC_MEM_BSWAP_39_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_39_WIDTH      1
#define PMB_EDC_MEM_BSWAP_39_SHIFT      23
#define PMB_EDC_MEM_BSWAP_39_SIGNED     0

/* Register EDC_PERIP_BASIC1_39 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_39     0x04E4
#define ABS_PMB_EDC_PERIP_BASIC1_39 0xA50134E4UL

#define PMB_EDC_ITEMS_39_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_39_WIDTH      16
#define PMB_EDC_ITEMS_39_SHIFT      0
#define PMB_EDC_ITEMS_39_SIGNED     0

#define PMB_EDC_TRANSFERS_39_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_39_WIDTH  8
#define PMB_EDC_TRANSFERS_39_SHIFT  16
#define PMB_EDC_TRANSFERS_39_SIGNED 0

/* Register EDC_PERIP_BASIC2_39 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_39     0x04E8
#define ABS_PMB_EDC_PERIP_BASIC2_39 0xA50134E8UL

#define PMB_EDC_PA_39_MASK          0x0000FFFFUL
#define PMB_EDC_PA_39_WIDTH         16
#define PMB_EDC_PA_39_SHIFT         0
#define PMB_EDC_PA_39_SIGNED        0

#define PMB_EDC_ECN_39_MASK         0x003F0000UL
#define PMB_EDC_ECN_39_WIDTH        6
#define PMB_EDC_ECN_39_SHIFT        16
#define PMB_EDC_ECN_39_SIGNED       0

/* Register EDC_PERIP_BASIC3_39 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_39     0x04EC
#define ABS_PMB_EDC_PERIP_BASIC3_39 0xA50134ECUL

#define PMB_EDC_MA_39_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_39_WIDTH         24
#define PMB_EDC_MA_39_SHIFT         0
#define PMB_EDC_MA_39_SIGNED        0

/* Register EDC_PERIP_AGEN4_39 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_39       0x04F0
#define ABS_PMB_EDC_PERIP_AGEN4_39   0xA50134F0UL

#define PMB_EDC_N0_39_MASK           0x0000FFFFUL
#define PMB_EDC_N0_39_WIDTH          16
#define PMB_EDC_N0_39_SHIFT          0
#define PMB_EDC_N0_39_SIGNED         0

#define PMB_EDC_BUS_BYTES_39_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_39_WIDTH   1
#define PMB_EDC_BUS_BYTES_39_SHIFT   16
#define PMB_EDC_BUS_BYTES_39_SIGNED  0

#define PMB_EDC_ITEM_BYTES_39_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_39_WIDTH  2
#define PMB_EDC_ITEM_BYTES_39_SHIFT  17
#define PMB_EDC_ITEM_BYTES_39_SIGNED 0

#define PMB_EDC_CLR_ABO_39_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_39_WIDTH     1
#define PMB_EDC_CLR_ABO_39_SHIFT     19
#define PMB_EDC_CLR_ABO_39_SIGNED    0

#define PMB_EDC_MODE_39_MASK         0x00E00000UL
#define PMB_EDC_MODE_39_WIDTH        3
#define PMB_EDC_MODE_39_SHIFT        21
#define PMB_EDC_MODE_39_SIGNED       0

/* Register EDC_PERIP_AGEN5_39 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_39     0x04F4
#define ABS_PMB_EDC_PERIP_AGEN5_39 0xA50134F4UL

#define PMB_EDC_N1_39_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_39_WIDTH        24
#define PMB_EDC_N1_39_SHIFT        0
#define PMB_EDC_N1_39_SIGNED       0

/* Register EDC_PERIP_AGEN6_39 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_39     0x04F8
#define ABS_PMB_EDC_PERIP_AGEN6_39 0xA50134F8UL

#define PMB_EDC_N2_39_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_39_WIDTH        24
#define PMB_EDC_N2_39_SHIFT        0
#define PMB_EDC_N2_39_SIGNED       0

/* Register EDC_PERIP_AGEN7_39 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_39      0x04FC
#define ABS_PMB_EDC_PERIP_AGEN7_39  0xA50134FCUL

#define PMB_EDC_LP0_39_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_39_WIDTH        16
#define PMB_EDC_LP0_39_SHIFT        0
#define PMB_EDC_LP0_39_SIGNED       0

#define PMB_EDC_LP1_39_MASK         0x003F0000UL
#define PMB_EDC_LP1_39_WIDTH        6
#define PMB_EDC_LP1_39_SHIFT        16
#define PMB_EDC_LP1_39_SIGNED       0

#define PMB_EDC_LINK_MODE_39_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_39_WIDTH  2
#define PMB_EDC_LINK_MODE_39_SHIFT  22
#define PMB_EDC_LINK_MODE_39_SIGNED 0

/* Register EDC_PERIP_BASIC0_40 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_40         0x0500
#define ABS_PMB_EDC_PERIP_BASIC0_40     0xA5013500UL

#define PMB_EDC_LATCHED_RESET_40_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_40_WIDTH  1
#define PMB_EDC_LATCHED_RESET_40_SHIFT  0
#define PMB_EDC_LATCHED_RESET_40_SIGNED 0

#define PMB_EDC_PULSED_RESET_40_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_40_WIDTH   1
#define PMB_EDC_PULSED_RESET_40_SHIFT   1
#define PMB_EDC_PULSED_RESET_40_SIGNED  0

#define PMB_EDC_PA_EXT_40_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_40_WIDTH         1
#define PMB_EDC_PA_EXT_40_SHIFT         2
#define PMB_EDC_PA_EXT_40_SIGNED        0

#define PMB_EDC_FINE_RATE_40_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_40_WIDTH      2
#define PMB_EDC_FINE_RATE_40_SHIFT      3
#define PMB_EDC_FINE_RATE_40_SIGNED     0

#define PMB_EDC_PER_BUS_40_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_40_WIDTH        1
#define PMB_EDC_PER_BUS_40_SHIFT        5
#define PMB_EDC_PER_BUS_40_SIGNED       0

#define PMB_EDC_TFR_MODE_40_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_40_WIDTH       3
#define PMB_EDC_TFR_MODE_40_SHIFT       6
#define PMB_EDC_TFR_MODE_40_SIGNED      0

#define PMB_EDC_EOP_MASK_40_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_40_WIDTH       1
#define PMB_EDC_EOP_MASK_40_SHIFT       9
#define PMB_EDC_EOP_MASK_40_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_40_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_40_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_40_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_40_SIGNED 0

#define PMB_EDC_EOP_MODE_40_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_40_WIDTH       2
#define PMB_EDC_EOP_MODE_40_SHIFT       11
#define PMB_EDC_EOP_MODE_40_SIGNED      0

#define PMB_EDC_DISCARD_OP_40_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_40_WIDTH     1
#define PMB_EDC_DISCARD_OP_40_SHIFT     13
#define PMB_EDC_DISCARD_OP_40_SIGNED    0

#define PMB_EDC_INCR_40_MASK            0x00004000UL
#define PMB_EDC_INCR_40_WIDTH           1
#define PMB_EDC_INCR_40_SHIFT           14
#define PMB_EDC_INCR_40_SIGNED          0

#define PMB_EDC_BITREV_40_MASK          0x00008000UL
#define PMB_EDC_BITREV_40_WIDTH         1
#define PMB_EDC_BITREV_40_SHIFT         15
#define PMB_EDC_BITREV_40_SIGNED        0

#define PMB_EDC_COARSE_RATE_40_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_40_WIDTH    3
#define PMB_EDC_COARSE_RATE_40_SHIFT    16
#define PMB_EDC_COARSE_RATE_40_SIGNED   0

#define PMB_EDC_PALIGN_40_MASK          0x00080000UL
#define PMB_EDC_PALIGN_40_WIDTH         1
#define PMB_EDC_PALIGN_40_SHIFT         19
#define PMB_EDC_PALIGN_40_SIGNED        0

#define PMB_EDC_PW_40_MASK              0x00300000UL
#define PMB_EDC_PW_40_WIDTH             2
#define PMB_EDC_PW_40_SHIFT             20
#define PMB_EDC_PW_40_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_40_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_40_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_40_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_40_SIGNED  0

#define PMB_EDC_MEM_BSWAP_40_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_40_WIDTH      1
#define PMB_EDC_MEM_BSWAP_40_SHIFT      23
#define PMB_EDC_MEM_BSWAP_40_SIGNED     0

/* Register EDC_PERIP_BASIC1_40 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_40     0x0504
#define ABS_PMB_EDC_PERIP_BASIC1_40 0xA5013504UL

#define PMB_EDC_ITEMS_40_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_40_WIDTH      16
#define PMB_EDC_ITEMS_40_SHIFT      0
#define PMB_EDC_ITEMS_40_SIGNED     0

#define PMB_EDC_TRANSFERS_40_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_40_WIDTH  8
#define PMB_EDC_TRANSFERS_40_SHIFT  16
#define PMB_EDC_TRANSFERS_40_SIGNED 0

/* Register EDC_PERIP_BASIC2_40 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_40     0x0508
#define ABS_PMB_EDC_PERIP_BASIC2_40 0xA5013508UL

#define PMB_EDC_PA_40_MASK          0x0000FFFFUL
#define PMB_EDC_PA_40_WIDTH         16
#define PMB_EDC_PA_40_SHIFT         0
#define PMB_EDC_PA_40_SIGNED        0

#define PMB_EDC_ECN_40_MASK         0x003F0000UL
#define PMB_EDC_ECN_40_WIDTH        6
#define PMB_EDC_ECN_40_SHIFT        16
#define PMB_EDC_ECN_40_SIGNED       0

/* Register EDC_PERIP_BASIC3_40 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_40     0x050C
#define ABS_PMB_EDC_PERIP_BASIC3_40 0xA501350CUL

#define PMB_EDC_MA_40_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_40_WIDTH         24
#define PMB_EDC_MA_40_SHIFT         0
#define PMB_EDC_MA_40_SIGNED        0

/* Register EDC_PERIP_AGEN4_40 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_40       0x0510
#define ABS_PMB_EDC_PERIP_AGEN4_40   0xA5013510UL

#define PMB_EDC_N0_40_MASK           0x0000FFFFUL
#define PMB_EDC_N0_40_WIDTH          16
#define PMB_EDC_N0_40_SHIFT          0
#define PMB_EDC_N0_40_SIGNED         0

#define PMB_EDC_BUS_BYTES_40_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_40_WIDTH   1
#define PMB_EDC_BUS_BYTES_40_SHIFT   16
#define PMB_EDC_BUS_BYTES_40_SIGNED  0

#define PMB_EDC_ITEM_BYTES_40_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_40_WIDTH  2
#define PMB_EDC_ITEM_BYTES_40_SHIFT  17
#define PMB_EDC_ITEM_BYTES_40_SIGNED 0

#define PMB_EDC_CLR_ABO_40_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_40_WIDTH     1
#define PMB_EDC_CLR_ABO_40_SHIFT     19
#define PMB_EDC_CLR_ABO_40_SIGNED    0

#define PMB_EDC_MODE_40_MASK         0x00E00000UL
#define PMB_EDC_MODE_40_WIDTH        3
#define PMB_EDC_MODE_40_SHIFT        21
#define PMB_EDC_MODE_40_SIGNED       0

/* Register EDC_PERIP_AGEN5_40 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_40     0x0514
#define ABS_PMB_EDC_PERIP_AGEN5_40 0xA5013514UL

#define PMB_EDC_N1_40_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_40_WIDTH        24
#define PMB_EDC_N1_40_SHIFT        0
#define PMB_EDC_N1_40_SIGNED       0

/* Register EDC_PERIP_AGEN6_40 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_40     0x0518
#define ABS_PMB_EDC_PERIP_AGEN6_40 0xA5013518UL

#define PMB_EDC_N2_40_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_40_WIDTH        24
#define PMB_EDC_N2_40_SHIFT        0
#define PMB_EDC_N2_40_SIGNED       0

/* Register EDC_PERIP_AGEN7_40 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_40      0x051C
#define ABS_PMB_EDC_PERIP_AGEN7_40  0xA501351CUL

#define PMB_EDC_LP0_40_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_40_WIDTH        16
#define PMB_EDC_LP0_40_SHIFT        0
#define PMB_EDC_LP0_40_SIGNED       0

#define PMB_EDC_LP1_40_MASK         0x003F0000UL
#define PMB_EDC_LP1_40_WIDTH        6
#define PMB_EDC_LP1_40_SHIFT        16
#define PMB_EDC_LP1_40_SIGNED       0

#define PMB_EDC_LINK_MODE_40_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_40_WIDTH  2
#define PMB_EDC_LINK_MODE_40_SHIFT  22
#define PMB_EDC_LINK_MODE_40_SIGNED 0

/* Register EDC_PERIP_BASIC0_41 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_41         0x0520
#define ABS_PMB_EDC_PERIP_BASIC0_41     0xA5013520UL

#define PMB_EDC_LATCHED_RESET_41_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_41_WIDTH  1
#define PMB_EDC_LATCHED_RESET_41_SHIFT  0
#define PMB_EDC_LATCHED_RESET_41_SIGNED 0

#define PMB_EDC_PULSED_RESET_41_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_41_WIDTH   1
#define PMB_EDC_PULSED_RESET_41_SHIFT   1
#define PMB_EDC_PULSED_RESET_41_SIGNED  0

#define PMB_EDC_PA_EXT_41_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_41_WIDTH         1
#define PMB_EDC_PA_EXT_41_SHIFT         2
#define PMB_EDC_PA_EXT_41_SIGNED        0

#define PMB_EDC_FINE_RATE_41_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_41_WIDTH      2
#define PMB_EDC_FINE_RATE_41_SHIFT      3
#define PMB_EDC_FINE_RATE_41_SIGNED     0

#define PMB_EDC_PER_BUS_41_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_41_WIDTH        1
#define PMB_EDC_PER_BUS_41_SHIFT        5
#define PMB_EDC_PER_BUS_41_SIGNED       0

#define PMB_EDC_TFR_MODE_41_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_41_WIDTH       3
#define PMB_EDC_TFR_MODE_41_SHIFT       6
#define PMB_EDC_TFR_MODE_41_SIGNED      0

#define PMB_EDC_EOP_MASK_41_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_41_WIDTH       1
#define PMB_EDC_EOP_MASK_41_SHIFT       9
#define PMB_EDC_EOP_MASK_41_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_41_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_41_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_41_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_41_SIGNED 0

#define PMB_EDC_EOP_MODE_41_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_41_WIDTH       2
#define PMB_EDC_EOP_MODE_41_SHIFT       11
#define PMB_EDC_EOP_MODE_41_SIGNED      0

#define PMB_EDC_DISCARD_OP_41_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_41_WIDTH     1
#define PMB_EDC_DISCARD_OP_41_SHIFT     13
#define PMB_EDC_DISCARD_OP_41_SIGNED    0

#define PMB_EDC_INCR_41_MASK            0x00004000UL
#define PMB_EDC_INCR_41_WIDTH           1
#define PMB_EDC_INCR_41_SHIFT           14
#define PMB_EDC_INCR_41_SIGNED          0

#define PMB_EDC_BITREV_41_MASK          0x00008000UL
#define PMB_EDC_BITREV_41_WIDTH         1
#define PMB_EDC_BITREV_41_SHIFT         15
#define PMB_EDC_BITREV_41_SIGNED        0

#define PMB_EDC_COARSE_RATE_41_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_41_WIDTH    3
#define PMB_EDC_COARSE_RATE_41_SHIFT    16
#define PMB_EDC_COARSE_RATE_41_SIGNED   0

#define PMB_EDC_PALIGN_41_MASK          0x00080000UL
#define PMB_EDC_PALIGN_41_WIDTH         1
#define PMB_EDC_PALIGN_41_SHIFT         19
#define PMB_EDC_PALIGN_41_SIGNED        0

#define PMB_EDC_PW_41_MASK              0x00300000UL
#define PMB_EDC_PW_41_WIDTH             2
#define PMB_EDC_PW_41_SHIFT             20
#define PMB_EDC_PW_41_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_41_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_41_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_41_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_41_SIGNED  0

#define PMB_EDC_MEM_BSWAP_41_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_41_WIDTH      1
#define PMB_EDC_MEM_BSWAP_41_SHIFT      23
#define PMB_EDC_MEM_BSWAP_41_SIGNED     0

/* Register EDC_PERIP_BASIC1_41 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_41     0x0524
#define ABS_PMB_EDC_PERIP_BASIC1_41 0xA5013524UL

#define PMB_EDC_ITEMS_41_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_41_WIDTH      16
#define PMB_EDC_ITEMS_41_SHIFT      0
#define PMB_EDC_ITEMS_41_SIGNED     0

#define PMB_EDC_TRANSFERS_41_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_41_WIDTH  8
#define PMB_EDC_TRANSFERS_41_SHIFT  16
#define PMB_EDC_TRANSFERS_41_SIGNED 0

/* Register EDC_PERIP_BASIC2_41 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_41     0x0528
#define ABS_PMB_EDC_PERIP_BASIC2_41 0xA5013528UL

#define PMB_EDC_PA_41_MASK          0x0000FFFFUL
#define PMB_EDC_PA_41_WIDTH         16
#define PMB_EDC_PA_41_SHIFT         0
#define PMB_EDC_PA_41_SIGNED        0

#define PMB_EDC_ECN_41_MASK         0x003F0000UL
#define PMB_EDC_ECN_41_WIDTH        6
#define PMB_EDC_ECN_41_SHIFT        16
#define PMB_EDC_ECN_41_SIGNED       0

/* Register EDC_PERIP_BASIC3_41 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_41     0x052C
#define ABS_PMB_EDC_PERIP_BASIC3_41 0xA501352CUL

#define PMB_EDC_MA_41_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_41_WIDTH         24
#define PMB_EDC_MA_41_SHIFT         0
#define PMB_EDC_MA_41_SIGNED        0

/* Register EDC_PERIP_AGEN4_41 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_41       0x0530
#define ABS_PMB_EDC_PERIP_AGEN4_41   0xA5013530UL

#define PMB_EDC_N0_41_MASK           0x0000FFFFUL
#define PMB_EDC_N0_41_WIDTH          16
#define PMB_EDC_N0_41_SHIFT          0
#define PMB_EDC_N0_41_SIGNED         0

#define PMB_EDC_BUS_BYTES_41_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_41_WIDTH   1
#define PMB_EDC_BUS_BYTES_41_SHIFT   16
#define PMB_EDC_BUS_BYTES_41_SIGNED  0

#define PMB_EDC_ITEM_BYTES_41_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_41_WIDTH  2
#define PMB_EDC_ITEM_BYTES_41_SHIFT  17
#define PMB_EDC_ITEM_BYTES_41_SIGNED 0

#define PMB_EDC_CLR_ABO_41_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_41_WIDTH     1
#define PMB_EDC_CLR_ABO_41_SHIFT     19
#define PMB_EDC_CLR_ABO_41_SIGNED    0

#define PMB_EDC_MODE_41_MASK         0x00E00000UL
#define PMB_EDC_MODE_41_WIDTH        3
#define PMB_EDC_MODE_41_SHIFT        21
#define PMB_EDC_MODE_41_SIGNED       0

/* Register EDC_PERIP_AGEN5_41 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_41     0x0534
#define ABS_PMB_EDC_PERIP_AGEN5_41 0xA5013534UL

#define PMB_EDC_N1_41_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_41_WIDTH        24
#define PMB_EDC_N1_41_SHIFT        0
#define PMB_EDC_N1_41_SIGNED       0

/* Register EDC_PERIP_AGEN6_41 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_41     0x0538
#define ABS_PMB_EDC_PERIP_AGEN6_41 0xA5013538UL

#define PMB_EDC_N2_41_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_41_WIDTH        24
#define PMB_EDC_N2_41_SHIFT        0
#define PMB_EDC_N2_41_SIGNED       0

/* Register EDC_PERIP_AGEN7_41 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_41      0x053C
#define ABS_PMB_EDC_PERIP_AGEN7_41  0xA501353CUL

#define PMB_EDC_LP0_41_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_41_WIDTH        16
#define PMB_EDC_LP0_41_SHIFT        0
#define PMB_EDC_LP0_41_SIGNED       0

#define PMB_EDC_LP1_41_MASK         0x003F0000UL
#define PMB_EDC_LP1_41_WIDTH        6
#define PMB_EDC_LP1_41_SHIFT        16
#define PMB_EDC_LP1_41_SIGNED       0

#define PMB_EDC_LINK_MODE_41_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_41_WIDTH  2
#define PMB_EDC_LINK_MODE_41_SHIFT  22
#define PMB_EDC_LINK_MODE_41_SIGNED 0

/* Register EDC_PERIP_BASIC0_42 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_42         0x0540
#define ABS_PMB_EDC_PERIP_BASIC0_42     0xA5013540UL

#define PMB_EDC_LATCHED_RESET_42_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_42_WIDTH  1
#define PMB_EDC_LATCHED_RESET_42_SHIFT  0
#define PMB_EDC_LATCHED_RESET_42_SIGNED 0

#define PMB_EDC_PULSED_RESET_42_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_42_WIDTH   1
#define PMB_EDC_PULSED_RESET_42_SHIFT   1
#define PMB_EDC_PULSED_RESET_42_SIGNED  0

#define PMB_EDC_PA_EXT_42_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_42_WIDTH         1
#define PMB_EDC_PA_EXT_42_SHIFT         2
#define PMB_EDC_PA_EXT_42_SIGNED        0

#define PMB_EDC_FINE_RATE_42_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_42_WIDTH      2
#define PMB_EDC_FINE_RATE_42_SHIFT      3
#define PMB_EDC_FINE_RATE_42_SIGNED     0

#define PMB_EDC_PER_BUS_42_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_42_WIDTH        1
#define PMB_EDC_PER_BUS_42_SHIFT        5
#define PMB_EDC_PER_BUS_42_SIGNED       0

#define PMB_EDC_TFR_MODE_42_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_42_WIDTH       3
#define PMB_EDC_TFR_MODE_42_SHIFT       6
#define PMB_EDC_TFR_MODE_42_SIGNED      0

#define PMB_EDC_EOP_MASK_42_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_42_WIDTH       1
#define PMB_EDC_EOP_MASK_42_SHIFT       9
#define PMB_EDC_EOP_MASK_42_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_42_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_42_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_42_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_42_SIGNED 0

#define PMB_EDC_EOP_MODE_42_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_42_WIDTH       2
#define PMB_EDC_EOP_MODE_42_SHIFT       11
#define PMB_EDC_EOP_MODE_42_SIGNED      0

#define PMB_EDC_DISCARD_OP_42_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_42_WIDTH     1
#define PMB_EDC_DISCARD_OP_42_SHIFT     13
#define PMB_EDC_DISCARD_OP_42_SIGNED    0

#define PMB_EDC_INCR_42_MASK            0x00004000UL
#define PMB_EDC_INCR_42_WIDTH           1
#define PMB_EDC_INCR_42_SHIFT           14
#define PMB_EDC_INCR_42_SIGNED          0

#define PMB_EDC_BITREV_42_MASK          0x00008000UL
#define PMB_EDC_BITREV_42_WIDTH         1
#define PMB_EDC_BITREV_42_SHIFT         15
#define PMB_EDC_BITREV_42_SIGNED        0

#define PMB_EDC_COARSE_RATE_42_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_42_WIDTH    3
#define PMB_EDC_COARSE_RATE_42_SHIFT    16
#define PMB_EDC_COARSE_RATE_42_SIGNED   0

#define PMB_EDC_PALIGN_42_MASK          0x00080000UL
#define PMB_EDC_PALIGN_42_WIDTH         1
#define PMB_EDC_PALIGN_42_SHIFT         19
#define PMB_EDC_PALIGN_42_SIGNED        0

#define PMB_EDC_PW_42_MASK              0x00300000UL
#define PMB_EDC_PW_42_WIDTH             2
#define PMB_EDC_PW_42_SHIFT             20
#define PMB_EDC_PW_42_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_42_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_42_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_42_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_42_SIGNED  0

#define PMB_EDC_MEM_BSWAP_42_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_42_WIDTH      1
#define PMB_EDC_MEM_BSWAP_42_SHIFT      23
#define PMB_EDC_MEM_BSWAP_42_SIGNED     0

/* Register EDC_PERIP_BASIC1_42 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_42     0x0544
#define ABS_PMB_EDC_PERIP_BASIC1_42 0xA5013544UL

#define PMB_EDC_ITEMS_42_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_42_WIDTH      16
#define PMB_EDC_ITEMS_42_SHIFT      0
#define PMB_EDC_ITEMS_42_SIGNED     0

#define PMB_EDC_TRANSFERS_42_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_42_WIDTH  8
#define PMB_EDC_TRANSFERS_42_SHIFT  16
#define PMB_EDC_TRANSFERS_42_SIGNED 0

/* Register EDC_PERIP_BASIC2_42 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_42     0x0548
#define ABS_PMB_EDC_PERIP_BASIC2_42 0xA5013548UL

#define PMB_EDC_PA_42_MASK          0x0000FFFFUL
#define PMB_EDC_PA_42_WIDTH         16
#define PMB_EDC_PA_42_SHIFT         0
#define PMB_EDC_PA_42_SIGNED        0

#define PMB_EDC_ECN_42_MASK         0x003F0000UL
#define PMB_EDC_ECN_42_WIDTH        6
#define PMB_EDC_ECN_42_SHIFT        16
#define PMB_EDC_ECN_42_SIGNED       0

/* Register EDC_PERIP_BASIC3_42 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_42     0x054C
#define ABS_PMB_EDC_PERIP_BASIC3_42 0xA501354CUL

#define PMB_EDC_MA_42_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_42_WIDTH         24
#define PMB_EDC_MA_42_SHIFT         0
#define PMB_EDC_MA_42_SIGNED        0

/* Register EDC_PERIP_AGEN4_42 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_42       0x0550
#define ABS_PMB_EDC_PERIP_AGEN4_42   0xA5013550UL

#define PMB_EDC_N0_42_MASK           0x0000FFFFUL
#define PMB_EDC_N0_42_WIDTH          16
#define PMB_EDC_N0_42_SHIFT          0
#define PMB_EDC_N0_42_SIGNED         0

#define PMB_EDC_BUS_BYTES_42_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_42_WIDTH   1
#define PMB_EDC_BUS_BYTES_42_SHIFT   16
#define PMB_EDC_BUS_BYTES_42_SIGNED  0

#define PMB_EDC_ITEM_BYTES_42_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_42_WIDTH  2
#define PMB_EDC_ITEM_BYTES_42_SHIFT  17
#define PMB_EDC_ITEM_BYTES_42_SIGNED 0

#define PMB_EDC_CLR_ABO_42_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_42_WIDTH     1
#define PMB_EDC_CLR_ABO_42_SHIFT     19
#define PMB_EDC_CLR_ABO_42_SIGNED    0

#define PMB_EDC_MODE_42_MASK         0x00E00000UL
#define PMB_EDC_MODE_42_WIDTH        3
#define PMB_EDC_MODE_42_SHIFT        21
#define PMB_EDC_MODE_42_SIGNED       0

/* Register EDC_PERIP_AGEN5_42 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_42     0x0554
#define ABS_PMB_EDC_PERIP_AGEN5_42 0xA5013554UL

#define PMB_EDC_N1_42_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_42_WIDTH        24
#define PMB_EDC_N1_42_SHIFT        0
#define PMB_EDC_N1_42_SIGNED       0

/* Register EDC_PERIP_AGEN6_42 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_42     0x0558
#define ABS_PMB_EDC_PERIP_AGEN6_42 0xA5013558UL

#define PMB_EDC_N2_42_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_42_WIDTH        24
#define PMB_EDC_N2_42_SHIFT        0
#define PMB_EDC_N2_42_SIGNED       0

/* Register EDC_PERIP_AGEN7_42 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_42      0x055C
#define ABS_PMB_EDC_PERIP_AGEN7_42  0xA501355CUL

#define PMB_EDC_LP0_42_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_42_WIDTH        16
#define PMB_EDC_LP0_42_SHIFT        0
#define PMB_EDC_LP0_42_SIGNED       0

#define PMB_EDC_LP1_42_MASK         0x003F0000UL
#define PMB_EDC_LP1_42_WIDTH        6
#define PMB_EDC_LP1_42_SHIFT        16
#define PMB_EDC_LP1_42_SIGNED       0

#define PMB_EDC_LINK_MODE_42_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_42_WIDTH  2
#define PMB_EDC_LINK_MODE_42_SHIFT  22
#define PMB_EDC_LINK_MODE_42_SIGNED 0

/* Register EDC_PERIP_BASIC0_43 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_43         0x0560
#define ABS_PMB_EDC_PERIP_BASIC0_43     0xA5013560UL

#define PMB_EDC_LATCHED_RESET_43_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_43_WIDTH  1
#define PMB_EDC_LATCHED_RESET_43_SHIFT  0
#define PMB_EDC_LATCHED_RESET_43_SIGNED 0

#define PMB_EDC_PULSED_RESET_43_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_43_WIDTH   1
#define PMB_EDC_PULSED_RESET_43_SHIFT   1
#define PMB_EDC_PULSED_RESET_43_SIGNED  0

#define PMB_EDC_PA_EXT_43_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_43_WIDTH         1
#define PMB_EDC_PA_EXT_43_SHIFT         2
#define PMB_EDC_PA_EXT_43_SIGNED        0

#define PMB_EDC_FINE_RATE_43_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_43_WIDTH      2
#define PMB_EDC_FINE_RATE_43_SHIFT      3
#define PMB_EDC_FINE_RATE_43_SIGNED     0

#define PMB_EDC_PER_BUS_43_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_43_WIDTH        1
#define PMB_EDC_PER_BUS_43_SHIFT        5
#define PMB_EDC_PER_BUS_43_SIGNED       0

#define PMB_EDC_TFR_MODE_43_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_43_WIDTH       3
#define PMB_EDC_TFR_MODE_43_SHIFT       6
#define PMB_EDC_TFR_MODE_43_SIGNED      0

#define PMB_EDC_EOP_MASK_43_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_43_WIDTH       1
#define PMB_EDC_EOP_MASK_43_SHIFT       9
#define PMB_EDC_EOP_MASK_43_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_43_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_43_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_43_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_43_SIGNED 0

#define PMB_EDC_EOP_MODE_43_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_43_WIDTH       2
#define PMB_EDC_EOP_MODE_43_SHIFT       11
#define PMB_EDC_EOP_MODE_43_SIGNED      0

#define PMB_EDC_DISCARD_OP_43_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_43_WIDTH     1
#define PMB_EDC_DISCARD_OP_43_SHIFT     13
#define PMB_EDC_DISCARD_OP_43_SIGNED    0

#define PMB_EDC_INCR_43_MASK            0x00004000UL
#define PMB_EDC_INCR_43_WIDTH           1
#define PMB_EDC_INCR_43_SHIFT           14
#define PMB_EDC_INCR_43_SIGNED          0

#define PMB_EDC_BITREV_43_MASK          0x00008000UL
#define PMB_EDC_BITREV_43_WIDTH         1
#define PMB_EDC_BITREV_43_SHIFT         15
#define PMB_EDC_BITREV_43_SIGNED        0

#define PMB_EDC_COARSE_RATE_43_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_43_WIDTH    3
#define PMB_EDC_COARSE_RATE_43_SHIFT    16
#define PMB_EDC_COARSE_RATE_43_SIGNED   0

#define PMB_EDC_PALIGN_43_MASK          0x00080000UL
#define PMB_EDC_PALIGN_43_WIDTH         1
#define PMB_EDC_PALIGN_43_SHIFT         19
#define PMB_EDC_PALIGN_43_SIGNED        0

#define PMB_EDC_PW_43_MASK              0x00300000UL
#define PMB_EDC_PW_43_WIDTH             2
#define PMB_EDC_PW_43_SHIFT             20
#define PMB_EDC_PW_43_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_43_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_43_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_43_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_43_SIGNED  0

#define PMB_EDC_MEM_BSWAP_43_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_43_WIDTH      1
#define PMB_EDC_MEM_BSWAP_43_SHIFT      23
#define PMB_EDC_MEM_BSWAP_43_SIGNED     0

/* Register EDC_PERIP_BASIC1_43 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_43     0x0564
#define ABS_PMB_EDC_PERIP_BASIC1_43 0xA5013564UL

#define PMB_EDC_ITEMS_43_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_43_WIDTH      16
#define PMB_EDC_ITEMS_43_SHIFT      0
#define PMB_EDC_ITEMS_43_SIGNED     0

#define PMB_EDC_TRANSFERS_43_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_43_WIDTH  8
#define PMB_EDC_TRANSFERS_43_SHIFT  16
#define PMB_EDC_TRANSFERS_43_SIGNED 0

/* Register EDC_PERIP_BASIC2_43 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_43     0x0568
#define ABS_PMB_EDC_PERIP_BASIC2_43 0xA5013568UL

#define PMB_EDC_PA_43_MASK          0x0000FFFFUL
#define PMB_EDC_PA_43_WIDTH         16
#define PMB_EDC_PA_43_SHIFT         0
#define PMB_EDC_PA_43_SIGNED        0

#define PMB_EDC_ECN_43_MASK         0x003F0000UL
#define PMB_EDC_ECN_43_WIDTH        6
#define PMB_EDC_ECN_43_SHIFT        16
#define PMB_EDC_ECN_43_SIGNED       0

/* Register EDC_PERIP_BASIC3_43 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_43     0x056C
#define ABS_PMB_EDC_PERIP_BASIC3_43 0xA501356CUL

#define PMB_EDC_MA_43_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_43_WIDTH         24
#define PMB_EDC_MA_43_SHIFT         0
#define PMB_EDC_MA_43_SIGNED        0

/* Register EDC_PERIP_AGEN4_43 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_43       0x0570
#define ABS_PMB_EDC_PERIP_AGEN4_43   0xA5013570UL

#define PMB_EDC_N0_43_MASK           0x0000FFFFUL
#define PMB_EDC_N0_43_WIDTH          16
#define PMB_EDC_N0_43_SHIFT          0
#define PMB_EDC_N0_43_SIGNED         0

#define PMB_EDC_BUS_BYTES_43_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_43_WIDTH   1
#define PMB_EDC_BUS_BYTES_43_SHIFT   16
#define PMB_EDC_BUS_BYTES_43_SIGNED  0

#define PMB_EDC_ITEM_BYTES_43_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_43_WIDTH  2
#define PMB_EDC_ITEM_BYTES_43_SHIFT  17
#define PMB_EDC_ITEM_BYTES_43_SIGNED 0

#define PMB_EDC_CLR_ABO_43_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_43_WIDTH     1
#define PMB_EDC_CLR_ABO_43_SHIFT     19
#define PMB_EDC_CLR_ABO_43_SIGNED    0

#define PMB_EDC_MODE_43_MASK         0x00E00000UL
#define PMB_EDC_MODE_43_WIDTH        3
#define PMB_EDC_MODE_43_SHIFT        21
#define PMB_EDC_MODE_43_SIGNED       0

/* Register EDC_PERIP_AGEN5_43 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_43     0x0574
#define ABS_PMB_EDC_PERIP_AGEN5_43 0xA5013574UL

#define PMB_EDC_N1_43_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_43_WIDTH        24
#define PMB_EDC_N1_43_SHIFT        0
#define PMB_EDC_N1_43_SIGNED       0

/* Register EDC_PERIP_AGEN6_43 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_43     0x0578
#define ABS_PMB_EDC_PERIP_AGEN6_43 0xA5013578UL

#define PMB_EDC_N2_43_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_43_WIDTH        24
#define PMB_EDC_N2_43_SHIFT        0
#define PMB_EDC_N2_43_SIGNED       0

/* Register EDC_PERIP_AGEN7_43 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_43      0x057C
#define ABS_PMB_EDC_PERIP_AGEN7_43  0xA501357CUL

#define PMB_EDC_LP0_43_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_43_WIDTH        16
#define PMB_EDC_LP0_43_SHIFT        0
#define PMB_EDC_LP0_43_SIGNED       0

#define PMB_EDC_LP1_43_MASK         0x003F0000UL
#define PMB_EDC_LP1_43_WIDTH        6
#define PMB_EDC_LP1_43_SHIFT        16
#define PMB_EDC_LP1_43_SIGNED       0

#define PMB_EDC_LINK_MODE_43_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_43_WIDTH  2
#define PMB_EDC_LINK_MODE_43_SHIFT  22
#define PMB_EDC_LINK_MODE_43_SIGNED 0

/* Register EDC_PERIP_BASIC0_44 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_44         0x0580
#define ABS_PMB_EDC_PERIP_BASIC0_44     0xA5013580UL

#define PMB_EDC_LATCHED_RESET_44_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_44_WIDTH  1
#define PMB_EDC_LATCHED_RESET_44_SHIFT  0
#define PMB_EDC_LATCHED_RESET_44_SIGNED 0

#define PMB_EDC_PULSED_RESET_44_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_44_WIDTH   1
#define PMB_EDC_PULSED_RESET_44_SHIFT   1
#define PMB_EDC_PULSED_RESET_44_SIGNED  0

#define PMB_EDC_PA_EXT_44_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_44_WIDTH         1
#define PMB_EDC_PA_EXT_44_SHIFT         2
#define PMB_EDC_PA_EXT_44_SIGNED        0

#define PMB_EDC_FINE_RATE_44_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_44_WIDTH      2
#define PMB_EDC_FINE_RATE_44_SHIFT      3
#define PMB_EDC_FINE_RATE_44_SIGNED     0

#define PMB_EDC_PER_BUS_44_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_44_WIDTH        1
#define PMB_EDC_PER_BUS_44_SHIFT        5
#define PMB_EDC_PER_BUS_44_SIGNED       0

#define PMB_EDC_TFR_MODE_44_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_44_WIDTH       3
#define PMB_EDC_TFR_MODE_44_SHIFT       6
#define PMB_EDC_TFR_MODE_44_SIGNED      0

#define PMB_EDC_EOP_MASK_44_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_44_WIDTH       1
#define PMB_EDC_EOP_MASK_44_SHIFT       9
#define PMB_EDC_EOP_MASK_44_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_44_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_44_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_44_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_44_SIGNED 0

#define PMB_EDC_EOP_MODE_44_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_44_WIDTH       2
#define PMB_EDC_EOP_MODE_44_SHIFT       11
#define PMB_EDC_EOP_MODE_44_SIGNED      0

#define PMB_EDC_DISCARD_OP_44_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_44_WIDTH     1
#define PMB_EDC_DISCARD_OP_44_SHIFT     13
#define PMB_EDC_DISCARD_OP_44_SIGNED    0

#define PMB_EDC_INCR_44_MASK            0x00004000UL
#define PMB_EDC_INCR_44_WIDTH           1
#define PMB_EDC_INCR_44_SHIFT           14
#define PMB_EDC_INCR_44_SIGNED          0

#define PMB_EDC_BITREV_44_MASK          0x00008000UL
#define PMB_EDC_BITREV_44_WIDTH         1
#define PMB_EDC_BITREV_44_SHIFT         15
#define PMB_EDC_BITREV_44_SIGNED        0

#define PMB_EDC_COARSE_RATE_44_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_44_WIDTH    3
#define PMB_EDC_COARSE_RATE_44_SHIFT    16
#define PMB_EDC_COARSE_RATE_44_SIGNED   0

#define PMB_EDC_PALIGN_44_MASK          0x00080000UL
#define PMB_EDC_PALIGN_44_WIDTH         1
#define PMB_EDC_PALIGN_44_SHIFT         19
#define PMB_EDC_PALIGN_44_SIGNED        0

#define PMB_EDC_PW_44_MASK              0x00300000UL
#define PMB_EDC_PW_44_WIDTH             2
#define PMB_EDC_PW_44_SHIFT             20
#define PMB_EDC_PW_44_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_44_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_44_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_44_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_44_SIGNED  0

#define PMB_EDC_MEM_BSWAP_44_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_44_WIDTH      1
#define PMB_EDC_MEM_BSWAP_44_SHIFT      23
#define PMB_EDC_MEM_BSWAP_44_SIGNED     0

/* Register EDC_PERIP_BASIC1_44 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_44     0x0584
#define ABS_PMB_EDC_PERIP_BASIC1_44 0xA5013584UL

#define PMB_EDC_ITEMS_44_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_44_WIDTH      16
#define PMB_EDC_ITEMS_44_SHIFT      0
#define PMB_EDC_ITEMS_44_SIGNED     0

#define PMB_EDC_TRANSFERS_44_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_44_WIDTH  8
#define PMB_EDC_TRANSFERS_44_SHIFT  16
#define PMB_EDC_TRANSFERS_44_SIGNED 0

/* Register EDC_PERIP_BASIC2_44 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_44     0x0588
#define ABS_PMB_EDC_PERIP_BASIC2_44 0xA5013588UL

#define PMB_EDC_PA_44_MASK          0x0000FFFFUL
#define PMB_EDC_PA_44_WIDTH         16
#define PMB_EDC_PA_44_SHIFT         0
#define PMB_EDC_PA_44_SIGNED        0

#define PMB_EDC_ECN_44_MASK         0x003F0000UL
#define PMB_EDC_ECN_44_WIDTH        6
#define PMB_EDC_ECN_44_SHIFT        16
#define PMB_EDC_ECN_44_SIGNED       0

/* Register EDC_PERIP_BASIC3_44 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_44     0x058C
#define ABS_PMB_EDC_PERIP_BASIC3_44 0xA501358CUL

#define PMB_EDC_MA_44_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_44_WIDTH         24
#define PMB_EDC_MA_44_SHIFT         0
#define PMB_EDC_MA_44_SIGNED        0

/* Register EDC_PERIP_AGEN4_44 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_44       0x0590
#define ABS_PMB_EDC_PERIP_AGEN4_44   0xA5013590UL

#define PMB_EDC_N0_44_MASK           0x0000FFFFUL
#define PMB_EDC_N0_44_WIDTH          16
#define PMB_EDC_N0_44_SHIFT          0
#define PMB_EDC_N0_44_SIGNED         0

#define PMB_EDC_BUS_BYTES_44_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_44_WIDTH   1
#define PMB_EDC_BUS_BYTES_44_SHIFT   16
#define PMB_EDC_BUS_BYTES_44_SIGNED  0

#define PMB_EDC_ITEM_BYTES_44_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_44_WIDTH  2
#define PMB_EDC_ITEM_BYTES_44_SHIFT  17
#define PMB_EDC_ITEM_BYTES_44_SIGNED 0

#define PMB_EDC_CLR_ABO_44_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_44_WIDTH     1
#define PMB_EDC_CLR_ABO_44_SHIFT     19
#define PMB_EDC_CLR_ABO_44_SIGNED    0

#define PMB_EDC_MODE_44_MASK         0x00E00000UL
#define PMB_EDC_MODE_44_WIDTH        3
#define PMB_EDC_MODE_44_SHIFT        21
#define PMB_EDC_MODE_44_SIGNED       0

/* Register EDC_PERIP_AGEN5_44 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_44     0x0594
#define ABS_PMB_EDC_PERIP_AGEN5_44 0xA5013594UL

#define PMB_EDC_N1_44_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_44_WIDTH        24
#define PMB_EDC_N1_44_SHIFT        0
#define PMB_EDC_N1_44_SIGNED       0

/* Register EDC_PERIP_AGEN6_44 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_44     0x0598
#define ABS_PMB_EDC_PERIP_AGEN6_44 0xA5013598UL

#define PMB_EDC_N2_44_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_44_WIDTH        24
#define PMB_EDC_N2_44_SHIFT        0
#define PMB_EDC_N2_44_SIGNED       0

/* Register EDC_PERIP_AGEN7_44 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_44      0x059C
#define ABS_PMB_EDC_PERIP_AGEN7_44  0xA501359CUL

#define PMB_EDC_LP0_44_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_44_WIDTH        16
#define PMB_EDC_LP0_44_SHIFT        0
#define PMB_EDC_LP0_44_SIGNED       0

#define PMB_EDC_LP1_44_MASK         0x003F0000UL
#define PMB_EDC_LP1_44_WIDTH        6
#define PMB_EDC_LP1_44_SHIFT        16
#define PMB_EDC_LP1_44_SIGNED       0

#define PMB_EDC_LINK_MODE_44_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_44_WIDTH  2
#define PMB_EDC_LINK_MODE_44_SHIFT  22
#define PMB_EDC_LINK_MODE_44_SIGNED 0

/* Register EDC_PERIP_BASIC0_45 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_45         0x05A0
#define ABS_PMB_EDC_PERIP_BASIC0_45     0xA50135A0UL

#define PMB_EDC_LATCHED_RESET_45_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_45_WIDTH  1
#define PMB_EDC_LATCHED_RESET_45_SHIFT  0
#define PMB_EDC_LATCHED_RESET_45_SIGNED 0

#define PMB_EDC_PULSED_RESET_45_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_45_WIDTH   1
#define PMB_EDC_PULSED_RESET_45_SHIFT   1
#define PMB_EDC_PULSED_RESET_45_SIGNED  0

#define PMB_EDC_PA_EXT_45_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_45_WIDTH         1
#define PMB_EDC_PA_EXT_45_SHIFT         2
#define PMB_EDC_PA_EXT_45_SIGNED        0

#define PMB_EDC_FINE_RATE_45_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_45_WIDTH      2
#define PMB_EDC_FINE_RATE_45_SHIFT      3
#define PMB_EDC_FINE_RATE_45_SIGNED     0

#define PMB_EDC_PER_BUS_45_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_45_WIDTH        1
#define PMB_EDC_PER_BUS_45_SHIFT        5
#define PMB_EDC_PER_BUS_45_SIGNED       0

#define PMB_EDC_TFR_MODE_45_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_45_WIDTH       3
#define PMB_EDC_TFR_MODE_45_SHIFT       6
#define PMB_EDC_TFR_MODE_45_SIGNED      0

#define PMB_EDC_EOP_MASK_45_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_45_WIDTH       1
#define PMB_EDC_EOP_MASK_45_SHIFT       9
#define PMB_EDC_EOP_MASK_45_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_45_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_45_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_45_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_45_SIGNED 0

#define PMB_EDC_EOP_MODE_45_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_45_WIDTH       2
#define PMB_EDC_EOP_MODE_45_SHIFT       11
#define PMB_EDC_EOP_MODE_45_SIGNED      0

#define PMB_EDC_DISCARD_OP_45_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_45_WIDTH     1
#define PMB_EDC_DISCARD_OP_45_SHIFT     13
#define PMB_EDC_DISCARD_OP_45_SIGNED    0

#define PMB_EDC_INCR_45_MASK            0x00004000UL
#define PMB_EDC_INCR_45_WIDTH           1
#define PMB_EDC_INCR_45_SHIFT           14
#define PMB_EDC_INCR_45_SIGNED          0

#define PMB_EDC_BITREV_45_MASK          0x00008000UL
#define PMB_EDC_BITREV_45_WIDTH         1
#define PMB_EDC_BITREV_45_SHIFT         15
#define PMB_EDC_BITREV_45_SIGNED        0

#define PMB_EDC_COARSE_RATE_45_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_45_WIDTH    3
#define PMB_EDC_COARSE_RATE_45_SHIFT    16
#define PMB_EDC_COARSE_RATE_45_SIGNED   0

#define PMB_EDC_PALIGN_45_MASK          0x00080000UL
#define PMB_EDC_PALIGN_45_WIDTH         1
#define PMB_EDC_PALIGN_45_SHIFT         19
#define PMB_EDC_PALIGN_45_SIGNED        0

#define PMB_EDC_PW_45_MASK              0x00300000UL
#define PMB_EDC_PW_45_WIDTH             2
#define PMB_EDC_PW_45_SHIFT             20
#define PMB_EDC_PW_45_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_45_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_45_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_45_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_45_SIGNED  0

#define PMB_EDC_MEM_BSWAP_45_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_45_WIDTH      1
#define PMB_EDC_MEM_BSWAP_45_SHIFT      23
#define PMB_EDC_MEM_BSWAP_45_SIGNED     0

/* Register EDC_PERIP_BASIC1_45 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_45     0x05A4
#define ABS_PMB_EDC_PERIP_BASIC1_45 0xA50135A4UL

#define PMB_EDC_ITEMS_45_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_45_WIDTH      16
#define PMB_EDC_ITEMS_45_SHIFT      0
#define PMB_EDC_ITEMS_45_SIGNED     0

#define PMB_EDC_TRANSFERS_45_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_45_WIDTH  8
#define PMB_EDC_TRANSFERS_45_SHIFT  16
#define PMB_EDC_TRANSFERS_45_SIGNED 0

/* Register EDC_PERIP_BASIC2_45 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_45     0x05A8
#define ABS_PMB_EDC_PERIP_BASIC2_45 0xA50135A8UL

#define PMB_EDC_PA_45_MASK          0x0000FFFFUL
#define PMB_EDC_PA_45_WIDTH         16
#define PMB_EDC_PA_45_SHIFT         0
#define PMB_EDC_PA_45_SIGNED        0

#define PMB_EDC_ECN_45_MASK         0x003F0000UL
#define PMB_EDC_ECN_45_WIDTH        6
#define PMB_EDC_ECN_45_SHIFT        16
#define PMB_EDC_ECN_45_SIGNED       0

/* Register EDC_PERIP_BASIC3_45 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_45     0x05AC
#define ABS_PMB_EDC_PERIP_BASIC3_45 0xA50135ACUL

#define PMB_EDC_MA_45_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_45_WIDTH         24
#define PMB_EDC_MA_45_SHIFT         0
#define PMB_EDC_MA_45_SIGNED        0

/* Register EDC_PERIP_AGEN4_45 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_45       0x05B0
#define ABS_PMB_EDC_PERIP_AGEN4_45   0xA50135B0UL

#define PMB_EDC_N0_45_MASK           0x0000FFFFUL
#define PMB_EDC_N0_45_WIDTH          16
#define PMB_EDC_N0_45_SHIFT          0
#define PMB_EDC_N0_45_SIGNED         0

#define PMB_EDC_BUS_BYTES_45_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_45_WIDTH   1
#define PMB_EDC_BUS_BYTES_45_SHIFT   16
#define PMB_EDC_BUS_BYTES_45_SIGNED  0

#define PMB_EDC_ITEM_BYTES_45_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_45_WIDTH  2
#define PMB_EDC_ITEM_BYTES_45_SHIFT  17
#define PMB_EDC_ITEM_BYTES_45_SIGNED 0

#define PMB_EDC_CLR_ABO_45_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_45_WIDTH     1
#define PMB_EDC_CLR_ABO_45_SHIFT     19
#define PMB_EDC_CLR_ABO_45_SIGNED    0

#define PMB_EDC_MODE_45_MASK         0x00E00000UL
#define PMB_EDC_MODE_45_WIDTH        3
#define PMB_EDC_MODE_45_SHIFT        21
#define PMB_EDC_MODE_45_SIGNED       0

/* Register EDC_PERIP_AGEN5_45 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_45     0x05B4
#define ABS_PMB_EDC_PERIP_AGEN5_45 0xA50135B4UL

#define PMB_EDC_N1_45_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_45_WIDTH        24
#define PMB_EDC_N1_45_SHIFT        0
#define PMB_EDC_N1_45_SIGNED       0

/* Register EDC_PERIP_AGEN6_45 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_45     0x05B8
#define ABS_PMB_EDC_PERIP_AGEN6_45 0xA50135B8UL

#define PMB_EDC_N2_45_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_45_WIDTH        24
#define PMB_EDC_N2_45_SHIFT        0
#define PMB_EDC_N2_45_SIGNED       0

/* Register EDC_PERIP_AGEN7_45 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_45      0x05BC
#define ABS_PMB_EDC_PERIP_AGEN7_45  0xA50135BCUL

#define PMB_EDC_LP0_45_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_45_WIDTH        16
#define PMB_EDC_LP0_45_SHIFT        0
#define PMB_EDC_LP0_45_SIGNED       0

#define PMB_EDC_LP1_45_MASK         0x003F0000UL
#define PMB_EDC_LP1_45_WIDTH        6
#define PMB_EDC_LP1_45_SHIFT        16
#define PMB_EDC_LP1_45_SIGNED       0

#define PMB_EDC_LINK_MODE_45_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_45_WIDTH  2
#define PMB_EDC_LINK_MODE_45_SHIFT  22
#define PMB_EDC_LINK_MODE_45_SIGNED 0

/* Register EDC_PERIP_BASIC0_46 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_46         0x05C0
#define ABS_PMB_EDC_PERIP_BASIC0_46     0xA50135C0UL

#define PMB_EDC_LATCHED_RESET_46_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_46_WIDTH  1
#define PMB_EDC_LATCHED_RESET_46_SHIFT  0
#define PMB_EDC_LATCHED_RESET_46_SIGNED 0

#define PMB_EDC_PULSED_RESET_46_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_46_WIDTH   1
#define PMB_EDC_PULSED_RESET_46_SHIFT   1
#define PMB_EDC_PULSED_RESET_46_SIGNED  0

#define PMB_EDC_PA_EXT_46_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_46_WIDTH         1
#define PMB_EDC_PA_EXT_46_SHIFT         2
#define PMB_EDC_PA_EXT_46_SIGNED        0

#define PMB_EDC_FINE_RATE_46_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_46_WIDTH      2
#define PMB_EDC_FINE_RATE_46_SHIFT      3
#define PMB_EDC_FINE_RATE_46_SIGNED     0

#define PMB_EDC_PER_BUS_46_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_46_WIDTH        1
#define PMB_EDC_PER_BUS_46_SHIFT        5
#define PMB_EDC_PER_BUS_46_SIGNED       0

#define PMB_EDC_TFR_MODE_46_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_46_WIDTH       3
#define PMB_EDC_TFR_MODE_46_SHIFT       6
#define PMB_EDC_TFR_MODE_46_SIGNED      0

#define PMB_EDC_EOP_MASK_46_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_46_WIDTH       1
#define PMB_EDC_EOP_MASK_46_SHIFT       9
#define PMB_EDC_EOP_MASK_46_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_46_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_46_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_46_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_46_SIGNED 0

#define PMB_EDC_EOP_MODE_46_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_46_WIDTH       2
#define PMB_EDC_EOP_MODE_46_SHIFT       11
#define PMB_EDC_EOP_MODE_46_SIGNED      0

#define PMB_EDC_DISCARD_OP_46_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_46_WIDTH     1
#define PMB_EDC_DISCARD_OP_46_SHIFT     13
#define PMB_EDC_DISCARD_OP_46_SIGNED    0

#define PMB_EDC_INCR_46_MASK            0x00004000UL
#define PMB_EDC_INCR_46_WIDTH           1
#define PMB_EDC_INCR_46_SHIFT           14
#define PMB_EDC_INCR_46_SIGNED          0

#define PMB_EDC_BITREV_46_MASK          0x00008000UL
#define PMB_EDC_BITREV_46_WIDTH         1
#define PMB_EDC_BITREV_46_SHIFT         15
#define PMB_EDC_BITREV_46_SIGNED        0

#define PMB_EDC_COARSE_RATE_46_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_46_WIDTH    3
#define PMB_EDC_COARSE_RATE_46_SHIFT    16
#define PMB_EDC_COARSE_RATE_46_SIGNED   0

#define PMB_EDC_PALIGN_46_MASK          0x00080000UL
#define PMB_EDC_PALIGN_46_WIDTH         1
#define PMB_EDC_PALIGN_46_SHIFT         19
#define PMB_EDC_PALIGN_46_SIGNED        0

#define PMB_EDC_PW_46_MASK              0x00300000UL
#define PMB_EDC_PW_46_WIDTH             2
#define PMB_EDC_PW_46_SHIFT             20
#define PMB_EDC_PW_46_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_46_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_46_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_46_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_46_SIGNED  0

#define PMB_EDC_MEM_BSWAP_46_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_46_WIDTH      1
#define PMB_EDC_MEM_BSWAP_46_SHIFT      23
#define PMB_EDC_MEM_BSWAP_46_SIGNED     0

/* Register EDC_PERIP_BASIC1_46 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_46     0x05C4
#define ABS_PMB_EDC_PERIP_BASIC1_46 0xA50135C4UL

#define PMB_EDC_ITEMS_46_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_46_WIDTH      16
#define PMB_EDC_ITEMS_46_SHIFT      0
#define PMB_EDC_ITEMS_46_SIGNED     0

#define PMB_EDC_TRANSFERS_46_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_46_WIDTH  8
#define PMB_EDC_TRANSFERS_46_SHIFT  16
#define PMB_EDC_TRANSFERS_46_SIGNED 0

/* Register EDC_PERIP_BASIC2_46 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_46     0x05C8
#define ABS_PMB_EDC_PERIP_BASIC2_46 0xA50135C8UL

#define PMB_EDC_PA_46_MASK          0x0000FFFFUL
#define PMB_EDC_PA_46_WIDTH         16
#define PMB_EDC_PA_46_SHIFT         0
#define PMB_EDC_PA_46_SIGNED        0

#define PMB_EDC_ECN_46_MASK         0x003F0000UL
#define PMB_EDC_ECN_46_WIDTH        6
#define PMB_EDC_ECN_46_SHIFT        16
#define PMB_EDC_ECN_46_SIGNED       0

/* Register EDC_PERIP_BASIC3_46 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_46     0x05CC
#define ABS_PMB_EDC_PERIP_BASIC3_46 0xA50135CCUL

#define PMB_EDC_MA_46_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_46_WIDTH         24
#define PMB_EDC_MA_46_SHIFT         0
#define PMB_EDC_MA_46_SIGNED        0

/* Register EDC_PERIP_AGEN4_46 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_46       0x05D0
#define ABS_PMB_EDC_PERIP_AGEN4_46   0xA50135D0UL

#define PMB_EDC_N0_46_MASK           0x0000FFFFUL
#define PMB_EDC_N0_46_WIDTH          16
#define PMB_EDC_N0_46_SHIFT          0
#define PMB_EDC_N0_46_SIGNED         0

#define PMB_EDC_BUS_BYTES_46_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_46_WIDTH   1
#define PMB_EDC_BUS_BYTES_46_SHIFT   16
#define PMB_EDC_BUS_BYTES_46_SIGNED  0

#define PMB_EDC_ITEM_BYTES_46_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_46_WIDTH  2
#define PMB_EDC_ITEM_BYTES_46_SHIFT  17
#define PMB_EDC_ITEM_BYTES_46_SIGNED 0

#define PMB_EDC_CLR_ABO_46_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_46_WIDTH     1
#define PMB_EDC_CLR_ABO_46_SHIFT     19
#define PMB_EDC_CLR_ABO_46_SIGNED    0

#define PMB_EDC_MODE_46_MASK         0x00E00000UL
#define PMB_EDC_MODE_46_WIDTH        3
#define PMB_EDC_MODE_46_SHIFT        21
#define PMB_EDC_MODE_46_SIGNED       0

/* Register EDC_PERIP_AGEN5_46 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_46     0x05D4
#define ABS_PMB_EDC_PERIP_AGEN5_46 0xA50135D4UL

#define PMB_EDC_N1_46_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_46_WIDTH        24
#define PMB_EDC_N1_46_SHIFT        0
#define PMB_EDC_N1_46_SIGNED       0

/* Register EDC_PERIP_AGEN6_46 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_46     0x05D8
#define ABS_PMB_EDC_PERIP_AGEN6_46 0xA50135D8UL

#define PMB_EDC_N2_46_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_46_WIDTH        24
#define PMB_EDC_N2_46_SHIFT        0
#define PMB_EDC_N2_46_SIGNED       0

/* Register EDC_PERIP_AGEN7_46 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_46      0x05DC
#define ABS_PMB_EDC_PERIP_AGEN7_46  0xA50135DCUL

#define PMB_EDC_LP0_46_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_46_WIDTH        16
#define PMB_EDC_LP0_46_SHIFT        0
#define PMB_EDC_LP0_46_SIGNED       0

#define PMB_EDC_LP1_46_MASK         0x003F0000UL
#define PMB_EDC_LP1_46_WIDTH        6
#define PMB_EDC_LP1_46_SHIFT        16
#define PMB_EDC_LP1_46_SIGNED       0

#define PMB_EDC_LINK_MODE_46_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_46_WIDTH  2
#define PMB_EDC_LINK_MODE_46_SHIFT  22
#define PMB_EDC_LINK_MODE_46_SIGNED 0

/* Register EDC_PERIP_BASIC0_47 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_47         0x05E0
#define ABS_PMB_EDC_PERIP_BASIC0_47     0xA50135E0UL

#define PMB_EDC_LATCHED_RESET_47_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_47_WIDTH  1
#define PMB_EDC_LATCHED_RESET_47_SHIFT  0
#define PMB_EDC_LATCHED_RESET_47_SIGNED 0

#define PMB_EDC_PULSED_RESET_47_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_47_WIDTH   1
#define PMB_EDC_PULSED_RESET_47_SHIFT   1
#define PMB_EDC_PULSED_RESET_47_SIGNED  0

#define PMB_EDC_PA_EXT_47_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_47_WIDTH         1
#define PMB_EDC_PA_EXT_47_SHIFT         2
#define PMB_EDC_PA_EXT_47_SIGNED        0

#define PMB_EDC_FINE_RATE_47_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_47_WIDTH      2
#define PMB_EDC_FINE_RATE_47_SHIFT      3
#define PMB_EDC_FINE_RATE_47_SIGNED     0

#define PMB_EDC_PER_BUS_47_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_47_WIDTH        1
#define PMB_EDC_PER_BUS_47_SHIFT        5
#define PMB_EDC_PER_BUS_47_SIGNED       0

#define PMB_EDC_TFR_MODE_47_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_47_WIDTH       3
#define PMB_EDC_TFR_MODE_47_SHIFT       6
#define PMB_EDC_TFR_MODE_47_SIGNED      0

#define PMB_EDC_EOP_MASK_47_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_47_WIDTH       1
#define PMB_EDC_EOP_MASK_47_SHIFT       9
#define PMB_EDC_EOP_MASK_47_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_47_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_47_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_47_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_47_SIGNED 0

#define PMB_EDC_EOP_MODE_47_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_47_WIDTH       2
#define PMB_EDC_EOP_MODE_47_SHIFT       11
#define PMB_EDC_EOP_MODE_47_SIGNED      0

#define PMB_EDC_DISCARD_OP_47_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_47_WIDTH     1
#define PMB_EDC_DISCARD_OP_47_SHIFT     13
#define PMB_EDC_DISCARD_OP_47_SIGNED    0

#define PMB_EDC_INCR_47_MASK            0x00004000UL
#define PMB_EDC_INCR_47_WIDTH           1
#define PMB_EDC_INCR_47_SHIFT           14
#define PMB_EDC_INCR_47_SIGNED          0

#define PMB_EDC_BITREV_47_MASK          0x00008000UL
#define PMB_EDC_BITREV_47_WIDTH         1
#define PMB_EDC_BITREV_47_SHIFT         15
#define PMB_EDC_BITREV_47_SIGNED        0

#define PMB_EDC_COARSE_RATE_47_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_47_WIDTH    3
#define PMB_EDC_COARSE_RATE_47_SHIFT    16
#define PMB_EDC_COARSE_RATE_47_SIGNED   0

#define PMB_EDC_PALIGN_47_MASK          0x00080000UL
#define PMB_EDC_PALIGN_47_WIDTH         1
#define PMB_EDC_PALIGN_47_SHIFT         19
#define PMB_EDC_PALIGN_47_SIGNED        0

#define PMB_EDC_PW_47_MASK              0x00300000UL
#define PMB_EDC_PW_47_WIDTH             2
#define PMB_EDC_PW_47_SHIFT             20
#define PMB_EDC_PW_47_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_47_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_47_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_47_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_47_SIGNED  0

#define PMB_EDC_MEM_BSWAP_47_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_47_WIDTH      1
#define PMB_EDC_MEM_BSWAP_47_SHIFT      23
#define PMB_EDC_MEM_BSWAP_47_SIGNED     0

/* Register EDC_PERIP_BASIC1_47 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_47     0x05E4
#define ABS_PMB_EDC_PERIP_BASIC1_47 0xA50135E4UL

#define PMB_EDC_ITEMS_47_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_47_WIDTH      16
#define PMB_EDC_ITEMS_47_SHIFT      0
#define PMB_EDC_ITEMS_47_SIGNED     0

#define PMB_EDC_TRANSFERS_47_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_47_WIDTH  8
#define PMB_EDC_TRANSFERS_47_SHIFT  16
#define PMB_EDC_TRANSFERS_47_SIGNED 0

/* Register EDC_PERIP_BASIC2_47 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_47     0x05E8
#define ABS_PMB_EDC_PERIP_BASIC2_47 0xA50135E8UL

#define PMB_EDC_PA_47_MASK          0x0000FFFFUL
#define PMB_EDC_PA_47_WIDTH         16
#define PMB_EDC_PA_47_SHIFT         0
#define PMB_EDC_PA_47_SIGNED        0

#define PMB_EDC_ECN_47_MASK         0x003F0000UL
#define PMB_EDC_ECN_47_WIDTH        6
#define PMB_EDC_ECN_47_SHIFT        16
#define PMB_EDC_ECN_47_SIGNED       0

/* Register EDC_PERIP_BASIC3_47 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_47     0x05EC
#define ABS_PMB_EDC_PERIP_BASIC3_47 0xA50135ECUL

#define PMB_EDC_MA_47_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_47_WIDTH         24
#define PMB_EDC_MA_47_SHIFT         0
#define PMB_EDC_MA_47_SIGNED        0

/* Register EDC_PERIP_AGEN4_47 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_47       0x05F0
#define ABS_PMB_EDC_PERIP_AGEN4_47   0xA50135F0UL

#define PMB_EDC_N0_47_MASK           0x0000FFFFUL
#define PMB_EDC_N0_47_WIDTH          16
#define PMB_EDC_N0_47_SHIFT          0
#define PMB_EDC_N0_47_SIGNED         0

#define PMB_EDC_BUS_BYTES_47_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_47_WIDTH   1
#define PMB_EDC_BUS_BYTES_47_SHIFT   16
#define PMB_EDC_BUS_BYTES_47_SIGNED  0

#define PMB_EDC_ITEM_BYTES_47_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_47_WIDTH  2
#define PMB_EDC_ITEM_BYTES_47_SHIFT  17
#define PMB_EDC_ITEM_BYTES_47_SIGNED 0

#define PMB_EDC_CLR_ABO_47_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_47_WIDTH     1
#define PMB_EDC_CLR_ABO_47_SHIFT     19
#define PMB_EDC_CLR_ABO_47_SIGNED    0

#define PMB_EDC_MODE_47_MASK         0x00E00000UL
#define PMB_EDC_MODE_47_WIDTH        3
#define PMB_EDC_MODE_47_SHIFT        21
#define PMB_EDC_MODE_47_SIGNED       0

/* Register EDC_PERIP_AGEN5_47 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_47     0x05F4
#define ABS_PMB_EDC_PERIP_AGEN5_47 0xA50135F4UL

#define PMB_EDC_N1_47_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_47_WIDTH        24
#define PMB_EDC_N1_47_SHIFT        0
#define PMB_EDC_N1_47_SIGNED       0

/* Register EDC_PERIP_AGEN6_47 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_47     0x05F8
#define ABS_PMB_EDC_PERIP_AGEN6_47 0xA50135F8UL

#define PMB_EDC_N2_47_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_47_WIDTH        24
#define PMB_EDC_N2_47_SHIFT        0
#define PMB_EDC_N2_47_SIGNED       0

/* Register EDC_PERIP_AGEN7_47 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_47      0x05FC
#define ABS_PMB_EDC_PERIP_AGEN7_47  0xA50135FCUL

#define PMB_EDC_LP0_47_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_47_WIDTH        16
#define PMB_EDC_LP0_47_SHIFT        0
#define PMB_EDC_LP0_47_SIGNED       0

#define PMB_EDC_LP1_47_MASK         0x003F0000UL
#define PMB_EDC_LP1_47_WIDTH        6
#define PMB_EDC_LP1_47_SHIFT        16
#define PMB_EDC_LP1_47_SIGNED       0

#define PMB_EDC_LINK_MODE_47_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_47_WIDTH  2
#define PMB_EDC_LINK_MODE_47_SHIFT  22
#define PMB_EDC_LINK_MODE_47_SIGNED 0

/* Register EDC_PERIP_BASIC0_48 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_48         0x0600
#define ABS_PMB_EDC_PERIP_BASIC0_48     0xA5013600UL

#define PMB_EDC_LATCHED_RESET_48_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_48_WIDTH  1
#define PMB_EDC_LATCHED_RESET_48_SHIFT  0
#define PMB_EDC_LATCHED_RESET_48_SIGNED 0

#define PMB_EDC_PULSED_RESET_48_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_48_WIDTH   1
#define PMB_EDC_PULSED_RESET_48_SHIFT   1
#define PMB_EDC_PULSED_RESET_48_SIGNED  0

#define PMB_EDC_PA_EXT_48_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_48_WIDTH         1
#define PMB_EDC_PA_EXT_48_SHIFT         2
#define PMB_EDC_PA_EXT_48_SIGNED        0

#define PMB_EDC_FINE_RATE_48_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_48_WIDTH      2
#define PMB_EDC_FINE_RATE_48_SHIFT      3
#define PMB_EDC_FINE_RATE_48_SIGNED     0

#define PMB_EDC_PER_BUS_48_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_48_WIDTH        1
#define PMB_EDC_PER_BUS_48_SHIFT        5
#define PMB_EDC_PER_BUS_48_SIGNED       0

#define PMB_EDC_TFR_MODE_48_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_48_WIDTH       3
#define PMB_EDC_TFR_MODE_48_SHIFT       6
#define PMB_EDC_TFR_MODE_48_SIGNED      0

#define PMB_EDC_EOP_MASK_48_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_48_WIDTH       1
#define PMB_EDC_EOP_MASK_48_SHIFT       9
#define PMB_EDC_EOP_MASK_48_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_48_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_48_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_48_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_48_SIGNED 0

#define PMB_EDC_EOP_MODE_48_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_48_WIDTH       2
#define PMB_EDC_EOP_MODE_48_SHIFT       11
#define PMB_EDC_EOP_MODE_48_SIGNED      0

#define PMB_EDC_DISCARD_OP_48_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_48_WIDTH     1
#define PMB_EDC_DISCARD_OP_48_SHIFT     13
#define PMB_EDC_DISCARD_OP_48_SIGNED    0

#define PMB_EDC_INCR_48_MASK            0x00004000UL
#define PMB_EDC_INCR_48_WIDTH           1
#define PMB_EDC_INCR_48_SHIFT           14
#define PMB_EDC_INCR_48_SIGNED          0

#define PMB_EDC_BITREV_48_MASK          0x00008000UL
#define PMB_EDC_BITREV_48_WIDTH         1
#define PMB_EDC_BITREV_48_SHIFT         15
#define PMB_EDC_BITREV_48_SIGNED        0

#define PMB_EDC_COARSE_RATE_48_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_48_WIDTH    3
#define PMB_EDC_COARSE_RATE_48_SHIFT    16
#define PMB_EDC_COARSE_RATE_48_SIGNED   0

#define PMB_EDC_PALIGN_48_MASK          0x00080000UL
#define PMB_EDC_PALIGN_48_WIDTH         1
#define PMB_EDC_PALIGN_48_SHIFT         19
#define PMB_EDC_PALIGN_48_SIGNED        0

#define PMB_EDC_PW_48_MASK              0x00300000UL
#define PMB_EDC_PW_48_WIDTH             2
#define PMB_EDC_PW_48_SHIFT             20
#define PMB_EDC_PW_48_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_48_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_48_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_48_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_48_SIGNED  0

#define PMB_EDC_MEM_BSWAP_48_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_48_WIDTH      1
#define PMB_EDC_MEM_BSWAP_48_SHIFT      23
#define PMB_EDC_MEM_BSWAP_48_SIGNED     0

/* Register EDC_PERIP_BASIC1_48 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_48     0x0604
#define ABS_PMB_EDC_PERIP_BASIC1_48 0xA5013604UL

#define PMB_EDC_ITEMS_48_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_48_WIDTH      16
#define PMB_EDC_ITEMS_48_SHIFT      0
#define PMB_EDC_ITEMS_48_SIGNED     0

#define PMB_EDC_TRANSFERS_48_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_48_WIDTH  8
#define PMB_EDC_TRANSFERS_48_SHIFT  16
#define PMB_EDC_TRANSFERS_48_SIGNED 0

/* Register EDC_PERIP_BASIC2_48 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_48     0x0608
#define ABS_PMB_EDC_PERIP_BASIC2_48 0xA5013608UL

#define PMB_EDC_PA_48_MASK          0x0000FFFFUL
#define PMB_EDC_PA_48_WIDTH         16
#define PMB_EDC_PA_48_SHIFT         0
#define PMB_EDC_PA_48_SIGNED        0

#define PMB_EDC_ECN_48_MASK         0x003F0000UL
#define PMB_EDC_ECN_48_WIDTH        6
#define PMB_EDC_ECN_48_SHIFT        16
#define PMB_EDC_ECN_48_SIGNED       0

/* Register EDC_PERIP_BASIC3_48 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_48     0x060C
#define ABS_PMB_EDC_PERIP_BASIC3_48 0xA501360CUL

#define PMB_EDC_MA_48_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_48_WIDTH         24
#define PMB_EDC_MA_48_SHIFT         0
#define PMB_EDC_MA_48_SIGNED        0

/* Register EDC_PERIP_AGEN4_48 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_48       0x0610
#define ABS_PMB_EDC_PERIP_AGEN4_48   0xA5013610UL

#define PMB_EDC_N0_48_MASK           0x0000FFFFUL
#define PMB_EDC_N0_48_WIDTH          16
#define PMB_EDC_N0_48_SHIFT          0
#define PMB_EDC_N0_48_SIGNED         0

#define PMB_EDC_BUS_BYTES_48_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_48_WIDTH   1
#define PMB_EDC_BUS_BYTES_48_SHIFT   16
#define PMB_EDC_BUS_BYTES_48_SIGNED  0

#define PMB_EDC_ITEM_BYTES_48_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_48_WIDTH  2
#define PMB_EDC_ITEM_BYTES_48_SHIFT  17
#define PMB_EDC_ITEM_BYTES_48_SIGNED 0

#define PMB_EDC_CLR_ABO_48_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_48_WIDTH     1
#define PMB_EDC_CLR_ABO_48_SHIFT     19
#define PMB_EDC_CLR_ABO_48_SIGNED    0

#define PMB_EDC_MODE_48_MASK         0x00E00000UL
#define PMB_EDC_MODE_48_WIDTH        3
#define PMB_EDC_MODE_48_SHIFT        21
#define PMB_EDC_MODE_48_SIGNED       0

/* Register EDC_PERIP_AGEN5_48 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_48     0x0614
#define ABS_PMB_EDC_PERIP_AGEN5_48 0xA5013614UL

#define PMB_EDC_N1_48_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_48_WIDTH        24
#define PMB_EDC_N1_48_SHIFT        0
#define PMB_EDC_N1_48_SIGNED       0

/* Register EDC_PERIP_AGEN6_48 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_48     0x0618
#define ABS_PMB_EDC_PERIP_AGEN6_48 0xA5013618UL

#define PMB_EDC_N2_48_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_48_WIDTH        24
#define PMB_EDC_N2_48_SHIFT        0
#define PMB_EDC_N2_48_SIGNED       0

/* Register EDC_PERIP_AGEN7_48 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_48      0x061C
#define ABS_PMB_EDC_PERIP_AGEN7_48  0xA501361CUL

#define PMB_EDC_LP0_48_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_48_WIDTH        16
#define PMB_EDC_LP0_48_SHIFT        0
#define PMB_EDC_LP0_48_SIGNED       0

#define PMB_EDC_LP1_48_MASK         0x003F0000UL
#define PMB_EDC_LP1_48_WIDTH        6
#define PMB_EDC_LP1_48_SHIFT        16
#define PMB_EDC_LP1_48_SIGNED       0

#define PMB_EDC_LINK_MODE_48_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_48_WIDTH  2
#define PMB_EDC_LINK_MODE_48_SHIFT  22
#define PMB_EDC_LINK_MODE_48_SIGNED 0

/* Register EDC_PERIP_BASIC0_49 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_49         0x0620
#define ABS_PMB_EDC_PERIP_BASIC0_49     0xA5013620UL

#define PMB_EDC_LATCHED_RESET_49_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_49_WIDTH  1
#define PMB_EDC_LATCHED_RESET_49_SHIFT  0
#define PMB_EDC_LATCHED_RESET_49_SIGNED 0

#define PMB_EDC_PULSED_RESET_49_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_49_WIDTH   1
#define PMB_EDC_PULSED_RESET_49_SHIFT   1
#define PMB_EDC_PULSED_RESET_49_SIGNED  0

#define PMB_EDC_PA_EXT_49_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_49_WIDTH         1
#define PMB_EDC_PA_EXT_49_SHIFT         2
#define PMB_EDC_PA_EXT_49_SIGNED        0

#define PMB_EDC_FINE_RATE_49_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_49_WIDTH      2
#define PMB_EDC_FINE_RATE_49_SHIFT      3
#define PMB_EDC_FINE_RATE_49_SIGNED     0

#define PMB_EDC_PER_BUS_49_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_49_WIDTH        1
#define PMB_EDC_PER_BUS_49_SHIFT        5
#define PMB_EDC_PER_BUS_49_SIGNED       0

#define PMB_EDC_TFR_MODE_49_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_49_WIDTH       3
#define PMB_EDC_TFR_MODE_49_SHIFT       6
#define PMB_EDC_TFR_MODE_49_SIGNED      0

#define PMB_EDC_EOP_MASK_49_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_49_WIDTH       1
#define PMB_EDC_EOP_MASK_49_SHIFT       9
#define PMB_EDC_EOP_MASK_49_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_49_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_49_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_49_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_49_SIGNED 0

#define PMB_EDC_EOP_MODE_49_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_49_WIDTH       2
#define PMB_EDC_EOP_MODE_49_SHIFT       11
#define PMB_EDC_EOP_MODE_49_SIGNED      0

#define PMB_EDC_DISCARD_OP_49_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_49_WIDTH     1
#define PMB_EDC_DISCARD_OP_49_SHIFT     13
#define PMB_EDC_DISCARD_OP_49_SIGNED    0

#define PMB_EDC_INCR_49_MASK            0x00004000UL
#define PMB_EDC_INCR_49_WIDTH           1
#define PMB_EDC_INCR_49_SHIFT           14
#define PMB_EDC_INCR_49_SIGNED          0

#define PMB_EDC_BITREV_49_MASK          0x00008000UL
#define PMB_EDC_BITREV_49_WIDTH         1
#define PMB_EDC_BITREV_49_SHIFT         15
#define PMB_EDC_BITREV_49_SIGNED        0

#define PMB_EDC_COARSE_RATE_49_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_49_WIDTH    3
#define PMB_EDC_COARSE_RATE_49_SHIFT    16
#define PMB_EDC_COARSE_RATE_49_SIGNED   0

#define PMB_EDC_PALIGN_49_MASK          0x00080000UL
#define PMB_EDC_PALIGN_49_WIDTH         1
#define PMB_EDC_PALIGN_49_SHIFT         19
#define PMB_EDC_PALIGN_49_SIGNED        0

#define PMB_EDC_PW_49_MASK              0x00300000UL
#define PMB_EDC_PW_49_WIDTH             2
#define PMB_EDC_PW_49_SHIFT             20
#define PMB_EDC_PW_49_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_49_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_49_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_49_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_49_SIGNED  0

#define PMB_EDC_MEM_BSWAP_49_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_49_WIDTH      1
#define PMB_EDC_MEM_BSWAP_49_SHIFT      23
#define PMB_EDC_MEM_BSWAP_49_SIGNED     0

/* Register EDC_PERIP_BASIC1_49 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_49     0x0624
#define ABS_PMB_EDC_PERIP_BASIC1_49 0xA5013624UL

#define PMB_EDC_ITEMS_49_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_49_WIDTH      16
#define PMB_EDC_ITEMS_49_SHIFT      0
#define PMB_EDC_ITEMS_49_SIGNED     0

#define PMB_EDC_TRANSFERS_49_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_49_WIDTH  8
#define PMB_EDC_TRANSFERS_49_SHIFT  16
#define PMB_EDC_TRANSFERS_49_SIGNED 0

/* Register EDC_PERIP_BASIC2_49 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_49     0x0628
#define ABS_PMB_EDC_PERIP_BASIC2_49 0xA5013628UL

#define PMB_EDC_PA_49_MASK          0x0000FFFFUL
#define PMB_EDC_PA_49_WIDTH         16
#define PMB_EDC_PA_49_SHIFT         0
#define PMB_EDC_PA_49_SIGNED        0

#define PMB_EDC_ECN_49_MASK         0x003F0000UL
#define PMB_EDC_ECN_49_WIDTH        6
#define PMB_EDC_ECN_49_SHIFT        16
#define PMB_EDC_ECN_49_SIGNED       0

/* Register EDC_PERIP_BASIC3_49 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_49     0x062C
#define ABS_PMB_EDC_PERIP_BASIC3_49 0xA501362CUL

#define PMB_EDC_MA_49_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_49_WIDTH         24
#define PMB_EDC_MA_49_SHIFT         0
#define PMB_EDC_MA_49_SIGNED        0

/* Register EDC_PERIP_AGEN4_49 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_49       0x0630
#define ABS_PMB_EDC_PERIP_AGEN4_49   0xA5013630UL

#define PMB_EDC_N0_49_MASK           0x0000FFFFUL
#define PMB_EDC_N0_49_WIDTH          16
#define PMB_EDC_N0_49_SHIFT          0
#define PMB_EDC_N0_49_SIGNED         0

#define PMB_EDC_BUS_BYTES_49_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_49_WIDTH   1
#define PMB_EDC_BUS_BYTES_49_SHIFT   16
#define PMB_EDC_BUS_BYTES_49_SIGNED  0

#define PMB_EDC_ITEM_BYTES_49_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_49_WIDTH  2
#define PMB_EDC_ITEM_BYTES_49_SHIFT  17
#define PMB_EDC_ITEM_BYTES_49_SIGNED 0

#define PMB_EDC_CLR_ABO_49_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_49_WIDTH     1
#define PMB_EDC_CLR_ABO_49_SHIFT     19
#define PMB_EDC_CLR_ABO_49_SIGNED    0

#define PMB_EDC_MODE_49_MASK         0x00E00000UL
#define PMB_EDC_MODE_49_WIDTH        3
#define PMB_EDC_MODE_49_SHIFT        21
#define PMB_EDC_MODE_49_SIGNED       0

/* Register EDC_PERIP_AGEN5_49 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_49     0x0634
#define ABS_PMB_EDC_PERIP_AGEN5_49 0xA5013634UL

#define PMB_EDC_N1_49_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_49_WIDTH        24
#define PMB_EDC_N1_49_SHIFT        0
#define PMB_EDC_N1_49_SIGNED       0

/* Register EDC_PERIP_AGEN6_49 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_49     0x0638
#define ABS_PMB_EDC_PERIP_AGEN6_49 0xA5013638UL

#define PMB_EDC_N2_49_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_49_WIDTH        24
#define PMB_EDC_N2_49_SHIFT        0
#define PMB_EDC_N2_49_SIGNED       0

/* Register EDC_PERIP_AGEN7_49 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_49      0x063C
#define ABS_PMB_EDC_PERIP_AGEN7_49  0xA501363CUL

#define PMB_EDC_LP0_49_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_49_WIDTH        16
#define PMB_EDC_LP0_49_SHIFT        0
#define PMB_EDC_LP0_49_SIGNED       0

#define PMB_EDC_LP1_49_MASK         0x003F0000UL
#define PMB_EDC_LP1_49_WIDTH        6
#define PMB_EDC_LP1_49_SHIFT        16
#define PMB_EDC_LP1_49_SIGNED       0

#define PMB_EDC_LINK_MODE_49_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_49_WIDTH  2
#define PMB_EDC_LINK_MODE_49_SHIFT  22
#define PMB_EDC_LINK_MODE_49_SIGNED 0

/* Register EDC_PERIP_BASIC0_50 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_50         0x0640
#define ABS_PMB_EDC_PERIP_BASIC0_50     0xA5013640UL

#define PMB_EDC_LATCHED_RESET_50_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_50_WIDTH  1
#define PMB_EDC_LATCHED_RESET_50_SHIFT  0
#define PMB_EDC_LATCHED_RESET_50_SIGNED 0

#define PMB_EDC_PULSED_RESET_50_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_50_WIDTH   1
#define PMB_EDC_PULSED_RESET_50_SHIFT   1
#define PMB_EDC_PULSED_RESET_50_SIGNED  0

#define PMB_EDC_PA_EXT_50_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_50_WIDTH         1
#define PMB_EDC_PA_EXT_50_SHIFT         2
#define PMB_EDC_PA_EXT_50_SIGNED        0

#define PMB_EDC_FINE_RATE_50_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_50_WIDTH      2
#define PMB_EDC_FINE_RATE_50_SHIFT      3
#define PMB_EDC_FINE_RATE_50_SIGNED     0

#define PMB_EDC_PER_BUS_50_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_50_WIDTH        1
#define PMB_EDC_PER_BUS_50_SHIFT        5
#define PMB_EDC_PER_BUS_50_SIGNED       0

#define PMB_EDC_TFR_MODE_50_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_50_WIDTH       3
#define PMB_EDC_TFR_MODE_50_SHIFT       6
#define PMB_EDC_TFR_MODE_50_SIGNED      0

#define PMB_EDC_EOP_MASK_50_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_50_WIDTH       1
#define PMB_EDC_EOP_MASK_50_SHIFT       9
#define PMB_EDC_EOP_MASK_50_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_50_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_50_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_50_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_50_SIGNED 0

#define PMB_EDC_EOP_MODE_50_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_50_WIDTH       2
#define PMB_EDC_EOP_MODE_50_SHIFT       11
#define PMB_EDC_EOP_MODE_50_SIGNED      0

#define PMB_EDC_DISCARD_OP_50_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_50_WIDTH     1
#define PMB_EDC_DISCARD_OP_50_SHIFT     13
#define PMB_EDC_DISCARD_OP_50_SIGNED    0

#define PMB_EDC_INCR_50_MASK            0x00004000UL
#define PMB_EDC_INCR_50_WIDTH           1
#define PMB_EDC_INCR_50_SHIFT           14
#define PMB_EDC_INCR_50_SIGNED          0

#define PMB_EDC_BITREV_50_MASK          0x00008000UL
#define PMB_EDC_BITREV_50_WIDTH         1
#define PMB_EDC_BITREV_50_SHIFT         15
#define PMB_EDC_BITREV_50_SIGNED        0

#define PMB_EDC_COARSE_RATE_50_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_50_WIDTH    3
#define PMB_EDC_COARSE_RATE_50_SHIFT    16
#define PMB_EDC_COARSE_RATE_50_SIGNED   0

#define PMB_EDC_PALIGN_50_MASK          0x00080000UL
#define PMB_EDC_PALIGN_50_WIDTH         1
#define PMB_EDC_PALIGN_50_SHIFT         19
#define PMB_EDC_PALIGN_50_SIGNED        0

#define PMB_EDC_PW_50_MASK              0x00300000UL
#define PMB_EDC_PW_50_WIDTH             2
#define PMB_EDC_PW_50_SHIFT             20
#define PMB_EDC_PW_50_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_50_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_50_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_50_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_50_SIGNED  0

#define PMB_EDC_MEM_BSWAP_50_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_50_WIDTH      1
#define PMB_EDC_MEM_BSWAP_50_SHIFT      23
#define PMB_EDC_MEM_BSWAP_50_SIGNED     0

/* Register EDC_PERIP_BASIC1_50 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_50     0x0644
#define ABS_PMB_EDC_PERIP_BASIC1_50 0xA5013644UL

#define PMB_EDC_ITEMS_50_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_50_WIDTH      16
#define PMB_EDC_ITEMS_50_SHIFT      0
#define PMB_EDC_ITEMS_50_SIGNED     0

#define PMB_EDC_TRANSFERS_50_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_50_WIDTH  8
#define PMB_EDC_TRANSFERS_50_SHIFT  16
#define PMB_EDC_TRANSFERS_50_SIGNED 0

/* Register EDC_PERIP_BASIC2_50 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_50     0x0648
#define ABS_PMB_EDC_PERIP_BASIC2_50 0xA5013648UL

#define PMB_EDC_PA_50_MASK          0x0000FFFFUL
#define PMB_EDC_PA_50_WIDTH         16
#define PMB_EDC_PA_50_SHIFT         0
#define PMB_EDC_PA_50_SIGNED        0

#define PMB_EDC_ECN_50_MASK         0x003F0000UL
#define PMB_EDC_ECN_50_WIDTH        6
#define PMB_EDC_ECN_50_SHIFT        16
#define PMB_EDC_ECN_50_SIGNED       0

/* Register EDC_PERIP_BASIC3_50 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_50     0x064C
#define ABS_PMB_EDC_PERIP_BASIC3_50 0xA501364CUL

#define PMB_EDC_MA_50_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_50_WIDTH         24
#define PMB_EDC_MA_50_SHIFT         0
#define PMB_EDC_MA_50_SIGNED        0

/* Register EDC_PERIP_AGEN4_50 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_50       0x0650
#define ABS_PMB_EDC_PERIP_AGEN4_50   0xA5013650UL

#define PMB_EDC_N0_50_MASK           0x0000FFFFUL
#define PMB_EDC_N0_50_WIDTH          16
#define PMB_EDC_N0_50_SHIFT          0
#define PMB_EDC_N0_50_SIGNED         0

#define PMB_EDC_BUS_BYTES_50_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_50_WIDTH   1
#define PMB_EDC_BUS_BYTES_50_SHIFT   16
#define PMB_EDC_BUS_BYTES_50_SIGNED  0

#define PMB_EDC_ITEM_BYTES_50_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_50_WIDTH  2
#define PMB_EDC_ITEM_BYTES_50_SHIFT  17
#define PMB_EDC_ITEM_BYTES_50_SIGNED 0

#define PMB_EDC_CLR_ABO_50_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_50_WIDTH     1
#define PMB_EDC_CLR_ABO_50_SHIFT     19
#define PMB_EDC_CLR_ABO_50_SIGNED    0

#define PMB_EDC_MODE_50_MASK         0x00E00000UL
#define PMB_EDC_MODE_50_WIDTH        3
#define PMB_EDC_MODE_50_SHIFT        21
#define PMB_EDC_MODE_50_SIGNED       0

/* Register EDC_PERIP_AGEN5_50 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_50     0x0654
#define ABS_PMB_EDC_PERIP_AGEN5_50 0xA5013654UL

#define PMB_EDC_N1_50_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_50_WIDTH        24
#define PMB_EDC_N1_50_SHIFT        0
#define PMB_EDC_N1_50_SIGNED       0

/* Register EDC_PERIP_AGEN6_50 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_50     0x0658
#define ABS_PMB_EDC_PERIP_AGEN6_50 0xA5013658UL

#define PMB_EDC_N2_50_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_50_WIDTH        24
#define PMB_EDC_N2_50_SHIFT        0
#define PMB_EDC_N2_50_SIGNED       0

/* Register EDC_PERIP_AGEN7_50 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_50      0x065C
#define ABS_PMB_EDC_PERIP_AGEN7_50  0xA501365CUL

#define PMB_EDC_LP0_50_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_50_WIDTH        16
#define PMB_EDC_LP0_50_SHIFT        0
#define PMB_EDC_LP0_50_SIGNED       0

#define PMB_EDC_LP1_50_MASK         0x003F0000UL
#define PMB_EDC_LP1_50_WIDTH        6
#define PMB_EDC_LP1_50_SHIFT        16
#define PMB_EDC_LP1_50_SIGNED       0

#define PMB_EDC_LINK_MODE_50_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_50_WIDTH  2
#define PMB_EDC_LINK_MODE_50_SHIFT  22
#define PMB_EDC_LINK_MODE_50_SIGNED 0

/* Register EDC_PERIP_BASIC0_51 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_51         0x0660
#define ABS_PMB_EDC_PERIP_BASIC0_51     0xA5013660UL

#define PMB_EDC_LATCHED_RESET_51_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_51_WIDTH  1
#define PMB_EDC_LATCHED_RESET_51_SHIFT  0
#define PMB_EDC_LATCHED_RESET_51_SIGNED 0

#define PMB_EDC_PULSED_RESET_51_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_51_WIDTH   1
#define PMB_EDC_PULSED_RESET_51_SHIFT   1
#define PMB_EDC_PULSED_RESET_51_SIGNED  0

#define PMB_EDC_PA_EXT_51_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_51_WIDTH         1
#define PMB_EDC_PA_EXT_51_SHIFT         2
#define PMB_EDC_PA_EXT_51_SIGNED        0

#define PMB_EDC_FINE_RATE_51_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_51_WIDTH      2
#define PMB_EDC_FINE_RATE_51_SHIFT      3
#define PMB_EDC_FINE_RATE_51_SIGNED     0

#define PMB_EDC_PER_BUS_51_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_51_WIDTH        1
#define PMB_EDC_PER_BUS_51_SHIFT        5
#define PMB_EDC_PER_BUS_51_SIGNED       0

#define PMB_EDC_TFR_MODE_51_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_51_WIDTH       3
#define PMB_EDC_TFR_MODE_51_SHIFT       6
#define PMB_EDC_TFR_MODE_51_SIGNED      0

#define PMB_EDC_EOP_MASK_51_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_51_WIDTH       1
#define PMB_EDC_EOP_MASK_51_SHIFT       9
#define PMB_EDC_EOP_MASK_51_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_51_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_51_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_51_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_51_SIGNED 0

#define PMB_EDC_EOP_MODE_51_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_51_WIDTH       2
#define PMB_EDC_EOP_MODE_51_SHIFT       11
#define PMB_EDC_EOP_MODE_51_SIGNED      0

#define PMB_EDC_DISCARD_OP_51_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_51_WIDTH     1
#define PMB_EDC_DISCARD_OP_51_SHIFT     13
#define PMB_EDC_DISCARD_OP_51_SIGNED    0

#define PMB_EDC_INCR_51_MASK            0x00004000UL
#define PMB_EDC_INCR_51_WIDTH           1
#define PMB_EDC_INCR_51_SHIFT           14
#define PMB_EDC_INCR_51_SIGNED          0

#define PMB_EDC_BITREV_51_MASK          0x00008000UL
#define PMB_EDC_BITREV_51_WIDTH         1
#define PMB_EDC_BITREV_51_SHIFT         15
#define PMB_EDC_BITREV_51_SIGNED        0

#define PMB_EDC_COARSE_RATE_51_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_51_WIDTH    3
#define PMB_EDC_COARSE_RATE_51_SHIFT    16
#define PMB_EDC_COARSE_RATE_51_SIGNED   0

#define PMB_EDC_PALIGN_51_MASK          0x00080000UL
#define PMB_EDC_PALIGN_51_WIDTH         1
#define PMB_EDC_PALIGN_51_SHIFT         19
#define PMB_EDC_PALIGN_51_SIGNED        0

#define PMB_EDC_PW_51_MASK              0x00300000UL
#define PMB_EDC_PW_51_WIDTH             2
#define PMB_EDC_PW_51_SHIFT             20
#define PMB_EDC_PW_51_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_51_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_51_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_51_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_51_SIGNED  0

#define PMB_EDC_MEM_BSWAP_51_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_51_WIDTH      1
#define PMB_EDC_MEM_BSWAP_51_SHIFT      23
#define PMB_EDC_MEM_BSWAP_51_SIGNED     0

/* Register EDC_PERIP_BASIC1_51 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_51     0x0664
#define ABS_PMB_EDC_PERIP_BASIC1_51 0xA5013664UL

#define PMB_EDC_ITEMS_51_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_51_WIDTH      16
#define PMB_EDC_ITEMS_51_SHIFT      0
#define PMB_EDC_ITEMS_51_SIGNED     0

#define PMB_EDC_TRANSFERS_51_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_51_WIDTH  8
#define PMB_EDC_TRANSFERS_51_SHIFT  16
#define PMB_EDC_TRANSFERS_51_SIGNED 0

/* Register EDC_PERIP_BASIC2_51 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_51     0x0668
#define ABS_PMB_EDC_PERIP_BASIC2_51 0xA5013668UL

#define PMB_EDC_PA_51_MASK          0x0000FFFFUL
#define PMB_EDC_PA_51_WIDTH         16
#define PMB_EDC_PA_51_SHIFT         0
#define PMB_EDC_PA_51_SIGNED        0

#define PMB_EDC_ECN_51_MASK         0x003F0000UL
#define PMB_EDC_ECN_51_WIDTH        6
#define PMB_EDC_ECN_51_SHIFT        16
#define PMB_EDC_ECN_51_SIGNED       0

/* Register EDC_PERIP_BASIC3_51 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_51     0x066C
#define ABS_PMB_EDC_PERIP_BASIC3_51 0xA501366CUL

#define PMB_EDC_MA_51_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_51_WIDTH         24
#define PMB_EDC_MA_51_SHIFT         0
#define PMB_EDC_MA_51_SIGNED        0

/* Register EDC_PERIP_AGEN4_51 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_51       0x0670
#define ABS_PMB_EDC_PERIP_AGEN4_51   0xA5013670UL

#define PMB_EDC_N0_51_MASK           0x0000FFFFUL
#define PMB_EDC_N0_51_WIDTH          16
#define PMB_EDC_N0_51_SHIFT          0
#define PMB_EDC_N0_51_SIGNED         0

#define PMB_EDC_BUS_BYTES_51_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_51_WIDTH   1
#define PMB_EDC_BUS_BYTES_51_SHIFT   16
#define PMB_EDC_BUS_BYTES_51_SIGNED  0

#define PMB_EDC_ITEM_BYTES_51_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_51_WIDTH  2
#define PMB_EDC_ITEM_BYTES_51_SHIFT  17
#define PMB_EDC_ITEM_BYTES_51_SIGNED 0

#define PMB_EDC_CLR_ABO_51_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_51_WIDTH     1
#define PMB_EDC_CLR_ABO_51_SHIFT     19
#define PMB_EDC_CLR_ABO_51_SIGNED    0

#define PMB_EDC_MODE_51_MASK         0x00E00000UL
#define PMB_EDC_MODE_51_WIDTH        3
#define PMB_EDC_MODE_51_SHIFT        21
#define PMB_EDC_MODE_51_SIGNED       0

/* Register EDC_PERIP_AGEN5_51 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_51     0x0674
#define ABS_PMB_EDC_PERIP_AGEN5_51 0xA5013674UL

#define PMB_EDC_N1_51_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_51_WIDTH        24
#define PMB_EDC_N1_51_SHIFT        0
#define PMB_EDC_N1_51_SIGNED       0

/* Register EDC_PERIP_AGEN6_51 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_51     0x0678
#define ABS_PMB_EDC_PERIP_AGEN6_51 0xA5013678UL

#define PMB_EDC_N2_51_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_51_WIDTH        24
#define PMB_EDC_N2_51_SHIFT        0
#define PMB_EDC_N2_51_SIGNED       0

/* Register EDC_PERIP_AGEN7_51 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_51      0x067C
#define ABS_PMB_EDC_PERIP_AGEN7_51  0xA501367CUL

#define PMB_EDC_LP0_51_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_51_WIDTH        16
#define PMB_EDC_LP0_51_SHIFT        0
#define PMB_EDC_LP0_51_SIGNED       0

#define PMB_EDC_LP1_51_MASK         0x003F0000UL
#define PMB_EDC_LP1_51_WIDTH        6
#define PMB_EDC_LP1_51_SHIFT        16
#define PMB_EDC_LP1_51_SIGNED       0

#define PMB_EDC_LINK_MODE_51_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_51_WIDTH  2
#define PMB_EDC_LINK_MODE_51_SHIFT  22
#define PMB_EDC_LINK_MODE_51_SIGNED 0

/* Register EDC_PERIP_BASIC0_52 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_52         0x0680
#define ABS_PMB_EDC_PERIP_BASIC0_52     0xA5013680UL

#define PMB_EDC_LATCHED_RESET_52_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_52_WIDTH  1
#define PMB_EDC_LATCHED_RESET_52_SHIFT  0
#define PMB_EDC_LATCHED_RESET_52_SIGNED 0

#define PMB_EDC_PULSED_RESET_52_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_52_WIDTH   1
#define PMB_EDC_PULSED_RESET_52_SHIFT   1
#define PMB_EDC_PULSED_RESET_52_SIGNED  0

#define PMB_EDC_PA_EXT_52_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_52_WIDTH         1
#define PMB_EDC_PA_EXT_52_SHIFT         2
#define PMB_EDC_PA_EXT_52_SIGNED        0

#define PMB_EDC_FINE_RATE_52_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_52_WIDTH      2
#define PMB_EDC_FINE_RATE_52_SHIFT      3
#define PMB_EDC_FINE_RATE_52_SIGNED     0

#define PMB_EDC_PER_BUS_52_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_52_WIDTH        1
#define PMB_EDC_PER_BUS_52_SHIFT        5
#define PMB_EDC_PER_BUS_52_SIGNED       0

#define PMB_EDC_TFR_MODE_52_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_52_WIDTH       3
#define PMB_EDC_TFR_MODE_52_SHIFT       6
#define PMB_EDC_TFR_MODE_52_SIGNED      0

#define PMB_EDC_EOP_MASK_52_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_52_WIDTH       1
#define PMB_EDC_EOP_MASK_52_SHIFT       9
#define PMB_EDC_EOP_MASK_52_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_52_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_52_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_52_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_52_SIGNED 0

#define PMB_EDC_EOP_MODE_52_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_52_WIDTH       2
#define PMB_EDC_EOP_MODE_52_SHIFT       11
#define PMB_EDC_EOP_MODE_52_SIGNED      0

#define PMB_EDC_DISCARD_OP_52_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_52_WIDTH     1
#define PMB_EDC_DISCARD_OP_52_SHIFT     13
#define PMB_EDC_DISCARD_OP_52_SIGNED    0

#define PMB_EDC_INCR_52_MASK            0x00004000UL
#define PMB_EDC_INCR_52_WIDTH           1
#define PMB_EDC_INCR_52_SHIFT           14
#define PMB_EDC_INCR_52_SIGNED          0

#define PMB_EDC_BITREV_52_MASK          0x00008000UL
#define PMB_EDC_BITREV_52_WIDTH         1
#define PMB_EDC_BITREV_52_SHIFT         15
#define PMB_EDC_BITREV_52_SIGNED        0

#define PMB_EDC_COARSE_RATE_52_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_52_WIDTH    3
#define PMB_EDC_COARSE_RATE_52_SHIFT    16
#define PMB_EDC_COARSE_RATE_52_SIGNED   0

#define PMB_EDC_PALIGN_52_MASK          0x00080000UL
#define PMB_EDC_PALIGN_52_WIDTH         1
#define PMB_EDC_PALIGN_52_SHIFT         19
#define PMB_EDC_PALIGN_52_SIGNED        0

#define PMB_EDC_PW_52_MASK              0x00300000UL
#define PMB_EDC_PW_52_WIDTH             2
#define PMB_EDC_PW_52_SHIFT             20
#define PMB_EDC_PW_52_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_52_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_52_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_52_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_52_SIGNED  0

#define PMB_EDC_MEM_BSWAP_52_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_52_WIDTH      1
#define PMB_EDC_MEM_BSWAP_52_SHIFT      23
#define PMB_EDC_MEM_BSWAP_52_SIGNED     0

/* Register EDC_PERIP_BASIC1_52 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_52     0x0684
#define ABS_PMB_EDC_PERIP_BASIC1_52 0xA5013684UL

#define PMB_EDC_ITEMS_52_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_52_WIDTH      16
#define PMB_EDC_ITEMS_52_SHIFT      0
#define PMB_EDC_ITEMS_52_SIGNED     0

#define PMB_EDC_TRANSFERS_52_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_52_WIDTH  8
#define PMB_EDC_TRANSFERS_52_SHIFT  16
#define PMB_EDC_TRANSFERS_52_SIGNED 0

/* Register EDC_PERIP_BASIC2_52 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_52     0x0688
#define ABS_PMB_EDC_PERIP_BASIC2_52 0xA5013688UL

#define PMB_EDC_PA_52_MASK          0x0000FFFFUL
#define PMB_EDC_PA_52_WIDTH         16
#define PMB_EDC_PA_52_SHIFT         0
#define PMB_EDC_PA_52_SIGNED        0

#define PMB_EDC_ECN_52_MASK         0x003F0000UL
#define PMB_EDC_ECN_52_WIDTH        6
#define PMB_EDC_ECN_52_SHIFT        16
#define PMB_EDC_ECN_52_SIGNED       0

/* Register EDC_PERIP_BASIC3_52 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_52     0x068C
#define ABS_PMB_EDC_PERIP_BASIC3_52 0xA501368CUL

#define PMB_EDC_MA_52_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_52_WIDTH         24
#define PMB_EDC_MA_52_SHIFT         0
#define PMB_EDC_MA_52_SIGNED        0

/* Register EDC_PERIP_AGEN4_52 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_52       0x0690
#define ABS_PMB_EDC_PERIP_AGEN4_52   0xA5013690UL

#define PMB_EDC_N0_52_MASK           0x0000FFFFUL
#define PMB_EDC_N0_52_WIDTH          16
#define PMB_EDC_N0_52_SHIFT          0
#define PMB_EDC_N0_52_SIGNED         0

#define PMB_EDC_BUS_BYTES_52_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_52_WIDTH   1
#define PMB_EDC_BUS_BYTES_52_SHIFT   16
#define PMB_EDC_BUS_BYTES_52_SIGNED  0

#define PMB_EDC_ITEM_BYTES_52_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_52_WIDTH  2
#define PMB_EDC_ITEM_BYTES_52_SHIFT  17
#define PMB_EDC_ITEM_BYTES_52_SIGNED 0

#define PMB_EDC_CLR_ABO_52_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_52_WIDTH     1
#define PMB_EDC_CLR_ABO_52_SHIFT     19
#define PMB_EDC_CLR_ABO_52_SIGNED    0

#define PMB_EDC_MODE_52_MASK         0x00E00000UL
#define PMB_EDC_MODE_52_WIDTH        3
#define PMB_EDC_MODE_52_SHIFT        21
#define PMB_EDC_MODE_52_SIGNED       0

/* Register EDC_PERIP_AGEN5_52 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_52     0x0694
#define ABS_PMB_EDC_PERIP_AGEN5_52 0xA5013694UL

#define PMB_EDC_N1_52_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_52_WIDTH        24
#define PMB_EDC_N1_52_SHIFT        0
#define PMB_EDC_N1_52_SIGNED       0

/* Register EDC_PERIP_AGEN6_52 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_52     0x0698
#define ABS_PMB_EDC_PERIP_AGEN6_52 0xA5013698UL

#define PMB_EDC_N2_52_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_52_WIDTH        24
#define PMB_EDC_N2_52_SHIFT        0
#define PMB_EDC_N2_52_SIGNED       0

/* Register EDC_PERIP_AGEN7_52 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_52      0x069C
#define ABS_PMB_EDC_PERIP_AGEN7_52  0xA501369CUL

#define PMB_EDC_LP0_52_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_52_WIDTH        16
#define PMB_EDC_LP0_52_SHIFT        0
#define PMB_EDC_LP0_52_SIGNED       0

#define PMB_EDC_LP1_52_MASK         0x003F0000UL
#define PMB_EDC_LP1_52_WIDTH        6
#define PMB_EDC_LP1_52_SHIFT        16
#define PMB_EDC_LP1_52_SIGNED       0

#define PMB_EDC_LINK_MODE_52_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_52_WIDTH  2
#define PMB_EDC_LINK_MODE_52_SHIFT  22
#define PMB_EDC_LINK_MODE_52_SIGNED 0

/* Register EDC_PERIP_BASIC0_53 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_53         0x06A0
#define ABS_PMB_EDC_PERIP_BASIC0_53     0xA50136A0UL

#define PMB_EDC_LATCHED_RESET_53_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_53_WIDTH  1
#define PMB_EDC_LATCHED_RESET_53_SHIFT  0
#define PMB_EDC_LATCHED_RESET_53_SIGNED 0

#define PMB_EDC_PULSED_RESET_53_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_53_WIDTH   1
#define PMB_EDC_PULSED_RESET_53_SHIFT   1
#define PMB_EDC_PULSED_RESET_53_SIGNED  0

#define PMB_EDC_PA_EXT_53_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_53_WIDTH         1
#define PMB_EDC_PA_EXT_53_SHIFT         2
#define PMB_EDC_PA_EXT_53_SIGNED        0

#define PMB_EDC_FINE_RATE_53_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_53_WIDTH      2
#define PMB_EDC_FINE_RATE_53_SHIFT      3
#define PMB_EDC_FINE_RATE_53_SIGNED     0

#define PMB_EDC_PER_BUS_53_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_53_WIDTH        1
#define PMB_EDC_PER_BUS_53_SHIFT        5
#define PMB_EDC_PER_BUS_53_SIGNED       0

#define PMB_EDC_TFR_MODE_53_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_53_WIDTH       3
#define PMB_EDC_TFR_MODE_53_SHIFT       6
#define PMB_EDC_TFR_MODE_53_SIGNED      0

#define PMB_EDC_EOP_MASK_53_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_53_WIDTH       1
#define PMB_EDC_EOP_MASK_53_SHIFT       9
#define PMB_EDC_EOP_MASK_53_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_53_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_53_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_53_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_53_SIGNED 0

#define PMB_EDC_EOP_MODE_53_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_53_WIDTH       2
#define PMB_EDC_EOP_MODE_53_SHIFT       11
#define PMB_EDC_EOP_MODE_53_SIGNED      0

#define PMB_EDC_DISCARD_OP_53_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_53_WIDTH     1
#define PMB_EDC_DISCARD_OP_53_SHIFT     13
#define PMB_EDC_DISCARD_OP_53_SIGNED    0

#define PMB_EDC_INCR_53_MASK            0x00004000UL
#define PMB_EDC_INCR_53_WIDTH           1
#define PMB_EDC_INCR_53_SHIFT           14
#define PMB_EDC_INCR_53_SIGNED          0

#define PMB_EDC_BITREV_53_MASK          0x00008000UL
#define PMB_EDC_BITREV_53_WIDTH         1
#define PMB_EDC_BITREV_53_SHIFT         15
#define PMB_EDC_BITREV_53_SIGNED        0

#define PMB_EDC_COARSE_RATE_53_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_53_WIDTH    3
#define PMB_EDC_COARSE_RATE_53_SHIFT    16
#define PMB_EDC_COARSE_RATE_53_SIGNED   0

#define PMB_EDC_PALIGN_53_MASK          0x00080000UL
#define PMB_EDC_PALIGN_53_WIDTH         1
#define PMB_EDC_PALIGN_53_SHIFT         19
#define PMB_EDC_PALIGN_53_SIGNED        0

#define PMB_EDC_PW_53_MASK              0x00300000UL
#define PMB_EDC_PW_53_WIDTH             2
#define PMB_EDC_PW_53_SHIFT             20
#define PMB_EDC_PW_53_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_53_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_53_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_53_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_53_SIGNED  0

#define PMB_EDC_MEM_BSWAP_53_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_53_WIDTH      1
#define PMB_EDC_MEM_BSWAP_53_SHIFT      23
#define PMB_EDC_MEM_BSWAP_53_SIGNED     0

/* Register EDC_PERIP_BASIC1_53 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_53     0x06A4
#define ABS_PMB_EDC_PERIP_BASIC1_53 0xA50136A4UL

#define PMB_EDC_ITEMS_53_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_53_WIDTH      16
#define PMB_EDC_ITEMS_53_SHIFT      0
#define PMB_EDC_ITEMS_53_SIGNED     0

#define PMB_EDC_TRANSFERS_53_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_53_WIDTH  8
#define PMB_EDC_TRANSFERS_53_SHIFT  16
#define PMB_EDC_TRANSFERS_53_SIGNED 0

/* Register EDC_PERIP_BASIC2_53 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_53     0x06A8
#define ABS_PMB_EDC_PERIP_BASIC2_53 0xA50136A8UL

#define PMB_EDC_PA_53_MASK          0x0000FFFFUL
#define PMB_EDC_PA_53_WIDTH         16
#define PMB_EDC_PA_53_SHIFT         0
#define PMB_EDC_PA_53_SIGNED        0

#define PMB_EDC_ECN_53_MASK         0x003F0000UL
#define PMB_EDC_ECN_53_WIDTH        6
#define PMB_EDC_ECN_53_SHIFT        16
#define PMB_EDC_ECN_53_SIGNED       0

/* Register EDC_PERIP_BASIC3_53 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_53     0x06AC
#define ABS_PMB_EDC_PERIP_BASIC3_53 0xA50136ACUL

#define PMB_EDC_MA_53_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_53_WIDTH         24
#define PMB_EDC_MA_53_SHIFT         0
#define PMB_EDC_MA_53_SIGNED        0

/* Register EDC_PERIP_AGEN4_53 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_53       0x06B0
#define ABS_PMB_EDC_PERIP_AGEN4_53   0xA50136B0UL

#define PMB_EDC_N0_53_MASK           0x0000FFFFUL
#define PMB_EDC_N0_53_WIDTH          16
#define PMB_EDC_N0_53_SHIFT          0
#define PMB_EDC_N0_53_SIGNED         0

#define PMB_EDC_BUS_BYTES_53_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_53_WIDTH   1
#define PMB_EDC_BUS_BYTES_53_SHIFT   16
#define PMB_EDC_BUS_BYTES_53_SIGNED  0

#define PMB_EDC_ITEM_BYTES_53_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_53_WIDTH  2
#define PMB_EDC_ITEM_BYTES_53_SHIFT  17
#define PMB_EDC_ITEM_BYTES_53_SIGNED 0

#define PMB_EDC_CLR_ABO_53_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_53_WIDTH     1
#define PMB_EDC_CLR_ABO_53_SHIFT     19
#define PMB_EDC_CLR_ABO_53_SIGNED    0

#define PMB_EDC_MODE_53_MASK         0x00E00000UL
#define PMB_EDC_MODE_53_WIDTH        3
#define PMB_EDC_MODE_53_SHIFT        21
#define PMB_EDC_MODE_53_SIGNED       0

/* Register EDC_PERIP_AGEN5_53 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_53     0x06B4
#define ABS_PMB_EDC_PERIP_AGEN5_53 0xA50136B4UL

#define PMB_EDC_N1_53_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_53_WIDTH        24
#define PMB_EDC_N1_53_SHIFT        0
#define PMB_EDC_N1_53_SIGNED       0

/* Register EDC_PERIP_AGEN6_53 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_53     0x06B8
#define ABS_PMB_EDC_PERIP_AGEN6_53 0xA50136B8UL

#define PMB_EDC_N2_53_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_53_WIDTH        24
#define PMB_EDC_N2_53_SHIFT        0
#define PMB_EDC_N2_53_SIGNED       0

/* Register EDC_PERIP_AGEN7_53 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_53      0x06BC
#define ABS_PMB_EDC_PERIP_AGEN7_53  0xA50136BCUL

#define PMB_EDC_LP0_53_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_53_WIDTH        16
#define PMB_EDC_LP0_53_SHIFT        0
#define PMB_EDC_LP0_53_SIGNED       0

#define PMB_EDC_LP1_53_MASK         0x003F0000UL
#define PMB_EDC_LP1_53_WIDTH        6
#define PMB_EDC_LP1_53_SHIFT        16
#define PMB_EDC_LP1_53_SIGNED       0

#define PMB_EDC_LINK_MODE_53_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_53_WIDTH  2
#define PMB_EDC_LINK_MODE_53_SHIFT  22
#define PMB_EDC_LINK_MODE_53_SIGNED 0

/* Register EDC_PERIP_BASIC0_54 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_54         0x06C0
#define ABS_PMB_EDC_PERIP_BASIC0_54     0xA50136C0UL

#define PMB_EDC_LATCHED_RESET_54_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_54_WIDTH  1
#define PMB_EDC_LATCHED_RESET_54_SHIFT  0
#define PMB_EDC_LATCHED_RESET_54_SIGNED 0

#define PMB_EDC_PULSED_RESET_54_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_54_WIDTH   1
#define PMB_EDC_PULSED_RESET_54_SHIFT   1
#define PMB_EDC_PULSED_RESET_54_SIGNED  0

#define PMB_EDC_PA_EXT_54_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_54_WIDTH         1
#define PMB_EDC_PA_EXT_54_SHIFT         2
#define PMB_EDC_PA_EXT_54_SIGNED        0

#define PMB_EDC_FINE_RATE_54_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_54_WIDTH      2
#define PMB_EDC_FINE_RATE_54_SHIFT      3
#define PMB_EDC_FINE_RATE_54_SIGNED     0

#define PMB_EDC_PER_BUS_54_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_54_WIDTH        1
#define PMB_EDC_PER_BUS_54_SHIFT        5
#define PMB_EDC_PER_BUS_54_SIGNED       0

#define PMB_EDC_TFR_MODE_54_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_54_WIDTH       3
#define PMB_EDC_TFR_MODE_54_SHIFT       6
#define PMB_EDC_TFR_MODE_54_SIGNED      0

#define PMB_EDC_EOP_MASK_54_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_54_WIDTH       1
#define PMB_EDC_EOP_MASK_54_SHIFT       9
#define PMB_EDC_EOP_MASK_54_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_54_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_54_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_54_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_54_SIGNED 0

#define PMB_EDC_EOP_MODE_54_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_54_WIDTH       2
#define PMB_EDC_EOP_MODE_54_SHIFT       11
#define PMB_EDC_EOP_MODE_54_SIGNED      0

#define PMB_EDC_DISCARD_OP_54_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_54_WIDTH     1
#define PMB_EDC_DISCARD_OP_54_SHIFT     13
#define PMB_EDC_DISCARD_OP_54_SIGNED    0

#define PMB_EDC_INCR_54_MASK            0x00004000UL
#define PMB_EDC_INCR_54_WIDTH           1
#define PMB_EDC_INCR_54_SHIFT           14
#define PMB_EDC_INCR_54_SIGNED          0

#define PMB_EDC_BITREV_54_MASK          0x00008000UL
#define PMB_EDC_BITREV_54_WIDTH         1
#define PMB_EDC_BITREV_54_SHIFT         15
#define PMB_EDC_BITREV_54_SIGNED        0

#define PMB_EDC_COARSE_RATE_54_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_54_WIDTH    3
#define PMB_EDC_COARSE_RATE_54_SHIFT    16
#define PMB_EDC_COARSE_RATE_54_SIGNED   0

#define PMB_EDC_PALIGN_54_MASK          0x00080000UL
#define PMB_EDC_PALIGN_54_WIDTH         1
#define PMB_EDC_PALIGN_54_SHIFT         19
#define PMB_EDC_PALIGN_54_SIGNED        0

#define PMB_EDC_PW_54_MASK              0x00300000UL
#define PMB_EDC_PW_54_WIDTH             2
#define PMB_EDC_PW_54_SHIFT             20
#define PMB_EDC_PW_54_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_54_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_54_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_54_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_54_SIGNED  0

#define PMB_EDC_MEM_BSWAP_54_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_54_WIDTH      1
#define PMB_EDC_MEM_BSWAP_54_SHIFT      23
#define PMB_EDC_MEM_BSWAP_54_SIGNED     0

/* Register EDC_PERIP_BASIC1_54 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_54     0x06C4
#define ABS_PMB_EDC_PERIP_BASIC1_54 0xA50136C4UL

#define PMB_EDC_ITEMS_54_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_54_WIDTH      16
#define PMB_EDC_ITEMS_54_SHIFT      0
#define PMB_EDC_ITEMS_54_SIGNED     0

#define PMB_EDC_TRANSFERS_54_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_54_WIDTH  8
#define PMB_EDC_TRANSFERS_54_SHIFT  16
#define PMB_EDC_TRANSFERS_54_SIGNED 0

/* Register EDC_PERIP_BASIC2_54 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_54     0x06C8
#define ABS_PMB_EDC_PERIP_BASIC2_54 0xA50136C8UL

#define PMB_EDC_PA_54_MASK          0x0000FFFFUL
#define PMB_EDC_PA_54_WIDTH         16
#define PMB_EDC_PA_54_SHIFT         0
#define PMB_EDC_PA_54_SIGNED        0

#define PMB_EDC_ECN_54_MASK         0x003F0000UL
#define PMB_EDC_ECN_54_WIDTH        6
#define PMB_EDC_ECN_54_SHIFT        16
#define PMB_EDC_ECN_54_SIGNED       0

/* Register EDC_PERIP_BASIC3_54 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_54     0x06CC
#define ABS_PMB_EDC_PERIP_BASIC3_54 0xA50136CCUL

#define PMB_EDC_MA_54_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_54_WIDTH         24
#define PMB_EDC_MA_54_SHIFT         0
#define PMB_EDC_MA_54_SIGNED        0

/* Register EDC_PERIP_AGEN4_54 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_54       0x06D0
#define ABS_PMB_EDC_PERIP_AGEN4_54   0xA50136D0UL

#define PMB_EDC_N0_54_MASK           0x0000FFFFUL
#define PMB_EDC_N0_54_WIDTH          16
#define PMB_EDC_N0_54_SHIFT          0
#define PMB_EDC_N0_54_SIGNED         0

#define PMB_EDC_BUS_BYTES_54_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_54_WIDTH   1
#define PMB_EDC_BUS_BYTES_54_SHIFT   16
#define PMB_EDC_BUS_BYTES_54_SIGNED  0

#define PMB_EDC_ITEM_BYTES_54_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_54_WIDTH  2
#define PMB_EDC_ITEM_BYTES_54_SHIFT  17
#define PMB_EDC_ITEM_BYTES_54_SIGNED 0

#define PMB_EDC_CLR_ABO_54_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_54_WIDTH     1
#define PMB_EDC_CLR_ABO_54_SHIFT     19
#define PMB_EDC_CLR_ABO_54_SIGNED    0

#define PMB_EDC_MODE_54_MASK         0x00E00000UL
#define PMB_EDC_MODE_54_WIDTH        3
#define PMB_EDC_MODE_54_SHIFT        21
#define PMB_EDC_MODE_54_SIGNED       0

/* Register EDC_PERIP_AGEN5_54 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_54     0x06D4
#define ABS_PMB_EDC_PERIP_AGEN5_54 0xA50136D4UL

#define PMB_EDC_N1_54_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_54_WIDTH        24
#define PMB_EDC_N1_54_SHIFT        0
#define PMB_EDC_N1_54_SIGNED       0

/* Register EDC_PERIP_AGEN6_54 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_54     0x06D8
#define ABS_PMB_EDC_PERIP_AGEN6_54 0xA50136D8UL

#define PMB_EDC_N2_54_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_54_WIDTH        24
#define PMB_EDC_N2_54_SHIFT        0
#define PMB_EDC_N2_54_SIGNED       0

/* Register EDC_PERIP_AGEN7_54 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_54      0x06DC
#define ABS_PMB_EDC_PERIP_AGEN7_54  0xA50136DCUL

#define PMB_EDC_LP0_54_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_54_WIDTH        16
#define PMB_EDC_LP0_54_SHIFT        0
#define PMB_EDC_LP0_54_SIGNED       0

#define PMB_EDC_LP1_54_MASK         0x003F0000UL
#define PMB_EDC_LP1_54_WIDTH        6
#define PMB_EDC_LP1_54_SHIFT        16
#define PMB_EDC_LP1_54_SIGNED       0

#define PMB_EDC_LINK_MODE_54_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_54_WIDTH  2
#define PMB_EDC_LINK_MODE_54_SHIFT  22
#define PMB_EDC_LINK_MODE_54_SIGNED 0

/* Register EDC_PERIP_BASIC0_55 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_55         0x06E0
#define ABS_PMB_EDC_PERIP_BASIC0_55     0xA50136E0UL

#define PMB_EDC_LATCHED_RESET_55_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_55_WIDTH  1
#define PMB_EDC_LATCHED_RESET_55_SHIFT  0
#define PMB_EDC_LATCHED_RESET_55_SIGNED 0

#define PMB_EDC_PULSED_RESET_55_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_55_WIDTH   1
#define PMB_EDC_PULSED_RESET_55_SHIFT   1
#define PMB_EDC_PULSED_RESET_55_SIGNED  0

#define PMB_EDC_PA_EXT_55_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_55_WIDTH         1
#define PMB_EDC_PA_EXT_55_SHIFT         2
#define PMB_EDC_PA_EXT_55_SIGNED        0

#define PMB_EDC_FINE_RATE_55_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_55_WIDTH      2
#define PMB_EDC_FINE_RATE_55_SHIFT      3
#define PMB_EDC_FINE_RATE_55_SIGNED     0

#define PMB_EDC_PER_BUS_55_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_55_WIDTH        1
#define PMB_EDC_PER_BUS_55_SHIFT        5
#define PMB_EDC_PER_BUS_55_SIGNED       0

#define PMB_EDC_TFR_MODE_55_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_55_WIDTH       3
#define PMB_EDC_TFR_MODE_55_SHIFT       6
#define PMB_EDC_TFR_MODE_55_SIGNED      0

#define PMB_EDC_EOP_MASK_55_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_55_WIDTH       1
#define PMB_EDC_EOP_MASK_55_SHIFT       9
#define PMB_EDC_EOP_MASK_55_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_55_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_55_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_55_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_55_SIGNED 0

#define PMB_EDC_EOP_MODE_55_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_55_WIDTH       2
#define PMB_EDC_EOP_MODE_55_SHIFT       11
#define PMB_EDC_EOP_MODE_55_SIGNED      0

#define PMB_EDC_DISCARD_OP_55_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_55_WIDTH     1
#define PMB_EDC_DISCARD_OP_55_SHIFT     13
#define PMB_EDC_DISCARD_OP_55_SIGNED    0

#define PMB_EDC_INCR_55_MASK            0x00004000UL
#define PMB_EDC_INCR_55_WIDTH           1
#define PMB_EDC_INCR_55_SHIFT           14
#define PMB_EDC_INCR_55_SIGNED          0

#define PMB_EDC_BITREV_55_MASK          0x00008000UL
#define PMB_EDC_BITREV_55_WIDTH         1
#define PMB_EDC_BITREV_55_SHIFT         15
#define PMB_EDC_BITREV_55_SIGNED        0

#define PMB_EDC_COARSE_RATE_55_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_55_WIDTH    3
#define PMB_EDC_COARSE_RATE_55_SHIFT    16
#define PMB_EDC_COARSE_RATE_55_SIGNED   0

#define PMB_EDC_PALIGN_55_MASK          0x00080000UL
#define PMB_EDC_PALIGN_55_WIDTH         1
#define PMB_EDC_PALIGN_55_SHIFT         19
#define PMB_EDC_PALIGN_55_SIGNED        0

#define PMB_EDC_PW_55_MASK              0x00300000UL
#define PMB_EDC_PW_55_WIDTH             2
#define PMB_EDC_PW_55_SHIFT             20
#define PMB_EDC_PW_55_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_55_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_55_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_55_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_55_SIGNED  0

#define PMB_EDC_MEM_BSWAP_55_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_55_WIDTH      1
#define PMB_EDC_MEM_BSWAP_55_SHIFT      23
#define PMB_EDC_MEM_BSWAP_55_SIGNED     0

/* Register EDC_PERIP_BASIC1_55 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_55     0x06E4
#define ABS_PMB_EDC_PERIP_BASIC1_55 0xA50136E4UL

#define PMB_EDC_ITEMS_55_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_55_WIDTH      16
#define PMB_EDC_ITEMS_55_SHIFT      0
#define PMB_EDC_ITEMS_55_SIGNED     0

#define PMB_EDC_TRANSFERS_55_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_55_WIDTH  8
#define PMB_EDC_TRANSFERS_55_SHIFT  16
#define PMB_EDC_TRANSFERS_55_SIGNED 0

/* Register EDC_PERIP_BASIC2_55 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_55     0x06E8
#define ABS_PMB_EDC_PERIP_BASIC2_55 0xA50136E8UL

#define PMB_EDC_PA_55_MASK          0x0000FFFFUL
#define PMB_EDC_PA_55_WIDTH         16
#define PMB_EDC_PA_55_SHIFT         0
#define PMB_EDC_PA_55_SIGNED        0

#define PMB_EDC_ECN_55_MASK         0x003F0000UL
#define PMB_EDC_ECN_55_WIDTH        6
#define PMB_EDC_ECN_55_SHIFT        16
#define PMB_EDC_ECN_55_SIGNED       0

/* Register EDC_PERIP_BASIC3_55 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_55     0x06EC
#define ABS_PMB_EDC_PERIP_BASIC3_55 0xA50136ECUL

#define PMB_EDC_MA_55_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_55_WIDTH         24
#define PMB_EDC_MA_55_SHIFT         0
#define PMB_EDC_MA_55_SIGNED        0

/* Register EDC_PERIP_AGEN4_55 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_55       0x06F0
#define ABS_PMB_EDC_PERIP_AGEN4_55   0xA50136F0UL

#define PMB_EDC_N0_55_MASK           0x0000FFFFUL
#define PMB_EDC_N0_55_WIDTH          16
#define PMB_EDC_N0_55_SHIFT          0
#define PMB_EDC_N0_55_SIGNED         0

#define PMB_EDC_BUS_BYTES_55_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_55_WIDTH   1
#define PMB_EDC_BUS_BYTES_55_SHIFT   16
#define PMB_EDC_BUS_BYTES_55_SIGNED  0

#define PMB_EDC_ITEM_BYTES_55_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_55_WIDTH  2
#define PMB_EDC_ITEM_BYTES_55_SHIFT  17
#define PMB_EDC_ITEM_BYTES_55_SIGNED 0

#define PMB_EDC_CLR_ABO_55_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_55_WIDTH     1
#define PMB_EDC_CLR_ABO_55_SHIFT     19
#define PMB_EDC_CLR_ABO_55_SIGNED    0

#define PMB_EDC_MODE_55_MASK         0x00E00000UL
#define PMB_EDC_MODE_55_WIDTH        3
#define PMB_EDC_MODE_55_SHIFT        21
#define PMB_EDC_MODE_55_SIGNED       0

/* Register EDC_PERIP_AGEN5_55 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_55     0x06F4
#define ABS_PMB_EDC_PERIP_AGEN5_55 0xA50136F4UL

#define PMB_EDC_N1_55_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_55_WIDTH        24
#define PMB_EDC_N1_55_SHIFT        0
#define PMB_EDC_N1_55_SIGNED       0

/* Register EDC_PERIP_AGEN6_55 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_55     0x06F8
#define ABS_PMB_EDC_PERIP_AGEN6_55 0xA50136F8UL

#define PMB_EDC_N2_55_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_55_WIDTH        24
#define PMB_EDC_N2_55_SHIFT        0
#define PMB_EDC_N2_55_SIGNED       0

/* Register EDC_PERIP_AGEN7_55 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_55      0x06FC
#define ABS_PMB_EDC_PERIP_AGEN7_55  0xA50136FCUL

#define PMB_EDC_LP0_55_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_55_WIDTH        16
#define PMB_EDC_LP0_55_SHIFT        0
#define PMB_EDC_LP0_55_SIGNED       0

#define PMB_EDC_LP1_55_MASK         0x003F0000UL
#define PMB_EDC_LP1_55_WIDTH        6
#define PMB_EDC_LP1_55_SHIFT        16
#define PMB_EDC_LP1_55_SIGNED       0

#define PMB_EDC_LINK_MODE_55_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_55_WIDTH  2
#define PMB_EDC_LINK_MODE_55_SHIFT  22
#define PMB_EDC_LINK_MODE_55_SIGNED 0

/* Register EDC_PERIP_BASIC0_56 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_56         0x0700
#define ABS_PMB_EDC_PERIP_BASIC0_56     0xA5013700UL

#define PMB_EDC_LATCHED_RESET_56_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_56_WIDTH  1
#define PMB_EDC_LATCHED_RESET_56_SHIFT  0
#define PMB_EDC_LATCHED_RESET_56_SIGNED 0

#define PMB_EDC_PULSED_RESET_56_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_56_WIDTH   1
#define PMB_EDC_PULSED_RESET_56_SHIFT   1
#define PMB_EDC_PULSED_RESET_56_SIGNED  0

#define PMB_EDC_PA_EXT_56_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_56_WIDTH         1
#define PMB_EDC_PA_EXT_56_SHIFT         2
#define PMB_EDC_PA_EXT_56_SIGNED        0

#define PMB_EDC_FINE_RATE_56_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_56_WIDTH      2
#define PMB_EDC_FINE_RATE_56_SHIFT      3
#define PMB_EDC_FINE_RATE_56_SIGNED     0

#define PMB_EDC_PER_BUS_56_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_56_WIDTH        1
#define PMB_EDC_PER_BUS_56_SHIFT        5
#define PMB_EDC_PER_BUS_56_SIGNED       0

#define PMB_EDC_TFR_MODE_56_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_56_WIDTH       3
#define PMB_EDC_TFR_MODE_56_SHIFT       6
#define PMB_EDC_TFR_MODE_56_SIGNED      0

#define PMB_EDC_EOP_MASK_56_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_56_WIDTH       1
#define PMB_EDC_EOP_MASK_56_SHIFT       9
#define PMB_EDC_EOP_MASK_56_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_56_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_56_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_56_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_56_SIGNED 0

#define PMB_EDC_EOP_MODE_56_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_56_WIDTH       2
#define PMB_EDC_EOP_MODE_56_SHIFT       11
#define PMB_EDC_EOP_MODE_56_SIGNED      0

#define PMB_EDC_DISCARD_OP_56_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_56_WIDTH     1
#define PMB_EDC_DISCARD_OP_56_SHIFT     13
#define PMB_EDC_DISCARD_OP_56_SIGNED    0

#define PMB_EDC_INCR_56_MASK            0x00004000UL
#define PMB_EDC_INCR_56_WIDTH           1
#define PMB_EDC_INCR_56_SHIFT           14
#define PMB_EDC_INCR_56_SIGNED          0

#define PMB_EDC_BITREV_56_MASK          0x00008000UL
#define PMB_EDC_BITREV_56_WIDTH         1
#define PMB_EDC_BITREV_56_SHIFT         15
#define PMB_EDC_BITREV_56_SIGNED        0

#define PMB_EDC_COARSE_RATE_56_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_56_WIDTH    3
#define PMB_EDC_COARSE_RATE_56_SHIFT    16
#define PMB_EDC_COARSE_RATE_56_SIGNED   0

#define PMB_EDC_PALIGN_56_MASK          0x00080000UL
#define PMB_EDC_PALIGN_56_WIDTH         1
#define PMB_EDC_PALIGN_56_SHIFT         19
#define PMB_EDC_PALIGN_56_SIGNED        0

#define PMB_EDC_PW_56_MASK              0x00300000UL
#define PMB_EDC_PW_56_WIDTH             2
#define PMB_EDC_PW_56_SHIFT             20
#define PMB_EDC_PW_56_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_56_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_56_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_56_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_56_SIGNED  0

#define PMB_EDC_MEM_BSWAP_56_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_56_WIDTH      1
#define PMB_EDC_MEM_BSWAP_56_SHIFT      23
#define PMB_EDC_MEM_BSWAP_56_SIGNED     0

/* Register EDC_PERIP_BASIC1_56 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_56     0x0704
#define ABS_PMB_EDC_PERIP_BASIC1_56 0xA5013704UL

#define PMB_EDC_ITEMS_56_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_56_WIDTH      16
#define PMB_EDC_ITEMS_56_SHIFT      0
#define PMB_EDC_ITEMS_56_SIGNED     0

#define PMB_EDC_TRANSFERS_56_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_56_WIDTH  8
#define PMB_EDC_TRANSFERS_56_SHIFT  16
#define PMB_EDC_TRANSFERS_56_SIGNED 0

/* Register EDC_PERIP_BASIC2_56 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_56     0x0708
#define ABS_PMB_EDC_PERIP_BASIC2_56 0xA5013708UL

#define PMB_EDC_PA_56_MASK          0x0000FFFFUL
#define PMB_EDC_PA_56_WIDTH         16
#define PMB_EDC_PA_56_SHIFT         0
#define PMB_EDC_PA_56_SIGNED        0

#define PMB_EDC_ECN_56_MASK         0x003F0000UL
#define PMB_EDC_ECN_56_WIDTH        6
#define PMB_EDC_ECN_56_SHIFT        16
#define PMB_EDC_ECN_56_SIGNED       0

/* Register EDC_PERIP_BASIC3_56 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_56     0x070C
#define ABS_PMB_EDC_PERIP_BASIC3_56 0xA501370CUL

#define PMB_EDC_MA_56_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_56_WIDTH         24
#define PMB_EDC_MA_56_SHIFT         0
#define PMB_EDC_MA_56_SIGNED        0

/* Register EDC_PERIP_AGEN4_56 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_56       0x0710
#define ABS_PMB_EDC_PERIP_AGEN4_56   0xA5013710UL

#define PMB_EDC_N0_56_MASK           0x0000FFFFUL
#define PMB_EDC_N0_56_WIDTH          16
#define PMB_EDC_N0_56_SHIFT          0
#define PMB_EDC_N0_56_SIGNED         0

#define PMB_EDC_BUS_BYTES_56_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_56_WIDTH   1
#define PMB_EDC_BUS_BYTES_56_SHIFT   16
#define PMB_EDC_BUS_BYTES_56_SIGNED  0

#define PMB_EDC_ITEM_BYTES_56_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_56_WIDTH  2
#define PMB_EDC_ITEM_BYTES_56_SHIFT  17
#define PMB_EDC_ITEM_BYTES_56_SIGNED 0

#define PMB_EDC_CLR_ABO_56_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_56_WIDTH     1
#define PMB_EDC_CLR_ABO_56_SHIFT     19
#define PMB_EDC_CLR_ABO_56_SIGNED    0

#define PMB_EDC_MODE_56_MASK         0x00E00000UL
#define PMB_EDC_MODE_56_WIDTH        3
#define PMB_EDC_MODE_56_SHIFT        21
#define PMB_EDC_MODE_56_SIGNED       0

/* Register EDC_PERIP_AGEN5_56 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_56     0x0714
#define ABS_PMB_EDC_PERIP_AGEN5_56 0xA5013714UL

#define PMB_EDC_N1_56_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_56_WIDTH        24
#define PMB_EDC_N1_56_SHIFT        0
#define PMB_EDC_N1_56_SIGNED       0

/* Register EDC_PERIP_AGEN6_56 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_56     0x0718
#define ABS_PMB_EDC_PERIP_AGEN6_56 0xA5013718UL

#define PMB_EDC_N2_56_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_56_WIDTH        24
#define PMB_EDC_N2_56_SHIFT        0
#define PMB_EDC_N2_56_SIGNED       0

/* Register EDC_PERIP_AGEN7_56 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_56      0x071C
#define ABS_PMB_EDC_PERIP_AGEN7_56  0xA501371CUL

#define PMB_EDC_LP0_56_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_56_WIDTH        16
#define PMB_EDC_LP0_56_SHIFT        0
#define PMB_EDC_LP0_56_SIGNED       0

#define PMB_EDC_LP1_56_MASK         0x003F0000UL
#define PMB_EDC_LP1_56_WIDTH        6
#define PMB_EDC_LP1_56_SHIFT        16
#define PMB_EDC_LP1_56_SIGNED       0

#define PMB_EDC_LINK_MODE_56_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_56_WIDTH  2
#define PMB_EDC_LINK_MODE_56_SHIFT  22
#define PMB_EDC_LINK_MODE_56_SIGNED 0

/* Register EDC_PERIP_BASIC0_57 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_57         0x0720
#define ABS_PMB_EDC_PERIP_BASIC0_57     0xA5013720UL

#define PMB_EDC_LATCHED_RESET_57_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_57_WIDTH  1
#define PMB_EDC_LATCHED_RESET_57_SHIFT  0
#define PMB_EDC_LATCHED_RESET_57_SIGNED 0

#define PMB_EDC_PULSED_RESET_57_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_57_WIDTH   1
#define PMB_EDC_PULSED_RESET_57_SHIFT   1
#define PMB_EDC_PULSED_RESET_57_SIGNED  0

#define PMB_EDC_PA_EXT_57_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_57_WIDTH         1
#define PMB_EDC_PA_EXT_57_SHIFT         2
#define PMB_EDC_PA_EXT_57_SIGNED        0

#define PMB_EDC_FINE_RATE_57_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_57_WIDTH      2
#define PMB_EDC_FINE_RATE_57_SHIFT      3
#define PMB_EDC_FINE_RATE_57_SIGNED     0

#define PMB_EDC_PER_BUS_57_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_57_WIDTH        1
#define PMB_EDC_PER_BUS_57_SHIFT        5
#define PMB_EDC_PER_BUS_57_SIGNED       0

#define PMB_EDC_TFR_MODE_57_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_57_WIDTH       3
#define PMB_EDC_TFR_MODE_57_SHIFT       6
#define PMB_EDC_TFR_MODE_57_SIGNED      0

#define PMB_EDC_EOP_MASK_57_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_57_WIDTH       1
#define PMB_EDC_EOP_MASK_57_SHIFT       9
#define PMB_EDC_EOP_MASK_57_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_57_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_57_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_57_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_57_SIGNED 0

#define PMB_EDC_EOP_MODE_57_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_57_WIDTH       2
#define PMB_EDC_EOP_MODE_57_SHIFT       11
#define PMB_EDC_EOP_MODE_57_SIGNED      0

#define PMB_EDC_DISCARD_OP_57_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_57_WIDTH     1
#define PMB_EDC_DISCARD_OP_57_SHIFT     13
#define PMB_EDC_DISCARD_OP_57_SIGNED    0

#define PMB_EDC_INCR_57_MASK            0x00004000UL
#define PMB_EDC_INCR_57_WIDTH           1
#define PMB_EDC_INCR_57_SHIFT           14
#define PMB_EDC_INCR_57_SIGNED          0

#define PMB_EDC_BITREV_57_MASK          0x00008000UL
#define PMB_EDC_BITREV_57_WIDTH         1
#define PMB_EDC_BITREV_57_SHIFT         15
#define PMB_EDC_BITREV_57_SIGNED        0

#define PMB_EDC_COARSE_RATE_57_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_57_WIDTH    3
#define PMB_EDC_COARSE_RATE_57_SHIFT    16
#define PMB_EDC_COARSE_RATE_57_SIGNED   0

#define PMB_EDC_PALIGN_57_MASK          0x00080000UL
#define PMB_EDC_PALIGN_57_WIDTH         1
#define PMB_EDC_PALIGN_57_SHIFT         19
#define PMB_EDC_PALIGN_57_SIGNED        0

#define PMB_EDC_PW_57_MASK              0x00300000UL
#define PMB_EDC_PW_57_WIDTH             2
#define PMB_EDC_PW_57_SHIFT             20
#define PMB_EDC_PW_57_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_57_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_57_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_57_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_57_SIGNED  0

#define PMB_EDC_MEM_BSWAP_57_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_57_WIDTH      1
#define PMB_EDC_MEM_BSWAP_57_SHIFT      23
#define PMB_EDC_MEM_BSWAP_57_SIGNED     0

/* Register EDC_PERIP_BASIC1_57 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_57     0x0724
#define ABS_PMB_EDC_PERIP_BASIC1_57 0xA5013724UL

#define PMB_EDC_ITEMS_57_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_57_WIDTH      16
#define PMB_EDC_ITEMS_57_SHIFT      0
#define PMB_EDC_ITEMS_57_SIGNED     0

#define PMB_EDC_TRANSFERS_57_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_57_WIDTH  8
#define PMB_EDC_TRANSFERS_57_SHIFT  16
#define PMB_EDC_TRANSFERS_57_SIGNED 0

/* Register EDC_PERIP_BASIC2_57 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_57     0x0728
#define ABS_PMB_EDC_PERIP_BASIC2_57 0xA5013728UL

#define PMB_EDC_PA_57_MASK          0x0000FFFFUL
#define PMB_EDC_PA_57_WIDTH         16
#define PMB_EDC_PA_57_SHIFT         0
#define PMB_EDC_PA_57_SIGNED        0

#define PMB_EDC_ECN_57_MASK         0x003F0000UL
#define PMB_EDC_ECN_57_WIDTH        6
#define PMB_EDC_ECN_57_SHIFT        16
#define PMB_EDC_ECN_57_SIGNED       0

/* Register EDC_PERIP_BASIC3_57 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_57     0x072C
#define ABS_PMB_EDC_PERIP_BASIC3_57 0xA501372CUL

#define PMB_EDC_MA_57_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_57_WIDTH         24
#define PMB_EDC_MA_57_SHIFT         0
#define PMB_EDC_MA_57_SIGNED        0

/* Register EDC_PERIP_AGEN4_57 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_57       0x0730
#define ABS_PMB_EDC_PERIP_AGEN4_57   0xA5013730UL

#define PMB_EDC_N0_57_MASK           0x0000FFFFUL
#define PMB_EDC_N0_57_WIDTH          16
#define PMB_EDC_N0_57_SHIFT          0
#define PMB_EDC_N0_57_SIGNED         0

#define PMB_EDC_BUS_BYTES_57_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_57_WIDTH   1
#define PMB_EDC_BUS_BYTES_57_SHIFT   16
#define PMB_EDC_BUS_BYTES_57_SIGNED  0

#define PMB_EDC_ITEM_BYTES_57_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_57_WIDTH  2
#define PMB_EDC_ITEM_BYTES_57_SHIFT  17
#define PMB_EDC_ITEM_BYTES_57_SIGNED 0

#define PMB_EDC_CLR_ABO_57_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_57_WIDTH     1
#define PMB_EDC_CLR_ABO_57_SHIFT     19
#define PMB_EDC_CLR_ABO_57_SIGNED    0

#define PMB_EDC_MODE_57_MASK         0x00E00000UL
#define PMB_EDC_MODE_57_WIDTH        3
#define PMB_EDC_MODE_57_SHIFT        21
#define PMB_EDC_MODE_57_SIGNED       0

/* Register EDC_PERIP_AGEN5_57 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_57     0x0734
#define ABS_PMB_EDC_PERIP_AGEN5_57 0xA5013734UL

#define PMB_EDC_N1_57_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_57_WIDTH        24
#define PMB_EDC_N1_57_SHIFT        0
#define PMB_EDC_N1_57_SIGNED       0

/* Register EDC_PERIP_AGEN6_57 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_57     0x0738
#define ABS_PMB_EDC_PERIP_AGEN6_57 0xA5013738UL

#define PMB_EDC_N2_57_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_57_WIDTH        24
#define PMB_EDC_N2_57_SHIFT        0
#define PMB_EDC_N2_57_SIGNED       0

/* Register EDC_PERIP_AGEN7_57 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_57      0x073C
#define ABS_PMB_EDC_PERIP_AGEN7_57  0xA501373CUL

#define PMB_EDC_LP0_57_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_57_WIDTH        16
#define PMB_EDC_LP0_57_SHIFT        0
#define PMB_EDC_LP0_57_SIGNED       0

#define PMB_EDC_LP1_57_MASK         0x003F0000UL
#define PMB_EDC_LP1_57_WIDTH        6
#define PMB_EDC_LP1_57_SHIFT        16
#define PMB_EDC_LP1_57_SIGNED       0

#define PMB_EDC_LINK_MODE_57_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_57_WIDTH  2
#define PMB_EDC_LINK_MODE_57_SHIFT  22
#define PMB_EDC_LINK_MODE_57_SIGNED 0

/* Register EDC_PERIP_BASIC0_58 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_58         0x0740
#define ABS_PMB_EDC_PERIP_BASIC0_58     0xA5013740UL

#define PMB_EDC_LATCHED_RESET_58_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_58_WIDTH  1
#define PMB_EDC_LATCHED_RESET_58_SHIFT  0
#define PMB_EDC_LATCHED_RESET_58_SIGNED 0

#define PMB_EDC_PULSED_RESET_58_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_58_WIDTH   1
#define PMB_EDC_PULSED_RESET_58_SHIFT   1
#define PMB_EDC_PULSED_RESET_58_SIGNED  0

#define PMB_EDC_PA_EXT_58_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_58_WIDTH         1
#define PMB_EDC_PA_EXT_58_SHIFT         2
#define PMB_EDC_PA_EXT_58_SIGNED        0

#define PMB_EDC_FINE_RATE_58_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_58_WIDTH      2
#define PMB_EDC_FINE_RATE_58_SHIFT      3
#define PMB_EDC_FINE_RATE_58_SIGNED     0

#define PMB_EDC_PER_BUS_58_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_58_WIDTH        1
#define PMB_EDC_PER_BUS_58_SHIFT        5
#define PMB_EDC_PER_BUS_58_SIGNED       0

#define PMB_EDC_TFR_MODE_58_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_58_WIDTH       3
#define PMB_EDC_TFR_MODE_58_SHIFT       6
#define PMB_EDC_TFR_MODE_58_SIGNED      0

#define PMB_EDC_EOP_MASK_58_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_58_WIDTH       1
#define PMB_EDC_EOP_MASK_58_SHIFT       9
#define PMB_EDC_EOP_MASK_58_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_58_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_58_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_58_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_58_SIGNED 0

#define PMB_EDC_EOP_MODE_58_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_58_WIDTH       2
#define PMB_EDC_EOP_MODE_58_SHIFT       11
#define PMB_EDC_EOP_MODE_58_SIGNED      0

#define PMB_EDC_DISCARD_OP_58_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_58_WIDTH     1
#define PMB_EDC_DISCARD_OP_58_SHIFT     13
#define PMB_EDC_DISCARD_OP_58_SIGNED    0

#define PMB_EDC_INCR_58_MASK            0x00004000UL
#define PMB_EDC_INCR_58_WIDTH           1
#define PMB_EDC_INCR_58_SHIFT           14
#define PMB_EDC_INCR_58_SIGNED          0

#define PMB_EDC_BITREV_58_MASK          0x00008000UL
#define PMB_EDC_BITREV_58_WIDTH         1
#define PMB_EDC_BITREV_58_SHIFT         15
#define PMB_EDC_BITREV_58_SIGNED        0

#define PMB_EDC_COARSE_RATE_58_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_58_WIDTH    3
#define PMB_EDC_COARSE_RATE_58_SHIFT    16
#define PMB_EDC_COARSE_RATE_58_SIGNED   0

#define PMB_EDC_PALIGN_58_MASK          0x00080000UL
#define PMB_EDC_PALIGN_58_WIDTH         1
#define PMB_EDC_PALIGN_58_SHIFT         19
#define PMB_EDC_PALIGN_58_SIGNED        0

#define PMB_EDC_PW_58_MASK              0x00300000UL
#define PMB_EDC_PW_58_WIDTH             2
#define PMB_EDC_PW_58_SHIFT             20
#define PMB_EDC_PW_58_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_58_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_58_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_58_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_58_SIGNED  0

#define PMB_EDC_MEM_BSWAP_58_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_58_WIDTH      1
#define PMB_EDC_MEM_BSWAP_58_SHIFT      23
#define PMB_EDC_MEM_BSWAP_58_SIGNED     0

/* Register EDC_PERIP_BASIC1_58 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_58     0x0744
#define ABS_PMB_EDC_PERIP_BASIC1_58 0xA5013744UL

#define PMB_EDC_ITEMS_58_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_58_WIDTH      16
#define PMB_EDC_ITEMS_58_SHIFT      0
#define PMB_EDC_ITEMS_58_SIGNED     0

#define PMB_EDC_TRANSFERS_58_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_58_WIDTH  8
#define PMB_EDC_TRANSFERS_58_SHIFT  16
#define PMB_EDC_TRANSFERS_58_SIGNED 0

/* Register EDC_PERIP_BASIC2_58 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_58     0x0748
#define ABS_PMB_EDC_PERIP_BASIC2_58 0xA5013748UL

#define PMB_EDC_PA_58_MASK          0x0000FFFFUL
#define PMB_EDC_PA_58_WIDTH         16
#define PMB_EDC_PA_58_SHIFT         0
#define PMB_EDC_PA_58_SIGNED        0

#define PMB_EDC_ECN_58_MASK         0x003F0000UL
#define PMB_EDC_ECN_58_WIDTH        6
#define PMB_EDC_ECN_58_SHIFT        16
#define PMB_EDC_ECN_58_SIGNED       0

/* Register EDC_PERIP_BASIC3_58 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_58     0x074C
#define ABS_PMB_EDC_PERIP_BASIC3_58 0xA501374CUL

#define PMB_EDC_MA_58_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_58_WIDTH         24
#define PMB_EDC_MA_58_SHIFT         0
#define PMB_EDC_MA_58_SIGNED        0

/* Register EDC_PERIP_AGEN4_58 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_58       0x0750
#define ABS_PMB_EDC_PERIP_AGEN4_58   0xA5013750UL

#define PMB_EDC_N0_58_MASK           0x0000FFFFUL
#define PMB_EDC_N0_58_WIDTH          16
#define PMB_EDC_N0_58_SHIFT          0
#define PMB_EDC_N0_58_SIGNED         0

#define PMB_EDC_BUS_BYTES_58_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_58_WIDTH   1
#define PMB_EDC_BUS_BYTES_58_SHIFT   16
#define PMB_EDC_BUS_BYTES_58_SIGNED  0

#define PMB_EDC_ITEM_BYTES_58_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_58_WIDTH  2
#define PMB_EDC_ITEM_BYTES_58_SHIFT  17
#define PMB_EDC_ITEM_BYTES_58_SIGNED 0

#define PMB_EDC_CLR_ABO_58_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_58_WIDTH     1
#define PMB_EDC_CLR_ABO_58_SHIFT     19
#define PMB_EDC_CLR_ABO_58_SIGNED    0

#define PMB_EDC_MODE_58_MASK         0x00E00000UL
#define PMB_EDC_MODE_58_WIDTH        3
#define PMB_EDC_MODE_58_SHIFT        21
#define PMB_EDC_MODE_58_SIGNED       0

/* Register EDC_PERIP_AGEN5_58 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_58     0x0754
#define ABS_PMB_EDC_PERIP_AGEN5_58 0xA5013754UL

#define PMB_EDC_N1_58_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_58_WIDTH        24
#define PMB_EDC_N1_58_SHIFT        0
#define PMB_EDC_N1_58_SIGNED       0

/* Register EDC_PERIP_AGEN6_58 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_58     0x0758
#define ABS_PMB_EDC_PERIP_AGEN6_58 0xA5013758UL

#define PMB_EDC_N2_58_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_58_WIDTH        24
#define PMB_EDC_N2_58_SHIFT        0
#define PMB_EDC_N2_58_SIGNED       0

/* Register EDC_PERIP_AGEN7_58 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_58      0x075C
#define ABS_PMB_EDC_PERIP_AGEN7_58  0xA501375CUL

#define PMB_EDC_LP0_58_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_58_WIDTH        16
#define PMB_EDC_LP0_58_SHIFT        0
#define PMB_EDC_LP0_58_SIGNED       0

#define PMB_EDC_LP1_58_MASK         0x003F0000UL
#define PMB_EDC_LP1_58_WIDTH        6
#define PMB_EDC_LP1_58_SHIFT        16
#define PMB_EDC_LP1_58_SIGNED       0

#define PMB_EDC_LINK_MODE_58_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_58_WIDTH  2
#define PMB_EDC_LINK_MODE_58_SHIFT  22
#define PMB_EDC_LINK_MODE_58_SIGNED 0

/* Register EDC_PERIP_BASIC0_59 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_59         0x0760
#define ABS_PMB_EDC_PERIP_BASIC0_59     0xA5013760UL

#define PMB_EDC_LATCHED_RESET_59_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_59_WIDTH  1
#define PMB_EDC_LATCHED_RESET_59_SHIFT  0
#define PMB_EDC_LATCHED_RESET_59_SIGNED 0

#define PMB_EDC_PULSED_RESET_59_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_59_WIDTH   1
#define PMB_EDC_PULSED_RESET_59_SHIFT   1
#define PMB_EDC_PULSED_RESET_59_SIGNED  0

#define PMB_EDC_PA_EXT_59_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_59_WIDTH         1
#define PMB_EDC_PA_EXT_59_SHIFT         2
#define PMB_EDC_PA_EXT_59_SIGNED        0

#define PMB_EDC_FINE_RATE_59_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_59_WIDTH      2
#define PMB_EDC_FINE_RATE_59_SHIFT      3
#define PMB_EDC_FINE_RATE_59_SIGNED     0

#define PMB_EDC_PER_BUS_59_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_59_WIDTH        1
#define PMB_EDC_PER_BUS_59_SHIFT        5
#define PMB_EDC_PER_BUS_59_SIGNED       0

#define PMB_EDC_TFR_MODE_59_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_59_WIDTH       3
#define PMB_EDC_TFR_MODE_59_SHIFT       6
#define PMB_EDC_TFR_MODE_59_SIGNED      0

#define PMB_EDC_EOP_MASK_59_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_59_WIDTH       1
#define PMB_EDC_EOP_MASK_59_SHIFT       9
#define PMB_EDC_EOP_MASK_59_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_59_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_59_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_59_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_59_SIGNED 0

#define PMB_EDC_EOP_MODE_59_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_59_WIDTH       2
#define PMB_EDC_EOP_MODE_59_SHIFT       11
#define PMB_EDC_EOP_MODE_59_SIGNED      0

#define PMB_EDC_DISCARD_OP_59_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_59_WIDTH     1
#define PMB_EDC_DISCARD_OP_59_SHIFT     13
#define PMB_EDC_DISCARD_OP_59_SIGNED    0

#define PMB_EDC_INCR_59_MASK            0x00004000UL
#define PMB_EDC_INCR_59_WIDTH           1
#define PMB_EDC_INCR_59_SHIFT           14
#define PMB_EDC_INCR_59_SIGNED          0

#define PMB_EDC_BITREV_59_MASK          0x00008000UL
#define PMB_EDC_BITREV_59_WIDTH         1
#define PMB_EDC_BITREV_59_SHIFT         15
#define PMB_EDC_BITREV_59_SIGNED        0

#define PMB_EDC_COARSE_RATE_59_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_59_WIDTH    3
#define PMB_EDC_COARSE_RATE_59_SHIFT    16
#define PMB_EDC_COARSE_RATE_59_SIGNED   0

#define PMB_EDC_PALIGN_59_MASK          0x00080000UL
#define PMB_EDC_PALIGN_59_WIDTH         1
#define PMB_EDC_PALIGN_59_SHIFT         19
#define PMB_EDC_PALIGN_59_SIGNED        0

#define PMB_EDC_PW_59_MASK              0x00300000UL
#define PMB_EDC_PW_59_WIDTH             2
#define PMB_EDC_PW_59_SHIFT             20
#define PMB_EDC_PW_59_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_59_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_59_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_59_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_59_SIGNED  0

#define PMB_EDC_MEM_BSWAP_59_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_59_WIDTH      1
#define PMB_EDC_MEM_BSWAP_59_SHIFT      23
#define PMB_EDC_MEM_BSWAP_59_SIGNED     0

/* Register EDC_PERIP_BASIC1_59 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_59     0x0764
#define ABS_PMB_EDC_PERIP_BASIC1_59 0xA5013764UL

#define PMB_EDC_ITEMS_59_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_59_WIDTH      16
#define PMB_EDC_ITEMS_59_SHIFT      0
#define PMB_EDC_ITEMS_59_SIGNED     0

#define PMB_EDC_TRANSFERS_59_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_59_WIDTH  8
#define PMB_EDC_TRANSFERS_59_SHIFT  16
#define PMB_EDC_TRANSFERS_59_SIGNED 0

/* Register EDC_PERIP_BASIC2_59 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_59     0x0768
#define ABS_PMB_EDC_PERIP_BASIC2_59 0xA5013768UL

#define PMB_EDC_PA_59_MASK          0x0000FFFFUL
#define PMB_EDC_PA_59_WIDTH         16
#define PMB_EDC_PA_59_SHIFT         0
#define PMB_EDC_PA_59_SIGNED        0

#define PMB_EDC_ECN_59_MASK         0x003F0000UL
#define PMB_EDC_ECN_59_WIDTH        6
#define PMB_EDC_ECN_59_SHIFT        16
#define PMB_EDC_ECN_59_SIGNED       0

/* Register EDC_PERIP_BASIC3_59 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_59     0x076C
#define ABS_PMB_EDC_PERIP_BASIC3_59 0xA501376CUL

#define PMB_EDC_MA_59_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_59_WIDTH         24
#define PMB_EDC_MA_59_SHIFT         0
#define PMB_EDC_MA_59_SIGNED        0

/* Register EDC_PERIP_AGEN4_59 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_59       0x0770
#define ABS_PMB_EDC_PERIP_AGEN4_59   0xA5013770UL

#define PMB_EDC_N0_59_MASK           0x0000FFFFUL
#define PMB_EDC_N0_59_WIDTH          16
#define PMB_EDC_N0_59_SHIFT          0
#define PMB_EDC_N0_59_SIGNED         0

#define PMB_EDC_BUS_BYTES_59_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_59_WIDTH   1
#define PMB_EDC_BUS_BYTES_59_SHIFT   16
#define PMB_EDC_BUS_BYTES_59_SIGNED  0

#define PMB_EDC_ITEM_BYTES_59_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_59_WIDTH  2
#define PMB_EDC_ITEM_BYTES_59_SHIFT  17
#define PMB_EDC_ITEM_BYTES_59_SIGNED 0

#define PMB_EDC_CLR_ABO_59_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_59_WIDTH     1
#define PMB_EDC_CLR_ABO_59_SHIFT     19
#define PMB_EDC_CLR_ABO_59_SIGNED    0

#define PMB_EDC_MODE_59_MASK         0x00E00000UL
#define PMB_EDC_MODE_59_WIDTH        3
#define PMB_EDC_MODE_59_SHIFT        21
#define PMB_EDC_MODE_59_SIGNED       0

/* Register EDC_PERIP_AGEN5_59 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_59     0x0774
#define ABS_PMB_EDC_PERIP_AGEN5_59 0xA5013774UL

#define PMB_EDC_N1_59_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_59_WIDTH        24
#define PMB_EDC_N1_59_SHIFT        0
#define PMB_EDC_N1_59_SIGNED       0

/* Register EDC_PERIP_AGEN6_59 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_59     0x0778
#define ABS_PMB_EDC_PERIP_AGEN6_59 0xA5013778UL

#define PMB_EDC_N2_59_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_59_WIDTH        24
#define PMB_EDC_N2_59_SHIFT        0
#define PMB_EDC_N2_59_SIGNED       0

/* Register EDC_PERIP_AGEN7_59 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_59      0x077C
#define ABS_PMB_EDC_PERIP_AGEN7_59  0xA501377CUL

#define PMB_EDC_LP0_59_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_59_WIDTH        16
#define PMB_EDC_LP0_59_SHIFT        0
#define PMB_EDC_LP0_59_SIGNED       0

#define PMB_EDC_LP1_59_MASK         0x003F0000UL
#define PMB_EDC_LP1_59_WIDTH        6
#define PMB_EDC_LP1_59_SHIFT        16
#define PMB_EDC_LP1_59_SIGNED       0

#define PMB_EDC_LINK_MODE_59_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_59_WIDTH  2
#define PMB_EDC_LINK_MODE_59_SHIFT  22
#define PMB_EDC_LINK_MODE_59_SIGNED 0

/* Register EDC_PERIP_BASIC0_60 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_60         0x0780
#define ABS_PMB_EDC_PERIP_BASIC0_60     0xA5013780UL

#define PMB_EDC_LATCHED_RESET_60_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_60_WIDTH  1
#define PMB_EDC_LATCHED_RESET_60_SHIFT  0
#define PMB_EDC_LATCHED_RESET_60_SIGNED 0

#define PMB_EDC_PULSED_RESET_60_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_60_WIDTH   1
#define PMB_EDC_PULSED_RESET_60_SHIFT   1
#define PMB_EDC_PULSED_RESET_60_SIGNED  0

#define PMB_EDC_PA_EXT_60_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_60_WIDTH         1
#define PMB_EDC_PA_EXT_60_SHIFT         2
#define PMB_EDC_PA_EXT_60_SIGNED        0

#define PMB_EDC_FINE_RATE_60_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_60_WIDTH      2
#define PMB_EDC_FINE_RATE_60_SHIFT      3
#define PMB_EDC_FINE_RATE_60_SIGNED     0

#define PMB_EDC_PER_BUS_60_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_60_WIDTH        1
#define PMB_EDC_PER_BUS_60_SHIFT        5
#define PMB_EDC_PER_BUS_60_SIGNED       0

#define PMB_EDC_TFR_MODE_60_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_60_WIDTH       3
#define PMB_EDC_TFR_MODE_60_SHIFT       6
#define PMB_EDC_TFR_MODE_60_SIGNED      0

#define PMB_EDC_EOP_MASK_60_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_60_WIDTH       1
#define PMB_EDC_EOP_MASK_60_SHIFT       9
#define PMB_EDC_EOP_MASK_60_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_60_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_60_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_60_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_60_SIGNED 0

#define PMB_EDC_EOP_MODE_60_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_60_WIDTH       2
#define PMB_EDC_EOP_MODE_60_SHIFT       11
#define PMB_EDC_EOP_MODE_60_SIGNED      0

#define PMB_EDC_DISCARD_OP_60_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_60_WIDTH     1
#define PMB_EDC_DISCARD_OP_60_SHIFT     13
#define PMB_EDC_DISCARD_OP_60_SIGNED    0

#define PMB_EDC_INCR_60_MASK            0x00004000UL
#define PMB_EDC_INCR_60_WIDTH           1
#define PMB_EDC_INCR_60_SHIFT           14
#define PMB_EDC_INCR_60_SIGNED          0

#define PMB_EDC_BITREV_60_MASK          0x00008000UL
#define PMB_EDC_BITREV_60_WIDTH         1
#define PMB_EDC_BITREV_60_SHIFT         15
#define PMB_EDC_BITREV_60_SIGNED        0

#define PMB_EDC_COARSE_RATE_60_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_60_WIDTH    3
#define PMB_EDC_COARSE_RATE_60_SHIFT    16
#define PMB_EDC_COARSE_RATE_60_SIGNED   0

#define PMB_EDC_PALIGN_60_MASK          0x00080000UL
#define PMB_EDC_PALIGN_60_WIDTH         1
#define PMB_EDC_PALIGN_60_SHIFT         19
#define PMB_EDC_PALIGN_60_SIGNED        0

#define PMB_EDC_PW_60_MASK              0x00300000UL
#define PMB_EDC_PW_60_WIDTH             2
#define PMB_EDC_PW_60_SHIFT             20
#define PMB_EDC_PW_60_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_60_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_60_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_60_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_60_SIGNED  0

#define PMB_EDC_MEM_BSWAP_60_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_60_WIDTH      1
#define PMB_EDC_MEM_BSWAP_60_SHIFT      23
#define PMB_EDC_MEM_BSWAP_60_SIGNED     0

/* Register EDC_PERIP_BASIC1_60 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_60     0x0784
#define ABS_PMB_EDC_PERIP_BASIC1_60 0xA5013784UL

#define PMB_EDC_ITEMS_60_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_60_WIDTH      16
#define PMB_EDC_ITEMS_60_SHIFT      0
#define PMB_EDC_ITEMS_60_SIGNED     0

#define PMB_EDC_TRANSFERS_60_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_60_WIDTH  8
#define PMB_EDC_TRANSFERS_60_SHIFT  16
#define PMB_EDC_TRANSFERS_60_SIGNED 0

/* Register EDC_PERIP_BASIC2_60 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_60     0x0788
#define ABS_PMB_EDC_PERIP_BASIC2_60 0xA5013788UL

#define PMB_EDC_PA_60_MASK          0x0000FFFFUL
#define PMB_EDC_PA_60_WIDTH         16
#define PMB_EDC_PA_60_SHIFT         0
#define PMB_EDC_PA_60_SIGNED        0

#define PMB_EDC_ECN_60_MASK         0x003F0000UL
#define PMB_EDC_ECN_60_WIDTH        6
#define PMB_EDC_ECN_60_SHIFT        16
#define PMB_EDC_ECN_60_SIGNED       0

/* Register EDC_PERIP_BASIC3_60 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_60     0x078C
#define ABS_PMB_EDC_PERIP_BASIC3_60 0xA501378CUL

#define PMB_EDC_MA_60_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_60_WIDTH         24
#define PMB_EDC_MA_60_SHIFT         0
#define PMB_EDC_MA_60_SIGNED        0

/* Register EDC_PERIP_AGEN4_60 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_60       0x0790
#define ABS_PMB_EDC_PERIP_AGEN4_60   0xA5013790UL

#define PMB_EDC_N0_60_MASK           0x0000FFFFUL
#define PMB_EDC_N0_60_WIDTH          16
#define PMB_EDC_N0_60_SHIFT          0
#define PMB_EDC_N0_60_SIGNED         0

#define PMB_EDC_BUS_BYTES_60_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_60_WIDTH   1
#define PMB_EDC_BUS_BYTES_60_SHIFT   16
#define PMB_EDC_BUS_BYTES_60_SIGNED  0

#define PMB_EDC_ITEM_BYTES_60_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_60_WIDTH  2
#define PMB_EDC_ITEM_BYTES_60_SHIFT  17
#define PMB_EDC_ITEM_BYTES_60_SIGNED 0

#define PMB_EDC_CLR_ABO_60_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_60_WIDTH     1
#define PMB_EDC_CLR_ABO_60_SHIFT     19
#define PMB_EDC_CLR_ABO_60_SIGNED    0

#define PMB_EDC_MODE_60_MASK         0x00E00000UL
#define PMB_EDC_MODE_60_WIDTH        3
#define PMB_EDC_MODE_60_SHIFT        21
#define PMB_EDC_MODE_60_SIGNED       0

/* Register EDC_PERIP_AGEN5_60 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_60     0x0794
#define ABS_PMB_EDC_PERIP_AGEN5_60 0xA5013794UL

#define PMB_EDC_N1_60_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_60_WIDTH        24
#define PMB_EDC_N1_60_SHIFT        0
#define PMB_EDC_N1_60_SIGNED       0

/* Register EDC_PERIP_AGEN6_60 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_60     0x0798
#define ABS_PMB_EDC_PERIP_AGEN6_60 0xA5013798UL

#define PMB_EDC_N2_60_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_60_WIDTH        24
#define PMB_EDC_N2_60_SHIFT        0
#define PMB_EDC_N2_60_SIGNED       0

/* Register EDC_PERIP_AGEN7_60 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_60      0x079C
#define ABS_PMB_EDC_PERIP_AGEN7_60  0xA501379CUL

#define PMB_EDC_LP0_60_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_60_WIDTH        16
#define PMB_EDC_LP0_60_SHIFT        0
#define PMB_EDC_LP0_60_SIGNED       0

#define PMB_EDC_LP1_60_MASK         0x003F0000UL
#define PMB_EDC_LP1_60_WIDTH        6
#define PMB_EDC_LP1_60_SHIFT        16
#define PMB_EDC_LP1_60_SIGNED       0

#define PMB_EDC_LINK_MODE_60_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_60_WIDTH  2
#define PMB_EDC_LINK_MODE_60_SHIFT  22
#define PMB_EDC_LINK_MODE_60_SIGNED 0

/* Register EDC_PERIP_BASIC0_61 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_61         0x07A0
#define ABS_PMB_EDC_PERIP_BASIC0_61     0xA50137A0UL

#define PMB_EDC_LATCHED_RESET_61_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_61_WIDTH  1
#define PMB_EDC_LATCHED_RESET_61_SHIFT  0
#define PMB_EDC_LATCHED_RESET_61_SIGNED 0

#define PMB_EDC_PULSED_RESET_61_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_61_WIDTH   1
#define PMB_EDC_PULSED_RESET_61_SHIFT   1
#define PMB_EDC_PULSED_RESET_61_SIGNED  0

#define PMB_EDC_PA_EXT_61_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_61_WIDTH         1
#define PMB_EDC_PA_EXT_61_SHIFT         2
#define PMB_EDC_PA_EXT_61_SIGNED        0

#define PMB_EDC_FINE_RATE_61_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_61_WIDTH      2
#define PMB_EDC_FINE_RATE_61_SHIFT      3
#define PMB_EDC_FINE_RATE_61_SIGNED     0

#define PMB_EDC_PER_BUS_61_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_61_WIDTH        1
#define PMB_EDC_PER_BUS_61_SHIFT        5
#define PMB_EDC_PER_BUS_61_SIGNED       0

#define PMB_EDC_TFR_MODE_61_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_61_WIDTH       3
#define PMB_EDC_TFR_MODE_61_SHIFT       6
#define PMB_EDC_TFR_MODE_61_SIGNED      0

#define PMB_EDC_EOP_MASK_61_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_61_WIDTH       1
#define PMB_EDC_EOP_MASK_61_SHIFT       9
#define PMB_EDC_EOP_MASK_61_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_61_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_61_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_61_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_61_SIGNED 0

#define PMB_EDC_EOP_MODE_61_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_61_WIDTH       2
#define PMB_EDC_EOP_MODE_61_SHIFT       11
#define PMB_EDC_EOP_MODE_61_SIGNED      0

#define PMB_EDC_DISCARD_OP_61_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_61_WIDTH     1
#define PMB_EDC_DISCARD_OP_61_SHIFT     13
#define PMB_EDC_DISCARD_OP_61_SIGNED    0

#define PMB_EDC_INCR_61_MASK            0x00004000UL
#define PMB_EDC_INCR_61_WIDTH           1
#define PMB_EDC_INCR_61_SHIFT           14
#define PMB_EDC_INCR_61_SIGNED          0

#define PMB_EDC_BITREV_61_MASK          0x00008000UL
#define PMB_EDC_BITREV_61_WIDTH         1
#define PMB_EDC_BITREV_61_SHIFT         15
#define PMB_EDC_BITREV_61_SIGNED        0

#define PMB_EDC_COARSE_RATE_61_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_61_WIDTH    3
#define PMB_EDC_COARSE_RATE_61_SHIFT    16
#define PMB_EDC_COARSE_RATE_61_SIGNED   0

#define PMB_EDC_PALIGN_61_MASK          0x00080000UL
#define PMB_EDC_PALIGN_61_WIDTH         1
#define PMB_EDC_PALIGN_61_SHIFT         19
#define PMB_EDC_PALIGN_61_SIGNED        0

#define PMB_EDC_PW_61_MASK              0x00300000UL
#define PMB_EDC_PW_61_WIDTH             2
#define PMB_EDC_PW_61_SHIFT             20
#define PMB_EDC_PW_61_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_61_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_61_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_61_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_61_SIGNED  0

#define PMB_EDC_MEM_BSWAP_61_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_61_WIDTH      1
#define PMB_EDC_MEM_BSWAP_61_SHIFT      23
#define PMB_EDC_MEM_BSWAP_61_SIGNED     0

/* Register EDC_PERIP_BASIC1_61 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_61     0x07A4
#define ABS_PMB_EDC_PERIP_BASIC1_61 0xA50137A4UL

#define PMB_EDC_ITEMS_61_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_61_WIDTH      16
#define PMB_EDC_ITEMS_61_SHIFT      0
#define PMB_EDC_ITEMS_61_SIGNED     0

#define PMB_EDC_TRANSFERS_61_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_61_WIDTH  8
#define PMB_EDC_TRANSFERS_61_SHIFT  16
#define PMB_EDC_TRANSFERS_61_SIGNED 0

/* Register EDC_PERIP_BASIC2_61 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_61     0x07A8
#define ABS_PMB_EDC_PERIP_BASIC2_61 0xA50137A8UL

#define PMB_EDC_PA_61_MASK          0x0000FFFFUL
#define PMB_EDC_PA_61_WIDTH         16
#define PMB_EDC_PA_61_SHIFT         0
#define PMB_EDC_PA_61_SIGNED        0

#define PMB_EDC_ECN_61_MASK         0x003F0000UL
#define PMB_EDC_ECN_61_WIDTH        6
#define PMB_EDC_ECN_61_SHIFT        16
#define PMB_EDC_ECN_61_SIGNED       0

/* Register EDC_PERIP_BASIC3_61 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_61     0x07AC
#define ABS_PMB_EDC_PERIP_BASIC3_61 0xA50137ACUL

#define PMB_EDC_MA_61_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_61_WIDTH         24
#define PMB_EDC_MA_61_SHIFT         0
#define PMB_EDC_MA_61_SIGNED        0

/* Register EDC_PERIP_AGEN4_61 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_61       0x07B0
#define ABS_PMB_EDC_PERIP_AGEN4_61   0xA50137B0UL

#define PMB_EDC_N0_61_MASK           0x0000FFFFUL
#define PMB_EDC_N0_61_WIDTH          16
#define PMB_EDC_N0_61_SHIFT          0
#define PMB_EDC_N0_61_SIGNED         0

#define PMB_EDC_BUS_BYTES_61_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_61_WIDTH   1
#define PMB_EDC_BUS_BYTES_61_SHIFT   16
#define PMB_EDC_BUS_BYTES_61_SIGNED  0

#define PMB_EDC_ITEM_BYTES_61_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_61_WIDTH  2
#define PMB_EDC_ITEM_BYTES_61_SHIFT  17
#define PMB_EDC_ITEM_BYTES_61_SIGNED 0

#define PMB_EDC_CLR_ABO_61_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_61_WIDTH     1
#define PMB_EDC_CLR_ABO_61_SHIFT     19
#define PMB_EDC_CLR_ABO_61_SIGNED    0

#define PMB_EDC_MODE_61_MASK         0x00E00000UL
#define PMB_EDC_MODE_61_WIDTH        3
#define PMB_EDC_MODE_61_SHIFT        21
#define PMB_EDC_MODE_61_SIGNED       0

/* Register EDC_PERIP_AGEN5_61 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_61     0x07B4
#define ABS_PMB_EDC_PERIP_AGEN5_61 0xA50137B4UL

#define PMB_EDC_N1_61_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_61_WIDTH        24
#define PMB_EDC_N1_61_SHIFT        0
#define PMB_EDC_N1_61_SIGNED       0

/* Register EDC_PERIP_AGEN6_61 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_61     0x07B8
#define ABS_PMB_EDC_PERIP_AGEN6_61 0xA50137B8UL

#define PMB_EDC_N2_61_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_61_WIDTH        24
#define PMB_EDC_N2_61_SHIFT        0
#define PMB_EDC_N2_61_SIGNED       0

/* Register EDC_PERIP_AGEN7_61 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_61      0x07BC
#define ABS_PMB_EDC_PERIP_AGEN7_61  0xA50137BCUL

#define PMB_EDC_LP0_61_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_61_WIDTH        16
#define PMB_EDC_LP0_61_SHIFT        0
#define PMB_EDC_LP0_61_SIGNED       0

#define PMB_EDC_LP1_61_MASK         0x003F0000UL
#define PMB_EDC_LP1_61_WIDTH        6
#define PMB_EDC_LP1_61_SHIFT        16
#define PMB_EDC_LP1_61_SIGNED       0

#define PMB_EDC_LINK_MODE_61_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_61_WIDTH  2
#define PMB_EDC_LINK_MODE_61_SHIFT  22
#define PMB_EDC_LINK_MODE_61_SIGNED 0

/* Register EDC_PERIP_BASIC0_62 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_62         0x07C0
#define ABS_PMB_EDC_PERIP_BASIC0_62     0xA50137C0UL

#define PMB_EDC_LATCHED_RESET_62_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_62_WIDTH  1
#define PMB_EDC_LATCHED_RESET_62_SHIFT  0
#define PMB_EDC_LATCHED_RESET_62_SIGNED 0

#define PMB_EDC_PULSED_RESET_62_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_62_WIDTH   1
#define PMB_EDC_PULSED_RESET_62_SHIFT   1
#define PMB_EDC_PULSED_RESET_62_SIGNED  0

#define PMB_EDC_PA_EXT_62_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_62_WIDTH         1
#define PMB_EDC_PA_EXT_62_SHIFT         2
#define PMB_EDC_PA_EXT_62_SIGNED        0

#define PMB_EDC_FINE_RATE_62_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_62_WIDTH      2
#define PMB_EDC_FINE_RATE_62_SHIFT      3
#define PMB_EDC_FINE_RATE_62_SIGNED     0

#define PMB_EDC_PER_BUS_62_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_62_WIDTH        1
#define PMB_EDC_PER_BUS_62_SHIFT        5
#define PMB_EDC_PER_BUS_62_SIGNED       0

#define PMB_EDC_TFR_MODE_62_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_62_WIDTH       3
#define PMB_EDC_TFR_MODE_62_SHIFT       6
#define PMB_EDC_TFR_MODE_62_SIGNED      0

#define PMB_EDC_EOP_MASK_62_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_62_WIDTH       1
#define PMB_EDC_EOP_MASK_62_SHIFT       9
#define PMB_EDC_EOP_MASK_62_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_62_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_62_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_62_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_62_SIGNED 0

#define PMB_EDC_EOP_MODE_62_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_62_WIDTH       2
#define PMB_EDC_EOP_MODE_62_SHIFT       11
#define PMB_EDC_EOP_MODE_62_SIGNED      0

#define PMB_EDC_DISCARD_OP_62_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_62_WIDTH     1
#define PMB_EDC_DISCARD_OP_62_SHIFT     13
#define PMB_EDC_DISCARD_OP_62_SIGNED    0

#define PMB_EDC_INCR_62_MASK            0x00004000UL
#define PMB_EDC_INCR_62_WIDTH           1
#define PMB_EDC_INCR_62_SHIFT           14
#define PMB_EDC_INCR_62_SIGNED          0

#define PMB_EDC_BITREV_62_MASK          0x00008000UL
#define PMB_EDC_BITREV_62_WIDTH         1
#define PMB_EDC_BITREV_62_SHIFT         15
#define PMB_EDC_BITREV_62_SIGNED        0

#define PMB_EDC_COARSE_RATE_62_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_62_WIDTH    3
#define PMB_EDC_COARSE_RATE_62_SHIFT    16
#define PMB_EDC_COARSE_RATE_62_SIGNED   0

#define PMB_EDC_PALIGN_62_MASK          0x00080000UL
#define PMB_EDC_PALIGN_62_WIDTH         1
#define PMB_EDC_PALIGN_62_SHIFT         19
#define PMB_EDC_PALIGN_62_SIGNED        0

#define PMB_EDC_PW_62_MASK              0x00300000UL
#define PMB_EDC_PW_62_WIDTH             2
#define PMB_EDC_PW_62_SHIFT             20
#define PMB_EDC_PW_62_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_62_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_62_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_62_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_62_SIGNED  0

#define PMB_EDC_MEM_BSWAP_62_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_62_WIDTH      1
#define PMB_EDC_MEM_BSWAP_62_SHIFT      23
#define PMB_EDC_MEM_BSWAP_62_SIGNED     0

/* Register EDC_PERIP_BASIC1_62 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_62     0x07C4
#define ABS_PMB_EDC_PERIP_BASIC1_62 0xA50137C4UL

#define PMB_EDC_ITEMS_62_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_62_WIDTH      16
#define PMB_EDC_ITEMS_62_SHIFT      0
#define PMB_EDC_ITEMS_62_SIGNED     0

#define PMB_EDC_TRANSFERS_62_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_62_WIDTH  8
#define PMB_EDC_TRANSFERS_62_SHIFT  16
#define PMB_EDC_TRANSFERS_62_SIGNED 0

/* Register EDC_PERIP_BASIC2_62 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_62     0x07C8
#define ABS_PMB_EDC_PERIP_BASIC2_62 0xA50137C8UL

#define PMB_EDC_PA_62_MASK          0x0000FFFFUL
#define PMB_EDC_PA_62_WIDTH         16
#define PMB_EDC_PA_62_SHIFT         0
#define PMB_EDC_PA_62_SIGNED        0

#define PMB_EDC_ECN_62_MASK         0x003F0000UL
#define PMB_EDC_ECN_62_WIDTH        6
#define PMB_EDC_ECN_62_SHIFT        16
#define PMB_EDC_ECN_62_SIGNED       0

/* Register EDC_PERIP_BASIC3_62 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_62     0x07CC
#define ABS_PMB_EDC_PERIP_BASIC3_62 0xA50137CCUL

#define PMB_EDC_MA_62_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_62_WIDTH         24
#define PMB_EDC_MA_62_SHIFT         0
#define PMB_EDC_MA_62_SIGNED        0

/* Register EDC_PERIP_AGEN4_62 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_62       0x07D0
#define ABS_PMB_EDC_PERIP_AGEN4_62   0xA50137D0UL

#define PMB_EDC_N0_62_MASK           0x0000FFFFUL
#define PMB_EDC_N0_62_WIDTH          16
#define PMB_EDC_N0_62_SHIFT          0
#define PMB_EDC_N0_62_SIGNED         0

#define PMB_EDC_BUS_BYTES_62_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_62_WIDTH   1
#define PMB_EDC_BUS_BYTES_62_SHIFT   16
#define PMB_EDC_BUS_BYTES_62_SIGNED  0

#define PMB_EDC_ITEM_BYTES_62_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_62_WIDTH  2
#define PMB_EDC_ITEM_BYTES_62_SHIFT  17
#define PMB_EDC_ITEM_BYTES_62_SIGNED 0

#define PMB_EDC_CLR_ABO_62_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_62_WIDTH     1
#define PMB_EDC_CLR_ABO_62_SHIFT     19
#define PMB_EDC_CLR_ABO_62_SIGNED    0

#define PMB_EDC_MODE_62_MASK         0x00E00000UL
#define PMB_EDC_MODE_62_WIDTH        3
#define PMB_EDC_MODE_62_SHIFT        21
#define PMB_EDC_MODE_62_SIGNED       0

/* Register EDC_PERIP_AGEN5_62 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_62     0x07D4
#define ABS_PMB_EDC_PERIP_AGEN5_62 0xA50137D4UL

#define PMB_EDC_N1_62_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_62_WIDTH        24
#define PMB_EDC_N1_62_SHIFT        0
#define PMB_EDC_N1_62_SIGNED       0

/* Register EDC_PERIP_AGEN6_62 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_62     0x07D8
#define ABS_PMB_EDC_PERIP_AGEN6_62 0xA50137D8UL

#define PMB_EDC_N2_62_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_62_WIDTH        24
#define PMB_EDC_N2_62_SHIFT        0
#define PMB_EDC_N2_62_SIGNED       0

/* Register EDC_PERIP_AGEN7_62 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_62      0x07DC
#define ABS_PMB_EDC_PERIP_AGEN7_62  0xA50137DCUL

#define PMB_EDC_LP0_62_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_62_WIDTH        16
#define PMB_EDC_LP0_62_SHIFT        0
#define PMB_EDC_LP0_62_SIGNED       0

#define PMB_EDC_LP1_62_MASK         0x003F0000UL
#define PMB_EDC_LP1_62_WIDTH        6
#define PMB_EDC_LP1_62_SHIFT        16
#define PMB_EDC_LP1_62_SIGNED       0

#define PMB_EDC_LINK_MODE_62_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_62_WIDTH  2
#define PMB_EDC_LINK_MODE_62_SHIFT  22
#define PMB_EDC_LINK_MODE_62_SIGNED 0

/* Register EDC_PERIP_BASIC0_63 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_63         0x07E0
#define ABS_PMB_EDC_PERIP_BASIC0_63     0xA50137E0UL

#define PMB_EDC_LATCHED_RESET_63_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_63_WIDTH  1
#define PMB_EDC_LATCHED_RESET_63_SHIFT  0
#define PMB_EDC_LATCHED_RESET_63_SIGNED 0

#define PMB_EDC_PULSED_RESET_63_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_63_WIDTH   1
#define PMB_EDC_PULSED_RESET_63_SHIFT   1
#define PMB_EDC_PULSED_RESET_63_SIGNED  0

#define PMB_EDC_PA_EXT_63_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_63_WIDTH         1
#define PMB_EDC_PA_EXT_63_SHIFT         2
#define PMB_EDC_PA_EXT_63_SIGNED        0

#define PMB_EDC_FINE_RATE_63_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_63_WIDTH      2
#define PMB_EDC_FINE_RATE_63_SHIFT      3
#define PMB_EDC_FINE_RATE_63_SIGNED     0

#define PMB_EDC_PER_BUS_63_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_63_WIDTH        1
#define PMB_EDC_PER_BUS_63_SHIFT        5
#define PMB_EDC_PER_BUS_63_SIGNED       0

#define PMB_EDC_TFR_MODE_63_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_63_WIDTH       3
#define PMB_EDC_TFR_MODE_63_SHIFT       6
#define PMB_EDC_TFR_MODE_63_SIGNED      0

#define PMB_EDC_EOP_MASK_63_MASK        0x00000200UL
#define PMB_EDC_EOP_MASK_63_WIDTH       1
#define PMB_EDC_EOP_MASK_63_SHIFT       9
#define PMB_EDC_EOP_MASK_63_SIGNED      0

#define PMB_EDC_TRANSFER_MODE_63_MASK   0x00000400UL
#define PMB_EDC_TRANSFER_MODE_63_WIDTH  1
#define PMB_EDC_TRANSFER_MODE_63_SHIFT  10
#define PMB_EDC_TRANSFER_MODE_63_SIGNED 0

#define PMB_EDC_EOP_MODE_63_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_63_WIDTH       2
#define PMB_EDC_EOP_MODE_63_SHIFT       11
#define PMB_EDC_EOP_MODE_63_SIGNED      0

#define PMB_EDC_DISCARD_OP_63_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_63_WIDTH     1
#define PMB_EDC_DISCARD_OP_63_SHIFT     13
#define PMB_EDC_DISCARD_OP_63_SIGNED    0

#define PMB_EDC_INCR_63_MASK            0x00004000UL
#define PMB_EDC_INCR_63_WIDTH           1
#define PMB_EDC_INCR_63_SHIFT           14
#define PMB_EDC_INCR_63_SIGNED          0

#define PMB_EDC_BITREV_63_MASK          0x00008000UL
#define PMB_EDC_BITREV_63_WIDTH         1
#define PMB_EDC_BITREV_63_SHIFT         15
#define PMB_EDC_BITREV_63_SIGNED        0

#define PMB_EDC_COARSE_RATE_63_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_63_WIDTH    3
#define PMB_EDC_COARSE_RATE_63_SHIFT    16
#define PMB_EDC_COARSE_RATE_63_SIGNED   0

#define PMB_EDC_PALIGN_63_MASK          0x00080000UL
#define PMB_EDC_PALIGN_63_WIDTH         1
#define PMB_EDC_PALIGN_63_SHIFT         19
#define PMB_EDC_PALIGN_63_SIGNED        0

#define PMB_EDC_PW_63_MASK              0x00300000UL
#define PMB_EDC_PW_63_WIDTH             2
#define PMB_EDC_PW_63_SHIFT             20
#define PMB_EDC_PW_63_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_63_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_63_WIDTH   1
#define PMB_EDC_DCP_PRIORITY_63_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_63_SIGNED  0

#define PMB_EDC_MEM_BSWAP_63_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_63_WIDTH      1
#define PMB_EDC_MEM_BSWAP_63_SHIFT      23
#define PMB_EDC_MEM_BSWAP_63_SIGNED     0

/* Register EDC_PERIP_BASIC1_63 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_63     0x07E4
#define ABS_PMB_EDC_PERIP_BASIC1_63 0xA50137E4UL

#define PMB_EDC_ITEMS_63_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_63_WIDTH      16
#define PMB_EDC_ITEMS_63_SHIFT      0
#define PMB_EDC_ITEMS_63_SIGNED     0

#define PMB_EDC_TRANSFERS_63_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_63_WIDTH  8
#define PMB_EDC_TRANSFERS_63_SHIFT  16
#define PMB_EDC_TRANSFERS_63_SIGNED 0

/* Register EDC_PERIP_BASIC2_63 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_63     0x07E8
#define ABS_PMB_EDC_PERIP_BASIC2_63 0xA50137E8UL

#define PMB_EDC_PA_63_MASK          0x0000FFFFUL
#define PMB_EDC_PA_63_WIDTH         16
#define PMB_EDC_PA_63_SHIFT         0
#define PMB_EDC_PA_63_SIGNED        0

#define PMB_EDC_ECN_63_MASK         0x003F0000UL
#define PMB_EDC_ECN_63_WIDTH        6
#define PMB_EDC_ECN_63_SHIFT        16
#define PMB_EDC_ECN_63_SIGNED       0

/* Register EDC_PERIP_BASIC3_63 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_63     0x07EC
#define ABS_PMB_EDC_PERIP_BASIC3_63 0xA50137ECUL

#define PMB_EDC_MA_63_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_63_WIDTH         24
#define PMB_EDC_MA_63_SHIFT         0
#define PMB_EDC_MA_63_SIGNED        0

/* Register EDC_PERIP_AGEN4_63 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_63       0x07F0
#define ABS_PMB_EDC_PERIP_AGEN4_63   0xA50137F0UL

#define PMB_EDC_N0_63_MASK           0x0000FFFFUL
#define PMB_EDC_N0_63_WIDTH          16
#define PMB_EDC_N0_63_SHIFT          0
#define PMB_EDC_N0_63_SIGNED         0

#define PMB_EDC_BUS_BYTES_63_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_63_WIDTH   1
#define PMB_EDC_BUS_BYTES_63_SHIFT   16
#define PMB_EDC_BUS_BYTES_63_SIGNED  0

#define PMB_EDC_ITEM_BYTES_63_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_63_WIDTH  2
#define PMB_EDC_ITEM_BYTES_63_SHIFT  17
#define PMB_EDC_ITEM_BYTES_63_SIGNED 0

#define PMB_EDC_CLR_ABO_63_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_63_WIDTH     1
#define PMB_EDC_CLR_ABO_63_SHIFT     19
#define PMB_EDC_CLR_ABO_63_SIGNED    0

#define PMB_EDC_MODE_63_MASK         0x00E00000UL
#define PMB_EDC_MODE_63_WIDTH        3
#define PMB_EDC_MODE_63_SHIFT        21
#define PMB_EDC_MODE_63_SIGNED       0

/* Register EDC_PERIP_AGEN5_63 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_63     0x07F4
#define ABS_PMB_EDC_PERIP_AGEN5_63 0xA50137F4UL

#define PMB_EDC_N1_63_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_63_WIDTH        24
#define PMB_EDC_N1_63_SHIFT        0
#define PMB_EDC_N1_63_SIGNED       0

/* Register EDC_PERIP_AGEN6_63 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_63     0x07F8
#define ABS_PMB_EDC_PERIP_AGEN6_63 0xA50137F8UL

#define PMB_EDC_N2_63_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_63_WIDTH        24
#define PMB_EDC_N2_63_SHIFT        0
#define PMB_EDC_N2_63_SIGNED       0

/* Register EDC_PERIP_AGEN7_63 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_63      0x07FC
#define ABS_PMB_EDC_PERIP_AGEN7_63  0xA50137FCUL

#define PMB_EDC_LP0_63_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_63_WIDTH        16
#define PMB_EDC_LP0_63_SHIFT        0
#define PMB_EDC_LP0_63_SIGNED       0

#define PMB_EDC_LP1_63_MASK         0x003F0000UL
#define PMB_EDC_LP1_63_WIDTH        6
#define PMB_EDC_LP1_63_SHIFT        16
#define PMB_EDC_LP1_63_SIGNED       0

#define PMB_EDC_LINK_MODE_63_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_63_WIDTH  2
#define PMB_EDC_LINK_MODE_63_SHIFT  22
#define PMB_EDC_LINK_MODE_63_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_0 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_0     0x0800
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_0 0xA5013800UL

#define PMB_EDC_AGEN_STATE_A_0_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_0_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_0_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_0_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_0 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_0     0x0804
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_0 0xA5013804UL

#define PMB_EDC_AGEN_STATE_B_0_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_0_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_0_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_0_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_0 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_0     0x0808
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_0 0xA5013808UL

#define PMB_EDC_AGEN_STATE_O_0_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_0_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_0_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_0_SIGNED     0

/* Register EDC_PERIP_STATUS_0 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_0          0x080C
#define ABS_PMB_EDC_PERIP_STATUS_0      0xA501380CUL

#define PMB_EDC_ITEMS_LEFT_0_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_0_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_0_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_0_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_0_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_0_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_0_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_0_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_1 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_1     0x0810
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_1 0xA5013810UL

#define PMB_EDC_AGEN_STATE_A_1_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_1_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_1_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_1_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_1 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_1     0x0814
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_1 0xA5013814UL

#define PMB_EDC_AGEN_STATE_B_1_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_1_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_1_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_1_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_1 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_1     0x0818
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_1 0xA5013818UL

#define PMB_EDC_AGEN_STATE_O_1_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_1_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_1_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_1_SIGNED     0

/* Register EDC_PERIP_STATUS_1 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_1          0x081C
#define ABS_PMB_EDC_PERIP_STATUS_1      0xA501381CUL

#define PMB_EDC_ITEMS_LEFT_1_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_1_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_1_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_1_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_1_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_1_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_1_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_1_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_2 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_2     0x0820
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_2 0xA5013820UL

#define PMB_EDC_AGEN_STATE_A_2_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_2_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_2_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_2_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_2 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_2     0x0824
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_2 0xA5013824UL

#define PMB_EDC_AGEN_STATE_B_2_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_2_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_2_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_2_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_2 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_2     0x0828
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_2 0xA5013828UL

#define PMB_EDC_AGEN_STATE_O_2_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_2_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_2_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_2_SIGNED     0

/* Register EDC_PERIP_STATUS_2 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_2          0x082C
#define ABS_PMB_EDC_PERIP_STATUS_2      0xA501382CUL

#define PMB_EDC_ITEMS_LEFT_2_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_2_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_2_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_2_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_2_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_2_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_2_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_2_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_3 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_3     0x0830
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_3 0xA5013830UL

#define PMB_EDC_AGEN_STATE_A_3_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_3_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_3_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_3_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_3 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_3     0x0834
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_3 0xA5013834UL

#define PMB_EDC_AGEN_STATE_B_3_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_3_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_3_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_3_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_3 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_3     0x0838
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_3 0xA5013838UL

#define PMB_EDC_AGEN_STATE_O_3_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_3_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_3_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_3_SIGNED     0

/* Register EDC_PERIP_STATUS_3 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_3          0x083C
#define ABS_PMB_EDC_PERIP_STATUS_3      0xA501383CUL

#define PMB_EDC_ITEMS_LEFT_3_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_3_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_3_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_3_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_3_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_3_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_3_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_3_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_4 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_4     0x0840
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_4 0xA5013840UL

#define PMB_EDC_AGEN_STATE_A_4_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_4_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_4_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_4_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_4 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_4     0x0844
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_4 0xA5013844UL

#define PMB_EDC_AGEN_STATE_B_4_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_4_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_4_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_4_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_4 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_4     0x0848
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_4 0xA5013848UL

#define PMB_EDC_AGEN_STATE_O_4_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_4_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_4_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_4_SIGNED     0

/* Register EDC_PERIP_STATUS_4 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_4          0x084C
#define ABS_PMB_EDC_PERIP_STATUS_4      0xA501384CUL

#define PMB_EDC_ITEMS_LEFT_4_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_4_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_4_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_4_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_4_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_4_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_4_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_4_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_5 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_5     0x0850
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_5 0xA5013850UL

#define PMB_EDC_AGEN_STATE_A_5_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_5_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_5_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_5_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_5 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_5     0x0854
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_5 0xA5013854UL

#define PMB_EDC_AGEN_STATE_B_5_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_5_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_5_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_5_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_5 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_5     0x0858
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_5 0xA5013858UL

#define PMB_EDC_AGEN_STATE_O_5_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_5_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_5_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_5_SIGNED     0

/* Register EDC_PERIP_STATUS_5 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_5          0x085C
#define ABS_PMB_EDC_PERIP_STATUS_5      0xA501385CUL

#define PMB_EDC_ITEMS_LEFT_5_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_5_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_5_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_5_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_5_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_5_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_5_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_5_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_6 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_6     0x0860
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_6 0xA5013860UL

#define PMB_EDC_AGEN_STATE_A_6_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_6_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_6_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_6_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_6 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_6     0x0864
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_6 0xA5013864UL

#define PMB_EDC_AGEN_STATE_B_6_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_6_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_6_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_6_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_6 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_6     0x0868
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_6 0xA5013868UL

#define PMB_EDC_AGEN_STATE_O_6_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_6_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_6_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_6_SIGNED     0

/* Register EDC_PERIP_STATUS_6 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_6          0x086C
#define ABS_PMB_EDC_PERIP_STATUS_6      0xA501386CUL

#define PMB_EDC_ITEMS_LEFT_6_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_6_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_6_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_6_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_6_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_6_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_6_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_6_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_7 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_7     0x0870
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_7 0xA5013870UL

#define PMB_EDC_AGEN_STATE_A_7_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_7_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_7_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_7_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_7 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_7     0x0874
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_7 0xA5013874UL

#define PMB_EDC_AGEN_STATE_B_7_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_7_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_7_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_7_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_7 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_7     0x0878
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_7 0xA5013878UL

#define PMB_EDC_AGEN_STATE_O_7_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_7_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_7_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_7_SIGNED     0

/* Register EDC_PERIP_STATUS_7 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_7          0x087C
#define ABS_PMB_EDC_PERIP_STATUS_7      0xA501387CUL

#define PMB_EDC_ITEMS_LEFT_7_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_7_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_7_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_7_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_7_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_7_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_7_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_7_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_8 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_8     0x0880
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_8 0xA5013880UL

#define PMB_EDC_AGEN_STATE_A_8_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_8_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_8_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_8_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_8 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_8     0x0884
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_8 0xA5013884UL

#define PMB_EDC_AGEN_STATE_B_8_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_8_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_8_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_8_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_8 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_8     0x0888
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_8 0xA5013888UL

#define PMB_EDC_AGEN_STATE_O_8_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_8_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_8_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_8_SIGNED     0

/* Register EDC_PERIP_STATUS_8 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_8          0x088C
#define ABS_PMB_EDC_PERIP_STATUS_8      0xA501388CUL

#define PMB_EDC_ITEMS_LEFT_8_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_8_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_8_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_8_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_8_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_8_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_8_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_8_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_9 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_9     0x0890
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_9 0xA5013890UL

#define PMB_EDC_AGEN_STATE_A_9_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_9_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_9_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_9_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_9 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_9     0x0894
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_9 0xA5013894UL

#define PMB_EDC_AGEN_STATE_B_9_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_9_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_9_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_9_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_9 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_9     0x0898
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_9 0xA5013898UL

#define PMB_EDC_AGEN_STATE_O_9_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_9_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_9_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_9_SIGNED     0

/* Register EDC_PERIP_STATUS_9 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_9          0x089C
#define ABS_PMB_EDC_PERIP_STATUS_9      0xA501389CUL

#define PMB_EDC_ITEMS_LEFT_9_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_9_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_9_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_9_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_9_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_9_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_9_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_9_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_10 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_10     0x08A0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_10 0xA50138A0UL

#define PMB_EDC_AGEN_STATE_A_10_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_10_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_10_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_10_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_10 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_10     0x08A4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_10 0xA50138A4UL

#define PMB_EDC_AGEN_STATE_B_10_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_10_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_10_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_10_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_10 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_10     0x08A8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_10 0xA50138A8UL

#define PMB_EDC_AGEN_STATE_O_10_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_10_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_10_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_10_SIGNED     0

/* Register EDC_PERIP_STATUS_10 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_10          0x08AC
#define ABS_PMB_EDC_PERIP_STATUS_10      0xA50138ACUL

#define PMB_EDC_ITEMS_LEFT_10_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_10_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_10_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_10_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_10_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_10_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_10_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_10_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_11 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_11     0x08B0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_11 0xA50138B0UL

#define PMB_EDC_AGEN_STATE_A_11_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_11_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_11_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_11_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_11 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_11     0x08B4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_11 0xA50138B4UL

#define PMB_EDC_AGEN_STATE_B_11_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_11_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_11_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_11_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_11 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_11     0x08B8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_11 0xA50138B8UL

#define PMB_EDC_AGEN_STATE_O_11_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_11_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_11_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_11_SIGNED     0

/* Register EDC_PERIP_STATUS_11 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_11          0x08BC
#define ABS_PMB_EDC_PERIP_STATUS_11      0xA50138BCUL

#define PMB_EDC_ITEMS_LEFT_11_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_11_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_11_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_11_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_11_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_11_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_11_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_11_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_12 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_12     0x08C0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_12 0xA50138C0UL

#define PMB_EDC_AGEN_STATE_A_12_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_12_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_12_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_12_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_12 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_12     0x08C4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_12 0xA50138C4UL

#define PMB_EDC_AGEN_STATE_B_12_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_12_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_12_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_12_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_12 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_12     0x08C8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_12 0xA50138C8UL

#define PMB_EDC_AGEN_STATE_O_12_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_12_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_12_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_12_SIGNED     0

/* Register EDC_PERIP_STATUS_12 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_12          0x08CC
#define ABS_PMB_EDC_PERIP_STATUS_12      0xA50138CCUL

#define PMB_EDC_ITEMS_LEFT_12_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_12_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_12_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_12_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_12_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_12_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_12_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_12_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_13 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_13     0x08D0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_13 0xA50138D0UL

#define PMB_EDC_AGEN_STATE_A_13_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_13_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_13_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_13_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_13 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_13     0x08D4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_13 0xA50138D4UL

#define PMB_EDC_AGEN_STATE_B_13_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_13_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_13_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_13_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_13 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_13     0x08D8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_13 0xA50138D8UL

#define PMB_EDC_AGEN_STATE_O_13_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_13_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_13_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_13_SIGNED     0

/* Register EDC_PERIP_STATUS_13 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_13          0x08DC
#define ABS_PMB_EDC_PERIP_STATUS_13      0xA50138DCUL

#define PMB_EDC_ITEMS_LEFT_13_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_13_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_13_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_13_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_13_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_13_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_13_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_13_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_14 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_14     0x08E0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_14 0xA50138E0UL

#define PMB_EDC_AGEN_STATE_A_14_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_14_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_14_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_14_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_14 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_14     0x08E4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_14 0xA50138E4UL

#define PMB_EDC_AGEN_STATE_B_14_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_14_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_14_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_14_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_14 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_14     0x08E8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_14 0xA50138E8UL

#define PMB_EDC_AGEN_STATE_O_14_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_14_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_14_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_14_SIGNED     0

/* Register EDC_PERIP_STATUS_14 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_14          0x08EC
#define ABS_PMB_EDC_PERIP_STATUS_14      0xA50138ECUL

#define PMB_EDC_ITEMS_LEFT_14_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_14_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_14_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_14_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_14_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_14_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_14_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_14_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_15 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_15     0x08F0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_15 0xA50138F0UL

#define PMB_EDC_AGEN_STATE_A_15_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_15_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_15_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_15_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_15 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_15     0x08F4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_15 0xA50138F4UL

#define PMB_EDC_AGEN_STATE_B_15_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_15_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_15_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_15_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_15 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_15     0x08F8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_15 0xA50138F8UL

#define PMB_EDC_AGEN_STATE_O_15_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_15_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_15_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_15_SIGNED     0

/* Register EDC_PERIP_STATUS_15 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_15          0x08FC
#define ABS_PMB_EDC_PERIP_STATUS_15      0xA50138FCUL

#define PMB_EDC_ITEMS_LEFT_15_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_15_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_15_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_15_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_15_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_15_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_15_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_15_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_16 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_16     0x0900
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_16 0xA5013900UL

#define PMB_EDC_AGEN_STATE_A_16_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_16_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_16_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_16_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_16 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_16     0x0904
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_16 0xA5013904UL

#define PMB_EDC_AGEN_STATE_B_16_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_16_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_16_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_16_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_16 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_16     0x0908
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_16 0xA5013908UL

#define PMB_EDC_AGEN_STATE_O_16_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_16_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_16_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_16_SIGNED     0

/* Register EDC_PERIP_STATUS_16 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_16          0x090C
#define ABS_PMB_EDC_PERIP_STATUS_16      0xA501390CUL

#define PMB_EDC_ITEMS_LEFT_16_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_16_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_16_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_16_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_16_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_16_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_16_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_16_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_17 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_17     0x0910
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_17 0xA5013910UL

#define PMB_EDC_AGEN_STATE_A_17_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_17_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_17_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_17_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_17 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_17     0x0914
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_17 0xA5013914UL

#define PMB_EDC_AGEN_STATE_B_17_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_17_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_17_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_17_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_17 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_17     0x0918
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_17 0xA5013918UL

#define PMB_EDC_AGEN_STATE_O_17_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_17_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_17_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_17_SIGNED     0

/* Register EDC_PERIP_STATUS_17 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_17          0x091C
#define ABS_PMB_EDC_PERIP_STATUS_17      0xA501391CUL

#define PMB_EDC_ITEMS_LEFT_17_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_17_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_17_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_17_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_17_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_17_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_17_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_17_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_18 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_18     0x0920
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_18 0xA5013920UL

#define PMB_EDC_AGEN_STATE_A_18_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_18_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_18_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_18_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_18 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_18     0x0924
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_18 0xA5013924UL

#define PMB_EDC_AGEN_STATE_B_18_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_18_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_18_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_18_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_18 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_18     0x0928
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_18 0xA5013928UL

#define PMB_EDC_AGEN_STATE_O_18_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_18_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_18_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_18_SIGNED     0

/* Register EDC_PERIP_STATUS_18 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_18          0x092C
#define ABS_PMB_EDC_PERIP_STATUS_18      0xA501392CUL

#define PMB_EDC_ITEMS_LEFT_18_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_18_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_18_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_18_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_18_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_18_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_18_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_18_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_19 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_19     0x0930
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_19 0xA5013930UL

#define PMB_EDC_AGEN_STATE_A_19_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_19_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_19_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_19_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_19 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_19     0x0934
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_19 0xA5013934UL

#define PMB_EDC_AGEN_STATE_B_19_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_19_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_19_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_19_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_19 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_19     0x0938
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_19 0xA5013938UL

#define PMB_EDC_AGEN_STATE_O_19_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_19_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_19_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_19_SIGNED     0

/* Register EDC_PERIP_STATUS_19 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_19          0x093C
#define ABS_PMB_EDC_PERIP_STATUS_19      0xA501393CUL

#define PMB_EDC_ITEMS_LEFT_19_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_19_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_19_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_19_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_19_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_19_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_19_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_19_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_20 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_20     0x0940
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_20 0xA5013940UL

#define PMB_EDC_AGEN_STATE_A_20_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_20_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_20_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_20_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_20 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_20     0x0944
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_20 0xA5013944UL

#define PMB_EDC_AGEN_STATE_B_20_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_20_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_20_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_20_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_20 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_20     0x0948
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_20 0xA5013948UL

#define PMB_EDC_AGEN_STATE_O_20_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_20_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_20_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_20_SIGNED     0

/* Register EDC_PERIP_STATUS_20 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_20          0x094C
#define ABS_PMB_EDC_PERIP_STATUS_20      0xA501394CUL

#define PMB_EDC_ITEMS_LEFT_20_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_20_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_20_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_20_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_20_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_20_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_20_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_20_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_21 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_21     0x0950
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_21 0xA5013950UL

#define PMB_EDC_AGEN_STATE_A_21_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_21_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_21_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_21_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_21 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_21     0x0954
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_21 0xA5013954UL

#define PMB_EDC_AGEN_STATE_B_21_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_21_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_21_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_21_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_21 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_21     0x0958
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_21 0xA5013958UL

#define PMB_EDC_AGEN_STATE_O_21_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_21_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_21_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_21_SIGNED     0

/* Register EDC_PERIP_STATUS_21 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_21          0x095C
#define ABS_PMB_EDC_PERIP_STATUS_21      0xA501395CUL

#define PMB_EDC_ITEMS_LEFT_21_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_21_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_21_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_21_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_21_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_21_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_21_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_21_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_22 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_22     0x0960
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_22 0xA5013960UL

#define PMB_EDC_AGEN_STATE_A_22_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_22_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_22_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_22_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_22 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_22     0x0964
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_22 0xA5013964UL

#define PMB_EDC_AGEN_STATE_B_22_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_22_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_22_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_22_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_22 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_22     0x0968
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_22 0xA5013968UL

#define PMB_EDC_AGEN_STATE_O_22_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_22_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_22_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_22_SIGNED     0

/* Register EDC_PERIP_STATUS_22 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_22          0x096C
#define ABS_PMB_EDC_PERIP_STATUS_22      0xA501396CUL

#define PMB_EDC_ITEMS_LEFT_22_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_22_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_22_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_22_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_22_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_22_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_22_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_22_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_23 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_23     0x0970
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_23 0xA5013970UL

#define PMB_EDC_AGEN_STATE_A_23_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_23_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_23_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_23_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_23 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_23     0x0974
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_23 0xA5013974UL

#define PMB_EDC_AGEN_STATE_B_23_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_23_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_23_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_23_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_23 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_23     0x0978
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_23 0xA5013978UL

#define PMB_EDC_AGEN_STATE_O_23_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_23_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_23_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_23_SIGNED     0

/* Register EDC_PERIP_STATUS_23 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_23          0x097C
#define ABS_PMB_EDC_PERIP_STATUS_23      0xA501397CUL

#define PMB_EDC_ITEMS_LEFT_23_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_23_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_23_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_23_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_23_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_23_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_23_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_23_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_24 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_24     0x0980
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_24 0xA5013980UL

#define PMB_EDC_AGEN_STATE_A_24_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_24_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_24_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_24_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_24 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_24     0x0984
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_24 0xA5013984UL

#define PMB_EDC_AGEN_STATE_B_24_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_24_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_24_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_24_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_24 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_24     0x0988
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_24 0xA5013988UL

#define PMB_EDC_AGEN_STATE_O_24_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_24_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_24_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_24_SIGNED     0

/* Register EDC_PERIP_STATUS_24 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_24          0x098C
#define ABS_PMB_EDC_PERIP_STATUS_24      0xA501398CUL

#define PMB_EDC_ITEMS_LEFT_24_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_24_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_24_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_24_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_24_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_24_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_24_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_24_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_25 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_25     0x0990
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_25 0xA5013990UL

#define PMB_EDC_AGEN_STATE_A_25_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_25_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_25_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_25_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_25 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_25     0x0994
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_25 0xA5013994UL

#define PMB_EDC_AGEN_STATE_B_25_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_25_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_25_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_25_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_25 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_25     0x0998
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_25 0xA5013998UL

#define PMB_EDC_AGEN_STATE_O_25_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_25_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_25_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_25_SIGNED     0

/* Register EDC_PERIP_STATUS_25 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_25          0x099C
#define ABS_PMB_EDC_PERIP_STATUS_25      0xA501399CUL

#define PMB_EDC_ITEMS_LEFT_25_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_25_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_25_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_25_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_25_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_25_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_25_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_25_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_26 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_26     0x09A0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_26 0xA50139A0UL

#define PMB_EDC_AGEN_STATE_A_26_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_26_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_26_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_26_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_26 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_26     0x09A4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_26 0xA50139A4UL

#define PMB_EDC_AGEN_STATE_B_26_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_26_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_26_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_26_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_26 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_26     0x09A8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_26 0xA50139A8UL

#define PMB_EDC_AGEN_STATE_O_26_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_26_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_26_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_26_SIGNED     0

/* Register EDC_PERIP_STATUS_26 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_26          0x09AC
#define ABS_PMB_EDC_PERIP_STATUS_26      0xA50139ACUL

#define PMB_EDC_ITEMS_LEFT_26_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_26_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_26_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_26_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_26_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_26_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_26_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_26_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_27 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_27     0x09B0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_27 0xA50139B0UL

#define PMB_EDC_AGEN_STATE_A_27_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_27_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_27_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_27_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_27 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_27     0x09B4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_27 0xA50139B4UL

#define PMB_EDC_AGEN_STATE_B_27_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_27_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_27_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_27_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_27 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_27     0x09B8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_27 0xA50139B8UL

#define PMB_EDC_AGEN_STATE_O_27_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_27_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_27_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_27_SIGNED     0

/* Register EDC_PERIP_STATUS_27 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_27          0x09BC
#define ABS_PMB_EDC_PERIP_STATUS_27      0xA50139BCUL

#define PMB_EDC_ITEMS_LEFT_27_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_27_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_27_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_27_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_27_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_27_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_27_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_27_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_28 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_28     0x09C0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_28 0xA50139C0UL

#define PMB_EDC_AGEN_STATE_A_28_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_28_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_28_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_28_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_28 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_28     0x09C4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_28 0xA50139C4UL

#define PMB_EDC_AGEN_STATE_B_28_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_28_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_28_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_28_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_28 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_28     0x09C8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_28 0xA50139C8UL

#define PMB_EDC_AGEN_STATE_O_28_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_28_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_28_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_28_SIGNED     0

/* Register EDC_PERIP_STATUS_28 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_28          0x09CC
#define ABS_PMB_EDC_PERIP_STATUS_28      0xA50139CCUL

#define PMB_EDC_ITEMS_LEFT_28_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_28_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_28_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_28_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_28_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_28_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_28_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_28_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_29 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_29     0x09D0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_29 0xA50139D0UL

#define PMB_EDC_AGEN_STATE_A_29_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_29_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_29_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_29_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_29 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_29     0x09D4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_29 0xA50139D4UL

#define PMB_EDC_AGEN_STATE_B_29_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_29_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_29_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_29_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_29 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_29     0x09D8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_29 0xA50139D8UL

#define PMB_EDC_AGEN_STATE_O_29_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_29_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_29_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_29_SIGNED     0

/* Register EDC_PERIP_STATUS_29 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_29          0x09DC
#define ABS_PMB_EDC_PERIP_STATUS_29      0xA50139DCUL

#define PMB_EDC_ITEMS_LEFT_29_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_29_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_29_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_29_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_29_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_29_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_29_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_29_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_30 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_30     0x09E0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_30 0xA50139E0UL

#define PMB_EDC_AGEN_STATE_A_30_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_30_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_30_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_30_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_30 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_30     0x09E4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_30 0xA50139E4UL

#define PMB_EDC_AGEN_STATE_B_30_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_30_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_30_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_30_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_30 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_30     0x09E8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_30 0xA50139E8UL

#define PMB_EDC_AGEN_STATE_O_30_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_30_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_30_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_30_SIGNED     0

/* Register EDC_PERIP_STATUS_30 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_30          0x09EC
#define ABS_PMB_EDC_PERIP_STATUS_30      0xA50139ECUL

#define PMB_EDC_ITEMS_LEFT_30_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_30_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_30_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_30_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_30_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_30_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_30_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_30_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_31 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_31     0x09F0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_31 0xA50139F0UL

#define PMB_EDC_AGEN_STATE_A_31_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_31_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_31_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_31_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_31 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_31     0x09F4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_31 0xA50139F4UL

#define PMB_EDC_AGEN_STATE_B_31_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_31_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_31_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_31_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_31 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_31     0x09F8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_31 0xA50139F8UL

#define PMB_EDC_AGEN_STATE_O_31_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_31_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_31_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_31_SIGNED     0

/* Register EDC_PERIP_STATUS_31 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_31          0x09FC
#define ABS_PMB_EDC_PERIP_STATUS_31      0xA50139FCUL

#define PMB_EDC_ITEMS_LEFT_31_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_31_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_31_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_31_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_31_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_31_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_31_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_31_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_32 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_32     0x0A00
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_32 0xA5013A00UL

#define PMB_EDC_AGEN_STATE_A_32_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_32_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_32_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_32_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_32 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_32     0x0A04
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_32 0xA5013A04UL

#define PMB_EDC_AGEN_STATE_B_32_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_32_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_32_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_32_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_32 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_32     0x0A08
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_32 0xA5013A08UL

#define PMB_EDC_AGEN_STATE_O_32_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_32_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_32_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_32_SIGNED     0

/* Register EDC_PERIP_STATUS_32 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_32          0x0A0C
#define ABS_PMB_EDC_PERIP_STATUS_32      0xA5013A0CUL

#define PMB_EDC_ITEMS_LEFT_32_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_32_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_32_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_32_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_32_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_32_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_32_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_32_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_33 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_33     0x0A10
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_33 0xA5013A10UL

#define PMB_EDC_AGEN_STATE_A_33_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_33_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_33_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_33_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_33 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_33     0x0A14
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_33 0xA5013A14UL

#define PMB_EDC_AGEN_STATE_B_33_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_33_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_33_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_33_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_33 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_33     0x0A18
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_33 0xA5013A18UL

#define PMB_EDC_AGEN_STATE_O_33_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_33_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_33_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_33_SIGNED     0

/* Register EDC_PERIP_STATUS_33 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_33          0x0A1C
#define ABS_PMB_EDC_PERIP_STATUS_33      0xA5013A1CUL

#define PMB_EDC_ITEMS_LEFT_33_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_33_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_33_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_33_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_33_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_33_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_33_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_33_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_34 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_34     0x0A20
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_34 0xA5013A20UL

#define PMB_EDC_AGEN_STATE_A_34_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_34_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_34_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_34_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_34 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_34     0x0A24
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_34 0xA5013A24UL

#define PMB_EDC_AGEN_STATE_B_34_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_34_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_34_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_34_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_34 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_34     0x0A28
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_34 0xA5013A28UL

#define PMB_EDC_AGEN_STATE_O_34_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_34_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_34_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_34_SIGNED     0

/* Register EDC_PERIP_STATUS_34 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_34          0x0A2C
#define ABS_PMB_EDC_PERIP_STATUS_34      0xA5013A2CUL

#define PMB_EDC_ITEMS_LEFT_34_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_34_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_34_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_34_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_34_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_34_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_34_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_34_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_35 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_35     0x0A30
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_35 0xA5013A30UL

#define PMB_EDC_AGEN_STATE_A_35_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_35_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_35_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_35_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_35 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_35     0x0A34
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_35 0xA5013A34UL

#define PMB_EDC_AGEN_STATE_B_35_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_35_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_35_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_35_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_35 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_35     0x0A38
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_35 0xA5013A38UL

#define PMB_EDC_AGEN_STATE_O_35_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_35_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_35_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_35_SIGNED     0

/* Register EDC_PERIP_STATUS_35 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_35          0x0A3C
#define ABS_PMB_EDC_PERIP_STATUS_35      0xA5013A3CUL

#define PMB_EDC_ITEMS_LEFT_35_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_35_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_35_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_35_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_35_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_35_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_35_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_35_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_36 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_36     0x0A40
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_36 0xA5013A40UL

#define PMB_EDC_AGEN_STATE_A_36_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_36_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_36_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_36_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_36 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_36     0x0A44
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_36 0xA5013A44UL

#define PMB_EDC_AGEN_STATE_B_36_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_36_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_36_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_36_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_36 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_36     0x0A48
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_36 0xA5013A48UL

#define PMB_EDC_AGEN_STATE_O_36_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_36_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_36_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_36_SIGNED     0

/* Register EDC_PERIP_STATUS_36 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_36          0x0A4C
#define ABS_PMB_EDC_PERIP_STATUS_36      0xA5013A4CUL

#define PMB_EDC_ITEMS_LEFT_36_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_36_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_36_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_36_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_36_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_36_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_36_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_36_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_37 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_37     0x0A50
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_37 0xA5013A50UL

#define PMB_EDC_AGEN_STATE_A_37_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_37_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_37_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_37_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_37 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_37     0x0A54
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_37 0xA5013A54UL

#define PMB_EDC_AGEN_STATE_B_37_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_37_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_37_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_37_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_37 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_37     0x0A58
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_37 0xA5013A58UL

#define PMB_EDC_AGEN_STATE_O_37_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_37_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_37_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_37_SIGNED     0

/* Register EDC_PERIP_STATUS_37 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_37          0x0A5C
#define ABS_PMB_EDC_PERIP_STATUS_37      0xA5013A5CUL

#define PMB_EDC_ITEMS_LEFT_37_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_37_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_37_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_37_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_37_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_37_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_37_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_37_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_38 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_38     0x0A60
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_38 0xA5013A60UL

#define PMB_EDC_AGEN_STATE_A_38_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_38_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_38_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_38_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_38 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_38     0x0A64
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_38 0xA5013A64UL

#define PMB_EDC_AGEN_STATE_B_38_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_38_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_38_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_38_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_38 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_38     0x0A68
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_38 0xA5013A68UL

#define PMB_EDC_AGEN_STATE_O_38_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_38_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_38_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_38_SIGNED     0

/* Register EDC_PERIP_STATUS_38 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_38          0x0A6C
#define ABS_PMB_EDC_PERIP_STATUS_38      0xA5013A6CUL

#define PMB_EDC_ITEMS_LEFT_38_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_38_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_38_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_38_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_38_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_38_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_38_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_38_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_39 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_39     0x0A70
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_39 0xA5013A70UL

#define PMB_EDC_AGEN_STATE_A_39_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_39_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_39_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_39_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_39 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_39     0x0A74
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_39 0xA5013A74UL

#define PMB_EDC_AGEN_STATE_B_39_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_39_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_39_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_39_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_39 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_39     0x0A78
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_39 0xA5013A78UL

#define PMB_EDC_AGEN_STATE_O_39_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_39_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_39_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_39_SIGNED     0

/* Register EDC_PERIP_STATUS_39 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_39          0x0A7C
#define ABS_PMB_EDC_PERIP_STATUS_39      0xA5013A7CUL

#define PMB_EDC_ITEMS_LEFT_39_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_39_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_39_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_39_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_39_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_39_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_39_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_39_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_40 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_40     0x0A80
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_40 0xA5013A80UL

#define PMB_EDC_AGEN_STATE_A_40_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_40_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_40_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_40_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_40 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_40     0x0A84
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_40 0xA5013A84UL

#define PMB_EDC_AGEN_STATE_B_40_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_40_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_40_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_40_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_40 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_40     0x0A88
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_40 0xA5013A88UL

#define PMB_EDC_AGEN_STATE_O_40_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_40_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_40_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_40_SIGNED     0

/* Register EDC_PERIP_STATUS_40 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_40          0x0A8C
#define ABS_PMB_EDC_PERIP_STATUS_40      0xA5013A8CUL

#define PMB_EDC_ITEMS_LEFT_40_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_40_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_40_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_40_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_40_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_40_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_40_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_40_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_41 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_41     0x0A90
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_41 0xA5013A90UL

#define PMB_EDC_AGEN_STATE_A_41_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_41_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_41_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_41_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_41 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_41     0x0A94
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_41 0xA5013A94UL

#define PMB_EDC_AGEN_STATE_B_41_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_41_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_41_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_41_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_41 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_41     0x0A98
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_41 0xA5013A98UL

#define PMB_EDC_AGEN_STATE_O_41_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_41_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_41_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_41_SIGNED     0

/* Register EDC_PERIP_STATUS_41 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_41          0x0A9C
#define ABS_PMB_EDC_PERIP_STATUS_41      0xA5013A9CUL

#define PMB_EDC_ITEMS_LEFT_41_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_41_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_41_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_41_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_41_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_41_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_41_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_41_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_42 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_42     0x0AA0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_42 0xA5013AA0UL

#define PMB_EDC_AGEN_STATE_A_42_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_42_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_42_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_42_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_42 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_42     0x0AA4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_42 0xA5013AA4UL

#define PMB_EDC_AGEN_STATE_B_42_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_42_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_42_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_42_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_42 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_42     0x0AA8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_42 0xA5013AA8UL

#define PMB_EDC_AGEN_STATE_O_42_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_42_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_42_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_42_SIGNED     0

/* Register EDC_PERIP_STATUS_42 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_42          0x0AAC
#define ABS_PMB_EDC_PERIP_STATUS_42      0xA5013AACUL

#define PMB_EDC_ITEMS_LEFT_42_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_42_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_42_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_42_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_42_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_42_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_42_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_42_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_43 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_43     0x0AB0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_43 0xA5013AB0UL

#define PMB_EDC_AGEN_STATE_A_43_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_43_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_43_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_43_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_43 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_43     0x0AB4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_43 0xA5013AB4UL

#define PMB_EDC_AGEN_STATE_B_43_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_43_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_43_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_43_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_43 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_43     0x0AB8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_43 0xA5013AB8UL

#define PMB_EDC_AGEN_STATE_O_43_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_43_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_43_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_43_SIGNED     0

/* Register EDC_PERIP_STATUS_43 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_43          0x0ABC
#define ABS_PMB_EDC_PERIP_STATUS_43      0xA5013ABCUL

#define PMB_EDC_ITEMS_LEFT_43_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_43_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_43_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_43_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_43_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_43_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_43_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_43_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_44 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_44     0x0AC0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_44 0xA5013AC0UL

#define PMB_EDC_AGEN_STATE_A_44_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_44_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_44_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_44_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_44 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_44     0x0AC4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_44 0xA5013AC4UL

#define PMB_EDC_AGEN_STATE_B_44_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_44_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_44_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_44_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_44 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_44     0x0AC8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_44 0xA5013AC8UL

#define PMB_EDC_AGEN_STATE_O_44_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_44_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_44_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_44_SIGNED     0

/* Register EDC_PERIP_STATUS_44 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_44          0x0ACC
#define ABS_PMB_EDC_PERIP_STATUS_44      0xA5013ACCUL

#define PMB_EDC_ITEMS_LEFT_44_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_44_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_44_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_44_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_44_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_44_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_44_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_44_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_45 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_45     0x0AD0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_45 0xA5013AD0UL

#define PMB_EDC_AGEN_STATE_A_45_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_45_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_45_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_45_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_45 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_45     0x0AD4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_45 0xA5013AD4UL

#define PMB_EDC_AGEN_STATE_B_45_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_45_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_45_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_45_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_45 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_45     0x0AD8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_45 0xA5013AD8UL

#define PMB_EDC_AGEN_STATE_O_45_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_45_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_45_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_45_SIGNED     0

/* Register EDC_PERIP_STATUS_45 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_45          0x0ADC
#define ABS_PMB_EDC_PERIP_STATUS_45      0xA5013ADCUL

#define PMB_EDC_ITEMS_LEFT_45_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_45_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_45_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_45_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_45_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_45_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_45_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_45_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_46 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_46     0x0AE0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_46 0xA5013AE0UL

#define PMB_EDC_AGEN_STATE_A_46_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_46_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_46_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_46_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_46 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_46     0x0AE4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_46 0xA5013AE4UL

#define PMB_EDC_AGEN_STATE_B_46_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_46_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_46_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_46_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_46 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_46     0x0AE8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_46 0xA5013AE8UL

#define PMB_EDC_AGEN_STATE_O_46_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_46_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_46_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_46_SIGNED     0

/* Register EDC_PERIP_STATUS_46 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_46          0x0AEC
#define ABS_PMB_EDC_PERIP_STATUS_46      0xA5013AECUL

#define PMB_EDC_ITEMS_LEFT_46_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_46_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_46_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_46_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_46_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_46_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_46_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_46_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_47 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_47     0x0AF0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_47 0xA5013AF0UL

#define PMB_EDC_AGEN_STATE_A_47_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_47_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_47_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_47_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_47 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_47     0x0AF4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_47 0xA5013AF4UL

#define PMB_EDC_AGEN_STATE_B_47_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_47_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_47_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_47_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_47 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_47     0x0AF8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_47 0xA5013AF8UL

#define PMB_EDC_AGEN_STATE_O_47_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_47_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_47_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_47_SIGNED     0

/* Register EDC_PERIP_STATUS_47 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_47          0x0AFC
#define ABS_PMB_EDC_PERIP_STATUS_47      0xA5013AFCUL

#define PMB_EDC_ITEMS_LEFT_47_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_47_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_47_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_47_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_47_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_47_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_47_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_47_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_48 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_48     0x0B00
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_48 0xA5013B00UL

#define PMB_EDC_AGEN_STATE_A_48_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_48_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_48_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_48_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_48 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_48     0x0B04
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_48 0xA5013B04UL

#define PMB_EDC_AGEN_STATE_B_48_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_48_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_48_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_48_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_48 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_48     0x0B08
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_48 0xA5013B08UL

#define PMB_EDC_AGEN_STATE_O_48_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_48_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_48_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_48_SIGNED     0

/* Register EDC_PERIP_STATUS_48 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_48          0x0B0C
#define ABS_PMB_EDC_PERIP_STATUS_48      0xA5013B0CUL

#define PMB_EDC_ITEMS_LEFT_48_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_48_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_48_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_48_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_48_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_48_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_48_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_48_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_49 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_49     0x0B10
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_49 0xA5013B10UL

#define PMB_EDC_AGEN_STATE_A_49_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_49_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_49_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_49_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_49 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_49     0x0B14
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_49 0xA5013B14UL

#define PMB_EDC_AGEN_STATE_B_49_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_49_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_49_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_49_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_49 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_49     0x0B18
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_49 0xA5013B18UL

#define PMB_EDC_AGEN_STATE_O_49_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_49_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_49_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_49_SIGNED     0

/* Register EDC_PERIP_STATUS_49 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_49          0x0B1C
#define ABS_PMB_EDC_PERIP_STATUS_49      0xA5013B1CUL

#define PMB_EDC_ITEMS_LEFT_49_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_49_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_49_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_49_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_49_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_49_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_49_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_49_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_50 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_50     0x0B20
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_50 0xA5013B20UL

#define PMB_EDC_AGEN_STATE_A_50_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_50_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_50_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_50_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_50 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_50     0x0B24
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_50 0xA5013B24UL

#define PMB_EDC_AGEN_STATE_B_50_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_50_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_50_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_50_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_50 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_50     0x0B28
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_50 0xA5013B28UL

#define PMB_EDC_AGEN_STATE_O_50_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_50_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_50_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_50_SIGNED     0

/* Register EDC_PERIP_STATUS_50 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_50          0x0B2C
#define ABS_PMB_EDC_PERIP_STATUS_50      0xA5013B2CUL

#define PMB_EDC_ITEMS_LEFT_50_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_50_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_50_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_50_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_50_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_50_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_50_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_50_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_51 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_51     0x0B30
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_51 0xA5013B30UL

#define PMB_EDC_AGEN_STATE_A_51_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_51_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_51_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_51_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_51 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_51     0x0B34
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_51 0xA5013B34UL

#define PMB_EDC_AGEN_STATE_B_51_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_51_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_51_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_51_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_51 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_51     0x0B38
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_51 0xA5013B38UL

#define PMB_EDC_AGEN_STATE_O_51_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_51_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_51_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_51_SIGNED     0

/* Register EDC_PERIP_STATUS_51 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_51          0x0B3C
#define ABS_PMB_EDC_PERIP_STATUS_51      0xA5013B3CUL

#define PMB_EDC_ITEMS_LEFT_51_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_51_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_51_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_51_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_51_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_51_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_51_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_51_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_52 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_52     0x0B40
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_52 0xA5013B40UL

#define PMB_EDC_AGEN_STATE_A_52_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_52_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_52_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_52_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_52 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_52     0x0B44
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_52 0xA5013B44UL

#define PMB_EDC_AGEN_STATE_B_52_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_52_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_52_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_52_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_52 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_52     0x0B48
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_52 0xA5013B48UL

#define PMB_EDC_AGEN_STATE_O_52_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_52_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_52_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_52_SIGNED     0

/* Register EDC_PERIP_STATUS_52 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_52          0x0B4C
#define ABS_PMB_EDC_PERIP_STATUS_52      0xA5013B4CUL

#define PMB_EDC_ITEMS_LEFT_52_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_52_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_52_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_52_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_52_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_52_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_52_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_52_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_53 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_53     0x0B50
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_53 0xA5013B50UL

#define PMB_EDC_AGEN_STATE_A_53_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_53_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_53_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_53_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_53 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_53     0x0B54
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_53 0xA5013B54UL

#define PMB_EDC_AGEN_STATE_B_53_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_53_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_53_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_53_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_53 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_53     0x0B58
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_53 0xA5013B58UL

#define PMB_EDC_AGEN_STATE_O_53_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_53_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_53_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_53_SIGNED     0

/* Register EDC_PERIP_STATUS_53 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_53          0x0B5C
#define ABS_PMB_EDC_PERIP_STATUS_53      0xA5013B5CUL

#define PMB_EDC_ITEMS_LEFT_53_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_53_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_53_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_53_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_53_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_53_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_53_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_53_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_54 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_54     0x0B60
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_54 0xA5013B60UL

#define PMB_EDC_AGEN_STATE_A_54_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_54_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_54_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_54_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_54 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_54     0x0B64
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_54 0xA5013B64UL

#define PMB_EDC_AGEN_STATE_B_54_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_54_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_54_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_54_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_54 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_54     0x0B68
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_54 0xA5013B68UL

#define PMB_EDC_AGEN_STATE_O_54_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_54_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_54_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_54_SIGNED     0

/* Register EDC_PERIP_STATUS_54 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_54          0x0B6C
#define ABS_PMB_EDC_PERIP_STATUS_54      0xA5013B6CUL

#define PMB_EDC_ITEMS_LEFT_54_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_54_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_54_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_54_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_54_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_54_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_54_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_54_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_55 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_55     0x0B70
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_55 0xA5013B70UL

#define PMB_EDC_AGEN_STATE_A_55_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_55_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_55_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_55_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_55 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_55     0x0B74
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_55 0xA5013B74UL

#define PMB_EDC_AGEN_STATE_B_55_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_55_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_55_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_55_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_55 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_55     0x0B78
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_55 0xA5013B78UL

#define PMB_EDC_AGEN_STATE_O_55_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_55_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_55_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_55_SIGNED     0

/* Register EDC_PERIP_STATUS_55 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_55          0x0B7C
#define ABS_PMB_EDC_PERIP_STATUS_55      0xA5013B7CUL

#define PMB_EDC_ITEMS_LEFT_55_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_55_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_55_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_55_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_55_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_55_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_55_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_55_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_56 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_56     0x0B80
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_56 0xA5013B80UL

#define PMB_EDC_AGEN_STATE_A_56_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_56_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_56_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_56_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_56 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_56     0x0B84
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_56 0xA5013B84UL

#define PMB_EDC_AGEN_STATE_B_56_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_56_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_56_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_56_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_56 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_56     0x0B88
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_56 0xA5013B88UL

#define PMB_EDC_AGEN_STATE_O_56_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_56_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_56_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_56_SIGNED     0

/* Register EDC_PERIP_STATUS_56 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_56          0x0B8C
#define ABS_PMB_EDC_PERIP_STATUS_56      0xA5013B8CUL

#define PMB_EDC_ITEMS_LEFT_56_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_56_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_56_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_56_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_56_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_56_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_56_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_56_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_57 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_57     0x0B90
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_57 0xA5013B90UL

#define PMB_EDC_AGEN_STATE_A_57_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_57_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_57_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_57_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_57 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_57     0x0B94
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_57 0xA5013B94UL

#define PMB_EDC_AGEN_STATE_B_57_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_57_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_57_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_57_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_57 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_57     0x0B98
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_57 0xA5013B98UL

#define PMB_EDC_AGEN_STATE_O_57_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_57_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_57_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_57_SIGNED     0

/* Register EDC_PERIP_STATUS_57 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_57          0x0B9C
#define ABS_PMB_EDC_PERIP_STATUS_57      0xA5013B9CUL

#define PMB_EDC_ITEMS_LEFT_57_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_57_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_57_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_57_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_57_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_57_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_57_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_57_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_58 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_58     0x0BA0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_58 0xA5013BA0UL

#define PMB_EDC_AGEN_STATE_A_58_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_58_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_58_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_58_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_58 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_58     0x0BA4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_58 0xA5013BA4UL

#define PMB_EDC_AGEN_STATE_B_58_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_58_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_58_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_58_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_58 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_58     0x0BA8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_58 0xA5013BA8UL

#define PMB_EDC_AGEN_STATE_O_58_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_58_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_58_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_58_SIGNED     0

/* Register EDC_PERIP_STATUS_58 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_58          0x0BAC
#define ABS_PMB_EDC_PERIP_STATUS_58      0xA5013BACUL

#define PMB_EDC_ITEMS_LEFT_58_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_58_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_58_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_58_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_58_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_58_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_58_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_58_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_59 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_59     0x0BB0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_59 0xA5013BB0UL

#define PMB_EDC_AGEN_STATE_A_59_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_59_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_59_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_59_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_59 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_59     0x0BB4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_59 0xA5013BB4UL

#define PMB_EDC_AGEN_STATE_B_59_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_59_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_59_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_59_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_59 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_59     0x0BB8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_59 0xA5013BB8UL

#define PMB_EDC_AGEN_STATE_O_59_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_59_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_59_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_59_SIGNED     0

/* Register EDC_PERIP_STATUS_59 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_59          0x0BBC
#define ABS_PMB_EDC_PERIP_STATUS_59      0xA5013BBCUL

#define PMB_EDC_ITEMS_LEFT_59_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_59_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_59_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_59_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_59_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_59_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_59_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_59_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_60 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_60     0x0BC0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_60 0xA5013BC0UL

#define PMB_EDC_AGEN_STATE_A_60_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_60_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_60_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_60_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_60 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_60     0x0BC4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_60 0xA5013BC4UL

#define PMB_EDC_AGEN_STATE_B_60_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_60_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_60_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_60_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_60 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_60     0x0BC8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_60 0xA5013BC8UL

#define PMB_EDC_AGEN_STATE_O_60_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_60_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_60_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_60_SIGNED     0

/* Register EDC_PERIP_STATUS_60 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_60          0x0BCC
#define ABS_PMB_EDC_PERIP_STATUS_60      0xA5013BCCUL

#define PMB_EDC_ITEMS_LEFT_60_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_60_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_60_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_60_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_60_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_60_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_60_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_60_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_61 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_61     0x0BD0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_61 0xA5013BD0UL

#define PMB_EDC_AGEN_STATE_A_61_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_61_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_61_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_61_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_61 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_61     0x0BD4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_61 0xA5013BD4UL

#define PMB_EDC_AGEN_STATE_B_61_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_61_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_61_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_61_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_61 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_61     0x0BD8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_61 0xA5013BD8UL

#define PMB_EDC_AGEN_STATE_O_61_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_61_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_61_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_61_SIGNED     0

/* Register EDC_PERIP_STATUS_61 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_61          0x0BDC
#define ABS_PMB_EDC_PERIP_STATUS_61      0xA5013BDCUL

#define PMB_EDC_ITEMS_LEFT_61_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_61_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_61_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_61_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_61_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_61_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_61_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_61_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_62 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_62     0x0BE0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_62 0xA5013BE0UL

#define PMB_EDC_AGEN_STATE_A_62_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_62_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_62_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_62_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_62 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_62     0x0BE4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_62 0xA5013BE4UL

#define PMB_EDC_AGEN_STATE_B_62_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_62_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_62_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_62_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_62 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_62     0x0BE8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_62 0xA5013BE8UL

#define PMB_EDC_AGEN_STATE_O_62_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_62_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_62_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_62_SIGNED     0

/* Register EDC_PERIP_STATUS_62 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_62          0x0BEC
#define ABS_PMB_EDC_PERIP_STATUS_62      0xA5013BECUL

#define PMB_EDC_ITEMS_LEFT_62_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_62_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_62_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_62_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_62_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_62_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_62_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_62_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_63 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_63     0x0BF0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_63 0xA5013BF0UL

#define PMB_EDC_AGEN_STATE_A_63_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_63_WIDTH      16
#define PMB_EDC_AGEN_STATE_A_63_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_63_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_63 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_63     0x0BF4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_63 0xA5013BF4UL

#define PMB_EDC_AGEN_STATE_B_63_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_63_WIDTH      16
#define PMB_EDC_AGEN_STATE_B_63_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_63_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_63 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_63     0x0BF8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_63 0xA5013BF8UL

#define PMB_EDC_AGEN_STATE_O_63_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_63_WIDTH      24
#define PMB_EDC_AGEN_STATE_O_63_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_63_SIGNED     0

/* Register EDC_PERIP_STATUS_63 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_63          0x0BFC
#define ABS_PMB_EDC_PERIP_STATUS_63      0xA5013BFCUL

#define PMB_EDC_ITEMS_LEFT_63_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_63_WIDTH      16
#define PMB_EDC_ITEMS_LEFT_63_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_63_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_63_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_63_WIDTH  8
#define PMB_EDC_TRANSFERS_LEFT_63_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_63_SIGNED 0

/* Register EDC_GPIO0_OUT (PMR_EDC) */
#define PMB_EDC_GPIO0_OUT        0x0C00
#define ABS_PMB_EDC_GPIO0_OUT    0xA5013C00UL

#define PMB_EDC_GPIO0_OUT_MASK   0x0000FFFFUL
#define PMB_EDC_GPIO0_OUT_WIDTH  16
#define PMB_EDC_GPIO0_OUT_SHIFT  0
#define PMB_EDC_GPIO0_OUT_SIGNED 0

/* Register EDC_GPIO1_OUT (PMR_EDC) */
#define PMB_EDC_GPIO1_OUT        0x0C04
#define ABS_PMB_EDC_GPIO1_OUT    0xA5013C04UL

#define PMB_EDC_GPIO1_OUT_MASK   0x0000FFFFUL
#define PMB_EDC_GPIO1_OUT_WIDTH  16
#define PMB_EDC_GPIO1_OUT_SHIFT  0
#define PMB_EDC_GPIO1_OUT_SIGNED 0

/* Register EDC_GPIO0_IN (PMR_EDC) */
#define PMB_EDC_GPIO0_IN        0x0C08
#define ABS_PMB_EDC_GPIO0_IN    0xA5013C08UL

#define PMB_EDC_GPIO0_IN_MASK   0x0000FFFFUL
#define PMB_EDC_GPIO0_IN_WIDTH  16
#define PMB_EDC_GPIO0_IN_SHIFT  0
#define PMB_EDC_GPIO0_IN_SIGNED 0

/* Register EDC_GPIO1_IN (PMR_EDC) */
#define PMB_EDC_GPIO1_IN        0x0C0C
#define ABS_PMB_EDC_GPIO1_IN    0xA5013C0CUL

#define PMB_EDC_GPIO1_IN_MASK   0x0000FFFFUL
#define PMB_EDC_GPIO1_IN_WIDTH  16
#define PMB_EDC_GPIO1_IN_SHIFT  0
#define PMB_EDC_GPIO1_IN_SIGNED 0

/* Register EDC_PERIP_TBUS_RST_CTRL (PMR_EDC) */
#define PMB_EDC_PERIP_TBUS_RST_CTRL           0x0C10
#define ABS_PMB_EDC_PERIP_TBUS_RST_CTRL       0xA5013C10UL

#define PMB_EDC_RESET_TBUS_ID_MASK            0x0000003FUL
#define PMB_EDC_RESET_TBUS_ID_WIDTH           6
#define PMB_EDC_RESET_TBUS_ID_SHIFT           0
#define PMB_EDC_RESET_TBUS_ID_SIGNED          0

#define PMB_EDC_RESET_OFFSET_UNPACKER_MASK    0x00100000UL
#define PMB_EDC_RESET_OFFSET_UNPACKER_WIDTH   1
#define PMB_EDC_RESET_OFFSET_UNPACKER_SHIFT   20
#define PMB_EDC_RESET_OFFSET_UNPACKER_SIGNED  0

#define PMB_EDC_RESET_TBUS_WR_UNPACKER_MASK   0x00200000UL
#define PMB_EDC_RESET_TBUS_WR_UNPACKER_WIDTH  1
#define PMB_EDC_RESET_TBUS_WR_UNPACKER_SHIFT  21
#define PMB_EDC_RESET_TBUS_WR_UNPACKER_SIGNED 0

#define PMB_EDC_RESET_TBUS_RD_PACKER_MASK     0x00400000UL
#define PMB_EDC_RESET_TBUS_RD_PACKER_WIDTH    1
#define PMB_EDC_RESET_TBUS_RD_PACKER_SHIFT    22
#define PMB_EDC_RESET_TBUS_RD_PACKER_SIGNED   0

#define PMB_EDC_RESET_TBUS_RD_PORT_MASK       0x00800000UL
#define PMB_EDC_RESET_TBUS_RD_PORT_WIDTH      1
#define PMB_EDC_RESET_TBUS_RD_PORT_SHIFT      23
#define PMB_EDC_RESET_TBUS_RD_PORT_SIGNED     0

/* Register EDC_PERIP_PERF_CTRL (PMR_EDC) */
#define PMB_EDC_PERIP_PERF_CTRL           0x0C14
#define ABS_PMB_EDC_PERIP_PERF_CTRL       0xA5013C14UL

#define PMB_EDC_EXT_RAM_READ_AHEAD_MASK   0x00800000UL
#define PMB_EDC_EXT_RAM_READ_AHEAD_WIDTH  1
#define PMB_EDC_EXT_RAM_READ_AHEAD_SHIFT  23
#define PMB_EDC_EXT_RAM_READ_AHEAD_SIGNED 0

/* Register EDC_SCP_CTRL (PMR_EDC) */
#define PMB_EDC_SCP_CTRL        0x0C18
#define ABS_PMB_EDC_SCP_CTRL    0xA5013C18UL

#define PMB_EDC_SCP_KICK_MASK   0x00000FFFUL
#define PMB_EDC_SCP_KICK_WIDTH  12
#define PMB_EDC_SCP_KICK_SHIFT  0
#define PMB_EDC_SCP_KICK_SIGNED 0

/* Register EDC_DCP_BASE_ADDR (PMR_EDC) */
#define PMB_EDC_DCP_BASE_ADDR        0x0C1C
#define ABS_PMB_EDC_DCP_BASE_ADDR    0xA5013C1CUL

#define PMB_EDC_DCP_BASE_ADDR_MASK   0x00FFFFFFUL
#define PMB_EDC_DCP_BASE_ADDR_WIDTH  24
#define PMB_EDC_DCP_BASE_ADDR_SHIFT  0
#define PMB_EDC_DCP_BASE_ADDR_SIGNED 0

/* Register EDC_PERIP_WLAN_RX_CTRL (PMR_EDC) */
#define PMB_EDC_PERIP_WLAN_RX_CTRL     0x0C20
#define ABS_PMB_EDC_PERIP_WLAN_RX_CTRL 0xA5013C20UL

#define PMB_EDC_WLAN_RX_FINAL_MASK     0x00000100UL
#define PMB_EDC_WLAN_RX_FINAL_WIDTH    1
#define PMB_EDC_WLAN_RX_FINAL_SHIFT    8
#define PMB_EDC_WLAN_RX_FINAL_SIGNED   0

/* Register EDC_PERIP_WLAN_TX_CTRL (PMR_EDC) */
#define PMB_EDC_PERIP_WLAN_TX_CTRL     0x0C24
#define ABS_PMB_EDC_PERIP_WLAN_TX_CTRL 0xA5013C24UL

#define PMB_EDC_WLAN_TX_FINAL_MASK     0x00000100UL
#define PMB_EDC_WLAN_TX_FINAL_WIDTH    1
#define PMB_EDC_WLAN_TX_FINAL_SHIFT    8
#define PMB_EDC_WLAN_TX_FINAL_SIGNED   0

/* Register EDC_PERIP_MEM_ADDR_MSBS0 (PMR_EDC) */
#define PMB_EDC_PERIP_MEM_ADDR_MSBS0         0x0C2C
#define ABS_PMB_EDC_PERIP_MEM_ADDR_MSBS0     0xA5013C2CUL

#define PMB_EDC_EXT_RAM_ID0_ADDR_MSBS_MASK   0x00007FFFUL
#define PMB_EDC_EXT_RAM_ID0_ADDR_MSBS_WIDTH  15
#define PMB_EDC_EXT_RAM_ID0_ADDR_MSBS_SHIFT  0
#define PMB_EDC_EXT_RAM_ID0_ADDR_MSBS_SIGNED 0

/* Register EDC_PERIP_MEM_ADDR_MSBS1 (PMR_EDC) */
#define PMB_EDC_PERIP_MEM_ADDR_MSBS1         0x0C30
#define ABS_PMB_EDC_PERIP_MEM_ADDR_MSBS1     0xA5013C30UL

#define PMB_EDC_EXT_RAM_ID1_ADDR_MSBS_MASK   0x00007FFFUL
#define PMB_EDC_EXT_RAM_ID1_ADDR_MSBS_WIDTH  15
#define PMB_EDC_EXT_RAM_ID1_ADDR_MSBS_SHIFT  0
#define PMB_EDC_EXT_RAM_ID1_ADDR_MSBS_SIGNED 0

/* Register EDC_PERIP_MEM_ADDR_MSBS2 (PMR_EDC) */
#define PMB_EDC_PERIP_MEM_ADDR_MSBS2         0x0C34
#define ABS_PMB_EDC_PERIP_MEM_ADDR_MSBS2     0xA5013C34UL

#define PMB_EDC_EXT_RAM_ID2_ADDR_MSBS_MASK   0x00007FFFUL
#define PMB_EDC_EXT_RAM_ID2_ADDR_MSBS_WIDTH  15
#define PMB_EDC_EXT_RAM_ID2_ADDR_MSBS_SHIFT  0
#define PMB_EDC_EXT_RAM_ID2_ADDR_MSBS_SIGNED 0

/* Register EDC_PERIP_MEM_ADDR_MSBS3 (PMR_EDC) */
#define PMB_EDC_PERIP_MEM_ADDR_MSBS3         0x0C38
#define ABS_PMB_EDC_PERIP_MEM_ADDR_MSBS3     0xA5013C38UL

#define PMB_EDC_EXT_RAM_ID3_ADDR_MSBS_MASK   0x00007FFFUL
#define PMB_EDC_EXT_RAM_ID3_ADDR_MSBS_WIDTH  15
#define PMB_EDC_EXT_RAM_ID3_ADDR_MSBS_SHIFT  0
#define PMB_EDC_EXT_RAM_ID3_ADDR_MSBS_SIGNED 0

/* Register EDC_PERIP_MEM_ADDR_MSBS_EXT0 (PMR_EDC) */
#define PMB_EDC_PERIP_MEM_ADDR_MSBS_EXT0         0x0C3C
#define ABS_PMB_EDC_PERIP_MEM_ADDR_MSBS_EXT0     0xA5013C3CUL

#define PMB_EDC_EXT_RAM_ID0_ADDR_MSBS_EXT_MASK   0x00FFFFFFUL
#define PMB_EDC_EXT_RAM_ID0_ADDR_MSBS_EXT_WIDTH  24
#define PMB_EDC_EXT_RAM_ID0_ADDR_MSBS_EXT_SHIFT  0
#define PMB_EDC_EXT_RAM_ID0_ADDR_MSBS_EXT_SIGNED 0

/* Register EDC_PERIP_MEM_ADDR_MSBS_EXT1 (PMR_EDC) */
#define PMB_EDC_PERIP_MEM_ADDR_MSBS_EXT1         0x0C40
#define ABS_PMB_EDC_PERIP_MEM_ADDR_MSBS_EXT1     0xA5013C40UL

#define PMB_EDC_EXT_RAM_ID1_ADDR_MSBS_EXT_MASK   0x00FFFFFFUL
#define PMB_EDC_EXT_RAM_ID1_ADDR_MSBS_EXT_WIDTH  24
#define PMB_EDC_EXT_RAM_ID1_ADDR_MSBS_EXT_SHIFT  0
#define PMB_EDC_EXT_RAM_ID1_ADDR_MSBS_EXT_SIGNED 0

/* Register EDC_PERIP_MEM_ADDR_MSBS_EXT2 (PMR_EDC) */
#define PMB_EDC_PERIP_MEM_ADDR_MSBS_EXT2         0x0C44
#define ABS_PMB_EDC_PERIP_MEM_ADDR_MSBS_EXT2     0xA5013C44UL

#define PMB_EDC_EXT_RAM_ID2_ADDR_MSBS_EXT_MASK   0x00FFFFFFUL
#define PMB_EDC_EXT_RAM_ID2_ADDR_MSBS_EXT_WIDTH  24
#define PMB_EDC_EXT_RAM_ID2_ADDR_MSBS_EXT_SHIFT  0
#define PMB_EDC_EXT_RAM_ID2_ADDR_MSBS_EXT_SIGNED 0

/* Register EDC_PERIP_MEM_ADDR_MSBS_EXT3 (PMR_EDC) */
#define PMB_EDC_PERIP_MEM_ADDR_MSBS_EXT3         0x0C48
#define ABS_PMB_EDC_PERIP_MEM_ADDR_MSBS_EXT3     0xA5013C48UL

#define PMB_EDC_EXT_RAM_ID3_ADDR_MSBS_EXT_MASK   0x00FFFFFFUL
#define PMB_EDC_EXT_RAM_ID3_ADDR_MSBS_EXT_WIDTH  24
#define PMB_EDC_EXT_RAM_ID3_ADDR_MSBS_EXT_SHIFT  0
#define PMB_EDC_EXT_RAM_ID3_ADDR_MSBS_EXT_SIGNED 0

/* Register EDC_PERIP_JOB0_0 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_0                 0x0D00
#define ABS_PMB_EDC_PERIP_JOB0_0             0xA5013D00UL

#define PMB_EDC_EXT_RAM_ID_0_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_0_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_0_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_0_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_0_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_0_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_0_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_0_SIGNED 0

#define PMB_EDC_OFFSET_INCR_0_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_0_WIDTH          2
#define PMB_EDC_OFFSET_INCR_0_SHIFT          4
#define PMB_EDC_OFFSET_INCR_0_SIGNED         0

#define PMB_EDC_OFFSET_ADD_0_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_0_WIDTH           1
#define PMB_EDC_OFFSET_ADD_0_SHIFT           6
#define PMB_EDC_OFFSET_ADD_0_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_0_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_0_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_0_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_0_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_0_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_0_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_0_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_0_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_0_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_0_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_0_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_0_SIGNED    0

/* Register EDC_PERIP_JOB0_1 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_1                 0x0D04
#define ABS_PMB_EDC_PERIP_JOB0_1             0xA5013D04UL

#define PMB_EDC_EXT_RAM_ID_1_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_1_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_1_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_1_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_1_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_1_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_1_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_1_SIGNED 0

#define PMB_EDC_OFFSET_INCR_1_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_1_WIDTH          2
#define PMB_EDC_OFFSET_INCR_1_SHIFT          4
#define PMB_EDC_OFFSET_INCR_1_SIGNED         0

#define PMB_EDC_OFFSET_ADD_1_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_1_WIDTH           1
#define PMB_EDC_OFFSET_ADD_1_SHIFT           6
#define PMB_EDC_OFFSET_ADD_1_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_1_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_1_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_1_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_1_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_1_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_1_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_1_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_1_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_1_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_1_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_1_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_1_SIGNED    0

/* Register EDC_PERIP_JOB0_2 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_2                 0x0D08
#define ABS_PMB_EDC_PERIP_JOB0_2             0xA5013D08UL

#define PMB_EDC_EXT_RAM_ID_2_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_2_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_2_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_2_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_2_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_2_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_2_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_2_SIGNED 0

#define PMB_EDC_OFFSET_INCR_2_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_2_WIDTH          2
#define PMB_EDC_OFFSET_INCR_2_SHIFT          4
#define PMB_EDC_OFFSET_INCR_2_SIGNED         0

#define PMB_EDC_OFFSET_ADD_2_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_2_WIDTH           1
#define PMB_EDC_OFFSET_ADD_2_SHIFT           6
#define PMB_EDC_OFFSET_ADD_2_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_2_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_2_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_2_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_2_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_2_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_2_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_2_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_2_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_2_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_2_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_2_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_2_SIGNED    0

/* Register EDC_PERIP_JOB0_3 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_3                 0x0D0C
#define ABS_PMB_EDC_PERIP_JOB0_3             0xA5013D0CUL

#define PMB_EDC_EXT_RAM_ID_3_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_3_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_3_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_3_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_3_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_3_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_3_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_3_SIGNED 0

#define PMB_EDC_OFFSET_INCR_3_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_3_WIDTH          2
#define PMB_EDC_OFFSET_INCR_3_SHIFT          4
#define PMB_EDC_OFFSET_INCR_3_SIGNED         0

#define PMB_EDC_OFFSET_ADD_3_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_3_WIDTH           1
#define PMB_EDC_OFFSET_ADD_3_SHIFT           6
#define PMB_EDC_OFFSET_ADD_3_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_3_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_3_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_3_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_3_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_3_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_3_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_3_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_3_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_3_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_3_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_3_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_3_SIGNED    0

/* Register EDC_PERIP_JOB0_4 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_4                 0x0D10
#define ABS_PMB_EDC_PERIP_JOB0_4             0xA5013D10UL

#define PMB_EDC_EXT_RAM_ID_4_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_4_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_4_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_4_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_4_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_4_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_4_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_4_SIGNED 0

#define PMB_EDC_OFFSET_INCR_4_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_4_WIDTH          2
#define PMB_EDC_OFFSET_INCR_4_SHIFT          4
#define PMB_EDC_OFFSET_INCR_4_SIGNED         0

#define PMB_EDC_OFFSET_ADD_4_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_4_WIDTH           1
#define PMB_EDC_OFFSET_ADD_4_SHIFT           6
#define PMB_EDC_OFFSET_ADD_4_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_4_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_4_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_4_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_4_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_4_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_4_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_4_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_4_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_4_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_4_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_4_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_4_SIGNED    0

/* Register EDC_PERIP_JOB0_5 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_5                 0x0D14
#define ABS_PMB_EDC_PERIP_JOB0_5             0xA5013D14UL

#define PMB_EDC_EXT_RAM_ID_5_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_5_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_5_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_5_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_5_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_5_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_5_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_5_SIGNED 0

#define PMB_EDC_OFFSET_INCR_5_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_5_WIDTH          2
#define PMB_EDC_OFFSET_INCR_5_SHIFT          4
#define PMB_EDC_OFFSET_INCR_5_SIGNED         0

#define PMB_EDC_OFFSET_ADD_5_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_5_WIDTH           1
#define PMB_EDC_OFFSET_ADD_5_SHIFT           6
#define PMB_EDC_OFFSET_ADD_5_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_5_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_5_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_5_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_5_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_5_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_5_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_5_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_5_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_5_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_5_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_5_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_5_SIGNED    0

/* Register EDC_PERIP_JOB0_6 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_6                 0x0D18
#define ABS_PMB_EDC_PERIP_JOB0_6             0xA5013D18UL

#define PMB_EDC_EXT_RAM_ID_6_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_6_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_6_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_6_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_6_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_6_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_6_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_6_SIGNED 0

#define PMB_EDC_OFFSET_INCR_6_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_6_WIDTH          2
#define PMB_EDC_OFFSET_INCR_6_SHIFT          4
#define PMB_EDC_OFFSET_INCR_6_SIGNED         0

#define PMB_EDC_OFFSET_ADD_6_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_6_WIDTH           1
#define PMB_EDC_OFFSET_ADD_6_SHIFT           6
#define PMB_EDC_OFFSET_ADD_6_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_6_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_6_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_6_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_6_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_6_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_6_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_6_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_6_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_6_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_6_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_6_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_6_SIGNED    0

/* Register EDC_PERIP_JOB0_7 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_7                 0x0D1C
#define ABS_PMB_EDC_PERIP_JOB0_7             0xA5013D1CUL

#define PMB_EDC_EXT_RAM_ID_7_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_7_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_7_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_7_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_7_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_7_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_7_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_7_SIGNED 0

#define PMB_EDC_OFFSET_INCR_7_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_7_WIDTH          2
#define PMB_EDC_OFFSET_INCR_7_SHIFT          4
#define PMB_EDC_OFFSET_INCR_7_SIGNED         0

#define PMB_EDC_OFFSET_ADD_7_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_7_WIDTH           1
#define PMB_EDC_OFFSET_ADD_7_SHIFT           6
#define PMB_EDC_OFFSET_ADD_7_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_7_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_7_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_7_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_7_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_7_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_7_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_7_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_7_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_7_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_7_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_7_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_7_SIGNED    0

/* Register EDC_PERIP_JOB0_8 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_8                 0x0D20
#define ABS_PMB_EDC_PERIP_JOB0_8             0xA5013D20UL

#define PMB_EDC_EXT_RAM_ID_8_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_8_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_8_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_8_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_8_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_8_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_8_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_8_SIGNED 0

#define PMB_EDC_OFFSET_INCR_8_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_8_WIDTH          2
#define PMB_EDC_OFFSET_INCR_8_SHIFT          4
#define PMB_EDC_OFFSET_INCR_8_SIGNED         0

#define PMB_EDC_OFFSET_ADD_8_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_8_WIDTH           1
#define PMB_EDC_OFFSET_ADD_8_SHIFT           6
#define PMB_EDC_OFFSET_ADD_8_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_8_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_8_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_8_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_8_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_8_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_8_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_8_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_8_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_8_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_8_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_8_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_8_SIGNED    0

/* Register EDC_PERIP_JOB0_9 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_9                 0x0D24
#define ABS_PMB_EDC_PERIP_JOB0_9             0xA5013D24UL

#define PMB_EDC_EXT_RAM_ID_9_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_9_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_9_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_9_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_9_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_9_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_9_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_9_SIGNED 0

#define PMB_EDC_OFFSET_INCR_9_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_9_WIDTH          2
#define PMB_EDC_OFFSET_INCR_9_SHIFT          4
#define PMB_EDC_OFFSET_INCR_9_SIGNED         0

#define PMB_EDC_OFFSET_ADD_9_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_9_WIDTH           1
#define PMB_EDC_OFFSET_ADD_9_SHIFT           6
#define PMB_EDC_OFFSET_ADD_9_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_9_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_9_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_9_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_9_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_9_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_9_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_9_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_9_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_9_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_9_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_9_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_9_SIGNED    0

/* Register EDC_PERIP_JOB0_10 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_10                 0x0D28
#define ABS_PMB_EDC_PERIP_JOB0_10             0xA5013D28UL

#define PMB_EDC_EXT_RAM_ID_10_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_10_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_10_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_10_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_10_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_10_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_10_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_10_SIGNED 0

#define PMB_EDC_OFFSET_INCR_10_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_10_WIDTH          2
#define PMB_EDC_OFFSET_INCR_10_SHIFT          4
#define PMB_EDC_OFFSET_INCR_10_SIGNED         0

#define PMB_EDC_OFFSET_ADD_10_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_10_WIDTH           1
#define PMB_EDC_OFFSET_ADD_10_SHIFT           6
#define PMB_EDC_OFFSET_ADD_10_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_10_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_10_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_10_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_10_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_10_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_10_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_10_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_10_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_10_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_10_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_10_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_10_SIGNED    0

/* Register EDC_PERIP_JOB0_11 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_11                 0x0D2C
#define ABS_PMB_EDC_PERIP_JOB0_11             0xA5013D2CUL

#define PMB_EDC_EXT_RAM_ID_11_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_11_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_11_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_11_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_11_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_11_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_11_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_11_SIGNED 0

#define PMB_EDC_OFFSET_INCR_11_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_11_WIDTH          2
#define PMB_EDC_OFFSET_INCR_11_SHIFT          4
#define PMB_EDC_OFFSET_INCR_11_SIGNED         0

#define PMB_EDC_OFFSET_ADD_11_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_11_WIDTH           1
#define PMB_EDC_OFFSET_ADD_11_SHIFT           6
#define PMB_EDC_OFFSET_ADD_11_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_11_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_11_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_11_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_11_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_11_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_11_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_11_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_11_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_11_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_11_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_11_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_11_SIGNED    0

/* Register EDC_PERIP_JOB0_12 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_12                 0x0D30
#define ABS_PMB_EDC_PERIP_JOB0_12             0xA5013D30UL

#define PMB_EDC_EXT_RAM_ID_12_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_12_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_12_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_12_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_12_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_12_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_12_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_12_SIGNED 0

#define PMB_EDC_OFFSET_INCR_12_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_12_WIDTH          2
#define PMB_EDC_OFFSET_INCR_12_SHIFT          4
#define PMB_EDC_OFFSET_INCR_12_SIGNED         0

#define PMB_EDC_OFFSET_ADD_12_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_12_WIDTH           1
#define PMB_EDC_OFFSET_ADD_12_SHIFT           6
#define PMB_EDC_OFFSET_ADD_12_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_12_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_12_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_12_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_12_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_12_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_12_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_12_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_12_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_12_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_12_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_12_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_12_SIGNED    0

/* Register EDC_PERIP_JOB0_13 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_13                 0x0D34
#define ABS_PMB_EDC_PERIP_JOB0_13             0xA5013D34UL

#define PMB_EDC_EXT_RAM_ID_13_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_13_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_13_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_13_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_13_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_13_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_13_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_13_SIGNED 0

#define PMB_EDC_OFFSET_INCR_13_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_13_WIDTH          2
#define PMB_EDC_OFFSET_INCR_13_SHIFT          4
#define PMB_EDC_OFFSET_INCR_13_SIGNED         0

#define PMB_EDC_OFFSET_ADD_13_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_13_WIDTH           1
#define PMB_EDC_OFFSET_ADD_13_SHIFT           6
#define PMB_EDC_OFFSET_ADD_13_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_13_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_13_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_13_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_13_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_13_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_13_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_13_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_13_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_13_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_13_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_13_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_13_SIGNED    0

/* Register EDC_PERIP_JOB0_14 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_14                 0x0D38
#define ABS_PMB_EDC_PERIP_JOB0_14             0xA5013D38UL

#define PMB_EDC_EXT_RAM_ID_14_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_14_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_14_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_14_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_14_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_14_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_14_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_14_SIGNED 0

#define PMB_EDC_OFFSET_INCR_14_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_14_WIDTH          2
#define PMB_EDC_OFFSET_INCR_14_SHIFT          4
#define PMB_EDC_OFFSET_INCR_14_SIGNED         0

#define PMB_EDC_OFFSET_ADD_14_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_14_WIDTH           1
#define PMB_EDC_OFFSET_ADD_14_SHIFT           6
#define PMB_EDC_OFFSET_ADD_14_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_14_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_14_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_14_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_14_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_14_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_14_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_14_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_14_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_14_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_14_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_14_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_14_SIGNED    0

/* Register EDC_PERIP_JOB0_15 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_15                 0x0D3C
#define ABS_PMB_EDC_PERIP_JOB0_15             0xA5013D3CUL

#define PMB_EDC_EXT_RAM_ID_15_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_15_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_15_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_15_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_15_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_15_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_15_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_15_SIGNED 0

#define PMB_EDC_OFFSET_INCR_15_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_15_WIDTH          2
#define PMB_EDC_OFFSET_INCR_15_SHIFT          4
#define PMB_EDC_OFFSET_INCR_15_SIGNED         0

#define PMB_EDC_OFFSET_ADD_15_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_15_WIDTH           1
#define PMB_EDC_OFFSET_ADD_15_SHIFT           6
#define PMB_EDC_OFFSET_ADD_15_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_15_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_15_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_15_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_15_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_15_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_15_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_15_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_15_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_15_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_15_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_15_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_15_SIGNED    0

/* Register EDC_PERIP_JOB0_16 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_16                 0x0D40
#define ABS_PMB_EDC_PERIP_JOB0_16             0xA5013D40UL

#define PMB_EDC_EXT_RAM_ID_16_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_16_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_16_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_16_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_16_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_16_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_16_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_16_SIGNED 0

#define PMB_EDC_OFFSET_INCR_16_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_16_WIDTH          2
#define PMB_EDC_OFFSET_INCR_16_SHIFT          4
#define PMB_EDC_OFFSET_INCR_16_SIGNED         0

#define PMB_EDC_OFFSET_ADD_16_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_16_WIDTH           1
#define PMB_EDC_OFFSET_ADD_16_SHIFT           6
#define PMB_EDC_OFFSET_ADD_16_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_16_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_16_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_16_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_16_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_16_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_16_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_16_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_16_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_16_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_16_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_16_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_16_SIGNED    0

/* Register EDC_PERIP_JOB0_17 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_17                 0x0D44
#define ABS_PMB_EDC_PERIP_JOB0_17             0xA5013D44UL

#define PMB_EDC_EXT_RAM_ID_17_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_17_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_17_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_17_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_17_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_17_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_17_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_17_SIGNED 0

#define PMB_EDC_OFFSET_INCR_17_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_17_WIDTH          2
#define PMB_EDC_OFFSET_INCR_17_SHIFT          4
#define PMB_EDC_OFFSET_INCR_17_SIGNED         0

#define PMB_EDC_OFFSET_ADD_17_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_17_WIDTH           1
#define PMB_EDC_OFFSET_ADD_17_SHIFT           6
#define PMB_EDC_OFFSET_ADD_17_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_17_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_17_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_17_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_17_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_17_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_17_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_17_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_17_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_17_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_17_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_17_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_17_SIGNED    0

/* Register EDC_PERIP_JOB0_18 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_18                 0x0D48
#define ABS_PMB_EDC_PERIP_JOB0_18             0xA5013D48UL

#define PMB_EDC_EXT_RAM_ID_18_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_18_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_18_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_18_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_18_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_18_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_18_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_18_SIGNED 0

#define PMB_EDC_OFFSET_INCR_18_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_18_WIDTH          2
#define PMB_EDC_OFFSET_INCR_18_SHIFT          4
#define PMB_EDC_OFFSET_INCR_18_SIGNED         0

#define PMB_EDC_OFFSET_ADD_18_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_18_WIDTH           1
#define PMB_EDC_OFFSET_ADD_18_SHIFT           6
#define PMB_EDC_OFFSET_ADD_18_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_18_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_18_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_18_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_18_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_18_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_18_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_18_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_18_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_18_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_18_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_18_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_18_SIGNED    0

/* Register EDC_PERIP_JOB0_19 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_19                 0x0D4C
#define ABS_PMB_EDC_PERIP_JOB0_19             0xA5013D4CUL

#define PMB_EDC_EXT_RAM_ID_19_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_19_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_19_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_19_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_19_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_19_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_19_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_19_SIGNED 0

#define PMB_EDC_OFFSET_INCR_19_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_19_WIDTH          2
#define PMB_EDC_OFFSET_INCR_19_SHIFT          4
#define PMB_EDC_OFFSET_INCR_19_SIGNED         0

#define PMB_EDC_OFFSET_ADD_19_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_19_WIDTH           1
#define PMB_EDC_OFFSET_ADD_19_SHIFT           6
#define PMB_EDC_OFFSET_ADD_19_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_19_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_19_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_19_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_19_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_19_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_19_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_19_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_19_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_19_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_19_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_19_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_19_SIGNED    0

/* Register EDC_PERIP_JOB0_20 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_20                 0x0D50
#define ABS_PMB_EDC_PERIP_JOB0_20             0xA5013D50UL

#define PMB_EDC_EXT_RAM_ID_20_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_20_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_20_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_20_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_20_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_20_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_20_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_20_SIGNED 0

#define PMB_EDC_OFFSET_INCR_20_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_20_WIDTH          2
#define PMB_EDC_OFFSET_INCR_20_SHIFT          4
#define PMB_EDC_OFFSET_INCR_20_SIGNED         0

#define PMB_EDC_OFFSET_ADD_20_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_20_WIDTH           1
#define PMB_EDC_OFFSET_ADD_20_SHIFT           6
#define PMB_EDC_OFFSET_ADD_20_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_20_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_20_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_20_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_20_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_20_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_20_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_20_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_20_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_20_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_20_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_20_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_20_SIGNED    0

/* Register EDC_PERIP_JOB0_21 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_21                 0x0D54
#define ABS_PMB_EDC_PERIP_JOB0_21             0xA5013D54UL

#define PMB_EDC_EXT_RAM_ID_21_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_21_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_21_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_21_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_21_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_21_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_21_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_21_SIGNED 0

#define PMB_EDC_OFFSET_INCR_21_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_21_WIDTH          2
#define PMB_EDC_OFFSET_INCR_21_SHIFT          4
#define PMB_EDC_OFFSET_INCR_21_SIGNED         0

#define PMB_EDC_OFFSET_ADD_21_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_21_WIDTH           1
#define PMB_EDC_OFFSET_ADD_21_SHIFT           6
#define PMB_EDC_OFFSET_ADD_21_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_21_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_21_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_21_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_21_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_21_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_21_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_21_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_21_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_21_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_21_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_21_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_21_SIGNED    0

/* Register EDC_PERIP_JOB0_22 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_22                 0x0D58
#define ABS_PMB_EDC_PERIP_JOB0_22             0xA5013D58UL

#define PMB_EDC_EXT_RAM_ID_22_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_22_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_22_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_22_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_22_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_22_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_22_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_22_SIGNED 0

#define PMB_EDC_OFFSET_INCR_22_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_22_WIDTH          2
#define PMB_EDC_OFFSET_INCR_22_SHIFT          4
#define PMB_EDC_OFFSET_INCR_22_SIGNED         0

#define PMB_EDC_OFFSET_ADD_22_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_22_WIDTH           1
#define PMB_EDC_OFFSET_ADD_22_SHIFT           6
#define PMB_EDC_OFFSET_ADD_22_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_22_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_22_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_22_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_22_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_22_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_22_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_22_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_22_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_22_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_22_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_22_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_22_SIGNED    0

/* Register EDC_PERIP_JOB0_23 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_23                 0x0D5C
#define ABS_PMB_EDC_PERIP_JOB0_23             0xA5013D5CUL

#define PMB_EDC_EXT_RAM_ID_23_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_23_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_23_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_23_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_23_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_23_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_23_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_23_SIGNED 0

#define PMB_EDC_OFFSET_INCR_23_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_23_WIDTH          2
#define PMB_EDC_OFFSET_INCR_23_SHIFT          4
#define PMB_EDC_OFFSET_INCR_23_SIGNED         0

#define PMB_EDC_OFFSET_ADD_23_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_23_WIDTH           1
#define PMB_EDC_OFFSET_ADD_23_SHIFT           6
#define PMB_EDC_OFFSET_ADD_23_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_23_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_23_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_23_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_23_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_23_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_23_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_23_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_23_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_23_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_23_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_23_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_23_SIGNED    0

/* Register EDC_PERIP_JOB0_24 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_24                 0x0D60
#define ABS_PMB_EDC_PERIP_JOB0_24             0xA5013D60UL

#define PMB_EDC_EXT_RAM_ID_24_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_24_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_24_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_24_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_24_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_24_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_24_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_24_SIGNED 0

#define PMB_EDC_OFFSET_INCR_24_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_24_WIDTH          2
#define PMB_EDC_OFFSET_INCR_24_SHIFT          4
#define PMB_EDC_OFFSET_INCR_24_SIGNED         0

#define PMB_EDC_OFFSET_ADD_24_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_24_WIDTH           1
#define PMB_EDC_OFFSET_ADD_24_SHIFT           6
#define PMB_EDC_OFFSET_ADD_24_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_24_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_24_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_24_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_24_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_24_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_24_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_24_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_24_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_24_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_24_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_24_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_24_SIGNED    0

/* Register EDC_PERIP_JOB0_25 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_25                 0x0D64
#define ABS_PMB_EDC_PERIP_JOB0_25             0xA5013D64UL

#define PMB_EDC_EXT_RAM_ID_25_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_25_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_25_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_25_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_25_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_25_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_25_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_25_SIGNED 0

#define PMB_EDC_OFFSET_INCR_25_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_25_WIDTH          2
#define PMB_EDC_OFFSET_INCR_25_SHIFT          4
#define PMB_EDC_OFFSET_INCR_25_SIGNED         0

#define PMB_EDC_OFFSET_ADD_25_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_25_WIDTH           1
#define PMB_EDC_OFFSET_ADD_25_SHIFT           6
#define PMB_EDC_OFFSET_ADD_25_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_25_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_25_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_25_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_25_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_25_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_25_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_25_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_25_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_25_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_25_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_25_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_25_SIGNED    0

/* Register EDC_PERIP_JOB0_26 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_26                 0x0D68
#define ABS_PMB_EDC_PERIP_JOB0_26             0xA5013D68UL

#define PMB_EDC_EXT_RAM_ID_26_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_26_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_26_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_26_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_26_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_26_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_26_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_26_SIGNED 0

#define PMB_EDC_OFFSET_INCR_26_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_26_WIDTH          2
#define PMB_EDC_OFFSET_INCR_26_SHIFT          4
#define PMB_EDC_OFFSET_INCR_26_SIGNED         0

#define PMB_EDC_OFFSET_ADD_26_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_26_WIDTH           1
#define PMB_EDC_OFFSET_ADD_26_SHIFT           6
#define PMB_EDC_OFFSET_ADD_26_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_26_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_26_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_26_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_26_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_26_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_26_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_26_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_26_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_26_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_26_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_26_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_26_SIGNED    0

/* Register EDC_PERIP_JOB0_27 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_27                 0x0D6C
#define ABS_PMB_EDC_PERIP_JOB0_27             0xA5013D6CUL

#define PMB_EDC_EXT_RAM_ID_27_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_27_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_27_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_27_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_27_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_27_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_27_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_27_SIGNED 0

#define PMB_EDC_OFFSET_INCR_27_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_27_WIDTH          2
#define PMB_EDC_OFFSET_INCR_27_SHIFT          4
#define PMB_EDC_OFFSET_INCR_27_SIGNED         0

#define PMB_EDC_OFFSET_ADD_27_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_27_WIDTH           1
#define PMB_EDC_OFFSET_ADD_27_SHIFT           6
#define PMB_EDC_OFFSET_ADD_27_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_27_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_27_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_27_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_27_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_27_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_27_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_27_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_27_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_27_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_27_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_27_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_27_SIGNED    0

/* Register EDC_PERIP_JOB0_28 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_28                 0x0D70
#define ABS_PMB_EDC_PERIP_JOB0_28             0xA5013D70UL

#define PMB_EDC_EXT_RAM_ID_28_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_28_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_28_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_28_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_28_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_28_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_28_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_28_SIGNED 0

#define PMB_EDC_OFFSET_INCR_28_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_28_WIDTH          2
#define PMB_EDC_OFFSET_INCR_28_SHIFT          4
#define PMB_EDC_OFFSET_INCR_28_SIGNED         0

#define PMB_EDC_OFFSET_ADD_28_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_28_WIDTH           1
#define PMB_EDC_OFFSET_ADD_28_SHIFT           6
#define PMB_EDC_OFFSET_ADD_28_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_28_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_28_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_28_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_28_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_28_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_28_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_28_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_28_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_28_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_28_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_28_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_28_SIGNED    0

/* Register EDC_PERIP_JOB0_29 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_29                 0x0D74
#define ABS_PMB_EDC_PERIP_JOB0_29             0xA5013D74UL

#define PMB_EDC_EXT_RAM_ID_29_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_29_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_29_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_29_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_29_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_29_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_29_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_29_SIGNED 0

#define PMB_EDC_OFFSET_INCR_29_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_29_WIDTH          2
#define PMB_EDC_OFFSET_INCR_29_SHIFT          4
#define PMB_EDC_OFFSET_INCR_29_SIGNED         0

#define PMB_EDC_OFFSET_ADD_29_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_29_WIDTH           1
#define PMB_EDC_OFFSET_ADD_29_SHIFT           6
#define PMB_EDC_OFFSET_ADD_29_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_29_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_29_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_29_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_29_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_29_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_29_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_29_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_29_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_29_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_29_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_29_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_29_SIGNED    0

/* Register EDC_PERIP_JOB0_30 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_30                 0x0D78
#define ABS_PMB_EDC_PERIP_JOB0_30             0xA5013D78UL

#define PMB_EDC_EXT_RAM_ID_30_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_30_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_30_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_30_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_30_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_30_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_30_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_30_SIGNED 0

#define PMB_EDC_OFFSET_INCR_30_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_30_WIDTH          2
#define PMB_EDC_OFFSET_INCR_30_SHIFT          4
#define PMB_EDC_OFFSET_INCR_30_SIGNED         0

#define PMB_EDC_OFFSET_ADD_30_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_30_WIDTH           1
#define PMB_EDC_OFFSET_ADD_30_SHIFT           6
#define PMB_EDC_OFFSET_ADD_30_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_30_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_30_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_30_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_30_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_30_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_30_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_30_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_30_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_30_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_30_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_30_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_30_SIGNED    0

/* Register EDC_PERIP_JOB0_31 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_31                 0x0D7C
#define ABS_PMB_EDC_PERIP_JOB0_31             0xA5013D7CUL

#define PMB_EDC_EXT_RAM_ID_31_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_31_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_31_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_31_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_31_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_31_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_31_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_31_SIGNED 0

#define PMB_EDC_OFFSET_INCR_31_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_31_WIDTH          2
#define PMB_EDC_OFFSET_INCR_31_SHIFT          4
#define PMB_EDC_OFFSET_INCR_31_SIGNED         0

#define PMB_EDC_OFFSET_ADD_31_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_31_WIDTH           1
#define PMB_EDC_OFFSET_ADD_31_SHIFT           6
#define PMB_EDC_OFFSET_ADD_31_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_31_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_31_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_31_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_31_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_31_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_31_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_31_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_31_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_31_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_31_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_31_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_31_SIGNED    0

/* Register EDC_PERIP_JOB0_32 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_32                 0x0D80
#define ABS_PMB_EDC_PERIP_JOB0_32             0xA5013D80UL

#define PMB_EDC_EXT_RAM_ID_32_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_32_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_32_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_32_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_32_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_32_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_32_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_32_SIGNED 0

#define PMB_EDC_OFFSET_INCR_32_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_32_WIDTH          2
#define PMB_EDC_OFFSET_INCR_32_SHIFT          4
#define PMB_EDC_OFFSET_INCR_32_SIGNED         0

#define PMB_EDC_OFFSET_ADD_32_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_32_WIDTH           1
#define PMB_EDC_OFFSET_ADD_32_SHIFT           6
#define PMB_EDC_OFFSET_ADD_32_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_32_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_32_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_32_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_32_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_32_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_32_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_32_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_32_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_32_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_32_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_32_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_32_SIGNED    0

/* Register EDC_PERIP_JOB0_33 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_33                 0x0D84
#define ABS_PMB_EDC_PERIP_JOB0_33             0xA5013D84UL

#define PMB_EDC_EXT_RAM_ID_33_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_33_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_33_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_33_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_33_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_33_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_33_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_33_SIGNED 0

#define PMB_EDC_OFFSET_INCR_33_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_33_WIDTH          2
#define PMB_EDC_OFFSET_INCR_33_SHIFT          4
#define PMB_EDC_OFFSET_INCR_33_SIGNED         0

#define PMB_EDC_OFFSET_ADD_33_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_33_WIDTH           1
#define PMB_EDC_OFFSET_ADD_33_SHIFT           6
#define PMB_EDC_OFFSET_ADD_33_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_33_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_33_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_33_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_33_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_33_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_33_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_33_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_33_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_33_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_33_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_33_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_33_SIGNED    0

/* Register EDC_PERIP_JOB0_34 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_34                 0x0D88
#define ABS_PMB_EDC_PERIP_JOB0_34             0xA5013D88UL

#define PMB_EDC_EXT_RAM_ID_34_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_34_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_34_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_34_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_34_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_34_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_34_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_34_SIGNED 0

#define PMB_EDC_OFFSET_INCR_34_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_34_WIDTH          2
#define PMB_EDC_OFFSET_INCR_34_SHIFT          4
#define PMB_EDC_OFFSET_INCR_34_SIGNED         0

#define PMB_EDC_OFFSET_ADD_34_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_34_WIDTH           1
#define PMB_EDC_OFFSET_ADD_34_SHIFT           6
#define PMB_EDC_OFFSET_ADD_34_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_34_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_34_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_34_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_34_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_34_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_34_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_34_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_34_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_34_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_34_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_34_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_34_SIGNED    0

/* Register EDC_PERIP_JOB0_35 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_35                 0x0D8C
#define ABS_PMB_EDC_PERIP_JOB0_35             0xA5013D8CUL

#define PMB_EDC_EXT_RAM_ID_35_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_35_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_35_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_35_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_35_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_35_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_35_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_35_SIGNED 0

#define PMB_EDC_OFFSET_INCR_35_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_35_WIDTH          2
#define PMB_EDC_OFFSET_INCR_35_SHIFT          4
#define PMB_EDC_OFFSET_INCR_35_SIGNED         0

#define PMB_EDC_OFFSET_ADD_35_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_35_WIDTH           1
#define PMB_EDC_OFFSET_ADD_35_SHIFT           6
#define PMB_EDC_OFFSET_ADD_35_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_35_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_35_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_35_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_35_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_35_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_35_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_35_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_35_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_35_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_35_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_35_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_35_SIGNED    0

/* Register EDC_PERIP_JOB0_36 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_36                 0x0D90
#define ABS_PMB_EDC_PERIP_JOB0_36             0xA5013D90UL

#define PMB_EDC_EXT_RAM_ID_36_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_36_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_36_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_36_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_36_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_36_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_36_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_36_SIGNED 0

#define PMB_EDC_OFFSET_INCR_36_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_36_WIDTH          2
#define PMB_EDC_OFFSET_INCR_36_SHIFT          4
#define PMB_EDC_OFFSET_INCR_36_SIGNED         0

#define PMB_EDC_OFFSET_ADD_36_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_36_WIDTH           1
#define PMB_EDC_OFFSET_ADD_36_SHIFT           6
#define PMB_EDC_OFFSET_ADD_36_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_36_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_36_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_36_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_36_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_36_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_36_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_36_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_36_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_36_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_36_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_36_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_36_SIGNED    0

/* Register EDC_PERIP_JOB0_37 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_37                 0x0D94
#define ABS_PMB_EDC_PERIP_JOB0_37             0xA5013D94UL

#define PMB_EDC_EXT_RAM_ID_37_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_37_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_37_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_37_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_37_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_37_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_37_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_37_SIGNED 0

#define PMB_EDC_OFFSET_INCR_37_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_37_WIDTH          2
#define PMB_EDC_OFFSET_INCR_37_SHIFT          4
#define PMB_EDC_OFFSET_INCR_37_SIGNED         0

#define PMB_EDC_OFFSET_ADD_37_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_37_WIDTH           1
#define PMB_EDC_OFFSET_ADD_37_SHIFT           6
#define PMB_EDC_OFFSET_ADD_37_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_37_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_37_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_37_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_37_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_37_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_37_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_37_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_37_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_37_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_37_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_37_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_37_SIGNED    0

/* Register EDC_PERIP_JOB0_38 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_38                 0x0D98
#define ABS_PMB_EDC_PERIP_JOB0_38             0xA5013D98UL

#define PMB_EDC_EXT_RAM_ID_38_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_38_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_38_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_38_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_38_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_38_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_38_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_38_SIGNED 0

#define PMB_EDC_OFFSET_INCR_38_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_38_WIDTH          2
#define PMB_EDC_OFFSET_INCR_38_SHIFT          4
#define PMB_EDC_OFFSET_INCR_38_SIGNED         0

#define PMB_EDC_OFFSET_ADD_38_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_38_WIDTH           1
#define PMB_EDC_OFFSET_ADD_38_SHIFT           6
#define PMB_EDC_OFFSET_ADD_38_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_38_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_38_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_38_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_38_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_38_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_38_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_38_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_38_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_38_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_38_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_38_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_38_SIGNED    0

/* Register EDC_PERIP_JOB0_39 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_39                 0x0D9C
#define ABS_PMB_EDC_PERIP_JOB0_39             0xA5013D9CUL

#define PMB_EDC_EXT_RAM_ID_39_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_39_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_39_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_39_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_39_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_39_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_39_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_39_SIGNED 0

#define PMB_EDC_OFFSET_INCR_39_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_39_WIDTH          2
#define PMB_EDC_OFFSET_INCR_39_SHIFT          4
#define PMB_EDC_OFFSET_INCR_39_SIGNED         0

#define PMB_EDC_OFFSET_ADD_39_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_39_WIDTH           1
#define PMB_EDC_OFFSET_ADD_39_SHIFT           6
#define PMB_EDC_OFFSET_ADD_39_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_39_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_39_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_39_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_39_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_39_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_39_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_39_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_39_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_39_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_39_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_39_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_39_SIGNED    0

/* Register EDC_PERIP_JOB0_40 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_40                 0x0DA0
#define ABS_PMB_EDC_PERIP_JOB0_40             0xA5013DA0UL

#define PMB_EDC_EXT_RAM_ID_40_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_40_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_40_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_40_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_40_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_40_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_40_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_40_SIGNED 0

#define PMB_EDC_OFFSET_INCR_40_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_40_WIDTH          2
#define PMB_EDC_OFFSET_INCR_40_SHIFT          4
#define PMB_EDC_OFFSET_INCR_40_SIGNED         0

#define PMB_EDC_OFFSET_ADD_40_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_40_WIDTH           1
#define PMB_EDC_OFFSET_ADD_40_SHIFT           6
#define PMB_EDC_OFFSET_ADD_40_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_40_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_40_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_40_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_40_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_40_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_40_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_40_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_40_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_40_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_40_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_40_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_40_SIGNED    0

/* Register EDC_PERIP_JOB0_41 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_41                 0x0DA4
#define ABS_PMB_EDC_PERIP_JOB0_41             0xA5013DA4UL

#define PMB_EDC_EXT_RAM_ID_41_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_41_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_41_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_41_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_41_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_41_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_41_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_41_SIGNED 0

#define PMB_EDC_OFFSET_INCR_41_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_41_WIDTH          2
#define PMB_EDC_OFFSET_INCR_41_SHIFT          4
#define PMB_EDC_OFFSET_INCR_41_SIGNED         0

#define PMB_EDC_OFFSET_ADD_41_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_41_WIDTH           1
#define PMB_EDC_OFFSET_ADD_41_SHIFT           6
#define PMB_EDC_OFFSET_ADD_41_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_41_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_41_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_41_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_41_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_41_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_41_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_41_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_41_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_41_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_41_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_41_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_41_SIGNED    0

/* Register EDC_PERIP_JOB0_42 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_42                 0x0DA8
#define ABS_PMB_EDC_PERIP_JOB0_42             0xA5013DA8UL

#define PMB_EDC_EXT_RAM_ID_42_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_42_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_42_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_42_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_42_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_42_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_42_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_42_SIGNED 0

#define PMB_EDC_OFFSET_INCR_42_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_42_WIDTH          2
#define PMB_EDC_OFFSET_INCR_42_SHIFT          4
#define PMB_EDC_OFFSET_INCR_42_SIGNED         0

#define PMB_EDC_OFFSET_ADD_42_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_42_WIDTH           1
#define PMB_EDC_OFFSET_ADD_42_SHIFT           6
#define PMB_EDC_OFFSET_ADD_42_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_42_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_42_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_42_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_42_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_42_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_42_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_42_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_42_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_42_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_42_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_42_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_42_SIGNED    0

/* Register EDC_PERIP_JOB0_43 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_43                 0x0DAC
#define ABS_PMB_EDC_PERIP_JOB0_43             0xA5013DACUL

#define PMB_EDC_EXT_RAM_ID_43_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_43_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_43_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_43_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_43_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_43_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_43_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_43_SIGNED 0

#define PMB_EDC_OFFSET_INCR_43_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_43_WIDTH          2
#define PMB_EDC_OFFSET_INCR_43_SHIFT          4
#define PMB_EDC_OFFSET_INCR_43_SIGNED         0

#define PMB_EDC_OFFSET_ADD_43_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_43_WIDTH           1
#define PMB_EDC_OFFSET_ADD_43_SHIFT           6
#define PMB_EDC_OFFSET_ADD_43_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_43_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_43_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_43_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_43_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_43_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_43_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_43_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_43_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_43_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_43_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_43_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_43_SIGNED    0

/* Register EDC_PERIP_JOB0_44 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_44                 0x0DB0
#define ABS_PMB_EDC_PERIP_JOB0_44             0xA5013DB0UL

#define PMB_EDC_EXT_RAM_ID_44_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_44_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_44_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_44_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_44_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_44_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_44_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_44_SIGNED 0

#define PMB_EDC_OFFSET_INCR_44_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_44_WIDTH          2
#define PMB_EDC_OFFSET_INCR_44_SHIFT          4
#define PMB_EDC_OFFSET_INCR_44_SIGNED         0

#define PMB_EDC_OFFSET_ADD_44_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_44_WIDTH           1
#define PMB_EDC_OFFSET_ADD_44_SHIFT           6
#define PMB_EDC_OFFSET_ADD_44_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_44_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_44_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_44_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_44_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_44_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_44_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_44_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_44_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_44_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_44_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_44_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_44_SIGNED    0

/* Register EDC_PERIP_JOB0_45 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_45                 0x0DB4
#define ABS_PMB_EDC_PERIP_JOB0_45             0xA5013DB4UL

#define PMB_EDC_EXT_RAM_ID_45_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_45_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_45_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_45_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_45_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_45_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_45_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_45_SIGNED 0

#define PMB_EDC_OFFSET_INCR_45_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_45_WIDTH          2
#define PMB_EDC_OFFSET_INCR_45_SHIFT          4
#define PMB_EDC_OFFSET_INCR_45_SIGNED         0

#define PMB_EDC_OFFSET_ADD_45_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_45_WIDTH           1
#define PMB_EDC_OFFSET_ADD_45_SHIFT           6
#define PMB_EDC_OFFSET_ADD_45_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_45_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_45_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_45_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_45_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_45_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_45_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_45_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_45_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_45_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_45_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_45_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_45_SIGNED    0

/* Register EDC_PERIP_JOB0_46 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_46                 0x0DB8
#define ABS_PMB_EDC_PERIP_JOB0_46             0xA5013DB8UL

#define PMB_EDC_EXT_RAM_ID_46_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_46_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_46_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_46_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_46_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_46_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_46_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_46_SIGNED 0

#define PMB_EDC_OFFSET_INCR_46_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_46_WIDTH          2
#define PMB_EDC_OFFSET_INCR_46_SHIFT          4
#define PMB_EDC_OFFSET_INCR_46_SIGNED         0

#define PMB_EDC_OFFSET_ADD_46_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_46_WIDTH           1
#define PMB_EDC_OFFSET_ADD_46_SHIFT           6
#define PMB_EDC_OFFSET_ADD_46_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_46_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_46_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_46_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_46_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_46_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_46_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_46_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_46_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_46_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_46_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_46_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_46_SIGNED    0

/* Register EDC_PERIP_JOB0_47 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_47                 0x0DBC
#define ABS_PMB_EDC_PERIP_JOB0_47             0xA5013DBCUL

#define PMB_EDC_EXT_RAM_ID_47_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_47_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_47_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_47_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_47_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_47_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_47_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_47_SIGNED 0

#define PMB_EDC_OFFSET_INCR_47_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_47_WIDTH          2
#define PMB_EDC_OFFSET_INCR_47_SHIFT          4
#define PMB_EDC_OFFSET_INCR_47_SIGNED         0

#define PMB_EDC_OFFSET_ADD_47_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_47_WIDTH           1
#define PMB_EDC_OFFSET_ADD_47_SHIFT           6
#define PMB_EDC_OFFSET_ADD_47_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_47_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_47_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_47_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_47_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_47_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_47_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_47_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_47_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_47_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_47_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_47_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_47_SIGNED    0

/* Register EDC_PERIP_JOB0_48 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_48                 0x0DC0
#define ABS_PMB_EDC_PERIP_JOB0_48             0xA5013DC0UL

#define PMB_EDC_EXT_RAM_ID_48_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_48_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_48_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_48_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_48_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_48_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_48_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_48_SIGNED 0

#define PMB_EDC_OFFSET_INCR_48_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_48_WIDTH          2
#define PMB_EDC_OFFSET_INCR_48_SHIFT          4
#define PMB_EDC_OFFSET_INCR_48_SIGNED         0

#define PMB_EDC_OFFSET_ADD_48_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_48_WIDTH           1
#define PMB_EDC_OFFSET_ADD_48_SHIFT           6
#define PMB_EDC_OFFSET_ADD_48_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_48_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_48_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_48_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_48_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_48_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_48_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_48_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_48_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_48_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_48_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_48_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_48_SIGNED    0

/* Register EDC_PERIP_JOB0_49 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_49                 0x0DC4
#define ABS_PMB_EDC_PERIP_JOB0_49             0xA5013DC4UL

#define PMB_EDC_EXT_RAM_ID_49_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_49_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_49_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_49_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_49_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_49_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_49_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_49_SIGNED 0

#define PMB_EDC_OFFSET_INCR_49_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_49_WIDTH          2
#define PMB_EDC_OFFSET_INCR_49_SHIFT          4
#define PMB_EDC_OFFSET_INCR_49_SIGNED         0

#define PMB_EDC_OFFSET_ADD_49_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_49_WIDTH           1
#define PMB_EDC_OFFSET_ADD_49_SHIFT           6
#define PMB_EDC_OFFSET_ADD_49_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_49_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_49_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_49_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_49_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_49_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_49_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_49_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_49_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_49_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_49_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_49_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_49_SIGNED    0

/* Register EDC_PERIP_JOB0_50 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_50                 0x0DC8
#define ABS_PMB_EDC_PERIP_JOB0_50             0xA5013DC8UL

#define PMB_EDC_EXT_RAM_ID_50_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_50_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_50_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_50_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_50_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_50_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_50_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_50_SIGNED 0

#define PMB_EDC_OFFSET_INCR_50_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_50_WIDTH          2
#define PMB_EDC_OFFSET_INCR_50_SHIFT          4
#define PMB_EDC_OFFSET_INCR_50_SIGNED         0

#define PMB_EDC_OFFSET_ADD_50_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_50_WIDTH           1
#define PMB_EDC_OFFSET_ADD_50_SHIFT           6
#define PMB_EDC_OFFSET_ADD_50_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_50_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_50_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_50_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_50_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_50_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_50_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_50_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_50_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_50_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_50_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_50_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_50_SIGNED    0

/* Register EDC_PERIP_JOB0_51 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_51                 0x0DCC
#define ABS_PMB_EDC_PERIP_JOB0_51             0xA5013DCCUL

#define PMB_EDC_EXT_RAM_ID_51_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_51_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_51_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_51_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_51_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_51_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_51_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_51_SIGNED 0

#define PMB_EDC_OFFSET_INCR_51_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_51_WIDTH          2
#define PMB_EDC_OFFSET_INCR_51_SHIFT          4
#define PMB_EDC_OFFSET_INCR_51_SIGNED         0

#define PMB_EDC_OFFSET_ADD_51_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_51_WIDTH           1
#define PMB_EDC_OFFSET_ADD_51_SHIFT           6
#define PMB_EDC_OFFSET_ADD_51_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_51_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_51_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_51_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_51_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_51_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_51_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_51_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_51_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_51_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_51_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_51_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_51_SIGNED    0

/* Register EDC_PERIP_JOB0_52 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_52                 0x0DD0
#define ABS_PMB_EDC_PERIP_JOB0_52             0xA5013DD0UL

#define PMB_EDC_EXT_RAM_ID_52_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_52_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_52_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_52_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_52_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_52_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_52_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_52_SIGNED 0

#define PMB_EDC_OFFSET_INCR_52_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_52_WIDTH          2
#define PMB_EDC_OFFSET_INCR_52_SHIFT          4
#define PMB_EDC_OFFSET_INCR_52_SIGNED         0

#define PMB_EDC_OFFSET_ADD_52_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_52_WIDTH           1
#define PMB_EDC_OFFSET_ADD_52_SHIFT           6
#define PMB_EDC_OFFSET_ADD_52_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_52_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_52_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_52_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_52_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_52_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_52_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_52_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_52_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_52_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_52_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_52_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_52_SIGNED    0

/* Register EDC_PERIP_JOB0_53 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_53                 0x0DD4
#define ABS_PMB_EDC_PERIP_JOB0_53             0xA5013DD4UL

#define PMB_EDC_EXT_RAM_ID_53_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_53_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_53_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_53_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_53_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_53_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_53_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_53_SIGNED 0

#define PMB_EDC_OFFSET_INCR_53_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_53_WIDTH          2
#define PMB_EDC_OFFSET_INCR_53_SHIFT          4
#define PMB_EDC_OFFSET_INCR_53_SIGNED         0

#define PMB_EDC_OFFSET_ADD_53_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_53_WIDTH           1
#define PMB_EDC_OFFSET_ADD_53_SHIFT           6
#define PMB_EDC_OFFSET_ADD_53_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_53_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_53_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_53_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_53_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_53_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_53_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_53_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_53_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_53_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_53_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_53_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_53_SIGNED    0

/* Register EDC_PERIP_JOB0_54 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_54                 0x0DD8
#define ABS_PMB_EDC_PERIP_JOB0_54             0xA5013DD8UL

#define PMB_EDC_EXT_RAM_ID_54_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_54_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_54_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_54_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_54_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_54_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_54_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_54_SIGNED 0

#define PMB_EDC_OFFSET_INCR_54_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_54_WIDTH          2
#define PMB_EDC_OFFSET_INCR_54_SHIFT          4
#define PMB_EDC_OFFSET_INCR_54_SIGNED         0

#define PMB_EDC_OFFSET_ADD_54_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_54_WIDTH           1
#define PMB_EDC_OFFSET_ADD_54_SHIFT           6
#define PMB_EDC_OFFSET_ADD_54_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_54_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_54_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_54_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_54_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_54_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_54_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_54_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_54_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_54_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_54_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_54_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_54_SIGNED    0

/* Register EDC_PERIP_JOB0_55 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_55                 0x0DDC
#define ABS_PMB_EDC_PERIP_JOB0_55             0xA5013DDCUL

#define PMB_EDC_EXT_RAM_ID_55_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_55_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_55_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_55_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_55_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_55_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_55_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_55_SIGNED 0

#define PMB_EDC_OFFSET_INCR_55_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_55_WIDTH          2
#define PMB_EDC_OFFSET_INCR_55_SHIFT          4
#define PMB_EDC_OFFSET_INCR_55_SIGNED         0

#define PMB_EDC_OFFSET_ADD_55_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_55_WIDTH           1
#define PMB_EDC_OFFSET_ADD_55_SHIFT           6
#define PMB_EDC_OFFSET_ADD_55_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_55_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_55_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_55_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_55_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_55_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_55_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_55_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_55_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_55_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_55_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_55_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_55_SIGNED    0

/* Register EDC_PERIP_JOB0_56 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_56                 0x0DE0
#define ABS_PMB_EDC_PERIP_JOB0_56             0xA5013DE0UL

#define PMB_EDC_EXT_RAM_ID_56_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_56_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_56_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_56_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_56_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_56_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_56_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_56_SIGNED 0

#define PMB_EDC_OFFSET_INCR_56_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_56_WIDTH          2
#define PMB_EDC_OFFSET_INCR_56_SHIFT          4
#define PMB_EDC_OFFSET_INCR_56_SIGNED         0

#define PMB_EDC_OFFSET_ADD_56_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_56_WIDTH           1
#define PMB_EDC_OFFSET_ADD_56_SHIFT           6
#define PMB_EDC_OFFSET_ADD_56_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_56_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_56_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_56_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_56_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_56_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_56_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_56_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_56_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_56_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_56_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_56_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_56_SIGNED    0

/* Register EDC_PERIP_JOB0_57 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_57                 0x0DE4
#define ABS_PMB_EDC_PERIP_JOB0_57             0xA5013DE4UL

#define PMB_EDC_EXT_RAM_ID_57_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_57_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_57_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_57_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_57_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_57_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_57_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_57_SIGNED 0

#define PMB_EDC_OFFSET_INCR_57_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_57_WIDTH          2
#define PMB_EDC_OFFSET_INCR_57_SHIFT          4
#define PMB_EDC_OFFSET_INCR_57_SIGNED         0

#define PMB_EDC_OFFSET_ADD_57_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_57_WIDTH           1
#define PMB_EDC_OFFSET_ADD_57_SHIFT           6
#define PMB_EDC_OFFSET_ADD_57_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_57_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_57_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_57_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_57_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_57_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_57_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_57_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_57_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_57_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_57_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_57_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_57_SIGNED    0

/* Register EDC_PERIP_JOB0_58 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_58                 0x0DE8
#define ABS_PMB_EDC_PERIP_JOB0_58             0xA5013DE8UL

#define PMB_EDC_EXT_RAM_ID_58_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_58_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_58_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_58_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_58_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_58_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_58_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_58_SIGNED 0

#define PMB_EDC_OFFSET_INCR_58_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_58_WIDTH          2
#define PMB_EDC_OFFSET_INCR_58_SHIFT          4
#define PMB_EDC_OFFSET_INCR_58_SIGNED         0

#define PMB_EDC_OFFSET_ADD_58_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_58_WIDTH           1
#define PMB_EDC_OFFSET_ADD_58_SHIFT           6
#define PMB_EDC_OFFSET_ADD_58_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_58_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_58_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_58_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_58_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_58_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_58_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_58_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_58_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_58_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_58_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_58_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_58_SIGNED    0

/* Register EDC_PERIP_JOB0_59 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_59                 0x0DEC
#define ABS_PMB_EDC_PERIP_JOB0_59             0xA5013DECUL

#define PMB_EDC_EXT_RAM_ID_59_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_59_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_59_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_59_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_59_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_59_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_59_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_59_SIGNED 0

#define PMB_EDC_OFFSET_INCR_59_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_59_WIDTH          2
#define PMB_EDC_OFFSET_INCR_59_SHIFT          4
#define PMB_EDC_OFFSET_INCR_59_SIGNED         0

#define PMB_EDC_OFFSET_ADD_59_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_59_WIDTH           1
#define PMB_EDC_OFFSET_ADD_59_SHIFT           6
#define PMB_EDC_OFFSET_ADD_59_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_59_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_59_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_59_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_59_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_59_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_59_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_59_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_59_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_59_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_59_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_59_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_59_SIGNED    0

/* Register EDC_PERIP_JOB0_60 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_60                 0x0DF0
#define ABS_PMB_EDC_PERIP_JOB0_60             0xA5013DF0UL

#define PMB_EDC_EXT_RAM_ID_60_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_60_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_60_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_60_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_60_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_60_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_60_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_60_SIGNED 0

#define PMB_EDC_OFFSET_INCR_60_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_60_WIDTH          2
#define PMB_EDC_OFFSET_INCR_60_SHIFT          4
#define PMB_EDC_OFFSET_INCR_60_SIGNED         0

#define PMB_EDC_OFFSET_ADD_60_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_60_WIDTH           1
#define PMB_EDC_OFFSET_ADD_60_SHIFT           6
#define PMB_EDC_OFFSET_ADD_60_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_60_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_60_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_60_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_60_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_60_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_60_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_60_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_60_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_60_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_60_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_60_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_60_SIGNED    0

/* Register EDC_PERIP_JOB0_61 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_61                 0x0DF4
#define ABS_PMB_EDC_PERIP_JOB0_61             0xA5013DF4UL

#define PMB_EDC_EXT_RAM_ID_61_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_61_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_61_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_61_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_61_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_61_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_61_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_61_SIGNED 0

#define PMB_EDC_OFFSET_INCR_61_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_61_WIDTH          2
#define PMB_EDC_OFFSET_INCR_61_SHIFT          4
#define PMB_EDC_OFFSET_INCR_61_SIGNED         0

#define PMB_EDC_OFFSET_ADD_61_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_61_WIDTH           1
#define PMB_EDC_OFFSET_ADD_61_SHIFT           6
#define PMB_EDC_OFFSET_ADD_61_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_61_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_61_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_61_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_61_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_61_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_61_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_61_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_61_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_61_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_61_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_61_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_61_SIGNED    0

/* Register EDC_PERIP_JOB0_62 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_62                 0x0DF8
#define ABS_PMB_EDC_PERIP_JOB0_62             0xA5013DF8UL

#define PMB_EDC_EXT_RAM_ID_62_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_62_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_62_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_62_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_62_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_62_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_62_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_62_SIGNED 0

#define PMB_EDC_OFFSET_INCR_62_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_62_WIDTH          2
#define PMB_EDC_OFFSET_INCR_62_SHIFT          4
#define PMB_EDC_OFFSET_INCR_62_SIGNED         0

#define PMB_EDC_OFFSET_ADD_62_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_62_WIDTH           1
#define PMB_EDC_OFFSET_ADD_62_SHIFT           6
#define PMB_EDC_OFFSET_ADD_62_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_62_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_62_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_62_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_62_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_62_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_62_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_62_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_62_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_62_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_62_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_62_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_62_SIGNED    0

/* Register EDC_PERIP_JOB0_63 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_63                 0x0DFC
#define ABS_PMB_EDC_PERIP_JOB0_63             0xA5013DFCUL

#define PMB_EDC_EXT_RAM_ID_63_MASK            0x00000003UL
#define PMB_EDC_EXT_RAM_ID_63_WIDTH           2
#define PMB_EDC_EXT_RAM_ID_63_SHIFT           0
#define PMB_EDC_EXT_RAM_ID_63_SIGNED          0

#define PMB_EDC_FORCE_FLEXIBLE_AGEN_63_MASK   0x00000008UL
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_63_WIDTH  1
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_63_SHIFT  3
#define PMB_EDC_FORCE_FLEXIBLE_AGEN_63_SIGNED 0

#define PMB_EDC_OFFSET_INCR_63_MASK           0x00000030UL
#define PMB_EDC_OFFSET_INCR_63_WIDTH          2
#define PMB_EDC_OFFSET_INCR_63_SHIFT          4
#define PMB_EDC_OFFSET_INCR_63_SIGNED         0

#define PMB_EDC_OFFSET_ADD_63_MASK            0x00000040UL
#define PMB_EDC_OFFSET_ADD_63_WIDTH           1
#define PMB_EDC_OFFSET_ADD_63_SHIFT           6
#define PMB_EDC_OFFSET_ADD_63_SIGNED          0

#define PMB_EDC_OFFSET_DELTA_63_MASK          0x0001FF80UL
#define PMB_EDC_OFFSET_DELTA_63_WIDTH         10
#define PMB_EDC_OFFSET_DELTA_63_SHIFT         7
#define PMB_EDC_OFFSET_DELTA_63_SIGNED        0

#define PMB_EDC_HOLDOFF_SAT_63_MASK           0x00200000UL
#define PMB_EDC_HOLDOFF_SAT_63_WIDTH          1
#define PMB_EDC_HOLDOFF_SAT_63_SHIFT          21
#define PMB_EDC_HOLDOFF_SAT_63_SIGNED         0

#define PMB_EDC_FLAG_DONE_TIMING_63_MASK      0x00C00000UL
#define PMB_EDC_FLAG_DONE_TIMING_63_WIDTH     2
#define PMB_EDC_FLAG_DONE_TIMING_63_SHIFT     22
#define PMB_EDC_FLAG_DONE_TIMING_63_SIGNED    0

/* Register EDC_OFFSET_LUT_ADDR (PMR_EDC) */
#define PMB_EDC_OFFSET_LUT_ADDR        0x0E00
#define ABS_PMB_EDC_OFFSET_LUT_ADDR    0xA5013E00UL

#define PMB_EDC_OFFSET_LUT_ADDR_MASK   0x0000FFFFUL
#define PMB_EDC_OFFSET_LUT_ADDR_WIDTH  16
#define PMB_EDC_OFFSET_LUT_ADDR_SHIFT  0
#define PMB_EDC_OFFSET_LUT_ADDR_SIGNED 0

/* Register EDC_OFFSET_LUT_DATA (PMR_EDC) */
#define PMB_EDC_OFFSET_LUT_DATA        0x0E04
#define ABS_PMB_EDC_OFFSET_LUT_DATA    0xA5013E04UL

#define PMB_EDC_OFFSET_LUT_DATA_MASK   0x000FFFFFUL
#define PMB_EDC_OFFSET_LUT_DATA_WIDTH  20
#define PMB_EDC_OFFSET_LUT_DATA_SHIFT  0
#define PMB_EDC_OFFSET_LUT_DATA_SIGNED 0

/* Register EDC_OFFSET_ADJ_LUT_ADDR (PMR_EDC) */
#define PMB_EDC_OFFSET_ADJ_LUT_ADDR        0x0E08
#define ABS_PMB_EDC_OFFSET_ADJ_LUT_ADDR    0xA5013E08UL

#define PMB_EDC_OFFSET_ADJ_LUT_ADDR_MASK   0x0000FFFFUL
#define PMB_EDC_OFFSET_ADJ_LUT_ADDR_WIDTH  16
#define PMB_EDC_OFFSET_ADJ_LUT_ADDR_SHIFT  0
#define PMB_EDC_OFFSET_ADJ_LUT_ADDR_SIGNED 0

/* Register EDC_OFFSET_ADJ_LUT_DATA (PMR_EDC) */
#define PMB_EDC_OFFSET_ADJ_LUT_DATA        0x0E0C
#define ABS_PMB_EDC_OFFSET_ADJ_LUT_DATA    0xA5013E0CUL

#define PMB_EDC_OFFSET_ADJ_LUT_DATA_MASK   0x00000001UL
#define PMB_EDC_OFFSET_ADJ_LUT_DATA_WIDTH  1
#define PMB_EDC_OFFSET_ADJ_LUT_DATA_SHIFT  0
#define PMB_EDC_OFFSET_ADJ_LUT_DATA_SIGNED 0

/* Register EDC_OFFSET_ADJ_LUT_CTRL (PMR_EDC) */
#define PMB_EDC_OFFSET_ADJ_LUT_CTRL          0x0E10
#define ABS_PMB_EDC_OFFSET_ADJ_LUT_CTRL      0xA5013E10UL

#define PMB_EDC_OFFSET_ADJ_ENABLE_MASK       0x00000001UL
#define PMB_EDC_OFFSET_ADJ_ENABLE_WIDTH      1
#define PMB_EDC_OFFSET_ADJ_ENABLE_SHIFT      0
#define PMB_EDC_OFFSET_ADJ_ENABLE_SIGNED     0

#define PMB_EDC_OFFSET_ADJ_CHANNEL_MASK      0x000003F0UL
#define PMB_EDC_OFFSET_ADJ_CHANNEL_WIDTH     6
#define PMB_EDC_OFFSET_ADJ_CHANNEL_SHIFT     4
#define PMB_EDC_OFFSET_ADJ_CHANNEL_SIGNED    0

#define PMB_EDC_OFFSET_ADJ_MUL_FACTOR_MASK   0x003FF000UL
#define PMB_EDC_OFFSET_ADJ_MUL_FACTOR_WIDTH  10
#define PMB_EDC_OFFSET_ADJ_MUL_FACTOR_SHIFT  12
#define PMB_EDC_OFFSET_ADJ_MUL_FACTOR_SIGNED 0

/* Register EDC_PERIP_L4_CHECKSUM_CTRL_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_CTRL_0         0x0E40
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_CTRL_0     0xA5013E40UL

#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_0_MASK      0x00000001UL
#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_0_WIDTH     1
#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_0_SHIFT     0
#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_0_SIGNED    0

#define PMB_EDC_L3_CSUM_ENABLE_0_MASK            0x00000002UL
#define PMB_EDC_L3_CSUM_ENABLE_0_WIDTH           1
#define PMB_EDC_L3_CSUM_ENABLE_0_SHIFT           1
#define PMB_EDC_L3_CSUM_ENABLE_0_SIGNED          0

#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_0_MASK   0x00000004UL
#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_0_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_0_SHIFT  2
#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_0_SIGNED 0

#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_0_MASK   0x00000008UL
#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_0_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_0_SHIFT  3
#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_0_SIGNED 0

#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_0_MASK   0x00000010UL
#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_0_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_0_SHIFT  4
#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_0_SIGNED 0

#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_0_MASK   0x00000020UL
#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_0_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_0_SHIFT  5
#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_0_SIGNED 0

#define PMB_EDC_CSUM_OP_0_MASK                   0x00000040UL
#define PMB_EDC_CSUM_OP_0_WIDTH                  1
#define PMB_EDC_CSUM_OP_0_SHIFT                  6
#define PMB_EDC_CSUM_OP_0_SIGNED                 0

#define PMB_EDC_MAC_HEADER_LENGTH_0_MASK         0x00007F80UL
#define PMB_EDC_MAC_HEADER_LENGTH_0_WIDTH        8
#define PMB_EDC_MAC_HEADER_LENGTH_0_SHIFT        7
#define PMB_EDC_MAC_HEADER_LENGTH_0_SIGNED       0

#define PMB_EDC_CHANNEL_SELECT_0_MASK            0x001F8000UL
#define PMB_EDC_CHANNEL_SELECT_0_WIDTH           6
#define PMB_EDC_CHANNEL_SELECT_0_SHIFT           15
#define PMB_EDC_CHANNEL_SELECT_0_SIGNED          0

/* Register EDC_PERIP_L4_CHECKSUM_CTRL_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_CTRL_1         0x0E44
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_CTRL_1     0xA5013E44UL

#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_1_MASK      0x00000001UL
#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_1_WIDTH     1
#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_1_SHIFT     0
#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_1_SIGNED    0

#define PMB_EDC_L3_CSUM_ENABLE_1_MASK            0x00000002UL
#define PMB_EDC_L3_CSUM_ENABLE_1_WIDTH           1
#define PMB_EDC_L3_CSUM_ENABLE_1_SHIFT           1
#define PMB_EDC_L3_CSUM_ENABLE_1_SIGNED          0

#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_1_MASK   0x00000004UL
#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_1_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_1_SHIFT  2
#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_1_SIGNED 0

#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_1_MASK   0x00000008UL
#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_1_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_1_SHIFT  3
#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_1_SIGNED 0

#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_1_MASK   0x00000010UL
#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_1_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_1_SHIFT  4
#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_1_SIGNED 0

#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_1_MASK   0x00000020UL
#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_1_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_1_SHIFT  5
#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_1_SIGNED 0

#define PMB_EDC_CSUM_OP_1_MASK                   0x00000040UL
#define PMB_EDC_CSUM_OP_1_WIDTH                  1
#define PMB_EDC_CSUM_OP_1_SHIFT                  6
#define PMB_EDC_CSUM_OP_1_SIGNED                 0

#define PMB_EDC_MAC_HEADER_LENGTH_1_MASK         0x00007F80UL
#define PMB_EDC_MAC_HEADER_LENGTH_1_WIDTH        8
#define PMB_EDC_MAC_HEADER_LENGTH_1_SHIFT        7
#define PMB_EDC_MAC_HEADER_LENGTH_1_SIGNED       0

#define PMB_EDC_CHANNEL_SELECT_1_MASK            0x001F8000UL
#define PMB_EDC_CHANNEL_SELECT_1_WIDTH           6
#define PMB_EDC_CHANNEL_SELECT_1_SHIFT           15
#define PMB_EDC_CHANNEL_SELECT_1_SIGNED          0

/* Register EDC_PERIP_L4_CHECKSUM_CTRL_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_CTRL_2         0x0E48
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_CTRL_2     0xA5013E48UL

#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_2_MASK      0x00000001UL
#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_2_WIDTH     1
#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_2_SHIFT     0
#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_2_SIGNED    0

#define PMB_EDC_L3_CSUM_ENABLE_2_MASK            0x00000002UL
#define PMB_EDC_L3_CSUM_ENABLE_2_WIDTH           1
#define PMB_EDC_L3_CSUM_ENABLE_2_SHIFT           1
#define PMB_EDC_L3_CSUM_ENABLE_2_SIGNED          0

#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_2_MASK   0x00000004UL
#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_2_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_2_SHIFT  2
#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_2_SIGNED 0

#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_2_MASK   0x00000008UL
#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_2_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_2_SHIFT  3
#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_2_SIGNED 0

#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_2_MASK   0x00000010UL
#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_2_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_2_SHIFT  4
#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_2_SIGNED 0

#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_2_MASK   0x00000020UL
#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_2_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_2_SHIFT  5
#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_2_SIGNED 0

#define PMB_EDC_CSUM_OP_2_MASK                   0x00000040UL
#define PMB_EDC_CSUM_OP_2_WIDTH                  1
#define PMB_EDC_CSUM_OP_2_SHIFT                  6
#define PMB_EDC_CSUM_OP_2_SIGNED                 0

#define PMB_EDC_MAC_HEADER_LENGTH_2_MASK         0x00007F80UL
#define PMB_EDC_MAC_HEADER_LENGTH_2_WIDTH        8
#define PMB_EDC_MAC_HEADER_LENGTH_2_SHIFT        7
#define PMB_EDC_MAC_HEADER_LENGTH_2_SIGNED       0

#define PMB_EDC_CHANNEL_SELECT_2_MASK            0x001F8000UL
#define PMB_EDC_CHANNEL_SELECT_2_WIDTH           6
#define PMB_EDC_CHANNEL_SELECT_2_SHIFT           15
#define PMB_EDC_CHANNEL_SELECT_2_SIGNED          0

/* Register EDC_PERIP_L4_CHECKSUM_CTRL_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_CTRL_3         0x0E4C
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_CTRL_3     0xA5013E4CUL

#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_3_MASK      0x00000001UL
#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_3_WIDTH     1
#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_3_SHIFT     0
#define PMB_EDC_L4_CSUM_BLOCK_ENABLE_3_SIGNED    0

#define PMB_EDC_L3_CSUM_ENABLE_3_MASK            0x00000002UL
#define PMB_EDC_L3_CSUM_ENABLE_3_WIDTH           1
#define PMB_EDC_L3_CSUM_ENABLE_3_SHIFT           1
#define PMB_EDC_L3_CSUM_ENABLE_3_SIGNED          0

#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_3_MASK   0x00000004UL
#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_3_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_3_SHIFT  2
#define PMB_EDC_L4_CSUM_IPV4_TCP_ENABLE_3_SIGNED 0

#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_3_MASK   0x00000008UL
#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_3_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_3_SHIFT  3
#define PMB_EDC_L4_CSUM_IPV4_UDP_ENABLE_3_SIGNED 0

#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_3_MASK   0x00000010UL
#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_3_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_3_SHIFT  4
#define PMB_EDC_L4_CSUM_IPV6_TCP_ENABLE_3_SIGNED 0

#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_3_MASK   0x00000020UL
#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_3_WIDTH  1
#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_3_SHIFT  5
#define PMB_EDC_L4_CSUM_IPV6_UDP_ENABLE_3_SIGNED 0

#define PMB_EDC_CSUM_OP_3_MASK                   0x00000040UL
#define PMB_EDC_CSUM_OP_3_WIDTH                  1
#define PMB_EDC_CSUM_OP_3_SHIFT                  6
#define PMB_EDC_CSUM_OP_3_SIGNED                 0

#define PMB_EDC_MAC_HEADER_LENGTH_3_MASK         0x00007F80UL
#define PMB_EDC_MAC_HEADER_LENGTH_3_WIDTH        8
#define PMB_EDC_MAC_HEADER_LENGTH_3_SHIFT        7
#define PMB_EDC_MAC_HEADER_LENGTH_3_SIGNED       0

#define PMB_EDC_CHANNEL_SELECT_3_MASK            0x001F8000UL
#define PMB_EDC_CHANNEL_SELECT_3_WIDTH           6
#define PMB_EDC_CHANNEL_SELECT_3_SHIFT           15
#define PMB_EDC_CHANNEL_SELECT_3_SIGNED          0

/* Register EDC_PERIP_L3_CHECKSUM_TX_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L3_CHECKSUM_TX_0         0x0E50
#define ABS_PMB_EDC_PERIP_L3_CHECKSUM_TX_0     0xA5013E50UL

#define PMB_EDC_L3_CHECKSUM_TX_0_MASK          0x0000FFFFUL
#define PMB_EDC_L3_CHECKSUM_TX_0_WIDTH         16
#define PMB_EDC_L3_CHECKSUM_TX_0_SHIFT         0
#define PMB_EDC_L3_CHECKSUM_TX_0_SIGNED        0

#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_0_MASK   0x001F0000UL
#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_0_WIDTH  5
#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_0_SHIFT  16
#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_0_SIGNED 0

/* Register EDC_PERIP_L4_CHECKSUM_TX_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_TX_0         0x0E54
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_TX_0     0xA5013E54UL

#define PMB_EDC_L4_CHECKSUM_TX_0_MASK          0x0000FFFFUL
#define PMB_EDC_L4_CHECKSUM_TX_0_WIDTH         16
#define PMB_EDC_L4_CHECKSUM_TX_0_SHIFT         0
#define PMB_EDC_L4_CHECKSUM_TX_0_SIGNED        0

#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_0_MASK   0x007F0000UL
#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_0_WIDTH  7
#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_0_SHIFT  16
#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_0_SIGNED 0

#define PMB_EDC_TX_CHECKSUM_VALID_0_MASK       0x00800000UL
#define PMB_EDC_TX_CHECKSUM_VALID_0_WIDTH      1
#define PMB_EDC_TX_CHECKSUM_VALID_0_SHIFT      23
#define PMB_EDC_TX_CHECKSUM_VALID_0_SIGNED     0

/* Register EDC_PERIP_L4_CHECKSUM_TX_RX_STATUS_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_TX_RX_STATUS_0     0x0E58
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_TX_RX_STATUS_0 0xA5013E58UL

#define PMB_EDC_RX_CHECKSUM_STATUS_0_MASK            0x00000001UL
#define PMB_EDC_RX_CHECKSUM_STATUS_0_WIDTH           1
#define PMB_EDC_RX_CHECKSUM_STATUS_0_SHIFT           0
#define PMB_EDC_RX_CHECKSUM_STATUS_0_SIGNED          0

#define PMB_EDC_CHECKSUM_INFO_0_MASK                 0x00000002UL
#define PMB_EDC_CHECKSUM_INFO_0_WIDTH                1
#define PMB_EDC_CHECKSUM_INFO_0_SHIFT                1
#define PMB_EDC_CHECKSUM_INFO_0_SIGNED               0

#define PMB_EDC_RX_CHECKSUM_VALID_0_MASK             0x00000004UL
#define PMB_EDC_RX_CHECKSUM_VALID_0_WIDTH            1
#define PMB_EDC_RX_CHECKSUM_VALID_0_SHIFT            2
#define PMB_EDC_RX_CHECKSUM_VALID_0_SIGNED           0

/* Register EDC_PERIP_L3_CHECKSUM_TX_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L3_CHECKSUM_TX_1         0x0E5C
#define ABS_PMB_EDC_PERIP_L3_CHECKSUM_TX_1     0xA5013E5CUL

#define PMB_EDC_L3_CHECKSUM_TX_1_MASK          0x0000FFFFUL
#define PMB_EDC_L3_CHECKSUM_TX_1_WIDTH         16
#define PMB_EDC_L3_CHECKSUM_TX_1_SHIFT         0
#define PMB_EDC_L3_CHECKSUM_TX_1_SIGNED        0

#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_1_MASK   0x001F0000UL
#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_1_WIDTH  5
#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_1_SHIFT  16
#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_1_SIGNED 0

/* Register EDC_PERIP_L4_CHECKSUM_TX_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_TX_1         0x0E60
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_TX_1     0xA5013E60UL

#define PMB_EDC_L4_CHECKSUM_TX_1_MASK          0x0000FFFFUL
#define PMB_EDC_L4_CHECKSUM_TX_1_WIDTH         16
#define PMB_EDC_L4_CHECKSUM_TX_1_SHIFT         0
#define PMB_EDC_L4_CHECKSUM_TX_1_SIGNED        0

#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_1_MASK   0x007F0000UL
#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_1_WIDTH  7
#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_1_SHIFT  16
#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_1_SIGNED 0

#define PMB_EDC_TX_CHECKSUM_VALID_1_MASK       0x00800000UL
#define PMB_EDC_TX_CHECKSUM_VALID_1_WIDTH      1
#define PMB_EDC_TX_CHECKSUM_VALID_1_SHIFT      23
#define PMB_EDC_TX_CHECKSUM_VALID_1_SIGNED     0

/* Register EDC_PERIP_L4_CHECKSUM_TX_RX_STATUS_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_TX_RX_STATUS_1     0x0E64
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_TX_RX_STATUS_1 0xA5013E64UL

#define PMB_EDC_RX_CHECKSUM_STATUS_1_MASK            0x00000001UL
#define PMB_EDC_RX_CHECKSUM_STATUS_1_WIDTH           1
#define PMB_EDC_RX_CHECKSUM_STATUS_1_SHIFT           0
#define PMB_EDC_RX_CHECKSUM_STATUS_1_SIGNED          0

#define PMB_EDC_CHECKSUM_INFO_1_MASK                 0x00000002UL
#define PMB_EDC_CHECKSUM_INFO_1_WIDTH                1
#define PMB_EDC_CHECKSUM_INFO_1_SHIFT                1
#define PMB_EDC_CHECKSUM_INFO_1_SIGNED               0

#define PMB_EDC_RX_CHECKSUM_VALID_1_MASK             0x00000004UL
#define PMB_EDC_RX_CHECKSUM_VALID_1_WIDTH            1
#define PMB_EDC_RX_CHECKSUM_VALID_1_SHIFT            2
#define PMB_EDC_RX_CHECKSUM_VALID_1_SIGNED           0

/* Register EDC_PERIP_L3_CHECKSUM_TX_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L3_CHECKSUM_TX_2         0x0E68
#define ABS_PMB_EDC_PERIP_L3_CHECKSUM_TX_2     0xA5013E68UL

#define PMB_EDC_L3_CHECKSUM_TX_2_MASK          0x0000FFFFUL
#define PMB_EDC_L3_CHECKSUM_TX_2_WIDTH         16
#define PMB_EDC_L3_CHECKSUM_TX_2_SHIFT         0
#define PMB_EDC_L3_CHECKSUM_TX_2_SIGNED        0

#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_2_MASK   0x001F0000UL
#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_2_WIDTH  5
#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_2_SHIFT  16
#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_2_SIGNED 0

/* Register EDC_PERIP_L4_CHECKSUM_TX_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_TX_2         0x0E6C
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_TX_2     0xA5013E6CUL

#define PMB_EDC_L4_CHECKSUM_TX_2_MASK          0x0000FFFFUL
#define PMB_EDC_L4_CHECKSUM_TX_2_WIDTH         16
#define PMB_EDC_L4_CHECKSUM_TX_2_SHIFT         0
#define PMB_EDC_L4_CHECKSUM_TX_2_SIGNED        0

#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_2_MASK   0x007F0000UL
#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_2_WIDTH  7
#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_2_SHIFT  16
#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_2_SIGNED 0

#define PMB_EDC_TX_CHECKSUM_VALID_2_MASK       0x00800000UL
#define PMB_EDC_TX_CHECKSUM_VALID_2_WIDTH      1
#define PMB_EDC_TX_CHECKSUM_VALID_2_SHIFT      23
#define PMB_EDC_TX_CHECKSUM_VALID_2_SIGNED     0

/* Register EDC_PERIP_L4_CHECKSUM_TX_RX_STATUS_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_TX_RX_STATUS_2     0x0E70
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_TX_RX_STATUS_2 0xA5013E70UL

#define PMB_EDC_RX_CHECKSUM_STATUS_2_MASK            0x00000001UL
#define PMB_EDC_RX_CHECKSUM_STATUS_2_WIDTH           1
#define PMB_EDC_RX_CHECKSUM_STATUS_2_SHIFT           0
#define PMB_EDC_RX_CHECKSUM_STATUS_2_SIGNED          0

#define PMB_EDC_CHECKSUM_INFO_2_MASK                 0x00000002UL
#define PMB_EDC_CHECKSUM_INFO_2_WIDTH                1
#define PMB_EDC_CHECKSUM_INFO_2_SHIFT                1
#define PMB_EDC_CHECKSUM_INFO_2_SIGNED               0

#define PMB_EDC_RX_CHECKSUM_VALID_2_MASK             0x00000004UL
#define PMB_EDC_RX_CHECKSUM_VALID_2_WIDTH            1
#define PMB_EDC_RX_CHECKSUM_VALID_2_SHIFT            2
#define PMB_EDC_RX_CHECKSUM_VALID_2_SIGNED           0

/* Register EDC_PERIP_L3_CHECKSUM_TX_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L3_CHECKSUM_TX_3         0x0E74
#define ABS_PMB_EDC_PERIP_L3_CHECKSUM_TX_3     0xA5013E74UL

#define PMB_EDC_L3_CHECKSUM_TX_3_MASK          0x0000FFFFUL
#define PMB_EDC_L3_CHECKSUM_TX_3_WIDTH         16
#define PMB_EDC_L3_CHECKSUM_TX_3_SHIFT         0
#define PMB_EDC_L3_CHECKSUM_TX_3_SIGNED        0

#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_3_MASK   0x001F0000UL
#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_3_WIDTH  5
#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_3_SHIFT  16
#define PMB_EDC_L3_CHECKSUM_TX_OFFSET_3_SIGNED 0

/* Register EDC_PERIP_L4_CHECKSUM_TX_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_TX_3         0x0E78
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_TX_3     0xA5013E78UL

#define PMB_EDC_L4_CHECKSUM_TX_3_MASK          0x0000FFFFUL
#define PMB_EDC_L4_CHECKSUM_TX_3_WIDTH         16
#define PMB_EDC_L4_CHECKSUM_TX_3_SHIFT         0
#define PMB_EDC_L4_CHECKSUM_TX_3_SIGNED        0

#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_3_MASK   0x007F0000UL
#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_3_WIDTH  7
#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_3_SHIFT  16
#define PMB_EDC_L4_CHECKSUM_TX_OFFSET_3_SIGNED 0

#define PMB_EDC_TX_CHECKSUM_VALID_3_MASK       0x00800000UL
#define PMB_EDC_TX_CHECKSUM_VALID_3_WIDTH      1
#define PMB_EDC_TX_CHECKSUM_VALID_3_SHIFT      23
#define PMB_EDC_TX_CHECKSUM_VALID_3_SIGNED     0

/* Register EDC_PERIP_L4_CHECKSUM_TX_RX_STATUS_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_TX_RX_STATUS_3     0x0E7C
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_TX_RX_STATUS_3 0xA5013E7CUL

#define PMB_EDC_RX_CHECKSUM_STATUS_3_MASK            0x00000001UL
#define PMB_EDC_RX_CHECKSUM_STATUS_3_WIDTH           1
#define PMB_EDC_RX_CHECKSUM_STATUS_3_SHIFT           0
#define PMB_EDC_RX_CHECKSUM_STATUS_3_SIGNED          0

#define PMB_EDC_CHECKSUM_INFO_3_MASK                 0x00000002UL
#define PMB_EDC_CHECKSUM_INFO_3_WIDTH                1
#define PMB_EDC_CHECKSUM_INFO_3_SHIFT                1
#define PMB_EDC_CHECKSUM_INFO_3_SIGNED               0

#define PMB_EDC_RX_CHECKSUM_VALID_3_MASK             0x00000004UL
#define PMB_EDC_RX_CHECKSUM_VALID_3_WIDTH            1
#define PMB_EDC_RX_CHECKSUM_VALID_3_SHIFT            2
#define PMB_EDC_RX_CHECKSUM_VALID_3_SIGNED           0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG0_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG0_0     0x0E90
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG0_0 0xA5013E90UL

#define PMB_EDC_L3_HDR_CHECKSUM_0_MASK         0x0000FFFFUL
#define PMB_EDC_L3_HDR_CHECKSUM_0_WIDTH        16
#define PMB_EDC_L3_HDR_CHECKSUM_0_SHIFT        0
#define PMB_EDC_L3_HDR_CHECKSUM_0_SIGNED       0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG1_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG1_0     0x0E94
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG1_0 0xA5013E94UL

#define PMB_EDC_L4_HDR_CHECKSUM_0_MASK         0x0000FFFFUL
#define PMB_EDC_L4_HDR_CHECKSUM_0_WIDTH        16
#define PMB_EDC_L4_HDR_CHECKSUM_0_SHIFT        0
#define PMB_EDC_L4_HDR_CHECKSUM_0_SIGNED       0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG2_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG2_0     0x0E98
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG2_0 0xA5013E98UL

#define PMB_EDC_ETHERNET_TYPE_0_MASK           0x0000FFFFUL
#define PMB_EDC_ETHERNET_TYPE_0_WIDTH          16
#define PMB_EDC_ETHERNET_TYPE_0_SHIFT          0
#define PMB_EDC_ETHERNET_TYPE_0_SIGNED         0

#define PMB_EDC_L3_HDR_VERSION_0_MASK          0x000F0000UL
#define PMB_EDC_L3_HDR_VERSION_0_WIDTH         4
#define PMB_EDC_L3_HDR_VERSION_0_SHIFT         16
#define PMB_EDC_L3_HDR_VERSION_0_SIGNED        0

#define PMB_EDC_L3_HDR_LENGTH_0_MASK           0x00F00000UL
#define PMB_EDC_L3_HDR_LENGTH_0_WIDTH          4
#define PMB_EDC_L3_HDR_LENGTH_0_SHIFT          20
#define PMB_EDC_L3_HDR_LENGTH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG3_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG3_0     0x0E9C
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG3_0 0xA5013E9CUL

#define PMB_EDC_L3_HDR_TOTAL_LENGTH_0_MASK     0x0000FFFFUL
#define PMB_EDC_L3_HDR_TOTAL_LENGTH_0_WIDTH    16
#define PMB_EDC_L3_HDR_TOTAL_LENGTH_0_SHIFT    0
#define PMB_EDC_L3_HDR_TOTAL_LENGTH_0_SIGNED   0

#define PMB_EDC_L3_HDR_PROTOCOL_0_MASK         0x00FF0000UL
#define PMB_EDC_L3_HDR_PROTOCOL_0_WIDTH        8
#define PMB_EDC_L3_HDR_PROTOCOL_0_SHIFT        16
#define PMB_EDC_L3_HDR_PROTOCOL_0_SIGNED       0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG0_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG0_1     0x0EA0
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG0_1 0xA5013EA0UL

#define PMB_EDC_L3_HDR_CHECKSUM_1_MASK         0x0000FFFFUL
#define PMB_EDC_L3_HDR_CHECKSUM_1_WIDTH        16
#define PMB_EDC_L3_HDR_CHECKSUM_1_SHIFT        0
#define PMB_EDC_L3_HDR_CHECKSUM_1_SIGNED       0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG1_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG1_1     0x0EA4
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG1_1 0xA5013EA4UL

#define PMB_EDC_L4_HDR_CHECKSUM_1_MASK         0x0000FFFFUL
#define PMB_EDC_L4_HDR_CHECKSUM_1_WIDTH        16
#define PMB_EDC_L4_HDR_CHECKSUM_1_SHIFT        0
#define PMB_EDC_L4_HDR_CHECKSUM_1_SIGNED       0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG2_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG2_1     0x0EA8
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG2_1 0xA5013EA8UL

#define PMB_EDC_ETHERNET_TYPE_1_MASK           0x0000FFFFUL
#define PMB_EDC_ETHERNET_TYPE_1_WIDTH          16
#define PMB_EDC_ETHERNET_TYPE_1_SHIFT          0
#define PMB_EDC_ETHERNET_TYPE_1_SIGNED         0

#define PMB_EDC_L3_HDR_VERSION_1_MASK          0x000F0000UL
#define PMB_EDC_L3_HDR_VERSION_1_WIDTH         4
#define PMB_EDC_L3_HDR_VERSION_1_SHIFT         16
#define PMB_EDC_L3_HDR_VERSION_1_SIGNED        0

#define PMB_EDC_L3_HDR_LENGTH_1_MASK           0x00F00000UL
#define PMB_EDC_L3_HDR_LENGTH_1_WIDTH          4
#define PMB_EDC_L3_HDR_LENGTH_1_SHIFT          20
#define PMB_EDC_L3_HDR_LENGTH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG3_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG3_1     0x0EAC
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG3_1 0xA5013EACUL

#define PMB_EDC_L3_HDR_TOTAL_LENGTH_1_MASK     0x0000FFFFUL
#define PMB_EDC_L3_HDR_TOTAL_LENGTH_1_WIDTH    16
#define PMB_EDC_L3_HDR_TOTAL_LENGTH_1_SHIFT    0
#define PMB_EDC_L3_HDR_TOTAL_LENGTH_1_SIGNED   0

#define PMB_EDC_L3_HDR_PROTOCOL_1_MASK         0x00FF0000UL
#define PMB_EDC_L3_HDR_PROTOCOL_1_WIDTH        8
#define PMB_EDC_L3_HDR_PROTOCOL_1_SHIFT        16
#define PMB_EDC_L3_HDR_PROTOCOL_1_SIGNED       0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG0_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG0_2     0x0EB0
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG0_2 0xA5013EB0UL

#define PMB_EDC_L3_HDR_CHECKSUM_2_MASK         0x0000FFFFUL
#define PMB_EDC_L3_HDR_CHECKSUM_2_WIDTH        16
#define PMB_EDC_L3_HDR_CHECKSUM_2_SHIFT        0
#define PMB_EDC_L3_HDR_CHECKSUM_2_SIGNED       0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG1_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG1_2     0x0EB4
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG1_2 0xA5013EB4UL

#define PMB_EDC_L4_HDR_CHECKSUM_2_MASK         0x0000FFFFUL
#define PMB_EDC_L4_HDR_CHECKSUM_2_WIDTH        16
#define PMB_EDC_L4_HDR_CHECKSUM_2_SHIFT        0
#define PMB_EDC_L4_HDR_CHECKSUM_2_SIGNED       0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG2_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG2_2     0x0EB8
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG2_2 0xA5013EB8UL

#define PMB_EDC_ETHERNET_TYPE_2_MASK           0x0000FFFFUL
#define PMB_EDC_ETHERNET_TYPE_2_WIDTH          16
#define PMB_EDC_ETHERNET_TYPE_2_SHIFT          0
#define PMB_EDC_ETHERNET_TYPE_2_SIGNED         0

#define PMB_EDC_L3_HDR_VERSION_2_MASK          0x000F0000UL
#define PMB_EDC_L3_HDR_VERSION_2_WIDTH         4
#define PMB_EDC_L3_HDR_VERSION_2_SHIFT         16
#define PMB_EDC_L3_HDR_VERSION_2_SIGNED        0

#define PMB_EDC_L3_HDR_LENGTH_2_MASK           0x00F00000UL
#define PMB_EDC_L3_HDR_LENGTH_2_WIDTH          4
#define PMB_EDC_L3_HDR_LENGTH_2_SHIFT          20
#define PMB_EDC_L3_HDR_LENGTH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG3_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG3_2     0x0EBC
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG3_2 0xA5013EBCUL

#define PMB_EDC_L3_HDR_TOTAL_LENGTH_2_MASK     0x0000FFFFUL
#define PMB_EDC_L3_HDR_TOTAL_LENGTH_2_WIDTH    16
#define PMB_EDC_L3_HDR_TOTAL_LENGTH_2_SHIFT    0
#define PMB_EDC_L3_HDR_TOTAL_LENGTH_2_SIGNED   0

#define PMB_EDC_L3_HDR_PROTOCOL_2_MASK         0x00FF0000UL
#define PMB_EDC_L3_HDR_PROTOCOL_2_WIDTH        8
#define PMB_EDC_L3_HDR_PROTOCOL_2_SHIFT        16
#define PMB_EDC_L3_HDR_PROTOCOL_2_SIGNED       0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG0_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG0_3     0x0EC0
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG0_3 0xA5013EC0UL

#define PMB_EDC_L3_HDR_CHECKSUM_3_MASK         0x0000FFFFUL
#define PMB_EDC_L3_HDR_CHECKSUM_3_WIDTH        16
#define PMB_EDC_L3_HDR_CHECKSUM_3_SHIFT        0
#define PMB_EDC_L3_HDR_CHECKSUM_3_SIGNED       0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG1_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG1_3     0x0EC4
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG1_3 0xA5013EC4UL

#define PMB_EDC_L4_HDR_CHECKSUM_3_MASK         0x0000FFFFUL
#define PMB_EDC_L4_HDR_CHECKSUM_3_WIDTH        16
#define PMB_EDC_L4_HDR_CHECKSUM_3_SHIFT        0
#define PMB_EDC_L4_HDR_CHECKSUM_3_SIGNED       0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG2_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG2_3     0x0EC8
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG2_3 0xA5013EC8UL

#define PMB_EDC_ETHERNET_TYPE_3_MASK           0x0000FFFFUL
#define PMB_EDC_ETHERNET_TYPE_3_WIDTH          16
#define PMB_EDC_ETHERNET_TYPE_3_SHIFT          0
#define PMB_EDC_ETHERNET_TYPE_3_SIGNED         0

#define PMB_EDC_L3_HDR_VERSION_3_MASK          0x000F0000UL
#define PMB_EDC_L3_HDR_VERSION_3_WIDTH         4
#define PMB_EDC_L3_HDR_VERSION_3_SHIFT         16
#define PMB_EDC_L3_HDR_VERSION_3_SIGNED        0

#define PMB_EDC_L3_HDR_LENGTH_3_MASK           0x00F00000UL
#define PMB_EDC_L3_HDR_LENGTH_3_WIDTH          4
#define PMB_EDC_L3_HDR_LENGTH_3_SHIFT          20
#define PMB_EDC_L3_HDR_LENGTH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DEBUG3_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DEBUG3_3     0x0ECC
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DEBUG3_3 0xA5013ECCUL

#define PMB_EDC_L3_HDR_TOTAL_LENGTH_3_MASK     0x0000FFFFUL
#define PMB_EDC_L3_HDR_TOTAL_LENGTH_3_WIDTH    16
#define PMB_EDC_L3_HDR_TOTAL_LENGTH_3_SHIFT    0
#define PMB_EDC_L3_HDR_TOTAL_LENGTH_3_SIGNED   0

#define PMB_EDC_L3_HDR_PROTOCOL_3_MASK         0x00FF0000UL
#define PMB_EDC_L3_HDR_PROTOCOL_3_WIDTH        8
#define PMB_EDC_L3_HDR_PROTOCOL_3_SHIFT        16
#define PMB_EDC_L3_HDR_PROTOCOL_3_SIGNED       0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_LSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_LSH_0     0x0F00
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_LSH_0 0xA5013F00UL

#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_MSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_MSH_0     0x0F04
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_MSH_0 0xA5013F04UL

#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_LSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_LSH_0     0x0F08
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_LSH_0 0xA5013F08UL

#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_MSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_MSH_0     0x0F0C
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_MSH_0 0xA5013F0CUL

#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_LSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_LSH_0     0x0F10
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_LSH_0 0xA5013F10UL

#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_MSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_MSH_0     0x0F14
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_MSH_0 0xA5013F14UL

#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_LSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_LSH_0     0x0F18
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_LSH_0 0xA5013F18UL

#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_MSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_MSH_0     0x0F1C
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_MSH_0 0xA5013F1CUL

#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR0_LSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_LSH_0     0x0F20
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_LSH_0 0xA5013F20UL

#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR0_MSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_MSH_0     0x0F24
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_MSH_0 0xA5013F24UL

#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR1_LSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_LSH_0     0x0F28
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_LSH_0 0xA5013F28UL

#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR1_MSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_MSH_0     0x0F2C
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_MSH_0 0xA5013F2CUL

#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR2_LSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_LSH_0     0x0F30
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_LSH_0 0xA5013F30UL

#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR2_MSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_MSH_0     0x0F34
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_MSH_0 0xA5013F34UL

#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR3_LSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_LSH_0     0x0F38
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_LSH_0 0xA5013F38UL

#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR3_MSH_0 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_MSH_0     0x0F3C
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_MSH_0 0xA5013F3CUL

#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_0_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_0_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_0_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_0_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_LSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_LSH_1     0x0F40
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_LSH_1 0xA5013F40UL

#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_MSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_MSH_1     0x0F44
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_MSH_1 0xA5013F44UL

#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_LSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_LSH_1     0x0F48
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_LSH_1 0xA5013F48UL

#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_MSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_MSH_1     0x0F4C
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_MSH_1 0xA5013F4CUL

#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_LSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_LSH_1     0x0F50
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_LSH_1 0xA5013F50UL

#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_MSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_MSH_1     0x0F54
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_MSH_1 0xA5013F54UL

#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_LSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_LSH_1     0x0F58
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_LSH_1 0xA5013F58UL

#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_MSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_MSH_1     0x0F5C
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_MSH_1 0xA5013F5CUL

#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR0_LSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_LSH_1     0x0F60
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_LSH_1 0xA5013F60UL

#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR0_MSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_MSH_1     0x0F64
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_MSH_1 0xA5013F64UL

#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR1_LSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_LSH_1     0x0F68
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_LSH_1 0xA5013F68UL

#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR1_MSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_MSH_1     0x0F6C
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_MSH_1 0xA5013F6CUL

#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR2_LSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_LSH_1     0x0F70
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_LSH_1 0xA5013F70UL

#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR2_MSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_MSH_1     0x0F74
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_MSH_1 0xA5013F74UL

#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR3_LSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_LSH_1     0x0F78
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_LSH_1 0xA5013F78UL

#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR3_MSH_1 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_MSH_1     0x0F7C
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_MSH_1 0xA5013F7CUL

#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_1_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_1_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_1_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_1_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_LSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_LSH_2     0x0F80
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_LSH_2 0xA5013F80UL

#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_MSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_MSH_2     0x0F84
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_MSH_2 0xA5013F84UL

#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_LSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_LSH_2     0x0F88
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_LSH_2 0xA5013F88UL

#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_MSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_MSH_2     0x0F8C
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_MSH_2 0xA5013F8CUL

#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_LSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_LSH_2     0x0F90
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_LSH_2 0xA5013F90UL

#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_MSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_MSH_2     0x0F94
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_MSH_2 0xA5013F94UL

#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_LSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_LSH_2     0x0F98
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_LSH_2 0xA5013F98UL

#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_MSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_MSH_2     0x0F9C
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_MSH_2 0xA5013F9CUL

#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR0_LSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_LSH_2     0x0FA0
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_LSH_2 0xA5013FA0UL

#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR0_MSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_MSH_2     0x0FA4
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_MSH_2 0xA5013FA4UL

#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR1_LSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_LSH_2     0x0FA8
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_LSH_2 0xA5013FA8UL

#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR1_MSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_MSH_2     0x0FAC
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_MSH_2 0xA5013FACUL

#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR2_LSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_LSH_2     0x0FB0
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_LSH_2 0xA5013FB0UL

#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR2_MSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_MSH_2     0x0FB4
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_MSH_2 0xA5013FB4UL

#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR3_LSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_LSH_2     0x0FB8
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_LSH_2 0xA5013FB8UL

#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR3_MSH_2 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_MSH_2     0x0FBC
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_MSH_2 0xA5013FBCUL

#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_2_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_2_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_2_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_2_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_LSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_LSH_3     0x0FC0
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_LSH_3 0xA5013FC0UL

#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR0_LSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_MSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_MSH_3     0x0FC4
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR0_MSH_3 0xA5013FC4UL

#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR0_MSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_LSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_LSH_3     0x0FC8
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_LSH_3 0xA5013FC8UL

#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR1_LSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_MSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_MSH_3     0x0FCC
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR1_MSH_3 0xA5013FCCUL

#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR1_MSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_LSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_LSH_3     0x0FD0
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_LSH_3 0xA5013FD0UL

#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR2_LSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_MSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_MSH_3     0x0FD4
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR2_MSH_3 0xA5013FD4UL

#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR2_MSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_LSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_LSH_3     0x0FD8
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_LSH_3 0xA5013FD8UL

#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR3_LSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_MSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_MSH_3     0x0FDC
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_SRC_ADDR3_MSH_3 0xA5013FDCUL

#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_SRC_ADDR3_MSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR0_LSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_LSH_3     0x0FE0
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_LSH_3 0xA5013FE0UL

#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR0_LSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR0_MSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_MSH_3     0x0FE4
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR0_MSH_3 0xA5013FE4UL

#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR0_MSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR1_LSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_LSH_3     0x0FE8
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_LSH_3 0xA5013FE8UL

#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR1_LSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR1_MSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_MSH_3     0x0FEC
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR1_MSH_3 0xA5013FECUL

#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR1_MSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR2_LSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_LSH_3     0x0FF0
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_LSH_3 0xA5013FF0UL

#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR2_LSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR2_MSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_MSH_3     0x0FF4
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR2_MSH_3 0xA5013FF4UL

#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR2_MSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR3_LSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_LSH_3     0x0FF8
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_LSH_3 0xA5013FF8UL

#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR3_LSH_3_SIGNED         0

/* Register EDC_PERIP_L4_CHECKSUM_DST_ADDR3_MSH_3 (PMR_EDC) */
#define PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_MSH_3     0x0FFC
#define ABS_PMB_EDC_PERIP_L4_CHECKSUM_DST_ADDR3_MSH_3 0xA5013FFCUL

#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_3_MASK           0x0000FFFFUL
#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_3_WIDTH          16
#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_3_SHIFT          0
#define PMB_EDC_L3_HDR_DST_ADDR3_MSH_3_SIGNED         0

/* Register UCC_EFS_FLAG_STATE_K_0 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_0             0x0000
#define ABS_PMB_EFS_FLAG_STATE_K_0         0xA5014000UL

#define PMB_EFS_FLAG_STATE_K_15_0_0_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_0_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_0_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_0_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_1 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_1             0x0004
#define ABS_PMB_EFS_FLAG_STATE_K_1         0xA5014004UL

#define PMB_EFS_FLAG_STATE_K_15_0_1_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_1_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_1_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_1_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_2 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_2             0x0008
#define ABS_PMB_EFS_FLAG_STATE_K_2         0xA5014008UL

#define PMB_EFS_FLAG_STATE_K_15_0_2_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_2_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_2_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_2_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_3 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_3             0x000C
#define ABS_PMB_EFS_FLAG_STATE_K_3         0xA501400CUL

#define PMB_EFS_FLAG_STATE_K_15_0_3_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_3_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_3_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_3_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_4 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_4             0x0010
#define ABS_PMB_EFS_FLAG_STATE_K_4         0xA5014010UL

#define PMB_EFS_FLAG_STATE_K_15_0_4_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_4_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_4_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_4_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_5 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_5             0x0014
#define ABS_PMB_EFS_FLAG_STATE_K_5         0xA5014014UL

#define PMB_EFS_FLAG_STATE_K_15_0_5_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_5_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_5_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_5_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_6 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_6             0x0018
#define ABS_PMB_EFS_FLAG_STATE_K_6         0xA5014018UL

#define PMB_EFS_FLAG_STATE_K_15_0_6_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_6_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_6_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_6_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_7 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_7             0x001C
#define ABS_PMB_EFS_FLAG_STATE_K_7         0xA501401CUL

#define PMB_EFS_FLAG_STATE_K_15_0_7_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_7_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_7_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_7_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_8 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_8             0x0020
#define ABS_PMB_EFS_FLAG_STATE_K_8         0xA5014020UL

#define PMB_EFS_FLAG_STATE_K_15_0_8_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_8_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_8_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_8_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_9 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_9             0x0024
#define ABS_PMB_EFS_FLAG_STATE_K_9         0xA5014024UL

#define PMB_EFS_FLAG_STATE_K_15_0_9_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_9_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_9_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_9_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_10 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_10             0x0028
#define ABS_PMB_EFS_FLAG_STATE_K_10         0xA5014028UL

#define PMB_EFS_FLAG_STATE_K_15_0_10_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_10_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_10_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_10_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_11 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_11             0x002C
#define ABS_PMB_EFS_FLAG_STATE_K_11         0xA501402CUL

#define PMB_EFS_FLAG_STATE_K_15_0_11_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_11_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_11_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_11_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_12 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_12             0x0030
#define ABS_PMB_EFS_FLAG_STATE_K_12         0xA5014030UL

#define PMB_EFS_FLAG_STATE_K_15_0_12_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_12_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_12_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_12_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_13 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_13             0x0034
#define ABS_PMB_EFS_FLAG_STATE_K_13         0xA5014034UL

#define PMB_EFS_FLAG_STATE_K_15_0_13_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_13_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_13_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_13_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_14 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_14             0x0038
#define ABS_PMB_EFS_FLAG_STATE_K_14         0xA5014038UL

#define PMB_EFS_FLAG_STATE_K_15_0_14_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_14_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_14_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_14_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_15 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_15             0x003C
#define ABS_PMB_EFS_FLAG_STATE_K_15         0xA501403CUL

#define PMB_EFS_FLAG_STATE_K_15_0_15_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_15_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_15_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_15_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_16 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_16             0x0040
#define ABS_PMB_EFS_FLAG_STATE_K_16         0xA5014040UL

#define PMB_EFS_FLAG_STATE_K_15_0_16_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_16_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_16_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_16_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_17 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_17             0x0044
#define ABS_PMB_EFS_FLAG_STATE_K_17         0xA5014044UL

#define PMB_EFS_FLAG_STATE_K_15_0_17_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_17_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_17_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_17_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_18 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_18             0x0048
#define ABS_PMB_EFS_FLAG_STATE_K_18         0xA5014048UL

#define PMB_EFS_FLAG_STATE_K_15_0_18_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_18_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_18_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_18_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_19 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_19             0x004C
#define ABS_PMB_EFS_FLAG_STATE_K_19         0xA501404CUL

#define PMB_EFS_FLAG_STATE_K_15_0_19_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_19_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_19_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_19_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_20 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_20             0x0050
#define ABS_PMB_EFS_FLAG_STATE_K_20         0xA5014050UL

#define PMB_EFS_FLAG_STATE_K_15_0_20_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_20_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_20_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_20_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_21 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_21             0x0054
#define ABS_PMB_EFS_FLAG_STATE_K_21         0xA5014054UL

#define PMB_EFS_FLAG_STATE_K_15_0_21_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_21_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_21_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_21_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_22 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_22             0x0058
#define ABS_PMB_EFS_FLAG_STATE_K_22         0xA5014058UL

#define PMB_EFS_FLAG_STATE_K_15_0_22_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_22_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_22_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_22_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_23 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_23             0x005C
#define ABS_PMB_EFS_FLAG_STATE_K_23         0xA501405CUL

#define PMB_EFS_FLAG_STATE_K_15_0_23_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_23_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_23_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_23_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_24 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_24             0x0060
#define ABS_PMB_EFS_FLAG_STATE_K_24         0xA5014060UL

#define PMB_EFS_FLAG_STATE_K_15_0_24_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_24_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_24_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_24_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_25 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_25             0x0064
#define ABS_PMB_EFS_FLAG_STATE_K_25         0xA5014064UL

#define PMB_EFS_FLAG_STATE_K_15_0_25_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_25_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_25_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_25_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_26 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_26             0x0068
#define ABS_PMB_EFS_FLAG_STATE_K_26         0xA5014068UL

#define PMB_EFS_FLAG_STATE_K_15_0_26_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_26_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_26_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_26_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_27 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_27             0x006C
#define ABS_PMB_EFS_FLAG_STATE_K_27         0xA501406CUL

#define PMB_EFS_FLAG_STATE_K_15_0_27_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_27_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_27_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_27_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_28 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_28             0x0070
#define ABS_PMB_EFS_FLAG_STATE_K_28         0xA5014070UL

#define PMB_EFS_FLAG_STATE_K_15_0_28_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_28_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_28_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_28_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_29 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_29             0x0074
#define ABS_PMB_EFS_FLAG_STATE_K_29         0xA5014074UL

#define PMB_EFS_FLAG_STATE_K_15_0_29_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_29_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_29_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_29_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_30 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_30             0x0078
#define ABS_PMB_EFS_FLAG_STATE_K_30         0xA5014078UL

#define PMB_EFS_FLAG_STATE_K_15_0_30_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_30_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_30_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_30_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_31 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_31             0x007C
#define ABS_PMB_EFS_FLAG_STATE_K_31         0xA501407CUL

#define PMB_EFS_FLAG_STATE_K_15_0_31_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_31_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_31_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_31_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_32 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_32             0x0080
#define ABS_PMB_EFS_FLAG_STATE_K_32         0xA5014080UL

#define PMB_EFS_FLAG_STATE_K_15_0_32_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_32_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_32_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_32_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_33 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_33             0x0084
#define ABS_PMB_EFS_FLAG_STATE_K_33         0xA5014084UL

#define PMB_EFS_FLAG_STATE_K_15_0_33_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_33_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_33_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_33_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_34 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_34             0x0088
#define ABS_PMB_EFS_FLAG_STATE_K_34         0xA5014088UL

#define PMB_EFS_FLAG_STATE_K_15_0_34_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_34_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_34_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_34_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_35 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_35             0x008C
#define ABS_PMB_EFS_FLAG_STATE_K_35         0xA501408CUL

#define PMB_EFS_FLAG_STATE_K_15_0_35_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_35_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_35_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_35_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_36 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_36             0x0090
#define ABS_PMB_EFS_FLAG_STATE_K_36         0xA5014090UL

#define PMB_EFS_FLAG_STATE_K_15_0_36_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_36_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_36_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_36_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_37 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_37             0x0094
#define ABS_PMB_EFS_FLAG_STATE_K_37         0xA5014094UL

#define PMB_EFS_FLAG_STATE_K_15_0_37_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_37_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_37_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_37_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_38 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_38             0x0098
#define ABS_PMB_EFS_FLAG_STATE_K_38         0xA5014098UL

#define PMB_EFS_FLAG_STATE_K_15_0_38_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_38_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_38_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_38_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_39 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_39             0x009C
#define ABS_PMB_EFS_FLAG_STATE_K_39         0xA501409CUL

#define PMB_EFS_FLAG_STATE_K_15_0_39_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_39_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_39_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_39_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_40 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_40             0x00A0
#define ABS_PMB_EFS_FLAG_STATE_K_40         0xA50140A0UL

#define PMB_EFS_FLAG_STATE_K_15_0_40_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_40_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_40_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_40_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_41 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_41             0x00A4
#define ABS_PMB_EFS_FLAG_STATE_K_41         0xA50140A4UL

#define PMB_EFS_FLAG_STATE_K_15_0_41_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_41_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_41_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_41_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_42 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_42             0x00A8
#define ABS_PMB_EFS_FLAG_STATE_K_42         0xA50140A8UL

#define PMB_EFS_FLAG_STATE_K_15_0_42_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_42_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_42_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_42_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_43 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_43             0x00AC
#define ABS_PMB_EFS_FLAG_STATE_K_43         0xA50140ACUL

#define PMB_EFS_FLAG_STATE_K_15_0_43_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_43_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_43_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_43_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_44 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_44             0x00B0
#define ABS_PMB_EFS_FLAG_STATE_K_44         0xA50140B0UL

#define PMB_EFS_FLAG_STATE_K_15_0_44_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_44_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_44_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_44_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_45 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_45             0x00B4
#define ABS_PMB_EFS_FLAG_STATE_K_45         0xA50140B4UL

#define PMB_EFS_FLAG_STATE_K_15_0_45_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_45_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_45_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_45_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_46 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_46             0x00B8
#define ABS_PMB_EFS_FLAG_STATE_K_46         0xA50140B8UL

#define PMB_EFS_FLAG_STATE_K_15_0_46_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_46_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_46_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_46_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_47 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_47             0x00BC
#define ABS_PMB_EFS_FLAG_STATE_K_47         0xA50140BCUL

#define PMB_EFS_FLAG_STATE_K_15_0_47_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_47_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_47_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_47_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_48 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_48             0x00C0
#define ABS_PMB_EFS_FLAG_STATE_K_48         0xA50140C0UL

#define PMB_EFS_FLAG_STATE_K_15_0_48_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_48_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_48_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_48_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_49 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_49             0x00C4
#define ABS_PMB_EFS_FLAG_STATE_K_49         0xA50140C4UL

#define PMB_EFS_FLAG_STATE_K_15_0_49_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_49_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_49_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_49_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_50 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_50             0x00C8
#define ABS_PMB_EFS_FLAG_STATE_K_50         0xA50140C8UL

#define PMB_EFS_FLAG_STATE_K_15_0_50_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_50_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_50_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_50_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_51 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_51             0x00CC
#define ABS_PMB_EFS_FLAG_STATE_K_51         0xA50140CCUL

#define PMB_EFS_FLAG_STATE_K_15_0_51_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_51_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_51_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_51_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_52 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_52             0x00D0
#define ABS_PMB_EFS_FLAG_STATE_K_52         0xA50140D0UL

#define PMB_EFS_FLAG_STATE_K_15_0_52_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_52_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_52_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_52_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_53 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_53             0x00D4
#define ABS_PMB_EFS_FLAG_STATE_K_53         0xA50140D4UL

#define PMB_EFS_FLAG_STATE_K_15_0_53_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_53_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_53_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_53_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_54 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_54             0x00D8
#define ABS_PMB_EFS_FLAG_STATE_K_54         0xA50140D8UL

#define PMB_EFS_FLAG_STATE_K_15_0_54_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_54_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_54_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_54_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_55 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_55             0x00DC
#define ABS_PMB_EFS_FLAG_STATE_K_55         0xA50140DCUL

#define PMB_EFS_FLAG_STATE_K_15_0_55_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_55_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_55_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_55_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_56 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_56             0x00E0
#define ABS_PMB_EFS_FLAG_STATE_K_56         0xA50140E0UL

#define PMB_EFS_FLAG_STATE_K_15_0_56_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_56_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_56_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_56_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_57 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_57             0x00E4
#define ABS_PMB_EFS_FLAG_STATE_K_57         0xA50140E4UL

#define PMB_EFS_FLAG_STATE_K_15_0_57_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_57_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_57_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_57_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_58 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_58             0x00E8
#define ABS_PMB_EFS_FLAG_STATE_K_58         0xA50140E8UL

#define PMB_EFS_FLAG_STATE_K_15_0_58_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_58_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_58_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_58_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_59 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_59             0x00EC
#define ABS_PMB_EFS_FLAG_STATE_K_59         0xA50140ECUL

#define PMB_EFS_FLAG_STATE_K_15_0_59_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_59_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_59_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_59_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_60 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_60             0x00F0
#define ABS_PMB_EFS_FLAG_STATE_K_60         0xA50140F0UL

#define PMB_EFS_FLAG_STATE_K_15_0_60_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_60_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_60_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_60_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_61 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_61             0x00F4
#define ABS_PMB_EFS_FLAG_STATE_K_61         0xA50140F4UL

#define PMB_EFS_FLAG_STATE_K_15_0_61_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_61_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_61_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_61_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_62 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_62             0x00F8
#define ABS_PMB_EFS_FLAG_STATE_K_62         0xA50140F8UL

#define PMB_EFS_FLAG_STATE_K_15_0_62_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_62_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_62_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_62_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_63 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_63             0x00FC
#define ABS_PMB_EFS_FLAG_STATE_K_63         0xA50140FCUL

#define PMB_EFS_FLAG_STATE_K_15_0_63_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_63_WIDTH  16
#define PMB_EFS_FLAG_STATE_K_15_0_63_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_63_SIGNED 0

/* Register UCC_EFS_CFG_QUEUE_OR_GP_0 (PMR_UCC_EFS) */
#define PMB_EFS_CFG_QUEUE_OR_GP_0        0x0100
#define ABS_PMB_EFS_CFG_QUEUE_OR_GP_0    0xA5014100UL

#define PMB_EFS_CFG_QUEUE_OR_GP_0_MASK   0x00FFFFFFUL
#define PMB_EFS_CFG_QUEUE_OR_GP_0_WIDTH  24
#define PMB_EFS_CFG_QUEUE_OR_GP_0_SHIFT  0
#define PMB_EFS_CFG_QUEUE_OR_GP_0_SIGNED 0

/* Register UCC_EFS_CFG_QUEUE_OR_GP_1 (PMR_UCC_EFS) */
#define PMB_EFS_CFG_QUEUE_OR_GP_1        0x0104
#define ABS_PMB_EFS_CFG_QUEUE_OR_GP_1    0xA5014104UL

#define PMB_EFS_CFG_QUEUE_OR_GP_1_MASK   0x00FFFFFFUL
#define PMB_EFS_CFG_QUEUE_OR_GP_1_WIDTH  24
#define PMB_EFS_CFG_QUEUE_OR_GP_1_SHIFT  0
#define PMB_EFS_CFG_QUEUE_OR_GP_1_SIGNED 0

/* Register UCC_EFS_CFG_QUEUE_OR_GP_2 (PMR_UCC_EFS) */
#define PMB_EFS_CFG_QUEUE_OR_GP_2        0x0108
#define ABS_PMB_EFS_CFG_QUEUE_OR_GP_2    0xA5014108UL

#define PMB_EFS_CFG_QUEUE_OR_GP_2_MASK   0x00FFFFFFUL
#define PMB_EFS_CFG_QUEUE_OR_GP_2_WIDTH  24
#define PMB_EFS_CFG_QUEUE_OR_GP_2_SHIFT  0
#define PMB_EFS_CFG_QUEUE_OR_GP_2_SIGNED 0

/* Register UCC_EFS_CFG_QUEUE_OR_GP_3 (PMR_UCC_EFS) */
#define PMB_EFS_CFG_QUEUE_OR_GP_3        0x010C
#define ABS_PMB_EFS_CFG_QUEUE_OR_GP_3    0xA501410CUL

#define PMB_EFS_CFG_QUEUE_OR_GP_3_MASK   0x00FFFFFFUL
#define PMB_EFS_CFG_QUEUE_OR_GP_3_WIDTH  24
#define PMB_EFS_CFG_QUEUE_OR_GP_3_SHIFT  0
#define PMB_EFS_CFG_QUEUE_OR_GP_3_SIGNED 0

/* Register UCC_EFS_CFG_QUEUE_OR_GP_4 (PMR_UCC_EFS) */
#define PMB_EFS_CFG_QUEUE_OR_GP_4        0x0110
#define ABS_PMB_EFS_CFG_QUEUE_OR_GP_4    0xA5014110UL

#define PMB_EFS_CFG_QUEUE_OR_GP_4_MASK   0x00FFFFFFUL
#define PMB_EFS_CFG_QUEUE_OR_GP_4_WIDTH  24
#define PMB_EFS_CFG_QUEUE_OR_GP_4_SHIFT  0
#define PMB_EFS_CFG_QUEUE_OR_GP_4_SIGNED 0

/* Register UCC_EFS_CFG_QUEUE_OR_GP_5 (PMR_UCC_EFS) */
#define PMB_EFS_CFG_QUEUE_OR_GP_5        0x0114
#define ABS_PMB_EFS_CFG_QUEUE_OR_GP_5    0xA5014114UL

#define PMB_EFS_CFG_QUEUE_OR_GP_5_MASK   0x00FFFFFFUL
#define PMB_EFS_CFG_QUEUE_OR_GP_5_WIDTH  24
#define PMB_EFS_CFG_QUEUE_OR_GP_5_SHIFT  0
#define PMB_EFS_CFG_QUEUE_OR_GP_5_SIGNED 0

/* Register UCC_EFS_CFG_QUEUE_OR_GP_6 (PMR_UCC_EFS) */
#define PMB_EFS_CFG_QUEUE_OR_GP_6        0x0118
#define ABS_PMB_EFS_CFG_QUEUE_OR_GP_6    0xA5014118UL

#define PMB_EFS_CFG_QUEUE_OR_GP_6_MASK   0x00FFFFFFUL
#define PMB_EFS_CFG_QUEUE_OR_GP_6_WIDTH  24
#define PMB_EFS_CFG_QUEUE_OR_GP_6_SHIFT  0
#define PMB_EFS_CFG_QUEUE_OR_GP_6_SIGNED 0

/* Register UCC_EFS_CFG_QUEUE_OR_GP_7 (PMR_UCC_EFS) */
#define PMB_EFS_CFG_QUEUE_OR_GP_7        0x011C
#define ABS_PMB_EFS_CFG_QUEUE_OR_GP_7    0xA501411CUL

#define PMB_EFS_CFG_QUEUE_OR_GP_7_MASK   0x00FFFFFFUL
#define PMB_EFS_CFG_QUEUE_OR_GP_7_WIDTH  24
#define PMB_EFS_CFG_QUEUE_OR_GP_7_SHIFT  0
#define PMB_EFS_CFG_QUEUE_OR_GP_7_SIGNED 0

/* Register UCC_EFS_CFG_QUEUE_OR_GP_8 (PMR_UCC_EFS) */
#define PMB_EFS_CFG_QUEUE_OR_GP_8        0x0120
#define ABS_PMB_EFS_CFG_QUEUE_OR_GP_8    0xA5014120UL

#define PMB_EFS_CFG_QUEUE_OR_GP_8_MASK   0x00FFFFFFUL
#define PMB_EFS_CFG_QUEUE_OR_GP_8_WIDTH  24
#define PMB_EFS_CFG_QUEUE_OR_GP_8_SHIFT  0
#define PMB_EFS_CFG_QUEUE_OR_GP_8_SIGNED 0

/* Register UCC_EFS_CFG_QUEUE_OR_GP_9 (PMR_UCC_EFS) */
#define PMB_EFS_CFG_QUEUE_OR_GP_9        0x0124
#define ABS_PMB_EFS_CFG_QUEUE_OR_GP_9    0xA5014124UL

#define PMB_EFS_CFG_QUEUE_OR_GP_9_MASK   0x00FFFFFFUL
#define PMB_EFS_CFG_QUEUE_OR_GP_9_WIDTH  24
#define PMB_EFS_CFG_QUEUE_OR_GP_9_SHIFT  0
#define PMB_EFS_CFG_QUEUE_OR_GP_9_SIGNED 0

/* Register UCC_EFS_CFG_QUEUE_OR_GP_10 (PMR_UCC_EFS) */
#define PMB_EFS_CFG_QUEUE_OR_GP_10        0x0128
#define ABS_PMB_EFS_CFG_QUEUE_OR_GP_10    0xA5014128UL

#define PMB_EFS_CFG_QUEUE_OR_GP_10_MASK   0x00FFFFFFUL
#define PMB_EFS_CFG_QUEUE_OR_GP_10_WIDTH  24
#define PMB_EFS_CFG_QUEUE_OR_GP_10_SHIFT  0
#define PMB_EFS_CFG_QUEUE_OR_GP_10_SIGNED 0

/* Register UCC_EFS_GP_NUM_ACTIVE_SEL (PMR_UCC_EFS) */
#define PMB_EFS_GP_NUM_ACTIVE_SEL        0x012C
#define ABS_PMB_EFS_GP_NUM_ACTIVE_SEL    0xA501412CUL

#define PMB_EFS_GP_NUM_ACTIVE_SEL_MASK   0x0000001FUL
#define PMB_EFS_GP_NUM_ACTIVE_SEL_WIDTH  5
#define PMB_EFS_GP_NUM_ACTIVE_SEL_SHIFT  0
#define PMB_EFS_GP_NUM_ACTIVE_SEL_SIGNED 0

/* Register UCC_EFS_PERIP_CFG_EF_0 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_0        0x0140
#define ABS_PMB_EFS_PERIP_CFG_EF_0    0xA5014140UL

#define PMB_EFS_CFG_EF_AND_0_0_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_0_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_0_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_0_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_0_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_0_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_0_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_0_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_0_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_0_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_0_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_0_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_0_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_0_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_0_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_0_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_0_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_0_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_0_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_0_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_0_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_0_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_0_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_0_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_0_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_0_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_0_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_0_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_0_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_0_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_0_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_0_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_0_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_0_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_0_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_0_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_0_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_0_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_0_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_0_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_0_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_0_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_0_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_0_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_0_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_0_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_0_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_0_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_1 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_1        0x0144
#define ABS_PMB_EFS_PERIP_CFG_EF_1    0xA5014144UL

#define PMB_EFS_CFG_EF_AND_0_1_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_1_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_1_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_1_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_1_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_1_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_1_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_1_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_1_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_1_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_1_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_1_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_1_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_1_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_1_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_1_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_1_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_1_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_1_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_1_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_1_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_1_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_1_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_1_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_1_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_1_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_1_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_1_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_1_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_1_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_1_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_1_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_1_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_1_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_1_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_1_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_1_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_1_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_1_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_1_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_1_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_1_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_1_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_1_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_1_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_1_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_1_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_1_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_2 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_2        0x0148
#define ABS_PMB_EFS_PERIP_CFG_EF_2    0xA5014148UL

#define PMB_EFS_CFG_EF_AND_0_2_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_2_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_2_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_2_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_2_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_2_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_2_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_2_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_2_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_2_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_2_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_2_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_2_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_2_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_2_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_2_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_2_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_2_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_2_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_2_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_2_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_2_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_2_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_2_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_2_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_2_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_2_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_2_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_2_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_2_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_2_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_2_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_2_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_2_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_2_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_2_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_2_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_2_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_2_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_2_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_2_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_2_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_2_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_2_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_2_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_2_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_2_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_2_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_3 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_3        0x014C
#define ABS_PMB_EFS_PERIP_CFG_EF_3    0xA501414CUL

#define PMB_EFS_CFG_EF_AND_0_3_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_3_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_3_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_3_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_3_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_3_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_3_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_3_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_3_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_3_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_3_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_3_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_3_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_3_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_3_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_3_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_3_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_3_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_3_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_3_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_3_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_3_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_3_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_3_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_3_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_3_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_3_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_3_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_3_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_3_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_3_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_3_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_3_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_3_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_3_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_3_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_3_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_3_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_3_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_3_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_3_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_3_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_3_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_3_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_3_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_3_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_3_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_3_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_4 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_4        0x0150
#define ABS_PMB_EFS_PERIP_CFG_EF_4    0xA5014150UL

#define PMB_EFS_CFG_EF_AND_0_4_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_4_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_4_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_4_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_4_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_4_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_4_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_4_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_4_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_4_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_4_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_4_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_4_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_4_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_4_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_4_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_4_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_4_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_4_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_4_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_4_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_4_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_4_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_4_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_4_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_4_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_4_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_4_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_4_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_4_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_4_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_4_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_4_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_4_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_4_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_4_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_4_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_4_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_4_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_4_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_4_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_4_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_4_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_4_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_4_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_4_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_4_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_4_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_5 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_5        0x0154
#define ABS_PMB_EFS_PERIP_CFG_EF_5    0xA5014154UL

#define PMB_EFS_CFG_EF_AND_0_5_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_5_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_5_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_5_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_5_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_5_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_5_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_5_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_5_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_5_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_5_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_5_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_5_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_5_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_5_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_5_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_5_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_5_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_5_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_5_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_5_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_5_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_5_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_5_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_5_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_5_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_5_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_5_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_5_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_5_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_5_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_5_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_5_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_5_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_5_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_5_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_5_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_5_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_5_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_5_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_5_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_5_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_5_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_5_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_5_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_5_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_5_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_5_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_6 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_6        0x0158
#define ABS_PMB_EFS_PERIP_CFG_EF_6    0xA5014158UL

#define PMB_EFS_CFG_EF_AND_0_6_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_6_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_6_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_6_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_6_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_6_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_6_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_6_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_6_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_6_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_6_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_6_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_6_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_6_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_6_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_6_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_6_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_6_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_6_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_6_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_6_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_6_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_6_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_6_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_6_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_6_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_6_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_6_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_6_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_6_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_6_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_6_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_6_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_6_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_6_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_6_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_6_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_6_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_6_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_6_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_6_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_6_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_6_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_6_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_6_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_6_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_6_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_6_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_7 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_7        0x015C
#define ABS_PMB_EFS_PERIP_CFG_EF_7    0xA501415CUL

#define PMB_EFS_CFG_EF_AND_0_7_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_7_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_7_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_7_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_7_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_7_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_7_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_7_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_7_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_7_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_7_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_7_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_7_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_7_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_7_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_7_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_7_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_7_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_7_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_7_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_7_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_7_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_7_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_7_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_7_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_7_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_7_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_7_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_7_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_7_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_7_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_7_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_7_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_7_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_7_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_7_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_7_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_7_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_7_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_7_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_7_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_7_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_7_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_7_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_7_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_7_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_7_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_7_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_8 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_8        0x0160
#define ABS_PMB_EFS_PERIP_CFG_EF_8    0xA5014160UL

#define PMB_EFS_CFG_EF_AND_0_8_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_8_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_8_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_8_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_8_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_8_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_8_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_8_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_8_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_8_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_8_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_8_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_8_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_8_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_8_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_8_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_8_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_8_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_8_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_8_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_8_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_8_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_8_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_8_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_8_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_8_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_8_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_8_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_8_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_8_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_8_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_8_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_8_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_8_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_8_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_8_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_8_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_8_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_8_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_8_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_8_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_8_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_8_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_8_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_8_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_8_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_8_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_8_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_9 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_9        0x0164
#define ABS_PMB_EFS_PERIP_CFG_EF_9    0xA5014164UL

#define PMB_EFS_CFG_EF_AND_0_9_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_9_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_9_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_9_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_9_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_9_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_9_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_9_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_9_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_9_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_9_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_9_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_9_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_9_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_9_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_9_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_9_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_9_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_9_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_9_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_9_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_9_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_9_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_9_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_9_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_9_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_9_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_9_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_9_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_9_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_9_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_9_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_9_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_9_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_9_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_9_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_9_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_9_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_9_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_9_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_9_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_9_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_9_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_9_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_9_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_9_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_9_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_9_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_10 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_10        0x0168
#define ABS_PMB_EFS_PERIP_CFG_EF_10    0xA5014168UL

#define PMB_EFS_CFG_EF_AND_0_10_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_10_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_10_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_10_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_10_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_10_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_10_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_10_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_10_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_10_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_10_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_10_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_10_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_10_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_10_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_10_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_10_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_10_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_10_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_10_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_10_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_10_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_10_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_10_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_10_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_10_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_10_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_10_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_10_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_10_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_10_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_10_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_10_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_10_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_10_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_10_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_10_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_10_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_10_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_10_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_10_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_10_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_10_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_10_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_10_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_10_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_10_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_10_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_11 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_11        0x016C
#define ABS_PMB_EFS_PERIP_CFG_EF_11    0xA501416CUL

#define PMB_EFS_CFG_EF_AND_0_11_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_11_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_11_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_11_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_11_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_11_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_11_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_11_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_11_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_11_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_11_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_11_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_11_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_11_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_11_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_11_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_11_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_11_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_11_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_11_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_11_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_11_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_11_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_11_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_11_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_11_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_11_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_11_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_11_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_11_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_11_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_11_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_11_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_11_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_11_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_11_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_11_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_11_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_11_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_11_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_11_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_11_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_11_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_11_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_11_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_11_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_11_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_11_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_12 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_12        0x0170
#define ABS_PMB_EFS_PERIP_CFG_EF_12    0xA5014170UL

#define PMB_EFS_CFG_EF_AND_0_12_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_12_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_12_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_12_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_12_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_12_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_12_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_12_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_12_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_12_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_12_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_12_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_12_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_12_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_12_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_12_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_12_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_12_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_12_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_12_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_12_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_12_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_12_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_12_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_12_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_12_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_12_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_12_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_12_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_12_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_12_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_12_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_12_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_12_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_12_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_12_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_12_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_12_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_12_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_12_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_12_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_12_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_12_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_12_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_12_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_12_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_12_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_12_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_13 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_13        0x0174
#define ABS_PMB_EFS_PERIP_CFG_EF_13    0xA5014174UL

#define PMB_EFS_CFG_EF_AND_0_13_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_13_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_13_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_13_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_13_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_13_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_13_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_13_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_13_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_13_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_13_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_13_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_13_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_13_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_13_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_13_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_13_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_13_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_13_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_13_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_13_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_13_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_13_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_13_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_13_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_13_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_13_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_13_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_13_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_13_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_13_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_13_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_13_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_13_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_13_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_13_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_13_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_13_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_13_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_13_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_13_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_13_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_13_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_13_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_13_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_13_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_13_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_13_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_14 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_14        0x0178
#define ABS_PMB_EFS_PERIP_CFG_EF_14    0xA5014178UL

#define PMB_EFS_CFG_EF_AND_0_14_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_14_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_14_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_14_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_14_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_14_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_14_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_14_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_14_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_14_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_14_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_14_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_14_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_14_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_14_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_14_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_14_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_14_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_14_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_14_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_14_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_14_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_14_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_14_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_14_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_14_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_14_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_14_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_14_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_14_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_14_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_14_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_14_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_14_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_14_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_14_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_14_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_14_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_14_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_14_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_14_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_14_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_14_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_14_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_14_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_14_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_14_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_14_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_15 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_15        0x017C
#define ABS_PMB_EFS_PERIP_CFG_EF_15    0xA501417CUL

#define PMB_EFS_CFG_EF_AND_0_15_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_15_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_15_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_15_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_15_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_15_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_15_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_15_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_15_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_15_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_15_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_15_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_15_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_15_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_15_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_15_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_15_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_15_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_15_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_15_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_15_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_15_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_15_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_15_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_15_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_15_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_15_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_15_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_15_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_15_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_15_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_15_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_15_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_15_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_15_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_15_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_15_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_15_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_15_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_15_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_15_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_15_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_15_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_15_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_15_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_15_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_15_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_15_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_16 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_16        0x0180
#define ABS_PMB_EFS_PERIP_CFG_EF_16    0xA5014180UL

#define PMB_EFS_CFG_EF_AND_0_16_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_16_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_16_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_16_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_16_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_16_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_16_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_16_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_16_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_16_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_16_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_16_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_16_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_16_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_16_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_16_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_16_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_16_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_16_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_16_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_16_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_16_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_16_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_16_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_16_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_16_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_16_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_16_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_16_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_16_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_16_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_16_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_16_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_16_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_16_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_16_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_16_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_16_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_16_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_16_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_16_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_16_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_16_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_16_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_16_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_16_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_16_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_16_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_17 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_17        0x0184
#define ABS_PMB_EFS_PERIP_CFG_EF_17    0xA5014184UL

#define PMB_EFS_CFG_EF_AND_0_17_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_17_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_17_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_17_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_17_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_17_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_17_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_17_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_17_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_17_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_17_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_17_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_17_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_17_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_17_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_17_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_17_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_17_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_17_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_17_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_17_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_17_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_17_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_17_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_17_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_17_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_17_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_17_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_17_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_17_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_17_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_17_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_17_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_17_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_17_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_17_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_17_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_17_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_17_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_17_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_17_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_17_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_17_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_17_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_17_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_17_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_17_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_17_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_18 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_18        0x0188
#define ABS_PMB_EFS_PERIP_CFG_EF_18    0xA5014188UL

#define PMB_EFS_CFG_EF_AND_0_18_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_18_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_18_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_18_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_18_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_18_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_18_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_18_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_18_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_18_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_18_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_18_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_18_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_18_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_18_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_18_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_18_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_18_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_18_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_18_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_18_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_18_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_18_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_18_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_18_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_18_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_18_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_18_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_18_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_18_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_18_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_18_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_18_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_18_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_18_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_18_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_18_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_18_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_18_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_18_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_18_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_18_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_18_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_18_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_18_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_18_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_18_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_18_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_19 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_19        0x018C
#define ABS_PMB_EFS_PERIP_CFG_EF_19    0xA501418CUL

#define PMB_EFS_CFG_EF_AND_0_19_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_19_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_19_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_19_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_19_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_19_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_19_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_19_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_19_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_19_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_19_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_19_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_19_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_19_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_19_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_19_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_19_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_19_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_19_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_19_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_19_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_19_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_19_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_19_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_19_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_19_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_19_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_19_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_19_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_19_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_19_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_19_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_19_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_19_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_19_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_19_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_19_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_19_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_19_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_19_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_19_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_19_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_19_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_19_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_19_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_19_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_19_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_19_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_20 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_20        0x0190
#define ABS_PMB_EFS_PERIP_CFG_EF_20    0xA5014190UL

#define PMB_EFS_CFG_EF_AND_0_20_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_20_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_20_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_20_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_20_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_20_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_20_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_20_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_20_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_20_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_20_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_20_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_20_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_20_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_20_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_20_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_20_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_20_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_20_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_20_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_20_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_20_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_20_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_20_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_20_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_20_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_20_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_20_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_20_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_20_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_20_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_20_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_20_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_20_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_20_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_20_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_20_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_20_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_20_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_20_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_20_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_20_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_20_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_20_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_20_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_20_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_20_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_20_SIGNED  0

/* Register UCC_EFS_PERIP_CFG_EF_21 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_CFG_EF_21        0x0194
#define ABS_PMB_EFS_PERIP_CFG_EF_21    0xA5014194UL

#define PMB_EFS_CFG_EF_AND_0_21_MASK   0x00000003UL
#define PMB_EFS_CFG_EF_AND_0_21_WIDTH  2
#define PMB_EFS_CFG_EF_AND_0_21_SHIFT  0
#define PMB_EFS_CFG_EF_AND_0_21_SIGNED 0

#define PMB_EFS_CFG_EF_OR_0_21_MASK    0x0000000CUL
#define PMB_EFS_CFG_EF_OR_0_21_WIDTH   2
#define PMB_EFS_CFG_EF_OR_0_21_SHIFT   2
#define PMB_EFS_CFG_EF_OR_0_21_SIGNED  0

#define PMB_EFS_CFG_EF_AND_1_21_MASK   0x00000030UL
#define PMB_EFS_CFG_EF_AND_1_21_WIDTH  2
#define PMB_EFS_CFG_EF_AND_1_21_SHIFT  4
#define PMB_EFS_CFG_EF_AND_1_21_SIGNED 0

#define PMB_EFS_CFG_EF_OR_1_21_MASK    0x000000C0UL
#define PMB_EFS_CFG_EF_OR_1_21_WIDTH   2
#define PMB_EFS_CFG_EF_OR_1_21_SHIFT   6
#define PMB_EFS_CFG_EF_OR_1_21_SIGNED  0

#define PMB_EFS_CFG_EF_AND_2_21_MASK   0x00000300UL
#define PMB_EFS_CFG_EF_AND_2_21_WIDTH  2
#define PMB_EFS_CFG_EF_AND_2_21_SHIFT  8
#define PMB_EFS_CFG_EF_AND_2_21_SIGNED 0

#define PMB_EFS_CFG_EF_OR_2_21_MASK    0x00000C00UL
#define PMB_EFS_CFG_EF_OR_2_21_WIDTH   2
#define PMB_EFS_CFG_EF_OR_2_21_SHIFT   10
#define PMB_EFS_CFG_EF_OR_2_21_SIGNED  0

#define PMB_EFS_CFG_EF_AND_3_21_MASK   0x00003000UL
#define PMB_EFS_CFG_EF_AND_3_21_WIDTH  2
#define PMB_EFS_CFG_EF_AND_3_21_SHIFT  12
#define PMB_EFS_CFG_EF_AND_3_21_SIGNED 0

#define PMB_EFS_CFG_EF_OR_3_21_MASK    0x0000C000UL
#define PMB_EFS_CFG_EF_OR_3_21_WIDTH   2
#define PMB_EFS_CFG_EF_OR_3_21_SHIFT   14
#define PMB_EFS_CFG_EF_OR_3_21_SIGNED  0

#define PMB_EFS_CFG_EF_AND_4_21_MASK   0x00030000UL
#define PMB_EFS_CFG_EF_AND_4_21_WIDTH  2
#define PMB_EFS_CFG_EF_AND_4_21_SHIFT  16
#define PMB_EFS_CFG_EF_AND_4_21_SIGNED 0

#define PMB_EFS_CFG_EF_OR_4_21_MASK    0x000C0000UL
#define PMB_EFS_CFG_EF_OR_4_21_WIDTH   2
#define PMB_EFS_CFG_EF_OR_4_21_SHIFT   18
#define PMB_EFS_CFG_EF_OR_4_21_SIGNED  0

#define PMB_EFS_CFG_EF_AND_5_21_MASK   0x00300000UL
#define PMB_EFS_CFG_EF_AND_5_21_WIDTH  2
#define PMB_EFS_CFG_EF_AND_5_21_SHIFT  20
#define PMB_EFS_CFG_EF_AND_5_21_SIGNED 0

#define PMB_EFS_CFG_EF_OR_5_21_MASK    0x00C00000UL
#define PMB_EFS_CFG_EF_OR_5_21_WIDTH   2
#define PMB_EFS_CFG_EF_OR_5_21_SHIFT   22
#define PMB_EFS_CFG_EF_OR_5_21_SIGNED  0

/* Register UCC_EFS_PERIP_GP_SEL_0 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_0       0x01C0
#define ABS_PMB_EFS_PERIP_GP_SEL_0   0xA50141C0UL

#define PMB_EFS_TO_AND_FLAG_0_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_0_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_0_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_0_SIGNED 0

#define PMB_EFS_FROM_GP_0_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_0_WIDTH      8
#define PMB_EFS_FROM_GP_0_SHIFT      8
#define PMB_EFS_FROM_GP_0_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_1 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_1       0x01C4
#define ABS_PMB_EFS_PERIP_GP_SEL_1   0xA50141C4UL

#define PMB_EFS_TO_AND_FLAG_1_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_1_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_1_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_1_SIGNED 0

#define PMB_EFS_FROM_GP_1_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_1_WIDTH      8
#define PMB_EFS_FROM_GP_1_SHIFT      8
#define PMB_EFS_FROM_GP_1_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_2 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_2       0x01C8
#define ABS_PMB_EFS_PERIP_GP_SEL_2   0xA50141C8UL

#define PMB_EFS_TO_AND_FLAG_2_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_2_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_2_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_2_SIGNED 0

#define PMB_EFS_FROM_GP_2_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_2_WIDTH      8
#define PMB_EFS_FROM_GP_2_SHIFT      8
#define PMB_EFS_FROM_GP_2_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_3 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_3       0x01CC
#define ABS_PMB_EFS_PERIP_GP_SEL_3   0xA50141CCUL

#define PMB_EFS_TO_AND_FLAG_3_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_3_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_3_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_3_SIGNED 0

#define PMB_EFS_FROM_GP_3_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_3_WIDTH      8
#define PMB_EFS_FROM_GP_3_SHIFT      8
#define PMB_EFS_FROM_GP_3_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_4 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_4       0x01D0
#define ABS_PMB_EFS_PERIP_GP_SEL_4   0xA50141D0UL

#define PMB_EFS_TO_AND_FLAG_4_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_4_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_4_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_4_SIGNED 0

#define PMB_EFS_FROM_GP_4_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_4_WIDTH      8
#define PMB_EFS_FROM_GP_4_SHIFT      8
#define PMB_EFS_FROM_GP_4_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_5 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_5       0x01D4
#define ABS_PMB_EFS_PERIP_GP_SEL_5   0xA50141D4UL

#define PMB_EFS_TO_AND_FLAG_5_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_5_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_5_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_5_SIGNED 0

#define PMB_EFS_FROM_GP_5_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_5_WIDTH      8
#define PMB_EFS_FROM_GP_5_SHIFT      8
#define PMB_EFS_FROM_GP_5_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_6 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_6       0x01D8
#define ABS_PMB_EFS_PERIP_GP_SEL_6   0xA50141D8UL

#define PMB_EFS_TO_AND_FLAG_6_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_6_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_6_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_6_SIGNED 0

#define PMB_EFS_FROM_GP_6_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_6_WIDTH      8
#define PMB_EFS_FROM_GP_6_SHIFT      8
#define PMB_EFS_FROM_GP_6_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_7 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_7       0x01DC
#define ABS_PMB_EFS_PERIP_GP_SEL_7   0xA50141DCUL

#define PMB_EFS_TO_AND_FLAG_7_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_7_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_7_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_7_SIGNED 0

#define PMB_EFS_FROM_GP_7_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_7_WIDTH      8
#define PMB_EFS_FROM_GP_7_SHIFT      8
#define PMB_EFS_FROM_GP_7_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_8 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_8       0x01E0
#define ABS_PMB_EFS_PERIP_GP_SEL_8   0xA50141E0UL

#define PMB_EFS_TO_AND_FLAG_8_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_8_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_8_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_8_SIGNED 0

#define PMB_EFS_FROM_GP_8_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_8_WIDTH      8
#define PMB_EFS_FROM_GP_8_SHIFT      8
#define PMB_EFS_FROM_GP_8_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_9 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_9       0x01E4
#define ABS_PMB_EFS_PERIP_GP_SEL_9   0xA50141E4UL

#define PMB_EFS_TO_AND_FLAG_9_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_9_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_9_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_9_SIGNED 0

#define PMB_EFS_FROM_GP_9_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_9_WIDTH      8
#define PMB_EFS_FROM_GP_9_SHIFT      8
#define PMB_EFS_FROM_GP_9_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_10 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_10       0x01E8
#define ABS_PMB_EFS_PERIP_GP_SEL_10   0xA50141E8UL

#define PMB_EFS_TO_AND_FLAG_10_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_10_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_10_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_10_SIGNED 0

#define PMB_EFS_FROM_GP_10_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_10_WIDTH      8
#define PMB_EFS_FROM_GP_10_SHIFT      8
#define PMB_EFS_FROM_GP_10_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_11 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_11       0x01EC
#define ABS_PMB_EFS_PERIP_GP_SEL_11   0xA50141ECUL

#define PMB_EFS_TO_AND_FLAG_11_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_11_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_11_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_11_SIGNED 0

#define PMB_EFS_FROM_GP_11_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_11_WIDTH      8
#define PMB_EFS_FROM_GP_11_SHIFT      8
#define PMB_EFS_FROM_GP_11_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_12 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_12       0x01F0
#define ABS_PMB_EFS_PERIP_GP_SEL_12   0xA50141F0UL

#define PMB_EFS_TO_AND_FLAG_12_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_12_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_12_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_12_SIGNED 0

#define PMB_EFS_FROM_GP_12_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_12_WIDTH      8
#define PMB_EFS_FROM_GP_12_SHIFT      8
#define PMB_EFS_FROM_GP_12_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_13 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_13       0x01F4
#define ABS_PMB_EFS_PERIP_GP_SEL_13   0xA50141F4UL

#define PMB_EFS_TO_AND_FLAG_13_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_13_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_13_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_13_SIGNED 0

#define PMB_EFS_FROM_GP_13_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_13_WIDTH      8
#define PMB_EFS_FROM_GP_13_SHIFT      8
#define PMB_EFS_FROM_GP_13_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_14 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_14       0x01F8
#define ABS_PMB_EFS_PERIP_GP_SEL_14   0xA50141F8UL

#define PMB_EFS_TO_AND_FLAG_14_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_14_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_14_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_14_SIGNED 0

#define PMB_EFS_FROM_GP_14_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_14_WIDTH      8
#define PMB_EFS_FROM_GP_14_SHIFT      8
#define PMB_EFS_FROM_GP_14_SIGNED     0

/* Register UCC_EFS_PERIP_GP_SEL_15 (PMR_UCC_EFS) */
#define PMB_EFS_PERIP_GP_SEL_15       0x01FC
#define ABS_PMB_EFS_PERIP_GP_SEL_15   0xA50141FCUL

#define PMB_EFS_TO_AND_FLAG_15_MASK   0x0000007FUL
#define PMB_EFS_TO_AND_FLAG_15_WIDTH  7
#define PMB_EFS_TO_AND_FLAG_15_SHIFT  0
#define PMB_EFS_TO_AND_FLAG_15_SIGNED 0

#define PMB_EFS_FROM_GP_15_MASK       0x0000FF00UL
#define PMB_EFS_FROM_GP_15_WIDTH      8
#define PMB_EFS_FROM_GP_15_SHIFT      8
#define PMB_EFS_FROM_GP_15_SIGNED     0

/* Register UCC_EFS_OFX_VECTOR_0 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_0               0x0200
#define ABS_PMB_EFS_OFX_VECTOR_0           0xA5014200UL

#define PMB_EFS_OF_HIGHEST_VECTOR_0_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_0_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_0_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_0_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_1 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_1               0x0204
#define ABS_PMB_EFS_OFX_VECTOR_1           0xA5014204UL

#define PMB_EFS_OF_HIGHEST_VECTOR_1_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_1_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_1_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_1_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_2 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_2               0x0208
#define ABS_PMB_EFS_OFX_VECTOR_2           0xA5014208UL

#define PMB_EFS_OF_HIGHEST_VECTOR_2_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_2_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_2_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_2_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_3 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_3               0x020C
#define ABS_PMB_EFS_OFX_VECTOR_3           0xA501420CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_3_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_3_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_3_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_3_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_4 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_4               0x0210
#define ABS_PMB_EFS_OFX_VECTOR_4           0xA5014210UL

#define PMB_EFS_OF_HIGHEST_VECTOR_4_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_4_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_4_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_4_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_5 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_5               0x0214
#define ABS_PMB_EFS_OFX_VECTOR_5           0xA5014214UL

#define PMB_EFS_OF_HIGHEST_VECTOR_5_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_5_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_5_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_5_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_6 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_6               0x0218
#define ABS_PMB_EFS_OFX_VECTOR_6           0xA5014218UL

#define PMB_EFS_OF_HIGHEST_VECTOR_6_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_6_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_6_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_6_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_7 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_7               0x021C
#define ABS_PMB_EFS_OFX_VECTOR_7           0xA501421CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_7_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_7_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_7_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_7_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_8 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_8               0x0220
#define ABS_PMB_EFS_OFX_VECTOR_8           0xA5014220UL

#define PMB_EFS_OF_HIGHEST_VECTOR_8_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_8_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_8_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_8_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_9 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_9               0x0224
#define ABS_PMB_EFS_OFX_VECTOR_9           0xA5014224UL

#define PMB_EFS_OF_HIGHEST_VECTOR_9_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_9_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_9_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_9_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_10 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_10               0x0228
#define ABS_PMB_EFS_OFX_VECTOR_10           0xA5014228UL

#define PMB_EFS_OF_HIGHEST_VECTOR_10_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_10_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_10_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_10_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_11 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_11               0x022C
#define ABS_PMB_EFS_OFX_VECTOR_11           0xA501422CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_11_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_11_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_11_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_11_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_12 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_12               0x0230
#define ABS_PMB_EFS_OFX_VECTOR_12           0xA5014230UL

#define PMB_EFS_OF_HIGHEST_VECTOR_12_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_12_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_12_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_12_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_13 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_13               0x0234
#define ABS_PMB_EFS_OFX_VECTOR_13           0xA5014234UL

#define PMB_EFS_OF_HIGHEST_VECTOR_13_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_13_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_13_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_13_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_14 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_14               0x0238
#define ABS_PMB_EFS_OFX_VECTOR_14           0xA5014238UL

#define PMB_EFS_OF_HIGHEST_VECTOR_14_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_14_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_14_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_14_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_15 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_15               0x023C
#define ABS_PMB_EFS_OFX_VECTOR_15           0xA501423CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_15_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_15_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_15_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_15_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_16 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_16               0x0240
#define ABS_PMB_EFS_OFX_VECTOR_16           0xA5014240UL

#define PMB_EFS_OF_HIGHEST_VECTOR_16_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_16_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_16_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_16_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_17 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_17               0x0244
#define ABS_PMB_EFS_OFX_VECTOR_17           0xA5014244UL

#define PMB_EFS_OF_HIGHEST_VECTOR_17_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_17_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_17_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_17_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_18 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_18               0x0248
#define ABS_PMB_EFS_OFX_VECTOR_18           0xA5014248UL

#define PMB_EFS_OF_HIGHEST_VECTOR_18_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_18_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_18_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_18_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_19 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_19               0x024C
#define ABS_PMB_EFS_OFX_VECTOR_19           0xA501424CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_19_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_19_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_19_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_19_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_20 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_20               0x0250
#define ABS_PMB_EFS_OFX_VECTOR_20           0xA5014250UL

#define PMB_EFS_OF_HIGHEST_VECTOR_20_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_20_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_20_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_20_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_21 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_21               0x0254
#define ABS_PMB_EFS_OFX_VECTOR_21           0xA5014254UL

#define PMB_EFS_OF_HIGHEST_VECTOR_21_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_21_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_21_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_21_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_22 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_22               0x0258
#define ABS_PMB_EFS_OFX_VECTOR_22           0xA5014258UL

#define PMB_EFS_OF_HIGHEST_VECTOR_22_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_22_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_22_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_22_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_23 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_23               0x025C
#define ABS_PMB_EFS_OFX_VECTOR_23           0xA501425CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_23_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_23_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_23_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_23_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_24 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_24               0x0260
#define ABS_PMB_EFS_OFX_VECTOR_24           0xA5014260UL

#define PMB_EFS_OF_HIGHEST_VECTOR_24_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_24_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_24_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_24_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_25 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_25               0x0264
#define ABS_PMB_EFS_OFX_VECTOR_25           0xA5014264UL

#define PMB_EFS_OF_HIGHEST_VECTOR_25_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_25_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_25_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_25_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_26 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_26               0x0268
#define ABS_PMB_EFS_OFX_VECTOR_26           0xA5014268UL

#define PMB_EFS_OF_HIGHEST_VECTOR_26_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_26_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_26_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_26_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_27 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_27               0x026C
#define ABS_PMB_EFS_OFX_VECTOR_27           0xA501426CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_27_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_27_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_27_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_27_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_28 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_28               0x0270
#define ABS_PMB_EFS_OFX_VECTOR_28           0xA5014270UL

#define PMB_EFS_OF_HIGHEST_VECTOR_28_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_28_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_28_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_28_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_29 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_29               0x0274
#define ABS_PMB_EFS_OFX_VECTOR_29           0xA5014274UL

#define PMB_EFS_OF_HIGHEST_VECTOR_29_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_29_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_29_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_29_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_30 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_30               0x0278
#define ABS_PMB_EFS_OFX_VECTOR_30           0xA5014278UL

#define PMB_EFS_OF_HIGHEST_VECTOR_30_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_30_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_30_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_30_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_31 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_31               0x027C
#define ABS_PMB_EFS_OFX_VECTOR_31           0xA501427CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_31_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_31_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_31_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_31_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_32 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_32               0x0280
#define ABS_PMB_EFS_OFX_VECTOR_32           0xA5014280UL

#define PMB_EFS_OF_HIGHEST_VECTOR_32_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_32_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_32_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_32_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_33 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_33               0x0284
#define ABS_PMB_EFS_OFX_VECTOR_33           0xA5014284UL

#define PMB_EFS_OF_HIGHEST_VECTOR_33_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_33_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_33_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_33_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_34 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_34               0x0288
#define ABS_PMB_EFS_OFX_VECTOR_34           0xA5014288UL

#define PMB_EFS_OF_HIGHEST_VECTOR_34_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_34_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_34_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_34_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_35 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_35               0x028C
#define ABS_PMB_EFS_OFX_VECTOR_35           0xA501428CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_35_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_35_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_35_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_35_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_36 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_36               0x0290
#define ABS_PMB_EFS_OFX_VECTOR_36           0xA5014290UL

#define PMB_EFS_OF_HIGHEST_VECTOR_36_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_36_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_36_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_36_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_37 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_37               0x0294
#define ABS_PMB_EFS_OFX_VECTOR_37           0xA5014294UL

#define PMB_EFS_OF_HIGHEST_VECTOR_37_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_37_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_37_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_37_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_38 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_38               0x0298
#define ABS_PMB_EFS_OFX_VECTOR_38           0xA5014298UL

#define PMB_EFS_OF_HIGHEST_VECTOR_38_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_38_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_38_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_38_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_39 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_39               0x029C
#define ABS_PMB_EFS_OFX_VECTOR_39           0xA501429CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_39_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_39_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_39_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_39_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_40 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_40               0x02A0
#define ABS_PMB_EFS_OFX_VECTOR_40           0xA50142A0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_40_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_40_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_40_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_40_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_41 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_41               0x02A4
#define ABS_PMB_EFS_OFX_VECTOR_41           0xA50142A4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_41_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_41_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_41_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_41_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_42 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_42               0x02A8
#define ABS_PMB_EFS_OFX_VECTOR_42           0xA50142A8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_42_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_42_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_42_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_42_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_43 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_43               0x02AC
#define ABS_PMB_EFS_OFX_VECTOR_43           0xA50142ACUL

#define PMB_EFS_OF_HIGHEST_VECTOR_43_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_43_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_43_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_43_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_44 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_44               0x02B0
#define ABS_PMB_EFS_OFX_VECTOR_44           0xA50142B0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_44_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_44_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_44_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_44_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_45 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_45               0x02B4
#define ABS_PMB_EFS_OFX_VECTOR_45           0xA50142B4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_45_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_45_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_45_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_45_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_46 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_46               0x02B8
#define ABS_PMB_EFS_OFX_VECTOR_46           0xA50142B8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_46_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_46_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_46_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_46_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_47 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_47               0x02BC
#define ABS_PMB_EFS_OFX_VECTOR_47           0xA50142BCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_47_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_47_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_47_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_47_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_48 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_48               0x02C0
#define ABS_PMB_EFS_OFX_VECTOR_48           0xA50142C0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_48_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_48_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_48_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_48_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_49 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_49               0x02C4
#define ABS_PMB_EFS_OFX_VECTOR_49           0xA50142C4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_49_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_49_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_49_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_49_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_50 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_50               0x02C8
#define ABS_PMB_EFS_OFX_VECTOR_50           0xA50142C8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_50_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_50_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_50_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_50_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_51 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_51               0x02CC
#define ABS_PMB_EFS_OFX_VECTOR_51           0xA50142CCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_51_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_51_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_51_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_51_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_52 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_52               0x02D0
#define ABS_PMB_EFS_OFX_VECTOR_52           0xA50142D0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_52_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_52_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_52_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_52_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_53 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_53               0x02D4
#define ABS_PMB_EFS_OFX_VECTOR_53           0xA50142D4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_53_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_53_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_53_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_53_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_54 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_54               0x02D8
#define ABS_PMB_EFS_OFX_VECTOR_54           0xA50142D8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_54_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_54_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_54_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_54_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_55 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_55               0x02DC
#define ABS_PMB_EFS_OFX_VECTOR_55           0xA50142DCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_55_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_55_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_55_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_55_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_56 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_56               0x02E0
#define ABS_PMB_EFS_OFX_VECTOR_56           0xA50142E0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_56_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_56_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_56_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_56_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_57 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_57               0x02E4
#define ABS_PMB_EFS_OFX_VECTOR_57           0xA50142E4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_57_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_57_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_57_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_57_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_58 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_58               0x02E8
#define ABS_PMB_EFS_OFX_VECTOR_58           0xA50142E8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_58_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_58_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_58_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_58_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_59 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_59               0x02EC
#define ABS_PMB_EFS_OFX_VECTOR_59           0xA50142ECUL

#define PMB_EFS_OF_HIGHEST_VECTOR_59_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_59_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_59_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_59_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_60 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_60               0x02F0
#define ABS_PMB_EFS_OFX_VECTOR_60           0xA50142F0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_60_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_60_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_60_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_60_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_61 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_61               0x02F4
#define ABS_PMB_EFS_OFX_VECTOR_61           0xA50142F4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_61_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_61_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_61_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_61_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_62 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_62               0x02F8
#define ABS_PMB_EFS_OFX_VECTOR_62           0xA50142F8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_62_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_62_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_62_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_62_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_63 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_63               0x02FC
#define ABS_PMB_EFS_OFX_VECTOR_63           0xA50142FCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_63_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_63_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_63_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_63_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_64 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_64               0x0300
#define ABS_PMB_EFS_OFX_VECTOR_64           0xA5014300UL

#define PMB_EFS_OF_HIGHEST_VECTOR_64_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_64_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_64_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_64_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_65 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_65               0x0304
#define ABS_PMB_EFS_OFX_VECTOR_65           0xA5014304UL

#define PMB_EFS_OF_HIGHEST_VECTOR_65_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_65_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_65_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_65_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_66 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_66               0x0308
#define ABS_PMB_EFS_OFX_VECTOR_66           0xA5014308UL

#define PMB_EFS_OF_HIGHEST_VECTOR_66_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_66_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_66_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_66_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_67 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_67               0x030C
#define ABS_PMB_EFS_OFX_VECTOR_67           0xA501430CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_67_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_67_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_67_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_67_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_68 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_68               0x0310
#define ABS_PMB_EFS_OFX_VECTOR_68           0xA5014310UL

#define PMB_EFS_OF_HIGHEST_VECTOR_68_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_68_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_68_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_68_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_69 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_69               0x0314
#define ABS_PMB_EFS_OFX_VECTOR_69           0xA5014314UL

#define PMB_EFS_OF_HIGHEST_VECTOR_69_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_69_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_69_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_69_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_70 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_70               0x0318
#define ABS_PMB_EFS_OFX_VECTOR_70           0xA5014318UL

#define PMB_EFS_OF_HIGHEST_VECTOR_70_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_70_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_70_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_70_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_71 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_71               0x031C
#define ABS_PMB_EFS_OFX_VECTOR_71           0xA501431CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_71_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_71_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_71_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_71_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_72 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_72               0x0320
#define ABS_PMB_EFS_OFX_VECTOR_72           0xA5014320UL

#define PMB_EFS_OF_HIGHEST_VECTOR_72_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_72_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_72_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_72_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_73 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_73               0x0324
#define ABS_PMB_EFS_OFX_VECTOR_73           0xA5014324UL

#define PMB_EFS_OF_HIGHEST_VECTOR_73_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_73_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_73_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_73_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_74 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_74               0x0328
#define ABS_PMB_EFS_OFX_VECTOR_74           0xA5014328UL

#define PMB_EFS_OF_HIGHEST_VECTOR_74_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_74_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_74_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_74_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_75 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_75               0x032C
#define ABS_PMB_EFS_OFX_VECTOR_75           0xA501432CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_75_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_75_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_75_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_75_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_76 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_76               0x0330
#define ABS_PMB_EFS_OFX_VECTOR_76           0xA5014330UL

#define PMB_EFS_OF_HIGHEST_VECTOR_76_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_76_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_76_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_76_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_77 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_77               0x0334
#define ABS_PMB_EFS_OFX_VECTOR_77           0xA5014334UL

#define PMB_EFS_OF_HIGHEST_VECTOR_77_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_77_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_77_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_77_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_78 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_78               0x0338
#define ABS_PMB_EFS_OFX_VECTOR_78           0xA5014338UL

#define PMB_EFS_OF_HIGHEST_VECTOR_78_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_78_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_78_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_78_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_79 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_79               0x033C
#define ABS_PMB_EFS_OFX_VECTOR_79           0xA501433CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_79_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_79_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_79_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_79_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_80 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_80               0x0340
#define ABS_PMB_EFS_OFX_VECTOR_80           0xA5014340UL

#define PMB_EFS_OF_HIGHEST_VECTOR_80_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_80_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_80_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_80_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_81 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_81               0x0344
#define ABS_PMB_EFS_OFX_VECTOR_81           0xA5014344UL

#define PMB_EFS_OF_HIGHEST_VECTOR_81_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_81_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_81_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_81_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_82 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_82               0x0348
#define ABS_PMB_EFS_OFX_VECTOR_82           0xA5014348UL

#define PMB_EFS_OF_HIGHEST_VECTOR_82_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_82_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_82_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_82_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_83 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_83               0x034C
#define ABS_PMB_EFS_OFX_VECTOR_83           0xA501434CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_83_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_83_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_83_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_83_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_84 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_84               0x0350
#define ABS_PMB_EFS_OFX_VECTOR_84           0xA5014350UL

#define PMB_EFS_OF_HIGHEST_VECTOR_84_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_84_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_84_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_84_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_85 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_85               0x0354
#define ABS_PMB_EFS_OFX_VECTOR_85           0xA5014354UL

#define PMB_EFS_OF_HIGHEST_VECTOR_85_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_85_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_85_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_85_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_86 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_86               0x0358
#define ABS_PMB_EFS_OFX_VECTOR_86           0xA5014358UL

#define PMB_EFS_OF_HIGHEST_VECTOR_86_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_86_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_86_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_86_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_87 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_87               0x035C
#define ABS_PMB_EFS_OFX_VECTOR_87           0xA501435CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_87_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_87_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_87_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_87_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_88 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_88               0x0360
#define ABS_PMB_EFS_OFX_VECTOR_88           0xA5014360UL

#define PMB_EFS_OF_HIGHEST_VECTOR_88_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_88_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_88_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_88_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_89 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_89               0x0364
#define ABS_PMB_EFS_OFX_VECTOR_89           0xA5014364UL

#define PMB_EFS_OF_HIGHEST_VECTOR_89_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_89_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_89_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_89_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_90 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_90               0x0368
#define ABS_PMB_EFS_OFX_VECTOR_90           0xA5014368UL

#define PMB_EFS_OF_HIGHEST_VECTOR_90_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_90_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_90_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_90_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_91 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_91               0x036C
#define ABS_PMB_EFS_OFX_VECTOR_91           0xA501436CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_91_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_91_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_91_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_91_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_92 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_92               0x0370
#define ABS_PMB_EFS_OFX_VECTOR_92           0xA5014370UL

#define PMB_EFS_OF_HIGHEST_VECTOR_92_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_92_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_92_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_92_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_93 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_93               0x0374
#define ABS_PMB_EFS_OFX_VECTOR_93           0xA5014374UL

#define PMB_EFS_OF_HIGHEST_VECTOR_93_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_93_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_93_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_93_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_94 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_94               0x0378
#define ABS_PMB_EFS_OFX_VECTOR_94           0xA5014378UL

#define PMB_EFS_OF_HIGHEST_VECTOR_94_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_94_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_94_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_94_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_95 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_95               0x037C
#define ABS_PMB_EFS_OFX_VECTOR_95           0xA501437CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_95_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_95_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_95_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_95_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_96 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_96               0x0380
#define ABS_PMB_EFS_OFX_VECTOR_96           0xA5014380UL

#define PMB_EFS_OF_HIGHEST_VECTOR_96_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_96_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_96_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_96_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_97 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_97               0x0384
#define ABS_PMB_EFS_OFX_VECTOR_97           0xA5014384UL

#define PMB_EFS_OF_HIGHEST_VECTOR_97_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_97_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_97_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_97_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_98 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_98               0x0388
#define ABS_PMB_EFS_OFX_VECTOR_98           0xA5014388UL

#define PMB_EFS_OF_HIGHEST_VECTOR_98_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_98_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_98_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_98_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_99 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_99               0x038C
#define ABS_PMB_EFS_OFX_VECTOR_99           0xA501438CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_99_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_99_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_99_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_99_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_100 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_100               0x0390
#define ABS_PMB_EFS_OFX_VECTOR_100           0xA5014390UL

#define PMB_EFS_OF_HIGHEST_VECTOR_100_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_100_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_100_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_100_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_101 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_101               0x0394
#define ABS_PMB_EFS_OFX_VECTOR_101           0xA5014394UL

#define PMB_EFS_OF_HIGHEST_VECTOR_101_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_101_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_101_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_101_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_102 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_102               0x0398
#define ABS_PMB_EFS_OFX_VECTOR_102           0xA5014398UL

#define PMB_EFS_OF_HIGHEST_VECTOR_102_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_102_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_102_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_102_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_103 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_103               0x039C
#define ABS_PMB_EFS_OFX_VECTOR_103           0xA501439CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_103_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_103_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_103_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_103_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_104 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_104               0x03A0
#define ABS_PMB_EFS_OFX_VECTOR_104           0xA50143A0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_104_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_104_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_104_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_104_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_105 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_105               0x03A4
#define ABS_PMB_EFS_OFX_VECTOR_105           0xA50143A4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_105_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_105_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_105_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_105_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_106 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_106               0x03A8
#define ABS_PMB_EFS_OFX_VECTOR_106           0xA50143A8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_106_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_106_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_106_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_106_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_107 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_107               0x03AC
#define ABS_PMB_EFS_OFX_VECTOR_107           0xA50143ACUL

#define PMB_EFS_OF_HIGHEST_VECTOR_107_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_107_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_107_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_107_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_108 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_108               0x03B0
#define ABS_PMB_EFS_OFX_VECTOR_108           0xA50143B0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_108_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_108_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_108_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_108_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_109 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_109               0x03B4
#define ABS_PMB_EFS_OFX_VECTOR_109           0xA50143B4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_109_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_109_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_109_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_109_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_110 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_110               0x03B8
#define ABS_PMB_EFS_OFX_VECTOR_110           0xA50143B8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_110_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_110_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_110_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_110_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_111 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_111               0x03BC
#define ABS_PMB_EFS_OFX_VECTOR_111           0xA50143BCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_111_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_111_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_111_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_111_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_112 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_112               0x03C0
#define ABS_PMB_EFS_OFX_VECTOR_112           0xA50143C0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_112_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_112_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_112_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_112_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_113 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_113               0x03C4
#define ABS_PMB_EFS_OFX_VECTOR_113           0xA50143C4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_113_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_113_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_113_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_113_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_114 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_114               0x03C8
#define ABS_PMB_EFS_OFX_VECTOR_114           0xA50143C8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_114_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_114_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_114_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_114_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_115 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_115               0x03CC
#define ABS_PMB_EFS_OFX_VECTOR_115           0xA50143CCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_115_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_115_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_115_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_115_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_116 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_116               0x03D0
#define ABS_PMB_EFS_OFX_VECTOR_116           0xA50143D0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_116_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_116_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_116_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_116_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_117 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_117               0x03D4
#define ABS_PMB_EFS_OFX_VECTOR_117           0xA50143D4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_117_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_117_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_117_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_117_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_118 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_118               0x03D8
#define ABS_PMB_EFS_OFX_VECTOR_118           0xA50143D8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_118_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_118_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_118_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_118_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_119 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_119               0x03DC
#define ABS_PMB_EFS_OFX_VECTOR_119           0xA50143DCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_119_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_119_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_119_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_119_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_120 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_120               0x03E0
#define ABS_PMB_EFS_OFX_VECTOR_120           0xA50143E0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_120_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_120_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_120_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_120_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_121 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_121               0x03E4
#define ABS_PMB_EFS_OFX_VECTOR_121           0xA50143E4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_121_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_121_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_121_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_121_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_122 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_122               0x03E8
#define ABS_PMB_EFS_OFX_VECTOR_122           0xA50143E8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_122_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_122_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_122_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_122_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_123 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_123               0x03EC
#define ABS_PMB_EFS_OFX_VECTOR_123           0xA50143ECUL

#define PMB_EFS_OF_HIGHEST_VECTOR_123_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_123_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_123_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_123_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_124 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_124               0x03F0
#define ABS_PMB_EFS_OFX_VECTOR_124           0xA50143F0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_124_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_124_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_124_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_124_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_125 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_125               0x03F4
#define ABS_PMB_EFS_OFX_VECTOR_125           0xA50143F4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_125_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_125_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_125_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_125_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_126 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_126               0x03F8
#define ABS_PMB_EFS_OFX_VECTOR_126           0xA50143F8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_126_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_126_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_126_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_126_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_127 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_127               0x03FC
#define ABS_PMB_EFS_OFX_VECTOR_127           0xA50143FCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_127_MASK   0x000001FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_127_WIDTH  9
#define PMB_EFS_OF_HIGHEST_VECTOR_127_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_127_SIGNED 0

/* Register UCC_EFS_MCP0_FLAG_SOURCEN_0 (PMR_UCC_EFS) */
#define PMB_EFS_MCP0_FLAG_SOURCEN_0       0x0400
#define ABS_PMB_EFS_MCP0_FLAG_SOURCEN_0   0xA5014400UL

#define PMB_EFS_MCP0_FLAG_SOURCE_0_MASK   0x0000007FUL
#define PMB_EFS_MCP0_FLAG_SOURCE_0_WIDTH  7
#define PMB_EFS_MCP0_FLAG_SOURCE_0_SHIFT  0
#define PMB_EFS_MCP0_FLAG_SOURCE_0_SIGNED 0

/* Register UCC_EFS_MCP1_FLAG_SOURCEN_0 (PMR_UCC_EFS) */
#define PMB_EFS_MCP1_FLAG_SOURCEN_0       0x0420
#define ABS_PMB_EFS_MCP1_FLAG_SOURCEN_0   0xA5014420UL

#define PMB_EFS_MCP1_FLAG_SOURCE_0_MASK   0x0000007FUL
#define PMB_EFS_MCP1_FLAG_SOURCE_0_WIDTH  7
#define PMB_EFS_MCP1_FLAG_SOURCE_0_SHIFT  0
#define PMB_EFS_MCP1_FLAG_SOURCE_0_SIGNED 0

/* Register UCC_EFS_MCP2_FLAG_SOURCEN_0 (PMR_UCC_EFS) */
#define PMB_EFS_MCP2_FLAG_SOURCEN_0       0x0440
#define ABS_PMB_EFS_MCP2_FLAG_SOURCEN_0   0xA5014440UL

#define PMB_EFS_MCP2_FLAG_SOURCE_0_MASK   0x0000007FUL
#define PMB_EFS_MCP2_FLAG_SOURCE_0_WIDTH  7
#define PMB_EFS_MCP2_FLAG_SOURCE_0_SHIFT  0
#define PMB_EFS_MCP2_FLAG_SOURCE_0_SIGNED 0

/* Register UCC_EFS_MCP3_FLAG_SOURCEN_0 (PMR_UCC_EFS) */
#define PMB_EFS_MCP3_FLAG_SOURCEN_0       0x0460
#define ABS_PMB_EFS_MCP3_FLAG_SOURCEN_0   0xA5014460UL

#define PMB_EFS_MCP3_FLAG_SOURCE_0_MASK   0x0000007FUL
#define PMB_EFS_MCP3_FLAG_SOURCE_0_WIDTH  7
#define PMB_EFS_MCP3_FLAG_SOURCE_0_SHIFT  0
#define PMB_EFS_MCP3_FLAG_SOURCE_0_SIGNED 0

/* Register UCC_EFS_MCP4_FLAG_SOURCEN_0 (PMR_UCC_EFS) */
#define PMB_EFS_MCP4_FLAG_SOURCEN_0       0x0480
#define ABS_PMB_EFS_MCP4_FLAG_SOURCEN_0   0xA5014480UL

#define PMB_EFS_MCP4_FLAG_SOURCE_0_MASK   0x0000007FUL
#define PMB_EFS_MCP4_FLAG_SOURCE_0_WIDTH  7
#define PMB_EFS_MCP4_FLAG_SOURCE_0_SHIFT  0
#define PMB_EFS_MCP4_FLAG_SOURCE_0_SIGNED 0

/* Register UCC_EFS_MCP5_FLAG_SOURCEN_0 (PMR_UCC_EFS) */
#define PMB_EFS_MCP5_FLAG_SOURCEN_0       0x04A0
#define ABS_PMB_EFS_MCP5_FLAG_SOURCEN_0   0xA50144A0UL

#define PMB_EFS_MCP5_FLAG_SOURCE_0_MASK   0x0000007FUL
#define PMB_EFS_MCP5_FLAG_SOURCE_0_WIDTH  7
#define PMB_EFS_MCP5_FLAG_SOURCE_0_SHIFT  0
#define PMB_EFS_MCP5_FLAG_SOURCE_0_SIGNED 0

/* Register UCC_EFS_MCU_INTERRUPT_SOURCE (PMR_UCC_EFS) */
#define PMB_EFS_MCU_INTERRUPT_SOURCE     0x0500
#define ABS_PMB_EFS_MCU_INTERRUPT_SOURCE 0xA5014500UL

#define PMB_EFS_MCU_FLAG_SOURCE_MASK     0x0000007FUL
#define PMB_EFS_MCU_FLAG_SOURCE_WIDTH    7
#define PMB_EFS_MCU_FLAG_SOURCE_SHIFT    0
#define PMB_EFS_MCU_FLAG_SOURCE_SIGNED   0

/* Register UCC_EFS_HP_INTERRUPT1_SOURCE (PMR_UCC_EFS) */
#define PMB_EFS_HP_INTERRUPT1_SOURCE     0x0504
#define ABS_PMB_EFS_HP_INTERRUPT1_SOURCE 0xA5014504UL

#define PMB_EFS_HP_FLAG1_SOURCE_MASK     0x0000007FUL
#define PMB_EFS_HP_FLAG1_SOURCE_WIDTH    7
#define PMB_EFS_HP_FLAG1_SOURCE_SHIFT    0
#define PMB_EFS_HP_FLAG1_SOURCE_SIGNED   0

/* Register UCC_EFS_ECU_INTERRUPT_SOURCE (PMR_UCC_EFS) */
#define PMB_EFS_ECU_INTERRUPT_SOURCE     0x0508
#define ABS_PMB_EFS_ECU_INTERRUPT_SOURCE 0xA5014508UL

#define PMB_EFS_ECU_FLAG_SOURCE_MASK     0x0000007FUL
#define PMB_EFS_ECU_FLAG_SOURCE_WIDTH    7
#define PMB_EFS_ECU_FLAG_SOURCE_SHIFT    0
#define PMB_EFS_ECU_FLAG_SOURCE_SIGNED   0

/* Register UCC_EFS_MCU2_INTERRUPT_SOURCE (PMR_UCC_EFS) */
#define PMB_EFS_MCU2_INTERRUPT_SOURCE     0x051C
#define ABS_PMB_EFS_MCU2_INTERRUPT_SOURCE 0xA501451CUL

#define PMB_EFS_MCU2_FLAG_SOURCE_MASK     0x0000007FUL
#define PMB_EFS_MCU2_FLAG_SOURCE_WIDTH    7
#define PMB_EFS_MCU2_FLAG_SOURCE_SHIFT    0
#define PMB_EFS_MCU2_FLAG_SOURCE_SIGNED   0

/* Register UCC_EFS_HP_INTERRUPT2_SOURCE (PMR_UCC_EFS) */
#define PMB_EFS_HP_INTERRUPT2_SOURCE     0x0520
#define ABS_PMB_EFS_HP_INTERRUPT2_SOURCE 0xA5014520UL

#define PMB_EFS_HP_FLAG2_SOURCE_MASK     0x0000007FUL
#define PMB_EFS_HP_FLAG2_SOURCE_WIDTH    7
#define PMB_EFS_HP_FLAG2_SOURCE_SHIFT    0
#define PMB_EFS_HP_FLAG2_SOURCE_SIGNED   0

/* Register UCC_EFS_MCU_INTERRUPT_STAT (PMR_UCC_EFS) */
#define PMB_EFS_MCU_INTERRUPT_STAT     0x0600
#define ABS_PMB_EFS_MCU_INTERRUPT_STAT 0xA5014600UL

#define PMB_EFS_MCU_IRQ_STATUS_MASK    0x00000001UL
#define PMB_EFS_MCU_IRQ_STATUS_WIDTH   1
#define PMB_EFS_MCU_IRQ_STATUS_SHIFT   0
#define PMB_EFS_MCU_IRQ_STATUS_SIGNED  0

/* Register UCC_EFS_MCU_INTERRUPT_ENAB (PMR_UCC_EFS) */
#define PMB_EFS_MCU_INTERRUPT_ENAB     0x0604
#define ABS_PMB_EFS_MCU_INTERRUPT_ENAB 0xA5014604UL

#define PMB_EFS_MCU_IRQ_ENABLE_MASK    0x00000001UL
#define PMB_EFS_MCU_IRQ_ENABLE_WIDTH   1
#define PMB_EFS_MCU_IRQ_ENABLE_SHIFT   0
#define PMB_EFS_MCU_IRQ_ENABLE_SIGNED  0

/* Register UCC_EFS_MCU_INTERRUPT_CLR (PMR_UCC_EFS) */
#define PMB_EFS_MCU_INTERRUPT_CLR     0x0608
#define ABS_PMB_EFS_MCU_INTERRUPT_CLR 0xA5014608UL

#define PMB_EFS_MCU_IRQ_CLEAR_MASK    0x00000001UL
#define PMB_EFS_MCU_IRQ_CLEAR_WIDTH   1
#define PMB_EFS_MCU_IRQ_CLEAR_SHIFT   0
#define PMB_EFS_MCU_IRQ_CLEAR_SIGNED  0

/* Register UCC_EFS_MCU_INTERRUPT_ENAB_HOLDOFF (PMR_UCC_EFS) */
#define PMB_EFS_MCU_INTERRUPT_ENAB_HOLDOFF     0x060C
#define ABS_PMB_EFS_MCU_INTERRUPT_ENAB_HOLDOFF 0xA501460CUL

#define PMB_EFS_MCU_IRQ_ENABLE_HOLDOFF_MASK    0x000001FFUL
#define PMB_EFS_MCU_IRQ_ENABLE_HOLDOFF_WIDTH   9
#define PMB_EFS_MCU_IRQ_ENABLE_HOLDOFF_SHIFT   0
#define PMB_EFS_MCU_IRQ_ENABLE_HOLDOFF_SIGNED  0

/* Register UCC_EFS_MCU_INTERRUPT_CLR_HOLDOFF (PMR_UCC_EFS) */
#define PMB_EFS_MCU_INTERRUPT_CLR_HOLDOFF     0x0610
#define ABS_PMB_EFS_MCU_INTERRUPT_CLR_HOLDOFF 0xA5014610UL

#define PMB_EFS_MCU_IRQ_CLEAR_HOLDOFF_MASK    0x000001FFUL
#define PMB_EFS_MCU_IRQ_CLEAR_HOLDOFF_WIDTH   9
#define PMB_EFS_MCU_IRQ_CLEAR_HOLDOFF_SHIFT   0
#define PMB_EFS_MCU_IRQ_CLEAR_HOLDOFF_SIGNED  0

/* Register UCC_EFS_HP_INTERRUPT1_STAT (PMR_UCC_EFS) */
#define PMB_EFS_HP_INTERRUPT1_STAT     0x0620
#define ABS_PMB_EFS_HP_INTERRUPT1_STAT 0xA5014620UL

#define PMB_EFS_HP_IRQ1_STATUS_MASK    0x00000001UL
#define PMB_EFS_HP_IRQ1_STATUS_WIDTH   1
#define PMB_EFS_HP_IRQ1_STATUS_SHIFT   0
#define PMB_EFS_HP_IRQ1_STATUS_SIGNED  0

/* Register UCC_EFS_HP_INTERRUPT1_ENAB (PMR_UCC_EFS) */
#define PMB_EFS_HP_INTERRUPT1_ENAB     0x0624
#define ABS_PMB_EFS_HP_INTERRUPT1_ENAB 0xA5014624UL

#define PMB_EFS_HP_IRQ1_ENABLE_MASK    0x00000001UL
#define PMB_EFS_HP_IRQ1_ENABLE_WIDTH   1
#define PMB_EFS_HP_IRQ1_ENABLE_SHIFT   0
#define PMB_EFS_HP_IRQ1_ENABLE_SIGNED  0

/* Register UCC_EFS_HP_INTERRUPT1_CLR (PMR_UCC_EFS) */
#define PMB_EFS_HP_INTERRUPT1_CLR     0x0628
#define ABS_PMB_EFS_HP_INTERRUPT1_CLR 0xA5014628UL

#define PMB_EFS_HP_IRQ1_CLEAR_MASK    0x00000001UL
#define PMB_EFS_HP_IRQ1_CLEAR_WIDTH   1
#define PMB_EFS_HP_IRQ1_CLEAR_SHIFT   0
#define PMB_EFS_HP_IRQ1_CLEAR_SIGNED  0

/* Register UCC_EFS_ECU_INTERRUPT_STAT (PMR_UCC_EFS) */
#define PMB_EFS_ECU_INTERRUPT_STAT     0x062C
#define ABS_PMB_EFS_ECU_INTERRUPT_STAT 0xA501462CUL

#define PMB_EFS_ECU_IRQ_STATUS_MASK    0x00000001UL
#define PMB_EFS_ECU_IRQ_STATUS_WIDTH   1
#define PMB_EFS_ECU_IRQ_STATUS_SHIFT   0
#define PMB_EFS_ECU_IRQ_STATUS_SIGNED  0

/* Register UCC_EFS_ECU_INTERRUPT_ENAB (PMR_UCC_EFS) */
#define PMB_EFS_ECU_INTERRUPT_ENAB     0x0630
#define ABS_PMB_EFS_ECU_INTERRUPT_ENAB 0xA5014630UL

#define PMB_EFS_ECU_IRQ_ENABLE_MASK    0x00000001UL
#define PMB_EFS_ECU_IRQ_ENABLE_WIDTH   1
#define PMB_EFS_ECU_IRQ_ENABLE_SHIFT   0
#define PMB_EFS_ECU_IRQ_ENABLE_SIGNED  0

/* Register UCC_EFS_ECU_INTERRUPT_CLR (PMR_UCC_EFS) */
#define PMB_EFS_ECU_INTERRUPT_CLR     0x0634
#define ABS_PMB_EFS_ECU_INTERRUPT_CLR 0xA5014634UL

#define PMB_EFS_ECU_IRQ_CLEAR_MASK    0x00000001UL
#define PMB_EFS_ECU_IRQ_CLEAR_WIDTH   1
#define PMB_EFS_ECU_IRQ_CLEAR_SHIFT   0
#define PMB_EFS_ECU_IRQ_CLEAR_SIGNED  0

/* Register UCC_EFS_ECU_INTERRUPT_ENAB_HOLDOFF (PMR_UCC_EFS) */
#define PMB_EFS_ECU_INTERRUPT_ENAB_HOLDOFF     0x0638
#define ABS_PMB_EFS_ECU_INTERRUPT_ENAB_HOLDOFF 0xA5014638UL

#define PMB_EFS_ECU_IRQ_ENABLE_HOLDOFF_MASK    0x000001FFUL
#define PMB_EFS_ECU_IRQ_ENABLE_HOLDOFF_WIDTH   9
#define PMB_EFS_ECU_IRQ_ENABLE_HOLDOFF_SHIFT   0
#define PMB_EFS_ECU_IRQ_ENABLE_HOLDOFF_SIGNED  0

/* Register UCC_EFS_ECU_INTERRUPT_CLR_HOLDOFF (PMR_UCC_EFS) */
#define PMB_EFS_ECU_INTERRUPT_CLR_HOLDOFF     0x063C
#define ABS_PMB_EFS_ECU_INTERRUPT_CLR_HOLDOFF 0xA501463CUL

#define PMB_EFS_ECU_IRQ_CLEAR_HOLDOFF_MASK    0x000001FFUL
#define PMB_EFS_ECU_IRQ_CLEAR_HOLDOFF_WIDTH   9
#define PMB_EFS_ECU_IRQ_CLEAR_HOLDOFF_SHIFT   0
#define PMB_EFS_ECU_IRQ_CLEAR_HOLDOFF_SIGNED  0

/* Register UCC_EFS_HP_INTERRUPT_ENAB_HOLDOFF (PMR_UCC_EFS) */
#define PMB_EFS_HP_INTERRUPT_ENAB_HOLDOFF     0x0640
#define ABS_PMB_EFS_HP_INTERRUPT_ENAB_HOLDOFF 0xA5014640UL

#define PMB_EFS_HP_IRQ_ENABLE_HOLDOFF_MASK    0x000001FFUL
#define PMB_EFS_HP_IRQ_ENABLE_HOLDOFF_WIDTH   9
#define PMB_EFS_HP_IRQ_ENABLE_HOLDOFF_SHIFT   0
#define PMB_EFS_HP_IRQ_ENABLE_HOLDOFF_SIGNED  0

/* Register UCC_EFS_HP_INTERRUPT_CLR_HOLDOFF (PMR_UCC_EFS) */
#define PMB_EFS_HP_INTERRUPT_CLR_HOLDOFF     0x0644
#define ABS_PMB_EFS_HP_INTERRUPT_CLR_HOLDOFF 0xA5014644UL

#define PMB_EFS_HP_IRQ_CLEAR_HOLDOFF_MASK    0x000001FFUL
#define PMB_EFS_HP_IRQ_CLEAR_HOLDOFF_WIDTH   9
#define PMB_EFS_HP_IRQ_CLEAR_HOLDOFF_SHIFT   0
#define PMB_EFS_HP_IRQ_CLEAR_HOLDOFF_SIGNED  0

/* Register UCC_EFS_HP_INTERRUPT2_STAT (PMR_UCC_EFS) */
#define PMB_EFS_HP_INTERRUPT2_STAT     0x0648
#define ABS_PMB_EFS_HP_INTERRUPT2_STAT 0xA5014648UL

#define PMB_EFS_HP_IRQ2_STATUS_MASK    0x00000001UL
#define PMB_EFS_HP_IRQ2_STATUS_WIDTH   1
#define PMB_EFS_HP_IRQ2_STATUS_SHIFT   0
#define PMB_EFS_HP_IRQ2_STATUS_SIGNED  0

/* Register UCC_EFS_HP_INTERRUPT2_ENAB (PMR_UCC_EFS) */
#define PMB_EFS_HP_INTERRUPT2_ENAB     0x064C
#define ABS_PMB_EFS_HP_INTERRUPT2_ENAB 0xA501464CUL

#define PMB_EFS_HP_IRQ2_ENABLE_MASK    0x00000001UL
#define PMB_EFS_HP_IRQ2_ENABLE_WIDTH   1
#define PMB_EFS_HP_IRQ2_ENABLE_SHIFT   0
#define PMB_EFS_HP_IRQ2_ENABLE_SIGNED  0

/* Register UCC_EFS_HP_INTERRUPT2_CLR (PMR_UCC_EFS) */
#define PMB_EFS_HP_INTERRUPT2_CLR     0x0650
#define ABS_PMB_EFS_HP_INTERRUPT2_CLR 0xA5014650UL

#define PMB_EFS_HP_IRQ2_CLEAR_MASK    0x00000001UL
#define PMB_EFS_HP_IRQ2_CLEAR_WIDTH   1
#define PMB_EFS_HP_IRQ2_CLEAR_SHIFT   0
#define PMB_EFS_HP_IRQ2_CLEAR_SIGNED  0

/* Register UCC_EFS_MCU2_INTERRUPT_STAT (PMR_UCC_EFS) */
#define PMB_EFS_MCU2_INTERRUPT_STAT     0x06E0
#define ABS_PMB_EFS_MCU2_INTERRUPT_STAT 0xA50146E0UL

#define PMB_EFS_MCU2_IRQ_STATUS_MASK    0x00000001UL
#define PMB_EFS_MCU2_IRQ_STATUS_WIDTH   1
#define PMB_EFS_MCU2_IRQ_STATUS_SHIFT   0
#define PMB_EFS_MCU2_IRQ_STATUS_SIGNED  0

/* Register UCC_EFS_MCU2_INTERRUPT_ENAB (PMR_UCC_EFS) */
#define PMB_EFS_MCU2_INTERRUPT_ENAB     0x06E4
#define ABS_PMB_EFS_MCU2_INTERRUPT_ENAB 0xA50146E4UL

#define PMB_EFS_MCU2_IRQ_ENABLE_MASK    0x00000001UL
#define PMB_EFS_MCU2_IRQ_ENABLE_WIDTH   1
#define PMB_EFS_MCU2_IRQ_ENABLE_SHIFT   0
#define PMB_EFS_MCU2_IRQ_ENABLE_SIGNED  0

/* Register UCC_EFS_MCU2_INTERRUPT_CLR (PMR_UCC_EFS) */
#define PMB_EFS_MCU2_INTERRUPT_CLR     0x06E8
#define ABS_PMB_EFS_MCU2_INTERRUPT_CLR 0xA50146E8UL

#define PMB_EFS_MCU2_IRQ_CLEAR_MASK    0x00000001UL
#define PMB_EFS_MCU2_IRQ_CLEAR_WIDTH   1
#define PMB_EFS_MCU2_IRQ_CLEAR_SHIFT   0
#define PMB_EFS_MCU2_IRQ_CLEAR_SIGNED  0

/* Register UCC_EFS_BUILD_0 (PMR_UCC_EFS) */
#define PMB_EFS_BUILD_0                        0x0B00
#define ABS_PMB_EFS_BUILD_0                    0xA5014B00UL

#define PMB_EFS_BUILD_MAX_NUM_SELECTORS_MASK   0x0000001FUL
#define PMB_EFS_BUILD_MAX_NUM_SELECTORS_WIDTH  5
#define PMB_EFS_BUILD_MAX_NUM_SELECTORS_SHIFT  0
#define PMB_EFS_BUILD_MAX_NUM_SELECTORS_SIGNED 0

/* Register UCC_EFS_BUILD_1 (PMR_UCC_EFS) */
#define PMB_EFS_BUILD_1                 0x0B04
#define ABS_PMB_EFS_BUILD_1             0xA5014B04UL

#define PMB_EFS_BUILD_NUM_AND_OR_MASK   0x000000FFUL
#define PMB_EFS_BUILD_NUM_AND_OR_WIDTH  8
#define PMB_EFS_BUILD_NUM_AND_OR_SHIFT  0
#define PMB_EFS_BUILD_NUM_AND_OR_SIGNED 0

/* Register UCC_EFS_BUILD_2 (PMR_UCC_EFS) */
#define PMB_EFS_BUILD_2                0x0B08
#define ABS_PMB_EFS_BUILD_2            0xA5014B08UL

#define PMB_EFS_BUILD_MAX_GF_ID_MASK   0x000003FFUL
#define PMB_EFS_BUILD_MAX_GF_ID_WIDTH  10
#define PMB_EFS_BUILD_MAX_GF_ID_SHIFT  0
#define PMB_EFS_BUILD_MAX_GF_ID_SIGNED 0

/* Register TXSCP_CONFIG_0 (PMR_TXSCP) */
#define PMB_TXSCP_CONFIG_0                        0x0000
#define ABS_PMB_TXSCP_CONFIG_0                    0xA501A800UL

#define PMB_TXSCP_CFR_PRESENT_0_MASK              0x00000001UL
#define PMB_TXSCP_CFR_PRESENT_0_WIDTH             1
#define PMB_TXSCP_CFR_PRESENT_0_SHIFT             0
#define PMB_TXSCP_CFR_PRESENT_0_SIGNED            0

#define PMB_TXSCP_DPD_PRESENT_0_MASK              0x00000002UL
#define PMB_TXSCP_DPD_PRESENT_0_WIDTH             1
#define PMB_TXSCP_DPD_PRESENT_0_SHIFT             1
#define PMB_TXSCP_DPD_PRESENT_0_SIGNED            0

#define PMB_TXSCP_IQ_IMBALANCE_PRESENT_0_MASK     0x00000004UL
#define PMB_TXSCP_IQ_IMBALANCE_PRESENT_0_WIDTH    1
#define PMB_TXSCP_IQ_IMBALANCE_PRESENT_0_SHIFT    2
#define PMB_TXSCP_IQ_IMBALANCE_PRESENT_0_SIGNED   0

#define PMB_TXSCP_INTERPOLATOR_PRESENT_0_MASK     0x00000008UL
#define PMB_TXSCP_INTERPOLATOR_PRESENT_0_WIDTH    1
#define PMB_TXSCP_INTERPOLATOR_PRESENT_0_SHIFT    3
#define PMB_TXSCP_INTERPOLATOR_PRESENT_0_SIGNED   0

#define PMB_TXSCP_RESAMPLER_PRESENT_0_MASK        0x00000010UL
#define PMB_TXSCP_RESAMPLER_PRESENT_0_WIDTH       1
#define PMB_TXSCP_RESAMPLER_PRESENT_0_SHIFT       4
#define PMB_TXSCP_RESAMPLER_PRESENT_0_SIGNED      0

#define PMB_TXSCP_MIXER_PRESENT_0_MASK            0x00000020UL
#define PMB_TXSCP_MIXER_PRESENT_0_WIDTH           1
#define PMB_TXSCP_MIXER_PRESENT_0_SHIFT           5
#define PMB_TXSCP_MIXER_PRESENT_0_SIGNED          0

#define PMB_TXSCP_GAIN_ANGLE_PRESENT_0_MASK       0x00000040UL
#define PMB_TXSCP_GAIN_ANGLE_PRESENT_0_WIDTH      1
#define PMB_TXSCP_GAIN_ANGLE_PRESENT_0_SHIFT      6
#define PMB_TXSCP_GAIN_ANGLE_PRESENT_0_SIGNED     0

#define PMB_TXSCP_DC_OFFSET_PRESENT_0_MASK        0x00000080UL
#define PMB_TXSCP_DC_OFFSET_PRESENT_0_WIDTH       1
#define PMB_TXSCP_DC_OFFSET_PRESENT_0_SHIFT       7
#define PMB_TXSCP_DC_OFFSET_PRESENT_0_SIGNED      0

#define PMB_TXSCP_CFR_PRE_INTERP_PRESENT_0_MASK   0x00000100UL
#define PMB_TXSCP_CFR_PRE_INTERP_PRESENT_0_WIDTH  1
#define PMB_TXSCP_CFR_PRE_INTERP_PRESENT_0_SHIFT  8
#define PMB_TXSCP_CFR_PRE_INTERP_PRESENT_0_SIGNED 0

#define PMB_TXSCP_PCF_PRESENT_0_MASK              0x00000200UL
#define PMB_TXSCP_PCF_PRESENT_0_WIDTH             1
#define PMB_TXSCP_PCF_PRESENT_0_SHIFT             9
#define PMB_TXSCP_PCF_PRESENT_0_SIGNED            0

/* Register TXSCP_CTRL_0 (PMR_TXSCP) */
#define PMB_TXSCP_CTRL_0                           0x0004
#define ABS_PMB_TXSCP_CTRL_0                       0xA501A804UL

#define PMB_TXSCP_MIXER_OUT_GAIN_0_MASK            0x00000001UL
#define PMB_TXSCP_MIXER_OUT_GAIN_0_WIDTH           1
#define PMB_TXSCP_MIXER_OUT_GAIN_0_SHIFT           0
#define PMB_TXSCP_MIXER_OUT_GAIN_0_SIGNED          0

#define PMB_TXSCP_MIXER_INVERT_SPECTRUM_0_MASK     0x00000002UL
#define PMB_TXSCP_MIXER_INVERT_SPECTRUM_0_WIDTH    1
#define PMB_TXSCP_MIXER_INVERT_SPECTRUM_0_SHIFT    1
#define PMB_TXSCP_MIXER_INVERT_SPECTRUM_0_SIGNED   0

#define PMB_TXSCP_RESAMP_SCALING_FACTOR_0_MASK     0x0000000CUL
#define PMB_TXSCP_RESAMP_SCALING_FACTOR_0_WIDTH    2
#define PMB_TXSCP_RESAMP_SCALING_FACTOR_0_SHIFT    2
#define PMB_TXSCP_RESAMP_SCALING_FACTOR_0_SIGNED   0

#define PMB_TXSCP_IQ_IMBALANCE_DISABLE_0_MASK      0x00000010UL
#define PMB_TXSCP_IQ_IMBALANCE_DISABLE_0_WIDTH     1
#define PMB_TXSCP_IQ_IMBALANCE_DISABLE_0_SHIFT     4
#define PMB_TXSCP_IQ_IMBALANCE_DISABLE_0_SIGNED    0

#define PMB_TXSCP_DPD_DISABLE_0_MASK               0x00000020UL
#define PMB_TXSCP_DPD_DISABLE_0_WIDTH              1
#define PMB_TXSCP_DPD_DISABLE_0_SHIFT              5
#define PMB_TXSCP_DPD_DISABLE_0_SIGNED             0

#define PMB_TXSCP_CFR_DISABLE_0_MASK               0x00000040UL
#define PMB_TXSCP_CFR_DISABLE_0_WIDTH              1
#define PMB_TXSCP_CFR_DISABLE_0_SHIFT              6
#define PMB_TXSCP_CFR_DISABLE_0_SIGNED             0

#define PMB_TXSCP_RESAMPLING_DISABLE_0_MASK        0x00000080UL
#define PMB_TXSCP_RESAMPLING_DISABLE_0_WIDTH       1
#define PMB_TXSCP_RESAMPLING_DISABLE_0_SHIFT       7
#define PMB_TXSCP_RESAMPLING_DISABLE_0_SIGNED      0

#define PMB_TXSCP_DC_OFFSET_DISABLE_0_MASK         0x00000100UL
#define PMB_TXSCP_DC_OFFSET_DISABLE_0_WIDTH        1
#define PMB_TXSCP_DC_OFFSET_DISABLE_0_SHIFT        8
#define PMB_TXSCP_DC_OFFSET_DISABLE_0_SIGNED       0

#define PMB_TXSCP_GAIN_ANGLE_DISABLE_0_MASK        0x00000200UL
#define PMB_TXSCP_GAIN_ANGLE_DISABLE_0_WIDTH       1
#define PMB_TXSCP_GAIN_ANGLE_DISABLE_0_SHIFT       9
#define PMB_TXSCP_GAIN_ANGLE_DISABLE_0_SIGNED      0

#define PMB_TXSCP_MIXER_DISABLE_0_MASK             0x00000400UL
#define PMB_TXSCP_MIXER_DISABLE_0_WIDTH            1
#define PMB_TXSCP_MIXER_DISABLE_0_SHIFT            10
#define PMB_TXSCP_MIXER_DISABLE_0_SIGNED           0

#define PMB_TXSCP_INTERP_DISABLE_0_MASK            0x00000800UL
#define PMB_TXSCP_INTERP_DISABLE_0_WIDTH           1
#define PMB_TXSCP_INTERP_DISABLE_0_SHIFT           11
#define PMB_TXSCP_INTERP_DISABLE_0_SIGNED          0

#define PMB_TXSCP_PCF_ENABLE_0_MASK                0x00001000UL
#define PMB_TXSCP_PCF_ENABLE_0_WIDTH               1
#define PMB_TXSCP_PCF_ENABLE_0_SHIFT               12
#define PMB_TXSCP_PCF_ENABLE_0_SIGNED              0

#define PMB_TXSCP_PRE_INTERPOL_CFR_ENABLE_0_MASK   0x00002000UL
#define PMB_TXSCP_PRE_INTERPOL_CFR_ENABLE_0_WIDTH  1
#define PMB_TXSCP_PRE_INTERPOL_CFR_ENABLE_0_SHIFT  13
#define PMB_TXSCP_PRE_INTERPOL_CFR_ENABLE_0_SIGNED 0

#define PMB_TXSCP_NUM_ZERO_PAD_0_MASK              0x00FFC000UL
#define PMB_TXSCP_NUM_ZERO_PAD_0_WIDTH             10
#define PMB_TXSCP_NUM_ZERO_PAD_0_SHIFT             14
#define PMB_TXSCP_NUM_ZERO_PAD_0_SIGNED            0

/* Register TXSCP_RESET_CTRL_0 (PMR_TXSCP) */
#define PMB_TXSCP_RESET_CTRL_0                  0x0008
#define ABS_PMB_TXSCP_RESET_CTRL_0              0xA501A808UL

#define PMB_TXSCP_SOFTWARE_RESET_1_0_MASK       0x00000001UL
#define PMB_TXSCP_SOFTWARE_RESET_1_0_WIDTH      1
#define PMB_TXSCP_SOFTWARE_RESET_1_0_SHIFT      0
#define PMB_TXSCP_SOFTWARE_RESET_1_0_SIGNED     0

#define PMB_TXSCP_RESAMP_CLEAR_PHASE_1_0_MASK   0x00000002UL
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_1_0_WIDTH  1
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_1_0_SHIFT  1
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_1_0_SIGNED 0

#define PMB_TXSCP_MIXER_CLEAR_PHASE_1_0_MASK    0x00000004UL
#define PMB_TXSCP_MIXER_CLEAR_PHASE_1_0_WIDTH   1
#define PMB_TXSCP_MIXER_CLEAR_PHASE_1_0_SHIFT   2
#define PMB_TXSCP_MIXER_CLEAR_PHASE_1_0_SIGNED  0

#define PMB_TXSCP_SOFTWARE_RESET_2_0_MASK       0x00000008UL
#define PMB_TXSCP_SOFTWARE_RESET_2_0_WIDTH      1
#define PMB_TXSCP_SOFTWARE_RESET_2_0_SHIFT      3
#define PMB_TXSCP_SOFTWARE_RESET_2_0_SIGNED     0

#define PMB_TXSCP_RESAMP_CLEAR_PHASE_2_0_MASK   0x00000010UL
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_2_0_WIDTH  1
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_2_0_SHIFT  4
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_2_0_SIGNED 0

#define PMB_TXSCP_MIXER_CLEAR_PHASE_2_0_MASK    0x00000020UL
#define PMB_TXSCP_MIXER_CLEAR_PHASE_2_0_WIDTH   1
#define PMB_TXSCP_MIXER_CLEAR_PHASE_2_0_SHIFT   5
#define PMB_TXSCP_MIXER_CLEAR_PHASE_2_0_SIGNED  0

#define PMB_TXSCP_SOFTWARE_RESET_3_0_MASK       0x00000040UL
#define PMB_TXSCP_SOFTWARE_RESET_3_0_WIDTH      1
#define PMB_TXSCP_SOFTWARE_RESET_3_0_SHIFT      6
#define PMB_TXSCP_SOFTWARE_RESET_3_0_SIGNED     0

#define PMB_TXSCP_RESAMP_CLEAR_PHASE_3_0_MASK   0x00000080UL
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_3_0_WIDTH  1
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_3_0_SHIFT  7
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_3_0_SIGNED 0

#define PMB_TXSCP_MIXER_CLEAR_PHASE_3_0_MASK    0x00000100UL
#define PMB_TXSCP_MIXER_CLEAR_PHASE_3_0_WIDTH   1
#define PMB_TXSCP_MIXER_CLEAR_PHASE_3_0_SHIFT   8
#define PMB_TXSCP_MIXER_CLEAR_PHASE_3_0_SIGNED  0

#define PMB_TXSCP_SOFTWARE_RESET_4_0_MASK       0x00000200UL
#define PMB_TXSCP_SOFTWARE_RESET_4_0_WIDTH      1
#define PMB_TXSCP_SOFTWARE_RESET_4_0_SHIFT      9
#define PMB_TXSCP_SOFTWARE_RESET_4_0_SIGNED     0

#define PMB_TXSCP_RESAMP_CLEAR_PHASE_4_0_MASK   0x00000400UL
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_4_0_WIDTH  1
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_4_0_SHIFT  10
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_4_0_SIGNED 0

#define PMB_TXSCP_MIXER_CLEAR_PHASE_4_0_MASK    0x00000800UL
#define PMB_TXSCP_MIXER_CLEAR_PHASE_4_0_WIDTH   1
#define PMB_TXSCP_MIXER_CLEAR_PHASE_4_0_SHIFT   11
#define PMB_TXSCP_MIXER_CLEAR_PHASE_4_0_SIGNED  0

#define PMB_TXSCP_SOFTWARE_RESET_5_0_MASK       0x00001000UL
#define PMB_TXSCP_SOFTWARE_RESET_5_0_WIDTH      1
#define PMB_TXSCP_SOFTWARE_RESET_5_0_SHIFT      12
#define PMB_TXSCP_SOFTWARE_RESET_5_0_SIGNED     0

#define PMB_TXSCP_RESAMP_CLEAR_PHASE_5_0_MASK   0x00002000UL
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_5_0_WIDTH  1
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_5_0_SHIFT  13
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_5_0_SIGNED 0

#define PMB_TXSCP_MIXER_CLEAR_PHASE_5_0_MASK    0x00004000UL
#define PMB_TXSCP_MIXER_CLEAR_PHASE_5_0_WIDTH   1
#define PMB_TXSCP_MIXER_CLEAR_PHASE_5_0_SHIFT   14
#define PMB_TXSCP_MIXER_CLEAR_PHASE_5_0_SIGNED  0

#define PMB_TXSCP_SOFTWARE_RESET_6_0_MASK       0x00008000UL
#define PMB_TXSCP_SOFTWARE_RESET_6_0_WIDTH      1
#define PMB_TXSCP_SOFTWARE_RESET_6_0_SHIFT      15
#define PMB_TXSCP_SOFTWARE_RESET_6_0_SIGNED     0

#define PMB_TXSCP_RESAMP_CLEAR_PHASE_6_0_MASK   0x00010000UL
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_6_0_WIDTH  1
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_6_0_SHIFT  16
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_6_0_SIGNED 0

#define PMB_TXSCP_MIXER_CLEAR_PHASE_6_0_MASK    0x00020000UL
#define PMB_TXSCP_MIXER_CLEAR_PHASE_6_0_WIDTH   1
#define PMB_TXSCP_MIXER_CLEAR_PHASE_6_0_SHIFT   17
#define PMB_TXSCP_MIXER_CLEAR_PHASE_6_0_SIGNED  0

#define PMB_TXSCP_SOFTWARE_RESET_7_0_MASK       0x00040000UL
#define PMB_TXSCP_SOFTWARE_RESET_7_0_WIDTH      1
#define PMB_TXSCP_SOFTWARE_RESET_7_0_SHIFT      18
#define PMB_TXSCP_SOFTWARE_RESET_7_0_SIGNED     0

#define PMB_TXSCP_RESAMP_CLEAR_PHASE_7_0_MASK   0x00080000UL
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_7_0_WIDTH  1
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_7_0_SHIFT  19
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_7_0_SIGNED 0

#define PMB_TXSCP_MIXER_CLEAR_PHASE_7_0_MASK    0x00100000UL
#define PMB_TXSCP_MIXER_CLEAR_PHASE_7_0_WIDTH   1
#define PMB_TXSCP_MIXER_CLEAR_PHASE_7_0_SHIFT   20
#define PMB_TXSCP_MIXER_CLEAR_PHASE_7_0_SIGNED  0

#define PMB_TXSCP_SOFTWARE_RESET_8_0_MASK       0x00200000UL
#define PMB_TXSCP_SOFTWARE_RESET_8_0_WIDTH      1
#define PMB_TXSCP_SOFTWARE_RESET_8_0_SHIFT      21
#define PMB_TXSCP_SOFTWARE_RESET_8_0_SIGNED     0

#define PMB_TXSCP_RESAMP_CLEAR_PHASE_8_0_MASK   0x00400000UL
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_8_0_WIDTH  1
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_8_0_SHIFT  22
#define PMB_TXSCP_RESAMP_CLEAR_PHASE_8_0_SIGNED 0

#define PMB_TXSCP_MIXER_CLEAR_PHASE_8_0_MASK    0x00800000UL
#define PMB_TXSCP_MIXER_CLEAR_PHASE_8_0_WIDTH   1
#define PMB_TXSCP_MIXER_CLEAR_PHASE_8_0_SHIFT   23
#define PMB_TXSCP_MIXER_CLEAR_PHASE_8_0_SIGNED  0

/* Register TXSCP_PACKET_SETTINGS_0 (PMR_TXSCP) */
#define PMB_TXSCP_PACKET_SETTINGS_0                0x000C
#define ABS_PMB_TXSCP_PACKET_SETTINGS_0            0xA501A80CUL

#define PMB_TXSCP_SBW_SELECTION_0_MASK             0x00000003UL
#define PMB_TXSCP_SBW_SELECTION_0_WIDTH            2
#define PMB_TXSCP_SBW_SELECTION_0_SHIFT            0
#define PMB_TXSCP_SBW_SELECTION_0_SIGNED           0

#define PMB_TXSCP_MVAVG_ENABLE_0_MASK              0x0000000CUL
#define PMB_TXSCP_MVAVG_ENABLE_0_WIDTH             2
#define PMB_TXSCP_MVAVG_ENABLE_0_SHIFT             2
#define PMB_TXSCP_MVAVG_ENABLE_0_SIGNED            0

#define PMB_TXSCP_CFR_MAGNITUDE_THRESHOLD_0_MASK   0x00FFF000UL
#define PMB_TXSCP_CFR_MAGNITUDE_THRESHOLD_0_WIDTH  12
#define PMB_TXSCP_CFR_MAGNITUDE_THRESHOLD_0_SHIFT  12
#define PMB_TXSCP_CFR_MAGNITUDE_THRESHOLD_0_SIGNED 0

/* Register TXSCP_PWR_SETTINGS (PMR_TXSCP) */
#define PMB_TXSCP_PWR_SETTINGS                        0x0010
#define ABS_PMB_TXSCP_PWR_SETTINGS                    0xA501A810UL

#define PMB_TXSCP_TXPOWER_GAIN_ANGLE_LUT_INDEX_MASK   0x0000000FUL
#define PMB_TXSCP_TXPOWER_GAIN_ANGLE_LUT_INDEX_WIDTH  4
#define PMB_TXSCP_TXPOWER_GAIN_ANGLE_LUT_INDEX_SHIFT  0
#define PMB_TXSCP_TXPOWER_GAIN_ANGLE_LUT_INDEX_SIGNED 0

#define PMB_TXSCP_TXPOWER_DPD_LUT_INDEX_MASK          0x000000F0UL
#define PMB_TXSCP_TXPOWER_DPD_LUT_INDEX_WIDTH         4
#define PMB_TXSCP_TXPOWER_DPD_LUT_INDEX_SHIFT         4
#define PMB_TXSCP_TXPOWER_DPD_LUT_INDEX_SIGNED        0

/* Register TXSCP_RESAMP_COEFF0_0 (PMR_TXSCP) */
#define PMB_TXSCP_RESAMP_COEFF0_0     0x0014
#define ABS_PMB_TXSCP_RESAMP_COEFF0_0 0xA501A814UL

#define PMB_TXSCP_OR1_OR31_0_MASK     0x00000FFCUL
#define PMB_TXSCP_OR1_OR31_0_WIDTH    10
#define PMB_TXSCP_OR1_OR31_0_SHIFT    2
#define PMB_TXSCP_OR1_OR31_0_SIGNED   0

#define PMB_TXSCP_OR0_OR32_0_MASK     0x00FFC000UL
#define PMB_TXSCP_OR0_OR32_0_WIDTH    10
#define PMB_TXSCP_OR0_OR32_0_SHIFT    14
#define PMB_TXSCP_OR0_OR32_0_SIGNED   0

/* Register TXSCP_RESAMP_COEFF1_0 (PMR_TXSCP) */
#define PMB_TXSCP_RESAMP_COEFF1_0     0x0018
#define ABS_PMB_TXSCP_RESAMP_COEFF1_0 0xA501A818UL

#define PMB_TXSCP_OR3_OR29_0_MASK     0x00000FFCUL
#define PMB_TXSCP_OR3_OR29_0_WIDTH    10
#define PMB_TXSCP_OR3_OR29_0_SHIFT    2
#define PMB_TXSCP_OR3_OR29_0_SIGNED   0

#define PMB_TXSCP_OR2_OR30_0_MASK     0x00FFC000UL
#define PMB_TXSCP_OR2_OR30_0_WIDTH    10
#define PMB_TXSCP_OR2_OR30_0_SHIFT    14
#define PMB_TXSCP_OR2_OR30_0_SIGNED   0

/* Register TXSCP_RESAMP_COEFF2_0 (PMR_TXSCP) */
#define PMB_TXSCP_RESAMP_COEFF2_0     0x001C
#define ABS_PMB_TXSCP_RESAMP_COEFF2_0 0xA501A81CUL

#define PMB_TXSCP_OR5_OR27_0_MASK     0x00000FFCUL
#define PMB_TXSCP_OR5_OR27_0_WIDTH    10
#define PMB_TXSCP_OR5_OR27_0_SHIFT    2
#define PMB_TXSCP_OR5_OR27_0_SIGNED   0

#define PMB_TXSCP_OR4_OR28_0_MASK     0x00FFC000UL
#define PMB_TXSCP_OR4_OR28_0_WIDTH    10
#define PMB_TXSCP_OR4_OR28_0_SHIFT    14
#define PMB_TXSCP_OR4_OR28_0_SIGNED   0

/* Register TXSCP_RESAMP_COEFF3_0 (PMR_TXSCP) */
#define PMB_TXSCP_RESAMP_COEFF3_0     0x0020
#define ABS_PMB_TXSCP_RESAMP_COEFF3_0 0xA501A820UL

#define PMB_TXSCP_OR7_OR25_0_MASK     0x00000FFCUL
#define PMB_TXSCP_OR7_OR25_0_WIDTH    10
#define PMB_TXSCP_OR7_OR25_0_SHIFT    2
#define PMB_TXSCP_OR7_OR25_0_SIGNED   0

#define PMB_TXSCP_OR6_OR26_0_MASK     0x00FFC000UL
#define PMB_TXSCP_OR6_OR26_0_WIDTH    10
#define PMB_TXSCP_OR6_OR26_0_SHIFT    14
#define PMB_TXSCP_OR6_OR26_0_SIGNED   0

/* Register TXSCP_RESAMP_COEFF4_0 (PMR_TXSCP) */
#define PMB_TXSCP_RESAMP_COEFF4_0     0x0024
#define ABS_PMB_TXSCP_RESAMP_COEFF4_0 0xA501A824UL

#define PMB_TXSCP_OR9_OR23_0_MASK     0x00000FFCUL
#define PMB_TXSCP_OR9_OR23_0_WIDTH    10
#define PMB_TXSCP_OR9_OR23_0_SHIFT    2
#define PMB_TXSCP_OR9_OR23_0_SIGNED   0

#define PMB_TXSCP_OR8_OR24_0_MASK     0x00FFC000UL
#define PMB_TXSCP_OR8_OR24_0_WIDTH    10
#define PMB_TXSCP_OR8_OR24_0_SHIFT    14
#define PMB_TXSCP_OR8_OR24_0_SIGNED   0

/* Register TXSCP_RESAMP_COEFF5_0 (PMR_TXSCP) */
#define PMB_TXSCP_RESAMP_COEFF5_0     0x0028
#define ABS_PMB_TXSCP_RESAMP_COEFF5_0 0xA501A828UL

#define PMB_TXSCP_OR11_OR21_0_MASK    0x00000FFCUL
#define PMB_TXSCP_OR11_OR21_0_WIDTH   10
#define PMB_TXSCP_OR11_OR21_0_SHIFT   2
#define PMB_TXSCP_OR11_OR21_0_SIGNED  0

#define PMB_TXSCP_OR10_OR22_0_MASK    0x00FFC000UL
#define PMB_TXSCP_OR10_OR22_0_WIDTH   10
#define PMB_TXSCP_OR10_OR22_0_SHIFT   14
#define PMB_TXSCP_OR10_OR22_0_SIGNED  0

/* Register TXSCP_RESAMP_COEFF6_0 (PMR_TXSCP) */
#define PMB_TXSCP_RESAMP_COEFF6_0     0x002C
#define ABS_PMB_TXSCP_RESAMP_COEFF6_0 0xA501A82CUL

#define PMB_TXSCP_OR13_OR19_0_MASK    0x00000FFCUL
#define PMB_TXSCP_OR13_OR19_0_WIDTH   10
#define PMB_TXSCP_OR13_OR19_0_SHIFT   2
#define PMB_TXSCP_OR13_OR19_0_SIGNED  0

#define PMB_TXSCP_OR12_OR20_0_MASK    0x00FFC000UL
#define PMB_TXSCP_OR12_OR20_0_WIDTH   10
#define PMB_TXSCP_OR12_OR20_0_SHIFT   14
#define PMB_TXSCP_OR12_OR20_0_SIGNED  0

/* Register TXSCP_RESAMP_COEFF7_0 (PMR_TXSCP) */
#define PMB_TXSCP_RESAMP_COEFF7_0     0x0030
#define ABS_PMB_TXSCP_RESAMP_COEFF7_0 0xA501A830UL

#define PMB_TXSCP_OR15_OR17_0_MASK    0x00000FFCUL
#define PMB_TXSCP_OR15_OR17_0_WIDTH   10
#define PMB_TXSCP_OR15_OR17_0_SHIFT   2
#define PMB_TXSCP_OR15_OR17_0_SIGNED  0

#define PMB_TXSCP_OR14_OR18_0_MASK    0x00FFC000UL
#define PMB_TXSCP_OR14_OR18_0_WIDTH   10
#define PMB_TXSCP_OR14_OR18_0_SHIFT   14
#define PMB_TXSCP_OR14_OR18_0_SIGNED  0

/* Register TXSCP_RESAMP_COEFF8_0 (PMR_TXSCP) */
#define PMB_TXSCP_RESAMP_COEFF8_0     0x0034
#define ABS_PMB_TXSCP_RESAMP_COEFF8_0 0xA501A834UL

#define PMB_TXSCP_OR16_0_MASK         0x00FFC000UL
#define PMB_TXSCP_OR16_0_WIDTH        10
#define PMB_TXSCP_OR16_0_SHIFT        14
#define PMB_TXSCP_OR16_0_SIGNED       0

/* Register TXSCP_INTERP_COEFF0_0 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF0_0     0x0038
#define ABS_PMB_TXSCP_INTERP_COEFF0_0 0xA501A838UL

#define PMB_TXSCP_B3_0_MASK           0x00000FFCUL
#define PMB_TXSCP_B3_0_WIDTH          10
#define PMB_TXSCP_B3_0_SHIFT          2
#define PMB_TXSCP_B3_0_SIGNED         0

#define PMB_TXSCP_B1_0_MASK           0x00FFC000UL
#define PMB_TXSCP_B1_0_WIDTH          10
#define PMB_TXSCP_B1_0_SHIFT          14
#define PMB_TXSCP_B1_0_SIGNED         0

/* Register TXSCP_INTERP_COEFF1_0 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF1_0     0x003C
#define ABS_PMB_TXSCP_INTERP_COEFF1_0 0xA501A83CUL

#define PMB_TXSCP_B7_0_MASK           0x00000FFCUL
#define PMB_TXSCP_B7_0_WIDTH          10
#define PMB_TXSCP_B7_0_SHIFT          2
#define PMB_TXSCP_B7_0_SIGNED         0

#define PMB_TXSCP_B5_0_MASK           0x00FFC000UL
#define PMB_TXSCP_B5_0_WIDTH          10
#define PMB_TXSCP_B5_0_SHIFT          14
#define PMB_TXSCP_B5_0_SIGNED         0

/* Register TXSCP_INTERP_COEFF2_0 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF2_0     0x0040
#define ABS_PMB_TXSCP_INTERP_COEFF2_0 0xA501A840UL

#define PMB_TXSCP_B11_0_MASK          0x00000FFCUL
#define PMB_TXSCP_B11_0_WIDTH         10
#define PMB_TXSCP_B11_0_SHIFT         2
#define PMB_TXSCP_B11_0_SIGNED        0

#define PMB_TXSCP_B9_0_MASK           0x00FFC000UL
#define PMB_TXSCP_B9_0_WIDTH          10
#define PMB_TXSCP_B9_0_SHIFT          14
#define PMB_TXSCP_B9_0_SIGNED         0

/* Register TXSCP_INTERP_COEFF3_0 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF3_0     0x0044
#define ABS_PMB_TXSCP_INTERP_COEFF3_0 0xA501A844UL

#define PMB_TXSCP_B15_0_MASK          0x00000FFCUL
#define PMB_TXSCP_B15_0_WIDTH         10
#define PMB_TXSCP_B15_0_SHIFT         2
#define PMB_TXSCP_B15_0_SIGNED        0

#define PMB_TXSCP_B13_0_MASK          0x00FFC000UL
#define PMB_TXSCP_B13_0_WIDTH         10
#define PMB_TXSCP_B13_0_SHIFT         14
#define PMB_TXSCP_B13_0_SIGNED        0

/* Register TXSCP_INTERP_COEFF4_0 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF4_0     0x0048
#define ABS_PMB_TXSCP_INTERP_COEFF4_0 0xA501A848UL

#define PMB_TXSCP_B19_0_MASK          0x00000FFCUL
#define PMB_TXSCP_B19_0_WIDTH         10
#define PMB_TXSCP_B19_0_SHIFT         2
#define PMB_TXSCP_B19_0_SIGNED        0

#define PMB_TXSCP_B17_0_MASK          0x00FFC000UL
#define PMB_TXSCP_B17_0_WIDTH         10
#define PMB_TXSCP_B17_0_SHIFT         14
#define PMB_TXSCP_B17_0_SIGNED        0

/* Register TXSCP_INTERP_COEFF0_1 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF0_1     0x004C
#define ABS_PMB_TXSCP_INTERP_COEFF0_1 0xA501A84CUL

#define PMB_TXSCP_B3_1_MASK           0x00000FFCUL
#define PMB_TXSCP_B3_1_WIDTH          10
#define PMB_TXSCP_B3_1_SHIFT          2
#define PMB_TXSCP_B3_1_SIGNED         0

#define PMB_TXSCP_B1_1_MASK           0x00FFC000UL
#define PMB_TXSCP_B1_1_WIDTH          10
#define PMB_TXSCP_B1_1_SHIFT          14
#define PMB_TXSCP_B1_1_SIGNED         0

/* Register TXSCP_INTERP_COEFF1_1 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF1_1     0x0050
#define ABS_PMB_TXSCP_INTERP_COEFF1_1 0xA501A850UL

#define PMB_TXSCP_B7_1_MASK           0x00000FFCUL
#define PMB_TXSCP_B7_1_WIDTH          10
#define PMB_TXSCP_B7_1_SHIFT          2
#define PMB_TXSCP_B7_1_SIGNED         0

#define PMB_TXSCP_B5_1_MASK           0x00FFC000UL
#define PMB_TXSCP_B5_1_WIDTH          10
#define PMB_TXSCP_B5_1_SHIFT          14
#define PMB_TXSCP_B5_1_SIGNED         0

/* Register TXSCP_INTERP_COEFF2_1 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF2_1     0x0054
#define ABS_PMB_TXSCP_INTERP_COEFF2_1 0xA501A854UL

#define PMB_TXSCP_B11_1_MASK          0x00000FFCUL
#define PMB_TXSCP_B11_1_WIDTH         10
#define PMB_TXSCP_B11_1_SHIFT         2
#define PMB_TXSCP_B11_1_SIGNED        0

#define PMB_TXSCP_B9_1_MASK           0x00FFC000UL
#define PMB_TXSCP_B9_1_WIDTH          10
#define PMB_TXSCP_B9_1_SHIFT          14
#define PMB_TXSCP_B9_1_SIGNED         0

/* Register TXSCP_INTERP_COEFF3_1 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF3_1     0x0058
#define ABS_PMB_TXSCP_INTERP_COEFF3_1 0xA501A858UL

#define PMB_TXSCP_B15_1_MASK          0x00000FFCUL
#define PMB_TXSCP_B15_1_WIDTH         10
#define PMB_TXSCP_B15_1_SHIFT         2
#define PMB_TXSCP_B15_1_SIGNED        0

#define PMB_TXSCP_B13_1_MASK          0x00FFC000UL
#define PMB_TXSCP_B13_1_WIDTH         10
#define PMB_TXSCP_B13_1_SHIFT         14
#define PMB_TXSCP_B13_1_SIGNED        0

/* Register TXSCP_INTERP_COEFF4_1 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF4_1     0x005C
#define ABS_PMB_TXSCP_INTERP_COEFF4_1 0xA501A85CUL

#define PMB_TXSCP_B19_1_MASK          0x00000FFCUL
#define PMB_TXSCP_B19_1_WIDTH         10
#define PMB_TXSCP_B19_1_SHIFT         2
#define PMB_TXSCP_B19_1_SIGNED        0

#define PMB_TXSCP_B17_1_MASK          0x00FFC000UL
#define PMB_TXSCP_B17_1_WIDTH         10
#define PMB_TXSCP_B17_1_SHIFT         14
#define PMB_TXSCP_B17_1_SIGNED        0

/* Register TXSCP_INTERP_COEFF0_2 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF0_2     0x0060
#define ABS_PMB_TXSCP_INTERP_COEFF0_2 0xA501A860UL

#define PMB_TXSCP_B3_2_MASK           0x00000FFCUL
#define PMB_TXSCP_B3_2_WIDTH          10
#define PMB_TXSCP_B3_2_SHIFT          2
#define PMB_TXSCP_B3_2_SIGNED         0

#define PMB_TXSCP_B1_2_MASK           0x00FFC000UL
#define PMB_TXSCP_B1_2_WIDTH          10
#define PMB_TXSCP_B1_2_SHIFT          14
#define PMB_TXSCP_B1_2_SIGNED         0

/* Register TXSCP_INTERP_COEFF1_2 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF1_2     0x0064
#define ABS_PMB_TXSCP_INTERP_COEFF1_2 0xA501A864UL

#define PMB_TXSCP_B7_2_MASK           0x00000FFCUL
#define PMB_TXSCP_B7_2_WIDTH          10
#define PMB_TXSCP_B7_2_SHIFT          2
#define PMB_TXSCP_B7_2_SIGNED         0

#define PMB_TXSCP_B5_2_MASK           0x00FFC000UL
#define PMB_TXSCP_B5_2_WIDTH          10
#define PMB_TXSCP_B5_2_SHIFT          14
#define PMB_TXSCP_B5_2_SIGNED         0

/* Register TXSCP_INTERP_COEFF2_2 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF2_2     0x0068
#define ABS_PMB_TXSCP_INTERP_COEFF2_2 0xA501A868UL

#define PMB_TXSCP_B11_2_MASK          0x00000FFCUL
#define PMB_TXSCP_B11_2_WIDTH         10
#define PMB_TXSCP_B11_2_SHIFT         2
#define PMB_TXSCP_B11_2_SIGNED        0

#define PMB_TXSCP_B9_2_MASK           0x00FFC000UL
#define PMB_TXSCP_B9_2_WIDTH          10
#define PMB_TXSCP_B9_2_SHIFT          14
#define PMB_TXSCP_B9_2_SIGNED         0

/* Register TXSCP_INTERP_COEFF3_2 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF3_2     0x006C
#define ABS_PMB_TXSCP_INTERP_COEFF3_2 0xA501A86CUL

#define PMB_TXSCP_B15_2_MASK          0x00000FFCUL
#define PMB_TXSCP_B15_2_WIDTH         10
#define PMB_TXSCP_B15_2_SHIFT         2
#define PMB_TXSCP_B15_2_SIGNED        0

#define PMB_TXSCP_B13_2_MASK          0x00FFC000UL
#define PMB_TXSCP_B13_2_WIDTH         10
#define PMB_TXSCP_B13_2_SHIFT         14
#define PMB_TXSCP_B13_2_SIGNED        0

/* Register TXSCP_INTERP_COEFF4_2 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF4_2     0x0070
#define ABS_PMB_TXSCP_INTERP_COEFF4_2 0xA501A870UL

#define PMB_TXSCP_B19_2_MASK          0x00000FFCUL
#define PMB_TXSCP_B19_2_WIDTH         10
#define PMB_TXSCP_B19_2_SHIFT         2
#define PMB_TXSCP_B19_2_SIGNED        0

#define PMB_TXSCP_B17_2_MASK          0x00FFC000UL
#define PMB_TXSCP_B17_2_WIDTH         10
#define PMB_TXSCP_B17_2_SHIFT         14
#define PMB_TXSCP_B17_2_SIGNED        0

/* Register TXSCP_INTERP_COEFF0_3 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF0_3     0x0074
#define ABS_PMB_TXSCP_INTERP_COEFF0_3 0xA501A874UL

#define PMB_TXSCP_B3_3_MASK           0x00000FFCUL
#define PMB_TXSCP_B3_3_WIDTH          10
#define PMB_TXSCP_B3_3_SHIFT          2
#define PMB_TXSCP_B3_3_SIGNED         0

#define PMB_TXSCP_B1_3_MASK           0x00FFC000UL
#define PMB_TXSCP_B1_3_WIDTH          10
#define PMB_TXSCP_B1_3_SHIFT          14
#define PMB_TXSCP_B1_3_SIGNED         0

/* Register TXSCP_INTERP_COEFF1_3 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF1_3     0x0078
#define ABS_PMB_TXSCP_INTERP_COEFF1_3 0xA501A878UL

#define PMB_TXSCP_B7_3_MASK           0x00000FFCUL
#define PMB_TXSCP_B7_3_WIDTH          10
#define PMB_TXSCP_B7_3_SHIFT          2
#define PMB_TXSCP_B7_3_SIGNED         0

#define PMB_TXSCP_B5_3_MASK           0x00FFC000UL
#define PMB_TXSCP_B5_3_WIDTH          10
#define PMB_TXSCP_B5_3_SHIFT          14
#define PMB_TXSCP_B5_3_SIGNED         0

/* Register TXSCP_INTERP_COEFF2_3 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF2_3     0x007C
#define ABS_PMB_TXSCP_INTERP_COEFF2_3 0xA501A87CUL

#define PMB_TXSCP_B11_3_MASK          0x00000FFCUL
#define PMB_TXSCP_B11_3_WIDTH         10
#define PMB_TXSCP_B11_3_SHIFT         2
#define PMB_TXSCP_B11_3_SIGNED        0

#define PMB_TXSCP_B9_3_MASK           0x00FFC000UL
#define PMB_TXSCP_B9_3_WIDTH          10
#define PMB_TXSCP_B9_3_SHIFT          14
#define PMB_TXSCP_B9_3_SIGNED         0

/* Register TXSCP_INTERP_COEFF3_3 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF3_3     0x0080
#define ABS_PMB_TXSCP_INTERP_COEFF3_3 0xA501A880UL

#define PMB_TXSCP_B15_3_MASK          0x00000FFCUL
#define PMB_TXSCP_B15_3_WIDTH         10
#define PMB_TXSCP_B15_3_SHIFT         2
#define PMB_TXSCP_B15_3_SIGNED        0

#define PMB_TXSCP_B13_3_MASK          0x00FFC000UL
#define PMB_TXSCP_B13_3_WIDTH         10
#define PMB_TXSCP_B13_3_SHIFT         14
#define PMB_TXSCP_B13_3_SIGNED        0

/* Register TXSCP_INTERP_COEFF4_3 (PMR_TXSCP) */
#define PMB_TXSCP_INTERP_COEFF4_3     0x0084
#define ABS_PMB_TXSCP_INTERP_COEFF4_3 0xA501A884UL

#define PMB_TXSCP_B19_3_MASK          0x00000FFCUL
#define PMB_TXSCP_B19_3_WIDTH         10
#define PMB_TXSCP_B19_3_SHIFT         2
#define PMB_TXSCP_B19_3_SIGNED        0

#define PMB_TXSCP_B17_3_MASK          0x00FFC000UL
#define PMB_TXSCP_B17_3_WIDTH         10
#define PMB_TXSCP_B17_3_SHIFT         14
#define PMB_TXSCP_B17_3_SIGNED        0

/* Register TXSCP_OUTPUT_CTRL_0 (PMR_TXSCP) */
#define PMB_TXSCP_OUTPUT_CTRL_0        0x0088
#define ABS_PMB_TXSCP_OUTPUT_CTRL_0    0xA501A888UL

#define PMB_TXSCP_DEBUG_DACEN_0_MASK   0x00000001UL
#define PMB_TXSCP_DEBUG_DACEN_0_WIDTH  1
#define PMB_TXSCP_DEBUG_DACEN_0_SHIFT  0
#define PMB_TXSCP_DEBUG_DACEN_0_SIGNED 0

#define PMB_TXSCP_DEBUG_DIGEN_0_MASK   0x00000002UL
#define PMB_TXSCP_DEBUG_DIGEN_0_WIDTH  1
#define PMB_TXSCP_DEBUG_DIGEN_0_SHIFT  1
#define PMB_TXSCP_DEBUG_DIGEN_0_SIGNED 0

#define PMB_TXSCP_DEBUG_DWELL_0_MASK   0x0000001CUL
#define PMB_TXSCP_DEBUG_DWELL_0_WIDTH  3
#define PMB_TXSCP_DEBUG_DWELL_0_SHIFT  2
#define PMB_TXSCP_DEBUG_DWELL_0_SIGNED 0

#define PMB_TXSCP_FORMAT_0_MASK        0x00000020UL
#define PMB_TXSCP_FORMAT_0_WIDTH       1
#define PMB_TXSCP_FORMAT_0_SHIFT       5
#define PMB_TXSCP_FORMAT_0_SIGNED      0

#define PMB_TXSCP_DESTINATION_0_MASK   0x000000C0UL
#define PMB_TXSCP_DESTINATION_0_WIDTH  2
#define PMB_TXSCP_DESTINATION_0_SHIFT  6
#define PMB_TXSCP_DESTINATION_0_SIGNED 0

#define PMB_TXSCP_DAC_HOLDOFF_0_MASK   0x00000F00UL
#define PMB_TXSCP_DAC_HOLDOFF_0_WIDTH  4
#define PMB_TXSCP_DAC_HOLDOFF_0_SHIFT  8
#define PMB_TXSCP_DAC_HOLDOFF_0_SIGNED 0

#define PMB_TXSCP_DEBUG_0_MASK         0x00003000UL
#define PMB_TXSCP_DEBUG_0_WIDTH        2
#define PMB_TXSCP_DEBUG_0_SHIFT        12
#define PMB_TXSCP_DEBUG_0_SIGNED       0

#define PMB_TXSCP_DAC_DELAY_0_MASK     0x00FFC000UL
#define PMB_TXSCP_DAC_DELAY_0_WIDTH    10
#define PMB_TXSCP_DAC_DELAY_0_SHIFT    14
#define PMB_TXSCP_DAC_DELAY_0_SIGNED   0

/* Register TXSCP_BASE_VAL_0 (PMR_TXSCP) */
#define PMB_TXSCP_BASE_VAL_0     0x008C
#define ABS_PMB_TXSCP_BASE_VAL_0 0xA501A88CUL

#define PMB_TXSCP_BASE_0_MASK    0x00E00000UL
#define PMB_TXSCP_BASE_0_WIDTH   3
#define PMB_TXSCP_BASE_0_SHIFT   21
#define PMB_TXSCP_BASE_0_SIGNED  0

/* Register TXSCP_FACTOR_VAL_0 (PMR_TXSCP) */
#define PMB_TXSCP_FACTOR_VAL_0     0x0090
#define ABS_PMB_TXSCP_FACTOR_VAL_0 0xA501A890UL

#define PMB_TXSCP_CONTROL_0_MASK   0x00FFFFFFUL
#define PMB_TXSCP_CONTROL_0_WIDTH  24
#define PMB_TXSCP_CONTROL_0_SHIFT  0
#define PMB_TXSCP_CONTROL_0_SIGNED 0

/* Register TXSCP_MIXER_LO_BASE_0 (PMR_TXSCP) */
#define PMB_TXSCP_MIXER_LO_BASE_0      0x0094
#define ABS_PMB_TXSCP_MIXER_LO_BASE_0  0xA501A894UL

#define PMB_TXSCP_MIX_LO_BASE_0_MASK   0x00E00000UL
#define PMB_TXSCP_MIX_LO_BASE_0_WIDTH  3
#define PMB_TXSCP_MIX_LO_BASE_0_SHIFT  21
#define PMB_TXSCP_MIX_LO_BASE_0_SIGNED 0

/* Register TXSCP_MIXER_LO_CONTROL_0 (PMR_TXSCP) */
#define PMB_TXSCP_MIXER_LO_CONTROL_0      0x0098
#define ABS_PMB_TXSCP_MIXER_LO_CONTROL_0  0xA501A898UL

#define PMB_TXSCP_MIX_LO_CONTROL_0_MASK   0x00FFFFFFUL
#define PMB_TXSCP_MIX_LO_CONTROL_0_WIDTH  24
#define PMB_TXSCP_MIX_LO_CONTROL_0_SHIFT  0
#define PMB_TXSCP_MIX_LO_CONTROL_0_SIGNED 0

/* Register TXSCP_BASE_VAL_1 (PMR_TXSCP) */
#define PMB_TXSCP_BASE_VAL_1     0x009C
#define ABS_PMB_TXSCP_BASE_VAL_1 0xA501A89CUL

#define PMB_TXSCP_BASE_1_MASK    0x00E00000UL
#define PMB_TXSCP_BASE_1_WIDTH   3
#define PMB_TXSCP_BASE_1_SHIFT   21
#define PMB_TXSCP_BASE_1_SIGNED  0

/* Register TXSCP_FACTOR_VAL_1 (PMR_TXSCP) */
#define PMB_TXSCP_FACTOR_VAL_1     0x00A0
#define ABS_PMB_TXSCP_FACTOR_VAL_1 0xA501A8A0UL

#define PMB_TXSCP_CONTROL_1_MASK   0x00FFFFFFUL
#define PMB_TXSCP_CONTROL_1_WIDTH  24
#define PMB_TXSCP_CONTROL_1_SHIFT  0
#define PMB_TXSCP_CONTROL_1_SIGNED 0

/* Register TXSCP_MIXER_LO_BASE_1 (PMR_TXSCP) */
#define PMB_TXSCP_MIXER_LO_BASE_1      0x00A4
#define ABS_PMB_TXSCP_MIXER_LO_BASE_1  0xA501A8A4UL

#define PMB_TXSCP_MIX_LO_BASE_1_MASK   0x00E00000UL
#define PMB_TXSCP_MIX_LO_BASE_1_WIDTH  3
#define PMB_TXSCP_MIX_LO_BASE_1_SHIFT  21
#define PMB_TXSCP_MIX_LO_BASE_1_SIGNED 0

/* Register TXSCP_MIXER_LO_CONTROL_1 (PMR_TXSCP) */
#define PMB_TXSCP_MIXER_LO_CONTROL_1      0x00A8
#define ABS_PMB_TXSCP_MIXER_LO_CONTROL_1  0xA501A8A8UL

#define PMB_TXSCP_MIX_LO_CONTROL_1_MASK   0x00FFFFFFUL
#define PMB_TXSCP_MIX_LO_CONTROL_1_WIDTH  24
#define PMB_TXSCP_MIX_LO_CONTROL_1_SHIFT  0
#define PMB_TXSCP_MIX_LO_CONTROL_1_SIGNED 0

/* Register TXSCP_BASE_VAL_2 (PMR_TXSCP) */
#define PMB_TXSCP_BASE_VAL_2     0x00AC
#define ABS_PMB_TXSCP_BASE_VAL_2 0xA501A8ACUL

#define PMB_TXSCP_BASE_2_MASK    0x00E00000UL
#define PMB_TXSCP_BASE_2_WIDTH   3
#define PMB_TXSCP_BASE_2_SHIFT   21
#define PMB_TXSCP_BASE_2_SIGNED  0

/* Register TXSCP_FACTOR_VAL_2 (PMR_TXSCP) */
#define PMB_TXSCP_FACTOR_VAL_2     0x00B0
#define ABS_PMB_TXSCP_FACTOR_VAL_2 0xA501A8B0UL

#define PMB_TXSCP_CONTROL_2_MASK   0x00FFFFFFUL
#define PMB_TXSCP_CONTROL_2_WIDTH  24
#define PMB_TXSCP_CONTROL_2_SHIFT  0
#define PMB_TXSCP_CONTROL_2_SIGNED 0

/* Register TXSCP_MIXER_LO_BASE_2 (PMR_TXSCP) */
#define PMB_TXSCP_MIXER_LO_BASE_2      0x00B4
#define ABS_PMB_TXSCP_MIXER_LO_BASE_2  0xA501A8B4UL

#define PMB_TXSCP_MIX_LO_BASE_2_MASK   0x00E00000UL
#define PMB_TXSCP_MIX_LO_BASE_2_WIDTH  3
#define PMB_TXSCP_MIX_LO_BASE_2_SHIFT  21
#define PMB_TXSCP_MIX_LO_BASE_2_SIGNED 0

/* Register TXSCP_MIXER_LO_CONTROL_2 (PMR_TXSCP) */
#define PMB_TXSCP_MIXER_LO_CONTROL_2      0x00B8
#define ABS_PMB_TXSCP_MIXER_LO_CONTROL_2  0xA501A8B8UL

#define PMB_TXSCP_MIX_LO_CONTROL_2_MASK   0x00FFFFFFUL
#define PMB_TXSCP_MIX_LO_CONTROL_2_WIDTH  24
#define PMB_TXSCP_MIX_LO_CONTROL_2_SHIFT  0
#define PMB_TXSCP_MIX_LO_CONTROL_2_SIGNED 0

/* Register TXSCP_BASE_VAL_3 (PMR_TXSCP) */
#define PMB_TXSCP_BASE_VAL_3     0x00BC
#define ABS_PMB_TXSCP_BASE_VAL_3 0xA501A8BCUL

#define PMB_TXSCP_BASE_3_MASK    0x00E00000UL
#define PMB_TXSCP_BASE_3_WIDTH   3
#define PMB_TXSCP_BASE_3_SHIFT   21
#define PMB_TXSCP_BASE_3_SIGNED  0

/* Register TXSCP_FACTOR_VAL_3 (PMR_TXSCP) */
#define PMB_TXSCP_FACTOR_VAL_3     0x00C0
#define ABS_PMB_TXSCP_FACTOR_VAL_3 0xA501A8C0UL

#define PMB_TXSCP_CONTROL_3_MASK   0x00FFFFFFUL
#define PMB_TXSCP_CONTROL_3_WIDTH  24
#define PMB_TXSCP_CONTROL_3_SHIFT  0
#define PMB_TXSCP_CONTROL_3_SIGNED 0

/* Register TXSCP_MIXER_LO_BASE_3 (PMR_TXSCP) */
#define PMB_TXSCP_MIXER_LO_BASE_3      0x00C4
#define ABS_PMB_TXSCP_MIXER_LO_BASE_3  0xA501A8C4UL

#define PMB_TXSCP_MIX_LO_BASE_3_MASK   0x00E00000UL
#define PMB_TXSCP_MIX_LO_BASE_3_WIDTH  3
#define PMB_TXSCP_MIX_LO_BASE_3_SHIFT  21
#define PMB_TXSCP_MIX_LO_BASE_3_SIGNED 0

/* Register TXSCP_MIXER_LO_CONTROL_3 (PMR_TXSCP) */
#define PMB_TXSCP_MIXER_LO_CONTROL_3      0x00C8
#define ABS_PMB_TXSCP_MIXER_LO_CONTROL_3  0xA501A8C8UL

#define PMB_TXSCP_MIX_LO_CONTROL_3_MASK   0x00FFFFFFUL
#define PMB_TXSCP_MIX_LO_CONTROL_3_WIDTH  24
#define PMB_TXSCP_MIX_LO_CONTROL_3_SHIFT  0
#define PMB_TXSCP_MIX_LO_CONTROL_3_SIGNED 0

/* Register TXSCP_GAIN_ANGLE_COARSE (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_COARSE        0x00CC
#define ABS_PMB_TXSCP_GAIN_ANGLE_COARSE    0xA501A8CCUL

#define PMB_TXSCP_FC_TO_FSDAC_RATIO_MASK   0x000FFFFFUL
#define PMB_TXSCP_FC_TO_FSDAC_RATIO_WIDTH  20
#define PMB_TXSCP_FC_TO_FSDAC_RATIO_SHIFT  0
#define PMB_TXSCP_FC_TO_FSDAC_RATIO_SIGNED 0

#define PMB_TXSCP_GA_COARSE_GAIN_MASK      0x00C00000UL
#define PMB_TXSCP_GA_COARSE_GAIN_WIDTH     2
#define PMB_TXSCP_GA_COARSE_GAIN_SHIFT     22
#define PMB_TXSCP_GA_COARSE_GAIN_SIGNED    0

/* Register TXSCP_GAIN_ANGLE_FINE_I_0 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_I_0     0x00D0
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_I_0 0xA501A8D0UL

#define PMB_TXSCP_GA_I_GAIN_0_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_I_GAIN_0_WIDTH       11
#define PMB_TXSCP_GA_I_GAIN_0_SHIFT       13
#define PMB_TXSCP_GA_I_GAIN_0_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_FINE_Q_0 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_Q_0     0x00D4
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_Q_0 0xA501A8D4UL

#define PMB_TXSCP_GA_Q_GAIN_0_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_Q_GAIN_0_WIDTH       11
#define PMB_TXSCP_GA_Q_GAIN_0_SHIFT       13
#define PMB_TXSCP_GA_Q_GAIN_0_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_IQ_0 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_IQ_0         0x00D8
#define ABS_PMB_TXSCP_GAIN_ANGLE_IQ_0     0xA501A8D8UL

#define PMB_TXSCP_GA_I_TO_Q_GAIN_0_MASK   0x00FFE000UL
#define PMB_TXSCP_GA_I_TO_Q_GAIN_0_WIDTH  11
#define PMB_TXSCP_GA_I_TO_Q_GAIN_0_SHIFT  13
#define PMB_TXSCP_GA_I_TO_Q_GAIN_0_SIGNED 0

/* Register TXSCP_GAIN_ANGLE_FINE_I_1 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_I_1     0x00DC
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_I_1 0xA501A8DCUL

#define PMB_TXSCP_GA_I_GAIN_1_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_I_GAIN_1_WIDTH       11
#define PMB_TXSCP_GA_I_GAIN_1_SHIFT       13
#define PMB_TXSCP_GA_I_GAIN_1_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_FINE_Q_1 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_Q_1     0x00E0
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_Q_1 0xA501A8E0UL

#define PMB_TXSCP_GA_Q_GAIN_1_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_Q_GAIN_1_WIDTH       11
#define PMB_TXSCP_GA_Q_GAIN_1_SHIFT       13
#define PMB_TXSCP_GA_Q_GAIN_1_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_IQ_1 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_IQ_1         0x00E4
#define ABS_PMB_TXSCP_GAIN_ANGLE_IQ_1     0xA501A8E4UL

#define PMB_TXSCP_GA_I_TO_Q_GAIN_1_MASK   0x00FFE000UL
#define PMB_TXSCP_GA_I_TO_Q_GAIN_1_WIDTH  11
#define PMB_TXSCP_GA_I_TO_Q_GAIN_1_SHIFT  13
#define PMB_TXSCP_GA_I_TO_Q_GAIN_1_SIGNED 0

/* Register TXSCP_GAIN_ANGLE_FINE_I_2 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_I_2     0x00E8
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_I_2 0xA501A8E8UL

#define PMB_TXSCP_GA_I_GAIN_2_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_I_GAIN_2_WIDTH       11
#define PMB_TXSCP_GA_I_GAIN_2_SHIFT       13
#define PMB_TXSCP_GA_I_GAIN_2_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_FINE_Q_2 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_Q_2     0x00EC
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_Q_2 0xA501A8ECUL

#define PMB_TXSCP_GA_Q_GAIN_2_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_Q_GAIN_2_WIDTH       11
#define PMB_TXSCP_GA_Q_GAIN_2_SHIFT       13
#define PMB_TXSCP_GA_Q_GAIN_2_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_IQ_2 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_IQ_2         0x00F0
#define ABS_PMB_TXSCP_GAIN_ANGLE_IQ_2     0xA501A8F0UL

#define PMB_TXSCP_GA_I_TO_Q_GAIN_2_MASK   0x00FFE000UL
#define PMB_TXSCP_GA_I_TO_Q_GAIN_2_WIDTH  11
#define PMB_TXSCP_GA_I_TO_Q_GAIN_2_SHIFT  13
#define PMB_TXSCP_GA_I_TO_Q_GAIN_2_SIGNED 0

/* Register TXSCP_GAIN_ANGLE_FINE_I_3 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_I_3     0x00F4
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_I_3 0xA501A8F4UL

#define PMB_TXSCP_GA_I_GAIN_3_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_I_GAIN_3_WIDTH       11
#define PMB_TXSCP_GA_I_GAIN_3_SHIFT       13
#define PMB_TXSCP_GA_I_GAIN_3_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_FINE_Q_3 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_Q_3     0x00F8
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_Q_3 0xA501A8F8UL

#define PMB_TXSCP_GA_Q_GAIN_3_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_Q_GAIN_3_WIDTH       11
#define PMB_TXSCP_GA_Q_GAIN_3_SHIFT       13
#define PMB_TXSCP_GA_Q_GAIN_3_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_IQ_3 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_IQ_3         0x00FC
#define ABS_PMB_TXSCP_GAIN_ANGLE_IQ_3     0xA501A8FCUL

#define PMB_TXSCP_GA_I_TO_Q_GAIN_3_MASK   0x00FFE000UL
#define PMB_TXSCP_GA_I_TO_Q_GAIN_3_WIDTH  11
#define PMB_TXSCP_GA_I_TO_Q_GAIN_3_SHIFT  13
#define PMB_TXSCP_GA_I_TO_Q_GAIN_3_SIGNED 0

/* Register TXSCP_GAIN_ANGLE_FINE_I_4 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_I_4     0x0100
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_I_4 0xA501A900UL

#define PMB_TXSCP_GA_I_GAIN_4_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_I_GAIN_4_WIDTH       11
#define PMB_TXSCP_GA_I_GAIN_4_SHIFT       13
#define PMB_TXSCP_GA_I_GAIN_4_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_FINE_Q_4 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_Q_4     0x0104
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_Q_4 0xA501A904UL

#define PMB_TXSCP_GA_Q_GAIN_4_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_Q_GAIN_4_WIDTH       11
#define PMB_TXSCP_GA_Q_GAIN_4_SHIFT       13
#define PMB_TXSCP_GA_Q_GAIN_4_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_IQ_4 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_IQ_4         0x0108
#define ABS_PMB_TXSCP_GAIN_ANGLE_IQ_4     0xA501A908UL

#define PMB_TXSCP_GA_I_TO_Q_GAIN_4_MASK   0x00FFE000UL
#define PMB_TXSCP_GA_I_TO_Q_GAIN_4_WIDTH  11
#define PMB_TXSCP_GA_I_TO_Q_GAIN_4_SHIFT  13
#define PMB_TXSCP_GA_I_TO_Q_GAIN_4_SIGNED 0

/* Register TXSCP_GAIN_ANGLE_FINE_I_5 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_I_5     0x010C
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_I_5 0xA501A90CUL

#define PMB_TXSCP_GA_I_GAIN_5_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_I_GAIN_5_WIDTH       11
#define PMB_TXSCP_GA_I_GAIN_5_SHIFT       13
#define PMB_TXSCP_GA_I_GAIN_5_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_FINE_Q_5 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_Q_5     0x0110
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_Q_5 0xA501A910UL

#define PMB_TXSCP_GA_Q_GAIN_5_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_Q_GAIN_5_WIDTH       11
#define PMB_TXSCP_GA_Q_GAIN_5_SHIFT       13
#define PMB_TXSCP_GA_Q_GAIN_5_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_IQ_5 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_IQ_5         0x0114
#define ABS_PMB_TXSCP_GAIN_ANGLE_IQ_5     0xA501A914UL

#define PMB_TXSCP_GA_I_TO_Q_GAIN_5_MASK   0x00FFE000UL
#define PMB_TXSCP_GA_I_TO_Q_GAIN_5_WIDTH  11
#define PMB_TXSCP_GA_I_TO_Q_GAIN_5_SHIFT  13
#define PMB_TXSCP_GA_I_TO_Q_GAIN_5_SIGNED 0

/* Register TXSCP_GAIN_ANGLE_FINE_I_6 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_I_6     0x0118
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_I_6 0xA501A918UL

#define PMB_TXSCP_GA_I_GAIN_6_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_I_GAIN_6_WIDTH       11
#define PMB_TXSCP_GA_I_GAIN_6_SHIFT       13
#define PMB_TXSCP_GA_I_GAIN_6_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_FINE_Q_6 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_Q_6     0x011C
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_Q_6 0xA501A91CUL

#define PMB_TXSCP_GA_Q_GAIN_6_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_Q_GAIN_6_WIDTH       11
#define PMB_TXSCP_GA_Q_GAIN_6_SHIFT       13
#define PMB_TXSCP_GA_Q_GAIN_6_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_IQ_6 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_IQ_6         0x0120
#define ABS_PMB_TXSCP_GAIN_ANGLE_IQ_6     0xA501A920UL

#define PMB_TXSCP_GA_I_TO_Q_GAIN_6_MASK   0x00FFE000UL
#define PMB_TXSCP_GA_I_TO_Q_GAIN_6_WIDTH  11
#define PMB_TXSCP_GA_I_TO_Q_GAIN_6_SHIFT  13
#define PMB_TXSCP_GA_I_TO_Q_GAIN_6_SIGNED 0

/* Register TXSCP_GAIN_ANGLE_FINE_I_7 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_I_7     0x0124
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_I_7 0xA501A924UL

#define PMB_TXSCP_GA_I_GAIN_7_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_I_GAIN_7_WIDTH       11
#define PMB_TXSCP_GA_I_GAIN_7_SHIFT       13
#define PMB_TXSCP_GA_I_GAIN_7_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_FINE_Q_7 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_Q_7     0x0128
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_Q_7 0xA501A928UL

#define PMB_TXSCP_GA_Q_GAIN_7_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_Q_GAIN_7_WIDTH       11
#define PMB_TXSCP_GA_Q_GAIN_7_SHIFT       13
#define PMB_TXSCP_GA_Q_GAIN_7_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_IQ_7 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_IQ_7         0x012C
#define ABS_PMB_TXSCP_GAIN_ANGLE_IQ_7     0xA501A92CUL

#define PMB_TXSCP_GA_I_TO_Q_GAIN_7_MASK   0x00FFE000UL
#define PMB_TXSCP_GA_I_TO_Q_GAIN_7_WIDTH  11
#define PMB_TXSCP_GA_I_TO_Q_GAIN_7_SHIFT  13
#define PMB_TXSCP_GA_I_TO_Q_GAIN_7_SIGNED 0

/* Register TXSCP_GAIN_ANGLE_FINE_I_8 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_I_8     0x0130
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_I_8 0xA501A930UL

#define PMB_TXSCP_GA_I_GAIN_8_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_I_GAIN_8_WIDTH       11
#define PMB_TXSCP_GA_I_GAIN_8_SHIFT       13
#define PMB_TXSCP_GA_I_GAIN_8_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_FINE_Q_8 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_Q_8     0x0134
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_Q_8 0xA501A934UL

#define PMB_TXSCP_GA_Q_GAIN_8_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_Q_GAIN_8_WIDTH       11
#define PMB_TXSCP_GA_Q_GAIN_8_SHIFT       13
#define PMB_TXSCP_GA_Q_GAIN_8_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_IQ_8 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_IQ_8         0x0138
#define ABS_PMB_TXSCP_GAIN_ANGLE_IQ_8     0xA501A938UL

#define PMB_TXSCP_GA_I_TO_Q_GAIN_8_MASK   0x00FFE000UL
#define PMB_TXSCP_GA_I_TO_Q_GAIN_8_WIDTH  11
#define PMB_TXSCP_GA_I_TO_Q_GAIN_8_SHIFT  13
#define PMB_TXSCP_GA_I_TO_Q_GAIN_8_SIGNED 0

/* Register TXSCP_GAIN_ANGLE_FINE_I_9 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_I_9     0x013C
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_I_9 0xA501A93CUL

#define PMB_TXSCP_GA_I_GAIN_9_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_I_GAIN_9_WIDTH       11
#define PMB_TXSCP_GA_I_GAIN_9_SHIFT       13
#define PMB_TXSCP_GA_I_GAIN_9_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_FINE_Q_9 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_Q_9     0x0140
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_Q_9 0xA501A940UL

#define PMB_TXSCP_GA_Q_GAIN_9_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_Q_GAIN_9_WIDTH       11
#define PMB_TXSCP_GA_Q_GAIN_9_SHIFT       13
#define PMB_TXSCP_GA_Q_GAIN_9_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_IQ_9 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_IQ_9         0x0144
#define ABS_PMB_TXSCP_GAIN_ANGLE_IQ_9     0xA501A944UL

#define PMB_TXSCP_GA_I_TO_Q_GAIN_9_MASK   0x00FFE000UL
#define PMB_TXSCP_GA_I_TO_Q_GAIN_9_WIDTH  11
#define PMB_TXSCP_GA_I_TO_Q_GAIN_9_SHIFT  13
#define PMB_TXSCP_GA_I_TO_Q_GAIN_9_SIGNED 0

/* Register TXSCP_GAIN_ANGLE_FINE_I_10 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_I_10     0x0148
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_I_10 0xA501A948UL

#define PMB_TXSCP_GA_I_GAIN_10_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_I_GAIN_10_WIDTH       11
#define PMB_TXSCP_GA_I_GAIN_10_SHIFT       13
#define PMB_TXSCP_GA_I_GAIN_10_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_FINE_Q_10 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_Q_10     0x014C
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_Q_10 0xA501A94CUL

#define PMB_TXSCP_GA_Q_GAIN_10_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_Q_GAIN_10_WIDTH       11
#define PMB_TXSCP_GA_Q_GAIN_10_SHIFT       13
#define PMB_TXSCP_GA_Q_GAIN_10_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_IQ_10 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_IQ_10         0x0150
#define ABS_PMB_TXSCP_GAIN_ANGLE_IQ_10     0xA501A950UL

#define PMB_TXSCP_GA_I_TO_Q_GAIN_10_MASK   0x00FFE000UL
#define PMB_TXSCP_GA_I_TO_Q_GAIN_10_WIDTH  11
#define PMB_TXSCP_GA_I_TO_Q_GAIN_10_SHIFT  13
#define PMB_TXSCP_GA_I_TO_Q_GAIN_10_SIGNED 0

/* Register TXSCP_GAIN_ANGLE_FINE_I_11 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_I_11     0x0154
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_I_11 0xA501A954UL

#define PMB_TXSCP_GA_I_GAIN_11_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_I_GAIN_11_WIDTH       11
#define PMB_TXSCP_GA_I_GAIN_11_SHIFT       13
#define PMB_TXSCP_GA_I_GAIN_11_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_FINE_Q_11 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_Q_11     0x0158
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_Q_11 0xA501A958UL

#define PMB_TXSCP_GA_Q_GAIN_11_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_Q_GAIN_11_WIDTH       11
#define PMB_TXSCP_GA_Q_GAIN_11_SHIFT       13
#define PMB_TXSCP_GA_Q_GAIN_11_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_IQ_11 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_IQ_11         0x015C
#define ABS_PMB_TXSCP_GAIN_ANGLE_IQ_11     0xA501A95CUL

#define PMB_TXSCP_GA_I_TO_Q_GAIN_11_MASK   0x00FFE000UL
#define PMB_TXSCP_GA_I_TO_Q_GAIN_11_WIDTH  11
#define PMB_TXSCP_GA_I_TO_Q_GAIN_11_SHIFT  13
#define PMB_TXSCP_GA_I_TO_Q_GAIN_11_SIGNED 0

/* Register TXSCP_GAIN_ANGLE_FINE_I_12 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_I_12     0x0160
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_I_12 0xA501A960UL

#define PMB_TXSCP_GA_I_GAIN_12_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_I_GAIN_12_WIDTH       11
#define PMB_TXSCP_GA_I_GAIN_12_SHIFT       13
#define PMB_TXSCP_GA_I_GAIN_12_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_FINE_Q_12 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_FINE_Q_12     0x0164
#define ABS_PMB_TXSCP_GAIN_ANGLE_FINE_Q_12 0xA501A964UL

#define PMB_TXSCP_GA_Q_GAIN_12_MASK        0x00FFE000UL
#define PMB_TXSCP_GA_Q_GAIN_12_WIDTH       11
#define PMB_TXSCP_GA_Q_GAIN_12_SHIFT       13
#define PMB_TXSCP_GA_Q_GAIN_12_SIGNED      0

/* Register TXSCP_GAIN_ANGLE_IQ_12 (PMR_TXSCP) */
#define PMB_TXSCP_GAIN_ANGLE_IQ_12         0x0168
#define ABS_PMB_TXSCP_GAIN_ANGLE_IQ_12     0xA501A968UL

#define PMB_TXSCP_GA_I_TO_Q_GAIN_12_MASK   0x00FFE000UL
#define PMB_TXSCP_GA_I_TO_Q_GAIN_12_WIDTH  11
#define PMB_TXSCP_GA_I_TO_Q_GAIN_12_SHIFT  13
#define PMB_TXSCP_GA_I_TO_Q_GAIN_12_SIGNED 0

/* Register TXSCP_DC_OFFSET (PMR_TXSCP) */
#define PMB_TXSCP_DC_OFFSET              0x016C
#define ABS_PMB_TXSCP_DC_OFFSET          0xA501A96CUL

#define PMB_TXSCP_DC_OFFSET_INT_Q_MASK   0x00000FFFUL
#define PMB_TXSCP_DC_OFFSET_INT_Q_WIDTH  12
#define PMB_TXSCP_DC_OFFSET_INT_Q_SHIFT  0
#define PMB_TXSCP_DC_OFFSET_INT_Q_SIGNED 0

#define PMB_TXSCP_DC_OFFSET_INT_I_MASK   0x00FFF000UL
#define PMB_TXSCP_DC_OFFSET_INT_I_WIDTH  12
#define PMB_TXSCP_DC_OFFSET_INT_I_SHIFT  12
#define PMB_TXSCP_DC_OFFSET_INT_I_SIGNED 0

/* Register TXSCP_DPD_COEFF10_0 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF10_0          0x0170
#define ABS_PMB_TXSCP_DPD_COEFF10_0      0xA501A970UL

#define PMB_TXSCP_DPD_COEFF_A10_0_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A10_0_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A10_0_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A10_0_SIGNED 0

/* Register TXSCP_DPD_COEFF20_0 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF20_0          0x0174
#define ABS_PMB_TXSCP_DPD_COEFF20_0      0xA501A974UL

#define PMB_TXSCP_DPD_COEFF_A20_0_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A20_0_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A20_0_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A20_0_SIGNED 0

/* Register TXSCP_DPD_COEFF30_0 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF30_0          0x0178
#define ABS_PMB_TXSCP_DPD_COEFF30_0      0xA501A978UL

#define PMB_TXSCP_DPD_COEFF_A30_0_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A30_0_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A30_0_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A30_0_SIGNED 0

/* Register TXSCP_DPD_COEFF11_0 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF11_0          0x017C
#define ABS_PMB_TXSCP_DPD_COEFF11_0      0xA501A97CUL

#define PMB_TXSCP_DPD_COEFF_A11_0_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A11_0_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A11_0_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A11_0_SIGNED 0

/* Register TXSCP_DPD_COEFF21_0 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF21_0          0x0180
#define ABS_PMB_TXSCP_DPD_COEFF21_0      0xA501A980UL

#define PMB_TXSCP_DPD_COEFF_A21_0_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A21_0_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A21_0_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A21_0_SIGNED 0

/* Register TXSCP_DPD_COEFF31_0 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF31_0          0x0184
#define ABS_PMB_TXSCP_DPD_COEFF31_0      0xA501A984UL

#define PMB_TXSCP_DPD_COEFF_A31_0_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A31_0_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A31_0_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A31_0_SIGNED 0

/* Register TXSCP_DPD_COEFF12_0 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF12_0          0x0188
#define ABS_PMB_TXSCP_DPD_COEFF12_0      0xA501A988UL

#define PMB_TXSCP_DPD_COEFF_A12_0_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A12_0_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A12_0_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A12_0_SIGNED 0

/* Register TXSCP_DPD_COEFF22_0 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF22_0          0x018C
#define ABS_PMB_TXSCP_DPD_COEFF22_0      0xA501A98CUL

#define PMB_TXSCP_DPD_COEFF_A22_0_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A22_0_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A22_0_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A22_0_SIGNED 0

/* Register TXSCP_DPD_COEFF32_0 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF32_0          0x0190
#define ABS_PMB_TXSCP_DPD_COEFF32_0      0xA501A990UL

#define PMB_TXSCP_DPD_COEFF_A32_0_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A32_0_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A32_0_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A32_0_SIGNED 0

/* Register TXSCP_DPD_SHIFT_0 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_SHIFT_0        0x0194
#define ABS_PMB_TXSCP_DPD_SHIFT_0    0xA501A994UL

#define PMB_TXSCP_K_SHIFT_1_0_MASK   0x0000000FUL
#define PMB_TXSCP_K_SHIFT_1_0_WIDTH  4
#define PMB_TXSCP_K_SHIFT_1_0_SHIFT  0
#define PMB_TXSCP_K_SHIFT_1_0_SIGNED 0

#define PMB_TXSCP_K_SHIFT_2_0_MASK   0x000000F0UL
#define PMB_TXSCP_K_SHIFT_2_0_WIDTH  4
#define PMB_TXSCP_K_SHIFT_2_0_SHIFT  4
#define PMB_TXSCP_K_SHIFT_2_0_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_0_0_MASK   0x00000300UL
#define PMB_TXSCP_Q_SHIFT_0_0_WIDTH  2
#define PMB_TXSCP_Q_SHIFT_0_0_SHIFT  8
#define PMB_TXSCP_Q_SHIFT_0_0_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_1_0_MASK   0x00001C00UL
#define PMB_TXSCP_Q_SHIFT_1_0_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_1_0_SHIFT  10
#define PMB_TXSCP_Q_SHIFT_1_0_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_2_0_MASK   0x0000E000UL
#define PMB_TXSCP_Q_SHIFT_2_0_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_2_0_SHIFT  13
#define PMB_TXSCP_Q_SHIFT_2_0_SIGNED 0

/* Register TXSCP_DPD_COEFF10_1 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF10_1          0x0198
#define ABS_PMB_TXSCP_DPD_COEFF10_1      0xA501A998UL

#define PMB_TXSCP_DPD_COEFF_A10_1_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A10_1_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A10_1_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A10_1_SIGNED 0

/* Register TXSCP_DPD_COEFF20_1 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF20_1          0x019C
#define ABS_PMB_TXSCP_DPD_COEFF20_1      0xA501A99CUL

#define PMB_TXSCP_DPD_COEFF_A20_1_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A20_1_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A20_1_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A20_1_SIGNED 0

/* Register TXSCP_DPD_COEFF30_1 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF30_1          0x01A0
#define ABS_PMB_TXSCP_DPD_COEFF30_1      0xA501A9A0UL

#define PMB_TXSCP_DPD_COEFF_A30_1_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A30_1_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A30_1_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A30_1_SIGNED 0

/* Register TXSCP_DPD_COEFF11_1 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF11_1          0x01A4
#define ABS_PMB_TXSCP_DPD_COEFF11_1      0xA501A9A4UL

#define PMB_TXSCP_DPD_COEFF_A11_1_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A11_1_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A11_1_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A11_1_SIGNED 0

/* Register TXSCP_DPD_COEFF21_1 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF21_1          0x01A8
#define ABS_PMB_TXSCP_DPD_COEFF21_1      0xA501A9A8UL

#define PMB_TXSCP_DPD_COEFF_A21_1_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A21_1_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A21_1_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A21_1_SIGNED 0

/* Register TXSCP_DPD_COEFF31_1 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF31_1          0x01AC
#define ABS_PMB_TXSCP_DPD_COEFF31_1      0xA501A9ACUL

#define PMB_TXSCP_DPD_COEFF_A31_1_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A31_1_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A31_1_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A31_1_SIGNED 0

/* Register TXSCP_DPD_COEFF12_1 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF12_1          0x01B0
#define ABS_PMB_TXSCP_DPD_COEFF12_1      0xA501A9B0UL

#define PMB_TXSCP_DPD_COEFF_A12_1_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A12_1_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A12_1_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A12_1_SIGNED 0

/* Register TXSCP_DPD_COEFF22_1 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF22_1          0x01B4
#define ABS_PMB_TXSCP_DPD_COEFF22_1      0xA501A9B4UL

#define PMB_TXSCP_DPD_COEFF_A22_1_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A22_1_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A22_1_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A22_1_SIGNED 0

/* Register TXSCP_DPD_COEFF32_1 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF32_1          0x01B8
#define ABS_PMB_TXSCP_DPD_COEFF32_1      0xA501A9B8UL

#define PMB_TXSCP_DPD_COEFF_A32_1_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A32_1_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A32_1_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A32_1_SIGNED 0

/* Register TXSCP_DPD_SHIFT_1 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_SHIFT_1        0x01BC
#define ABS_PMB_TXSCP_DPD_SHIFT_1    0xA501A9BCUL

#define PMB_TXSCP_K_SHIFT_1_1_MASK   0x0000000FUL
#define PMB_TXSCP_K_SHIFT_1_1_WIDTH  4
#define PMB_TXSCP_K_SHIFT_1_1_SHIFT  0
#define PMB_TXSCP_K_SHIFT_1_1_SIGNED 0

#define PMB_TXSCP_K_SHIFT_2_1_MASK   0x000000F0UL
#define PMB_TXSCP_K_SHIFT_2_1_WIDTH  4
#define PMB_TXSCP_K_SHIFT_2_1_SHIFT  4
#define PMB_TXSCP_K_SHIFT_2_1_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_0_1_MASK   0x00000300UL
#define PMB_TXSCP_Q_SHIFT_0_1_WIDTH  2
#define PMB_TXSCP_Q_SHIFT_0_1_SHIFT  8
#define PMB_TXSCP_Q_SHIFT_0_1_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_1_1_MASK   0x00001C00UL
#define PMB_TXSCP_Q_SHIFT_1_1_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_1_1_SHIFT  10
#define PMB_TXSCP_Q_SHIFT_1_1_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_2_1_MASK   0x0000E000UL
#define PMB_TXSCP_Q_SHIFT_2_1_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_2_1_SHIFT  13
#define PMB_TXSCP_Q_SHIFT_2_1_SIGNED 0

/* Register TXSCP_DPD_COEFF10_2 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF10_2          0x01C0
#define ABS_PMB_TXSCP_DPD_COEFF10_2      0xA501A9C0UL

#define PMB_TXSCP_DPD_COEFF_A10_2_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A10_2_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A10_2_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A10_2_SIGNED 0

/* Register TXSCP_DPD_COEFF20_2 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF20_2          0x01C4
#define ABS_PMB_TXSCP_DPD_COEFF20_2      0xA501A9C4UL

#define PMB_TXSCP_DPD_COEFF_A20_2_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A20_2_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A20_2_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A20_2_SIGNED 0

/* Register TXSCP_DPD_COEFF30_2 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF30_2          0x01C8
#define ABS_PMB_TXSCP_DPD_COEFF30_2      0xA501A9C8UL

#define PMB_TXSCP_DPD_COEFF_A30_2_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A30_2_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A30_2_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A30_2_SIGNED 0

/* Register TXSCP_DPD_COEFF11_2 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF11_2          0x01CC
#define ABS_PMB_TXSCP_DPD_COEFF11_2      0xA501A9CCUL

#define PMB_TXSCP_DPD_COEFF_A11_2_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A11_2_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A11_2_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A11_2_SIGNED 0

/* Register TXSCP_DPD_COEFF21_2 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF21_2          0x01D0
#define ABS_PMB_TXSCP_DPD_COEFF21_2      0xA501A9D0UL

#define PMB_TXSCP_DPD_COEFF_A21_2_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A21_2_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A21_2_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A21_2_SIGNED 0

/* Register TXSCP_DPD_COEFF31_2 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF31_2          0x01D4
#define ABS_PMB_TXSCP_DPD_COEFF31_2      0xA501A9D4UL

#define PMB_TXSCP_DPD_COEFF_A31_2_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A31_2_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A31_2_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A31_2_SIGNED 0

/* Register TXSCP_DPD_COEFF12_2 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF12_2          0x01D8
#define ABS_PMB_TXSCP_DPD_COEFF12_2      0xA501A9D8UL

#define PMB_TXSCP_DPD_COEFF_A12_2_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A12_2_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A12_2_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A12_2_SIGNED 0

/* Register TXSCP_DPD_COEFF22_2 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF22_2          0x01DC
#define ABS_PMB_TXSCP_DPD_COEFF22_2      0xA501A9DCUL

#define PMB_TXSCP_DPD_COEFF_A22_2_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A22_2_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A22_2_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A22_2_SIGNED 0

/* Register TXSCP_DPD_COEFF32_2 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF32_2          0x01E0
#define ABS_PMB_TXSCP_DPD_COEFF32_2      0xA501A9E0UL

#define PMB_TXSCP_DPD_COEFF_A32_2_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A32_2_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A32_2_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A32_2_SIGNED 0

/* Register TXSCP_DPD_SHIFT_2 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_SHIFT_2        0x01E4
#define ABS_PMB_TXSCP_DPD_SHIFT_2    0xA501A9E4UL

#define PMB_TXSCP_K_SHIFT_1_2_MASK   0x0000000FUL
#define PMB_TXSCP_K_SHIFT_1_2_WIDTH  4
#define PMB_TXSCP_K_SHIFT_1_2_SHIFT  0
#define PMB_TXSCP_K_SHIFT_1_2_SIGNED 0

#define PMB_TXSCP_K_SHIFT_2_2_MASK   0x000000F0UL
#define PMB_TXSCP_K_SHIFT_2_2_WIDTH  4
#define PMB_TXSCP_K_SHIFT_2_2_SHIFT  4
#define PMB_TXSCP_K_SHIFT_2_2_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_0_2_MASK   0x00000300UL
#define PMB_TXSCP_Q_SHIFT_0_2_WIDTH  2
#define PMB_TXSCP_Q_SHIFT_0_2_SHIFT  8
#define PMB_TXSCP_Q_SHIFT_0_2_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_1_2_MASK   0x00001C00UL
#define PMB_TXSCP_Q_SHIFT_1_2_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_1_2_SHIFT  10
#define PMB_TXSCP_Q_SHIFT_1_2_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_2_2_MASK   0x0000E000UL
#define PMB_TXSCP_Q_SHIFT_2_2_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_2_2_SHIFT  13
#define PMB_TXSCP_Q_SHIFT_2_2_SIGNED 0

/* Register TXSCP_DPD_COEFF10_3 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF10_3          0x01E8
#define ABS_PMB_TXSCP_DPD_COEFF10_3      0xA501A9E8UL

#define PMB_TXSCP_DPD_COEFF_A10_3_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A10_3_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A10_3_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A10_3_SIGNED 0

/* Register TXSCP_DPD_COEFF20_3 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF20_3          0x01EC
#define ABS_PMB_TXSCP_DPD_COEFF20_3      0xA501A9ECUL

#define PMB_TXSCP_DPD_COEFF_A20_3_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A20_3_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A20_3_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A20_3_SIGNED 0

/* Register TXSCP_DPD_COEFF30_3 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF30_3          0x01F0
#define ABS_PMB_TXSCP_DPD_COEFF30_3      0xA501A9F0UL

#define PMB_TXSCP_DPD_COEFF_A30_3_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A30_3_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A30_3_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A30_3_SIGNED 0

/* Register TXSCP_DPD_COEFF11_3 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF11_3          0x01F4
#define ABS_PMB_TXSCP_DPD_COEFF11_3      0xA501A9F4UL

#define PMB_TXSCP_DPD_COEFF_A11_3_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A11_3_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A11_3_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A11_3_SIGNED 0

/* Register TXSCP_DPD_COEFF21_3 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF21_3          0x01F8
#define ABS_PMB_TXSCP_DPD_COEFF21_3      0xA501A9F8UL

#define PMB_TXSCP_DPD_COEFF_A21_3_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A21_3_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A21_3_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A21_3_SIGNED 0

/* Register TXSCP_DPD_COEFF31_3 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF31_3          0x01FC
#define ABS_PMB_TXSCP_DPD_COEFF31_3      0xA501A9FCUL

#define PMB_TXSCP_DPD_COEFF_A31_3_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A31_3_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A31_3_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A31_3_SIGNED 0

/* Register TXSCP_DPD_COEFF12_3 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF12_3          0x0200
#define ABS_PMB_TXSCP_DPD_COEFF12_3      0xA501AA00UL

#define PMB_TXSCP_DPD_COEFF_A12_3_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A12_3_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A12_3_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A12_3_SIGNED 0

/* Register TXSCP_DPD_COEFF22_3 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF22_3          0x0204
#define ABS_PMB_TXSCP_DPD_COEFF22_3      0xA501AA04UL

#define PMB_TXSCP_DPD_COEFF_A22_3_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A22_3_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A22_3_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A22_3_SIGNED 0

/* Register TXSCP_DPD_COEFF32_3 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF32_3          0x0208
#define ABS_PMB_TXSCP_DPD_COEFF32_3      0xA501AA08UL

#define PMB_TXSCP_DPD_COEFF_A32_3_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A32_3_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A32_3_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A32_3_SIGNED 0

/* Register TXSCP_DPD_SHIFT_3 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_SHIFT_3        0x020C
#define ABS_PMB_TXSCP_DPD_SHIFT_3    0xA501AA0CUL

#define PMB_TXSCP_K_SHIFT_1_3_MASK   0x0000000FUL
#define PMB_TXSCP_K_SHIFT_1_3_WIDTH  4
#define PMB_TXSCP_K_SHIFT_1_3_SHIFT  0
#define PMB_TXSCP_K_SHIFT_1_3_SIGNED 0

#define PMB_TXSCP_K_SHIFT_2_3_MASK   0x000000F0UL
#define PMB_TXSCP_K_SHIFT_2_3_WIDTH  4
#define PMB_TXSCP_K_SHIFT_2_3_SHIFT  4
#define PMB_TXSCP_K_SHIFT_2_3_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_0_3_MASK   0x00000300UL
#define PMB_TXSCP_Q_SHIFT_0_3_WIDTH  2
#define PMB_TXSCP_Q_SHIFT_0_3_SHIFT  8
#define PMB_TXSCP_Q_SHIFT_0_3_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_1_3_MASK   0x00001C00UL
#define PMB_TXSCP_Q_SHIFT_1_3_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_1_3_SHIFT  10
#define PMB_TXSCP_Q_SHIFT_1_3_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_2_3_MASK   0x0000E000UL
#define PMB_TXSCP_Q_SHIFT_2_3_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_2_3_SHIFT  13
#define PMB_TXSCP_Q_SHIFT_2_3_SIGNED 0

/* Register TXSCP_DPD_COEFF10_4 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF10_4          0x0210
#define ABS_PMB_TXSCP_DPD_COEFF10_4      0xA501AA10UL

#define PMB_TXSCP_DPD_COEFF_A10_4_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A10_4_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A10_4_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A10_4_SIGNED 0

/* Register TXSCP_DPD_COEFF20_4 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF20_4          0x0214
#define ABS_PMB_TXSCP_DPD_COEFF20_4      0xA501AA14UL

#define PMB_TXSCP_DPD_COEFF_A20_4_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A20_4_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A20_4_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A20_4_SIGNED 0

/* Register TXSCP_DPD_COEFF30_4 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF30_4          0x0218
#define ABS_PMB_TXSCP_DPD_COEFF30_4      0xA501AA18UL

#define PMB_TXSCP_DPD_COEFF_A30_4_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A30_4_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A30_4_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A30_4_SIGNED 0

/* Register TXSCP_DPD_COEFF11_4 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF11_4          0x021C
#define ABS_PMB_TXSCP_DPD_COEFF11_4      0xA501AA1CUL

#define PMB_TXSCP_DPD_COEFF_A11_4_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A11_4_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A11_4_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A11_4_SIGNED 0

/* Register TXSCP_DPD_COEFF21_4 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF21_4          0x0220
#define ABS_PMB_TXSCP_DPD_COEFF21_4      0xA501AA20UL

#define PMB_TXSCP_DPD_COEFF_A21_4_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A21_4_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A21_4_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A21_4_SIGNED 0

/* Register TXSCP_DPD_COEFF31_4 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF31_4          0x0224
#define ABS_PMB_TXSCP_DPD_COEFF31_4      0xA501AA24UL

#define PMB_TXSCP_DPD_COEFF_A31_4_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A31_4_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A31_4_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A31_4_SIGNED 0

/* Register TXSCP_DPD_COEFF12_4 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF12_4          0x0228
#define ABS_PMB_TXSCP_DPD_COEFF12_4      0xA501AA28UL

#define PMB_TXSCP_DPD_COEFF_A12_4_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A12_4_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A12_4_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A12_4_SIGNED 0

/* Register TXSCP_DPD_COEFF22_4 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF22_4          0x022C
#define ABS_PMB_TXSCP_DPD_COEFF22_4      0xA501AA2CUL

#define PMB_TXSCP_DPD_COEFF_A22_4_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A22_4_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A22_4_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A22_4_SIGNED 0

/* Register TXSCP_DPD_COEFF32_4 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF32_4          0x0230
#define ABS_PMB_TXSCP_DPD_COEFF32_4      0xA501AA30UL

#define PMB_TXSCP_DPD_COEFF_A32_4_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A32_4_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A32_4_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A32_4_SIGNED 0

/* Register TXSCP_DPD_SHIFT_4 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_SHIFT_4        0x0234
#define ABS_PMB_TXSCP_DPD_SHIFT_4    0xA501AA34UL

#define PMB_TXSCP_K_SHIFT_1_4_MASK   0x0000000FUL
#define PMB_TXSCP_K_SHIFT_1_4_WIDTH  4
#define PMB_TXSCP_K_SHIFT_1_4_SHIFT  0
#define PMB_TXSCP_K_SHIFT_1_4_SIGNED 0

#define PMB_TXSCP_K_SHIFT_2_4_MASK   0x000000F0UL
#define PMB_TXSCP_K_SHIFT_2_4_WIDTH  4
#define PMB_TXSCP_K_SHIFT_2_4_SHIFT  4
#define PMB_TXSCP_K_SHIFT_2_4_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_0_4_MASK   0x00000300UL
#define PMB_TXSCP_Q_SHIFT_0_4_WIDTH  2
#define PMB_TXSCP_Q_SHIFT_0_4_SHIFT  8
#define PMB_TXSCP_Q_SHIFT_0_4_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_1_4_MASK   0x00001C00UL
#define PMB_TXSCP_Q_SHIFT_1_4_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_1_4_SHIFT  10
#define PMB_TXSCP_Q_SHIFT_1_4_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_2_4_MASK   0x0000E000UL
#define PMB_TXSCP_Q_SHIFT_2_4_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_2_4_SHIFT  13
#define PMB_TXSCP_Q_SHIFT_2_4_SIGNED 0

/* Register TXSCP_DPD_COEFF10_5 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF10_5          0x0238
#define ABS_PMB_TXSCP_DPD_COEFF10_5      0xA501AA38UL

#define PMB_TXSCP_DPD_COEFF_A10_5_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A10_5_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A10_5_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A10_5_SIGNED 0

/* Register TXSCP_DPD_COEFF20_5 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF20_5          0x023C
#define ABS_PMB_TXSCP_DPD_COEFF20_5      0xA501AA3CUL

#define PMB_TXSCP_DPD_COEFF_A20_5_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A20_5_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A20_5_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A20_5_SIGNED 0

/* Register TXSCP_DPD_COEFF30_5 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF30_5          0x0240
#define ABS_PMB_TXSCP_DPD_COEFF30_5      0xA501AA40UL

#define PMB_TXSCP_DPD_COEFF_A30_5_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A30_5_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A30_5_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A30_5_SIGNED 0

/* Register TXSCP_DPD_COEFF11_5 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF11_5          0x0244
#define ABS_PMB_TXSCP_DPD_COEFF11_5      0xA501AA44UL

#define PMB_TXSCP_DPD_COEFF_A11_5_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A11_5_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A11_5_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A11_5_SIGNED 0

/* Register TXSCP_DPD_COEFF21_5 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF21_5          0x0248
#define ABS_PMB_TXSCP_DPD_COEFF21_5      0xA501AA48UL

#define PMB_TXSCP_DPD_COEFF_A21_5_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A21_5_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A21_5_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A21_5_SIGNED 0

/* Register TXSCP_DPD_COEFF31_5 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF31_5          0x024C
#define ABS_PMB_TXSCP_DPD_COEFF31_5      0xA501AA4CUL

#define PMB_TXSCP_DPD_COEFF_A31_5_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A31_5_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A31_5_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A31_5_SIGNED 0

/* Register TXSCP_DPD_COEFF12_5 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF12_5          0x0250
#define ABS_PMB_TXSCP_DPD_COEFF12_5      0xA501AA50UL

#define PMB_TXSCP_DPD_COEFF_A12_5_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A12_5_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A12_5_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A12_5_SIGNED 0

/* Register TXSCP_DPD_COEFF22_5 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF22_5          0x0254
#define ABS_PMB_TXSCP_DPD_COEFF22_5      0xA501AA54UL

#define PMB_TXSCP_DPD_COEFF_A22_5_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A22_5_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A22_5_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A22_5_SIGNED 0

/* Register TXSCP_DPD_COEFF32_5 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF32_5          0x0258
#define ABS_PMB_TXSCP_DPD_COEFF32_5      0xA501AA58UL

#define PMB_TXSCP_DPD_COEFF_A32_5_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A32_5_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A32_5_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A32_5_SIGNED 0

/* Register TXSCP_DPD_SHIFT_5 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_SHIFT_5        0x025C
#define ABS_PMB_TXSCP_DPD_SHIFT_5    0xA501AA5CUL

#define PMB_TXSCP_K_SHIFT_1_5_MASK   0x0000000FUL
#define PMB_TXSCP_K_SHIFT_1_5_WIDTH  4
#define PMB_TXSCP_K_SHIFT_1_5_SHIFT  0
#define PMB_TXSCP_K_SHIFT_1_5_SIGNED 0

#define PMB_TXSCP_K_SHIFT_2_5_MASK   0x000000F0UL
#define PMB_TXSCP_K_SHIFT_2_5_WIDTH  4
#define PMB_TXSCP_K_SHIFT_2_5_SHIFT  4
#define PMB_TXSCP_K_SHIFT_2_5_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_0_5_MASK   0x00000300UL
#define PMB_TXSCP_Q_SHIFT_0_5_WIDTH  2
#define PMB_TXSCP_Q_SHIFT_0_5_SHIFT  8
#define PMB_TXSCP_Q_SHIFT_0_5_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_1_5_MASK   0x00001C00UL
#define PMB_TXSCP_Q_SHIFT_1_5_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_1_5_SHIFT  10
#define PMB_TXSCP_Q_SHIFT_1_5_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_2_5_MASK   0x0000E000UL
#define PMB_TXSCP_Q_SHIFT_2_5_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_2_5_SHIFT  13
#define PMB_TXSCP_Q_SHIFT_2_5_SIGNED 0

/* Register TXSCP_DPD_COEFF10_6 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF10_6          0x0260
#define ABS_PMB_TXSCP_DPD_COEFF10_6      0xA501AA60UL

#define PMB_TXSCP_DPD_COEFF_A10_6_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A10_6_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A10_6_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A10_6_SIGNED 0

/* Register TXSCP_DPD_COEFF20_6 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF20_6          0x0264
#define ABS_PMB_TXSCP_DPD_COEFF20_6      0xA501AA64UL

#define PMB_TXSCP_DPD_COEFF_A20_6_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A20_6_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A20_6_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A20_6_SIGNED 0

/* Register TXSCP_DPD_COEFF30_6 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF30_6          0x0268
#define ABS_PMB_TXSCP_DPD_COEFF30_6      0xA501AA68UL

#define PMB_TXSCP_DPD_COEFF_A30_6_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A30_6_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A30_6_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A30_6_SIGNED 0

/* Register TXSCP_DPD_COEFF11_6 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF11_6          0x026C
#define ABS_PMB_TXSCP_DPD_COEFF11_6      0xA501AA6CUL

#define PMB_TXSCP_DPD_COEFF_A11_6_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A11_6_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A11_6_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A11_6_SIGNED 0

/* Register TXSCP_DPD_COEFF21_6 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF21_6          0x0270
#define ABS_PMB_TXSCP_DPD_COEFF21_6      0xA501AA70UL

#define PMB_TXSCP_DPD_COEFF_A21_6_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A21_6_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A21_6_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A21_6_SIGNED 0

/* Register TXSCP_DPD_COEFF31_6 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF31_6          0x0274
#define ABS_PMB_TXSCP_DPD_COEFF31_6      0xA501AA74UL

#define PMB_TXSCP_DPD_COEFF_A31_6_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A31_6_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A31_6_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A31_6_SIGNED 0

/* Register TXSCP_DPD_COEFF12_6 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF12_6          0x0278
#define ABS_PMB_TXSCP_DPD_COEFF12_6      0xA501AA78UL

#define PMB_TXSCP_DPD_COEFF_A12_6_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A12_6_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A12_6_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A12_6_SIGNED 0

/* Register TXSCP_DPD_COEFF22_6 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF22_6          0x027C
#define ABS_PMB_TXSCP_DPD_COEFF22_6      0xA501AA7CUL

#define PMB_TXSCP_DPD_COEFF_A22_6_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A22_6_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A22_6_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A22_6_SIGNED 0

/* Register TXSCP_DPD_COEFF32_6 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF32_6          0x0280
#define ABS_PMB_TXSCP_DPD_COEFF32_6      0xA501AA80UL

#define PMB_TXSCP_DPD_COEFF_A32_6_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A32_6_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A32_6_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A32_6_SIGNED 0

/* Register TXSCP_DPD_SHIFT_6 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_SHIFT_6        0x0284
#define ABS_PMB_TXSCP_DPD_SHIFT_6    0xA501AA84UL

#define PMB_TXSCP_K_SHIFT_1_6_MASK   0x0000000FUL
#define PMB_TXSCP_K_SHIFT_1_6_WIDTH  4
#define PMB_TXSCP_K_SHIFT_1_6_SHIFT  0
#define PMB_TXSCP_K_SHIFT_1_6_SIGNED 0

#define PMB_TXSCP_K_SHIFT_2_6_MASK   0x000000F0UL
#define PMB_TXSCP_K_SHIFT_2_6_WIDTH  4
#define PMB_TXSCP_K_SHIFT_2_6_SHIFT  4
#define PMB_TXSCP_K_SHIFT_2_6_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_0_6_MASK   0x00000300UL
#define PMB_TXSCP_Q_SHIFT_0_6_WIDTH  2
#define PMB_TXSCP_Q_SHIFT_0_6_SHIFT  8
#define PMB_TXSCP_Q_SHIFT_0_6_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_1_6_MASK   0x00001C00UL
#define PMB_TXSCP_Q_SHIFT_1_6_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_1_6_SHIFT  10
#define PMB_TXSCP_Q_SHIFT_1_6_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_2_6_MASK   0x0000E000UL
#define PMB_TXSCP_Q_SHIFT_2_6_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_2_6_SHIFT  13
#define PMB_TXSCP_Q_SHIFT_2_6_SIGNED 0

/* Register TXSCP_DPD_COEFF10_7 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF10_7          0x0288
#define ABS_PMB_TXSCP_DPD_COEFF10_7      0xA501AA88UL

#define PMB_TXSCP_DPD_COEFF_A10_7_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A10_7_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A10_7_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A10_7_SIGNED 0

/* Register TXSCP_DPD_COEFF20_7 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF20_7          0x028C
#define ABS_PMB_TXSCP_DPD_COEFF20_7      0xA501AA8CUL

#define PMB_TXSCP_DPD_COEFF_A20_7_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A20_7_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A20_7_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A20_7_SIGNED 0

/* Register TXSCP_DPD_COEFF30_7 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF30_7          0x0290
#define ABS_PMB_TXSCP_DPD_COEFF30_7      0xA501AA90UL

#define PMB_TXSCP_DPD_COEFF_A30_7_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A30_7_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A30_7_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A30_7_SIGNED 0

/* Register TXSCP_DPD_COEFF11_7 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF11_7          0x0294
#define ABS_PMB_TXSCP_DPD_COEFF11_7      0xA501AA94UL

#define PMB_TXSCP_DPD_COEFF_A11_7_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A11_7_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A11_7_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A11_7_SIGNED 0

/* Register TXSCP_DPD_COEFF21_7 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF21_7          0x0298
#define ABS_PMB_TXSCP_DPD_COEFF21_7      0xA501AA98UL

#define PMB_TXSCP_DPD_COEFF_A21_7_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A21_7_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A21_7_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A21_7_SIGNED 0

/* Register TXSCP_DPD_COEFF31_7 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF31_7          0x029C
#define ABS_PMB_TXSCP_DPD_COEFF31_7      0xA501AA9CUL

#define PMB_TXSCP_DPD_COEFF_A31_7_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A31_7_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A31_7_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A31_7_SIGNED 0

/* Register TXSCP_DPD_COEFF12_7 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF12_7          0x02A0
#define ABS_PMB_TXSCP_DPD_COEFF12_7      0xA501AAA0UL

#define PMB_TXSCP_DPD_COEFF_A12_7_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A12_7_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A12_7_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A12_7_SIGNED 0

/* Register TXSCP_DPD_COEFF22_7 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF22_7          0x02A4
#define ABS_PMB_TXSCP_DPD_COEFF22_7      0xA501AAA4UL

#define PMB_TXSCP_DPD_COEFF_A22_7_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A22_7_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A22_7_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A22_7_SIGNED 0

/* Register TXSCP_DPD_COEFF32_7 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF32_7          0x02A8
#define ABS_PMB_TXSCP_DPD_COEFF32_7      0xA501AAA8UL

#define PMB_TXSCP_DPD_COEFF_A32_7_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A32_7_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A32_7_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A32_7_SIGNED 0

/* Register TXSCP_DPD_SHIFT_7 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_SHIFT_7        0x02AC
#define ABS_PMB_TXSCP_DPD_SHIFT_7    0xA501AAACUL

#define PMB_TXSCP_K_SHIFT_1_7_MASK   0x0000000FUL
#define PMB_TXSCP_K_SHIFT_1_7_WIDTH  4
#define PMB_TXSCP_K_SHIFT_1_7_SHIFT  0
#define PMB_TXSCP_K_SHIFT_1_7_SIGNED 0

#define PMB_TXSCP_K_SHIFT_2_7_MASK   0x000000F0UL
#define PMB_TXSCP_K_SHIFT_2_7_WIDTH  4
#define PMB_TXSCP_K_SHIFT_2_7_SHIFT  4
#define PMB_TXSCP_K_SHIFT_2_7_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_0_7_MASK   0x00000300UL
#define PMB_TXSCP_Q_SHIFT_0_7_WIDTH  2
#define PMB_TXSCP_Q_SHIFT_0_7_SHIFT  8
#define PMB_TXSCP_Q_SHIFT_0_7_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_1_7_MASK   0x00001C00UL
#define PMB_TXSCP_Q_SHIFT_1_7_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_1_7_SHIFT  10
#define PMB_TXSCP_Q_SHIFT_1_7_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_2_7_MASK   0x0000E000UL
#define PMB_TXSCP_Q_SHIFT_2_7_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_2_7_SHIFT  13
#define PMB_TXSCP_Q_SHIFT_2_7_SIGNED 0

/* Register TXSCP_DPD_COEFF10_8 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF10_8          0x02B0
#define ABS_PMB_TXSCP_DPD_COEFF10_8      0xA501AAB0UL

#define PMB_TXSCP_DPD_COEFF_A10_8_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A10_8_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A10_8_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A10_8_SIGNED 0

/* Register TXSCP_DPD_COEFF20_8 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF20_8          0x02B4
#define ABS_PMB_TXSCP_DPD_COEFF20_8      0xA501AAB4UL

#define PMB_TXSCP_DPD_COEFF_A20_8_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A20_8_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A20_8_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A20_8_SIGNED 0

/* Register TXSCP_DPD_COEFF30_8 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF30_8          0x02B8
#define ABS_PMB_TXSCP_DPD_COEFF30_8      0xA501AAB8UL

#define PMB_TXSCP_DPD_COEFF_A30_8_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A30_8_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A30_8_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A30_8_SIGNED 0

/* Register TXSCP_DPD_COEFF11_8 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF11_8          0x02BC
#define ABS_PMB_TXSCP_DPD_COEFF11_8      0xA501AABCUL

#define PMB_TXSCP_DPD_COEFF_A11_8_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A11_8_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A11_8_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A11_8_SIGNED 0

/* Register TXSCP_DPD_COEFF21_8 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF21_8          0x02C0
#define ABS_PMB_TXSCP_DPD_COEFF21_8      0xA501AAC0UL

#define PMB_TXSCP_DPD_COEFF_A21_8_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A21_8_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A21_8_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A21_8_SIGNED 0

/* Register TXSCP_DPD_COEFF31_8 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF31_8          0x02C4
#define ABS_PMB_TXSCP_DPD_COEFF31_8      0xA501AAC4UL

#define PMB_TXSCP_DPD_COEFF_A31_8_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A31_8_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A31_8_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A31_8_SIGNED 0

/* Register TXSCP_DPD_COEFF12_8 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF12_8          0x02C8
#define ABS_PMB_TXSCP_DPD_COEFF12_8      0xA501AAC8UL

#define PMB_TXSCP_DPD_COEFF_A12_8_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A12_8_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A12_8_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A12_8_SIGNED 0

/* Register TXSCP_DPD_COEFF22_8 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF22_8          0x02CC
#define ABS_PMB_TXSCP_DPD_COEFF22_8      0xA501AACCUL

#define PMB_TXSCP_DPD_COEFF_A22_8_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A22_8_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A22_8_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A22_8_SIGNED 0

/* Register TXSCP_DPD_COEFF32_8 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF32_8          0x02D0
#define ABS_PMB_TXSCP_DPD_COEFF32_8      0xA501AAD0UL

#define PMB_TXSCP_DPD_COEFF_A32_8_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A32_8_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A32_8_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A32_8_SIGNED 0

/* Register TXSCP_DPD_SHIFT_8 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_SHIFT_8        0x02D4
#define ABS_PMB_TXSCP_DPD_SHIFT_8    0xA501AAD4UL

#define PMB_TXSCP_K_SHIFT_1_8_MASK   0x0000000FUL
#define PMB_TXSCP_K_SHIFT_1_8_WIDTH  4
#define PMB_TXSCP_K_SHIFT_1_8_SHIFT  0
#define PMB_TXSCP_K_SHIFT_1_8_SIGNED 0

#define PMB_TXSCP_K_SHIFT_2_8_MASK   0x000000F0UL
#define PMB_TXSCP_K_SHIFT_2_8_WIDTH  4
#define PMB_TXSCP_K_SHIFT_2_8_SHIFT  4
#define PMB_TXSCP_K_SHIFT_2_8_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_0_8_MASK   0x00000300UL
#define PMB_TXSCP_Q_SHIFT_0_8_WIDTH  2
#define PMB_TXSCP_Q_SHIFT_0_8_SHIFT  8
#define PMB_TXSCP_Q_SHIFT_0_8_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_1_8_MASK   0x00001C00UL
#define PMB_TXSCP_Q_SHIFT_1_8_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_1_8_SHIFT  10
#define PMB_TXSCP_Q_SHIFT_1_8_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_2_8_MASK   0x0000E000UL
#define PMB_TXSCP_Q_SHIFT_2_8_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_2_8_SHIFT  13
#define PMB_TXSCP_Q_SHIFT_2_8_SIGNED 0

/* Register TXSCP_DPD_COEFF10_9 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF10_9          0x02D8
#define ABS_PMB_TXSCP_DPD_COEFF10_9      0xA501AAD8UL

#define PMB_TXSCP_DPD_COEFF_A10_9_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A10_9_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A10_9_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A10_9_SIGNED 0

/* Register TXSCP_DPD_COEFF20_9 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF20_9          0x02DC
#define ABS_PMB_TXSCP_DPD_COEFF20_9      0xA501AADCUL

#define PMB_TXSCP_DPD_COEFF_A20_9_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A20_9_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A20_9_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A20_9_SIGNED 0

/* Register TXSCP_DPD_COEFF30_9 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF30_9          0x02E0
#define ABS_PMB_TXSCP_DPD_COEFF30_9      0xA501AAE0UL

#define PMB_TXSCP_DPD_COEFF_A30_9_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A30_9_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A30_9_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A30_9_SIGNED 0

/* Register TXSCP_DPD_COEFF11_9 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF11_9          0x02E4
#define ABS_PMB_TXSCP_DPD_COEFF11_9      0xA501AAE4UL

#define PMB_TXSCP_DPD_COEFF_A11_9_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A11_9_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A11_9_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A11_9_SIGNED 0

/* Register TXSCP_DPD_COEFF21_9 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF21_9          0x02E8
#define ABS_PMB_TXSCP_DPD_COEFF21_9      0xA501AAE8UL

#define PMB_TXSCP_DPD_COEFF_A21_9_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A21_9_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A21_9_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A21_9_SIGNED 0

/* Register TXSCP_DPD_COEFF31_9 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF31_9          0x02EC
#define ABS_PMB_TXSCP_DPD_COEFF31_9      0xA501AAECUL

#define PMB_TXSCP_DPD_COEFF_A31_9_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A31_9_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A31_9_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A31_9_SIGNED 0

/* Register TXSCP_DPD_COEFF12_9 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF12_9          0x02F0
#define ABS_PMB_TXSCP_DPD_COEFF12_9      0xA501AAF0UL

#define PMB_TXSCP_DPD_COEFF_A12_9_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A12_9_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A12_9_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A12_9_SIGNED 0

/* Register TXSCP_DPD_COEFF22_9 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF22_9          0x02F4
#define ABS_PMB_TXSCP_DPD_COEFF22_9      0xA501AAF4UL

#define PMB_TXSCP_DPD_COEFF_A22_9_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A22_9_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A22_9_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A22_9_SIGNED 0

/* Register TXSCP_DPD_COEFF32_9 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF32_9          0x02F8
#define ABS_PMB_TXSCP_DPD_COEFF32_9      0xA501AAF8UL

#define PMB_TXSCP_DPD_COEFF_A32_9_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A32_9_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A32_9_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A32_9_SIGNED 0

/* Register TXSCP_DPD_SHIFT_9 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_SHIFT_9        0x02FC
#define ABS_PMB_TXSCP_DPD_SHIFT_9    0xA501AAFCUL

#define PMB_TXSCP_K_SHIFT_1_9_MASK   0x0000000FUL
#define PMB_TXSCP_K_SHIFT_1_9_WIDTH  4
#define PMB_TXSCP_K_SHIFT_1_9_SHIFT  0
#define PMB_TXSCP_K_SHIFT_1_9_SIGNED 0

#define PMB_TXSCP_K_SHIFT_2_9_MASK   0x000000F0UL
#define PMB_TXSCP_K_SHIFT_2_9_WIDTH  4
#define PMB_TXSCP_K_SHIFT_2_9_SHIFT  4
#define PMB_TXSCP_K_SHIFT_2_9_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_0_9_MASK   0x00000300UL
#define PMB_TXSCP_Q_SHIFT_0_9_WIDTH  2
#define PMB_TXSCP_Q_SHIFT_0_9_SHIFT  8
#define PMB_TXSCP_Q_SHIFT_0_9_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_1_9_MASK   0x00001C00UL
#define PMB_TXSCP_Q_SHIFT_1_9_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_1_9_SHIFT  10
#define PMB_TXSCP_Q_SHIFT_1_9_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_2_9_MASK   0x0000E000UL
#define PMB_TXSCP_Q_SHIFT_2_9_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_2_9_SHIFT  13
#define PMB_TXSCP_Q_SHIFT_2_9_SIGNED 0

/* Register TXSCP_DPD_COEFF10_10 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF10_10          0x0300
#define ABS_PMB_TXSCP_DPD_COEFF10_10      0xA501AB00UL

#define PMB_TXSCP_DPD_COEFF_A10_10_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A10_10_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A10_10_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A10_10_SIGNED 0

/* Register TXSCP_DPD_COEFF20_10 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF20_10          0x0304
#define ABS_PMB_TXSCP_DPD_COEFF20_10      0xA501AB04UL

#define PMB_TXSCP_DPD_COEFF_A20_10_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A20_10_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A20_10_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A20_10_SIGNED 0

/* Register TXSCP_DPD_COEFF30_10 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF30_10          0x0308
#define ABS_PMB_TXSCP_DPD_COEFF30_10      0xA501AB08UL

#define PMB_TXSCP_DPD_COEFF_A30_10_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A30_10_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A30_10_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A30_10_SIGNED 0

/* Register TXSCP_DPD_COEFF11_10 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF11_10          0x030C
#define ABS_PMB_TXSCP_DPD_COEFF11_10      0xA501AB0CUL

#define PMB_TXSCP_DPD_COEFF_A11_10_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A11_10_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A11_10_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A11_10_SIGNED 0

/* Register TXSCP_DPD_COEFF21_10 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF21_10          0x0310
#define ABS_PMB_TXSCP_DPD_COEFF21_10      0xA501AB10UL

#define PMB_TXSCP_DPD_COEFF_A21_10_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A21_10_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A21_10_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A21_10_SIGNED 0

/* Register TXSCP_DPD_COEFF31_10 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF31_10          0x0314
#define ABS_PMB_TXSCP_DPD_COEFF31_10      0xA501AB14UL

#define PMB_TXSCP_DPD_COEFF_A31_10_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A31_10_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A31_10_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A31_10_SIGNED 0

/* Register TXSCP_DPD_COEFF12_10 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF12_10          0x0318
#define ABS_PMB_TXSCP_DPD_COEFF12_10      0xA501AB18UL

#define PMB_TXSCP_DPD_COEFF_A12_10_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A12_10_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A12_10_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A12_10_SIGNED 0

/* Register TXSCP_DPD_COEFF22_10 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF22_10          0x031C
#define ABS_PMB_TXSCP_DPD_COEFF22_10      0xA501AB1CUL

#define PMB_TXSCP_DPD_COEFF_A22_10_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A22_10_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A22_10_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A22_10_SIGNED 0

/* Register TXSCP_DPD_COEFF32_10 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF32_10          0x0320
#define ABS_PMB_TXSCP_DPD_COEFF32_10      0xA501AB20UL

#define PMB_TXSCP_DPD_COEFF_A32_10_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A32_10_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A32_10_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A32_10_SIGNED 0

/* Register TXSCP_DPD_SHIFT_10 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_SHIFT_10        0x0324
#define ABS_PMB_TXSCP_DPD_SHIFT_10    0xA501AB24UL

#define PMB_TXSCP_K_SHIFT_1_10_MASK   0x0000000FUL
#define PMB_TXSCP_K_SHIFT_1_10_WIDTH  4
#define PMB_TXSCP_K_SHIFT_1_10_SHIFT  0
#define PMB_TXSCP_K_SHIFT_1_10_SIGNED 0

#define PMB_TXSCP_K_SHIFT_2_10_MASK   0x000000F0UL
#define PMB_TXSCP_K_SHIFT_2_10_WIDTH  4
#define PMB_TXSCP_K_SHIFT_2_10_SHIFT  4
#define PMB_TXSCP_K_SHIFT_2_10_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_0_10_MASK   0x00000300UL
#define PMB_TXSCP_Q_SHIFT_0_10_WIDTH  2
#define PMB_TXSCP_Q_SHIFT_0_10_SHIFT  8
#define PMB_TXSCP_Q_SHIFT_0_10_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_1_10_MASK   0x00001C00UL
#define PMB_TXSCP_Q_SHIFT_1_10_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_1_10_SHIFT  10
#define PMB_TXSCP_Q_SHIFT_1_10_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_2_10_MASK   0x0000E000UL
#define PMB_TXSCP_Q_SHIFT_2_10_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_2_10_SHIFT  13
#define PMB_TXSCP_Q_SHIFT_2_10_SIGNED 0

/* Register TXSCP_DPD_COEFF10_11 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF10_11          0x0328
#define ABS_PMB_TXSCP_DPD_COEFF10_11      0xA501AB28UL

#define PMB_TXSCP_DPD_COEFF_A10_11_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A10_11_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A10_11_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A10_11_SIGNED 0

/* Register TXSCP_DPD_COEFF20_11 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF20_11          0x032C
#define ABS_PMB_TXSCP_DPD_COEFF20_11      0xA501AB2CUL

#define PMB_TXSCP_DPD_COEFF_A20_11_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A20_11_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A20_11_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A20_11_SIGNED 0

/* Register TXSCP_DPD_COEFF30_11 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF30_11          0x0330
#define ABS_PMB_TXSCP_DPD_COEFF30_11      0xA501AB30UL

#define PMB_TXSCP_DPD_COEFF_A30_11_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A30_11_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A30_11_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A30_11_SIGNED 0

/* Register TXSCP_DPD_COEFF11_11 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF11_11          0x0334
#define ABS_PMB_TXSCP_DPD_COEFF11_11      0xA501AB34UL

#define PMB_TXSCP_DPD_COEFF_A11_11_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A11_11_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A11_11_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A11_11_SIGNED 0

/* Register TXSCP_DPD_COEFF21_11 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF21_11          0x0338
#define ABS_PMB_TXSCP_DPD_COEFF21_11      0xA501AB38UL

#define PMB_TXSCP_DPD_COEFF_A21_11_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A21_11_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A21_11_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A21_11_SIGNED 0

/* Register TXSCP_DPD_COEFF31_11 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF31_11          0x033C
#define ABS_PMB_TXSCP_DPD_COEFF31_11      0xA501AB3CUL

#define PMB_TXSCP_DPD_COEFF_A31_11_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A31_11_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A31_11_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A31_11_SIGNED 0

/* Register TXSCP_DPD_COEFF12_11 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF12_11          0x0340
#define ABS_PMB_TXSCP_DPD_COEFF12_11      0xA501AB40UL

#define PMB_TXSCP_DPD_COEFF_A12_11_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A12_11_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A12_11_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A12_11_SIGNED 0

/* Register TXSCP_DPD_COEFF22_11 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF22_11          0x0344
#define ABS_PMB_TXSCP_DPD_COEFF22_11      0xA501AB44UL

#define PMB_TXSCP_DPD_COEFF_A22_11_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A22_11_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A22_11_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A22_11_SIGNED 0

/* Register TXSCP_DPD_COEFF32_11 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF32_11          0x0348
#define ABS_PMB_TXSCP_DPD_COEFF32_11      0xA501AB48UL

#define PMB_TXSCP_DPD_COEFF_A32_11_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A32_11_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A32_11_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A32_11_SIGNED 0

/* Register TXSCP_DPD_SHIFT_11 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_SHIFT_11        0x034C
#define ABS_PMB_TXSCP_DPD_SHIFT_11    0xA501AB4CUL

#define PMB_TXSCP_K_SHIFT_1_11_MASK   0x0000000FUL
#define PMB_TXSCP_K_SHIFT_1_11_WIDTH  4
#define PMB_TXSCP_K_SHIFT_1_11_SHIFT  0
#define PMB_TXSCP_K_SHIFT_1_11_SIGNED 0

#define PMB_TXSCP_K_SHIFT_2_11_MASK   0x000000F0UL
#define PMB_TXSCP_K_SHIFT_2_11_WIDTH  4
#define PMB_TXSCP_K_SHIFT_2_11_SHIFT  4
#define PMB_TXSCP_K_SHIFT_2_11_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_0_11_MASK   0x00000300UL
#define PMB_TXSCP_Q_SHIFT_0_11_WIDTH  2
#define PMB_TXSCP_Q_SHIFT_0_11_SHIFT  8
#define PMB_TXSCP_Q_SHIFT_0_11_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_1_11_MASK   0x00001C00UL
#define PMB_TXSCP_Q_SHIFT_1_11_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_1_11_SHIFT  10
#define PMB_TXSCP_Q_SHIFT_1_11_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_2_11_MASK   0x0000E000UL
#define PMB_TXSCP_Q_SHIFT_2_11_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_2_11_SHIFT  13
#define PMB_TXSCP_Q_SHIFT_2_11_SIGNED 0

/* Register TXSCP_DPD_COEFF10_12 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF10_12          0x0350
#define ABS_PMB_TXSCP_DPD_COEFF10_12      0xA501AB50UL

#define PMB_TXSCP_DPD_COEFF_A10_12_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A10_12_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A10_12_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A10_12_SIGNED 0

/* Register TXSCP_DPD_COEFF20_12 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF20_12          0x0354
#define ABS_PMB_TXSCP_DPD_COEFF20_12      0xA501AB54UL

#define PMB_TXSCP_DPD_COEFF_A20_12_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A20_12_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A20_12_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A20_12_SIGNED 0

/* Register TXSCP_DPD_COEFF30_12 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF30_12          0x0358
#define ABS_PMB_TXSCP_DPD_COEFF30_12      0xA501AB58UL

#define PMB_TXSCP_DPD_COEFF_A30_12_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A30_12_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A30_12_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A30_12_SIGNED 0

/* Register TXSCP_DPD_COEFF11_12 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF11_12          0x035C
#define ABS_PMB_TXSCP_DPD_COEFF11_12      0xA501AB5CUL

#define PMB_TXSCP_DPD_COEFF_A11_12_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A11_12_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A11_12_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A11_12_SIGNED 0

/* Register TXSCP_DPD_COEFF21_12 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF21_12          0x0360
#define ABS_PMB_TXSCP_DPD_COEFF21_12      0xA501AB60UL

#define PMB_TXSCP_DPD_COEFF_A21_12_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A21_12_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A21_12_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A21_12_SIGNED 0

/* Register TXSCP_DPD_COEFF31_12 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF31_12          0x0364
#define ABS_PMB_TXSCP_DPD_COEFF31_12      0xA501AB64UL

#define PMB_TXSCP_DPD_COEFF_A31_12_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A31_12_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A31_12_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A31_12_SIGNED 0

/* Register TXSCP_DPD_COEFF12_12 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF12_12          0x0368
#define ABS_PMB_TXSCP_DPD_COEFF12_12      0xA501AB68UL

#define PMB_TXSCP_DPD_COEFF_A12_12_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A12_12_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A12_12_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A12_12_SIGNED 0

/* Register TXSCP_DPD_COEFF22_12 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF22_12          0x036C
#define ABS_PMB_TXSCP_DPD_COEFF22_12      0xA501AB6CUL

#define PMB_TXSCP_DPD_COEFF_A22_12_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A22_12_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A22_12_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A22_12_SIGNED 0

/* Register TXSCP_DPD_COEFF32_12 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_COEFF32_12          0x0370
#define ABS_PMB_TXSCP_DPD_COEFF32_12      0xA501AB70UL

#define PMB_TXSCP_DPD_COEFF_A32_12_MASK   0x00FFFFFFUL
#define PMB_TXSCP_DPD_COEFF_A32_12_WIDTH  24
#define PMB_TXSCP_DPD_COEFF_A32_12_SHIFT  0
#define PMB_TXSCP_DPD_COEFF_A32_12_SIGNED 0

/* Register TXSCP_DPD_SHIFT_12 (PMR_TXSCP) */
#define PMB_TXSCP_DPD_SHIFT_12        0x0374
#define ABS_PMB_TXSCP_DPD_SHIFT_12    0xA501AB74UL

#define PMB_TXSCP_K_SHIFT_1_12_MASK   0x0000000FUL
#define PMB_TXSCP_K_SHIFT_1_12_WIDTH  4
#define PMB_TXSCP_K_SHIFT_1_12_SHIFT  0
#define PMB_TXSCP_K_SHIFT_1_12_SIGNED 0

#define PMB_TXSCP_K_SHIFT_2_12_MASK   0x000000F0UL
#define PMB_TXSCP_K_SHIFT_2_12_WIDTH  4
#define PMB_TXSCP_K_SHIFT_2_12_SHIFT  4
#define PMB_TXSCP_K_SHIFT_2_12_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_0_12_MASK   0x00000300UL
#define PMB_TXSCP_Q_SHIFT_0_12_WIDTH  2
#define PMB_TXSCP_Q_SHIFT_0_12_SHIFT  8
#define PMB_TXSCP_Q_SHIFT_0_12_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_1_12_MASK   0x00001C00UL
#define PMB_TXSCP_Q_SHIFT_1_12_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_1_12_SHIFT  10
#define PMB_TXSCP_Q_SHIFT_1_12_SIGNED 0

#define PMB_TXSCP_Q_SHIFT_2_12_MASK   0x0000E000UL
#define PMB_TXSCP_Q_SHIFT_2_12_WIDTH  3
#define PMB_TXSCP_Q_SHIFT_2_12_SHIFT  13
#define PMB_TXSCP_Q_SHIFT_2_12_SIGNED 0

/* Register TXSCP_IQ_IMB_INPHASE_DLY (PMR_TXSCP) */
#define PMB_TXSCP_IQ_IMB_INPHASE_DLY      0x0378
#define ABS_PMB_TXSCP_IQ_IMB_INPHASE_DLY  0xA501AB78UL

#define PMB_TXSCP_IQ_INPHASE_DELAY_MASK   0x0000000FUL
#define PMB_TXSCP_IQ_INPHASE_DELAY_WIDTH  4
#define PMB_TXSCP_IQ_INPHASE_DELAY_SHIFT  0
#define PMB_TXSCP_IQ_INPHASE_DELAY_SIGNED 0

/* Register TXSCP_IQ_IMB_COEFF1 (PMR_TXSCP) */
#define PMB_TXSCP_IQ_IMB_COEFF1       0x037C
#define ABS_PMB_TXSCP_IQ_IMB_COEFF1   0xA501AB7CUL

#define PMB_TXSCP_IQ_FILTER_B0_MASK   0x00000FFFUL
#define PMB_TXSCP_IQ_FILTER_B0_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B0_SHIFT  0
#define PMB_TXSCP_IQ_FILTER_B0_SIGNED 0

#define PMB_TXSCP_IQ_FILTER_B1_MASK   0x00FFF000UL
#define PMB_TXSCP_IQ_FILTER_B1_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B1_SHIFT  12
#define PMB_TXSCP_IQ_FILTER_B1_SIGNED 0

/* Register TXSCP_IQ_IMB_COEFF2 (PMR_TXSCP) */
#define PMB_TXSCP_IQ_IMB_COEFF2       0x0380
#define ABS_PMB_TXSCP_IQ_IMB_COEFF2   0xA501AB80UL

#define PMB_TXSCP_IQ_FILTER_B2_MASK   0x00000FFFUL
#define PMB_TXSCP_IQ_FILTER_B2_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B2_SHIFT  0
#define PMB_TXSCP_IQ_FILTER_B2_SIGNED 0

#define PMB_TXSCP_IQ_FILTER_B3_MASK   0x00FFF000UL
#define PMB_TXSCP_IQ_FILTER_B3_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B3_SHIFT  12
#define PMB_TXSCP_IQ_FILTER_B3_SIGNED 0

/* Register TXSCP_IQ_IMB_COEFF3 (PMR_TXSCP) */
#define PMB_TXSCP_IQ_IMB_COEFF3       0x0384
#define ABS_PMB_TXSCP_IQ_IMB_COEFF3   0xA501AB84UL

#define PMB_TXSCP_IQ_FILTER_B4_MASK   0x00000FFFUL
#define PMB_TXSCP_IQ_FILTER_B4_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B4_SHIFT  0
#define PMB_TXSCP_IQ_FILTER_B4_SIGNED 0

#define PMB_TXSCP_IQ_FILTER_B5_MASK   0x00FFF000UL
#define PMB_TXSCP_IQ_FILTER_B5_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B5_SHIFT  12
#define PMB_TXSCP_IQ_FILTER_B5_SIGNED 0

/* Register TXSCP_IQ_IMB_COEFF4 (PMR_TXSCP) */
#define PMB_TXSCP_IQ_IMB_COEFF4       0x0388
#define ABS_PMB_TXSCP_IQ_IMB_COEFF4   0xA501AB88UL

#define PMB_TXSCP_IQ_FILTER_B6_MASK   0x00000FFFUL
#define PMB_TXSCP_IQ_FILTER_B6_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B6_SHIFT  0
#define PMB_TXSCP_IQ_FILTER_B6_SIGNED 0

#define PMB_TXSCP_IQ_FILTER_B7_MASK   0x00FFF000UL
#define PMB_TXSCP_IQ_FILTER_B7_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B7_SHIFT  12
#define PMB_TXSCP_IQ_FILTER_B7_SIGNED 0

/* Register TXSCP_IQ_IMB_COEFF5 (PMR_TXSCP) */
#define PMB_TXSCP_IQ_IMB_COEFF5       0x038C
#define ABS_PMB_TXSCP_IQ_IMB_COEFF5   0xA501AB8CUL

#define PMB_TXSCP_IQ_FILTER_B8_MASK   0x00000FFFUL
#define PMB_TXSCP_IQ_FILTER_B8_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B8_SHIFT  0
#define PMB_TXSCP_IQ_FILTER_B8_SIGNED 0

#define PMB_TXSCP_IQ_FILTER_B9_MASK   0x00FFF000UL
#define PMB_TXSCP_IQ_FILTER_B9_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B9_SHIFT  12
#define PMB_TXSCP_IQ_FILTER_B9_SIGNED 0

/* Register TXSCP_IQ_IMB_COEFF6 (PMR_TXSCP) */
#define PMB_TXSCP_IQ_IMB_COEFF6        0x0390
#define ABS_PMB_TXSCP_IQ_IMB_COEFF6    0xA501AB90UL

#define PMB_TXSCP_IQ_FILTER_B10_MASK   0x00000FFFUL
#define PMB_TXSCP_IQ_FILTER_B10_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B10_SHIFT  0
#define PMB_TXSCP_IQ_FILTER_B10_SIGNED 0

#define PMB_TXSCP_IQ_FILTER_B11_MASK   0x00FFF000UL
#define PMB_TXSCP_IQ_FILTER_B11_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B11_SHIFT  12
#define PMB_TXSCP_IQ_FILTER_B11_SIGNED 0

/* Register TXSCP_IQ_IMB_COEFF7 (PMR_TXSCP) */
#define PMB_TXSCP_IQ_IMB_COEFF7        0x0394
#define ABS_PMB_TXSCP_IQ_IMB_COEFF7    0xA501AB94UL

#define PMB_TXSCP_IQ_FILTER_B12_MASK   0x00000FFFUL
#define PMB_TXSCP_IQ_FILTER_B12_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B12_SHIFT  0
#define PMB_TXSCP_IQ_FILTER_B12_SIGNED 0

#define PMB_TXSCP_IQ_FILTER_B13_MASK   0x00FFF000UL
#define PMB_TXSCP_IQ_FILTER_B13_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B13_SHIFT  12
#define PMB_TXSCP_IQ_FILTER_B13_SIGNED 0

/* Register TXSCP_IQ_IMB_COEFF8 (PMR_TXSCP) */
#define PMB_TXSCP_IQ_IMB_COEFF8        0x0398
#define ABS_PMB_TXSCP_IQ_IMB_COEFF8    0xA501AB98UL

#define PMB_TXSCP_IQ_FILTER_B14_MASK   0x00000FFFUL
#define PMB_TXSCP_IQ_FILTER_B14_WIDTH  12
#define PMB_TXSCP_IQ_FILTER_B14_SHIFT  0
#define PMB_TXSCP_IQ_FILTER_B14_SIGNED 0

/* Register TXSCP_DAC_UNDERFLOW_FLAG (PMR_TXSCP) */
#define PMB_TXSCP_DAC_UNDERFLOW_FLAG        0x039C
#define ABS_PMB_TXSCP_DAC_UNDERFLOW_FLAG    0xA501AB9CUL

#define PMB_TXSCP_DAC_UNDERFLOW_FLAG_MASK   0x00000001UL
#define PMB_TXSCP_DAC_UNDERFLOW_FLAG_WIDTH  1
#define PMB_TXSCP_DAC_UNDERFLOW_FLAG_SHIFT  0
#define PMB_TXSCP_DAC_UNDERFLOW_FLAG_SIGNED 0

/* Register TXSCP_MIXER_DEBUG_FCACCUM (PMR_TXSCP) */
#define PMB_TXSCP_MIXER_DEBUG_FCACCUM      0x03A0
#define ABS_PMB_TXSCP_MIXER_DEBUG_FCACCUM  0xA501ABA0UL

#define PMB_TXSCP_MIX_DEBUG_FCACCUM_MASK   0x00FFFFFFUL
#define PMB_TXSCP_MIX_DEBUG_FCACCUM_WIDTH  24
#define PMB_TXSCP_MIX_DEBUG_FCACCUM_SHIFT  0
#define PMB_TXSCP_MIX_DEBUG_FCACCUM_SIGNED 0

/* Register TXSCP_SAMPLE (PMR_TXSCP) */
#define PMB_TXSCP_SAMPLE          0x03A4
#define ABS_PMB_TXSCP_SAMPLE      0xA501ABA4UL

#define PMB_TXSCP_SAMPLE_Q_MASK   0x00000FFFUL
#define PMB_TXSCP_SAMPLE_Q_WIDTH  12
#define PMB_TXSCP_SAMPLE_Q_SHIFT  0
#define PMB_TXSCP_SAMPLE_Q_SIGNED 0

#define PMB_TXSCP_SAMPLE_I_MASK   0x00FFF000UL
#define PMB_TXSCP_SAMPLE_I_WIDTH  12
#define PMB_TXSCP_SAMPLE_I_SHIFT  12
#define PMB_TXSCP_SAMPLE_I_SIGNED 0

/* Register TXSCP_SAMPLE_VALID (PMR_TXSCP) */
#define PMB_TXSCP_SAMPLE_VALID        0x03A8
#define ABS_PMB_TXSCP_SAMPLE_VALID    0xA501ABA8UL

#define PMB_TXSCP_SAMPLE_VALID_MASK   0x00000001UL
#define PMB_TXSCP_SAMPLE_VALID_WIDTH  1
#define PMB_TXSCP_SAMPLE_VALID_SHIFT  0
#define PMB_TXSCP_SAMPLE_VALID_SIGNED 0

/* Register TXSCP_EVENT_FLAG_ENABLE (PMR_TXSCP) */
#define PMB_TXSCP_EVENT_FLAG_ENABLE           0x03AC
#define ABS_PMB_TXSCP_EVENT_FLAG_ENABLE       0xA501ABACUL

#define PMB_TXSCP_TX_END_ENABLE_MASK          0x00000001UL
#define PMB_TXSCP_TX_END_ENABLE_WIDTH         1
#define PMB_TXSCP_TX_END_ENABLE_SHIFT         0
#define PMB_TXSCP_TX_END_ENABLE_SIGNED        0

#define PMB_TXSCP_DAC_UNDERFLOW_ENABLE_MASK   0x00000002UL
#define PMB_TXSCP_DAC_UNDERFLOW_ENABLE_WIDTH  1
#define PMB_TXSCP_DAC_UNDERFLOW_ENABLE_SHIFT  1
#define PMB_TXSCP_DAC_UNDERFLOW_ENABLE_SIGNED 0

/* Register TXSCP_EVENT_FLAG_STATUS (PMR_TXSCP) */
#define PMB_TXSCP_EVENT_FLAG_STATUS           0x03B0
#define ABS_PMB_TXSCP_EVENT_FLAG_STATUS       0xA501ABB0UL

#define PMB_TXSCP_TX_END_STATUS_MASK          0x00000001UL
#define PMB_TXSCP_TX_END_STATUS_WIDTH         1
#define PMB_TXSCP_TX_END_STATUS_SHIFT         0
#define PMB_TXSCP_TX_END_STATUS_SIGNED        0

#define PMB_TXSCP_DAC_UNDERFLOW_STATUS_MASK   0x00000002UL
#define PMB_TXSCP_DAC_UNDERFLOW_STATUS_WIDTH  1
#define PMB_TXSCP_DAC_UNDERFLOW_STATUS_SHIFT  1
#define PMB_TXSCP_DAC_UNDERFLOW_STATUS_SIGNED 0

/* Register TXSCP_EVENT_FLAG_CLEAR (PMR_TXSCP) */
#define PMB_TXSCP_EVENT_FLAG_CLEAR           0x03B4
#define ABS_PMB_TXSCP_EVENT_FLAG_CLEAR       0xA501ABB4UL

#define PMB_TXSCP_TX_END_CLEAR_MASK          0x00000001UL
#define PMB_TXSCP_TX_END_CLEAR_WIDTH         1
#define PMB_TXSCP_TX_END_CLEAR_SHIFT         0
#define PMB_TXSCP_TX_END_CLEAR_SIGNED        0

#define PMB_TXSCP_DAC_UNDERFLOW_CLEAR_MASK   0x00000002UL
#define PMB_TXSCP_DAC_UNDERFLOW_CLEAR_WIDTH  1
#define PMB_TXSCP_DAC_UNDERFLOW_CLEAR_SHIFT  1
#define PMB_TXSCP_DAC_UNDERFLOW_CLEAR_SIGNED 0

/* Register TXSCP_SAMPLE_I_EXT (PMR_TXSCP) */
#define PMB_TXSCP_SAMPLE_I_EXT        0x03B8
#define ABS_PMB_TXSCP_SAMPLE_I_EXT    0xA501ABB8UL

#define PMB_TXSCP_SAMPLE_I_EXT_MASK   0x0000FFFFUL
#define PMB_TXSCP_SAMPLE_I_EXT_WIDTH  16
#define PMB_TXSCP_SAMPLE_I_EXT_SHIFT  0
#define PMB_TXSCP_SAMPLE_I_EXT_SIGNED 0

/* Register TXSCP_SAMPLE_Q_EXT (PMR_TXSCP) */
#define PMB_TXSCP_SAMPLE_Q_EXT        0x03BC
#define ABS_PMB_TXSCP_SAMPLE_Q_EXT    0xA501ABBCUL

#define PMB_TXSCP_SAMPLE_Q_EXT_MASK   0x0000FFFFUL
#define PMB_TXSCP_SAMPLE_Q_EXT_WIDTH  16
#define PMB_TXSCP_SAMPLE_Q_EXT_SHIFT  0
#define PMB_TXSCP_SAMPLE_Q_EXT_SIGNED 0

/* Register TXSCP_PACKET_SETTINGS2_0 (PMR_TXSCP) */
#define PMB_TXSCP_PACKET_SETTINGS2_0                    0x03C0
#define ABS_PMB_TXSCP_PACKET_SETTINGS2_0                0xA501ABC0UL

#define PMB_TXSCP_PRE_INTERP_CFR_MAG_THRESHOLD_0_MASK   0x00000FFFUL
#define PMB_TXSCP_PRE_INTERP_CFR_MAG_THRESHOLD_0_WIDTH  12
#define PMB_TXSCP_PRE_INTERP_CFR_MAG_THRESHOLD_0_SHIFT  0
#define PMB_TXSCP_PRE_INTERP_CFR_MAG_THRESHOLD_0_SIGNED 0

/* Register TXSCP_PCF_COEFF1 (PMR_TXSCP) */
#define PMB_TXSCP_PCF_COEFF1         0x03C4
#define ABS_PMB_TXSCP_PCF_COEFF1     0xA501ABC4UL

#define PMB_TXSCP_PCF_COEFF_0_MASK   0x00000FFFUL
#define PMB_TXSCP_PCF_COEFF_0_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_0_SHIFT  0
#define PMB_TXSCP_PCF_COEFF_0_SIGNED 0

#define PMB_TXSCP_PCF_COEFF_1_MASK   0x00FFF000UL
#define PMB_TXSCP_PCF_COEFF_1_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_1_SHIFT  12
#define PMB_TXSCP_PCF_COEFF_1_SIGNED 0

/* Register TXSCP_PCF_COEFF2 (PMR_TXSCP) */
#define PMB_TXSCP_PCF_COEFF2         0x03C8
#define ABS_PMB_TXSCP_PCF_COEFF2     0xA501ABC8UL

#define PMB_TXSCP_PCF_COEFF_2_MASK   0x00000FFFUL
#define PMB_TXSCP_PCF_COEFF_2_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_2_SHIFT  0
#define PMB_TXSCP_PCF_COEFF_2_SIGNED 0

#define PMB_TXSCP_PCF_COEFF_3_MASK   0x00FFF000UL
#define PMB_TXSCP_PCF_COEFF_3_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_3_SHIFT  12
#define PMB_TXSCP_PCF_COEFF_3_SIGNED 0

/* Register TXSCP_PCF_COEFF3 (PMR_TXSCP) */
#define PMB_TXSCP_PCF_COEFF3         0x03CC
#define ABS_PMB_TXSCP_PCF_COEFF3     0xA501ABCCUL

#define PMB_TXSCP_PCF_COEFF_4_MASK   0x00000FFFUL
#define PMB_TXSCP_PCF_COEFF_4_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_4_SHIFT  0
#define PMB_TXSCP_PCF_COEFF_4_SIGNED 0

#define PMB_TXSCP_PCF_COEFF_5_MASK   0x00FFF000UL
#define PMB_TXSCP_PCF_COEFF_5_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_5_SHIFT  12
#define PMB_TXSCP_PCF_COEFF_5_SIGNED 0

/* Register TXSCP_PCF_COEFF4 (PMR_TXSCP) */
#define PMB_TXSCP_PCF_COEFF4         0x03D0
#define ABS_PMB_TXSCP_PCF_COEFF4     0xA501ABD0UL

#define PMB_TXSCP_PCF_COEFF_6_MASK   0x00000FFFUL
#define PMB_TXSCP_PCF_COEFF_6_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_6_SHIFT  0
#define PMB_TXSCP_PCF_COEFF_6_SIGNED 0

#define PMB_TXSCP_PCF_COEFF_7_MASK   0x00FFF000UL
#define PMB_TXSCP_PCF_COEFF_7_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_7_SHIFT  12
#define PMB_TXSCP_PCF_COEFF_7_SIGNED 0

/* Register TXSCP_PCF_COEFF5 (PMR_TXSCP) */
#define PMB_TXSCP_PCF_COEFF5         0x03D4
#define ABS_PMB_TXSCP_PCF_COEFF5     0xA501ABD4UL

#define PMB_TXSCP_PCF_COEFF_8_MASK   0x00000FFFUL
#define PMB_TXSCP_PCF_COEFF_8_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_8_SHIFT  0
#define PMB_TXSCP_PCF_COEFF_8_SIGNED 0

#define PMB_TXSCP_PCF_COEFF_9_MASK   0x00FFF000UL
#define PMB_TXSCP_PCF_COEFF_9_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_9_SHIFT  12
#define PMB_TXSCP_PCF_COEFF_9_SIGNED 0

/* Register TXSCP_PCF_COEFF6 (PMR_TXSCP) */
#define PMB_TXSCP_PCF_COEFF6          0x03D8
#define ABS_PMB_TXSCP_PCF_COEFF6      0xA501ABD8UL

#define PMB_TXSCP_PCF_COEFF_10_MASK   0x00000FFFUL
#define PMB_TXSCP_PCF_COEFF_10_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_10_SHIFT  0
#define PMB_TXSCP_PCF_COEFF_10_SIGNED 0

#define PMB_TXSCP_PCF_COEFF_11_MASK   0x00FFF000UL
#define PMB_TXSCP_PCF_COEFF_11_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_11_SHIFT  12
#define PMB_TXSCP_PCF_COEFF_11_SIGNED 0

/* Register TXSCP_PCF_COEFF7 (PMR_TXSCP) */
#define PMB_TXSCP_PCF_COEFF7          0x03DC
#define ABS_PMB_TXSCP_PCF_COEFF7      0xA501ABDCUL

#define PMB_TXSCP_PCF_COEFF_12_MASK   0x00000FFFUL
#define PMB_TXSCP_PCF_COEFF_12_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_12_SHIFT  0
#define PMB_TXSCP_PCF_COEFF_12_SIGNED 0

#define PMB_TXSCP_PCF_COEFF_13_MASK   0x00FFF000UL
#define PMB_TXSCP_PCF_COEFF_13_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_13_SHIFT  12
#define PMB_TXSCP_PCF_COEFF_13_SIGNED 0

/* Register TXSCP_PCF_COEFF8 (PMR_TXSCP) */
#define PMB_TXSCP_PCF_COEFF8          0x03E0
#define ABS_PMB_TXSCP_PCF_COEFF8      0xA501ABE0UL

#define PMB_TXSCP_PCF_COEFF_14_MASK   0x00000FFFUL
#define PMB_TXSCP_PCF_COEFF_14_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_14_SHIFT  0
#define PMB_TXSCP_PCF_COEFF_14_SIGNED 0

#define PMB_TXSCP_PCF_COEFF_15_MASK   0x00FFF000UL
#define PMB_TXSCP_PCF_COEFF_15_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_15_SHIFT  12
#define PMB_TXSCP_PCF_COEFF_15_SIGNED 0

/* Register TXSCP_PCF_COEFF9 (PMR_TXSCP) */
#define PMB_TXSCP_PCF_COEFF9          0x03E4
#define ABS_PMB_TXSCP_PCF_COEFF9      0xA501ABE4UL

#define PMB_TXSCP_PCF_COEFF_16_MASK   0x00000FFFUL
#define PMB_TXSCP_PCF_COEFF_16_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_16_SHIFT  0
#define PMB_TXSCP_PCF_COEFF_16_SIGNED 0

#define PMB_TXSCP_PCF_COEFF_17_MASK   0x00FFF000UL
#define PMB_TXSCP_PCF_COEFF_17_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_17_SHIFT  12
#define PMB_TXSCP_PCF_COEFF_17_SIGNED 0

/* Register TXSCP_PCF_COEFF10 (PMR_TXSCP) */
#define PMB_TXSCP_PCF_COEFF10         0x03E8
#define ABS_PMB_TXSCP_PCF_COEFF10     0xA501ABE8UL

#define PMB_TXSCP_PCF_COEFF_18_MASK   0x00000FFFUL
#define PMB_TXSCP_PCF_COEFF_18_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_18_SHIFT  0
#define PMB_TXSCP_PCF_COEFF_18_SIGNED 0

#define PMB_TXSCP_PCF_COEFF_19_MASK   0x00FFF000UL
#define PMB_TXSCP_PCF_COEFF_19_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_19_SHIFT  12
#define PMB_TXSCP_PCF_COEFF_19_SIGNED 0

/* Register TXSCP_PCF_COEFF11 (PMR_TXSCP) */
#define PMB_TXSCP_PCF_COEFF11         0x03EC
#define ABS_PMB_TXSCP_PCF_COEFF11     0xA501ABECUL

#define PMB_TXSCP_PCF_COEFF_20_MASK   0x00000FFFUL
#define PMB_TXSCP_PCF_COEFF_20_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_20_SHIFT  0
#define PMB_TXSCP_PCF_COEFF_20_SIGNED 0

#define PMB_TXSCP_PCF_COEFF_21_MASK   0x00FFF000UL
#define PMB_TXSCP_PCF_COEFF_21_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_21_SHIFT  12
#define PMB_TXSCP_PCF_COEFF_21_SIGNED 0

/* Register TXSCP_PCF_COEFF12 (PMR_TXSCP) */
#define PMB_TXSCP_PCF_COEFF12         0x03F0
#define ABS_PMB_TXSCP_PCF_COEFF12     0xA501ABF0UL

#define PMB_TXSCP_PCF_COEFF_22_MASK   0x00000FFFUL
#define PMB_TXSCP_PCF_COEFF_22_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_22_SHIFT  0
#define PMB_TXSCP_PCF_COEFF_22_SIGNED 0

#define PMB_TXSCP_PCF_COEFF_23_MASK   0x00FFF000UL
#define PMB_TXSCP_PCF_COEFF_23_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_23_SHIFT  12
#define PMB_TXSCP_PCF_COEFF_23_SIGNED 0

/* Register TXSCP_PCF_COEFF13 (PMR_TXSCP) */
#define PMB_TXSCP_PCF_COEFF13         0x03F4
#define ABS_PMB_TXSCP_PCF_COEFF13     0xA501ABF4UL

#define PMB_TXSCP_PCF_COEFF_24_MASK   0x00000FFFUL
#define PMB_TXSCP_PCF_COEFF_24_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_24_SHIFT  0
#define PMB_TXSCP_PCF_COEFF_24_SIGNED 0

#define PMB_TXSCP_PCF_COEFF_25_MASK   0x00FFF000UL
#define PMB_TXSCP_PCF_COEFF_25_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_25_SHIFT  12
#define PMB_TXSCP_PCF_COEFF_25_SIGNED 0

/* Register TXSCP_PCF_COEFF14 (PMR_TXSCP) */
#define PMB_TXSCP_PCF_COEFF14         0x03F8
#define ABS_PMB_TXSCP_PCF_COEFF14     0xA501ABF8UL

#define PMB_TXSCP_PCF_COEFF_26_MASK   0x00000FFFUL
#define PMB_TXSCP_PCF_COEFF_26_WIDTH  12
#define PMB_TXSCP_PCF_COEFF_26_SHIFT  0
#define PMB_TXSCP_PCF_COEFF_26_SIGNED 0

/* Register TXSCP_PCF_SHIFT (PMR_TXSCP) */
#define PMB_TXSCP_PCF_SHIFT        0x03FC
#define ABS_PMB_TXSCP_PCF_SHIFT    0xA501ABFCUL

#define PMB_TXSCP_PCF_SHIFT_MASK   0x00000007UL
#define PMB_TXSCP_PCF_SHIFT_WIDTH  3
#define PMB_TXSCP_PCF_SHIFT_SHIFT  0
#define PMB_TXSCP_PCF_SHIFT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_PULSED_RESET (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_PULSED_RESET        0x0000
#define ABS_PMB_WLAN_MAC_CTRL_AGG_PULSED_RESET    0xA5020000UL

#define PMB_WLAN_MAC_CTRL_AGG_PULSED_RESET_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_PULSED_RESET_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_PULSED_RESET_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_PULSED_RESET_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_LATCHED_RESET (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_LATCHED_RESET        0x0004
#define ABS_PMB_WLAN_MAC_CTRL_AGG_LATCHED_RESET    0xA5020004UL

#define PMB_WLAN_MAC_CTRL_AGG_LATCHED_RESET_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_LATCHED_RESET_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_LATCHED_RESET_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_LATCHED_RESET_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_ENABLE        0x0008
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_ENABLE    0xA5020008UL

#define PMB_WLAN_MAC_CTRL_AGG_TX_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_TX_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_TX_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_BT_COEX_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_BT_COEX_ENABLE        0x000C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_BT_COEX_ENABLE    0xA502000CUL

#define PMB_WLAN_MAC_CTRL_AGG_BT_COEX_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_BT_COEX_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_BT_COEX_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_BT_COEX_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_PHY_TX_VECTOR_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_PHY_TX_VECTOR_CNT        0x0010
#define ABS_PMB_WLAN_MAC_CTRL_AGG_PHY_TX_VECTOR_CNT    0xA5020010UL

#define PMB_WLAN_MAC_CTRL_AGG_PHY_TX_VECTOR_CNT_MASK   0x0000003FUL
#define PMB_WLAN_MAC_CTRL_AGG_PHY_TX_VECTOR_CNT_WIDTH  6
#define PMB_WLAN_MAC_CTRL_AGG_PHY_TX_VECTOR_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_PHY_TX_VECTOR_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DMA_EVENT_STATUS (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DMA_EVENT_STATUS        0x0014
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DMA_EVENT_STATUS    0xA5020014UL

#define PMB_WLAN_MAC_CTRL_AGG_DMA_EVENT_STATUS_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DMA_EVENT_STATUS_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DMA_EVENT_STATUS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DMA_EVENT_STATUS_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DMA_EVENT_STATUS_CLEAR (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DMA_EVENT_STATUS_CLEAR        0x0018
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DMA_EVENT_STATUS_CLEAR    0xA5020018UL

#define PMB_WLAN_MAC_CTRL_AGG_DMA_EVENT_STATUS_CLEAR_MASK   0x00000003UL
#define PMB_WLAN_MAC_CTRL_AGG_DMA_EVENT_STATUS_CLEAR_WIDTH  2
#define PMB_WLAN_MAC_CTRL_AGG_DMA_EVENT_STATUS_CLEAR_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DMA_EVENT_STATUS_CLEAR_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_FW_EVENT_STATUS (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_FW_EVENT_STATUS        0x001C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_FW_EVENT_STATUS    0xA502001CUL

#define PMB_WLAN_MAC_CTRL_AGG_TX_FW_EVENT_STATUS_MASK   0x00000007UL
#define PMB_WLAN_MAC_CTRL_AGG_TX_FW_EVENT_STATUS_WIDTH  3
#define PMB_WLAN_MAC_CTRL_AGG_TX_FW_EVENT_STATUS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_FW_EVENT_STATUS_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_EDCA_STATUS (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_EDCA_STATUS        0x0020
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_EDCA_STATUS    0xA5020020UL

#define PMB_WLAN_MAC_CTRL_AGG_TX_EDCA_STATUS_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_TX_EDCA_STATUS_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_TX_EDCA_STATUS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_EDCA_STATUS_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_FW_EVENT_STATUS_CLEAR (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_FW_EVENT_STATUS_CLEAR        0x0024
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_FW_EVENT_STATUS_CLEAR    0xA5020024UL

#define PMB_WLAN_MAC_CTRL_AGG_TX_FW_EVENT_STATUS_CLEAR_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_TX_FW_EVENT_STATUS_CLEAR_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_TX_FW_EVENT_STATUS_CLEAR_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_FW_EVENT_STATUS_CLEAR_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DSSS_TX_TO_TX_SIFS (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DSSS_TX_TO_TX_SIFS        0x0028
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DSSS_TX_TO_TX_SIFS    0xA5020028UL

#define PMB_WLAN_MAC_CTRL_AGG_DSSS_TX_TO_TX_SIFS_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DSSS_TX_TO_TX_SIFS_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DSSS_TX_TO_TX_SIFS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DSSS_TX_TO_TX_SIFS_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_OFDM_TX_TO_TX_SIFS (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_OFDM_TX_TO_TX_SIFS        0x002C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_OFDM_TX_TO_TX_SIFS    0xA502002CUL

#define PMB_WLAN_MAC_CTRL_AGG_OFDM_TX_TO_TX_SIFS_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_OFDM_TX_TO_TX_SIFS_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_OFDM_TX_TO_TX_SIFS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_OFDM_TX_TO_TX_SIFS_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_0        0x0030
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_0    0xA5020030UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_1        0x0034
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_1    0xA5020034UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_2 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_2        0x0038
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_2    0xA5020038UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_2_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_2_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_2_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_2_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_3        0x003C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_3    0xA502003CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_3_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_4 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_4        0x0040
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_4    0xA5020040UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_4_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_4_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_4_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_4_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_5 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_5        0x0044
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_5    0xA5020044UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_5_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_5_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_5_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_5_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_6 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_6        0x0048
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_6    0xA5020048UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_6_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_6_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_6_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_7 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_7        0x004C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_7    0xA502004CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_7_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_7_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_7_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_7_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_8 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_8        0x0050
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_8    0xA5020050UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_8_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_8_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_8_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_8_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_9 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_9        0x0054
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_9    0xA5020054UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_9_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_9_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_9_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_9_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_10 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_10        0x0058
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_10    0xA5020058UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_10_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_10_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_10_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_10_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_11 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_11        0x005C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_11    0xA502005CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_11_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_11_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_11_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_11_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_12 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_12        0x0060
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_12    0xA5020060UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_12_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_12_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_12_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_12_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_13 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_13        0x0064
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_13    0xA5020064UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_13_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_13_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_13_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_13_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_14 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_14        0x0068
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_14    0xA5020068UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_14_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_14_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_14_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_14_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_15 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_15        0x006C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_15    0xA502006CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_15_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_15_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_15_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_15_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_16 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_16        0x0070
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_16    0xA5020070UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_16_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_16_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_16_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_16_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_17 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_17        0x0074
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_17    0xA5020074UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_17_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_17_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_17_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_17_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_18 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_18        0x0078
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_18    0xA5020078UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_18_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_18_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_18_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_18_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_19 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_19        0x007C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_19    0xA502007CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_19_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_19_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_19_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_19_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_20 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_20        0x0080
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_20    0xA5020080UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_20_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_20_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_20_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_20_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_21 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_21        0x0084
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_21    0xA5020084UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_21_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_21_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_21_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_21_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_22 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_22        0x0088
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_22    0xA5020088UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_22_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_22_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_22_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_22_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_23 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_23        0x008C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_23    0xA502008CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_23_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_23_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_23_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_23_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_24 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_24        0x0090
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_24    0xA5020090UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_24_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_24_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_24_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_25 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_25        0x0094
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_25    0xA5020094UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_25_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_25_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_25_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_25_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_26 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_26        0x0098
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_26    0xA5020098UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_26_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_26_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_26_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_26_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_27 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_27        0x009C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_27    0xA502009CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_27_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_27_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_27_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_27_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_28 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_28        0x00A0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_28    0xA50200A0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_28_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_28_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_28_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_28_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_29 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_29        0x00A4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_29    0xA50200A4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_29_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_29_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_29_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_29_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_30 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_30        0x00A8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_30    0xA50200A8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_30_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_30_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_30_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_30_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_31 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_31        0x00AC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_31    0xA50200ACUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_31_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_31_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_31_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_31_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_32 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_32        0x00B0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_32    0xA50200B0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_32_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_32_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_32_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_32_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_33 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_33        0x00B4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_33    0xA50200B4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_33_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_33_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_33_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_33_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_34 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_34        0x00B8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_34    0xA50200B8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_34_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_34_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_34_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_34_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_35 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_35        0x00BC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_35    0xA50200BCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_35_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_35_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_35_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_35_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_36 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_36        0x00C0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_36    0xA50200C0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_36_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_36_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_36_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_36_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_37 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_37        0x00C4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_37    0xA50200C4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_37_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_37_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_37_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_37_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_38 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_38        0x00C8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_38    0xA50200C8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_38_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_38_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_38_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_38_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_39 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_39        0x00CC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_39    0xA50200CCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_39_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_39_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_39_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_39_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_40 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_40        0x00D0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_40    0xA50200D0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_40_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_40_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_40_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_40_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_41 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_41        0x00D4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_41    0xA50200D4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_41_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_41_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_41_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_41_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_42 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_42        0x00D8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_42    0xA50200D8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_42_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_42_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_42_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_42_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_43 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_43        0x00DC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_43    0xA50200DCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_43_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_43_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_43_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_43_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_44 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_44        0x00E0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_44    0xA50200E0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_44_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_44_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_44_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_44_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_45 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_45        0x00E4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_45    0xA50200E4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_45_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_45_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_45_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_45_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_46 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_46        0x00E8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_46    0xA50200E8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_46_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_46_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_46_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_46_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_47 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_47        0x00EC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_47    0xA50200ECUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_47_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_47_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_47_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_47_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_48 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_48        0x00F0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_48    0xA50200F0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_48_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_48_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_48_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_48_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_49 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_49        0x00F4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_49    0xA50200F4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_49_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_49_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_49_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_49_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_50 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_50        0x00F8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_50    0xA50200F8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_50_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_50_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_50_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_50_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_51 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_51        0x00FC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_51    0xA50200FCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_51_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_51_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_51_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_51_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_52 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_52        0x0100
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_52    0xA5020100UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_52_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_52_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_52_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_52_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_53 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_53        0x0104
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_53    0xA5020104UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_53_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_53_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_53_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_53_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_54 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_54        0x0108
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_54    0xA5020108UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_54_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_54_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_54_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_54_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_55 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_55        0x010C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_55    0xA502010CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_55_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_55_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_55_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_55_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_56 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_56        0x0110
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_56    0xA5020110UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_56_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_56_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_56_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_56_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_57 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_57        0x0114
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_57    0xA5020114UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_57_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_57_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_57_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_57_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_58 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_58        0x0118
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_58    0xA5020118UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_58_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_58_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_58_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_58_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_59 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_59        0x011C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_59    0xA502011CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_59_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_59_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_59_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_59_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_60 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_60        0x0120
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_60    0xA5020120UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_60_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_60_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_60_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_60_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_61 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_61        0x0124
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_61    0xA5020124UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_61_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_61_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_61_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_61_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_62 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_62        0x0128
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_62    0xA5020128UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_62_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_62_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_62_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_62_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_63 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_63        0x012C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_63    0xA502012CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_63_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_63_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_63_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_63_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_64 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_64        0x0130
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_64    0xA5020130UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_64_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_64_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_64_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_64_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_65 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_65        0x0134
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_65    0xA5020134UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_65_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_65_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_65_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_65_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_66 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_66        0x0138
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_66    0xA5020138UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_66_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_66_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_66_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_66_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_67 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_67        0x013C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_67    0xA502013CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_67_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_67_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_67_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_67_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_68 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_68        0x0140
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_68    0xA5020140UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_68_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_68_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_68_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_68_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_69 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_69        0x0144
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_69    0xA5020144UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_69_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_69_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_69_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_69_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_70 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_70        0x0148
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_70    0xA5020148UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_70_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_70_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_70_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_70_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_71 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_71        0x014C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_71    0xA502014CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_71_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_71_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_71_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_71_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_72 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_72        0x0150
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_72    0xA5020150UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_72_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_72_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_72_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_72_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_73 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_73        0x0154
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_73    0xA5020154UL

#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_73_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_73_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_73_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC1_TX_VECTOR_73_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_0        0x0158
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_0    0xA5020158UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_1        0x015C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_1    0xA502015CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_2 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_2        0x0160
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_2    0xA5020160UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_2_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_2_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_2_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_2_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_3        0x0164
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_3    0xA5020164UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_3_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_4 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_4        0x0168
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_4    0xA5020168UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_4_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_4_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_4_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_4_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_5 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_5        0x016C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_5    0xA502016CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_5_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_5_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_5_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_5_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_6 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_6        0x0170
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_6    0xA5020170UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_6_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_6_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_6_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_7 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_7        0x0174
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_7    0xA5020174UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_7_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_7_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_7_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_7_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_8 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_8        0x0178
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_8    0xA5020178UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_8_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_8_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_8_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_8_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_9 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_9        0x017C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_9    0xA502017CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_9_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_9_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_9_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_9_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_10 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_10        0x0180
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_10    0xA5020180UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_10_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_10_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_10_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_10_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_11 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_11        0x0184
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_11    0xA5020184UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_11_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_11_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_11_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_11_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_12 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_12        0x0188
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_12    0xA5020188UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_12_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_12_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_12_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_12_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_13 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_13        0x018C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_13    0xA502018CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_13_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_13_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_13_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_13_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_14 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_14        0x0190
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_14    0xA5020190UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_14_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_14_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_14_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_14_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_15 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_15        0x0194
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_15    0xA5020194UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_15_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_15_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_15_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_15_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_16 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_16        0x0198
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_16    0xA5020198UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_16_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_16_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_16_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_16_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_17 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_17        0x019C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_17    0xA502019CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_17_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_17_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_17_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_17_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_18 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_18        0x01A0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_18    0xA50201A0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_18_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_18_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_18_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_18_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_19 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_19        0x01A4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_19    0xA50201A4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_19_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_19_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_19_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_19_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_20 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_20        0x01A8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_20    0xA50201A8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_20_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_20_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_20_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_20_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_21 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_21        0x01AC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_21    0xA50201ACUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_21_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_21_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_21_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_21_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_22 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_22        0x01B0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_22    0xA50201B0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_22_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_22_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_22_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_22_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_23 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_23        0x01B4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_23    0xA50201B4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_23_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_23_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_23_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_23_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_24 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_24        0x01B8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_24    0xA50201B8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_24_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_24_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_24_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_25 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_25        0x01BC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_25    0xA50201BCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_25_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_25_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_25_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_25_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_26 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_26        0x01C0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_26    0xA50201C0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_26_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_26_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_26_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_26_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_27 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_27        0x01C4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_27    0xA50201C4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_27_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_27_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_27_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_27_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_28 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_28        0x01C8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_28    0xA50201C8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_28_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_28_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_28_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_28_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_29 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_29        0x01CC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_29    0xA50201CCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_29_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_29_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_29_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_29_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_30 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_30        0x01D0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_30    0xA50201D0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_30_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_30_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_30_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_30_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_31 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_31        0x01D4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_31    0xA50201D4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_31_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_31_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_31_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_31_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_32 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_32        0x01D8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_32    0xA50201D8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_32_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_32_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_32_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_32_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_33 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_33        0x01DC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_33    0xA50201DCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_33_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_33_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_33_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_33_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_34 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_34        0x01E0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_34    0xA50201E0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_34_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_34_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_34_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_34_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_35 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_35        0x01E4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_35    0xA50201E4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_35_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_35_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_35_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_35_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_36 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_36        0x01E8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_36    0xA50201E8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_36_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_36_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_36_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_36_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_37 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_37        0x01EC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_37    0xA50201ECUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_37_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_37_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_37_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_37_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_38 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_38        0x01F0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_38    0xA50201F0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_38_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_38_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_38_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_38_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_39 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_39        0x01F4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_39    0xA50201F4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_39_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_39_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_39_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_39_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_40 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_40        0x01F8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_40    0xA50201F8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_40_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_40_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_40_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_40_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_41 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_41        0x01FC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_41    0xA50201FCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_41_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_41_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_41_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_41_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_42 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_42        0x0200
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_42    0xA5020200UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_42_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_42_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_42_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_42_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_43 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_43        0x0204
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_43    0xA5020204UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_43_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_43_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_43_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_43_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_44 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_44        0x0208
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_44    0xA5020208UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_44_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_44_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_44_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_44_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_45 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_45        0x020C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_45    0xA502020CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_45_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_45_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_45_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_45_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_46 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_46        0x0210
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_46    0xA5020210UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_46_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_46_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_46_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_46_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_47 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_47        0x0214
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_47    0xA5020214UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_47_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_47_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_47_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_47_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_48 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_48        0x0218
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_48    0xA5020218UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_48_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_48_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_48_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_48_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_49 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_49        0x021C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_49    0xA502021CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_49_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_49_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_49_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_49_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_50 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_50        0x0220
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_50    0xA5020220UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_50_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_50_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_50_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_50_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_51 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_51        0x0224
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_51    0xA5020224UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_51_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_51_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_51_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_51_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_52 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_52        0x0228
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_52    0xA5020228UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_52_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_52_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_52_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_52_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_53 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_53        0x022C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_53    0xA502022CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_53_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_53_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_53_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_53_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_54 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_54        0x0230
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_54    0xA5020230UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_54_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_54_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_54_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_54_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_55 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_55        0x0234
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_55    0xA5020234UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_55_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_55_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_55_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_55_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_56 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_56        0x0238
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_56    0xA5020238UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_56_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_56_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_56_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_56_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_57 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_57        0x023C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_57    0xA502023CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_57_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_57_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_57_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_57_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_58 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_58        0x0240
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_58    0xA5020240UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_58_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_58_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_58_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_58_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_59 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_59        0x0244
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_59    0xA5020244UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_59_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_59_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_59_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_59_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_60 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_60        0x0248
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_60    0xA5020248UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_60_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_60_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_60_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_60_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_61 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_61        0x024C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_61    0xA502024CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_61_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_61_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_61_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_61_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_62 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_62        0x0250
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_62    0xA5020250UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_62_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_62_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_62_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_62_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_63 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_63        0x0254
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_63    0xA5020254UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_63_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_63_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_63_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_63_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_64 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_64        0x0258
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_64    0xA5020258UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_64_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_64_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_64_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_64_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_65 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_65        0x025C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_65    0xA502025CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_65_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_65_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_65_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_65_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_66 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_66        0x0260
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_66    0xA5020260UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_66_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_66_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_66_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_66_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_67 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_67        0x0264
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_67    0xA5020264UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_67_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_67_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_67_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_67_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_68 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_68        0x0268
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_68    0xA5020268UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_68_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_68_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_68_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_68_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_69 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_69        0x026C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_69    0xA502026CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_69_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_69_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_69_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_69_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_70 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_70        0x0270
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_70    0xA5020270UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_70_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_70_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_70_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_70_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_71 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_71        0x0274
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_71    0xA5020274UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_71_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_71_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_71_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_71_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_72 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_72        0x0278
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_72    0xA5020278UL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_72_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_72_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_72_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_72_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_73 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_73        0x027C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_73    0xA502027CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_73_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_73_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_73_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC2_TX_VECTOR_73_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_0        0x0280
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_0    0xA5020280UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_1        0x0284
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_1    0xA5020284UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_2 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_2        0x0288
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_2    0xA5020288UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_2_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_2_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_2_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_2_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_3        0x028C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_3    0xA502028CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_3_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_4 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_4        0x0290
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_4    0xA5020290UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_4_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_4_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_4_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_4_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_5 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_5        0x0294
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_5    0xA5020294UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_5_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_5_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_5_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_5_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_6 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_6        0x0298
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_6    0xA5020298UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_6_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_6_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_6_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_7 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_7        0x029C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_7    0xA502029CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_7_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_7_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_7_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_7_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_8 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_8        0x02A0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_8    0xA50202A0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_8_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_8_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_8_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_8_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_9 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_9        0x02A4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_9    0xA50202A4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_9_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_9_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_9_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_9_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_10 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_10        0x02A8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_10    0xA50202A8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_10_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_10_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_10_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_10_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_11 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_11        0x02AC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_11    0xA50202ACUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_11_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_11_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_11_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_11_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_12 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_12        0x02B0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_12    0xA50202B0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_12_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_12_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_12_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_12_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_13 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_13        0x02B4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_13    0xA50202B4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_13_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_13_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_13_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_13_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_14 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_14        0x02B8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_14    0xA50202B8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_14_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_14_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_14_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_14_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_15 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_15        0x02BC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_15    0xA50202BCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_15_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_15_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_15_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_15_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_16 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_16        0x02C0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_16    0xA50202C0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_16_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_16_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_16_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_16_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_17 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_17        0x02C4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_17    0xA50202C4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_17_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_17_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_17_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_17_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_18 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_18        0x02C8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_18    0xA50202C8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_18_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_18_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_18_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_18_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_19 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_19        0x02CC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_19    0xA50202CCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_19_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_19_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_19_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_19_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_20 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_20        0x02D0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_20    0xA50202D0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_20_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_20_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_20_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_20_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_21 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_21        0x02D4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_21    0xA50202D4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_21_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_21_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_21_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_21_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_22 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_22        0x02D8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_22    0xA50202D8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_22_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_22_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_22_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_22_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_23 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_23        0x02DC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_23    0xA50202DCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_23_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_23_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_23_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_23_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_24 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_24        0x02E0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_24    0xA50202E0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_24_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_24_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_24_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_25 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_25        0x02E4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_25    0xA50202E4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_25_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_25_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_25_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_25_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_26 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_26        0x02E8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_26    0xA50202E8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_26_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_26_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_26_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_26_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_27 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_27        0x02EC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_27    0xA50202ECUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_27_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_27_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_27_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_27_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_28 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_28        0x02F0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_28    0xA50202F0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_28_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_28_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_28_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_28_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_29 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_29        0x02F4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_29    0xA50202F4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_29_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_29_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_29_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_29_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_30 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_30        0x02F8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_30    0xA50202F8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_30_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_30_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_30_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_30_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_31 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_31        0x02FC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_31    0xA50202FCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_31_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_31_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_31_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_31_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_32 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_32        0x0300
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_32    0xA5020300UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_32_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_32_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_32_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_32_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_33 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_33        0x0304
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_33    0xA5020304UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_33_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_33_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_33_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_33_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_34 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_34        0x0308
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_34    0xA5020308UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_34_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_34_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_34_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_34_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_35 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_35        0x030C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_35    0xA502030CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_35_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_35_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_35_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_35_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_36 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_36        0x0310
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_36    0xA5020310UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_36_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_36_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_36_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_36_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_37 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_37        0x0314
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_37    0xA5020314UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_37_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_37_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_37_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_37_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_38 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_38        0x0318
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_38    0xA5020318UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_38_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_38_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_38_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_38_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_39 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_39        0x031C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_39    0xA502031CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_39_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_39_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_39_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_39_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_40 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_40        0x0320
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_40    0xA5020320UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_40_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_40_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_40_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_40_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_41 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_41        0x0324
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_41    0xA5020324UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_41_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_41_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_41_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_41_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_42 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_42        0x0328
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_42    0xA5020328UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_42_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_42_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_42_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_42_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_43 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_43        0x032C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_43    0xA502032CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_43_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_43_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_43_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_43_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_44 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_44        0x0330
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_44    0xA5020330UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_44_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_44_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_44_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_44_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_45 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_45        0x0334
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_45    0xA5020334UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_45_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_45_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_45_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_45_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_46 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_46        0x0338
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_46    0xA5020338UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_46_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_46_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_46_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_46_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_47 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_47        0x033C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_47    0xA502033CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_47_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_47_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_47_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_47_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_48 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_48        0x0340
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_48    0xA5020340UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_48_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_48_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_48_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_48_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_49 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_49        0x0344
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_49    0xA5020344UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_49_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_49_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_49_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_49_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_50 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_50        0x0348
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_50    0xA5020348UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_50_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_50_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_50_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_50_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_51 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_51        0x034C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_51    0xA502034CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_51_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_51_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_51_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_51_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_52 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_52        0x0350
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_52    0xA5020350UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_52_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_52_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_52_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_52_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_53 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_53        0x0354
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_53    0xA5020354UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_53_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_53_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_53_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_53_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_54 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_54        0x0358
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_54    0xA5020358UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_54_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_54_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_54_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_54_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_55 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_55        0x035C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_55    0xA502035CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_55_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_55_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_55_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_55_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_56 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_56        0x0360
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_56    0xA5020360UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_56_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_56_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_56_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_56_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_57 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_57        0x0364
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_57    0xA5020364UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_57_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_57_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_57_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_57_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_58 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_58        0x0368
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_58    0xA5020368UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_58_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_58_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_58_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_58_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_59 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_59        0x036C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_59    0xA502036CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_59_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_59_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_59_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_59_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_60 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_60        0x0370
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_60    0xA5020370UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_60_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_60_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_60_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_60_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_61 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_61        0x0374
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_61    0xA5020374UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_61_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_61_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_61_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_61_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_62 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_62        0x0378
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_62    0xA5020378UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_62_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_62_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_62_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_62_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_63 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_63        0x037C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_63    0xA502037CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_63_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_63_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_63_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_63_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_64 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_64        0x0380
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_64    0xA5020380UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_64_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_64_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_64_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_64_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_65 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_65        0x0384
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_65    0xA5020384UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_65_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_65_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_65_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_65_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_66 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_66        0x0388
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_66    0xA5020388UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_66_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_66_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_66_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_66_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_67 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_67        0x038C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_67    0xA502038CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_67_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_67_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_67_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_67_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_68 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_68        0x0390
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_68    0xA5020390UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_68_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_68_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_68_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_68_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_69 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_69        0x0394
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_69    0xA5020394UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_69_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_69_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_69_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_69_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_70 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_70        0x0398
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_70    0xA5020398UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_70_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_70_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_70_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_70_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_71 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_71        0x039C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_71    0xA502039CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_71_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_71_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_71_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_71_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_72 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_72        0x03A0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_72    0xA50203A0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_72_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_72_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_72_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_72_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_73 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_73        0x03A4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_73    0xA50203A4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_73_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_73_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_73_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC3_TX_VECTOR_73_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_0        0x03A8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_0    0xA50203A8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_1        0x03AC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_1    0xA50203ACUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_2 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_2        0x03B0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_2    0xA50203B0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_2_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_2_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_2_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_2_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_3        0x03B4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_3    0xA50203B4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_3_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_4 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_4        0x03B8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_4    0xA50203B8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_4_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_4_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_4_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_4_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_5 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_5        0x03BC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_5    0xA50203BCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_5_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_5_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_5_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_5_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_6 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_6        0x03C0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_6    0xA50203C0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_6_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_6_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_6_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_7 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_7        0x03C4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_7    0xA50203C4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_7_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_7_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_7_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_7_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_8 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_8        0x03C8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_8    0xA50203C8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_8_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_8_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_8_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_8_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_9 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_9        0x03CC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_9    0xA50203CCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_9_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_9_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_9_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_9_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_10 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_10        0x03D0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_10    0xA50203D0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_10_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_10_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_10_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_10_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_11 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_11        0x03D4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_11    0xA50203D4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_11_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_11_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_11_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_11_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_12 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_12        0x03D8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_12    0xA50203D8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_12_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_12_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_12_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_12_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_13 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_13        0x03DC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_13    0xA50203DCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_13_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_13_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_13_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_13_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_14 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_14        0x03E0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_14    0xA50203E0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_14_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_14_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_14_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_14_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_15 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_15        0x03E4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_15    0xA50203E4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_15_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_15_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_15_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_15_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_16 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_16        0x03E8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_16    0xA50203E8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_16_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_16_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_16_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_16_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_17 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_17        0x03EC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_17    0xA50203ECUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_17_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_17_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_17_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_17_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_18 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_18        0x03F0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_18    0xA50203F0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_18_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_18_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_18_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_18_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_19 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_19        0x03F4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_19    0xA50203F4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_19_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_19_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_19_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_19_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_20 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_20        0x03F8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_20    0xA50203F8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_20_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_20_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_20_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_20_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_21 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_21        0x03FC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_21    0xA50203FCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_21_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_21_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_21_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_21_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_22 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_22        0x0400
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_22    0xA5020400UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_22_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_22_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_22_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_22_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_23 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_23        0x0404
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_23    0xA5020404UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_23_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_23_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_23_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_23_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_24 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_24        0x0408
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_24    0xA5020408UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_24_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_24_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_24_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_25 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_25        0x040C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_25    0xA502040CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_25_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_25_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_25_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_25_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_26 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_26        0x0410
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_26    0xA5020410UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_26_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_26_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_26_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_26_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_27 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_27        0x0414
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_27    0xA5020414UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_27_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_27_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_27_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_27_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_28 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_28        0x0418
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_28    0xA5020418UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_28_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_28_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_28_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_28_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_29 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_29        0x041C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_29    0xA502041CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_29_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_29_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_29_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_29_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_30 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_30        0x0420
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_30    0xA5020420UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_30_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_30_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_30_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_30_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_31 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_31        0x0424
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_31    0xA5020424UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_31_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_31_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_31_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_31_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_32 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_32        0x0428
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_32    0xA5020428UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_32_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_32_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_32_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_32_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_33 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_33        0x042C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_33    0xA502042CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_33_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_33_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_33_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_33_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_34 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_34        0x0430
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_34    0xA5020430UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_34_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_34_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_34_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_34_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_35 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_35        0x0434
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_35    0xA5020434UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_35_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_35_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_35_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_35_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_36 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_36        0x0438
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_36    0xA5020438UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_36_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_36_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_36_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_36_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_37 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_37        0x043C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_37    0xA502043CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_37_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_37_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_37_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_37_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_38 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_38        0x0440
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_38    0xA5020440UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_38_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_38_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_38_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_38_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_39 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_39        0x0444
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_39    0xA5020444UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_39_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_39_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_39_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_39_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_40 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_40        0x0448
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_40    0xA5020448UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_40_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_40_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_40_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_40_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_41 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_41        0x044C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_41    0xA502044CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_41_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_41_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_41_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_41_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_42 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_42        0x0450
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_42    0xA5020450UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_42_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_42_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_42_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_42_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_43 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_43        0x0454
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_43    0xA5020454UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_43_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_43_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_43_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_43_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_44 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_44        0x0458
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_44    0xA5020458UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_44_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_44_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_44_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_44_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_45 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_45        0x045C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_45    0xA502045CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_45_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_45_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_45_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_45_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_46 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_46        0x0460
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_46    0xA5020460UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_46_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_46_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_46_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_46_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_47 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_47        0x0464
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_47    0xA5020464UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_47_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_47_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_47_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_47_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_48 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_48        0x0468
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_48    0xA5020468UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_48_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_48_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_48_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_48_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_49 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_49        0x046C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_49    0xA502046CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_49_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_49_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_49_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_49_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_50 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_50        0x0470
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_50    0xA5020470UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_50_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_50_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_50_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_50_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_51 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_51        0x0474
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_51    0xA5020474UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_51_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_51_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_51_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_51_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_52 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_52        0x0478
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_52    0xA5020478UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_52_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_52_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_52_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_52_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_53 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_53        0x047C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_53    0xA502047CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_53_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_53_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_53_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_53_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_54 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_54        0x0480
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_54    0xA5020480UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_54_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_54_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_54_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_54_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_55 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_55        0x0484
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_55    0xA5020484UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_55_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_55_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_55_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_55_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_56 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_56        0x0488
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_56    0xA5020488UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_56_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_56_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_56_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_56_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_57 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_57        0x048C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_57    0xA502048CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_57_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_57_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_57_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_57_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_58 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_58        0x0490
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_58    0xA5020490UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_58_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_58_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_58_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_58_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_59 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_59        0x0494
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_59    0xA5020494UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_59_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_59_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_59_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_59_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_60 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_60        0x0498
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_60    0xA5020498UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_60_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_60_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_60_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_60_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_61 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_61        0x049C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_61    0xA502049CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_61_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_61_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_61_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_61_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_62 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_62        0x04A0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_62    0xA50204A0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_62_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_62_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_62_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_62_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_63 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_63        0x04A4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_63    0xA50204A4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_63_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_63_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_63_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_63_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_64 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_64        0x04A8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_64    0xA50204A8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_64_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_64_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_64_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_64_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_65 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_65        0x04AC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_65    0xA50204ACUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_65_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_65_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_65_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_65_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_66 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_66        0x04B0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_66    0xA50204B0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_66_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_66_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_66_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_66_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_67 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_67        0x04B4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_67    0xA50204B4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_67_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_67_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_67_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_67_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_68 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_68        0x04B8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_68    0xA50204B8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_68_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_68_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_68_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_68_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_69 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_69        0x04BC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_69    0xA50204BCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_69_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_69_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_69_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_69_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_70 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_70        0x04C0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_70    0xA50204C0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_70_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_70_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_70_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_70_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_71 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_71        0x04C4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_71    0xA50204C4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_71_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_71_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_71_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_71_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_72 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_72        0x04C8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_72    0xA50204C8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_72_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_72_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_72_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_72_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_73 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_73        0x04CC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_73    0xA50204CCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_73_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_73_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_73_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC4_TX_VECTOR_73_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_0        0x04D0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_0    0xA50204D0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_1        0x04D4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_1    0xA50204D4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_2 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_2        0x04D8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_2    0xA50204D8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_2_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_2_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_2_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_2_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_3        0x04DC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_3    0xA50204DCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_3_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_4 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_4        0x04E0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_4    0xA50204E0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_4_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_4_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_4_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_4_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_5 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_5        0x04E4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_5    0xA50204E4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_5_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_5_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_5_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_5_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_6 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_6        0x04E8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_6    0xA50204E8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_6_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_6_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_6_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_7 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_7        0x04EC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_7    0xA50204ECUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_7_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_7_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_7_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_7_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_8 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_8        0x04F0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_8    0xA50204F0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_8_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_8_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_8_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_8_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_9 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_9        0x04F4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_9    0xA50204F4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_9_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_9_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_9_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_9_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_10 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_10        0x04F8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_10    0xA50204F8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_10_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_10_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_10_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_10_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_11 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_11        0x04FC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_11    0xA50204FCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_11_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_11_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_11_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_11_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_12 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_12        0x0500
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_12    0xA5020500UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_12_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_12_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_12_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_12_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_13 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_13        0x0504
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_13    0xA5020504UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_13_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_13_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_13_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_13_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_14 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_14        0x0508
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_14    0xA5020508UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_14_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_14_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_14_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_14_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_15 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_15        0x050C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_15    0xA502050CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_15_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_15_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_15_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_15_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_16 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_16        0x0510
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_16    0xA5020510UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_16_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_16_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_16_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_16_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_17 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_17        0x0514
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_17    0xA5020514UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_17_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_17_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_17_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_17_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_18 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_18        0x0518
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_18    0xA5020518UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_18_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_18_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_18_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_18_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_19 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_19        0x051C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_19    0xA502051CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_19_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_19_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_19_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_19_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_20 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_20        0x0520
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_20    0xA5020520UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_20_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_20_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_20_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_20_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_21 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_21        0x0524
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_21    0xA5020524UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_21_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_21_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_21_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_21_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_22 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_22        0x0528
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_22    0xA5020528UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_22_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_22_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_22_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_22_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_23 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_23        0x052C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_23    0xA502052CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_23_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_23_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_23_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_23_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_24 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_24        0x0530
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_24    0xA5020530UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_24_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_24_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_24_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_25 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_25        0x0534
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_25    0xA5020534UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_25_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_25_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_25_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_25_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_26 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_26        0x0538
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_26    0xA5020538UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_26_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_26_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_26_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_26_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_27 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_27        0x053C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_27    0xA502053CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_27_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_27_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_27_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_27_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_28 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_28        0x0540
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_28    0xA5020540UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_28_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_28_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_28_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_28_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_29 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_29        0x0544
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_29    0xA5020544UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_29_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_29_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_29_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_29_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_30 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_30        0x0548
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_30    0xA5020548UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_30_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_30_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_30_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_30_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_31 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_31        0x054C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_31    0xA502054CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_31_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_31_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_31_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_31_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_32 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_32        0x0550
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_32    0xA5020550UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_32_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_32_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_32_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_32_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_33 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_33        0x0554
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_33    0xA5020554UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_33_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_33_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_33_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_33_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_34 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_34        0x0558
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_34    0xA5020558UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_34_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_34_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_34_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_34_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_35 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_35        0x055C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_35    0xA502055CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_35_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_35_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_35_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_35_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_36 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_36        0x0560
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_36    0xA5020560UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_36_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_36_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_36_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_36_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_37 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_37        0x0564
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_37    0xA5020564UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_37_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_37_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_37_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_37_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_38 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_38        0x0568
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_38    0xA5020568UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_38_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_38_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_38_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_38_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_39 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_39        0x056C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_39    0xA502056CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_39_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_39_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_39_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_39_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_40 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_40        0x0570
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_40    0xA5020570UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_40_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_40_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_40_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_40_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_41 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_41        0x0574
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_41    0xA5020574UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_41_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_41_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_41_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_41_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_42 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_42        0x0578
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_42    0xA5020578UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_42_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_42_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_42_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_42_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_43 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_43        0x057C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_43    0xA502057CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_43_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_43_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_43_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_43_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_44 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_44        0x0580
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_44    0xA5020580UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_44_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_44_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_44_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_44_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_45 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_45        0x0584
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_45    0xA5020584UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_45_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_45_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_45_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_45_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_46 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_46        0x0588
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_46    0xA5020588UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_46_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_46_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_46_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_46_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_47 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_47        0x058C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_47    0xA502058CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_47_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_47_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_47_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_47_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_48 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_48        0x0590
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_48    0xA5020590UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_48_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_48_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_48_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_48_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_49 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_49        0x0594
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_49    0xA5020594UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_49_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_49_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_49_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_49_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_50 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_50        0x0598
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_50    0xA5020598UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_50_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_50_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_50_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_50_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_51 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_51        0x059C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_51    0xA502059CUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_51_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_51_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_51_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_51_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_52 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_52        0x05A0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_52    0xA50205A0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_52_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_52_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_52_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_52_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_53 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_53        0x05A4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_53    0xA50205A4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_53_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_53_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_53_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_53_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_54 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_54        0x05A8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_54    0xA50205A8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_54_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_54_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_54_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_54_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_55 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_55        0x05AC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_55    0xA50205ACUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_55_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_55_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_55_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_55_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_56 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_56        0x05B0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_56    0xA50205B0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_56_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_56_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_56_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_56_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_57 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_57        0x05B4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_57    0xA50205B4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_57_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_57_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_57_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_57_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_58 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_58        0x05B8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_58    0xA50205B8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_58_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_58_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_58_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_58_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_59 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_59        0x05BC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_59    0xA50205BCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_59_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_59_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_59_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_59_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_60 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_60        0x05C0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_60    0xA50205C0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_60_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_60_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_60_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_60_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_61 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_61        0x05C4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_61    0xA50205C4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_61_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_61_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_61_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_61_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_62 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_62        0x05C8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_62    0xA50205C8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_62_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_62_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_62_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_62_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_63 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_63        0x05CC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_63    0xA50205CCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_63_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_63_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_63_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_63_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_64 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_64        0x05D0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_64    0xA50205D0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_64_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_64_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_64_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_64_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_65 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_65        0x05D4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_65    0xA50205D4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_65_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_65_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_65_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_65_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_66 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_66        0x05D8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_66    0xA50205D8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_66_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_66_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_66_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_66_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_67 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_67        0x05DC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_67    0xA50205DCUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_67_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_67_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_67_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_67_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_68 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_68        0x05E0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_68    0xA50205E0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_68_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_68_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_68_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_68_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_69 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_69        0x05E4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_69    0xA50205E4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_69_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_69_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_69_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_69_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_70 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_70        0x05E8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_70    0xA50205E8UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_70_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_70_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_70_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_70_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_71 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_71        0x05EC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_71    0xA50205ECUL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_71_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_71_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_71_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_71_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_72 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_72        0x05F0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_72    0xA50205F0UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_72_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_72_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_72_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_72_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_73 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_73        0x05F4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_73    0xA50205F4UL

#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_73_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_73_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_73_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_AC5_TX_VECTOR_73_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_0        0x05F8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_0    0xA50205F8UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_1        0x05FC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_1    0xA50205FCUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_2 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_2        0x0600
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_2    0xA5020600UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_2_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_2_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_2_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_2_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_3        0x0604
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_3    0xA5020604UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_3_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_4 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_4        0x0608
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_4    0xA5020608UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_4_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_4_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_4_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_4_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_5 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_5        0x060C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_5    0xA502060CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_5_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_5_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_5_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_5_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_6 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_6        0x0610
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_6    0xA5020610UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_6_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_6_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_6_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_7 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_7        0x0614
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_7    0xA5020614UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_7_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_7_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_7_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_7_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_8 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_8        0x0618
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_8    0xA5020618UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_8_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_8_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_8_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_8_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_9 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_9        0x061C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_9    0xA502061CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_9_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_9_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_9_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_9_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_10 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_10        0x0620
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_10    0xA5020620UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_10_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_10_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_10_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_10_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_11 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_11        0x0624
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_11    0xA5020624UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_11_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_11_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_11_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_11_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_12 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_12        0x0628
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_12    0xA5020628UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_12_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_12_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_12_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_12_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_13 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_13        0x062C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_13    0xA502062CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_13_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_13_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_13_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_13_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_14 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_14        0x0630
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_14    0xA5020630UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_14_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_14_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_14_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_14_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_15 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_15        0x0634
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_15    0xA5020634UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_15_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_15_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_15_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_15_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_16 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_16        0x0638
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_16    0xA5020638UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_16_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_16_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_16_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_16_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_17 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_17        0x063C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_17    0xA502063CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_17_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_17_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_17_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_17_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_18 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_18        0x0640
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_18    0xA5020640UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_18_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_18_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_18_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_18_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_19 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_19        0x0644
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_19    0xA5020644UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_19_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_19_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_19_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_19_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_20 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_20        0x0648
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_20    0xA5020648UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_20_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_20_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_20_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_20_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_21 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_21        0x064C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_21    0xA502064CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_21_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_21_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_21_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_21_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_22 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_22        0x0650
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_22    0xA5020650UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_22_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_22_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_22_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_22_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_23 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_23        0x0654
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_23    0xA5020654UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_23_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_23_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_23_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_23_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_24 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_24        0x0658
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_24    0xA5020658UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_24_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_24_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_24_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_25 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_25        0x065C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_25    0xA502065CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_25_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_25_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_25_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_25_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_26 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_26        0x0660
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_26    0xA5020660UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_26_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_26_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_26_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_26_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_27 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_27        0x0664
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_27    0xA5020664UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_27_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_27_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_27_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_27_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_28 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_28        0x0668
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_28    0xA5020668UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_28_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_28_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_28_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_28_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_29 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_29        0x066C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_29    0xA502066CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_29_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_29_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_29_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_29_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_30 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_30        0x0670
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_30    0xA5020670UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_30_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_30_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_30_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_30_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_31 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_31        0x0674
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_31    0xA5020674UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_31_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_31_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_31_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_31_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_32 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_32        0x0678
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_32    0xA5020678UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_32_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_32_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_32_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_32_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_33 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_33        0x067C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_33    0xA502067CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_33_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_33_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_33_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_33_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_34 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_34        0x0680
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_34    0xA5020680UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_34_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_34_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_34_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_34_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_35 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_35        0x0684
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_35    0xA5020684UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_35_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_35_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_35_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_35_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_36 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_36        0x0688
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_36    0xA5020688UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_36_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_36_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_36_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_36_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_37 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_37        0x068C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_37    0xA502068CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_37_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_37_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_37_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_37_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_38 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_38        0x0690
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_38    0xA5020690UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_38_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_38_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_38_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_38_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_39 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_39        0x0694
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_39    0xA5020694UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_39_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_39_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_39_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_39_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_40 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_40        0x0698
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_40    0xA5020698UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_40_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_40_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_40_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_40_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_41 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_41        0x069C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_41    0xA502069CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_41_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_41_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_41_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_41_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_42 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_42        0x06A0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_42    0xA50206A0UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_42_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_42_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_42_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_42_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_43 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_43        0x06A4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_43    0xA50206A4UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_43_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_43_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_43_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_43_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_44 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_44        0x06A8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_44    0xA50206A8UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_44_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_44_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_44_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_44_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_45 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_45        0x06AC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_45    0xA50206ACUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_45_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_45_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_45_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_45_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_46 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_46        0x06B0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_46    0xA50206B0UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_46_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_46_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_46_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_46_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_47 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_47        0x06B4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_47    0xA50206B4UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_47_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_47_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_47_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_47_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_48 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_48        0x06B8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_48    0xA50206B8UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_48_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_48_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_48_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_48_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_49 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_49        0x06BC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_49    0xA50206BCUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_49_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_49_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_49_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_49_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_50 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_50        0x06C0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_50    0xA50206C0UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_50_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_50_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_50_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_50_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_51 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_51        0x06C4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_51    0xA50206C4UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_51_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_51_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_51_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_RESP_TX_VECTOR_51_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_0        0x06C8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_0    0xA50206C8UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_1        0x06CC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_1    0xA50206CCUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_2 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_2        0x06D0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_2    0xA50206D0UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_2_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_2_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_2_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_2_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_3        0x06D4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_3    0xA50206D4UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_3_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_4 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_4        0x06D8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_4    0xA50206D8UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_4_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_4_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_4_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_4_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_5 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_5        0x06DC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_5    0xA50206DCUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_5_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_5_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_5_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_5_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_6 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_6        0x06E0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_6    0xA50206E0UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_6_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_6_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_6_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_7 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_7        0x06E4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_7    0xA50206E4UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_7_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_7_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_7_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_7_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_8 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_8        0x06E8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_8    0xA50206E8UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_8_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_8_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_8_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_8_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_9 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_9        0x06EC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_9    0xA50206ECUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_9_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_9_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_9_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_9_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_10 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_10        0x06F0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_10    0xA50206F0UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_10_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_10_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_10_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_10_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_11 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_11        0x06F4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_11    0xA50206F4UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_11_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_11_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_11_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_11_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_12 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_12        0x06F8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_12    0xA50206F8UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_12_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_12_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_12_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_12_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_13 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_13        0x06FC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_13    0xA50206FCUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_13_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_13_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_13_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_13_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_14 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_14        0x0700
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_14    0xA5020700UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_14_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_14_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_14_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_14_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_15 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_15        0x0704
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_15    0xA5020704UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_15_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_15_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_15_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_15_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_16 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_16        0x0708
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_16    0xA5020708UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_16_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_16_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_16_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_16_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_17 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_17        0x070C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_17    0xA502070CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_17_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_17_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_17_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_17_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_18 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_18        0x0710
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_18    0xA5020710UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_18_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_18_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_18_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_18_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_19 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_19        0x0714
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_19    0xA5020714UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_19_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_19_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_19_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_19_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_20 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_20        0x0718
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_20    0xA5020718UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_20_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_20_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_20_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_20_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_21 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_21        0x071C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_21    0xA502071CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_21_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_21_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_21_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_21_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_22 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_22        0x0720
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_22    0xA5020720UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_22_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_22_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_22_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_22_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_23 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_23        0x0724
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_23    0xA5020724UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_23_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_23_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_23_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_23_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_24 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_24        0x0728
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_24    0xA5020728UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_24_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_24_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_24_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_25 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_25        0x072C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_25    0xA502072CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_25_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_25_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_25_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_25_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_26 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_26        0x0730
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_26    0xA5020730UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_26_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_26_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_26_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_26_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_27 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_27        0x0734
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_27    0xA5020734UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_27_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_27_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_27_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_27_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_28 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_28        0x0738
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_28    0xA5020738UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_28_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_28_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_28_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_28_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_29 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_29        0x073C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_29    0xA502073CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_29_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_29_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_29_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_29_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_30 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_30        0x0740
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_30    0xA5020740UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_30_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_30_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_30_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_30_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_31 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_31        0x0744
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_31    0xA5020744UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_31_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_31_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_31_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_31_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_32 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_32        0x0748
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_32    0xA5020748UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_32_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_32_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_32_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_32_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_33 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_33        0x074C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_33    0xA502074CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_33_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_33_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_33_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_33_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_34 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_34        0x0750
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_34    0xA5020750UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_34_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_34_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_34_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_34_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_35 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_35        0x0754
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_35    0xA5020754UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_35_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_35_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_35_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_35_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_36 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_36        0x0758
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_36    0xA5020758UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_36_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_36_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_36_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_36_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_37 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_37        0x075C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_37    0xA502075CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_37_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_37_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_37_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_37_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_38 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_38        0x0760
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_38    0xA5020760UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_38_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_38_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_38_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_38_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_39 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_39        0x0764
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_39    0xA5020764UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_39_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_39_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_39_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_39_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_40 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_40        0x0768
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_40    0xA5020768UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_40_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_40_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_40_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_40_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_41 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_41        0x076C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_41    0xA502076CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_41_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_41_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_41_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_41_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_42 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_42        0x0770
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_42    0xA5020770UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_42_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_42_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_42_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_42_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_43 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_43        0x0774
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_43    0xA5020774UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_43_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_43_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_43_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_43_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_44 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_44        0x0778
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_44    0xA5020778UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_44_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_44_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_44_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_44_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_45 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_45        0x077C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_45    0xA502077CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_45_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_45_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_45_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_45_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_46 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_46        0x0780
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_46    0xA5020780UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_46_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_46_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_46_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_46_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_47 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_47        0x0784
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_47    0xA5020784UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_47_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_47_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_47_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_47_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_48 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_48        0x0788
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_48    0xA5020788UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_48_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_48_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_48_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_48_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_49 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_49        0x078C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_49    0xA502078CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_49_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_49_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_49_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_49_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_50 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_50        0x0790
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_50    0xA5020790UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_50_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_50_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_50_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_50_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_51 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_51        0x0794
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_51    0xA5020794UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_51_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_51_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_51_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_51_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_52 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_52        0x0798
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_52    0xA5020798UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_52_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_52_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_52_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_52_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_53 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_53        0x079C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_53    0xA502079CUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_53_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_53_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_53_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_53_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_54 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_54        0x07A0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_54    0xA50207A0UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_54_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_54_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_54_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_54_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_55 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_55        0x07A4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_55    0xA50207A4UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_55_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_55_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_55_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_55_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_56 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_56        0x07A8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_56    0xA50207A8UL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_56_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_56_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_56_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_56_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_57 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_57        0x07AC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_57    0xA50207ACUL

#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_57_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_57_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_57_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_SIFS_FRAME_RATE_TABLE_57_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_0        0x07B0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_0    0xA50207B0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_1        0x07B4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_1    0xA50207B4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_2 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_2        0x07B8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_2    0xA50207B8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_2_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_2_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_2_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_2_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_3        0x07BC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_3    0xA50207BCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_3_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_4 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_4        0x07C0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_4    0xA50207C0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_4_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_4_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_4_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_4_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_5 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_5        0x07C4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_5    0xA50207C4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_5_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_5_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_5_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_5_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_6 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_6        0x07C8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_6    0xA50207C8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_6_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_6_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_6_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_7 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_7        0x07CC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_7    0xA50207CCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_7_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_7_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_7_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_7_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_8 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_8        0x07D0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_8    0xA50207D0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_8_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_8_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_8_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_8_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_9 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_9        0x07D4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_9    0xA50207D4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_9_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_9_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_9_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_9_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_10 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_10        0x07D8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_10    0xA50207D8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_10_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_10_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_10_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_10_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_11 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_11        0x07DC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_11    0xA50207DCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_11_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_11_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_11_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_11_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_12 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_12        0x07E0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_12    0xA50207E0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_12_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_12_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_12_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_12_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_13 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_13        0x07E4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_13    0xA50207E4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_13_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_13_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_13_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_13_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_14 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_14        0x07E8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_14    0xA50207E8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_14_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_14_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_14_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_14_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_15 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_15        0x07EC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_15    0xA50207ECUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_15_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_15_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_15_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_15_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_16 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_16        0x07F0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_16    0xA50207F0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_16_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_16_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_16_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_16_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_17 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_17        0x07F4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_17    0xA50207F4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_17_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_17_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_17_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_17_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_18 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_18        0x07F8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_18    0xA50207F8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_18_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_18_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_18_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_18_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_19 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_19        0x07FC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_19    0xA50207FCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_19_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_19_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_19_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_19_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_20 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_20        0x0800
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_20    0xA5020800UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_20_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_20_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_20_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_20_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_21 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_21        0x0804
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_21    0xA5020804UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_21_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_21_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_21_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_21_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_22 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_22        0x0808
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_22    0xA5020808UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_22_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_22_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_22_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_22_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_23 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_23        0x080C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_23    0xA502080CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_23_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_23_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_23_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_23_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_24 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_24        0x0810
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_24    0xA5020810UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_24_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_24_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_24_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_25 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_25        0x0814
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_25    0xA5020814UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_25_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_25_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_25_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_25_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_26 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_26        0x0818
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_26    0xA5020818UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_26_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_26_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_26_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_26_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_27 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_27        0x081C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_27    0xA502081CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_27_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_27_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_27_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_27_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_28 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_28        0x0820
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_28    0xA5020820UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_28_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_28_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_28_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_28_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_29 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_29        0x0824
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_29    0xA5020824UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_29_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_29_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_29_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_29_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_30 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_30        0x0828
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_30    0xA5020828UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_30_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_30_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_30_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_30_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_31 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_31        0x082C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_31    0xA502082CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_31_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_31_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_31_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_31_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_32 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_32        0x0830
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_32    0xA5020830UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_32_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_32_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_32_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_32_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_33 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_33        0x0834
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_33    0xA5020834UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_33_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_33_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_33_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_33_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_34 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_34        0x0838
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_34    0xA5020838UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_34_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_34_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_34_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_34_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_35 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_35        0x083C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_35    0xA502083CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_35_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_35_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_35_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_35_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_36 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_36        0x0840
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_36    0xA5020840UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_36_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_36_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_36_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_36_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_37 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_37        0x0844
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_37    0xA5020844UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_37_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_37_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_37_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_37_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_38 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_38        0x0848
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_38    0xA5020848UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_38_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_38_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_38_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_38_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_39 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_39        0x084C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_39    0xA502084CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_39_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_39_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_39_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_39_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_40 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_40        0x0850
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_40    0xA5020850UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_40_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_40_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_40_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_40_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_41 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_41        0x0854
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_41    0xA5020854UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_41_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_41_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_41_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_41_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_42 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_42        0x0858
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_42    0xA5020858UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_42_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_42_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_42_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_42_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_43 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_43        0x085C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_43    0xA502085CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_43_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_43_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_43_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_43_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_44 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_44        0x0860
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_44    0xA5020860UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_44_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_44_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_44_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_44_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_45 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_45        0x0864
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_45    0xA5020864UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_45_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_45_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_45_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_45_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_46 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_46        0x0868
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_46    0xA5020868UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_46_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_46_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_46_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_46_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_47 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_47        0x086C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_47    0xA502086CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_47_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_47_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_47_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_47_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_48 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_48        0x0870
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_48    0xA5020870UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_48_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_48_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_48_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_48_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_49 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_49        0x0874
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_49    0xA5020874UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_49_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_49_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_49_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_49_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_50 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_50        0x0878
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_50    0xA5020878UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_50_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_50_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_50_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_50_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_51 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_51        0x087C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_51    0xA502087CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_51_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_51_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_51_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_VECTOR_51_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_0        0x0880
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_0    0xA5020880UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_1        0x0884
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_1    0xA5020884UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_2 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_2        0x0888
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_2    0xA5020888UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_2_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_2_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_2_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_2_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_3        0x088C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_3    0xA502088CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_3_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_4 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_4        0x0890
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_4    0xA5020890UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_4_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_4_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_4_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_4_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_5 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_5        0x0894
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_5    0xA5020894UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_5_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_5_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_5_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_5_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_6 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_6        0x0898
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_6    0xA5020898UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_6_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_6_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_6_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_7 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_7        0x089C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_7    0xA502089CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_7_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_7_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_7_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_7_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_8 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_8        0x08A0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_8    0xA50208A0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_8_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_8_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_8_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_8_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_9 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_9        0x08A4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_9    0xA50208A4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_9_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_9_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_9_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_9_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_10 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_10        0x08A8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_10    0xA50208A8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_10_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_10_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_10_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_10_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_11 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_11        0x08AC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_11    0xA50208ACUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_11_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_11_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_11_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_11_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_12 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_12        0x08B0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_12    0xA50208B0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_12_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_12_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_12_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_12_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_13 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_13        0x08B4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_13    0xA50208B4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_13_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_13_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_13_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_13_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_14 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_14        0x08B8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_14    0xA50208B8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_14_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_14_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_14_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_14_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_15 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_15        0x08BC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_15    0xA50208BCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_15_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_15_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_15_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_15_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_16 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_16        0x08C0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_16    0xA50208C0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_16_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_16_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_16_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_16_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_17 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_17        0x08C4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_17    0xA50208C4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_17_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_17_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_17_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_17_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_18 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_18        0x08C8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_18    0xA50208C8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_18_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_18_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_18_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_18_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_19 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_19        0x08CC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_19    0xA50208CCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_19_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_19_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_19_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_19_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_20 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_20        0x08D0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_20    0xA50208D0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_20_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_20_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_20_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_20_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_21 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_21        0x08D4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_21    0xA50208D4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_21_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_21_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_21_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_21_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_22 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_22        0x08D8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_22    0xA50208D8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_22_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_22_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_22_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_22_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_23 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_23        0x08DC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_23    0xA50208DCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_23_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_23_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_23_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_23_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_24 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_24        0x08E0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_24    0xA50208E0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_24_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_24_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_24_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_25 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_25        0x08E4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_25    0xA50208E4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_25_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_25_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_25_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_25_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_26 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_26        0x08E8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_26    0xA50208E8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_26_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_26_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_26_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_26_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_27 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_27        0x08EC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_27    0xA50208ECUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_27_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_27_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_27_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_27_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_28 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_28        0x08F0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_28    0xA50208F0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_28_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_28_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_28_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_28_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_29 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_29        0x08F4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_29    0xA50208F4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_29_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_29_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_29_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_29_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_30 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_30        0x08F8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_30    0xA50208F8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_30_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_30_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_30_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_30_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_31 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_31        0x08FC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_31    0xA50208FCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_31_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_31_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_31_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_31_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_32 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_32        0x0900
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_32    0xA5020900UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_32_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_32_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_32_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_32_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_33 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_33        0x0904
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_33    0xA5020904UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_33_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_33_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_33_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_33_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_34 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_34        0x0908
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_34    0xA5020908UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_34_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_34_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_34_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_34_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_35 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_35        0x090C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_35    0xA502090CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_35_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_35_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_35_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_35_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_36 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_36        0x0910
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_36    0xA5020910UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_36_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_36_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_36_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_36_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_37 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_37        0x0914
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_37    0xA5020914UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_37_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_37_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_37_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_37_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_38 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_38        0x0918
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_38    0xA5020918UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_38_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_38_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_38_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_38_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_39 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_39        0x091C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_39    0xA502091CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_39_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_39_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_39_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_39_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_40 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_40        0x0920
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_40    0xA5020920UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_40_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_40_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_40_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_40_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_41 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_41        0x0924
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_41    0xA5020924UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_41_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_41_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_41_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_41_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_42 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_42        0x0928
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_42    0xA5020928UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_42_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_42_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_42_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_42_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_43 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_43        0x092C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_43    0xA502092CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_43_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_43_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_43_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_43_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_44 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_44        0x0930
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_44    0xA5020930UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_44_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_44_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_44_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_44_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_45 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_45        0x0934
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_45    0xA5020934UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_45_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_45_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_45_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_45_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_46 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_46        0x0938
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_46    0xA5020938UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_46_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_46_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_46_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_46_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_47 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_47        0x093C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_47    0xA502093CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_47_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_47_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_47_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_47_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_48 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_48        0x0940
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_48    0xA5020940UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_48_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_48_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_48_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_48_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_49 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_49        0x0944
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_49    0xA5020944UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_49_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_49_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_49_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_49_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_50 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_50        0x0948
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_50    0xA5020948UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_50_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_50_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_50_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_50_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_51 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_51        0x094C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_51    0xA502094CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_51_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_51_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_51_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_VECTOR_51_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_0        0x0950
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_0    0xA5020950UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_1        0x0954
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_1    0xA5020954UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_2 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_2        0x0958
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_2    0xA5020958UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_2_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_2_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_2_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_2_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_3        0x095C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_3    0xA502095CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_3_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_4 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_4        0x0960
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_4    0xA5020960UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_4_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_4_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_4_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_4_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_5 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_5        0x0964
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_5    0xA5020964UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_5_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_5_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_5_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_5_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_6 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_6        0x0968
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_6    0xA5020968UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_6_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_6_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_6_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_7 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_7        0x096C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_7    0xA502096CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_7_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_7_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_7_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_7_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_8 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_8        0x0970
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_8    0xA5020970UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_8_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_8_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_8_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_8_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_9 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_9        0x0974
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_9    0xA5020974UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_9_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_9_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_9_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_9_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_10 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_10        0x0978
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_10    0xA5020978UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_10_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_10_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_10_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_10_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_11 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_11        0x097C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_11    0xA502097CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_11_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_11_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_11_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_11_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_12 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_12        0x0980
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_12    0xA5020980UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_12_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_12_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_12_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_12_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_13 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_13        0x0984
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_13    0xA5020984UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_13_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_13_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_13_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_13_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_14 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_14        0x0988
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_14    0xA5020988UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_14_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_14_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_14_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_14_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_15 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_15        0x098C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_15    0xA502098CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_15_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_15_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_15_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_15_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_16 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_16        0x0990
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_16    0xA5020990UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_16_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_16_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_16_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_16_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_17 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_17        0x0994
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_17    0xA5020994UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_17_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_17_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_17_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_17_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_18 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_18        0x0998
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_18    0xA5020998UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_18_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_18_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_18_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_18_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_19 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_19        0x099C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_19    0xA502099CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_19_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_19_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_19_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_19_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_20 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_20        0x09A0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_20    0xA50209A0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_20_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_20_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_20_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_20_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_21 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_21        0x09A4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_21    0xA50209A4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_21_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_21_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_21_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_21_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_22 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_22        0x09A8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_22    0xA50209A8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_22_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_22_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_22_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_22_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_23 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_23        0x09AC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_23    0xA50209ACUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_23_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_23_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_23_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_23_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_24 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_24        0x09B0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_24    0xA50209B0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_24_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_24_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_24_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_25 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_25        0x09B4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_25    0xA50209B4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_25_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_25_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_25_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_25_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_26 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_26        0x09B8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_26    0xA50209B8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_26_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_26_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_26_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_26_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_27 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_27        0x09BC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_27    0xA50209BCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_27_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_27_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_27_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_27_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_28 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_28        0x09C0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_28    0xA50209C0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_28_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_28_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_28_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_28_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_29 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_29        0x09C4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_29    0xA50209C4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_29_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_29_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_29_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_29_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_30 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_30        0x09C8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_30    0xA50209C8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_30_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_30_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_30_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_30_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_31 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_31        0x09CC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_31    0xA50209CCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_31_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_31_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_31_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_31_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_32 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_32        0x09D0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_32    0xA50209D0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_32_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_32_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_32_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_32_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_33 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_33        0x09D4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_33    0xA50209D4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_33_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_33_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_33_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_33_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_34 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_34        0x09D8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_34    0xA50209D8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_34_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_34_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_34_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_34_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_35 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_35        0x09DC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_35    0xA50209DCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_35_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_35_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_35_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_35_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_36 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_36        0x09E0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_36    0xA50209E0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_36_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_36_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_36_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_36_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_37 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_37        0x09E4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_37    0xA50209E4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_37_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_37_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_37_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_37_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_38 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_38        0x09E8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_38    0xA50209E8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_38_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_38_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_38_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_38_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_39 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_39        0x09EC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_39    0xA50209ECUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_39_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_39_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_39_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_39_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_40 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_40        0x09F0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_40    0xA50209F0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_40_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_40_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_40_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_40_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_41 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_41        0x09F4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_41    0xA50209F4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_41_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_41_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_41_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_41_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_42 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_42        0x09F8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_42    0xA50209F8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_42_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_42_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_42_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_42_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_43 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_43        0x09FC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_43    0xA50209FCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_43_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_43_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_43_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_43_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_44 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_44        0x0A00
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_44    0xA5020A00UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_44_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_44_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_44_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_44_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_45 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_45        0x0A04
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_45    0xA5020A04UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_45_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_45_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_45_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_45_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_46 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_46        0x0A08
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_46    0xA5020A08UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_46_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_46_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_46_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_46_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_47 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_47        0x0A0C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_47    0xA5020A0CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_47_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_47_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_47_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_47_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_48 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_48        0x0A10
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_48    0xA5020A10UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_48_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_48_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_48_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_48_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_49 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_49        0x0A14
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_49    0xA5020A14UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_49_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_49_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_49_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_49_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_50 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_50        0x0A18
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_50    0xA5020A18UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_50_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_50_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_50_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_50_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_51 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_51        0x0A1C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_51    0xA5020A1CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_51_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_51_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_51_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_VECTOR_51_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_0        0x0A20
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_0    0xA5020A20UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_1        0x0A24
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_1    0xA5020A24UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_2 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_2        0x0A28
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_2    0xA5020A28UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_2_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_2_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_2_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_2_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_3        0x0A2C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_3    0xA5020A2CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_3_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_4 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_4        0x0A30
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_4    0xA5020A30UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_4_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_4_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_4_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_4_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_5 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_5        0x0A34
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_5    0xA5020A34UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_5_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_5_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_5_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_5_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_6 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_6        0x0A38
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_6    0xA5020A38UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_6_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_6_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_6_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_7 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_7        0x0A3C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_7    0xA5020A3CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_7_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_7_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_7_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_7_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_8 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_8        0x0A40
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_8    0xA5020A40UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_8_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_8_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_8_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_8_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_9 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_9        0x0A44
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_9    0xA5020A44UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_9_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_9_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_9_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_9_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_10 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_10        0x0A48
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_10    0xA5020A48UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_10_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_10_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_10_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_10_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_11 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_11        0x0A4C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_11    0xA5020A4CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_11_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_11_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_11_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_11_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_12 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_12        0x0A50
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_12    0xA5020A50UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_12_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_12_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_12_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_12_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_13 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_13        0x0A54
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_13    0xA5020A54UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_13_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_13_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_13_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_13_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_14 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_14        0x0A58
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_14    0xA5020A58UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_14_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_14_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_14_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_14_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_15 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_15        0x0A5C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_15    0xA5020A5CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_15_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_15_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_15_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_15_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_16 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_16        0x0A60
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_16    0xA5020A60UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_16_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_16_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_16_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_16_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_17 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_17        0x0A64
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_17    0xA5020A64UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_17_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_17_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_17_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_17_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_18 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_18        0x0A68
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_18    0xA5020A68UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_18_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_18_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_18_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_18_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_19 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_19        0x0A6C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_19    0xA5020A6CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_19_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_19_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_19_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_19_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_20 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_20        0x0A70
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_20    0xA5020A70UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_20_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_20_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_20_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_20_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_21 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_21        0x0A74
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_21    0xA5020A74UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_21_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_21_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_21_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_21_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_22 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_22        0x0A78
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_22    0xA5020A78UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_22_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_22_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_22_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_22_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_23 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_23        0x0A7C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_23    0xA5020A7CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_23_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_23_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_23_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_23_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_24 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_24        0x0A80
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_24    0xA5020A80UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_24_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_24_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_24_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_25 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_25        0x0A84
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_25    0xA5020A84UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_25_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_25_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_25_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_25_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_26 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_26        0x0A88
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_26    0xA5020A88UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_26_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_26_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_26_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_26_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_27 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_27        0x0A8C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_27    0xA5020A8CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_27_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_27_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_27_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_27_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_28 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_28        0x0A90
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_28    0xA5020A90UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_28_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_28_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_28_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_28_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_29 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_29        0x0A94
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_29    0xA5020A94UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_29_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_29_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_29_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_29_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_30 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_30        0x0A98
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_30    0xA5020A98UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_30_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_30_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_30_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_30_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_31 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_31        0x0A9C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_31    0xA5020A9CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_31_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_31_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_31_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_31_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_32 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_32        0x0AA0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_32    0xA5020AA0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_32_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_32_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_32_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_32_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_33 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_33        0x0AA4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_33    0xA5020AA4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_33_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_33_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_33_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_33_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_34 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_34        0x0AA8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_34    0xA5020AA8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_34_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_34_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_34_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_34_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_35 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_35        0x0AAC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_35    0xA5020AACUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_35_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_35_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_35_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_35_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_36 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_36        0x0AB0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_36    0xA5020AB0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_36_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_36_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_36_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_36_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_37 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_37        0x0AB4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_37    0xA5020AB4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_37_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_37_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_37_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_37_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_38 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_38        0x0AB8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_38    0xA5020AB8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_38_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_38_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_38_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_38_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_39 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_39        0x0ABC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_39    0xA5020ABCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_39_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_39_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_39_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_39_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_40 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_40        0x0AC0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_40    0xA5020AC0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_40_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_40_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_40_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_40_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_41 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_41        0x0AC4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_41    0xA5020AC4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_41_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_41_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_41_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_41_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_42 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_42        0x0AC8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_42    0xA5020AC8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_42_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_42_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_42_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_42_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_43 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_43        0x0ACC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_43    0xA5020ACCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_43_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_43_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_43_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_43_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_44 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_44        0x0AD0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_44    0xA5020AD0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_44_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_44_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_44_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_44_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_45 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_45        0x0AD4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_45    0xA5020AD4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_45_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_45_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_45_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_45_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_46 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_46        0x0AD8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_46    0xA5020AD8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_46_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_46_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_46_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_46_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_47 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_47        0x0ADC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_47    0xA5020ADCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_47_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_47_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_47_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_47_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_48 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_48        0x0AE0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_48    0xA5020AE0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_48_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_48_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_48_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_48_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_49 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_49        0x0AE4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_49    0xA5020AE4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_49_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_49_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_49_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_49_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_50 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_50        0x0AE8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_50    0xA5020AE8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_50_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_50_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_50_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_50_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_51 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_51        0x0AEC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_51    0xA5020AECUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_51_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_51_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_51_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_VECTOR_51_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_ENABLE        0x0AF0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_ENABLE    0xA5020AF0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC0_TX_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_ENABLE        0x0AF4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_ENABLE    0xA5020AF4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC1_TX_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_ENABLE        0x0AF8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_ENABLE    0xA5020AF8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC2_TX_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_ENABLE        0x0AFC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_ENABLE    0xA5020AFCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_AC3_TX_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_MPDU_FRAMES (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_MPDU_FRAMES        0x0B00
#define ABS_PMB_WLAN_MAC_CTRL_AGG_MPDU_FRAMES    0xA5020B00UL

#define PMB_WLAN_MAC_CTRL_AGG_MPDU_FRAMES_MASK   0x0000003FUL
#define PMB_WLAN_MAC_CTRL_AGG_MPDU_FRAMES_WIDTH  6
#define PMB_WLAN_MAC_CTRL_AGG_MPDU_FRAMES_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_MPDU_FRAMES_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HTCTRL_BSRP_CAPABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HTCTRL_BSRP_CAPABLE        0x0B04
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HTCTRL_BSRP_CAPABLE    0xA5020B04UL

#define PMB_WLAN_MAC_CTRL_AGG_HTCTRL_BSRP_CAPABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_HTCTRL_BSRP_CAPABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_HTCTRL_BSRP_CAPABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HTCTRL_BSRP_CAPABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_0        0x0B08
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_0    0xA5020B08UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_1        0x0B0C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_1    0xA5020B0CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_2 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_2        0x0B10
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_2    0xA5020B10UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_2_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_2_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_2_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_2_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_3        0x0B14
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_3    0xA5020B14UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_3_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_4 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_4        0x0B18
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_4    0xA5020B18UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_4_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_4_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_4_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_4_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_5 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_5        0x0B1C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_5    0xA5020B1CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_5_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_5_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_5_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_5_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_6 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_6        0x0B20
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_6    0xA5020B20UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_6_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_6_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_6_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_7 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_7        0x0B24
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_7    0xA5020B24UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_7_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_7_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_7_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_7_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_8 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_8        0x0B28
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_8    0xA5020B28UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_8_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_8_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_8_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_8_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_9 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_9        0x0B2C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_9    0xA5020B2CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_9_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_9_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_9_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_9_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_10 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_10        0x0B30
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_10    0xA5020B30UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_10_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_10_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_10_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_10_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_11 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_11        0x0B34
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_11    0xA5020B34UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_11_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_11_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_11_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_11_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_12 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_12        0x0B38
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_12    0xA5020B38UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_12_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_12_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_12_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_12_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_13 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_13        0x0B3C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_13    0xA5020B3CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_13_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_13_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_13_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_13_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_14 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_14        0x0B40
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_14    0xA5020B40UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_14_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_14_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_14_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_14_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_15 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_15        0x0B44
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_15    0xA5020B44UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_15_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_15_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_15_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_15_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_16 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_16        0x0B48
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_16    0xA5020B48UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_16_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_16_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_16_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_16_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_17 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_17        0x0B4C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_17    0xA5020B4CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_17_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_17_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_17_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_17_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_18 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_18        0x0B50
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_18    0xA5020B50UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_18_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_18_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_18_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_18_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_19 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_19        0x0B54
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_19    0xA5020B54UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_19_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_19_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_19_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_19_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_20 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_20        0x0B58
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_20    0xA5020B58UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_20_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_20_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_20_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_20_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_21 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_21        0x0B5C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_21    0xA5020B5CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_21_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_21_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_21_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_21_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_22 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_22        0x0B60
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_22    0xA5020B60UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_22_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_22_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_22_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_22_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_23 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_23        0x0B64
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_23    0xA5020B64UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_23_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_23_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_23_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_23_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_24 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_24        0x0B68
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_24    0xA5020B68UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_24_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_24_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_24_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_25 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_25        0x0B6C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_25    0xA5020B6CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_25_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_25_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_25_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_25_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_26 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_26        0x0B70
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_26    0xA5020B70UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_26_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_26_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_26_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_26_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_27 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_27        0x0B74
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_27    0xA5020B74UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_27_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_27_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_27_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_27_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_28 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_28        0x0B78
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_28    0xA5020B78UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_28_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_28_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_28_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_28_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_29 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_29        0x0B7C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_29    0xA5020B7CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_29_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_29_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_29_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_29_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_30 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_30        0x0B80
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_30    0xA5020B80UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_30_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_30_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_30_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_30_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_31 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_31        0x0B84
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_31    0xA5020B84UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_31_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_31_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_31_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_31_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_32 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_32        0x0B88
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_32    0xA5020B88UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_32_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_32_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_32_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_32_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_33 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_33        0x0B8C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_33    0xA5020B8CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_33_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_33_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_33_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_33_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_34 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_34        0x0B90
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_34    0xA5020B90UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_34_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_34_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_34_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_34_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_35 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_35        0x0B94
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_35    0xA5020B94UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_35_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_35_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_35_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_35_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_36 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_36        0x0B98
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_36    0xA5020B98UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_36_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_36_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_36_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_36_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_37 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_37        0x0B9C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_37    0xA5020B9CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_37_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_37_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_37_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_37_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_38 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_38        0x0BA0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_38    0xA5020BA0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_38_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_38_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_38_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_38_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_39 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_39        0x0BA4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_39    0xA5020BA4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_39_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_39_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_39_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_39_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_40 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_40        0x0BA8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_40    0xA5020BA8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_40_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_40_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_40_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_40_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_41 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_41        0x0BAC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_41    0xA5020BACUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_41_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_41_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_41_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_41_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_42 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_42        0x0BB0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_42    0xA5020BB0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_42_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_42_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_42_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_42_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_43 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_43        0x0BB4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_43    0xA5020BB4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_43_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_43_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_43_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_43_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_44 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_44        0x0BB8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_44    0xA5020BB8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_44_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_44_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_44_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_44_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_45 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_45        0x0BBC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_45    0xA5020BBCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_45_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_45_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_45_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_45_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_46 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_46        0x0BC0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_46    0xA5020BC0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_46_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_46_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_46_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_46_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_47 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_47        0x0BC4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_47    0xA5020BC4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_47_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_47_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_47_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_47_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_48 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_48        0x0BC8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_48    0xA5020BC8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_48_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_48_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_48_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_48_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_49 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_49        0x0BCC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_49    0xA5020BCCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_49_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_49_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_49_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_49_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_50 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_50        0x0BD0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_50    0xA5020BD0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_50_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_50_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_50_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_50_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_51 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_51        0x0BD4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_51    0xA5020BD4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_51_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_51_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_51_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_BSRP_TX_VECTOR_51_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID0_TX_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID0_TX_ENABLE        0x0BD8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID0_TX_ENABLE    0xA5020BD8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID0_TX_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID0_TX_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID0_TX_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID0_TX_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID1_TX_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID1_TX_ENABLE        0x0BDC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID1_TX_ENABLE    0xA5020BDCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID1_TX_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID1_TX_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID1_TX_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID1_TX_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID2_TX_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID2_TX_ENABLE        0x0BE0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID2_TX_ENABLE    0xA5020BE0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID2_TX_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID2_TX_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID2_TX_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID2_TX_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID3_TX_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID3_TX_ENABLE        0x0BE4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID3_TX_ENABLE    0xA5020BE4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID3_TX_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID3_TX_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID3_TX_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID3_TX_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID4_TX_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID4_TX_ENABLE        0x0BE8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID4_TX_ENABLE    0xA5020BE8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID4_TX_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID4_TX_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID4_TX_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID4_TX_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID5_TX_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID5_TX_ENABLE        0x0BEC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID5_TX_ENABLE    0xA5020BECUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID5_TX_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID5_TX_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID5_TX_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID5_TX_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID6_TX_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID6_TX_ENABLE        0x0BF0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID6_TX_ENABLE    0xA5020BF0UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID6_TX_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID6_TX_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID6_TX_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID6_TX_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID7_TX_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID7_TX_ENABLE        0x0BF4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID7_TX_ENABLE    0xA5020BF4UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID7_TX_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID7_TX_ENABLE_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID7_TX_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID7_TX_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID0_TX_LENGTH (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID0_TX_LENGTH        0x0BF8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID0_TX_LENGTH    0xA5020BF8UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID0_TX_LENGTH_MASK   0x007FFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID0_TX_LENGTH_WIDTH  23
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID0_TX_LENGTH_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID0_TX_LENGTH_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID1_TX_LENGTH (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID1_TX_LENGTH        0x0BFC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID1_TX_LENGTH    0xA5020BFCUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID1_TX_LENGTH_MASK   0x007FFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID1_TX_LENGTH_WIDTH  23
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID1_TX_LENGTH_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID1_TX_LENGTH_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID2_TX_LENGTH (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID2_TX_LENGTH        0x0C00
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID2_TX_LENGTH    0xA5020C00UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID2_TX_LENGTH_MASK   0x007FFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID2_TX_LENGTH_WIDTH  23
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID2_TX_LENGTH_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID2_TX_LENGTH_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID3_TX_LENGTH (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID3_TX_LENGTH        0x0C04
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID3_TX_LENGTH    0xA5020C04UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID3_TX_LENGTH_MASK   0x007FFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID3_TX_LENGTH_WIDTH  23
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID3_TX_LENGTH_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID3_TX_LENGTH_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID4_TX_LENGTH (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID4_TX_LENGTH        0x0C08
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID4_TX_LENGTH    0xA5020C08UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID4_TX_LENGTH_MASK   0x007FFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID4_TX_LENGTH_WIDTH  23
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID4_TX_LENGTH_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID4_TX_LENGTH_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID5_TX_LENGTH (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID5_TX_LENGTH        0x0C0C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID5_TX_LENGTH    0xA5020C0CUL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID5_TX_LENGTH_MASK   0x007FFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID5_TX_LENGTH_WIDTH  23
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID5_TX_LENGTH_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID5_TX_LENGTH_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID6_TX_LENGTH (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID6_TX_LENGTH        0x0C10
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID6_TX_LENGTH    0xA5020C10UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID6_TX_LENGTH_MASK   0x007FFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID6_TX_LENGTH_WIDTH  23
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID6_TX_LENGTH_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID6_TX_LENGTH_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_TB_TID7_TX_LENGTH (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID7_TX_LENGTH        0x0C14
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID7_TX_LENGTH    0xA5020C14UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID7_TX_LENGTH_MASK   0x007FFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID7_TX_LENGTH_WIDTH  23
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID7_TX_LENGTH_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_TB_TID7_TX_LENGTH_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_BEAMFORM_GRAM_PTR (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_BEAMFORM_GRAM_PTR        0x0C18
#define ABS_PMB_WLAN_MAC_CTRL_AGG_BEAMFORM_GRAM_PTR    0xA5020C18UL

#define PMB_WLAN_MAC_CTRL_AGG_BEAMFORM_GRAM_PTR_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_BEAMFORM_GRAM_PTR_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_BEAMFORM_GRAM_PTR_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_BEAMFORM_GRAM_PTR_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_BEAMFORM_DMA_LENGTH (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_BEAMFORM_DMA_LENGTH        0x0C1C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_BEAMFORM_DMA_LENGTH    0xA5020C1CUL

#define PMB_WLAN_MAC_CTRL_AGG_BEAMFORM_DMA_LENGTH_MASK   0x000001FFUL
#define PMB_WLAN_MAC_CTRL_AGG_BEAMFORM_DMA_LENGTH_WIDTH  9
#define PMB_WLAN_MAC_CTRL_AGG_BEAMFORM_DMA_LENGTH_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_BEAMFORM_DMA_LENGTH_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_WAIT_STATE_1_TIME (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_WAIT_STATE_1_TIME        0x0C24
#define ABS_PMB_WLAN_MAC_CTRL_AGG_WAIT_STATE_1_TIME    0xA5020C24UL

#define PMB_WLAN_MAC_CTRL_AGG_WAIT_STATE_1_TIME_MASK   0x000FFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_WAIT_STATE_1_TIME_WIDTH  20
#define PMB_WLAN_MAC_CTRL_AGG_WAIT_STATE_1_TIME_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_WAIT_STATE_1_TIME_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TXPOW_ZERO_TX_GAIN (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TXPOW_ZERO_TX_GAIN        0x0C28
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TXPOW_ZERO_TX_GAIN    0xA5020C28UL

#define PMB_WLAN_MAC_CTRL_AGG_TXPOW_ZERO_TX_GAIN_MASK   0x000000FFUL
#define PMB_WLAN_MAC_CTRL_AGG_TXPOW_ZERO_TX_GAIN_WIDTH  8
#define PMB_WLAN_MAC_CTRL_AGG_TXPOW_ZERO_TX_GAIN_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TXPOW_ZERO_TX_GAIN_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_POW_STEP (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_POW_STEP        0x0C2C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_POW_STEP    0xA5020C2CUL

#define PMB_WLAN_MAC_CTRL_AGG_TX_POW_STEP_MASK   0x0000001FUL
#define PMB_WLAN_MAC_CTRL_AGG_TX_POW_STEP_WIDTH  5
#define PMB_WLAN_MAC_CTRL_AGG_TX_POW_STEP_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_POW_STEP_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_0_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_0_0        0x0C30
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_0_0    0xA5020C30UL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_0_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_0_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_0_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_0_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_0_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_0_1        0x0C34
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_0_1    0xA5020C34UL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_0_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_0_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_0_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_0_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_0        0x0C38
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_0    0xA5020C38UL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_1        0x0C3C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_1    0xA5020C3CUL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_CTRL (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_CTRL        0x0C40
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_CTRL    0xA5020C40UL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_CTRL_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_CTRL_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_CTRL_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_1_CTRL_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_0        0x0C44
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_0    0xA5020C44UL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_1        0x0C48
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_1    0xA5020C48UL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_CTRL (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_CTRL        0x0C4C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_CTRL    0xA5020C4CUL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_CTRL_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_CTRL_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_CTRL_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_2_CTRL_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_0        0x0C50
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_0    0xA5020C50UL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_1        0x0C54
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_1    0xA5020C54UL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_CTRL (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_CTRL        0x0C58
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_CTRL    0xA5020C58UL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_CTRL_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_CTRL_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_CTRL_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_3_CTRL_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_0        0x0C5C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_0    0xA5020C5CUL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_0_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_1        0x0C60
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_1    0xA5020C60UL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_1_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_1_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_CTRL (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_CTRL        0x0C64
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_CTRL    0xA5020C64UL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_CTRL_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_CTRL_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_CTRL_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PKT_TIMESTAMP_4_CTRL_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DISABLE_MISC_COMPUTATIONS (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DISABLE_MISC_COMPUTATIONS        0x0C68
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DISABLE_MISC_COMPUTATIONS    0xA5020C68UL

#define PMB_WLAN_MAC_CTRL_AGG_DISABLE_MISC_COMPUTATIONS_MASK   0x0000001FUL
#define PMB_WLAN_MAC_CTRL_AGG_DISABLE_MISC_COMPUTATIONS_WIDTH  5
#define PMB_WLAN_MAC_CTRL_AGG_DISABLE_MISC_COMPUTATIONS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DISABLE_MISC_COMPUTATIONS_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_0 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_0        0x0C6C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_0    0xA5020C6CUL

#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_0_MASK   0x0000003FUL
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_0_WIDTH  6
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_0_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_0_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_1 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_1        0x0C70
#define ABS_PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_1    0xA5020C70UL

#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_1_MASK   0x0000003FUL
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_1_WIDTH  6
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_1_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_1_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_2 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_2        0x0C74
#define ABS_PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_2    0xA5020C74UL

#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_2_MASK   0x0000003FUL
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_2_WIDTH  6
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_2_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_2_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_3        0x0C78
#define ABS_PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_3    0xA5020C78UL

#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_3_MASK   0x0000003FUL
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_3_WIDTH  6
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_4 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_4        0x0C7C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_4    0xA5020C7CUL

#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_4_MASK   0x0000003FUL
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_4_WIDTH  6
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_4_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_4_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_5 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_5        0x0C80
#define ABS_PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_5    0xA5020C80UL

#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_5_MASK   0x0000003FUL
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_5_WIDTH  6
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_5_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_5_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_6 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_6        0x0C84
#define ABS_PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_6    0xA5020C84UL

#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_6_MASK   0x0000003FUL
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_6_WIDTH  6
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_6_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_6_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_7 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_7        0x0C88
#define ABS_PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_7    0xA5020C88UL

#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_7_MASK   0x0000003FUL
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_7_WIDTH  6
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_7_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_MAX_TX_PWR_MCS_7_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_FSM_STATE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_FSM_STATE        0x0C8C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_FSM_STATE    0xA5020C8CUL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_FSM_STATE_MASK   0x0000001FUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_FSM_STATE_WIDTH  5
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_FSM_STATE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_FSM_STATE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_MPDU_OR_AMPDU (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MPDU_OR_AMPDU        0x0C90
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_MPDU_OR_AMPDU    0xA5020C90UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MPDU_OR_AMPDU_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MPDU_OR_AMPDU_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MPDU_OR_AMPDU_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MPDU_OR_AMPDU_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_MPDU_LENGTH (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MPDU_LENGTH        0x0C94
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_MPDU_LENGTH    0xA5020C94UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MPDU_LENGTH_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MPDU_LENGTH_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MPDU_LENGTH_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MPDU_LENGTH_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_AMPDU_CURRENT_SUBFRAME_LENGTH (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_AMPDU_CURRENT_SUBFRAME_LENGTH        0x0C98
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_AMPDU_CURRENT_SUBFRAME_LENGTH    0xA5020C98UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_AMPDU_CURRENT_SUBFRAME_LENGTH_MASK   0x00003FFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_AMPDU_CURRENT_SUBFRAME_LENGTH_WIDTH  14
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_AMPDU_CURRENT_SUBFRAME_LENGTH_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_AMPDU_CURRENT_SUBFRAME_LENGTH_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_CURRENT_MPDU_PENDING_BYTES (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CURRENT_MPDU_PENDING_BYTES        0x0C9C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_CURRENT_MPDU_PENDING_BYTES    0xA5020C9CUL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CURRENT_MPDU_PENDING_BYTES_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CURRENT_MPDU_PENDING_BYTES_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CURRENT_MPDU_PENDING_BYTES_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CURRENT_MPDU_PENDING_BYTES_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_IS_PROTECTION_FRAME (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_IS_PROTECTION_FRAME        0x0CA0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_IS_PROTECTION_FRAME    0xA5020CA0UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_IS_PROTECTION_FRAME_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_IS_PROTECTION_FRAME_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_IS_PROTECTION_FRAME_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_IS_PROTECTION_FRAME_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_CTS_TIMEOUT_VALUE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CTS_TIMEOUT_VALUE        0x0CA4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_CTS_TIMEOUT_VALUE    0xA5020CA4UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CTS_TIMEOUT_VALUE_MASK   0x007FFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CTS_TIMEOUT_VALUE_WIDTH  23
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CTS_TIMEOUT_VALUE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CTS_TIMEOUT_VALUE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_ACK_TIMEOUT_VALUE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_ACK_TIMEOUT_VALUE        0x0CA8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_ACK_TIMEOUT_VALUE    0xA5020CA8UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_ACK_TIMEOUT_VALUE_MASK   0x007FFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_ACK_TIMEOUT_VALUE_WIDTH  23
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_ACK_TIMEOUT_VALUE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_ACK_TIMEOUT_VALUE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_IN_SIFS_FRAME_TX (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_IN_SIFS_FRAME_TX        0x0CAC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_IN_SIFS_FRAME_TX    0xA5020CACUL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_IN_SIFS_FRAME_TX_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_IN_SIFS_FRAME_TX_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_IN_SIFS_FRAME_TX_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_IN_SIFS_FRAME_TX_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RESPONSE_FRAME_TYPE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RESPONSE_FRAME_TYPE        0x0CB0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RESPONSE_FRAME_TYPE    0xA5020CB0UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RESPONSE_FRAME_TYPE_MASK   0x0000003FUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RESPONSE_FRAME_TYPE_WIDTH  6
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RESPONSE_FRAME_TYPE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RESPONSE_FRAME_TYPE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_TX_POW (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TX_POW        0x0CB4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_TX_POW    0xA5020CB4UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TX_POW_MASK   0x0000001FUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TX_POW_WIDTH  5
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TX_POW_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TX_POW_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_BASIC_TRIG_QOS_FRM_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BASIC_TRIG_QOS_FRM_CNT        0x0CB8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_BASIC_TRIG_QOS_FRM_CNT    0xA5020CB8UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BASIC_TRIG_QOS_FRM_CNT_MASK   0x0000FFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BASIC_TRIG_QOS_FRM_CNT_WIDTH  16
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BASIC_TRIG_QOS_FRM_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BASIC_TRIG_QOS_FRM_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_1_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_1_3        0x0CBC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_1_3    0xA5020CBCUL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_1_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_1_3_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_1_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_1_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_4_6 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_4_6        0x0CC0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_4_6    0xA5020CC0UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_4_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_4_6_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_4_6_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_4_6_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_7_8 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_7_8        0x0CC4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_7_8    0xA5020CC4UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_7_8_MASK   0x00007FFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_7_8_WIDTH  15
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_7_8_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_COMMON_INFO_7_8_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_USER_INFO_1_3 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_USER_INFO_1_3        0x0CC8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_USER_INFO_1_3    0xA5020CC8UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_USER_INFO_1_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_USER_INFO_1_3_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_USER_INFO_1_3_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_USER_INFO_1_3_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_USER_INFO_4_5 (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_USER_INFO_4_5        0x0CCC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_USER_INFO_4_5    0xA5020CCCUL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_USER_INFO_4_5_MASK   0x00007FFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_USER_INFO_4_5_WIDTH  15
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_USER_INFO_4_5_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_USER_INFO_4_5_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_TRIGGER_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TRIGGER_CNT        0x0CD0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_TRIGGER_CNT    0xA5020CD0UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TRIGGER_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TRIGGER_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TRIGGER_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TRIGGER_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_TRIGGER_TYPE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TRIGGER_TYPE        0x0CD4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_TRIGGER_TYPE    0xA5020CD4UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TRIGGER_TYPE_MASK   0x0000000FUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TRIGGER_TYPE_WIDTH  4
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TRIGGER_TYPE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_TRIGGER_TYPE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_BASIC_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BASIC_CNT        0x0CD8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_BASIC_CNT    0xA5020CD8UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BASIC_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BASIC_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BASIC_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BASIC_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_BSRP_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BSRP_CNT        0x0CDC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_BSRP_CNT    0xA5020CDCUL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BSRP_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BSRP_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BSRP_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_BSRP_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_EDCA_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_EDCA_CNT        0x0CE0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_EDCA_CNT    0xA5020CE0UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_EDCA_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_EDCA_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_EDCA_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_EDCA_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_INVALID_BW_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_INVALID_BW_CNT        0x0CE4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_INVALID_BW_CNT    0xA5020CE4UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_INVALID_BW_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_INVALID_BW_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_INVALID_BW_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_INVALID_BW_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_SEND_BA_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SEND_BA_CNT        0x0CE8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_SEND_BA_CNT    0xA5020CE8UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SEND_BA_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SEND_BA_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SEND_BA_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SEND_BA_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_MU_BAR_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MU_BAR_CNT        0x0CEC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_MU_BAR_CNT    0xA5020CECUL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MU_BAR_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MU_BAR_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MU_BAR_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MU_BAR_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_VHT_BEAM_FORM (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_VHT_BEAM_FORM        0x0CF0
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_VHT_BEAM_FORM    0xA5020CF0UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_VHT_BEAM_FORM_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_VHT_BEAM_FORM_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_VHT_BEAM_FORM_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_VHT_BEAM_FORM_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_HE_BEAM_FORM (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_HE_BEAM_FORM        0x0CF4
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_HE_BEAM_FORM    0xA5020CF4UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_HE_BEAM_FORM_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_HE_BEAM_FORM_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_HE_BEAM_FORM_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_HE_BEAM_FORM_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_CTS_PKT_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CTS_PKT_CNT        0x0CF8
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_CTS_PKT_CNT    0xA5020CF8UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CTS_PKT_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CTS_PKT_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CTS_PKT_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CTS_PKT_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_MU_CTS_PKT_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MU_CTS_PKT_CNT        0x0CFC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_MU_CTS_PKT_CNT    0xA5020CFCUL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MU_CTS_PKT_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MU_CTS_PKT_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MU_CTS_PKT_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_MU_CTS_PKT_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_ACK_PKT_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_ACK_PKT_CNT        0x0D00
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_ACK_PKT_CNT    0xA5020D00UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_ACK_PKT_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_ACK_PKT_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_ACK_PKT_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_ACK_PKT_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RCVD_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RCVD_CNT        0x0D04
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RCVD_CNT    0xA5020D04UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RCVD_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RCVD_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RCVD_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RCVD_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RESP_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RESP_CNT        0x0D08
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RESP_CNT    0xA5020D08UL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RESP_CNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RESP_CNT_WIDTH  24
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RESP_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_SIFS_RESP_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_TX_PRE_PROCESSING_CNT (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_TX_PRE_PROCESSING_CNT        0x0D0C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_TX_PRE_PROCESSING_CNT    0xA5020D0CUL

#define PMB_WLAN_MAC_CTRL_AGG_TX_PRE_PROCESSING_CNT_MASK   0x0000FFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_TX_PRE_PROCESSING_CNT_WIDTH  16
#define PMB_WLAN_MAC_CTRL_AGG_TX_PRE_PROCESSING_CNT_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_TX_PRE_PROCESSING_CNT_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_LG_DPD_BYPASS (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_LG_DPD_BYPASS        0x0D10
#define ABS_PMB_WLAN_MAC_CTRL_AGG_LG_DPD_BYPASS    0xA5020D10UL

#define PMB_WLAN_MAC_CTRL_AGG_LG_DPD_BYPASS_MASK   0x0000FFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_LG_DPD_BYPASS_WIDTH  16
#define PMB_WLAN_MAC_CTRL_AGG_LG_DPD_BYPASS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_LG_DPD_BYPASS_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_NON_HE_DPD_BYPASS (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_DPD_BYPASS        0x0D14
#define ABS_PMB_WLAN_MAC_CTRL_AGG_NON_HE_DPD_BYPASS    0xA5020D14UL

#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_DPD_BYPASS_MASK   0x000003FFUL
#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_DPD_BYPASS_WIDTH  10
#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_DPD_BYPASS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_DPD_BYPASS_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_DPD_BYPASS (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_DPD_BYPASS        0x0D18
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_DPD_BYPASS    0xA5020D18UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_DPD_BYPASS_MASK   0x000003FFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_DPD_BYPASS_WIDTH  10
#define PMB_WLAN_MAC_CTRL_AGG_HE_DPD_BYPASS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_DPD_BYPASS_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_LG_CFR_BYPASS (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_LG_CFR_BYPASS        0x0D1C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_LG_CFR_BYPASS    0xA5020D1CUL

#define PMB_WLAN_MAC_CTRL_AGG_LG_CFR_BYPASS_MASK   0x0000FFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_LG_CFR_BYPASS_WIDTH  16
#define PMB_WLAN_MAC_CTRL_AGG_LG_CFR_BYPASS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_LG_CFR_BYPASS_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_NON_HE_CFR_BYPASS (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_CFR_BYPASS        0x0D20
#define ABS_PMB_WLAN_MAC_CTRL_AGG_NON_HE_CFR_BYPASS    0xA5020D20UL

#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_CFR_BYPASS_MASK   0x000003FFUL
#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_CFR_BYPASS_WIDTH  10
#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_CFR_BYPASS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_CFR_BYPASS_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_CFR_BYPASS (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_CFR_BYPASS        0x0D24
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_CFR_BYPASS    0xA5020D24UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_CFR_BYPASS_MASK   0x000003FFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_CFR_BYPASS_WIDTH  10
#define PMB_WLAN_MAC_CTRL_AGG_HE_CFR_BYPASS_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_CFR_BYPASS_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_LG_PRECFR_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_LG_PRECFR_ENABLE        0x0D28
#define ABS_PMB_WLAN_MAC_CTRL_AGG_LG_PRECFR_ENABLE    0xA5020D28UL

#define PMB_WLAN_MAC_CTRL_AGG_LG_PRECFR_ENABLE_MASK   0x0000FFFFUL
#define PMB_WLAN_MAC_CTRL_AGG_LG_PRECFR_ENABLE_WIDTH  16
#define PMB_WLAN_MAC_CTRL_AGG_LG_PRECFR_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_LG_PRECFR_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_NON_HE_PRECFR_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_PRECFR_ENABLE        0x0D2C
#define ABS_PMB_WLAN_MAC_CTRL_AGG_NON_HE_PRECFR_ENABLE    0xA5020D2CUL

#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_PRECFR_ENABLE_MASK   0x000003FFUL
#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_PRECFR_ENABLE_WIDTH  10
#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_PRECFR_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_NON_HE_PRECFR_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HE_PRECFR_ENABLE (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HE_PRECFR_ENABLE        0x0D30
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HE_PRECFR_ENABLE    0xA5020D30UL

#define PMB_WLAN_MAC_CTRL_AGG_HE_PRECFR_ENABLE_MASK   0x000003FFUL
#define PMB_WLAN_MAC_CTRL_AGG_HE_PRECFR_ENABLE_WIDTH  10
#define PMB_WLAN_MAC_CTRL_AGG_HE_PRECFR_ENABLE_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HE_PRECFR_ENABLE_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_POST_RS_FILTER_CFG (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_POST_RS_FILTER_CFG        0x0D34
#define ABS_PMB_WLAN_MAC_CTRL_AGG_POST_RS_FILTER_CFG    0xA5020D34UL

#define PMB_WLAN_MAC_CTRL_AGG_POST_RS_FILTER_CFG_MASK   0x00000FFFUL
#define PMB_WLAN_MAC_CTRL_AGG_POST_RS_FILTER_CFG_WIDTH  12
#define PMB_WLAN_MAC_CTRL_AGG_POST_RS_FILTER_CFG_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_POST_RS_FILTER_CFG_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_HT_POST_RS_FILTER_CFG (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_HT_POST_RS_FILTER_CFG        0x0D38
#define ABS_PMB_WLAN_MAC_CTRL_AGG_HT_POST_RS_FILTER_CFG    0xA5020D38UL

#define PMB_WLAN_MAC_CTRL_AGG_HT_POST_RS_FILTER_CFG_MASK   0x0000001FUL
#define PMB_WLAN_MAC_CTRL_AGG_HT_POST_RS_FILTER_CFG_WIDTH  5
#define PMB_WLAN_MAC_CTRL_AGG_HT_POST_RS_FILTER_CFG_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_HT_POST_RS_FILTER_CFG_SIGNED 0

/* Register WLAN_MAC_CTRL_AGG_DEBUG_CONTROLS (PMR_WLAN_AGG) */
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_CONTROLS                             0x0FFC
#define ABS_PMB_WLAN_MAC_CTRL_AGG_DEBUG_CONTROLS                         0xA5020FFCUL

#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_FREEZE_FSM_DURING_PBUS_WRITES_MASK   0x00000001UL
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_FREEZE_FSM_DURING_PBUS_WRITES_WIDTH  1
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_FREEZE_FSM_DURING_PBUS_WRITES_SHIFT  0
#define PMB_WLAN_MAC_CTRL_AGG_DEBUG_FREEZE_FSM_DURING_PBUS_WRITES_SIGNED 0

/* Register WLAN_TIMERS_INT_STATUS (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_INT_STATUS            0x0000
#define ABS_PMB_WLAN_TIMERS_INT_STATUS        0xA5022800UL

#define PMB_WLAN_TIMERS_INT_STATUS_MSK_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_INT_STATUS_MSK_WIDTH  10
#define PMB_WLAN_TIMERS_INT_STATUS_MSK_SHIFT  0
#define PMB_WLAN_TIMERS_INT_STATUS_MSK_SIGNED 0

#define PMB_WLAN_TIMERS_INT_STATUS_RAW_MASK   0x003FF000UL
#define PMB_WLAN_TIMERS_INT_STATUS_RAW_WIDTH  10
#define PMB_WLAN_TIMERS_INT_STATUS_RAW_SHIFT  12
#define PMB_WLAN_TIMERS_INT_STATUS_RAW_SIGNED 0

/* Register WLAN_TIMERS_INT_EN (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_INT_EN            0x0004
#define ABS_PMB_WLAN_TIMERS_INT_EN        0xA5022804UL

#define PMB_WLAN_TIMERS_INT_EN_MSK_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_INT_EN_MSK_WIDTH  10
#define PMB_WLAN_TIMERS_INT_EN_MSK_SHIFT  0
#define PMB_WLAN_TIMERS_INT_EN_MSK_SIGNED 0

#define PMB_WLAN_TIMERS_INT_EN_RAW_MASK   0x003FF000UL
#define PMB_WLAN_TIMERS_INT_EN_RAW_WIDTH  10
#define PMB_WLAN_TIMERS_INT_EN_RAW_SHIFT  12
#define PMB_WLAN_TIMERS_INT_EN_RAW_SIGNED 0

/* Register WLAN_TIMERS_INT_CLEAR (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_INT_CLEAR            0x0008
#define ABS_PMB_WLAN_TIMERS_INT_CLEAR        0xA5022808UL

#define PMB_WLAN_TIMERS_INT_CLEAR_MSK_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_INT_CLEAR_MSK_WIDTH  10
#define PMB_WLAN_TIMERS_INT_CLEAR_MSK_SHIFT  0
#define PMB_WLAN_TIMERS_INT_CLEAR_MSK_SIGNED 0

#define PMB_WLAN_TIMERS_INT_CLEAR_RAW_MASK   0x003FF000UL
#define PMB_WLAN_TIMERS_INT_CLEAR_RAW_WIDTH  10
#define PMB_WLAN_TIMERS_INT_CLEAR_RAW_SHIFT  12
#define PMB_WLAN_TIMERS_INT_CLEAR_RAW_SIGNED 0

/* Register WLAN_TIMERS_CTRL (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CTRL                 0x000C
#define ABS_PMB_WLAN_TIMERS_CTRL             0xA502280CUL

#define PMB_WLAN_TIMERS_SOFT_RESET_MASK      0x00000001UL
#define PMB_WLAN_TIMERS_SOFT_RESET_WIDTH     1
#define PMB_WLAN_TIMERS_SOFT_RESET_SHIFT     0
#define PMB_WLAN_TIMERS_SOFT_RESET_SIGNED    0

#define PMB_WLAN_TIMERS_TIMERS_ENABLE_MASK   0x00000002UL
#define PMB_WLAN_TIMERS_TIMERS_ENABLE_WIDTH  1
#define PMB_WLAN_TIMERS_TIMERS_ENABLE_SHIFT  1
#define PMB_WLAN_TIMERS_TIMERS_ENABLE_SIGNED 0

/* Register WLAN_TIMERS_DIVIDER (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_DIVIDER                  0x0010
#define ABS_PMB_WLAN_TIMERS_DIVIDER              0xA5022810UL

#define PMB_WLAN_TIMERS_DIVIDER_MICRO_SEC_MASK   0x000000FFUL
#define PMB_WLAN_TIMERS_DIVIDER_MICRO_SEC_WIDTH  8
#define PMB_WLAN_TIMERS_DIVIDER_MICRO_SEC_SHIFT  0
#define PMB_WLAN_TIMERS_DIVIDER_MICRO_SEC_SIGNED 0

#define PMB_WLAN_TIMERS_DIVIDER_MILLI_SEC_MASK   0x00FFFF00UL
#define PMB_WLAN_TIMERS_DIVIDER_MILLI_SEC_WIDTH  16
#define PMB_WLAN_TIMERS_DIVIDER_MILLI_SEC_SHIFT  8
#define PMB_WLAN_TIMERS_DIVIDER_MILLI_SEC_SIGNED 0

/* Register WLAN_TIMERS_TIM0 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM0               0x0020
#define ABS_PMB_WLAN_TIMERS_TIM0           0xA5022820UL

#define PMB_WLAN_TIMERS_INIT_TIMER0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER0_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER0_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER0_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM0 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR_TIM0          0x0024
#define ABS_PMB_WLAN_TIMERS_CUR_TIM0      0xA5022824UL

#define PMB_WLAN_TIMERS_CUR_TIMER0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER0_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER0_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER0_SIGNED 0

/* Register WLAN_TIMERS_CUR0 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR0              0x0024
#define ABS_PMB_WLAN_TIMERS_CUR0          0xA5022824UL

#define PMB_WLAN_TIMERS_CUR_TIMER0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER0_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER0_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER0_SIGNED 0

/* Register WLAN_TIMERS_CTR0 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CTR0               0x0028
#define ABS_PMB_WLAN_TIMERS_CTR0           0xA5022828UL

#define PMB_WLAN_TIMERS_ENABLE0_MASK       0x00000001UL
#define PMB_WLAN_TIMERS_ENABLE0_WIDTH      1
#define PMB_WLAN_TIMERS_ENABLE0_SHIFT      0
#define PMB_WLAN_TIMERS_ENABLE0_SIGNED     0

#define PMB_WLAN_TIMERS_TIMER_MODE0_MASK   0x00000002UL
#define PMB_WLAN_TIMERS_TIMER_MODE0_WIDTH  1
#define PMB_WLAN_TIMERS_TIMER_MODE0_SHIFT  1
#define PMB_WLAN_TIMERS_TIMER_MODE0_SIGNED 0

#define PMB_WLAN_TIMERS_INT_MASK0_MASK     0x00000004UL
#define PMB_WLAN_TIMERS_INT_MASK0_WIDTH    1
#define PMB_WLAN_TIMERS_INT_MASK0_SHIFT    2
#define PMB_WLAN_TIMERS_INT_MASK0_SIGNED   0

#define PMB_WLAN_TIMERS_RES0_MASK          0x00000008UL
#define PMB_WLAN_TIMERS_RES0_WIDTH         1
#define PMB_WLAN_TIMERS_RES0_SHIFT         3
#define PMB_WLAN_TIMERS_RES0_SIGNED        0

/* Register WLAN_TIMERS_TIM1 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM1               0x0030
#define ABS_PMB_WLAN_TIMERS_TIM1           0xA5022830UL

#define PMB_WLAN_TIMERS_INIT_TIMER1_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER1_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER1_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER1_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM1 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR_TIM1          0x0034
#define ABS_PMB_WLAN_TIMERS_CUR_TIM1      0xA5022834UL

#define PMB_WLAN_TIMERS_CUR_TIMER1_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER1_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER1_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER1_SIGNED 0

/* Register WLAN_TIMERS_CUR1 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR1              0x0034
#define ABS_PMB_WLAN_TIMERS_CUR1          0xA5022834UL

#define PMB_WLAN_TIMERS_CUR_TIMER1_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER1_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER1_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER1_SIGNED 0

/* Register WLAN_TIMERS_CTR1 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CTR1               0x0038
#define ABS_PMB_WLAN_TIMERS_CTR1           0xA5022838UL

#define PMB_WLAN_TIMERS_ENABLE1_MASK       0x00000001UL
#define PMB_WLAN_TIMERS_ENABLE1_WIDTH      1
#define PMB_WLAN_TIMERS_ENABLE1_SHIFT      0
#define PMB_WLAN_TIMERS_ENABLE1_SIGNED     0

#define PMB_WLAN_TIMERS_TIMER_MODE1_MASK   0x00000002UL
#define PMB_WLAN_TIMERS_TIMER_MODE1_WIDTH  1
#define PMB_WLAN_TIMERS_TIMER_MODE1_SHIFT  1
#define PMB_WLAN_TIMERS_TIMER_MODE1_SIGNED 0

#define PMB_WLAN_TIMERS_INT_MASK1_MASK     0x00000004UL
#define PMB_WLAN_TIMERS_INT_MASK1_WIDTH    1
#define PMB_WLAN_TIMERS_INT_MASK1_SHIFT    2
#define PMB_WLAN_TIMERS_INT_MASK1_SIGNED   0

#define PMB_WLAN_TIMERS_RES1_MASK          0x00000008UL
#define PMB_WLAN_TIMERS_RES1_WIDTH         1
#define PMB_WLAN_TIMERS_RES1_SHIFT         3
#define PMB_WLAN_TIMERS_RES1_SIGNED        0

/* Register WLAN_TIMERS_TIM2 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM2               0x0040
#define ABS_PMB_WLAN_TIMERS_TIM2           0xA5022840UL

#define PMB_WLAN_TIMERS_INIT_TIMER2_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER2_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER2_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER2_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM2 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR_TIM2          0x0044
#define ABS_PMB_WLAN_TIMERS_CUR_TIM2      0xA5022844UL

#define PMB_WLAN_TIMERS_CUR_TIMER2_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER2_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER2_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER2_SIGNED 0

/* Register WLAN_TIMERS_CUR2 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR2              0x0044
#define ABS_PMB_WLAN_TIMERS_CUR2          0xA5022844UL

#define PMB_WLAN_TIMERS_CUR_TIMER2_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER2_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER2_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER2_SIGNED 0

/* Register WLAN_TIMERS_CTR2 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CTR2               0x0048
#define ABS_PMB_WLAN_TIMERS_CTR2           0xA5022848UL

#define PMB_WLAN_TIMERS_ENABLE2_MASK       0x00000001UL
#define PMB_WLAN_TIMERS_ENABLE2_WIDTH      1
#define PMB_WLAN_TIMERS_ENABLE2_SHIFT      0
#define PMB_WLAN_TIMERS_ENABLE2_SIGNED     0

#define PMB_WLAN_TIMERS_TIMER_MODE2_MASK   0x00000002UL
#define PMB_WLAN_TIMERS_TIMER_MODE2_WIDTH  1
#define PMB_WLAN_TIMERS_TIMER_MODE2_SHIFT  1
#define PMB_WLAN_TIMERS_TIMER_MODE2_SIGNED 0

#define PMB_WLAN_TIMERS_INT_MASK2_MASK     0x00000004UL
#define PMB_WLAN_TIMERS_INT_MASK2_WIDTH    1
#define PMB_WLAN_TIMERS_INT_MASK2_SHIFT    2
#define PMB_WLAN_TIMERS_INT_MASK2_SIGNED   0

#define PMB_WLAN_TIMERS_RES2_MASK          0x00000008UL
#define PMB_WLAN_TIMERS_RES2_WIDTH         1
#define PMB_WLAN_TIMERS_RES2_SHIFT         3
#define PMB_WLAN_TIMERS_RES2_SIGNED        0

/* Register WLAN_TIMERS_TIM3 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM3               0x0050
#define ABS_PMB_WLAN_TIMERS_TIM3           0xA5022850UL

#define PMB_WLAN_TIMERS_INIT_TIMER3_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER3_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER3_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER3_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM3 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR_TIM3          0x0054
#define ABS_PMB_WLAN_TIMERS_CUR_TIM3      0xA5022854UL

#define PMB_WLAN_TIMERS_CUR_TIMER3_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER3_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER3_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER3_SIGNED 0

/* Register WLAN_TIMERS_CUR3 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR3              0x0054
#define ABS_PMB_WLAN_TIMERS_CUR3          0xA5022854UL

#define PMB_WLAN_TIMERS_CUR_TIMER3_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER3_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER3_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER3_SIGNED 0

/* Register WLAN_TIMERS_CTR3 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CTR3               0x0058
#define ABS_PMB_WLAN_TIMERS_CTR3           0xA5022858UL

#define PMB_WLAN_TIMERS_ENABLE3_MASK       0x00000001UL
#define PMB_WLAN_TIMERS_ENABLE3_WIDTH      1
#define PMB_WLAN_TIMERS_ENABLE3_SHIFT      0
#define PMB_WLAN_TIMERS_ENABLE3_SIGNED     0

#define PMB_WLAN_TIMERS_TIMER_MODE3_MASK   0x00000002UL
#define PMB_WLAN_TIMERS_TIMER_MODE3_WIDTH  1
#define PMB_WLAN_TIMERS_TIMER_MODE3_SHIFT  1
#define PMB_WLAN_TIMERS_TIMER_MODE3_SIGNED 0

#define PMB_WLAN_TIMERS_INT_MASK3_MASK     0x00000004UL
#define PMB_WLAN_TIMERS_INT_MASK3_WIDTH    1
#define PMB_WLAN_TIMERS_INT_MASK3_SHIFT    2
#define PMB_WLAN_TIMERS_INT_MASK3_SIGNED   0

#define PMB_WLAN_TIMERS_RES3_MASK          0x00000008UL
#define PMB_WLAN_TIMERS_RES3_WIDTH         1
#define PMB_WLAN_TIMERS_RES3_SHIFT         3
#define PMB_WLAN_TIMERS_RES3_SIGNED        0

/* Register WLAN_TIMERS_TIM4 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM4               0x0060
#define ABS_PMB_WLAN_TIMERS_TIM4           0xA5022860UL

#define PMB_WLAN_TIMERS_INIT_TIMER4_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER4_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER4_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER4_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM4 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR_TIM4          0x0064
#define ABS_PMB_WLAN_TIMERS_CUR_TIM4      0xA5022864UL

#define PMB_WLAN_TIMERS_CUR_TIMER4_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER4_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER4_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER4_SIGNED 0

/* Register WLAN_TIMERS_CUR4 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR4              0x0064
#define ABS_PMB_WLAN_TIMERS_CUR4          0xA5022864UL

#define PMB_WLAN_TIMERS_CUR_TIMER4_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER4_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER4_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER4_SIGNED 0

/* Register WLAN_TIMERS_CTR4 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CTR4               0x0068
#define ABS_PMB_WLAN_TIMERS_CTR4           0xA5022868UL

#define PMB_WLAN_TIMERS_ENABLE4_MASK       0x00000001UL
#define PMB_WLAN_TIMERS_ENABLE4_WIDTH      1
#define PMB_WLAN_TIMERS_ENABLE4_SHIFT      0
#define PMB_WLAN_TIMERS_ENABLE4_SIGNED     0

#define PMB_WLAN_TIMERS_TIMER_MODE4_MASK   0x00000002UL
#define PMB_WLAN_TIMERS_TIMER_MODE4_WIDTH  1
#define PMB_WLAN_TIMERS_TIMER_MODE4_SHIFT  1
#define PMB_WLAN_TIMERS_TIMER_MODE4_SIGNED 0

#define PMB_WLAN_TIMERS_INT_MASK4_MASK     0x00000004UL
#define PMB_WLAN_TIMERS_INT_MASK4_WIDTH    1
#define PMB_WLAN_TIMERS_INT_MASK4_SHIFT    2
#define PMB_WLAN_TIMERS_INT_MASK4_SIGNED   0

#define PMB_WLAN_TIMERS_RES4_MASK          0x00000008UL
#define PMB_WLAN_TIMERS_RES4_WIDTH         1
#define PMB_WLAN_TIMERS_RES4_SHIFT         3
#define PMB_WLAN_TIMERS_RES4_SIGNED        0

/* Register WLAN_TIMERS_TIM5 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM5               0x0070
#define ABS_PMB_WLAN_TIMERS_TIM5           0xA5022870UL

#define PMB_WLAN_TIMERS_INIT_TIMER5_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER5_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER5_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER5_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM5 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR_TIM5          0x0074
#define ABS_PMB_WLAN_TIMERS_CUR_TIM5      0xA5022874UL

#define PMB_WLAN_TIMERS_CUR_TIMER5_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER5_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER5_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER5_SIGNED 0

/* Register WLAN_TIMERS_CUR5 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR5              0x0074
#define ABS_PMB_WLAN_TIMERS_CUR5          0xA5022874UL

#define PMB_WLAN_TIMERS_CUR_TIMER5_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER5_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER5_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER5_SIGNED 0

/* Register WLAN_TIMERS_CTR5 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CTR5               0x0078
#define ABS_PMB_WLAN_TIMERS_CTR5           0xA5022878UL

#define PMB_WLAN_TIMERS_ENABLE5_MASK       0x00000001UL
#define PMB_WLAN_TIMERS_ENABLE5_WIDTH      1
#define PMB_WLAN_TIMERS_ENABLE5_SHIFT      0
#define PMB_WLAN_TIMERS_ENABLE5_SIGNED     0

#define PMB_WLAN_TIMERS_TIMER_MODE5_MASK   0x00000002UL
#define PMB_WLAN_TIMERS_TIMER_MODE5_WIDTH  1
#define PMB_WLAN_TIMERS_TIMER_MODE5_SHIFT  1
#define PMB_WLAN_TIMERS_TIMER_MODE5_SIGNED 0

#define PMB_WLAN_TIMERS_INT_MASK5_MASK     0x00000004UL
#define PMB_WLAN_TIMERS_INT_MASK5_WIDTH    1
#define PMB_WLAN_TIMERS_INT_MASK5_SHIFT    2
#define PMB_WLAN_TIMERS_INT_MASK5_SIGNED   0

#define PMB_WLAN_TIMERS_RES5_MASK          0x00000008UL
#define PMB_WLAN_TIMERS_RES5_WIDTH         1
#define PMB_WLAN_TIMERS_RES5_SHIFT         3
#define PMB_WLAN_TIMERS_RES5_SIGNED        0

/* Register WLAN_TIMERS_TIM64_LSB (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_LSB             0x0080
#define ABS_PMB_WLAN_TIMERS_TIM64_LSB         0xA5022880UL

#define PMB_WLAN_TIMERS_INIT_TIMER23_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER23_0_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER23_0_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER23_0_SIGNED 0

/* Register WLAN_TIMERS_TIM64_MIDSB (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_MIDSB            0x0084
#define ABS_PMB_WLAN_TIMERS_TIM64_MIDSB        0xA5022884UL

#define PMB_WLAN_TIMERS_INIT_TIMER47_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER47_24_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER47_24_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER47_24_SIGNED 0

/* Register WLAN_TIMERS_TIM64_MSB (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_MSB              0x0088
#define ABS_PMB_WLAN_TIMERS_TIM64_MSB          0xA5022888UL

#define PMB_WLAN_TIMERS_INIT_TIMER63_48_MASK   0x0000FFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER63_48_WIDTH  16
#define PMB_WLAN_TIMERS_INIT_TIMER63_48_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER63_48_SIGNED 0

/* Register WLAN_TIMERS_TIM64_CTRL (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_CTRL                0x008C
#define ABS_PMB_WLAN_TIMERS_TIM64_CTRL            0xA502288CUL

#define PMB_WLAN_TIMERS_ENABLE_MASK               0x00000001UL
#define PMB_WLAN_TIMERS_ENABLE_WIDTH              1
#define PMB_WLAN_TIMERS_ENABLE_SHIFT              0
#define PMB_WLAN_TIMERS_ENABLE_SIGNED             0

#define PMB_WLAN_TIMERS_LOAD_TIMER_MASK           0x00000002UL
#define PMB_WLAN_TIMERS_LOAD_TIMER_WIDTH          1
#define PMB_WLAN_TIMERS_LOAD_TIMER_SHIFT          1
#define PMB_WLAN_TIMERS_LOAD_TIMER_SIGNED         0

#define PMB_WLAN_TIMERS_READ_CURRENT_MASK         0x00000004UL
#define PMB_WLAN_TIMERS_READ_CURRENT_WIDTH        1
#define PMB_WLAN_TIMERS_READ_CURRENT_SHIFT        2
#define PMB_WLAN_TIMERS_READ_CURRENT_SIGNED       0

#define PMB_WLAN_TIMERS_DEBUG_READ_CURRENT_MASK   0x00000008UL
#define PMB_WLAN_TIMERS_DEBUG_READ_CURRENT_WIDTH  1
#define PMB_WLAN_TIMERS_DEBUG_READ_CURRENT_SHIFT  3
#define PMB_WLAN_TIMERS_DEBUG_READ_CURRENT_SIGNED 0

/* Register WLAN_TIMERS_TIM64_1_LSB (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_1_LSB              0x0090
#define ABS_PMB_WLAN_TIMERS_TIM64_1_LSB          0xA5022890UL

#define PMB_WLAN_TIMERS_INIT_TIMER_1_23_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER_1_23_0_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER_1_23_0_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER_1_23_0_SIGNED 0

/* Register WLAN_TIMERS_TIM64_1_MIDSB (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_1_MIDSB             0x0094
#define ABS_PMB_WLAN_TIMERS_TIM64_1_MIDSB         0xA5022894UL

#define PMB_WLAN_TIMERS_INIT_TIMER_1_47_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER_1_47_24_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER_1_47_24_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER_1_47_24_SIGNED 0

/* Register WLAN_TIMERS_TIM64_1_MSB (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_1_MSB               0x0098
#define ABS_PMB_WLAN_TIMERS_TIM64_1_MSB           0xA5022898UL

#define PMB_WLAN_TIMERS_INIT_TIMER_1_63_48_MASK   0x0000FFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER_1_63_48_WIDTH  16
#define PMB_WLAN_TIMERS_INIT_TIMER_1_63_48_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER_1_63_48_SIGNED 0

/* Register WLAN_TIMERS_TIM64_1_CTRL (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_1_CTRL                   0x009C
#define ABS_PMB_WLAN_TIMERS_TIM64_1_CTRL               0xA502289CUL

#define PMB_WLAN_TIMERS_TSF1_ENABLE_MASK               0x00000001UL
#define PMB_WLAN_TIMERS_TSF1_ENABLE_WIDTH              1
#define PMB_WLAN_TIMERS_TSF1_ENABLE_SHIFT              0
#define PMB_WLAN_TIMERS_TSF1_ENABLE_SIGNED             0

#define PMB_WLAN_TIMERS_TSF1_LOAD_TIMER_MASK           0x00000002UL
#define PMB_WLAN_TIMERS_TSF1_LOAD_TIMER_WIDTH          1
#define PMB_WLAN_TIMERS_TSF1_LOAD_TIMER_SHIFT          1
#define PMB_WLAN_TIMERS_TSF1_LOAD_TIMER_SIGNED         0

#define PMB_WLAN_TIMERS_TSF1_READ_CURRENT_MASK         0x00000004UL
#define PMB_WLAN_TIMERS_TSF1_READ_CURRENT_WIDTH        1
#define PMB_WLAN_TIMERS_TSF1_READ_CURRENT_SHIFT        2
#define PMB_WLAN_TIMERS_TSF1_READ_CURRENT_SIGNED       0

#define PMB_WLAN_TIMERS_TSF1_DEBUG_READ_CURRENT_MASK   0x00000008UL
#define PMB_WLAN_TIMERS_TSF1_DEBUG_READ_CURRENT_WIDTH  1
#define PMB_WLAN_TIMERS_TSF1_DEBUG_READ_CURRENT_SHIFT  3
#define PMB_WLAN_TIMERS_TSF1_DEBUG_READ_CURRENT_SIGNED 0

/* Register WLAN_TIMERS_EDCA_CTRL (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_CTRL                               0x00A0
#define ABS_PMB_WLAN_TIMERS_EDCA_CTRL                           0xA50228A0UL

#define PMB_WLAN_TIMERS_AC0_CHANNEL_CONTENTION_ENABLE_MASK      0x00000001UL
#define PMB_WLAN_TIMERS_AC0_CHANNEL_CONTENTION_ENABLE_WIDTH     1
#define PMB_WLAN_TIMERS_AC0_CHANNEL_CONTENTION_ENABLE_SHIFT     0
#define PMB_WLAN_TIMERS_AC0_CHANNEL_CONTENTION_ENABLE_SIGNED    0

#define PMB_WLAN_TIMERS_AC1_CHANNEL_CONTENTION_ENABLE_MASK      0x00000002UL
#define PMB_WLAN_TIMERS_AC1_CHANNEL_CONTENTION_ENABLE_WIDTH     1
#define PMB_WLAN_TIMERS_AC1_CHANNEL_CONTENTION_ENABLE_SHIFT     1
#define PMB_WLAN_TIMERS_AC1_CHANNEL_CONTENTION_ENABLE_SIGNED    0

#define PMB_WLAN_TIMERS_AC2_CHANNEL_CONTENTION_ENABLE_MASK      0x00000004UL
#define PMB_WLAN_TIMERS_AC2_CHANNEL_CONTENTION_ENABLE_WIDTH     1
#define PMB_WLAN_TIMERS_AC2_CHANNEL_CONTENTION_ENABLE_SHIFT     2
#define PMB_WLAN_TIMERS_AC2_CHANNEL_CONTENTION_ENABLE_SIGNED    0

#define PMB_WLAN_TIMERS_AC3_CHANNEL_CONTENTION_ENABLE_MASK      0x00000008UL
#define PMB_WLAN_TIMERS_AC3_CHANNEL_CONTENTION_ENABLE_WIDTH     1
#define PMB_WLAN_TIMERS_AC3_CHANNEL_CONTENTION_ENABLE_SHIFT     3
#define PMB_WLAN_TIMERS_AC3_CHANNEL_CONTENTION_ENABLE_SIGNED    0

#define PMB_WLAN_TIMERS_BEACON_CHANNEL_CONTENTION_ENABLE_MASK   0x00000010UL
#define PMB_WLAN_TIMERS_BEACON_CHANNEL_CONTENTION_ENABLE_WIDTH  1
#define PMB_WLAN_TIMERS_BEACON_CHANNEL_CONTENTION_ENABLE_SHIFT  4
#define PMB_WLAN_TIMERS_BEACON_CHANNEL_CONTENTION_ENABLE_SIGNED 0

#define PMB_WLAN_TIMERS_EIFS_OR_DIFS_SELECTION_MASK             0x00000020UL
#define PMB_WLAN_TIMERS_EIFS_OR_DIFS_SELECTION_WIDTH            1
#define PMB_WLAN_TIMERS_EIFS_OR_DIFS_SELECTION_SHIFT            5
#define PMB_WLAN_TIMERS_EIFS_OR_DIFS_SELECTION_SIGNED           0

#define PMB_WLAN_TIMERS_EDCA_FSM_SW_RESET_MASK                  0x00000040UL
#define PMB_WLAN_TIMERS_EDCA_FSM_SW_RESET_WIDTH                 1
#define PMB_WLAN_TIMERS_EDCA_FSM_SW_RESET_SHIFT                 6
#define PMB_WLAN_TIMERS_EDCA_FSM_SW_RESET_SIGNED                0

#define PMB_WLAN_TIMERS_BACK_OFF_METHOD_MASK                    0x00000100UL
#define PMB_WLAN_TIMERS_BACK_OFF_METHOD_WIDTH                   1
#define PMB_WLAN_TIMERS_BACK_OFF_METHOD_SHIFT                   8
#define PMB_WLAN_TIMERS_BACK_OFF_METHOD_SIGNED                  0

/* Register WLAN_TIMERS_NAV (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_NAV                 0x00A4
#define ABS_PMB_WLAN_TIMERS_NAV             0xA50228A4UL

#define PMB_WLAN_TIMERS_INTERNAL_NAV_MASK   0x0000FFFFUL
#define PMB_WLAN_TIMERS_INTERNAL_NAV_WIDTH  16
#define PMB_WLAN_TIMERS_INTERNAL_NAV_SHIFT  0
#define PMB_WLAN_TIMERS_INTERNAL_NAV_SIGNED 0

/* Register WLAN_TIMERS_SLOT (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_SLOT             0x00A8
#define ABS_PMB_WLAN_TIMERS_SLOT         0xA50228A8UL

#define PMB_WLAN_TIMERS_SLOT_TIME_MASK   0x0000003FUL
#define PMB_WLAN_TIMERS_SLOT_TIME_WIDTH  6
#define PMB_WLAN_TIMERS_SLOT_TIME_SHIFT  0
#define PMB_WLAN_TIMERS_SLOT_TIME_SIGNED 0

/* Register WLAN_TIMERS_EIFS (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EIFS        0x00AC
#define ABS_PMB_WLAN_TIMERS_EIFS    0xA50228ACUL

#define PMB_WLAN_TIMERS_EIFS_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_EIFS_WIDTH  10
#define PMB_WLAN_TIMERS_EIFS_SHIFT  0
#define PMB_WLAN_TIMERS_EIFS_SIGNED 0

/* Register WLAN_TIMERS_DIFS0 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_DIFS0        0x00B0
#define ABS_PMB_WLAN_TIMERS_DIFS0    0xA50228B0UL

#define PMB_WLAN_TIMERS_DIFS0_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_DIFS0_WIDTH  10
#define PMB_WLAN_TIMERS_DIFS0_SHIFT  0
#define PMB_WLAN_TIMERS_DIFS0_SIGNED 0

/* Register WLAN_TIMERS_DIFS1 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_DIFS1        0x00B4
#define ABS_PMB_WLAN_TIMERS_DIFS1    0xA50228B4UL

#define PMB_WLAN_TIMERS_DIFS1_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_DIFS1_WIDTH  10
#define PMB_WLAN_TIMERS_DIFS1_SHIFT  0
#define PMB_WLAN_TIMERS_DIFS1_SIGNED 0

/* Register WLAN_TIMERS_DIFS2 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_DIFS2        0x00B8
#define ABS_PMB_WLAN_TIMERS_DIFS2    0xA50228B8UL

#define PMB_WLAN_TIMERS_DIFS2_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_DIFS2_WIDTH  10
#define PMB_WLAN_TIMERS_DIFS2_SHIFT  0
#define PMB_WLAN_TIMERS_DIFS2_SIGNED 0

/* Register WLAN_TIMERS_DIFS3 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_DIFS3        0x00BC
#define ABS_PMB_WLAN_TIMERS_DIFS3    0xA50228BCUL

#define PMB_WLAN_TIMERS_DIFS3_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_DIFS3_WIDTH  10
#define PMB_WLAN_TIMERS_DIFS3_SHIFT  0
#define PMB_WLAN_TIMERS_DIFS3_SIGNED 0

/* Register WLAN_TIMERS_BACKOFF0 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_BACKOFF0        0x00C0
#define ABS_PMB_WLAN_TIMERS_BACKOFF0    0xA50228C0UL

#define PMB_WLAN_TIMERS_BACKOFF0_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_BACKOFF0_WIDTH  10
#define PMB_WLAN_TIMERS_BACKOFF0_SHIFT  0
#define PMB_WLAN_TIMERS_BACKOFF0_SIGNED 0

/* Register WLAN_TIMERS_BACKOFF1 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_BACKOFF1        0x00C4
#define ABS_PMB_WLAN_TIMERS_BACKOFF1    0xA50228C4UL

#define PMB_WLAN_TIMERS_BACKOFF1_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_BACKOFF1_WIDTH  10
#define PMB_WLAN_TIMERS_BACKOFF1_SHIFT  0
#define PMB_WLAN_TIMERS_BACKOFF1_SIGNED 0

/* Register WLAN_TIMERS_BACKOFF2 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_BACKOFF2        0x00C8
#define ABS_PMB_WLAN_TIMERS_BACKOFF2    0xA50228C8UL

#define PMB_WLAN_TIMERS_BACKOFF2_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_BACKOFF2_WIDTH  10
#define PMB_WLAN_TIMERS_BACKOFF2_SHIFT  0
#define PMB_WLAN_TIMERS_BACKOFF2_SIGNED 0

/* Register WLAN_TIMERS_BACKOFF3 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_BACKOFF3        0x00CC
#define ABS_PMB_WLAN_TIMERS_BACKOFF3    0xA50228CCUL

#define PMB_WLAN_TIMERS_BACKOFF3_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_BACKOFF3_WIDTH  10
#define PMB_WLAN_TIMERS_BACKOFF3_SHIFT  0
#define PMB_WLAN_TIMERS_BACKOFF3_SIGNED 0

/* Register WLAN_TIMERS_BEACON_DIFS (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_BEACON_DIFS        0x00D0
#define ABS_PMB_WLAN_TIMERS_BEACON_DIFS    0xA50228D0UL

#define PMB_WLAN_TIMERS_BEACON_DIFS_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_BEACON_DIFS_WIDTH  10
#define PMB_WLAN_TIMERS_BEACON_DIFS_SHIFT  0
#define PMB_WLAN_TIMERS_BEACON_DIFS_SIGNED 0

/* Register WLAN_TIMERS_BEACON_BACKOFF (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_BEACON_BACKOFF        0x00D4
#define ABS_PMB_WLAN_TIMERS_BEACON_BACKOFF    0xA50228D4UL

#define PMB_WLAN_TIMERS_BEACON_BACKOFF_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_BEACON_BACKOFF_WIDTH  10
#define PMB_WLAN_TIMERS_BEACON_BACKOFF_SHIFT  0
#define PMB_WLAN_TIMERS_BEACON_BACKOFF_SIGNED 0

/* Register WLAN_TIMERS_COMP (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_COMP        0x00D8
#define ABS_PMB_WLAN_TIMERS_COMP    0xA50228D8UL

#define PMB_WLAN_TIMERS_COMP_MASK   0x0000003FUL
#define PMB_WLAN_TIMERS_COMP_WIDTH  6
#define PMB_WLAN_TIMERS_COMP_SHIFT  0
#define PMB_WLAN_TIMERS_COMP_SIGNED 0

/* Register WLAN_TIMERS_SIFS_NAV_EXPIRY (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_SIFS_NAV_EXPIRY        0x00DC
#define ABS_PMB_WLAN_TIMERS_SIFS_NAV_EXPIRY    0xA50228DCUL

#define PMB_WLAN_TIMERS_SIFS_NAV_EXPIRY_MASK   0x00000FFFUL
#define PMB_WLAN_TIMERS_SIFS_NAV_EXPIRY_WIDTH  12
#define PMB_WLAN_TIMERS_SIFS_NAV_EXPIRY_SHIFT  0
#define PMB_WLAN_TIMERS_SIFS_NAV_EXPIRY_SIGNED 0

/* Register WLAN_TIMERS_SIFS_HDR_SUCCESS (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_SIFS_HDR_SUCCESS        0x00E0
#define ABS_PMB_WLAN_TIMERS_SIFS_HDR_SUCCESS    0xA50228E0UL

#define PMB_WLAN_TIMERS_SIFS_HDR_SUCCESS_MASK   0x00000FFFUL
#define PMB_WLAN_TIMERS_SIFS_HDR_SUCCESS_WIDTH  12
#define PMB_WLAN_TIMERS_SIFS_HDR_SUCCESS_SHIFT  0
#define PMB_WLAN_TIMERS_SIFS_HDR_SUCCESS_SIGNED 0

/* Register WLAN_TIMERS_SIFS_HDR_FAIL (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_SIFS_HDR_FAIL        0x00E4
#define ABS_PMB_WLAN_TIMERS_SIFS_HDR_FAIL    0xA50228E4UL

#define PMB_WLAN_TIMERS_SIFS_HDR_FAIL_MASK   0x00000FFFUL
#define PMB_WLAN_TIMERS_SIFS_HDR_FAIL_WIDTH  12
#define PMB_WLAN_TIMERS_SIFS_HDR_FAIL_SHIFT  0
#define PMB_WLAN_TIMERS_SIFS_HDR_FAIL_SIGNED 0

/* Register WLAN_TIMERS_CHANNEL_MONITOR (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CHANNEL_MONITOR        0x00E8
#define ABS_PMB_WLAN_TIMERS_CHANNEL_MONITOR    0xA50228E8UL

#define PMB_WLAN_TIMERS_CHANNEL_MONITOR_MASK   0x000FFFFFUL
#define PMB_WLAN_TIMERS_CHANNEL_MONITOR_WIDTH  20
#define PMB_WLAN_TIMERS_CHANNEL_MONITOR_SHIFT  0
#define PMB_WLAN_TIMERS_CHANNEL_MONITOR_SIGNED 0

/* Register WLAN_TIMERS_DIFS_COUNTER_0_1 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_DIFS_COUNTER_0_1               0x00EC
#define ABS_PMB_WLAN_TIMERS_DIFS_COUNTER_0_1           0xA50228ECUL

#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_0_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_0_WIDTH  10
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_0_SHIFT  0
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_0_SIGNED 0

#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_1_MASK   0x003FF000UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_1_WIDTH  10
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_1_SHIFT  12
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_1_SIGNED 0

/* Register WLAN_TIMERS_DIFS_COUNTER_2_3 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_DIFS_COUNTER_2_3               0x00F0
#define ABS_PMB_WLAN_TIMERS_DIFS_COUNTER_2_3           0xA50228F0UL

#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_2_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_2_WIDTH  10
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_2_SHIFT  0
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_2_SIGNED 0

#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_3_MASK   0x003FF000UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_3_WIDTH  10
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_3_SHIFT  12
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_3_SIGNED 0

/* Register WLAN_TIMERS_DIFS_COUNTER_BEACON (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_DIFS_COUNTER_BEACON                 0x00F4
#define ABS_PMB_WLAN_TIMERS_DIFS_COUNTER_BEACON             0xA50228F4UL

#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_BEACON_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_BEACON_WIDTH  10
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_BEACON_SHIFT  0
#define PMB_WLAN_TIMERS_DEBUG_DIFS_AC_COUNTER_BEACON_SIGNED 0

/* Register WLAN_TIMERS_SIFS_COUNTER (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_SIFS_COUNTER              0x00F8
#define ABS_PMB_WLAN_TIMERS_SIFS_COUNTER          0xA50228F8UL

#define PMB_WLAN_TIMERS_DEBUG_SIFS_COUNTER_MASK   0x00000FFFUL
#define PMB_WLAN_TIMERS_DEBUG_SIFS_COUNTER_WIDTH  12
#define PMB_WLAN_TIMERS_DEBUG_SIFS_COUNTER_SHIFT  0
#define PMB_WLAN_TIMERS_DEBUG_SIFS_COUNTER_SIGNED 0

/* Register WLAN_TIMERS_CLK_DIV (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CLK_DIV          0x00FC
#define ABS_PMB_WLAN_TIMERS_CLK_DIV      0xA50228FCUL

#define PMB_WLAN_TIMERS_CLK_DIV_M_MASK   0x0000FF00UL
#define PMB_WLAN_TIMERS_CLK_DIV_M_WIDTH  8
#define PMB_WLAN_TIMERS_CLK_DIV_M_SHIFT  8
#define PMB_WLAN_TIMERS_CLK_DIV_M_SIGNED 0

#define PMB_WLAN_TIMERS_CLK_DIV_N_MASK   0x00FF0000UL
#define PMB_WLAN_TIMERS_CLK_DIV_N_WIDTH  8
#define PMB_WLAN_TIMERS_CLK_DIV_N_SHIFT  16
#define PMB_WLAN_TIMERS_CLK_DIV_N_SIGNED 0

/* Register WLAN_TIMERS_TIM6 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM6               0x0100
#define ABS_PMB_WLAN_TIMERS_TIM6           0xA5022900UL

#define PMB_WLAN_TIMERS_INIT_TIMER6_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER6_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER6_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER6_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM6 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR_TIM6          0x0104
#define ABS_PMB_WLAN_TIMERS_CUR_TIM6      0xA5022904UL

#define PMB_WLAN_TIMERS_CUR_TIMER6_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER6_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER6_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER6_SIGNED 0

/* Register WLAN_TIMERS_CUR6 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR6              0x0104
#define ABS_PMB_WLAN_TIMERS_CUR6          0xA5022904UL

#define PMB_WLAN_TIMERS_CUR_TIMER6_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER6_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER6_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER6_SIGNED 0

/* Register WLAN_TIMERS_CTR6 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CTR6               0x0108
#define ABS_PMB_WLAN_TIMERS_CTR6           0xA5022908UL

#define PMB_WLAN_TIMERS_ENABLE6_MASK       0x00000001UL
#define PMB_WLAN_TIMERS_ENABLE6_WIDTH      1
#define PMB_WLAN_TIMERS_ENABLE6_SHIFT      0
#define PMB_WLAN_TIMERS_ENABLE6_SIGNED     0

#define PMB_WLAN_TIMERS_TIMER_MODE6_MASK   0x00000002UL
#define PMB_WLAN_TIMERS_TIMER_MODE6_WIDTH  1
#define PMB_WLAN_TIMERS_TIMER_MODE6_SHIFT  1
#define PMB_WLAN_TIMERS_TIMER_MODE6_SIGNED 0

#define PMB_WLAN_TIMERS_INT_MASK6_MASK     0x00000004UL
#define PMB_WLAN_TIMERS_INT_MASK6_WIDTH    1
#define PMB_WLAN_TIMERS_INT_MASK6_SHIFT    2
#define PMB_WLAN_TIMERS_INT_MASK6_SIGNED   0

#define PMB_WLAN_TIMERS_RES6_MASK          0x00000008UL
#define PMB_WLAN_TIMERS_RES6_WIDTH         1
#define PMB_WLAN_TIMERS_RES6_SHIFT         3
#define PMB_WLAN_TIMERS_RES6_SIGNED        0

/* Register WLAN_TIMERS_FCS_FAIL_SIFS_COUNTER (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_FCS_FAIL_SIFS_COUNTER              0x010C
#define ABS_PMB_WLAN_TIMERS_FCS_FAIL_SIFS_COUNTER          0xA502290CUL

#define PMB_WLAN_TIMERS_DEBUG_FCS_FAIL_SIFS_COUNTER_MASK   0x00000FFFUL
#define PMB_WLAN_TIMERS_DEBUG_FCS_FAIL_SIFS_COUNTER_WIDTH  12
#define PMB_WLAN_TIMERS_DEBUG_FCS_FAIL_SIFS_COUNTER_SHIFT  0
#define PMB_WLAN_TIMERS_DEBUG_FCS_FAIL_SIFS_COUNTER_SIGNED 0

/* Register WLAN_TIMERS_TIM7 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM7               0x0110
#define ABS_PMB_WLAN_TIMERS_TIM7           0xA5022910UL

#define PMB_WLAN_TIMERS_INIT_TIMER7_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER7_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER7_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER7_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM7 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR_TIM7          0x0114
#define ABS_PMB_WLAN_TIMERS_CUR_TIM7      0xA5022914UL

#define PMB_WLAN_TIMERS_CUR_TIMER7_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER7_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER7_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER7_SIGNED 0

/* Register WLAN_TIMERS_CUR7 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR7              0x0114
#define ABS_PMB_WLAN_TIMERS_CUR7          0xA5022914UL

#define PMB_WLAN_TIMERS_CUR_TIMER7_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER7_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER7_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER7_SIGNED 0

/* Register WLAN_TIMERS_CTR7 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CTR7               0x0118
#define ABS_PMB_WLAN_TIMERS_CTR7           0xA5022918UL

#define PMB_WLAN_TIMERS_ENABLE7_MASK       0x00000001UL
#define PMB_WLAN_TIMERS_ENABLE7_WIDTH      1
#define PMB_WLAN_TIMERS_ENABLE7_SHIFT      0
#define PMB_WLAN_TIMERS_ENABLE7_SIGNED     0

#define PMB_WLAN_TIMERS_TIMER_MODE7_MASK   0x00000002UL
#define PMB_WLAN_TIMERS_TIMER_MODE7_WIDTH  1
#define PMB_WLAN_TIMERS_TIMER_MODE7_SHIFT  1
#define PMB_WLAN_TIMERS_TIMER_MODE7_SIGNED 0

#define PMB_WLAN_TIMERS_INT_MASK7_MASK     0x00000004UL
#define PMB_WLAN_TIMERS_INT_MASK7_WIDTH    1
#define PMB_WLAN_TIMERS_INT_MASK7_SHIFT    2
#define PMB_WLAN_TIMERS_INT_MASK7_SIGNED   0

#define PMB_WLAN_TIMERS_RES7_MASK          0x00000008UL
#define PMB_WLAN_TIMERS_RES7_WIDTH         1
#define PMB_WLAN_TIMERS_RES7_SHIFT         3
#define PMB_WLAN_TIMERS_RES7_SIGNED        0

/* Register WLAN_TIMERS_EXTERNAL_NAV (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EXTERNAL_NAV        0x011C
#define ABS_PMB_WLAN_TIMERS_EXTERNAL_NAV    0xA502291CUL

#define PMB_WLAN_TIMERS_EXTERNAL_NAV_MASK   0x0000FFFFUL
#define PMB_WLAN_TIMERS_EXTERNAL_NAV_WIDTH  16
#define PMB_WLAN_TIMERS_EXTERNAL_NAV_SHIFT  0
#define PMB_WLAN_TIMERS_EXTERNAL_NAV_SIGNED 0

/* Register WLAN_TIMERS_TIM8 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM8               0x0120
#define ABS_PMB_WLAN_TIMERS_TIM8           0xA5022920UL

#define PMB_WLAN_TIMERS_INIT_TIMER8_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER8_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER8_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER8_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM8 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR_TIM8          0x0124
#define ABS_PMB_WLAN_TIMERS_CUR_TIM8      0xA5022924UL

#define PMB_WLAN_TIMERS_CUR_TIMER8_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER8_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER8_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER8_SIGNED 0

/* Register WLAN_TIMERS_CUR8 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR8              0x0124
#define ABS_PMB_WLAN_TIMERS_CUR8          0xA5022924UL

#define PMB_WLAN_TIMERS_CUR_TIMER8_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER8_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER8_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER8_SIGNED 0

/* Register WLAN_TIMERS_CTR8 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CTR8               0x0128
#define ABS_PMB_WLAN_TIMERS_CTR8           0xA5022928UL

#define PMB_WLAN_TIMERS_ENABLE8_MASK       0x00000001UL
#define PMB_WLAN_TIMERS_ENABLE8_WIDTH      1
#define PMB_WLAN_TIMERS_ENABLE8_SHIFT      0
#define PMB_WLAN_TIMERS_ENABLE8_SIGNED     0

#define PMB_WLAN_TIMERS_TIMER_MODE8_MASK   0x00000002UL
#define PMB_WLAN_TIMERS_TIMER_MODE8_WIDTH  1
#define PMB_WLAN_TIMERS_TIMER_MODE8_SHIFT  1
#define PMB_WLAN_TIMERS_TIMER_MODE8_SIGNED 0

#define PMB_WLAN_TIMERS_INT_MASK8_MASK     0x00000004UL
#define PMB_WLAN_TIMERS_INT_MASK8_WIDTH    1
#define PMB_WLAN_TIMERS_INT_MASK8_SHIFT    2
#define PMB_WLAN_TIMERS_INT_MASK8_SIGNED   0

#define PMB_WLAN_TIMERS_RES8_MASK          0x00000008UL
#define PMB_WLAN_TIMERS_RES8_WIDTH         1
#define PMB_WLAN_TIMERS_RES8_SHIFT         3
#define PMB_WLAN_TIMERS_RES8_SIGNED        0

/* Register WLAN_TIMERS_TIM9 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM9               0x0130
#define ABS_PMB_WLAN_TIMERS_TIM9           0xA5022930UL

#define PMB_WLAN_TIMERS_INIT_TIMER9_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER9_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER9_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER9_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM9 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR_TIM9          0x0134
#define ABS_PMB_WLAN_TIMERS_CUR_TIM9      0xA5022934UL

#define PMB_WLAN_TIMERS_CUR_TIMER9_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER9_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER9_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER9_SIGNED 0

/* Register WLAN_TIMERS_CUR9 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CUR9              0x0134
#define ABS_PMB_WLAN_TIMERS_CUR9          0xA5022934UL

#define PMB_WLAN_TIMERS_CUR_TIMER9_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER9_WIDTH  24
#define PMB_WLAN_TIMERS_CUR_TIMER9_SHIFT  0
#define PMB_WLAN_TIMERS_CUR_TIMER9_SIGNED 0

/* Register WLAN_TIMERS_CTR9 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_CTR9               0x0138
#define ABS_PMB_WLAN_TIMERS_CTR9           0xA5022938UL

#define PMB_WLAN_TIMERS_ENABLE9_MASK       0x00000001UL
#define PMB_WLAN_TIMERS_ENABLE9_WIDTH      1
#define PMB_WLAN_TIMERS_ENABLE9_SHIFT      0
#define PMB_WLAN_TIMERS_ENABLE9_SIGNED     0

#define PMB_WLAN_TIMERS_TIMER_MODE9_MASK   0x00000002UL
#define PMB_WLAN_TIMERS_TIMER_MODE9_WIDTH  1
#define PMB_WLAN_TIMERS_TIMER_MODE9_SHIFT  1
#define PMB_WLAN_TIMERS_TIMER_MODE9_SIGNED 0

#define PMB_WLAN_TIMERS_INT_MASK9_MASK     0x00000004UL
#define PMB_WLAN_TIMERS_INT_MASK9_WIDTH    1
#define PMB_WLAN_TIMERS_INT_MASK9_SHIFT    2
#define PMB_WLAN_TIMERS_INT_MASK9_SIGNED   0

#define PMB_WLAN_TIMERS_RES9_MASK          0x00000008UL
#define PMB_WLAN_TIMERS_RES9_WIDTH         1
#define PMB_WLAN_TIMERS_RES9_SHIFT         3
#define PMB_WLAN_TIMERS_RES9_SIGNED        0

/* Register WLAN_PSMP_TIMER_TIM (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_WLAN_PSMP_TIMER_TIM     0x0140
#define ABS_PMB_WLAN_TIMERS_WLAN_PSMP_TIMER_TIM 0xA5022940UL

#define PMB_WLAN_TIMERS_TARGET_PSMP_TIME_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_TARGET_PSMP_TIME_WIDTH  24
#define PMB_WLAN_TIMERS_TARGET_PSMP_TIME_SHIFT  0
#define PMB_WLAN_TIMERS_TARGET_PSMP_TIME_SIGNED 0

/* Register WLAN_PSMP_TIMER_CUR (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_WLAN_PSMP_TIMER_CUR     0x0144
#define ABS_PMB_WLAN_TIMERS_WLAN_PSMP_TIMER_CUR 0xA5022944UL

#define PMB_WLAN_TIMERS_PSMP_CUR_TIME_MASK      0x00FFFFFFUL
#define PMB_WLAN_TIMERS_PSMP_CUR_TIME_WIDTH     24
#define PMB_WLAN_TIMERS_PSMP_CUR_TIME_SHIFT     0
#define PMB_WLAN_TIMERS_PSMP_CUR_TIME_SIGNED    0

/* Register WLAN_PSMP_TIMER_CTRL (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_WLAN_PSMP_TIMER_CTRL     0x0148
#define ABS_PMB_WLAN_TIMERS_WLAN_PSMP_TIMER_CTRL 0xA5022948UL

#define PMB_WLAN_TIMERS_ENABLEPSMP_MASK          0x00000001UL
#define PMB_WLAN_TIMERS_ENABLEPSMP_WIDTH         1
#define PMB_WLAN_TIMERS_ENABLEPSMP_SHIFT         0
#define PMB_WLAN_TIMERS_ENABLEPSMP_SIGNED        0

#define PMB_WLAN_TIMERS_INT_MASK_PSMP_MASK       0x00000002UL
#define PMB_WLAN_TIMERS_INT_MASK_PSMP_WIDTH      1
#define PMB_WLAN_TIMERS_INT_MASK_PSMP_SHIFT      1
#define PMB_WLAN_TIMERS_INT_MASK_PSMP_SIGNED     0

#define PMB_WLAN_TIMERS_RESPSMP_MASK             0x00000004UL
#define PMB_WLAN_TIMERS_RESPSMP_WIDTH            1
#define PMB_WLAN_TIMERS_RESPSMP_SHIFT            2
#define PMB_WLAN_TIMERS_RESPSMP_SIGNED           0

#define PMB_WLAN_TIMERS_RESET_PSMP_TIMER_MASK    0x00000008UL
#define PMB_WLAN_TIMERS_RESET_PSMP_TIMER_WIDTH   1
#define PMB_WLAN_TIMERS_RESET_PSMP_TIMER_SHIFT   3
#define PMB_WLAN_TIMERS_RESET_PSMP_TIMER_SIGNED  0

/* Register WLAN_PSMP_TIMER_INITIAL_VALUE (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_WLAN_PSMP_TIMER_INITIAL_VALUE     0x014C
#define ABS_PMB_WLAN_TIMERS_WLAN_PSMP_TIMER_INITIAL_VALUE 0xA502294CUL

#define PMB_WLAN_TIMERS_PSMP_INIT_VALUE_MASK              0x00FFFFFFUL
#define PMB_WLAN_TIMERS_PSMP_INIT_VALUE_WIDTH             24
#define PMB_WLAN_TIMERS_PSMP_INIT_VALUE_SHIFT             0
#define PMB_WLAN_TIMERS_PSMP_INIT_VALUE_SIGNED            0

/* Register WLAN_TIMERS_EDCA_CTRL_AC0 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_CTRL_AC0               0x0150
#define ABS_PMB_WLAN_TIMERS_EDCA_CTRL_AC0           0xA5022950UL

#define PMB_WLAN_TIMERS_ENABLEAC0_11N_MASK          0x00000001UL
#define PMB_WLAN_TIMERS_ENABLEAC0_11N_WIDTH         1
#define PMB_WLAN_TIMERS_ENABLEAC0_11N_SHIFT         0
#define PMB_WLAN_TIMERS_ENABLEAC0_11N_SIGNED        0

#define PMB_WLAN_TIMERS_BW_SEL_AC0_MASK             0x00000006UL
#define PMB_WLAN_TIMERS_BW_SEL_AC0_WIDTH            2
#define PMB_WLAN_TIMERS_BW_SEL_AC0_SHIFT            1
#define PMB_WLAN_TIMERS_BW_SEL_AC0_SIGNED           0

#define PMB_WLAN_TIMERS_CONTENTION_START_AC0_MASK   0x00000008UL
#define PMB_WLAN_TIMERS_CONTENTION_START_AC0_WIDTH  1
#define PMB_WLAN_TIMERS_CONTENTION_START_AC0_SHIFT  3
#define PMB_WLAN_TIMERS_CONTENTION_START_AC0_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_AC0 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_SECDIFS_AC0     0x0154
#define ABS_PMB_WLAN_TIMERS_SECDIFS_AC0 0xA5022954UL

#define PMB_WLAN_TIMERS_DIFSAC0_MASK    0x000003FFUL
#define PMB_WLAN_TIMERS_DIFSAC0_WIDTH   10
#define PMB_WLAN_TIMERS_DIFSAC0_SHIFT   0
#define PMB_WLAN_TIMERS_DIFSAC0_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CTRL_AC1 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_CTRL_AC1               0x0158
#define ABS_PMB_WLAN_TIMERS_EDCA_CTRL_AC1           0xA5022958UL

#define PMB_WLAN_TIMERS_ENABLEAC1_11N_MASK          0x00000001UL
#define PMB_WLAN_TIMERS_ENABLEAC1_11N_WIDTH         1
#define PMB_WLAN_TIMERS_ENABLEAC1_11N_SHIFT         0
#define PMB_WLAN_TIMERS_ENABLEAC1_11N_SIGNED        0

#define PMB_WLAN_TIMERS_BW_SEL_AC1_MASK             0x00000006UL
#define PMB_WLAN_TIMERS_BW_SEL_AC1_WIDTH            2
#define PMB_WLAN_TIMERS_BW_SEL_AC1_SHIFT            1
#define PMB_WLAN_TIMERS_BW_SEL_AC1_SIGNED           0

#define PMB_WLAN_TIMERS_CONTENTION_START_AC1_MASK   0x00000008UL
#define PMB_WLAN_TIMERS_CONTENTION_START_AC1_WIDTH  1
#define PMB_WLAN_TIMERS_CONTENTION_START_AC1_SHIFT  3
#define PMB_WLAN_TIMERS_CONTENTION_START_AC1_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_AC1 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_SECDIFS_AC1     0x015C
#define ABS_PMB_WLAN_TIMERS_SECDIFS_AC1 0xA502295CUL

#define PMB_WLAN_TIMERS_DIFSAC1_MASK    0x000003FFUL
#define PMB_WLAN_TIMERS_DIFSAC1_WIDTH   10
#define PMB_WLAN_TIMERS_DIFSAC1_SHIFT   0
#define PMB_WLAN_TIMERS_DIFSAC1_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CTRL_AC2 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_CTRL_AC2               0x0160
#define ABS_PMB_WLAN_TIMERS_EDCA_CTRL_AC2           0xA5022960UL

#define PMB_WLAN_TIMERS_ENABLEAC2_11N_MASK          0x00000001UL
#define PMB_WLAN_TIMERS_ENABLEAC2_11N_WIDTH         1
#define PMB_WLAN_TIMERS_ENABLEAC2_11N_SHIFT         0
#define PMB_WLAN_TIMERS_ENABLEAC2_11N_SIGNED        0

#define PMB_WLAN_TIMERS_BW_SEL_AC2_MASK             0x00000006UL
#define PMB_WLAN_TIMERS_BW_SEL_AC2_WIDTH            2
#define PMB_WLAN_TIMERS_BW_SEL_AC2_SHIFT            1
#define PMB_WLAN_TIMERS_BW_SEL_AC2_SIGNED           0

#define PMB_WLAN_TIMERS_CONTENTION_START_AC2_MASK   0x00000008UL
#define PMB_WLAN_TIMERS_CONTENTION_START_AC2_WIDTH  1
#define PMB_WLAN_TIMERS_CONTENTION_START_AC2_SHIFT  3
#define PMB_WLAN_TIMERS_CONTENTION_START_AC2_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_AC2 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_SECDIFS_AC2     0x0164
#define ABS_PMB_WLAN_TIMERS_SECDIFS_AC2 0xA5022964UL

#define PMB_WLAN_TIMERS_DIFSAC2_MASK    0x000003FFUL
#define PMB_WLAN_TIMERS_DIFSAC2_WIDTH   10
#define PMB_WLAN_TIMERS_DIFSAC2_SHIFT   0
#define PMB_WLAN_TIMERS_DIFSAC2_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CTRL_AC3 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_CTRL_AC3               0x0168
#define ABS_PMB_WLAN_TIMERS_EDCA_CTRL_AC3           0xA5022968UL

#define PMB_WLAN_TIMERS_ENABLEAC3_11N_MASK          0x00000001UL
#define PMB_WLAN_TIMERS_ENABLEAC3_11N_WIDTH         1
#define PMB_WLAN_TIMERS_ENABLEAC3_11N_SHIFT         0
#define PMB_WLAN_TIMERS_ENABLEAC3_11N_SIGNED        0

#define PMB_WLAN_TIMERS_BW_SEL_AC3_MASK             0x00000006UL
#define PMB_WLAN_TIMERS_BW_SEL_AC3_WIDTH            2
#define PMB_WLAN_TIMERS_BW_SEL_AC3_SHIFT            1
#define PMB_WLAN_TIMERS_BW_SEL_AC3_SIGNED           0

#define PMB_WLAN_TIMERS_CONTENTION_START_AC3_MASK   0x00000008UL
#define PMB_WLAN_TIMERS_CONTENTION_START_AC3_WIDTH  1
#define PMB_WLAN_TIMERS_CONTENTION_START_AC3_SHIFT  3
#define PMB_WLAN_TIMERS_CONTENTION_START_AC3_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_AC3 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_SECDIFS_AC3     0x016C
#define ABS_PMB_WLAN_TIMERS_SECDIFS_AC3 0xA502296CUL

#define PMB_WLAN_TIMERS_DIFSAC3_MASK    0x000003FFUL
#define PMB_WLAN_TIMERS_DIFSAC3_WIDTH   10
#define PMB_WLAN_TIMERS_DIFSAC3_SHIFT   0
#define PMB_WLAN_TIMERS_DIFSAC3_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CTRL_BEACON (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_CTRL_BEACON               0x0170
#define ABS_PMB_WLAN_TIMERS_EDCA_CTRL_BEACON           0xA5022970UL

#define PMB_WLAN_TIMERS_ENABLE_BEACON_11N_MASK         0x00000001UL
#define PMB_WLAN_TIMERS_ENABLE_BEACON_11N_WIDTH        1
#define PMB_WLAN_TIMERS_ENABLE_BEACON_11N_SHIFT        0
#define PMB_WLAN_TIMERS_ENABLE_BEACON_11N_SIGNED       0

#define PMB_WLAN_TIMERS_BW_SEL_BEACON_MASK             0x00000006UL
#define PMB_WLAN_TIMERS_BW_SEL_BEACON_WIDTH            2
#define PMB_WLAN_TIMERS_BW_SEL_BEACON_SHIFT            1
#define PMB_WLAN_TIMERS_BW_SEL_BEACON_SIGNED           0

#define PMB_WLAN_TIMERS_CONTENTION_START_BEACON_MASK   0x00000008UL
#define PMB_WLAN_TIMERS_CONTENTION_START_BEACON_WIDTH  1
#define PMB_WLAN_TIMERS_CONTENTION_START_BEACON_SHIFT  3
#define PMB_WLAN_TIMERS_CONTENTION_START_BEACON_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_BEACON (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_SECDIFS_BEACON     0x0174
#define ABS_PMB_WLAN_TIMERS_SECDIFS_BEACON 0xA5022974UL

#define PMB_WLAN_TIMERS_DIFSBEACON_MASK    0x000003FFUL
#define PMB_WLAN_TIMERS_DIFSBEACON_WIDTH   10
#define PMB_WLAN_TIMERS_DIFSBEACON_SHIFT   0
#define PMB_WLAN_TIMERS_DIFSBEACON_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CH_WIN_STATUS (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_CH_WIN_STATUS        0x0178
#define ABS_PMB_WLAN_TIMERS_EDCA_CH_WIN_STATUS    0xA5022978UL

#define PMB_WLAN_TIMERS_CHANNEL_WON_AC0_MASK      0x00000003UL
#define PMB_WLAN_TIMERS_CHANNEL_WON_AC0_WIDTH     2
#define PMB_WLAN_TIMERS_CHANNEL_WON_AC0_SHIFT     0
#define PMB_WLAN_TIMERS_CHANNEL_WON_AC0_SIGNED    0

#define PMB_WLAN_TIMERS_CHANNEL_WON_AC1_MASK      0x0000000CUL
#define PMB_WLAN_TIMERS_CHANNEL_WON_AC1_WIDTH     2
#define PMB_WLAN_TIMERS_CHANNEL_WON_AC1_SHIFT     2
#define PMB_WLAN_TIMERS_CHANNEL_WON_AC1_SIGNED    0

#define PMB_WLAN_TIMERS_CHANNEL_WON_AC2_MASK      0x00000030UL
#define PMB_WLAN_TIMERS_CHANNEL_WON_AC2_WIDTH     2
#define PMB_WLAN_TIMERS_CHANNEL_WON_AC2_SHIFT     4
#define PMB_WLAN_TIMERS_CHANNEL_WON_AC2_SIGNED    0

#define PMB_WLAN_TIMERS_CHANNEL_WON_AC3_MASK      0x000000C0UL
#define PMB_WLAN_TIMERS_CHANNEL_WON_AC3_WIDTH     2
#define PMB_WLAN_TIMERS_CHANNEL_WON_AC3_SHIFT     6
#define PMB_WLAN_TIMERS_CHANNEL_WON_AC3_SIGNED    0

#define PMB_WLAN_TIMERS_CHANNEL_WON_BEACON_MASK   0x00000300UL
#define PMB_WLAN_TIMERS_CHANNEL_WON_BEACON_WIDTH  2
#define PMB_WLAN_TIMERS_CHANNEL_WON_BEACON_SHIFT  8
#define PMB_WLAN_TIMERS_CHANNEL_WON_BEACON_SIGNED 0

/* Register WLAN_TIMERS_ACK_TIMER (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_ACK_TIMER        0x0180
#define ABS_PMB_WLAN_TIMERS_ACK_TIMER    0xA5022980UL

#define PMB_WLAN_TIMERS_ACK_TIMER_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_ACK_TIMER_WIDTH  24
#define PMB_WLAN_TIMERS_ACK_TIMER_SHIFT  0
#define PMB_WLAN_TIMERS_ACK_TIMER_SIGNED 0

/* Register WLAN_TIMERS_ACK_CUR_TIM (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_ACK_CUR_TIM        0x0184
#define ABS_PMB_WLAN_TIMERS_ACK_CUR_TIM    0xA5022984UL

#define PMB_WLAN_TIMERS_ACK_CUR_TIM_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_ACK_CUR_TIM_WIDTH  24
#define PMB_WLAN_TIMERS_ACK_CUR_TIM_SHIFT  0
#define PMB_WLAN_TIMERS_ACK_CUR_TIM_SIGNED 0

/* Register WLAN_TIMERS_ACK_TIMER_CTRL (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_ACK_TIMER_CTRL        0x0188
#define ABS_PMB_WLAN_TIMERS_ACK_TIMER_CTRL    0xA5022988UL

#define PMB_WLAN_TIMERS_ENABLE_ACK_MASK       0x00000001UL
#define PMB_WLAN_TIMERS_ENABLE_ACK_WIDTH      1
#define PMB_WLAN_TIMERS_ENABLE_ACK_SHIFT      0
#define PMB_WLAN_TIMERS_ENABLE_ACK_SIGNED     0

#define PMB_WLAN_TIMERS_TIMER_MODE_ACK_MASK   0x00000002UL
#define PMB_WLAN_TIMERS_TIMER_MODE_ACK_WIDTH  1
#define PMB_WLAN_TIMERS_TIMER_MODE_ACK_SHIFT  1
#define PMB_WLAN_TIMERS_TIMER_MODE_ACK_SIGNED 0

#define PMB_WLAN_TIMERS_INT_MASK_ACK_MASK     0x00000004UL
#define PMB_WLAN_TIMERS_INT_MASK_ACK_WIDTH    1
#define PMB_WLAN_TIMERS_INT_MASK_ACK_SHIFT    2
#define PMB_WLAN_TIMERS_INT_MASK_ACK_SIGNED   0

#define PMB_WLAN_TIMERS_RES_ACK_MASK          0x00000008UL
#define PMB_WLAN_TIMERS_RES_ACK_WIDTH         1
#define PMB_WLAN_TIMERS_RES_ACK_SHIFT         3
#define PMB_WLAN_TIMERS_RES_ACK_SIGNED        0

/* Register WLAN_TIMERS_PERIP_LSIG_TIMER (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PERIP_LSIG_TIMER     0x0194
#define ABS_PMB_WLAN_TIMERS_PERIP_LSIG_TIMER 0xA5022994UL

#define PMB_WLAN_TIMERS_LSIG_TIMER_MASK      0x0000FFFFUL
#define PMB_WLAN_TIMERS_LSIG_TIMER_WIDTH     16
#define PMB_WLAN_TIMERS_LSIG_TIMER_SHIFT     0
#define PMB_WLAN_TIMERS_LSIG_TIMER_SIGNED    0

/* Register WLAN_TIMERS_PERIP_CH_LOAD (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PERIP_CH_LOAD         0x0198
#define ABS_PMB_WLAN_TIMERS_PERIP_CH_LOAD     0xA5022998UL

#define PMB_WLAN_TIMERS_CH_LOAD_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_TIMERS_CH_LOAD_ENABLE_WIDTH  1
#define PMB_WLAN_TIMERS_CH_LOAD_ENABLE_SHIFT  0
#define PMB_WLAN_TIMERS_CH_LOAD_ENABLE_SIGNED 0

/* Register WLAN_TIMERS_PERIP_CHANNEL_LOAD (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PERIP_CHANNEL_LOAD         0x019C
#define ABS_PMB_WLAN_TIMERS_PERIP_CHANNEL_LOAD     0xA502299CUL

#define PMB_WLAN_TIMERS_CH_LOAD_TIMER_VALUE_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CH_LOAD_TIMER_VALUE_WIDTH  24
#define PMB_WLAN_TIMERS_CH_LOAD_TIMER_VALUE_SHIFT  0
#define PMB_WLAN_TIMERS_CH_LOAD_TIMER_VALUE_SIGNED 0

/* Register WLAN_TIMERS_PERIP_DELTA_CUR_TIM (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PERIP_DELTA_CUR_TIM     0x01A0
#define ABS_PMB_WLAN_TIMERS_PERIP_DELTA_CUR_TIM 0xA50229A0UL

#define PMB_WLAN_TIMERS_CUR_TIMER_MASK          0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER_WIDTH         24
#define PMB_WLAN_TIMERS_CUR_TIMER_SHIFT         0
#define PMB_WLAN_TIMERS_CUR_TIMER_SIGNED        0

/* Register WLAN_TIMERS_PERIP_DELTA_CTRL (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PERIP_DELTA_CTRL     0x01A4
#define ABS_PMB_WLAN_TIMERS_PERIP_DELTA_CTRL 0xA50229A4UL

#define PMB_WLAN_TIMERS_DELTA_ENABLE_MASK    0x00000001UL
#define PMB_WLAN_TIMERS_DELTA_ENABLE_WIDTH   1
#define PMB_WLAN_TIMERS_DELTA_ENABLE_SHIFT   0
#define PMB_WLAN_TIMERS_DELTA_ENABLE_SIGNED  0

/* Register WLAN_TIMERS_LSIG_STATUS (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_LSIG_STATUS                     0x01A8
#define ABS_PMB_WLAN_TIMERS_LSIG_STATUS                 0xA50229A8UL

#define PMB_WLAN_TIMERS_DEBUG_RESET_NAV_STATUS_MASK     0x00000001UL
#define PMB_WLAN_TIMERS_DEBUG_RESET_NAV_STATUS_WIDTH    1
#define PMB_WLAN_TIMERS_DEBUG_RESET_NAV_STATUS_SHIFT    0
#define PMB_WLAN_TIMERS_DEBUG_RESET_NAV_STATUS_SIGNED   0

#define PMB_WLAN_TIMERS_DEBUG_CURRENT_LSIG_VALUE_MASK   0x00FFFF00UL
#define PMB_WLAN_TIMERS_DEBUG_CURRENT_LSIG_VALUE_WIDTH  16
#define PMB_WLAN_TIMERS_DEBUG_CURRENT_LSIG_VALUE_SHIFT  8
#define PMB_WLAN_TIMERS_DEBUG_CURRENT_LSIG_VALUE_SIGNED 0

/* Register WLAN_TIMERS_VIRTUAL_BUSY_STATUS (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_VIRTUAL_BUSY_STATUS     0x01AC
#define ABS_PMB_WLAN_TIMERS_VIRTUAL_BUSY_STATUS 0xA50229ACUL

#define PMB_WLAN_TIMERS_VIRTUAL_BUSY_MASK       0x00000001UL
#define PMB_WLAN_TIMERS_VIRTUAL_BUSY_WIDTH      1
#define PMB_WLAN_TIMERS_VIRTUAL_BUSY_SHIFT      0
#define PMB_WLAN_TIMERS_VIRTUAL_BUSY_SIGNED     0

/* Register WLAN_TIMERS_ACK_INT_STATUS (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_ACK_INT_STATUS        0x01B0
#define ABS_PMB_WLAN_TIMERS_ACK_INT_STATUS    0xA50229B0UL

#define PMB_WLAN_TIMERS_ACK_INT_STATUS_MASK   0x00000003UL
#define PMB_WLAN_TIMERS_ACK_INT_STATUS_WIDTH  2
#define PMB_WLAN_TIMERS_ACK_INT_STATUS_SHIFT  0
#define PMB_WLAN_TIMERS_ACK_INT_STATUS_SIGNED 0

/* Register WLAN_TIMERS_SLOT_STATUS (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_SLOT_STATUS                           0x01B4
#define ABS_PMB_WLAN_TIMERS_SLOT_STATUS                       0xA50229B4UL

#define PMB_WLAN_TIMERS_DEBUG_CURRENT_SLOT_COUNT_VALUE_MASK   0x0000003FUL
#define PMB_WLAN_TIMERS_DEBUG_CURRENT_SLOT_COUNT_VALUE_WIDTH  6
#define PMB_WLAN_TIMERS_DEBUG_CURRENT_SLOT_COUNT_VALUE_SHIFT  0
#define PMB_WLAN_TIMERS_DEBUG_CURRENT_SLOT_COUNT_VALUE_SIGNED 0

/* Register WLAN_TIMERS_ACK_INT_EN (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_ACK_INT_EN        0x01B8
#define ABS_PMB_WLAN_TIMERS_ACK_INT_EN    0xA50229B8UL

#define PMB_WLAN_TIMERS_ACK_INT_EN_MASK   0x00000003UL
#define PMB_WLAN_TIMERS_ACK_INT_EN_WIDTH  2
#define PMB_WLAN_TIMERS_ACK_INT_EN_SHIFT  0
#define PMB_WLAN_TIMERS_ACK_INT_EN_SIGNED 0

/* Register WLAN_TIMERS_ACK_INT_CLEAR (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_ACK_INT_CLEAR        0x01BC
#define ABS_PMB_WLAN_TIMERS_ACK_INT_CLEAR    0xA50229BCUL

#define PMB_WLAN_TIMERS_ACK_INT_CLEAR_MASK   0x00000003UL
#define PMB_WLAN_TIMERS_ACK_INT_CLEAR_WIDTH  2
#define PMB_WLAN_TIMERS_ACK_INT_CLEAR_SHIFT  0
#define PMB_WLAN_TIMERS_ACK_INT_CLEAR_SIGNED 0

/* Register WLAN_TIMERS_PSMP_INT_STATUS (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PSMP_INT_STATUS        0x01C0
#define ABS_PMB_WLAN_TIMERS_PSMP_INT_STATUS    0xA50229C0UL

#define PMB_WLAN_TIMERS_PSMP_INT_STATUS_MASK   0x00000003UL
#define PMB_WLAN_TIMERS_PSMP_INT_STATUS_WIDTH  2
#define PMB_WLAN_TIMERS_PSMP_INT_STATUS_SHIFT  0
#define PMB_WLAN_TIMERS_PSMP_INT_STATUS_SIGNED 0

/* Register WLAN_TIMERS_PSMP_INT_EN (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PSMP_INT_EN        0x01C4
#define ABS_PMB_WLAN_TIMERS_PSMP_INT_EN    0xA50229C4UL

#define PMB_WLAN_TIMERS_PSMP_INT_EN_MASK   0x00000003UL
#define PMB_WLAN_TIMERS_PSMP_INT_EN_WIDTH  2
#define PMB_WLAN_TIMERS_PSMP_INT_EN_SHIFT  0
#define PMB_WLAN_TIMERS_PSMP_INT_EN_SIGNED 0

/* Register WLAN_TIMERS_PSMP_INT_CLEAR (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PSMP_INT_CLEAR        0x01C8
#define ABS_PMB_WLAN_TIMERS_PSMP_INT_CLEAR    0xA50229C8UL

#define PMB_WLAN_TIMERS_PSMP_INT_CLEAR_MASK   0x00000003UL
#define PMB_WLAN_TIMERS_PSMP_INT_CLEAR_WIDTH  2
#define PMB_WLAN_TIMERS_PSMP_INT_CLEAR_SHIFT  0
#define PMB_WLAN_TIMERS_PSMP_INT_CLEAR_SIGNED 0

/* Register WLAN_TIMERS_EDCA_INT_STATUS (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_INT_STATUS          0x01D0
#define ABS_PMB_WLAN_TIMERS_EDCA_INT_STATUS      0xA50229D0UL

#define PMB_WLAN_TIMERS_AC0_INT_STATUS_MASK      0x00000001UL
#define PMB_WLAN_TIMERS_AC0_INT_STATUS_WIDTH     1
#define PMB_WLAN_TIMERS_AC0_INT_STATUS_SHIFT     0
#define PMB_WLAN_TIMERS_AC0_INT_STATUS_SIGNED    0

#define PMB_WLAN_TIMERS_AC1_INT_STATUS_MASK      0x00000002UL
#define PMB_WLAN_TIMERS_AC1_INT_STATUS_WIDTH     1
#define PMB_WLAN_TIMERS_AC1_INT_STATUS_SHIFT     1
#define PMB_WLAN_TIMERS_AC1_INT_STATUS_SIGNED    0

#define PMB_WLAN_TIMERS_AC2_INT_STATUS_MASK      0x00000004UL
#define PMB_WLAN_TIMERS_AC2_INT_STATUS_WIDTH     1
#define PMB_WLAN_TIMERS_AC2_INT_STATUS_SHIFT     2
#define PMB_WLAN_TIMERS_AC2_INT_STATUS_SIGNED    0

#define PMB_WLAN_TIMERS_AC3_INT_STATUS_MASK      0x00000008UL
#define PMB_WLAN_TIMERS_AC3_INT_STATUS_WIDTH     1
#define PMB_WLAN_TIMERS_AC3_INT_STATUS_SHIFT     3
#define PMB_WLAN_TIMERS_AC3_INT_STATUS_SIGNED    0

#define PMB_WLAN_TIMERS_BEACON_INT_STATUS_MASK   0x00000010UL
#define PMB_WLAN_TIMERS_BEACON_INT_STATUS_WIDTH  1
#define PMB_WLAN_TIMERS_BEACON_INT_STATUS_SHIFT  4
#define PMB_WLAN_TIMERS_BEACON_INT_STATUS_SIGNED 0

/* Register WLAN_TIMERS_EDCA_INT_EN (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_INT_EN          0x01D4
#define ABS_PMB_WLAN_TIMERS_EDCA_INT_EN      0xA50229D4UL

#define PMB_WLAN_TIMERS_AC0_INT_EN_MASK      0x00000001UL
#define PMB_WLAN_TIMERS_AC0_INT_EN_WIDTH     1
#define PMB_WLAN_TIMERS_AC0_INT_EN_SHIFT     0
#define PMB_WLAN_TIMERS_AC0_INT_EN_SIGNED    0

#define PMB_WLAN_TIMERS_AC1_INT_EN_MASK      0x00000002UL
#define PMB_WLAN_TIMERS_AC1_INT_EN_WIDTH     1
#define PMB_WLAN_TIMERS_AC1_INT_EN_SHIFT     1
#define PMB_WLAN_TIMERS_AC1_INT_EN_SIGNED    0

#define PMB_WLAN_TIMERS_AC2_INT_EN_MASK      0x00000004UL
#define PMB_WLAN_TIMERS_AC2_INT_EN_WIDTH     1
#define PMB_WLAN_TIMERS_AC2_INT_EN_SHIFT     2
#define PMB_WLAN_TIMERS_AC2_INT_EN_SIGNED    0

#define PMB_WLAN_TIMERS_AC3_INT_EN_MASK      0x00000008UL
#define PMB_WLAN_TIMERS_AC3_INT_EN_WIDTH     1
#define PMB_WLAN_TIMERS_AC3_INT_EN_SHIFT     3
#define PMB_WLAN_TIMERS_AC3_INT_EN_SIGNED    0

#define PMB_WLAN_TIMERS_BEACON_INT_EN_MASK   0x00000010UL
#define PMB_WLAN_TIMERS_BEACON_INT_EN_WIDTH  1
#define PMB_WLAN_TIMERS_BEACON_INT_EN_SHIFT  4
#define PMB_WLAN_TIMERS_BEACON_INT_EN_SIGNED 0

/* Register WLAN_TIMERS_EDCA_INT_CLEAR (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_INT_CLEAR          0x01D8
#define ABS_PMB_WLAN_TIMERS_EDCA_INT_CLEAR      0xA50229D8UL

#define PMB_WLAN_TIMERS_AC0_INT_CLEAR_MASK      0x00000001UL
#define PMB_WLAN_TIMERS_AC0_INT_CLEAR_WIDTH     1
#define PMB_WLAN_TIMERS_AC0_INT_CLEAR_SHIFT     0
#define PMB_WLAN_TIMERS_AC0_INT_CLEAR_SIGNED    0

#define PMB_WLAN_TIMERS_AC1_INT_CLEAR_MASK      0x00000002UL
#define PMB_WLAN_TIMERS_AC1_INT_CLEAR_WIDTH     1
#define PMB_WLAN_TIMERS_AC1_INT_CLEAR_SHIFT     1
#define PMB_WLAN_TIMERS_AC1_INT_CLEAR_SIGNED    0

#define PMB_WLAN_TIMERS_AC2_INT_CLEAR_MASK      0x00000004UL
#define PMB_WLAN_TIMERS_AC2_INT_CLEAR_WIDTH     1
#define PMB_WLAN_TIMERS_AC2_INT_CLEAR_SHIFT     2
#define PMB_WLAN_TIMERS_AC2_INT_CLEAR_SIGNED    0

#define PMB_WLAN_TIMERS_AC3_INT_CLEAR_MASK      0x00000008UL
#define PMB_WLAN_TIMERS_AC3_INT_CLEAR_WIDTH     1
#define PMB_WLAN_TIMERS_AC3_INT_CLEAR_SHIFT     3
#define PMB_WLAN_TIMERS_AC3_INT_CLEAR_SIGNED    0

#define PMB_WLAN_TIMERS_BEACON_INT_CLEAR_MASK   0x00000010UL
#define PMB_WLAN_TIMERS_BEACON_INT_CLEAR_WIDTH  1
#define PMB_WLAN_TIMERS_BEACON_INT_CLEAR_SHIFT  4
#define PMB_WLAN_TIMERS_BEACON_INT_CLEAR_SIGNED 0

/* Register WLAN_TIMERS_EDCA_FSM_STATE (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_FSM_STATE                0x01DC
#define ABS_PMB_WLAN_TIMERS_EDCA_FSM_STATE            0xA50229DCUL

#define PMB_WLAN_TIMERS_EDCA_FSM_CURRENT_STATE_MASK   0x0000007FUL
#define PMB_WLAN_TIMERS_EDCA_FSM_CURRENT_STATE_WIDTH  7
#define PMB_WLAN_TIMERS_EDCA_FSM_CURRENT_STATE_SHIFT  0
#define PMB_WLAN_TIMERS_EDCA_FSM_CURRENT_STATE_SIGNED 0

/* Register WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC0 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC0     0x01E0
#define ABS_PMB_WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC0 0xA50229E0UL

#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC0_MASK              0x00000001UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC0_WIDTH             1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC0_SHIFT             0
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC0_SIGNED            0

#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC0_MASK            0x00000002UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC0_WIDTH           1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC0_SHIFT           1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC0_SIGNED          0

#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC0_MASK       0x0003FF00UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC0_WIDTH      10
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC0_SHIFT      8
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC0_SIGNED     0

/* Register WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC1 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC1     0x01E4
#define ABS_PMB_WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC1 0xA50229E4UL

#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC1_MASK              0x00000001UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC1_WIDTH             1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC1_SHIFT             0
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC1_SIGNED            0

#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC1_MASK            0x00000002UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC1_WIDTH           1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC1_SHIFT           1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC1_SIGNED          0

#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC1_MASK       0x0003FF00UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC1_WIDTH      10
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC1_SHIFT      8
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC1_SIGNED     0

/* Register WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC2 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC2     0x01E8
#define ABS_PMB_WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC2 0xA50229E8UL

#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC2_MASK              0x00000001UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC2_WIDTH             1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC2_SHIFT             0
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC2_SIGNED            0

#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC2_MASK            0x00000002UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC2_WIDTH           1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC2_SHIFT           1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC2_SIGNED          0

#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC2_MASK       0x0003FF00UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC2_WIDTH      10
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC2_SHIFT      8
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC2_SIGNED     0

/* Register WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC3 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC3     0x01EC
#define ABS_PMB_WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC3 0xA50229ECUL

#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC3_MASK              0x00000001UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC3_WIDTH             1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC3_SHIFT             0
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_AC3_SIGNED            0

#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC3_MASK            0x00000002UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC3_WIDTH           1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC3_SHIFT           1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_AC3_SIGNED          0

#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC3_MASK       0x0003FF00UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC3_WIDTH      10
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC3_SHIFT      8
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_AC3_SIGNED     0

/* Register WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_BCN (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_BCN     0x01F0
#define ABS_PMB_WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_BCN 0xA50229F0UL

#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_BCN_MASK              0x00000001UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_BCN_WIDTH             1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_BCN_SHIFT             0
#define PMB_WLAN_TIMERS_DEBUG_DIFS_COMP_EXPIRY_BCN_SIGNED            0

#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_BCN_MASK            0x00000002UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_BCN_WIDTH           1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_BCN_SHIFT           1
#define PMB_WLAN_TIMERS_DEBUG_DIFS_RESET_ON_SIFS_BCN_SIGNED          0

#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_BCN_MASK       0x0003FF00UL
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_BCN_WIDTH      10
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_BCN_SHIFT      8
#define PMB_WLAN_TIMERS_DEBUG_DIFS_VALUE_BEFORE_RESET_BCN_SIGNED     0

/* Register WLAN_TIMERS_EDCA_DEBUG_SLOT_COUNTER (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_EDCA_DEBUG_SLOT_COUNTER                     0x01F4
#define ABS_PMB_WLAN_TIMERS_EDCA_DEBUG_SLOT_COUNTER                 0xA50229F4UL

#define PMB_WLAN_TIMERS_DEBUG_CURRENT_SLOT_COUNT_EXPIRY_MASK        0x00000FFFUL
#define PMB_WLAN_TIMERS_DEBUG_CURRENT_SLOT_COUNT_EXPIRY_WIDTH       12
#define PMB_WLAN_TIMERS_DEBUG_CURRENT_SLOT_COUNT_EXPIRY_SHIFT       0
#define PMB_WLAN_TIMERS_DEBUG_CURRENT_SLOT_COUNT_EXPIRY_SIGNED      0

#define PMB_WLAN_TIMERS_DEBUG_CURRENT_SLOT_COUNT_COMP_EXPIRY_MASK   0x00FFF000UL
#define PMB_WLAN_TIMERS_DEBUG_CURRENT_SLOT_COUNT_COMP_EXPIRY_WIDTH  12
#define PMB_WLAN_TIMERS_DEBUG_CURRENT_SLOT_COUNT_COMP_EXPIRY_SHIFT  12
#define PMB_WLAN_TIMERS_DEBUG_CURRENT_SLOT_COUNT_COMP_EXPIRY_SIGNED 0

/* Register WLAN_TIMERS_PRIM_CCA20_ELAPSED_TIME (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PRIM_CCA20_ELAPSED_TIME        0x01F8
#define ABS_PMB_WLAN_TIMERS_PRIM_CCA20_ELAPSED_TIME    0xA50229F8UL

#define PMB_WLAN_TIMERS_PRIM_CCA20_ELAPSED_TIME_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_PRIM_CCA20_ELAPSED_TIME_WIDTH  24
#define PMB_WLAN_TIMERS_PRIM_CCA20_ELAPSED_TIME_SHIFT  0
#define PMB_WLAN_TIMERS_PRIM_CCA20_ELAPSED_TIME_SIGNED 0

/* Register WLAN_TIMERS_SEC_CCA20_ELAPSED_TIME (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_SEC_CCA20_ELAPSED_TIME        0x01FC
#define ABS_PMB_WLAN_TIMERS_SEC_CCA20_ELAPSED_TIME    0xA50229FCUL

#define PMB_WLAN_TIMERS_SEC_CCA20_ELAPSED_TIME_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_SEC_CCA20_ELAPSED_TIME_WIDTH  24
#define PMB_WLAN_TIMERS_SEC_CCA20_ELAPSED_TIME_SHIFT  0
#define PMB_WLAN_TIMERS_SEC_CCA20_ELAPSED_TIME_SIGNED 0

/* Register WLAN_TIMERS_SEC_CCA40_ELAPSED_TIME (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_SEC_CCA40_ELAPSED_TIME        0x0200
#define ABS_PMB_WLAN_TIMERS_SEC_CCA40_ELAPSED_TIME    0xA5022A00UL

#define PMB_WLAN_TIMERS_SEC_CCA40_ELAPSED_TIME_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_SEC_CCA40_ELAPSED_TIME_WIDTH  24
#define PMB_WLAN_TIMERS_SEC_CCA40_ELAPSED_TIME_SHIFT  0
#define PMB_WLAN_TIMERS_SEC_CCA40_ELAPSED_TIME_SIGNED 0

/* Register WLAN_TIMERS_TIM64_2_LSB (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_2_LSB              0x0204
#define ABS_PMB_WLAN_TIMERS_TIM64_2_LSB          0xA5022A04UL

#define PMB_WLAN_TIMERS_INIT_TIMER_2_23_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER_2_23_0_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER_2_23_0_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER_2_23_0_SIGNED 0

/* Register WLAN_TIMERS_TIM64_2_MIDSB (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_2_MIDSB             0x0208
#define ABS_PMB_WLAN_TIMERS_TIM64_2_MIDSB         0xA5022A08UL

#define PMB_WLAN_TIMERS_INIT_TIMER_2_47_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER_2_47_24_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER_2_47_24_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER_2_47_24_SIGNED 0

/* Register WLAN_TIMERS_TIM64_2_MSB (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_2_MSB               0x020C
#define ABS_PMB_WLAN_TIMERS_TIM64_2_MSB           0xA5022A0CUL

#define PMB_WLAN_TIMERS_INIT_TIMER_2_63_48_MASK   0x0000FFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER_2_63_48_WIDTH  16
#define PMB_WLAN_TIMERS_INIT_TIMER_2_63_48_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER_2_63_48_SIGNED 0

/* Register WLAN_TIMERS_TIM64_2_CTRL (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_2_CTRL                   0x0210
#define ABS_PMB_WLAN_TIMERS_TIM64_2_CTRL               0xA5022A10UL

#define PMB_WLAN_TIMERS_TSF2_ENABLE_MASK               0x00000001UL
#define PMB_WLAN_TIMERS_TSF2_ENABLE_WIDTH              1
#define PMB_WLAN_TIMERS_TSF2_ENABLE_SHIFT              0
#define PMB_WLAN_TIMERS_TSF2_ENABLE_SIGNED             0

#define PMB_WLAN_TIMERS_TSF2_LOAD_TIMER_MASK           0x00000002UL
#define PMB_WLAN_TIMERS_TSF2_LOAD_TIMER_WIDTH          1
#define PMB_WLAN_TIMERS_TSF2_LOAD_TIMER_SHIFT          1
#define PMB_WLAN_TIMERS_TSF2_LOAD_TIMER_SIGNED         0

#define PMB_WLAN_TIMERS_TSF2_READ_CURRENT_MASK         0x00000004UL
#define PMB_WLAN_TIMERS_TSF2_READ_CURRENT_WIDTH        1
#define PMB_WLAN_TIMERS_TSF2_READ_CURRENT_SHIFT        2
#define PMB_WLAN_TIMERS_TSF2_READ_CURRENT_SIGNED       0

#define PMB_WLAN_TIMERS_TSF2_DEBUG_READ_CURRENT_MASK   0x00000008UL
#define PMB_WLAN_TIMERS_TSF2_DEBUG_READ_CURRENT_WIDTH  1
#define PMB_WLAN_TIMERS_TSF2_DEBUG_READ_CURRENT_SHIFT  3
#define PMB_WLAN_TIMERS_TSF2_DEBUG_READ_CURRENT_SIGNED 0

/* Register WLAN_TIMERS_TIM64_3_LSB (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_3_LSB              0x0214
#define ABS_PMB_WLAN_TIMERS_TIM64_3_LSB          0xA5022A14UL

#define PMB_WLAN_TIMERS_INIT_TIMER_3_23_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER_3_23_0_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER_3_23_0_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER_3_23_0_SIGNED 0

/* Register WLAN_TIMERS_TIM64_3_MIDSB (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_3_MIDSB             0x0218
#define ABS_PMB_WLAN_TIMERS_TIM64_3_MIDSB         0xA5022A18UL

#define PMB_WLAN_TIMERS_INIT_TIMER_3_47_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER_3_47_24_WIDTH  24
#define PMB_WLAN_TIMERS_INIT_TIMER_3_47_24_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER_3_47_24_SIGNED 0

/* Register WLAN_TIMERS_TIM64_3_MSB (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_3_MSB               0x021C
#define ABS_PMB_WLAN_TIMERS_TIM64_3_MSB           0xA5022A1CUL

#define PMB_WLAN_TIMERS_INIT_TIMER_3_63_48_MASK   0x0000FFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER_3_63_48_WIDTH  16
#define PMB_WLAN_TIMERS_INIT_TIMER_3_63_48_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER_3_63_48_SIGNED 0

/* Register WLAN_TIMERS_TIM64_3_CTRL (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_TIM64_3_CTRL                   0x0220
#define ABS_PMB_WLAN_TIMERS_TIM64_3_CTRL               0xA5022A20UL

#define PMB_WLAN_TIMERS_TSF3_ENABLE_MASK               0x00000001UL
#define PMB_WLAN_TIMERS_TSF3_ENABLE_WIDTH              1
#define PMB_WLAN_TIMERS_TSF3_ENABLE_SHIFT              0
#define PMB_WLAN_TIMERS_TSF3_ENABLE_SIGNED             0

#define PMB_WLAN_TIMERS_TSF3_LOAD_TIMER_MASK           0x00000002UL
#define PMB_WLAN_TIMERS_TSF3_LOAD_TIMER_WIDTH          1
#define PMB_WLAN_TIMERS_TSF3_LOAD_TIMER_SHIFT          1
#define PMB_WLAN_TIMERS_TSF3_LOAD_TIMER_SIGNED         0

#define PMB_WLAN_TIMERS_TSF3_READ_CURRENT_MASK         0x00000004UL
#define PMB_WLAN_TIMERS_TSF3_READ_CURRENT_WIDTH        1
#define PMB_WLAN_TIMERS_TSF3_READ_CURRENT_SHIFT        2
#define PMB_WLAN_TIMERS_TSF3_READ_CURRENT_SIGNED       0

#define PMB_WLAN_TIMERS_TSF3_DEBUG_READ_CURRENT_MASK   0x00000008UL
#define PMB_WLAN_TIMERS_TSF3_DEBUG_READ_CURRENT_WIDTH  1
#define PMB_WLAN_TIMERS_TSF3_DEBUG_READ_CURRENT_SHIFT  3
#define PMB_WLAN_TIMERS_TSF3_DEBUG_READ_CURRENT_SIGNED 0

/* Register WLAN_TIMER_AC0_COMMAND_REG (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC0_COMMAND_REG        0x0224
#define ABS_PMB_WLAN_TIMERS_WLAN_TIMER_AC0_COMMAND_REG    0xA5022A24UL

#define PMB_WLAN_TIMERS_WLAN_TIMER_AC0_COMMAND_REG_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC0_COMMAND_REG_WIDTH  24
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC0_COMMAND_REG_SHIFT  0
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC0_COMMAND_REG_SIGNED 0

/* Register WLAN_TIMER_AC1_COMMAND_REG (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC1_COMMAND_REG        0x0228
#define ABS_PMB_WLAN_TIMERS_WLAN_TIMER_AC1_COMMAND_REG    0xA5022A28UL

#define PMB_WLAN_TIMERS_WLAN_TIMER_AC1_COMMAND_REG_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC1_COMMAND_REG_WIDTH  24
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC1_COMMAND_REG_SHIFT  0
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC1_COMMAND_REG_SIGNED 0

/* Register WLAN_TIMER_AC2_COMMAND_REG (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC2_COMMAND_REG        0x022C
#define ABS_PMB_WLAN_TIMERS_WLAN_TIMER_AC2_COMMAND_REG    0xA5022A2CUL

#define PMB_WLAN_TIMERS_WLAN_TIMER_AC2_COMMAND_REG_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC2_COMMAND_REG_WIDTH  24
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC2_COMMAND_REG_SHIFT  0
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC2_COMMAND_REG_SIGNED 0

/* Register WLAN_TIMER_AC3_COMMAND_REG (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC3_COMMAND_REG        0x0230
#define ABS_PMB_WLAN_TIMERS_WLAN_TIMER_AC3_COMMAND_REG    0xA5022A30UL

#define PMB_WLAN_TIMERS_WLAN_TIMER_AC3_COMMAND_REG_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC3_COMMAND_REG_WIDTH  24
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC3_COMMAND_REG_SHIFT  0
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC3_COMMAND_REG_SIGNED 0

/* Register WLAN_TIMER_AC4_COMMAND_REG (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC4_COMMAND_REG        0x0234
#define ABS_PMB_WLAN_TIMERS_WLAN_TIMER_AC4_COMMAND_REG    0xA5022A34UL

#define PMB_WLAN_TIMERS_WLAN_TIMER_AC4_COMMAND_REG_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC4_COMMAND_REG_WIDTH  24
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC4_COMMAND_REG_SHIFT  0
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC4_COMMAND_REG_SIGNED 0

/* Register WLAN_TIMER_AC_CTRL_REG (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_CTRL_REG        0x0238
#define ABS_PMB_WLAN_TIMERS_WLAN_TIMER_AC_CTRL_REG    0xA5022A38UL

#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_CTRL_REG_MASK   0x000000FFUL
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_CTRL_REG_WIDTH  8
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_CTRL_REG_SHIFT  0
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_CTRL_REG_SIGNED 0

/* Register WLAN_TIMER_AC_CTRL_SELECT_REG (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_CTRL_SELECT_REG        0x023C
#define ABS_PMB_WLAN_TIMERS_WLAN_TIMER_AC_CTRL_SELECT_REG    0xA5022A3CUL

#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_CTRL_SELECT_REG_MASK   0x000000FFUL
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_CTRL_SELECT_REG_WIDTH  8
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_CTRL_SELECT_REG_SHIFT  0
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_CTRL_SELECT_REG_SIGNED 0

/* Register WLAN_TIMER_AC_SELECT_COMMAND_REG (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_SELECT_COMMAND_REG        0x0240
#define ABS_PMB_WLAN_TIMERS_WLAN_TIMER_AC_SELECT_COMMAND_REG    0xA5022A40UL

#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_SELECT_COMMAND_REG_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_SELECT_COMMAND_REG_WIDTH  24
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_SELECT_COMMAND_REG_SHIFT  0
#define PMB_WLAN_TIMERS_WLAN_TIMER_AC_SELECT_COMMAND_REG_SIGNED 0

/* Register WLAN_DEPARSER_CONFIG_00 (PMR_WLAN_DEPARSER) */
#define PMB_WLAN_DEPARSER_CONFIG_00     0x0000
#define ABS_PMB_WLAN_DEPARSER_CONFIG_00 0xA5022C00UL

#define PMB_CONFIG_NUM_STREAMS_MASK     0x00000007UL
#define PMB_CONFIG_NUM_STREAMS_WIDTH    3
#define PMB_CONFIG_NUM_STREAMS_SHIFT    0
#define PMB_CONFIG_NUM_STREAMS_SIGNED   0

/* Register WLAN_DEPARSER_CONFIG_01 (PMR_WLAN_DEPARSER) */
#define PMB_WLAN_DEPARSER_CONFIG_01     0x0004
#define ABS_PMB_WLAN_DEPARSER_CONFIG_01 0xA5022C04UL

#define PMB_CONFIG_NUM_DECODERS_MASK    0x00000003UL
#define PMB_CONFIG_NUM_DECODERS_WIDTH   2
#define PMB_CONFIG_NUM_DECODERS_SHIFT   0
#define PMB_CONFIG_NUM_DECODERS_SIGNED  0

/* Register WLAN_DEPARSER_CONFIG_02 (PMR_WLAN_DEPARSER) */
#define PMB_WLAN_DEPARSER_CONFIG_02        0x0008
#define ABS_PMB_WLAN_DEPARSER_CONFIG_02    0xA5022C08UL

#define PMB_CONFIG_NUM_SUB_CARRIERS_MASK   0x000001FFUL
#define PMB_CONFIG_NUM_SUB_CARRIERS_WIDTH  9
#define PMB_CONFIG_NUM_SUB_CARRIERS_SHIFT  0
#define PMB_CONFIG_NUM_SUB_CARRIERS_SIGNED 0

/* Register WLAN_DEPARSER_CONFIG_04 (PMR_WLAN_DEPARSER) */
#define PMB_WLAN_DEPARSER_CONFIG_04              0x0010
#define ABS_PMB_WLAN_DEPARSER_CONFIG_04          0xA5022C10UL

#define PMB_CONFIG_STREAM_0_CONSTELLATION_MASK   0x00000007UL
#define PMB_CONFIG_STREAM_0_CONSTELLATION_WIDTH  3
#define PMB_CONFIG_STREAM_0_CONSTELLATION_SHIFT  0
#define PMB_CONFIG_STREAM_0_CONSTELLATION_SIGNED 0

#define PMB_CONFIG_STREAM_1_CONSTELLATION_MASK   0x00000700UL
#define PMB_CONFIG_STREAM_1_CONSTELLATION_WIDTH  3
#define PMB_CONFIG_STREAM_1_CONSTELLATION_SHIFT  8
#define PMB_CONFIG_STREAM_1_CONSTELLATION_SIGNED 0

#define PMB_CONFIG_STREAM_2_CONSTELLATION_MASK   0x00070000UL
#define PMB_CONFIG_STREAM_2_CONSTELLATION_WIDTH  3
#define PMB_CONFIG_STREAM_2_CONSTELLATION_SHIFT  16
#define PMB_CONFIG_STREAM_2_CONSTELLATION_SIGNED 0

/* Register WLAN_DEPARSER_CONFIG_05 (PMR_WLAN_DEPARSER) */
#define PMB_WLAN_DEPARSER_CONFIG_05              0x0014
#define ABS_PMB_WLAN_DEPARSER_CONFIG_05          0xA5022C14UL

#define PMB_CONFIG_STREAM_3_CONSTELLATION_MASK   0x00000007UL
#define PMB_CONFIG_STREAM_3_CONSTELLATION_WIDTH  3
#define PMB_CONFIG_STREAM_3_CONSTELLATION_SHIFT  0
#define PMB_CONFIG_STREAM_3_CONSTELLATION_SIGNED 0

/* Register WLAN_DEPARSER_CONFIG_08 (PMR_WLAN_DEPARSER) */
#define PMB_WLAN_DEPARSER_CONFIG_08            0x0020
#define ABS_PMB_WLAN_DEPARSER_CONFIG_08        0xA5022C20UL

#define PMB_CONFIG_STBC_MODE_MASK              0x00000001UL
#define PMB_CONFIG_STBC_MODE_WIDTH             1
#define PMB_CONFIG_STBC_MODE_SHIFT             0
#define PMB_CONFIG_STBC_MODE_SIGNED            0

#define PMB_CONFIG_DCM_DROP_LAST_SAMPLE_MASK   0x00000002UL
#define PMB_CONFIG_DCM_DROP_LAST_SAMPLE_WIDTH  1
#define PMB_CONFIG_DCM_DROP_LAST_SAMPLE_SHIFT  1
#define PMB_CONFIG_DCM_DROP_LAST_SAMPLE_SIGNED 0

#define PMB_CONFIG_DCM_RU_SIZE_INDEX_MASK      0x00000004UL
#define PMB_CONFIG_DCM_RU_SIZE_INDEX_WIDTH     1
#define PMB_CONFIG_DCM_RU_SIZE_INDEX_SHIFT     2
#define PMB_CONFIG_DCM_RU_SIZE_INDEX_SIGNED    0

/* Register WLAN_DEPARSER_OUTPUT_PACKER_NUM_LLRS_LSBS (PMR_WLAN_DEPARSER) */
#define PMB_WLAN_DEPARSER_OUTPUT_PACKER_NUM_LLRS_LSBS     0x0024
#define ABS_PMB_WLAN_DEPARSER_OUTPUT_PACKER_NUM_LLRS_LSBS 0xA5022C24UL

#define PMB_CONFIG_OUTPUT_PACKER_NUM_LLRS_LSBS_MASK       0x00FFFFFFUL
#define PMB_CONFIG_OUTPUT_PACKER_NUM_LLRS_LSBS_WIDTH      24
#define PMB_CONFIG_OUTPUT_PACKER_NUM_LLRS_LSBS_SHIFT      0
#define PMB_CONFIG_OUTPUT_PACKER_NUM_LLRS_LSBS_SIGNED     0

/* Register WLAN_DEPARSER_OUTPUT_PACKER_NUM_LLRS_MSBS (PMR_WLAN_DEPARSER) */
#define PMB_WLAN_DEPARSER_OUTPUT_PACKER_NUM_LLRS_MSBS     0x0028
#define ABS_PMB_WLAN_DEPARSER_OUTPUT_PACKER_NUM_LLRS_MSBS 0xA5022C28UL

#define PMB_CONFIG_OUTPUT_PACKER_NUM_LLRS_MSBS_MASK       0x00000FFFUL
#define PMB_CONFIG_OUTPUT_PACKER_NUM_LLRS_MSBS_WIDTH      12
#define PMB_CONFIG_OUTPUT_PACKER_NUM_LLRS_MSBS_SHIFT      0
#define PMB_CONFIG_OUTPUT_PACKER_NUM_LLRS_MSBS_SIGNED     0

/* Register WLAN_DEPARSER_TBUS_DATA_PBUS_DISCARD (PMR_WLAN_DEPARSER) */
#define PMB_WLAN_DEPARSER_TBUS_DATA_PBUS_DISCARD     0x00AC
#define ABS_PMB_WLAN_DEPARSER_TBUS_DATA_PBUS_DISCARD 0xA5022CACUL

#define PMB_TBUS_DECODER0_PBUS_DISCARD_MASK          0x00000001UL
#define PMB_TBUS_DECODER0_PBUS_DISCARD_WIDTH         1
#define PMB_TBUS_DECODER0_PBUS_DISCARD_SHIFT         0
#define PMB_TBUS_DECODER0_PBUS_DISCARD_SIGNED        0

#define PMB_TBUS_DECODER1_PBUS_DISCARD_MASK          0x00000002UL
#define PMB_TBUS_DECODER1_PBUS_DISCARD_WIDTH         1
#define PMB_TBUS_DECODER1_PBUS_DISCARD_SHIFT         1
#define PMB_TBUS_DECODER1_PBUS_DISCARD_SIGNED        0

/* Register WLAN_DEPARSER_SW_RESET (PMR_WLAN_DEPARSER) */
#define PMB_WLAN_DEPARSER_SW_RESET     0x01F0
#define ABS_PMB_WLAN_DEPARSER_SW_RESET 0xA5022DF0UL

#define PMB_SW_RESET_MASK              0x00800000UL
#define PMB_SW_RESET_WIDTH             1
#define PMB_SW_RESET_SHIFT             23
#define PMB_SW_RESET_SIGNED            0

/* Register WLAN_DEPARSER_CORE_ID_REG (PMR_WLAN_DEPARSER) */
#define PMB_WLAN_DEPARSER_CORE_ID_REG               0x01F8
#define ABS_PMB_WLAN_DEPARSER_CORE_ID_REG           0xA5022DF8UL

#define PMB_WLAN_DEPARSER_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_WLAN_DEPARSER_CORE_CONFIGURATION_WIDTH  8
#define PMB_WLAN_DEPARSER_CORE_CONFIGURATION_SHIFT  0
#define PMB_WLAN_DEPARSER_CORE_CONFIGURATION_SIGNED 0

#define PMB_WLAN_DEPARSER_CORE_ID_MASK              0x0000FF00UL
#define PMB_WLAN_DEPARSER_CORE_ID_WIDTH             8
#define PMB_WLAN_DEPARSER_CORE_ID_SHIFT             8
#define PMB_WLAN_DEPARSER_CORE_ID_SIGNED            0

#define PMB_WLAN_DEPARSER_GROUP_ID_MASK             0x00FF0000UL
#define PMB_WLAN_DEPARSER_GROUP_ID_WIDTH            8
#define PMB_WLAN_DEPARSER_GROUP_ID_SHIFT            16
#define PMB_WLAN_DEPARSER_GROUP_ID_SIGNED           0

/* Register WLAN_DEPARSER_CORE_REVISION_REG (PMR_WLAN_DEPARSER) */
#define PMB_WLAN_DEPARSER_CORE_REVISION_REG      0x01FC
#define ABS_PMB_WLAN_DEPARSER_CORE_REVISION_REG  0xA5022DFCUL

#define PMB_WLAN_DEPARSER_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_WLAN_DEPARSER_MAINTENANCE_REV_WIDTH  8
#define PMB_WLAN_DEPARSER_MAINTENANCE_REV_SHIFT  0
#define PMB_WLAN_DEPARSER_MAINTENANCE_REV_SIGNED 0

#define PMB_WLAN_DEPARSER_MINOR_REV_MASK         0x0000FF00UL
#define PMB_WLAN_DEPARSER_MINOR_REV_WIDTH        8
#define PMB_WLAN_DEPARSER_MINOR_REV_SHIFT        8
#define PMB_WLAN_DEPARSER_MINOR_REV_SIGNED       0

#define PMB_WLAN_DEPARSER_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_WLAN_DEPARSER_MAJOR_REV_WIDTH        8
#define PMB_WLAN_DEPARSER_MAJOR_REV_SHIFT        16
#define PMB_WLAN_DEPARSER_MAJOR_REV_SIGNED       0

/* Register WLAN_RXP_RESET (PMR_WLAN_RXP) */
#define PMB_WLAN_RXP_RESET                         0x0000
#define ABS_PMB_WLAN_RXP_RESET                     0xA5022E00UL

#define PMB_WLAN_RXP_PULSED_SOFTWARE_RESET_MASK    0x00000001UL
#define PMB_WLAN_RXP_PULSED_SOFTWARE_RESET_WIDTH   1
#define PMB_WLAN_RXP_PULSED_SOFTWARE_RESET_SHIFT   0
#define PMB_WLAN_RXP_PULSED_SOFTWARE_RESET_SIGNED  0

#define PMB_WLAN_RXP_LATCHED_SOFTWARE_RESET_MASK   0x00000002UL
#define PMB_WLAN_RXP_LATCHED_SOFTWARE_RESET_WIDTH  1
#define PMB_WLAN_RXP_LATCHED_SOFTWARE_RESET_SHIFT  1
#define PMB_WLAN_RXP_LATCHED_SOFTWARE_RESET_SIGNED 0

#define PMB_WLAN_RXP_STATS_COUNTERS_RESET_MASK     0x00000004UL
#define PMB_WLAN_RXP_STATS_COUNTERS_RESET_WIDTH    1
#define PMB_WLAN_RXP_STATS_COUNTERS_RESET_SHIFT    2
#define PMB_WLAN_RXP_STATS_COUNTERS_RESET_SIGNED   0

/* Register WLAN_RXP_CONFIG (PMR_WLAN_RXP) */
#define PMB_WLAN_RXP_CONFIG                               0x0004
#define ABS_PMB_WLAN_RXP_CONFIG                           0xA5022E04UL

#define PMB_WLAN_RXP_CONFIG_USE_RM_TAIL_BITS_MASK         0x00000008UL
#define PMB_WLAN_RXP_CONFIG_USE_RM_TAIL_BITS_WIDTH        1
#define PMB_WLAN_RXP_CONFIG_USE_RM_TAIL_BITS_SHIFT        3
#define PMB_WLAN_RXP_CONFIG_USE_RM_TAIL_BITS_SIGNED       0

#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_1_MASK      0x00000010UL
#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_1_WIDTH     1
#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_1_SHIFT     4
#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_1_SIGNED    0

#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_2_MASK      0x00000020UL
#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_2_WIDTH     1
#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_2_SHIFT     5
#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_2_SIGNED    0

#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_3_MASK      0x00000040UL
#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_3_WIDTH     1
#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_3_SHIFT     6
#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_3_SIGNED    0

#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_4_MASK      0x00000080UL
#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_4_WIDTH     1
#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_4_SHIFT     7
#define PMB_WLAN_RXP_CONFIG_BIT_DEINTERLEAVER_4_SIGNED    0

#define PMB_WLAN_RXP_CONFIG_STREAM_DEPARSER_OUTPUT_MASK   0x00001000UL
#define PMB_WLAN_RXP_CONFIG_STREAM_DEPARSER_OUTPUT_WIDTH  1
#define PMB_WLAN_RXP_CONFIG_STREAM_DEPARSER_OUTPUT_SHIFT  12
#define PMB_WLAN_RXP_CONFIG_STREAM_DEPARSER_OUTPUT_SIGNED 0

#define PMB_WLAN_RXP_CONFIG_RXP_11B_MASK                  0x00010000UL
#define PMB_WLAN_RXP_CONFIG_RXP_11B_WIDTH                 1
#define PMB_WLAN_RXP_CONFIG_RXP_11B_SHIFT                 16
#define PMB_WLAN_RXP_CONFIG_RXP_11B_SIGNED                0

#define PMB_WLAN_RXP_CONFIG_MIMO_CHANNEL_MATRIX_MASK      0x00020000UL
#define PMB_WLAN_RXP_CONFIG_MIMO_CHANNEL_MATRIX_WIDTH     1
#define PMB_WLAN_RXP_CONFIG_MIMO_CHANNEL_MATRIX_SHIFT     17
#define PMB_WLAN_RXP_CONFIG_MIMO_CHANNEL_MATRIX_SIGNED    0

#define PMB_WLAN_RXP_CONFIG_PHY_OUTPUT_MASK               0x000C0000UL
#define PMB_WLAN_RXP_CONFIG_PHY_OUTPUT_WIDTH              2
#define PMB_WLAN_RXP_CONFIG_PHY_OUTPUT_SHIFT              18
#define PMB_WLAN_RXP_CONFIG_PHY_OUTPUT_SIGNED             0

#define PMB_WLAN_RXP_CONFIG_DESCRAMBLER_ENABLED_MASK      0x00100000UL
#define PMB_WLAN_RXP_CONFIG_DESCRAMBLER_ENABLED_WIDTH     1
#define PMB_WLAN_RXP_CONFIG_DESCRAMBLER_ENABLED_SHIFT     20
#define PMB_WLAN_RXP_CONFIG_DESCRAMBLER_ENABLED_SIGNED    0

#define PMB_WLAN_RXP_DISABLE_PHY_RESET_MASK               0x00200000UL
#define PMB_WLAN_RXP_DISABLE_PHY_RESET_WIDTH              1
#define PMB_WLAN_RXP_DISABLE_PHY_RESET_SHIFT              21
#define PMB_WLAN_RXP_DISABLE_PHY_RESET_SIGNED             0

#define PMB_WLAN_RXP_RXVECTOR_ENABLED_MASK                0x00400000UL
#define PMB_WLAN_RXP_RXVECTOR_ENABLED_WIDTH               1
#define PMB_WLAN_RXP_RXVECTOR_ENABLED_SHIFT               22
#define PMB_WLAN_RXP_RXVECTOR_ENABLED_SIGNED              0

#define PMB_WLAN_RXP_CONFIG_AUTOMATIC_MASK                0x00800000UL
#define PMB_WLAN_RXP_CONFIG_AUTOMATIC_WIDTH               1
#define PMB_WLAN_RXP_CONFIG_AUTOMATIC_SHIFT               23
#define PMB_WLAN_RXP_CONFIG_AUTOMATIC_SIGNED              0

/* Register WLAN_RXP_AUTO_CONFIG (PMR_WLAN_RXP) */
#define PMB_WLAN_RXP_AUTO_CONFIG                         0x0020
#define ABS_PMB_WLAN_RXP_AUTO_CONFIG                     0xA5022E20UL

#define PMB_WLAN_RXP_AUTO_CONFIG_DSSS_OFDM_MASK          0x00000001UL
#define PMB_WLAN_RXP_AUTO_CONFIG_DSSS_OFDM_WIDTH         1
#define PMB_WLAN_RXP_AUTO_CONFIG_DSSS_OFDM_SHIFT         0
#define PMB_WLAN_RXP_AUTO_CONFIG_DSSS_OFDM_SIGNED        0

#define PMB_WLAN_RXP_AUTO_CONFIG_FRAME_FORMAT_MASK       0x0000000EUL
#define PMB_WLAN_RXP_AUTO_CONFIG_FRAME_FORMAT_WIDTH      3
#define PMB_WLAN_RXP_AUTO_CONFIG_FRAME_FORMAT_SHIFT      1
#define PMB_WLAN_RXP_AUTO_CONFIG_FRAME_FORMAT_SIGNED     0

#define PMB_WLAN_RXP_AUTO_CONFIG_SIGNAL_BANDWIDTH_MASK   0x00000010UL
#define PMB_WLAN_RXP_AUTO_CONFIG_SIGNAL_BANDWIDTH_WIDTH  1
#define PMB_WLAN_RXP_AUTO_CONFIG_SIGNAL_BANDWIDTH_SHIFT  4
#define PMB_WLAN_RXP_AUTO_CONFIG_SIGNAL_BANDWIDTH_SIGNED 0

#define PMB_WLAN_RXP_AUTO_CONFIG_DCM_MASK                0x00000020UL
#define PMB_WLAN_RXP_AUTO_CONFIG_DCM_WIDTH               1
#define PMB_WLAN_RXP_AUTO_CONFIG_DCM_SHIFT               5
#define PMB_WLAN_RXP_AUTO_CONFIG_DCM_SIGNED              0

#define PMB_WLAN_RXP_AUTO_CONFIG_MCS_MASK                0x00000F00UL
#define PMB_WLAN_RXP_AUTO_CONFIG_MCS_WIDTH               4
#define PMB_WLAN_RXP_AUTO_CONFIG_MCS_SHIFT               8
#define PMB_WLAN_RXP_AUTO_CONFIG_MCS_SIGNED              0

#define PMB_WLAN_RXP_AUTO_CONFIG_FEC_TYPE_MASK           0x00001000UL
#define PMB_WLAN_RXP_AUTO_CONFIG_FEC_TYPE_WIDTH          1
#define PMB_WLAN_RXP_AUTO_CONFIG_FEC_TYPE_SHIFT          12
#define PMB_WLAN_RXP_AUTO_CONFIG_FEC_TYPE_SIGNED         0

#define PMB_WLAN_RXP_AUTO_CONFIG_STBC_MASK               0x00002000UL
#define PMB_WLAN_RXP_AUTO_CONFIG_STBC_WIDTH              1
#define PMB_WLAN_RXP_AUTO_CONFIG_STBC_SHIFT              13
#define PMB_WLAN_RXP_AUTO_CONFIG_STBC_SIGNED             0

#define PMB_WLAN_RXP_AUTO_CONFIG_DESCRAMBLER_MASK        0x00004000UL
#define PMB_WLAN_RXP_AUTO_CONFIG_DESCRAMBLER_WIDTH       1
#define PMB_WLAN_RXP_AUTO_CONFIG_DESCRAMBLER_SHIFT       14
#define PMB_WLAN_RXP_AUTO_CONFIG_DESCRAMBLER_SIGNED      0

#define PMB_WLAN_RXP_AUTO_CONFIG_CM_LOADED_MASK          0x00008000UL
#define PMB_WLAN_RXP_AUTO_CONFIG_CM_LOADED_WIDTH         1
#define PMB_WLAN_RXP_AUTO_CONFIG_CM_LOADED_SHIFT         15
#define PMB_WLAN_RXP_AUTO_CONFIG_CM_LOADED_SIGNED        0

#define PMB_WLAN_RXP_AUTO_CONFIG_DEC_FIELD_MASK          0x00010000UL
#define PMB_WLAN_RXP_AUTO_CONFIG_DEC_FIELD_WIDTH         1
#define PMB_WLAN_RXP_AUTO_CONFIG_DEC_FIELD_SHIFT         16
#define PMB_WLAN_RXP_AUTO_CONFIG_DEC_FIELD_SIGNED        0

#define PMB_WLAN_RXP_AUTO_CONFIG_RU_MASK                 0x00FE0000UL
#define PMB_WLAN_RXP_AUTO_CONFIG_RU_WIDTH                7
#define PMB_WLAN_RXP_AUTO_CONFIG_RU_SHIFT                17
#define PMB_WLAN_RXP_AUTO_CONFIG_RU_SIGNED               0

/* Register WLAN_RXP_AUTO_CONFIG_1 (PMR_WLAN_RXP) */
#define PMB_WLAN_RXP_AUTO_CONFIG_1                       0x0024
#define ABS_PMB_WLAN_RXP_AUTO_CONFIG_1                   0xA5022E24UL

#define PMB_WLAN_RXP_AUTO_CONFIG_MIMO_SYMBOLS_INT_MASK   0x000003FFUL
#define PMB_WLAN_RXP_AUTO_CONFIG_MIMO_SYMBOLS_INT_WIDTH  10
#define PMB_WLAN_RXP_AUTO_CONFIG_MIMO_SYMBOLS_INT_SHIFT  0
#define PMB_WLAN_RXP_AUTO_CONFIG_MIMO_SYMBOLS_INT_SIGNED 0

/* Register WLAN_RXP_AUTO_CONFIG_2 (PMR_WLAN_RXP) */
#define PMB_WLAN_RXP_AUTO_CONFIG_2                     0x0028
#define ABS_PMB_WLAN_RXP_AUTO_CONFIG_2                 0xA5022E28UL

#define PMB_WLAN_RXP_AUTO_CONFIG_NUM_CODED_BITS_MASK   0x00FFFFFFUL
#define PMB_WLAN_RXP_AUTO_CONFIG_NUM_CODED_BITS_WIDTH  24
#define PMB_WLAN_RXP_AUTO_CONFIG_NUM_CODED_BITS_SHIFT  0
#define PMB_WLAN_RXP_AUTO_CONFIG_NUM_CODED_BITS_SIGNED 0

/* Register WLAN_RXP_AUTO_CONFIG_3 (PMR_WLAN_RXP) */
#define PMB_WLAN_RXP_AUTO_CONFIG_3                   0x002C
#define ABS_PMB_WLAN_RXP_AUTO_CONFIG_3               0xA5022E2CUL

#define PMB_WLAN_RXP_AUTO_CONFIG_NUM_OFDM_SYM_MASK   0x00FFFFFFUL
#define PMB_WLAN_RXP_AUTO_CONFIG_NUM_OFDM_SYM_WIDTH  24
#define PMB_WLAN_RXP_AUTO_CONFIG_NUM_OFDM_SYM_SHIFT  0
#define PMB_WLAN_RXP_AUTO_CONFIG_NUM_OFDM_SYM_SIGNED 0

/* Register WLAN_RXP_STATS_COUNTER_0 (PMR_WLAN_RXP) */
#define PMB_WLAN_RXP_STATS_COUNTER_0            0x0050
#define ABS_PMB_WLAN_RXP_STATS_COUNTER_0        0xA5022E50UL

#define PMB_WLAN_RXP_GENERATED_EOP_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RXP_GENERATED_EOP_COUNT_WIDTH  24
#define PMB_WLAN_RXP_GENERATED_EOP_COUNT_SHIFT  0
#define PMB_WLAN_RXP_GENERATED_EOP_COUNT_SIGNED 0

/* Register WLAN_RXP_OUTPACK_TBUS_DATA_PBUS_DISCARD (PMR_WLAN_RXP) */
#define PMB_WLAN_RXP_OUTPACK_TBUS_DATA_PBUS_DISCARD           0x0064
#define ABS_PMB_WLAN_RXP_OUTPACK_TBUS_DATA_PBUS_DISCARD       0xA5022E64UL

#define PMB_WLAN_RXP_OUTPACK_TBUS_STREAM0_PBUS_DISCARD_MASK   0x00000001UL
#define PMB_WLAN_RXP_OUTPACK_TBUS_STREAM0_PBUS_DISCARD_WIDTH  1
#define PMB_WLAN_RXP_OUTPACK_TBUS_STREAM0_PBUS_DISCARD_SHIFT  0
#define PMB_WLAN_RXP_OUTPACK_TBUS_STREAM0_PBUS_DISCARD_SIGNED 0

#define PMB_WLAN_RXP_OUTPACK_TBUS_STREAM1_PBUS_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_RXP_OUTPACK_TBUS_STREAM1_PBUS_DISCARD_WIDTH  1
#define PMB_WLAN_RXP_OUTPACK_TBUS_STREAM1_PBUS_DISCARD_SHIFT  1
#define PMB_WLAN_RXP_OUTPACK_TBUS_STREAM1_PBUS_DISCARD_SIGNED 0

/* Register WLAN_RXP_11B_RESET (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_RESET                         0x0000
#define ABS_PMB_WLAN_RXP_11B_RESET                     0xA5022F00UL

#define PMB_WLAN_RXP_11B_PULSED_SOFTWARE_RESET_MASK    0x00000001UL
#define PMB_WLAN_RXP_11B_PULSED_SOFTWARE_RESET_WIDTH   1
#define PMB_WLAN_RXP_11B_PULSED_SOFTWARE_RESET_SHIFT   0
#define PMB_WLAN_RXP_11B_PULSED_SOFTWARE_RESET_SIGNED  0

#define PMB_WLAN_RXP_11B_LATCHED_SOFTWARE_RESET_MASK   0x00000002UL
#define PMB_WLAN_RXP_11B_LATCHED_SOFTWARE_RESET_WIDTH  1
#define PMB_WLAN_RXP_11B_LATCHED_SOFTWARE_RESET_SHIFT  1
#define PMB_WLAN_RXP_11B_LATCHED_SOFTWARE_RESET_SIGNED 0

#define PMB_WLAN_RXP_11B_STATS_COUNTERS_RESET_MASK     0x00000004UL
#define PMB_WLAN_RXP_11B_STATS_COUNTERS_RESET_WIDTH    1
#define PMB_WLAN_RXP_11B_STATS_COUNTERS_RESET_SHIFT    2
#define PMB_WLAN_RXP_11B_STATS_COUNTERS_RESET_SIGNED   0

/* Register WLAN_RXP_11B_DGC_CONTROL (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_DGC_CONTROL               0x0004
#define ABS_PMB_WLAN_RXP_11B_DGC_CONTROL           0xA5022F04UL

#define PMB_WLAN_RXP_11B_DGC_GAIN_COMP_ENA_MASK    0x00000001UL
#define PMB_WLAN_RXP_11B_DGC_GAIN_COMP_ENA_WIDTH   1
#define PMB_WLAN_RXP_11B_DGC_GAIN_COMP_ENA_SHIFT   0
#define PMB_WLAN_RXP_11B_DGC_GAIN_COMP_ENA_SIGNED  0

#define PMB_WLAN_RXP_11B_DGC_TARGET_POWER_MASK     0x000001FEUL
#define PMB_WLAN_RXP_11B_DGC_TARGET_POWER_WIDTH    8
#define PMB_WLAN_RXP_11B_DGC_TARGET_POWER_SHIFT    1
#define PMB_WLAN_RXP_11B_DGC_TARGET_POWER_SIGNED   0

#define PMB_WLAN_RXP_11B_CCA_CONTROL_DIS_MASK      0x00000200UL
#define PMB_WLAN_RXP_11B_CCA_CONTROL_DIS_WIDTH     1
#define PMB_WLAN_RXP_11B_CCA_CONTROL_DIS_SHIFT     9
#define PMB_WLAN_RXP_11B_CCA_CONTROL_DIS_SIGNED    0

#define PMB_WLAN_RXP_11B_CORE_CLK_FREQ_MHZ_MASK    0x0003FC00UL
#define PMB_WLAN_RXP_11B_CORE_CLK_FREQ_MHZ_WIDTH   8
#define PMB_WLAN_RXP_11B_CORE_CLK_FREQ_MHZ_SHIFT   10
#define PMB_WLAN_RXP_11B_CORE_CLK_FREQ_MHZ_SIGNED  0

#define PMB_WLAN_RXP_11B_DC_OFFSET_COMP_ENA_MASK   0x00040000UL
#define PMB_WLAN_RXP_11B_DC_OFFSET_COMP_ENA_WIDTH  1
#define PMB_WLAN_RXP_11B_DC_OFFSET_COMP_ENA_SHIFT  18
#define PMB_WLAN_RXP_11B_DC_OFFSET_COMP_ENA_SIGNED 0

#define PMB_WLAN_RXP_11B_SETTLE_SAMP_LENGTH_MASK   0x00080000UL
#define PMB_WLAN_RXP_11B_SETTLE_SAMP_LENGTH_WIDTH  1
#define PMB_WLAN_RXP_11B_SETTLE_SAMP_LENGTH_SHIFT  19
#define PMB_WLAN_RXP_11B_SETTLE_SAMP_LENGTH_SIGNED 0

#define PMB_WLAN_RXP_11B_DC_EST_SAMP_LENGTH_MASK   0x00300000UL
#define PMB_WLAN_RXP_11B_DC_EST_SAMP_LENGTH_WIDTH  2
#define PMB_WLAN_RXP_11B_DC_EST_SAMP_LENGTH_SHIFT  20
#define PMB_WLAN_RXP_11B_DC_EST_SAMP_LENGTH_SIGNED 0

/* Register WLAN_RXP_11B_SFS_CONTROL (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_SFS_CONTROL               0x0008
#define ABS_PMB_WLAN_RXP_11B_SFS_CONTROL           0xA5022F08UL

#define PMB_WLAN_RXP_11B_SFS_SEARCH_LENGTH_MASK    0x0000000FUL
#define PMB_WLAN_RXP_11B_SFS_SEARCH_LENGTH_WIDTH   4
#define PMB_WLAN_RXP_11B_SFS_SEARCH_LENGTH_SHIFT   0
#define PMB_WLAN_RXP_11B_SFS_SEARCH_LENGTH_SIGNED  0

#define PMB_WLAN_RXP_11B_SFS_HIGH_THRESHOLD_MASK   0x000001F0UL
#define PMB_WLAN_RXP_11B_SFS_HIGH_THRESHOLD_WIDTH  5
#define PMB_WLAN_RXP_11B_SFS_HIGH_THRESHOLD_SHIFT  4
#define PMB_WLAN_RXP_11B_SFS_HIGH_THRESHOLD_SIGNED 0

#define PMB_WLAN_RXP_11B_SFS_MID_THRESHOLD_MASK    0x00003E00UL
#define PMB_WLAN_RXP_11B_SFS_MID_THRESHOLD_WIDTH   5
#define PMB_WLAN_RXP_11B_SFS_MID_THRESHOLD_SHIFT   9
#define PMB_WLAN_RXP_11B_SFS_MID_THRESHOLD_SIGNED  0

#define PMB_WLAN_RXP_11B_SFS_MID_WIN_LENGTH_MASK   0x0001C000UL
#define PMB_WLAN_RXP_11B_SFS_MID_WIN_LENGTH_WIDTH  3
#define PMB_WLAN_RXP_11B_SFS_MID_WIN_LENGTH_SHIFT  14
#define PMB_WLAN_RXP_11B_SFS_MID_WIN_LENGTH_SIGNED 0

#define PMB_WLAN_RXP_11B_SFS_MID_RUN_LENGTH_MASK   0x000E0000UL
#define PMB_WLAN_RXP_11B_SFS_MID_RUN_LENGTH_WIDTH  3
#define PMB_WLAN_RXP_11B_SFS_MID_RUN_LENGTH_SHIFT  17
#define PMB_WLAN_RXP_11B_SFS_MID_RUN_LENGTH_SIGNED 0

/* Register WLAN_RXP_11B_CFO_CONTROL (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_CFO_CONTROL              0x000C
#define ABS_PMB_WLAN_RXP_11B_CFO_CONTROL          0xA5022F0CUL

#define PMB_WLAN_RXP_11B_CFO_CICO_CORR_LEN_MASK   0x0000000FUL
#define PMB_WLAN_RXP_11B_CFO_CICO_CORR_LEN_WIDTH  4
#define PMB_WLAN_RXP_11B_CFO_CICO_CORR_LEN_SHIFT  0
#define PMB_WLAN_RXP_11B_CFO_CICO_CORR_LEN_SIGNED 0

#define PMB_WLAN_RXP_11B_CFO_CICO_CORR_LAG_MASK   0x00000070UL
#define PMB_WLAN_RXP_11B_CFO_CICO_CORR_LAG_WIDTH  3
#define PMB_WLAN_RXP_11B_CFO_CICO_CORR_LAG_SHIFT  4
#define PMB_WLAN_RXP_11B_CFO_CICO_CORR_LAG_SIGNED 0

#define PMB_WLAN_RXP_11B_CFO_FICO_CORR_LEN_MASK   0x00000780UL
#define PMB_WLAN_RXP_11B_CFO_FICO_CORR_LEN_WIDTH  4
#define PMB_WLAN_RXP_11B_CFO_FICO_CORR_LEN_SHIFT  7
#define PMB_WLAN_RXP_11B_CFO_FICO_CORR_LEN_SIGNED 0

#define PMB_WLAN_RXP_11B_CFO_FICO_CORR_LAG_MASK   0x00003800UL
#define PMB_WLAN_RXP_11B_CFO_FICO_CORR_LAG_WIDTH  3
#define PMB_WLAN_RXP_11B_CFO_FICO_CORR_LAG_SHIFT  11
#define PMB_WLAN_RXP_11B_CFO_FICO_CORR_LAG_SIGNED 0

/* Register WLAN_RXP_11B_CFO_STATUS_0 (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_CFO_STATUS_0           0x0010
#define ABS_PMB_WLAN_RXP_11B_CFO_STATUS_0       0xA5022F10UL

#define PMB_WLAN_RXP_11B_CFO_CICO_OFFSET_MASK   0x0000FFFFUL
#define PMB_WLAN_RXP_11B_CFO_CICO_OFFSET_WIDTH  16
#define PMB_WLAN_RXP_11B_CFO_CICO_OFFSET_SHIFT  0
#define PMB_WLAN_RXP_11B_CFO_CICO_OFFSET_SIGNED 0

/* Register WLAN_RXP_11B_CFO_STATUS_1 (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_CFO_STATUS_1           0x0014
#define ABS_PMB_WLAN_RXP_11B_CFO_STATUS_1       0xA5022F14UL

#define PMB_WLAN_RXP_11B_CFO_FICO_OFFSET_MASK   0x0000FFFFUL
#define PMB_WLAN_RXP_11B_CFO_FICO_OFFSET_WIDTH  16
#define PMB_WLAN_RXP_11B_CFO_FICO_OFFSET_SHIFT  0
#define PMB_WLAN_RXP_11B_CFO_FICO_OFFSET_SIGNED 0

/* Register WLAN_RXP_11B_TTR_CONTROL (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_TTR_CONTROL              0x0018
#define ABS_PMB_WLAN_RXP_11B_TTR_CONTROL          0xA5022F18UL

#define PMB_WLAN_RXP_11B_TTR_PPM_CONV_FACT_MASK   0x0000FFFFUL
#define PMB_WLAN_RXP_11B_TTR_PPM_CONV_FACT_WIDTH  16
#define PMB_WLAN_RXP_11B_TTR_PPM_CONV_FACT_SHIFT  0
#define PMB_WLAN_RXP_11B_TTR_PPM_CONV_FACT_SIGNED 0

#define PMB_WLAN_RXP_11B_TTR_LOOP_DISABLE_MASK    0x00010000UL
#define PMB_WLAN_RXP_11B_TTR_LOOP_DISABLE_WIDTH   1
#define PMB_WLAN_RXP_11B_TTR_LOOP_DISABLE_SHIFT   16
#define PMB_WLAN_RXP_11B_TTR_LOOP_DISABLE_SIGNED  0

/* Register WLAN_RXP_11B_DSS_CONTROL (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_DSS_CONTROL               0x001C
#define ABS_PMB_WLAN_RXP_11B_DSS_CONTROL           0xA5022F1CUL

#define PMB_WLAN_RXP_11B_DSS_BACKUP_SAMPLES_MASK   0x0000001FUL
#define PMB_WLAN_RXP_11B_DSS_BACKUP_SAMPLES_WIDTH  5
#define PMB_WLAN_RXP_11B_DSS_BACKUP_SAMPLES_SHIFT  0
#define PMB_WLAN_RXP_11B_DSS_BACKUP_SAMPLES_SIGNED 0

#define PMB_WLAN_RXP_11B_DSS_EQUALISE_DELAY_MASK   0x000001E0UL
#define PMB_WLAN_RXP_11B_DSS_EQUALISE_DELAY_WIDTH  4
#define PMB_WLAN_RXP_11B_DSS_EQUALISE_DELAY_SHIFT  5
#define PMB_WLAN_RXP_11B_DSS_EQUALISE_DELAY_SIGNED 0

/* Register WLAN_RXP_11B_CMF_CONTROL (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_CMF_CONTROL              0x0020
#define ABS_PMB_WLAN_RXP_11B_CMF_CONTROL          0xA5022F20UL

#define PMB_WLAN_RXP_11B_CMF_CHAN_EST_TAPS_MASK   0x0000001FUL
#define PMB_WLAN_RXP_11B_CMF_CHAN_EST_TAPS_WIDTH  5
#define PMB_WLAN_RXP_11B_CMF_CHAN_EST_TAPS_SHIFT  0
#define PMB_WLAN_RXP_11B_CMF_CHAN_EST_TAPS_SIGNED 0

#define PMB_WLAN_RXP_11B_CMF_ACC_MAX_SHIFT_MASK   0x000000E0UL
#define PMB_WLAN_RXP_11B_CMF_ACC_MAX_SHIFT_WIDTH  3
#define PMB_WLAN_RXP_11B_CMF_ACC_MAX_SHIFT_SHIFT  5
#define PMB_WLAN_RXP_11B_CMF_ACC_MAX_SHIFT_SIGNED 0

/* Register WLAN_RXP_11B_DFE_CONTROL_0 (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_DFE_CONTROL_0             0x0024
#define ABS_PMB_WLAN_RXP_11B_DFE_CONTROL_0         0xA5022F24UL

#define PMB_WLAN_RXP_11B_DFE_DOWNSAMP_PHASE_MASK   0x00000001UL
#define PMB_WLAN_RXP_11B_DFE_DOWNSAMP_PHASE_WIDTH  1
#define PMB_WLAN_RXP_11B_DFE_DOWNSAMP_PHASE_SHIFT  0
#define PMB_WLAN_RXP_11B_DFE_DOWNSAMP_PHASE_SIGNED 0

#define PMB_WLAN_RXP_11B_DFE_ADAPTIVE_DELAY_MASK   0x0000001EUL
#define PMB_WLAN_RXP_11B_DFE_ADAPTIVE_DELAY_WIDTH  4
#define PMB_WLAN_RXP_11B_DFE_ADAPTIVE_DELAY_SHIFT  1
#define PMB_WLAN_RXP_11B_DFE_ADAPTIVE_DELAY_SIGNED 0

#define PMB_WLAN_RXP_11B_DFE_FBF_DISABLE_MASK      0x00000020UL
#define PMB_WLAN_RXP_11B_DFE_FBF_DISABLE_WIDTH     1
#define PMB_WLAN_RXP_11B_DFE_FBF_DISABLE_SHIFT     5
#define PMB_WLAN_RXP_11B_DFE_FBF_DISABLE_SIGNED    0

#define PMB_WLAN_RXP_11B_DFE_FBF_INIT_DELAY_MASK   0x000003C0UL
#define PMB_WLAN_RXP_11B_DFE_FBF_INIT_DELAY_WIDTH  4
#define PMB_WLAN_RXP_11B_DFE_FBF_INIT_DELAY_SHIFT  6
#define PMB_WLAN_RXP_11B_DFE_FBF_INIT_DELAY_SIGNED 0

/* Register WLAN_RXP_11B_DFE_CONTROL_1 (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_DFE_CONTROL_1             0x0028
#define ABS_PMB_WLAN_RXP_11B_DFE_CONTROL_1         0xA5022F28UL

#define PMB_WLAN_RXP_11B_DFE_GEAR_SHIFT_SYM_MASK   0x000000FFUL
#define PMB_WLAN_RXP_11B_DFE_GEAR_SHIFT_SYM_WIDTH  8
#define PMB_WLAN_RXP_11B_DFE_GEAR_SHIFT_SYM_SHIFT  0
#define PMB_WLAN_RXP_11B_DFE_GEAR_SHIFT_SYM_SIGNED 0

#define PMB_WLAN_RXP_11B_DFE_FFF_STEP_SHF_0_MASK   0x00000F00UL
#define PMB_WLAN_RXP_11B_DFE_FFF_STEP_SHF_0_WIDTH  4
#define PMB_WLAN_RXP_11B_DFE_FFF_STEP_SHF_0_SHIFT  8
#define PMB_WLAN_RXP_11B_DFE_FFF_STEP_SHF_0_SIGNED 0

#define PMB_WLAN_RXP_11B_DFE_FFF_STEP_SHF_1_MASK   0x0000F000UL
#define PMB_WLAN_RXP_11B_DFE_FFF_STEP_SHF_1_WIDTH  4
#define PMB_WLAN_RXP_11B_DFE_FFF_STEP_SHF_1_SHIFT  12
#define PMB_WLAN_RXP_11B_DFE_FFF_STEP_SHF_1_SIGNED 0

#define PMB_WLAN_RXP_11B_DFE_FBF_STEP_SHF_0_MASK   0x000F0000UL
#define PMB_WLAN_RXP_11B_DFE_FBF_STEP_SHF_0_WIDTH  4
#define PMB_WLAN_RXP_11B_DFE_FBF_STEP_SHF_0_SHIFT  16
#define PMB_WLAN_RXP_11B_DFE_FBF_STEP_SHF_0_SIGNED 0

#define PMB_WLAN_RXP_11B_DFE_FBF_STEP_SHF_1_MASK   0x00F00000UL
#define PMB_WLAN_RXP_11B_DFE_FBF_STEP_SHF_1_WIDTH  4
#define PMB_WLAN_RXP_11B_DFE_FBF_STEP_SHF_1_SHIFT  20
#define PMB_WLAN_RXP_11B_DFE_FBF_STEP_SHF_1_SIGNED 0

/* Register WLAN_RXP_11B_CTR_CONTROL_0 (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_CTR_CONTROL_0           0x002C
#define ABS_PMB_WLAN_RXP_11B_CTR_CONTROL_0       0xA5022F2CUL

#define PMB_WLAN_RXP_11B_CTR_TRK_LOOP_ENA_MASK   0x00000001UL
#define PMB_WLAN_RXP_11B_CTR_TRK_LOOP_ENA_WIDTH  1
#define PMB_WLAN_RXP_11B_CTR_TRK_LOOP_ENA_SHIFT  0
#define PMB_WLAN_RXP_11B_CTR_TRK_LOOP_ENA_SIGNED 0

#define PMB_WLAN_RXP_11B_CTR_TRK_ACQ_NSYM_MASK   0x000001FEUL
#define PMB_WLAN_RXP_11B_CTR_TRK_ACQ_NSYM_WIDTH  8
#define PMB_WLAN_RXP_11B_CTR_TRK_ACQ_NSYM_SHIFT  1
#define PMB_WLAN_RXP_11B_CTR_TRK_ACQ_NSYM_SIGNED 0

/* Register WLAN_RXP_11B_CTR_CONTROL_1 (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_CTR_CONTROL_1             0x0030
#define ABS_PMB_WLAN_RXP_11B_CTR_CONTROL_1         0xA5022F30UL

#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1A_MANT_MASK   0x0000000FUL
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1A_MANT_WIDTH  4
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1A_MANT_SHIFT  0
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1A_MANT_SIGNED 0

#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1A_EXP_MASK    0x00000070UL
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1A_EXP_WIDTH   3
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1A_EXP_SHIFT   4
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1A_EXP_SIGNED  0

#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2A_MANT_MASK   0x00000780UL
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2A_MANT_WIDTH  4
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2A_MANT_SHIFT  7
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2A_MANT_SIGNED 0

#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2A_EXP_MASK    0x00007800UL
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2A_EXP_WIDTH   4
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2A_EXP_SHIFT   11
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2A_EXP_SIGNED  0

/* Register WLAN_RXP_11B_CTR_CONTROL_2 (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_CTR_CONTROL_2             0x0034
#define ABS_PMB_WLAN_RXP_11B_CTR_CONTROL_2         0xA5022F34UL

#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1T_MANT_MASK   0x0000000FUL
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1T_MANT_WIDTH  4
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1T_MANT_SHIFT  0
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1T_MANT_SIGNED 0

#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1T_EXP_MASK    0x00000070UL
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1T_EXP_WIDTH   3
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1T_EXP_SHIFT   4
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM1T_EXP_SIGNED  0

#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2T_MANT_MASK   0x00000780UL
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2T_MANT_WIDTH  4
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2T_MANT_SHIFT  7
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2T_MANT_SIGNED 0

#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2T_EXP_MASK    0x00007800UL
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2T_EXP_WIDTH   4
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2T_EXP_SHIFT   11
#define PMB_WLAN_RXP_11B_CTR_TRK_GAM2T_EXP_SIGNED  0

/* Register WLAN_RXP_11B_CTR_STATUS (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_CTR_STATUS              0x0038
#define ABS_PMB_WLAN_RXP_11B_CTR_STATUS          0xA5022F38UL

#define PMB_WLAN_RXP_11B_CTR_TRK_FREQ_ERR_MASK   0x0003FFFFUL
#define PMB_WLAN_RXP_11B_CTR_TRK_FREQ_ERR_WIDTH  18
#define PMB_WLAN_RXP_11B_CTR_TRK_FREQ_ERR_SHIFT  0
#define PMB_WLAN_RXP_11B_CTR_TRK_FREQ_ERR_SIGNED 0

/* Register WLAN_RXP_11B_EVM_STATUS (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_EVM_STATUS             0x003C
#define ABS_PMB_WLAN_RXP_11B_EVM_STATUS         0xA5022F3CUL

#define PMB_WLAN_RXP_11B_EVM_PREAMBLE_DB_MASK   0x000000FFUL
#define PMB_WLAN_RXP_11B_EVM_PREAMBLE_DB_WIDTH  8
#define PMB_WLAN_RXP_11B_EVM_PREAMBLE_DB_SHIFT  0
#define PMB_WLAN_RXP_11B_EVM_PREAMBLE_DB_SIGNED 0

#define PMB_WLAN_RXP_11B_EVM_PAYLOAD_DB_MASK    0x0000FF00UL
#define PMB_WLAN_RXP_11B_EVM_PAYLOAD_DB_WIDTH   8
#define PMB_WLAN_RXP_11B_EVM_PAYLOAD_DB_SHIFT   8
#define PMB_WLAN_RXP_11B_EVM_PAYLOAD_DB_SIGNED  0

/* Register WLAN_RXP_11B_PDC_STATUS (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_PDC_STATUS               0x0040
#define ABS_PMB_WLAN_RXP_11B_PDC_STATUS           0xA5022F40UL

#define PMB_WLAN_RXP_11B_PDC_PREAMBLE_MODE_MASK   0x00000001UL
#define PMB_WLAN_RXP_11B_PDC_PREAMBLE_MODE_WIDTH  1
#define PMB_WLAN_RXP_11B_PDC_PREAMBLE_MODE_SHIFT  0
#define PMB_WLAN_RXP_11B_PDC_PREAMBLE_MODE_SIGNED 0

#define PMB_WLAN_RXP_11B_PDC_MODULATE_RATE_MASK   0x00000006UL
#define PMB_WLAN_RXP_11B_PDC_MODULATE_RATE_WIDTH  2
#define PMB_WLAN_RXP_11B_PDC_MODULATE_RATE_SHIFT  1
#define PMB_WLAN_RXP_11B_PDC_MODULATE_RATE_SIGNED 0

#define PMB_WLAN_RXP_11B_PDC_PSDU_LENGTH_MASK     0x00007FF8UL
#define PMB_WLAN_RXP_11B_PDC_PSDU_LENGTH_WIDTH    12
#define PMB_WLAN_RXP_11B_PDC_PSDU_LENGTH_SHIFT    3
#define PMB_WLAN_RXP_11B_PDC_PSDU_LENGTH_SIGNED   0

/* Register WLAN_RXP_11B_GEN_STATUS (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_GEN_STATUS               0x0044
#define ABS_PMB_WLAN_RXP_11B_GEN_STATUS           0xA5022F44UL

#define PMB_WLAN_RXP_11B_SFS_FSYNC_FAIL_MASK      0x00000001UL
#define PMB_WLAN_RXP_11B_SFS_FSYNC_FAIL_WIDTH     1
#define PMB_WLAN_RXP_11B_SFS_FSYNC_FAIL_SHIFT     0
#define PMB_WLAN_RXP_11B_SFS_FSYNC_FAIL_SIGNED    0

#define PMB_WLAN_RXP_11B_PDC_SFD_FAIL_MASK        0x00000002UL
#define PMB_WLAN_RXP_11B_PDC_SFD_FAIL_WIDTH       1
#define PMB_WLAN_RXP_11B_PDC_SFD_FAIL_SHIFT       1
#define PMB_WLAN_RXP_11B_PDC_SFD_FAIL_SIGNED      0

#define PMB_WLAN_RXP_11B_PDC_RATE_FAIL_MASK       0x00000004UL
#define PMB_WLAN_RXP_11B_PDC_RATE_FAIL_WIDTH      1
#define PMB_WLAN_RXP_11B_PDC_RATE_FAIL_SHIFT      2
#define PMB_WLAN_RXP_11B_PDC_RATE_FAIL_SIGNED     0

#define PMB_WLAN_RXP_11B_PDC_CRC_FAIL_MASK        0x00000008UL
#define PMB_WLAN_RXP_11B_PDC_CRC_FAIL_WIDTH       1
#define PMB_WLAN_RXP_11B_PDC_CRC_FAIL_SHIFT       3
#define PMB_WLAN_RXP_11B_PDC_CRC_FAIL_SIGNED      0

#define PMB_WLAN_RXP_11B_SFS_SYNC_FOUND_MASK      0x00000010UL
#define PMB_WLAN_RXP_11B_SFS_SYNC_FOUND_WIDTH     1
#define PMB_WLAN_RXP_11B_SFS_SYNC_FOUND_SHIFT     4
#define PMB_WLAN_RXP_11B_SFS_SYNC_FOUND_SIGNED    0

#define PMB_WLAN_RXP_11B_CFO_ICO_EST_DONE_MASK    0x00000020UL
#define PMB_WLAN_RXP_11B_CFO_ICO_EST_DONE_WIDTH   1
#define PMB_WLAN_RXP_11B_CFO_ICO_EST_DONE_SHIFT   5
#define PMB_WLAN_RXP_11B_CFO_ICO_EST_DONE_SIGNED  0

#define PMB_WLAN_RXP_11B_PDC_SFD_DONE_MASK        0x00000040UL
#define PMB_WLAN_RXP_11B_PDC_SFD_DONE_WIDTH       1
#define PMB_WLAN_RXP_11B_PDC_SFD_DONE_SHIFT       6
#define PMB_WLAN_RXP_11B_PDC_SFD_DONE_SIGNED      0

#define PMB_WLAN_RXP_11B_PDC_PLCP_DONE_MASK       0x00000080UL
#define PMB_WLAN_RXP_11B_PDC_PLCP_DONE_WIDTH      1
#define PMB_WLAN_RXP_11B_PDC_PLCP_DONE_SHIFT      7
#define PMB_WLAN_RXP_11B_PDC_PLCP_DONE_SIGNED     0

#define PMB_WLAN_RXP_11B_PDC_PSDU_DONE_MASK       0x00000100UL
#define PMB_WLAN_RXP_11B_PDC_PSDU_DONE_WIDTH      1
#define PMB_WLAN_RXP_11B_PDC_PSDU_DONE_SHIFT      8
#define PMB_WLAN_RXP_11B_PDC_PSDU_DONE_SIGNED     0

#define PMB_WLAN_RXP_11B_CCA_TIMER_NONZERO_MASK   0x00000200UL
#define PMB_WLAN_RXP_11B_CCA_TIMER_NONZERO_WIDTH  1
#define PMB_WLAN_RXP_11B_CCA_TIMER_NONZERO_SHIFT  9
#define PMB_WLAN_RXP_11B_CCA_TIMER_NONZERO_SIGNED 0

/* Register WLAN_RXP_11B_GEN_CONTROL (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_GEN_CONTROL         0x0048
#define ABS_PMB_WLAN_RXP_11B_GEN_CONTROL     0xA5022F48UL

#define PMB_WLAN_RXP_11B_GENERATE_EOP_MASK   0x00000001UL
#define PMB_WLAN_RXP_11B_GENERATE_EOP_WIDTH  1
#define PMB_WLAN_RXP_11B_GENERATE_EOP_SHIFT  0
#define PMB_WLAN_RXP_11B_GENERATE_EOP_SIGNED 0

/* Register WLAN_RXP_11B_STATS_COUNTER_0 (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_STATS_COUNTER_0               0x004C
#define ABS_PMB_WLAN_RXP_11B_STATS_COUNTER_0           0xA5022F4CUL

#define PMB_WLAN_RXP_11B_CORRELATION_PASS_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RXP_11B_CORRELATION_PASS_COUNT_WIDTH  24
#define PMB_WLAN_RXP_11B_CORRELATION_PASS_COUNT_SHIFT  0
#define PMB_WLAN_RXP_11B_CORRELATION_PASS_COUNT_SIGNED 0

/* Register WLAN_RXP_11B_STATS_COUNTER_1 (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_STATS_COUNTER_1         0x0050
#define ABS_PMB_WLAN_RXP_11B_STATS_COUNTER_1     0xA5022F50UL

#define PMB_WLAN_RXP_11B_FSYNC_FAIL_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RXP_11B_FSYNC_FAIL_COUNT_WIDTH  24
#define PMB_WLAN_RXP_11B_FSYNC_FAIL_COUNT_SHIFT  0
#define PMB_WLAN_RXP_11B_FSYNC_FAIL_COUNT_SIGNED 0

/* Register WLAN_RXP_11B_STATS_COUNTER_2 (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_STATS_COUNTER_2       0x0054
#define ABS_PMB_WLAN_RXP_11B_STATS_COUNTER_2   0xA5022F54UL

#define PMB_WLAN_RXP_11B_SFD_FAIL_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RXP_11B_SFD_FAIL_COUNT_WIDTH  24
#define PMB_WLAN_RXP_11B_SFD_FAIL_COUNT_SHIFT  0
#define PMB_WLAN_RXP_11B_SFD_FAIL_COUNT_SIGNED 0

/* Register WLAN_RXP_11B_STATS_COUNTER_3 (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_STATS_COUNTER_3          0x0058
#define ABS_PMB_WLAN_RXP_11B_STATS_COUNTER_3      0xA5022F58UL

#define PMB_WLAN_RXP_11B_HEADER_FAIL_COUNT_MASK   0x00FFFFFFUL
#define PMB_WLAN_RXP_11B_HEADER_FAIL_COUNT_WIDTH  24
#define PMB_WLAN_RXP_11B_HEADER_FAIL_COUNT_SHIFT  0
#define PMB_WLAN_RXP_11B_HEADER_FAIL_COUNT_SIGNED 0

/* Register WLAN_RXP_11B_CONFIG (PMR_WLAN_RXP11B) */
#define PMB_WLAN_RXP_11B_CONFIG             0x005C
#define ABS_PMB_WLAN_RXP_11B_CONFIG         0xA5022F5CUL

#define PMB_WLAN_RXP_11B_CCK_SUPPORT_MASK   0x00000001UL
#define PMB_WLAN_RXP_11B_CCK_SUPPORT_WIDTH  1
#define PMB_WLAN_RXP_11B_CCK_SUPPORT_SHIFT  0
#define PMB_WLAN_RXP_11B_CCK_SUPPORT_SIGNED 0

/* Register WLAN_MIMO_DECODER_CAPABILITIES (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_CAPABILITIES     0x0000
#define ABS_PMB_WLAN_MIMO_DECODER_CAPABILITIES 0xA5023000UL

#define PMB_WLAN_MIMO_DECODER_MAX_RX_MASK      0x00000003UL
#define PMB_WLAN_MIMO_DECODER_MAX_RX_WIDTH     2
#define PMB_WLAN_MIMO_DECODER_MAX_RX_SHIFT     0
#define PMB_WLAN_MIMO_DECODER_MAX_RX_SIGNED    0

#define PMB_WLAN_MIMO_DECODER_MAX_SS_MASK      0x00000030UL
#define PMB_WLAN_MIMO_DECODER_MAX_SS_WIDTH     2
#define PMB_WLAN_MIMO_DECODER_MAX_SS_SHIFT     4
#define PMB_WLAN_MIMO_DECODER_MAX_SS_SIGNED    0

#define PMB_WLAN_MIMO_DECODER_MAX_SC_MASK      0x0001FF00UL
#define PMB_WLAN_MIMO_DECODER_MAX_SC_WIDTH     9
#define PMB_WLAN_MIMO_DECODER_MAX_SC_SHIFT     8
#define PMB_WLAN_MIMO_DECODER_MAX_SC_SIGNED    0

/* Register WLAN_MIMO_DECODER_RESET (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_RESET                         0x0004
#define ABS_PMB_WLAN_MIMO_DECODER_RESET                     0xA5023004UL

#define PMB_WLAN_MIMO_DECODER_PULSED_SOFTWARE_RESET_MASK    0x00000001UL
#define PMB_WLAN_MIMO_DECODER_PULSED_SOFTWARE_RESET_WIDTH   1
#define PMB_WLAN_MIMO_DECODER_PULSED_SOFTWARE_RESET_SHIFT   0
#define PMB_WLAN_MIMO_DECODER_PULSED_SOFTWARE_RESET_SIGNED  0

#define PMB_WLAN_MIMO_DECODER_LATCHED_SOFTWARE_RESET_MASK   0x00000002UL
#define PMB_WLAN_MIMO_DECODER_LATCHED_SOFTWARE_RESET_WIDTH  1
#define PMB_WLAN_MIMO_DECODER_LATCHED_SOFTWARE_RESET_SHIFT  1
#define PMB_WLAN_MIMO_DECODER_LATCHED_SOFTWARE_RESET_SIGNED 0

/* Register WLAN_MIMO_DECODER_MCS (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_MCS                           0x0008
#define ABS_PMB_WLAN_MIMO_DECODER_MCS                       0xA5023008UL

#define PMB_WLAN_MIMO_DECODER_N_RX_MASK                     0x00000003UL
#define PMB_WLAN_MIMO_DECODER_N_RX_WIDTH                    2
#define PMB_WLAN_MIMO_DECODER_N_RX_SHIFT                    0
#define PMB_WLAN_MIMO_DECODER_N_RX_SIGNED                   0

#define PMB_WLAN_MIMO_DECODER_N_SS_MASK                     0x00000030UL
#define PMB_WLAN_MIMO_DECODER_N_SS_WIDTH                    2
#define PMB_WLAN_MIMO_DECODER_N_SS_SHIFT                    4
#define PMB_WLAN_MIMO_DECODER_N_SS_SIGNED                   0

#define PMB_WLAN_MIMO_DECODER_N_SC_MASK                     0x0001FF00UL
#define PMB_WLAN_MIMO_DECODER_N_SC_WIDTH                    9
#define PMB_WLAN_MIMO_DECODER_N_SC_SHIFT                    8
#define PMB_WLAN_MIMO_DECODER_N_SC_SIGNED                   0

#define PMB_WLAN_MIMO_DECODER_STBC_MODE_MASK                0x00080000UL
#define PMB_WLAN_MIMO_DECODER_STBC_MODE_WIDTH               1
#define PMB_WLAN_MIMO_DECODER_STBC_MODE_SHIFT               19
#define PMB_WLAN_MIMO_DECODER_STBC_MODE_SIGNED              0

#define PMB_WLAN_MIMO_DECODER_CONJUGATE_2_MASK              0x00100000UL
#define PMB_WLAN_MIMO_DECODER_CONJUGATE_2_WIDTH             1
#define PMB_WLAN_MIMO_DECODER_CONJUGATE_2_SHIFT             20
#define PMB_WLAN_MIMO_DECODER_CONJUGATE_2_SIGNED            0

#define PMB_WLAN_MIMO_DECODER_CONJUGATE_4_MASK              0x00200000UL
#define PMB_WLAN_MIMO_DECODER_CONJUGATE_4_WIDTH             1
#define PMB_WLAN_MIMO_DECODER_CONJUGATE_4_SHIFT             21
#define PMB_WLAN_MIMO_DECODER_CONJUGATE_4_SIGNED            0

#define PMB_WLAN_MIMO_DECODER_LDPC_TONE_MAPPING_MODE_MASK   0x00400000UL
#define PMB_WLAN_MIMO_DECODER_LDPC_TONE_MAPPING_MODE_WIDTH  1
#define PMB_WLAN_MIMO_DECODER_LDPC_TONE_MAPPING_MODE_SHIFT  22
#define PMB_WLAN_MIMO_DECODER_LDPC_TONE_MAPPING_MODE_SIGNED 0

#define PMB_WLAN_MIMO_DECODER_STBC_INPUT_BUFFER_MASK        0x00800000UL
#define PMB_WLAN_MIMO_DECODER_STBC_INPUT_BUFFER_WIDTH       1
#define PMB_WLAN_MIMO_DECODER_STBC_INPUT_BUFFER_SHIFT       23
#define PMB_WLAN_MIMO_DECODER_STBC_INPUT_BUFFER_SIGNED      0

/* Register WLAN_MIMO_DECODER_CONSTELLATION (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_CONSTELLATION          0x000C
#define ABS_PMB_WLAN_MIMO_DECODER_CONSTELLATION      0xA502300CUL

#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_1_MASK   0x00000007UL
#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_1_WIDTH  3
#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_1_SHIFT  0
#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_1_SIGNED 0

#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_2_MASK   0x00000038UL
#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_2_WIDTH  3
#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_2_SHIFT  3
#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_2_SIGNED 0

#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_3_MASK   0x000001C0UL
#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_3_WIDTH  3
#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_3_SHIFT  6
#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_3_SIGNED 0

#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_4_MASK   0x00000E00UL
#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_4_WIDTH  3
#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_4_SHIFT  9
#define PMB_WLAN_MIMO_DECODER_CONSTELLATION_4_SIGNED 0

/* Register WLAN_MIMO_DECODER_CONFIG (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_CONFIG                   0x0010
#define ABS_PMB_WLAN_MIMO_DECODER_CONFIG               0xA5023010UL

#define PMB_WLAN_MIMO_DECODER_LLR_WIDTH_MASK           0x00000003UL
#define PMB_WLAN_MIMO_DECODER_LLR_WIDTH_WIDTH          2
#define PMB_WLAN_MIMO_DECODER_LLR_WIDTH_SHIFT          0
#define PMB_WLAN_MIMO_DECODER_LLR_WIDTH_SIGNED         0

#define PMB_WLAN_MIMO_DECODER_LLR_FORMAT_MASK          0x0000003CUL
#define PMB_WLAN_MIMO_DECODER_LLR_FORMAT_WIDTH         4
#define PMB_WLAN_MIMO_DECODER_LLR_FORMAT_SHIFT         2
#define PMB_WLAN_MIMO_DECODER_LLR_FORMAT_SIGNED        0

#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_1_MASK   0x00000700UL
#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_1_WIDTH  3
#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_1_SHIFT  8
#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_1_SIGNED 0

#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_2_MASK   0x00007000UL
#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_2_WIDTH  3
#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_2_SHIFT  12
#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_2_SIGNED 0

#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_3_MASK   0x00070000UL
#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_3_WIDTH  3
#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_3_SHIFT  16
#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_3_SIGNED 0

#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_4_MASK   0x00700000UL
#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_4_WIDTH  3
#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_4_SHIFT  20
#define PMB_WLAN_MIMO_DECODER_R_MATRIX_FORMAT_4_SIGNED 0

/* Register WLAN_MIMO_DECODER_OFDM_SYMBOLS (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_OFDM_SYMBOLS        0x0014
#define ABS_PMB_WLAN_MIMO_DECODER_OFDM_SYMBOLS    0xA5023014UL

#define PMB_WLAN_MIMO_DECODER_OFDM_SYMBOLS_MASK   0x000003FFUL
#define PMB_WLAN_MIMO_DECODER_OFDM_SYMBOLS_WIDTH  10
#define PMB_WLAN_MIMO_DECODER_OFDM_SYMBOLS_SHIFT  0
#define PMB_WLAN_MIMO_DECODER_OFDM_SYMBOLS_SIGNED 0

/* Register WLAN_MIMO_DECODER_CM_LOADED (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_CM_LOADED        0x0018
#define ABS_PMB_WLAN_MIMO_DECODER_CM_LOADED    0xA5023018UL

#define PMB_WLAN_MIMO_DECODER_CM_LOADED_MASK   0x00000001UL
#define PMB_WLAN_MIMO_DECODER_CM_LOADED_WIDTH  1
#define PMB_WLAN_MIMO_DECODER_CM_LOADED_SHIFT  0
#define PMB_WLAN_MIMO_DECODER_CM_LOADED_SIGNED 0

/* Register WLAN_MIMO_DECODER_LDPC_TONE_MAPPING_DISTANCE (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_LDPC_TONE_MAPPING_DISTANCE        0x001C
#define ABS_PMB_WLAN_MIMO_DECODER_LDPC_TONE_MAPPING_DISTANCE    0xA502301CUL

#define PMB_WLAN_MIMO_DECODER_LDPC_TONE_MAPPING_DISTANCE_MASK   0x0000000FUL
#define PMB_WLAN_MIMO_DECODER_LDPC_TONE_MAPPING_DISTANCE_WIDTH  4
#define PMB_WLAN_MIMO_DECODER_LDPC_TONE_MAPPING_DISTANCE_SHIFT  0
#define PMB_WLAN_MIMO_DECODER_LDPC_TONE_MAPPING_DISTANCE_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_MODE (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_MODE           0x005C
#define ABS_PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_MODE       0xA502305CUL

#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_DISCARD_WIDTH  1
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_DISCARD_SHIFT  1
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_DISCARD_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_SIGNATURE (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_SIGNATURE        0x0074
#define ABS_PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_SIGNATURE    0xA5023074UL

#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_SIGNATURE_WIDTH  24
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_SIGNATURE_SHIFT  0
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_SIGNATURE_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_MODE (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_MODE           0x0078
#define ABS_PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_MODE       0xA5023078UL

#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_DISCARD_WIDTH  1
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_DISCARD_SHIFT  1
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_DISCARD_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_SIGNATURE (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_SIGNATURE        0x0090
#define ABS_PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_SIGNATURE    0xA5023090UL

#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_SIGNATURE_WIDTH  24
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_SIGNATURE_SHIFT  0
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_SIGNATURE_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_MODE (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_MODE           0x0094
#define ABS_PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_MODE       0xA5023094UL

#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_DISCARD_WIDTH  1
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_DISCARD_SHIFT  1
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_DISCARD_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_SIGNATURE (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_SIGNATURE        0x00AC
#define ABS_PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_SIGNATURE    0xA50230ACUL

#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_SIGNATURE_WIDTH  24
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_SIGNATURE_SHIFT  0
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_SIGNATURE_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_MODE (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_MODE           0x00B0
#define ABS_PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_MODE       0xA50230B0UL

#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_DISCARD_WIDTH  1
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_DISCARD_SHIFT  1
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_DISCARD_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_SIGNATURE (PMR_WLAN_MIMO_DECODER) */
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_SIGNATURE        0x00C8
#define ABS_PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_SIGNATURE    0xA50230C8UL

#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_SIGNATURE_WIDTH  24
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_SIGNATURE_SHIFT  0
#define PMB_WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_SIGNATURE_SIGNED 0

/* Register WLAN_MIMO_DECODER_CAPABILITIES (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_CAPABILITIES     0x0000
#define ABS_PMB_WLAN_MIMO2_DECODER_CAPABILITIES 0xA5023200UL

#define PMB_WLAN_MIMO2_DECODER_MAX_RX_MASK      0x00000003UL
#define PMB_WLAN_MIMO2_DECODER_MAX_RX_WIDTH     2
#define PMB_WLAN_MIMO2_DECODER_MAX_RX_SHIFT     0
#define PMB_WLAN_MIMO2_DECODER_MAX_RX_SIGNED    0

#define PMB_WLAN_MIMO2_DECODER_MAX_SS_MASK      0x00000030UL
#define PMB_WLAN_MIMO2_DECODER_MAX_SS_WIDTH     2
#define PMB_WLAN_MIMO2_DECODER_MAX_SS_SHIFT     4
#define PMB_WLAN_MIMO2_DECODER_MAX_SS_SIGNED    0

#define PMB_WLAN_MIMO2_DECODER_MAX_SC_MASK      0x0001FF00UL
#define PMB_WLAN_MIMO2_DECODER_MAX_SC_WIDTH     9
#define PMB_WLAN_MIMO2_DECODER_MAX_SC_SHIFT     8
#define PMB_WLAN_MIMO2_DECODER_MAX_SC_SIGNED    0

/* Register WLAN_MIMO_DECODER_RESET (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_RESET                         0x0004
#define ABS_PMB_WLAN_MIMO2_DECODER_RESET                     0xA5023204UL

#define PMB_WLAN_MIMO2_DECODER_PULSED_SOFTWARE_RESET_MASK    0x00000001UL
#define PMB_WLAN_MIMO2_DECODER_PULSED_SOFTWARE_RESET_WIDTH   1
#define PMB_WLAN_MIMO2_DECODER_PULSED_SOFTWARE_RESET_SHIFT   0
#define PMB_WLAN_MIMO2_DECODER_PULSED_SOFTWARE_RESET_SIGNED  0

#define PMB_WLAN_MIMO2_DECODER_LATCHED_SOFTWARE_RESET_MASK   0x00000002UL
#define PMB_WLAN_MIMO2_DECODER_LATCHED_SOFTWARE_RESET_WIDTH  1
#define PMB_WLAN_MIMO2_DECODER_LATCHED_SOFTWARE_RESET_SHIFT  1
#define PMB_WLAN_MIMO2_DECODER_LATCHED_SOFTWARE_RESET_SIGNED 0

/* Register WLAN_MIMO_DECODER_MCS (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_MCS                           0x0008
#define ABS_PMB_WLAN_MIMO2_DECODER_MCS                       0xA5023208UL

#define PMB_WLAN_MIMO2_DECODER_N_RX_MASK                     0x00000003UL
#define PMB_WLAN_MIMO2_DECODER_N_RX_WIDTH                    2
#define PMB_WLAN_MIMO2_DECODER_N_RX_SHIFT                    0
#define PMB_WLAN_MIMO2_DECODER_N_RX_SIGNED                   0

#define PMB_WLAN_MIMO2_DECODER_N_SS_MASK                     0x00000030UL
#define PMB_WLAN_MIMO2_DECODER_N_SS_WIDTH                    2
#define PMB_WLAN_MIMO2_DECODER_N_SS_SHIFT                    4
#define PMB_WLAN_MIMO2_DECODER_N_SS_SIGNED                   0

#define PMB_WLAN_MIMO2_DECODER_N_SC_MASK                     0x0001FF00UL
#define PMB_WLAN_MIMO2_DECODER_N_SC_WIDTH                    9
#define PMB_WLAN_MIMO2_DECODER_N_SC_SHIFT                    8
#define PMB_WLAN_MIMO2_DECODER_N_SC_SIGNED                   0

#define PMB_WLAN_MIMO2_DECODER_STBC_MODE_MASK                0x00080000UL
#define PMB_WLAN_MIMO2_DECODER_STBC_MODE_WIDTH               1
#define PMB_WLAN_MIMO2_DECODER_STBC_MODE_SHIFT               19
#define PMB_WLAN_MIMO2_DECODER_STBC_MODE_SIGNED              0

#define PMB_WLAN_MIMO2_DECODER_CONJUGATE_2_MASK              0x00100000UL
#define PMB_WLAN_MIMO2_DECODER_CONJUGATE_2_WIDTH             1
#define PMB_WLAN_MIMO2_DECODER_CONJUGATE_2_SHIFT             20
#define PMB_WLAN_MIMO2_DECODER_CONJUGATE_2_SIGNED            0

#define PMB_WLAN_MIMO2_DECODER_CONJUGATE_4_MASK              0x00200000UL
#define PMB_WLAN_MIMO2_DECODER_CONJUGATE_4_WIDTH             1
#define PMB_WLAN_MIMO2_DECODER_CONJUGATE_4_SHIFT             21
#define PMB_WLAN_MIMO2_DECODER_CONJUGATE_4_SIGNED            0

#define PMB_WLAN_MIMO2_DECODER_LDPC_TONE_MAPPING_MODE_MASK   0x00400000UL
#define PMB_WLAN_MIMO2_DECODER_LDPC_TONE_MAPPING_MODE_WIDTH  1
#define PMB_WLAN_MIMO2_DECODER_LDPC_TONE_MAPPING_MODE_SHIFT  22
#define PMB_WLAN_MIMO2_DECODER_LDPC_TONE_MAPPING_MODE_SIGNED 0

#define PMB_WLAN_MIMO2_DECODER_STBC_INPUT_BUFFER_MASK        0x00800000UL
#define PMB_WLAN_MIMO2_DECODER_STBC_INPUT_BUFFER_WIDTH       1
#define PMB_WLAN_MIMO2_DECODER_STBC_INPUT_BUFFER_SHIFT       23
#define PMB_WLAN_MIMO2_DECODER_STBC_INPUT_BUFFER_SIGNED      0

/* Register WLAN_MIMO_DECODER_CONSTELLATION (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION          0x000C
#define ABS_PMB_WLAN_MIMO2_DECODER_CONSTELLATION      0xA502320CUL

#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_1_MASK   0x00000007UL
#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_1_WIDTH  3
#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_1_SHIFT  0
#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_1_SIGNED 0

#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_2_MASK   0x00000038UL
#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_2_WIDTH  3
#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_2_SHIFT  3
#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_2_SIGNED 0

#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_3_MASK   0x000001C0UL
#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_3_WIDTH  3
#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_3_SHIFT  6
#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_3_SIGNED 0

#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_4_MASK   0x00000E00UL
#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_4_WIDTH  3
#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_4_SHIFT  9
#define PMB_WLAN_MIMO2_DECODER_CONSTELLATION_4_SIGNED 0

/* Register WLAN_MIMO_DECODER_CONFIG (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_CONFIG                   0x0010
#define ABS_PMB_WLAN_MIMO2_DECODER_CONFIG               0xA5023210UL

#define PMB_WLAN_MIMO2_DECODER_LLR_WIDTH_MASK           0x00000003UL
#define PMB_WLAN_MIMO2_DECODER_LLR_WIDTH_WIDTH          2
#define PMB_WLAN_MIMO2_DECODER_LLR_WIDTH_SHIFT          0
#define PMB_WLAN_MIMO2_DECODER_LLR_WIDTH_SIGNED         0

#define PMB_WLAN_MIMO2_DECODER_LLR_FORMAT_MASK          0x0000003CUL
#define PMB_WLAN_MIMO2_DECODER_LLR_FORMAT_WIDTH         4
#define PMB_WLAN_MIMO2_DECODER_LLR_FORMAT_SHIFT         2
#define PMB_WLAN_MIMO2_DECODER_LLR_FORMAT_SIGNED        0

#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_1_MASK   0x00000700UL
#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_1_WIDTH  3
#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_1_SHIFT  8
#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_1_SIGNED 0

#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_2_MASK   0x00007000UL
#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_2_WIDTH  3
#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_2_SHIFT  12
#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_2_SIGNED 0

#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_3_MASK   0x00070000UL
#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_3_WIDTH  3
#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_3_SHIFT  16
#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_3_SIGNED 0

#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_4_MASK   0x00700000UL
#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_4_WIDTH  3
#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_4_SHIFT  20
#define PMB_WLAN_MIMO2_DECODER_R_MATRIX_FORMAT_4_SIGNED 0

/* Register WLAN_MIMO_DECODER_OFDM_SYMBOLS (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_OFDM_SYMBOLS        0x0014
#define ABS_PMB_WLAN_MIMO2_DECODER_OFDM_SYMBOLS    0xA5023214UL

#define PMB_WLAN_MIMO2_DECODER_OFDM_SYMBOLS_MASK   0x000003FFUL
#define PMB_WLAN_MIMO2_DECODER_OFDM_SYMBOLS_WIDTH  10
#define PMB_WLAN_MIMO2_DECODER_OFDM_SYMBOLS_SHIFT  0
#define PMB_WLAN_MIMO2_DECODER_OFDM_SYMBOLS_SIGNED 0

/* Register WLAN_MIMO_DECODER_CM_LOADED (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_CM_LOADED        0x0018
#define ABS_PMB_WLAN_MIMO2_DECODER_CM_LOADED    0xA5023218UL

#define PMB_WLAN_MIMO2_DECODER_CM_LOADED_MASK   0x00000001UL
#define PMB_WLAN_MIMO2_DECODER_CM_LOADED_WIDTH  1
#define PMB_WLAN_MIMO2_DECODER_CM_LOADED_SHIFT  0
#define PMB_WLAN_MIMO2_DECODER_CM_LOADED_SIGNED 0

/* Register WLAN_MIMO_DECODER_LDPC_TONE_MAPPING_DISTANCE (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_LDPC_TONE_MAPPING_DISTANCE        0x001C
#define ABS_PMB_WLAN_MIMO2_DECODER_LDPC_TONE_MAPPING_DISTANCE    0xA502321CUL

#define PMB_WLAN_MIMO2_DECODER_LDPC_TONE_MAPPING_DISTANCE_MASK   0x0000000FUL
#define PMB_WLAN_MIMO2_DECODER_LDPC_TONE_MAPPING_DISTANCE_WIDTH  4
#define PMB_WLAN_MIMO2_DECODER_LDPC_TONE_MAPPING_DISTANCE_SHIFT  0
#define PMB_WLAN_MIMO2_DECODER_LDPC_TONE_MAPPING_DISTANCE_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_MODE (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_1_MODE           0x005C
#define ABS_PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_1_MODE       0xA502325CUL

#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_1_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_1_DISCARD_WIDTH  1
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_1_DISCARD_SHIFT  1
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_1_DISCARD_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_1_SIGNATURE (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_1_SIGNATURE        0x0074
#define ABS_PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_1_SIGNATURE    0xA5023274UL

#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_1_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_1_SIGNATURE_WIDTH  24
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_1_SIGNATURE_SHIFT  0
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_1_SIGNATURE_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_MODE (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_2_MODE           0x0078
#define ABS_PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_2_MODE       0xA5023278UL

#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_2_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_2_DISCARD_WIDTH  1
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_2_DISCARD_SHIFT  1
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_2_DISCARD_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_2_SIGNATURE (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_2_SIGNATURE        0x0090
#define ABS_PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_2_SIGNATURE    0xA5023290UL

#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_2_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_2_SIGNATURE_WIDTH  24
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_2_SIGNATURE_SHIFT  0
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_2_SIGNATURE_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_MODE (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_3_MODE           0x0094
#define ABS_PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_3_MODE       0xA5023294UL

#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_3_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_3_DISCARD_WIDTH  1
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_3_DISCARD_SHIFT  1
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_3_DISCARD_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_3_SIGNATURE (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_3_SIGNATURE        0x00AC
#define ABS_PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_3_SIGNATURE    0xA50232ACUL

#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_3_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_3_SIGNATURE_WIDTH  24
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_3_SIGNATURE_SHIFT  0
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_3_SIGNATURE_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_MODE (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_4_MODE           0x00B0
#define ABS_PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_4_MODE       0xA50232B0UL

#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_4_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_4_DISCARD_WIDTH  1
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_4_DISCARD_SHIFT  1
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_4_DISCARD_SIGNED 0

/* Register WLAN_MIMO_DECODER_TBUS_RD_LLRS_4_SIGNATURE (PMR_WLAN_MIMO_DECODER2) */
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_4_SIGNATURE        0x00C8
#define ABS_PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_4_SIGNATURE    0xA50232C8UL

#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_4_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_4_SIGNATURE_WIDTH  24
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_4_SIGNATURE_SHIFT  0
#define PMB_WLAN_MIMO2_DECODER_TBUS_RD_LLRS_4_SIGNATURE_SIGNED 0

/* Register WLAN_SVD_CAPABILITIES (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_CAPABILITIES           0x0000
#define ABS_PMB_WLAN_SVD_CAPABILITIES       0xA5023800UL

#define PMB_WLAN_SVD_MATRIX_MAX_COLS_MASK   0x00000003UL
#define PMB_WLAN_SVD_MATRIX_MAX_COLS_WIDTH  2
#define PMB_WLAN_SVD_MATRIX_MAX_COLS_SHIFT  0
#define PMB_WLAN_SVD_MATRIX_MAX_COLS_SIGNED 0

#define PMB_WLAN_SVD_MATRIX_MAX_ROWS_MASK   0x00000030UL
#define PMB_WLAN_SVD_MATRIX_MAX_ROWS_WIDTH  2
#define PMB_WLAN_SVD_MATRIX_MAX_ROWS_SHIFT  4
#define PMB_WLAN_SVD_MATRIX_MAX_ROWS_SIGNED 0

/* Register WLAN_SVD_RESET (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_RESET                         0x0004
#define ABS_PMB_WLAN_SVD_RESET                     0xA5023804UL

#define PMB_WLAN_SVD_PULSED_SOFTWARE_RESET_MASK    0x00000001UL
#define PMB_WLAN_SVD_PULSED_SOFTWARE_RESET_WIDTH   1
#define PMB_WLAN_SVD_PULSED_SOFTWARE_RESET_SHIFT   0
#define PMB_WLAN_SVD_PULSED_SOFTWARE_RESET_SIGNED  0

#define PMB_WLAN_SVD_LATCHED_SOFTWARE_RESET_MASK   0x00000002UL
#define PMB_WLAN_SVD_LATCHED_SOFTWARE_RESET_WIDTH  1
#define PMB_WLAN_SVD_LATCHED_SOFTWARE_RESET_SHIFT  1
#define PMB_WLAN_SVD_LATCHED_SOFTWARE_RESET_SIGNED 0

/* Register WLAN_SVD_MATRIX_SIZE (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_MATRIX_SIZE                0x0008
#define ABS_PMB_WLAN_SVD_MATRIX_SIZE            0xA5023808UL

#define PMB_WLAN_SVD_MATRIX_COLS_MASK           0x00000003UL
#define PMB_WLAN_SVD_MATRIX_COLS_WIDTH          2
#define PMB_WLAN_SVD_MATRIX_COLS_SHIFT          0
#define PMB_WLAN_SVD_MATRIX_COLS_SIGNED         0

#define PMB_WLAN_SVD_INPUT_COLS_MASK            0x0000000CUL
#define PMB_WLAN_SVD_INPUT_COLS_WIDTH           2
#define PMB_WLAN_SVD_INPUT_COLS_SHIFT           2
#define PMB_WLAN_SVD_INPUT_COLS_SIGNED          0

#define PMB_WLAN_SVD_MATRIX_ROWS_MASK           0x00000030UL
#define PMB_WLAN_SVD_MATRIX_ROWS_WIDTH          2
#define PMB_WLAN_SVD_MATRIX_ROWS_SHIFT          4
#define PMB_WLAN_SVD_MATRIX_ROWS_SIGNED         0

#define PMB_WLAN_SVD_INPUT_ROWS_MASK            0x000000C0UL
#define PMB_WLAN_SVD_INPUT_ROWS_WIDTH           2
#define PMB_WLAN_SVD_INPUT_ROWS_SHIFT           6
#define PMB_WLAN_SVD_INPUT_ROWS_SIGNED          0

#define PMB_WLAN_SVD_V_MATRIX_COLS_MASK         0x00000300UL
#define PMB_WLAN_SVD_V_MATRIX_COLS_WIDTH        2
#define PMB_WLAN_SVD_V_MATRIX_COLS_SHIFT        8
#define PMB_WLAN_SVD_V_MATRIX_COLS_SIGNED       0

#define PMB_WLAN_SVD_DECOMPRESS_V_MATRIX_MASK   0x00400000UL
#define PMB_WLAN_SVD_DECOMPRESS_V_MATRIX_WIDTH  1
#define PMB_WLAN_SVD_DECOMPRESS_V_MATRIX_SHIFT  22
#define PMB_WLAN_SVD_DECOMPRESS_V_MATRIX_SIGNED 0

/* Register WLAN_SVD_BEAMFORM (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_BEAMFORM             0x000C
#define ABS_PMB_WLAN_SVD_BEAMFORM         0xA502380CUL

#define PMB_WLAN_SVD_SUBCARRIERS_MASK     0x000001FFUL
#define PMB_WLAN_SVD_SUBCARRIERS_WIDTH    9
#define PMB_WLAN_SVD_SUBCARRIERS_SHIFT    0
#define PMB_WLAN_SVD_SUBCARRIERS_SIGNED   0

#define PMB_WLAN_SVD_FEEDBACK_TYPE_MASK   0x00000200UL
#define PMB_WLAN_SVD_FEEDBACK_TYPE_WIDTH  1
#define PMB_WLAN_SVD_FEEDBACK_TYPE_SHIFT  9
#define PMB_WLAN_SVD_FEEDBACK_TYPE_SIGNED 0

/* Register WLAN_SVD_DIAG_TOLERANCE (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_DIAG_TOLERANCE     0x0010
#define ABS_PMB_WLAN_SVD_DIAG_TOLERANCE 0xA5023810UL

#define PMB_WLAN_SVD_TOL1_MASK          0x0000003FUL
#define PMB_WLAN_SVD_TOL1_WIDTH         6
#define PMB_WLAN_SVD_TOL1_SHIFT         0
#define PMB_WLAN_SVD_TOL1_SIGNED        0

#define PMB_WLAN_SVD_TOL2_MASK          0x00000FC0UL
#define PMB_WLAN_SVD_TOL2_WIDTH         6
#define PMB_WLAN_SVD_TOL2_SHIFT         6
#define PMB_WLAN_SVD_TOL2_SIGNED        0

#define PMB_WLAN_SVD_TOL3_MASK          0x0003F000UL
#define PMB_WLAN_SVD_TOL3_WIDTH         6
#define PMB_WLAN_SVD_TOL3_SHIFT         12
#define PMB_WLAN_SVD_TOL3_SIGNED        0

/* Register WLAN_SVD_BEAMFORM_2 (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_BEAMFORM_2                       0x0014
#define ABS_PMB_WLAN_SVD_BEAMFORM_2                   0xA5023814UL

#define PMB_WLAN_SVD_BEAMFORM_SUBBLOCKS_BYPASS_MASK   0x00000001UL
#define PMB_WLAN_SVD_BEAMFORM_SUBBLOCKS_BYPASS_WIDTH  1
#define PMB_WLAN_SVD_BEAMFORM_SUBBLOCKS_BYPASS_SHIFT  0
#define PMB_WLAN_SVD_BEAMFORM_SUBBLOCKS_BYPASS_SIGNED 0

#define PMB_WLAN_SVD_ROW_COLUMN_SWAP_NUM_COLS_MASK    0x0000007EUL
#define PMB_WLAN_SVD_ROW_COLUMN_SWAP_NUM_COLS_WIDTH   6
#define PMB_WLAN_SVD_ROW_COLUMN_SWAP_NUM_COLS_SHIFT   1
#define PMB_WLAN_SVD_ROW_COLUMN_SWAP_NUM_COLS_SIGNED  0

#define PMB_WLAN_SVD_ROW_COLUMN_SWAP_NUM_ROWS_MASK    0x00000180UL
#define PMB_WLAN_SVD_ROW_COLUMN_SWAP_NUM_ROWS_WIDTH   2
#define PMB_WLAN_SVD_ROW_COLUMN_SWAP_NUM_ROWS_SHIFT   7
#define PMB_WLAN_SVD_ROW_COLUMN_SWAP_NUM_ROWS_SIGNED  0

#define PMB_WLAN_SVD_HE_LTF_TYPE_MASK                 0x00000200UL
#define PMB_WLAN_SVD_HE_LTF_TYPE_WIDTH                1
#define PMB_WLAN_SVD_HE_LTF_TYPE_SHIFT                9
#define PMB_WLAN_SVD_HE_LTF_TYPE_SIGNED               0

/* Register WLAN_SVD_DMA_LENGTH (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_DMA_LENGTH        0x0018
#define ABS_PMB_WLAN_SVD_DMA_LENGTH    0xA5023818UL

#define PMB_WLAN_SVD_DMA_LENGTH_MASK   0x000001FFUL
#define PMB_WLAN_SVD_DMA_LENGTH_WIDTH  9
#define PMB_WLAN_SVD_DMA_LENGTH_SHIFT  0
#define PMB_WLAN_SVD_DMA_LENGTH_SIGNED 0

/* Register WLAN_SVD_SNR (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_SNR               0x001C
#define ABS_PMB_WLAN_SVD_SNR           0xA502381CUL

#define PMB_WLAN_SVD_SNR_MASK          0x000000FFUL
#define PMB_WLAN_SVD_SNR_WIDTH         8
#define PMB_WLAN_SVD_SNR_SHIFT         0
#define PMB_WLAN_SVD_SNR_SIGNED        0

#define PMB_WLAN_SVD_SNR_ENABLE_MASK   0x00000100UL
#define PMB_WLAN_SVD_SNR_ENABLE_WIDTH  1
#define PMB_WLAN_SVD_SNR_ENABLE_SHIFT  8
#define PMB_WLAN_SVD_SNR_ENABLE_SIGNED 0

/* Register WLAN_SVD_DMA_LENGTH_EF_STATUS (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_DMA_LENGTH_EF_STATUS        0x0020
#define ABS_PMB_WLAN_SVD_DMA_LENGTH_EF_STATUS    0xA5023820UL

#define PMB_WLAN_SVD_DMA_LENGTH_EF_STATUS_MASK   0x00000001UL
#define PMB_WLAN_SVD_DMA_LENGTH_EF_STATUS_WIDTH  1
#define PMB_WLAN_SVD_DMA_LENGTH_EF_STATUS_SHIFT  0
#define PMB_WLAN_SVD_DMA_LENGTH_EF_STATUS_SIGNED 0

/* Register WLAN_SVD_DMA_LENGTH_EF_CLEAR (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_DMA_LENGTH_EF_CLEAR        0x0024
#define ABS_PMB_WLAN_SVD_DMA_LENGTH_EF_CLEAR    0xA5023824UL

#define PMB_WLAN_SVD_DMA_LENGTH_EF_CLEAR_MASK   0x00000001UL
#define PMB_WLAN_SVD_DMA_LENGTH_EF_CLEAR_WIDTH  1
#define PMB_WLAN_SVD_DMA_LENGTH_EF_CLEAR_SHIFT  0
#define PMB_WLAN_SVD_DMA_LENGTH_EF_CLEAR_SIGNED 0

/* Register WLAN_SVD_DEBUG (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_DEBUG                          0x0028
#define ABS_PMB_WLAN_SVD_DEBUG                      0xA5023828UL

#define PMB_WLAN_SVD_DEBUG_ENABLE_MASK              0x00000001UL
#define PMB_WLAN_SVD_DEBUG_ENABLE_WIDTH             1
#define PMB_WLAN_SVD_DEBUG_ENABLE_SHIFT             0
#define PMB_WLAN_SVD_DEBUG_ENABLE_SIGNED            0

#define PMB_WLAN_SVD_DEBUG_PHY_CONFIG_UPDATE_MASK   0x00000002UL
#define PMB_WLAN_SVD_DEBUG_PHY_CONFIG_UPDATE_WIDTH  1
#define PMB_WLAN_SVD_DEBUG_PHY_CONFIG_UPDATE_SHIFT  1
#define PMB_WLAN_SVD_DEBUG_PHY_CONFIG_UPDATE_SIGNED 0

/* Register WLAN_SVD_NOISE_POWER (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_NOISE_POWER        0x002C
#define ABS_PMB_WLAN_SVD_NOISE_POWER    0xA502382CUL

#define PMB_WLAN_SVD_NOISE_POWER_MASK   0x000FFFFFUL
#define PMB_WLAN_SVD_NOISE_POWER_WIDTH  20
#define PMB_WLAN_SVD_NOISE_POWER_SHIFT  0
#define PMB_WLAN_SVD_NOISE_POWER_SIGNED 0

/* Register WLAN_SVD_TBUS_RD_MODE (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_TBUS_RD_MODE           0x0050
#define ABS_PMB_WLAN_SVD_TBUS_RD_MODE       0xA5023850UL

#define PMB_WLAN_SVD_TBUS_RD_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_SVD_TBUS_RD_DISCARD_WIDTH  1
#define PMB_WLAN_SVD_TBUS_RD_DISCARD_SHIFT  1
#define PMB_WLAN_SVD_TBUS_RD_DISCARD_SIGNED 0

/* Register WLAN_SVD_TBUS_RD_SIGNATURE (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_TBUS_RD_SIGNATURE        0x005C
#define ABS_PMB_WLAN_SVD_TBUS_RD_SIGNATURE    0xA502385CUL

#define PMB_WLAN_SVD_TBUS_RD_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_SVD_TBUS_RD_SIGNATURE_WIDTH  24
#define PMB_WLAN_SVD_TBUS_RD_SIGNATURE_SHIFT  0
#define PMB_WLAN_SVD_TBUS_RD_SIGNATURE_SIGNED 0

/* Register WLAN_SVD_BEAMFORM_TBUS_RD_MODE (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_BEAMFORM_TBUS_RD_MODE           0x0060
#define ABS_PMB_WLAN_SVD_BEAMFORM_TBUS_RD_MODE       0xA5023860UL

#define PMB_WLAN_SVD_BEAMFORM_TBUS_RD_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_SVD_BEAMFORM_TBUS_RD_DISCARD_WIDTH  1
#define PMB_WLAN_SVD_BEAMFORM_TBUS_RD_DISCARD_SHIFT  1
#define PMB_WLAN_SVD_BEAMFORM_TBUS_RD_DISCARD_SIGNED 0

/* Register WLAN_SVD_BEAMFORM_TBUS_RD_SIGNATURE (PMR_WLAN_LDPC_DECOMP) */
#define PMB_WLAN_SVD_BEAMFORM_TBUS_RD_SIGNATURE        0x006C
#define ABS_PMB_WLAN_SVD_BEAMFORM_TBUS_RD_SIGNATURE    0xA502386CUL

#define PMB_WLAN_SVD_BEAMFORM_TBUS_RD_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_SVD_BEAMFORM_TBUS_RD_SIGNATURE_WIDTH  24
#define PMB_WLAN_SVD_BEAMFORM_TBUS_RD_SIGNATURE_SHIFT  0
#define PMB_WLAN_SVD_BEAMFORM_TBUS_RD_SIGNATURE_SIGNED 0

/* Register WLAN_DEPARSER_CONFIG_00 (PMR_WLAN_DEPARSER2) */
#define PMB_WLAN_DEPARSER2_CONFIG_00                 0x0000
#define ABS_PMB_WLAN_DEPARSER2_CONFIG_00             0xA5023C00UL

#define PMB_WLAN_DEPARSER2_CONFIG_NUM_STREAMS_MASK   0x00000007UL
#define PMB_WLAN_DEPARSER2_CONFIG_NUM_STREAMS_WIDTH  3
#define PMB_WLAN_DEPARSER2_CONFIG_NUM_STREAMS_SHIFT  0
#define PMB_WLAN_DEPARSER2_CONFIG_NUM_STREAMS_SIGNED 0

/* Register WLAN_DEPARSER_CONFIG_01 (PMR_WLAN_DEPARSER2) */
#define PMB_WLAN_DEPARSER2_CONFIG_01                  0x0004
#define ABS_PMB_WLAN_DEPARSER2_CONFIG_01              0xA5023C04UL

#define PMB_WLAN_DEPARSER2_CONFIG_NUM_DECODERS_MASK   0x00000003UL
#define PMB_WLAN_DEPARSER2_CONFIG_NUM_DECODERS_WIDTH  2
#define PMB_WLAN_DEPARSER2_CONFIG_NUM_DECODERS_SHIFT  0
#define PMB_WLAN_DEPARSER2_CONFIG_NUM_DECODERS_SIGNED 0

/* Register WLAN_DEPARSER_CONFIG_02 (PMR_WLAN_DEPARSER2) */
#define PMB_WLAN_DEPARSER2_CONFIG_02                      0x0008
#define ABS_PMB_WLAN_DEPARSER2_CONFIG_02                  0xA5023C08UL

#define PMB_WLAN_DEPARSER2_CONFIG_NUM_SUB_CARRIERS_MASK   0x000001FFUL
#define PMB_WLAN_DEPARSER2_CONFIG_NUM_SUB_CARRIERS_WIDTH  9
#define PMB_WLAN_DEPARSER2_CONFIG_NUM_SUB_CARRIERS_SHIFT  0
#define PMB_WLAN_DEPARSER2_CONFIG_NUM_SUB_CARRIERS_SIGNED 0

/* Register WLAN_DEPARSER_CONFIG_04 (PMR_WLAN_DEPARSER2) */
#define PMB_WLAN_DEPARSER2_CONFIG_04                            0x0010
#define ABS_PMB_WLAN_DEPARSER2_CONFIG_04                        0xA5023C10UL

#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_0_CONSTELLATION_MASK   0x00000007UL
#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_0_CONSTELLATION_WIDTH  3
#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_0_CONSTELLATION_SHIFT  0
#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_0_CONSTELLATION_SIGNED 0

#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_1_CONSTELLATION_MASK   0x00000700UL
#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_1_CONSTELLATION_WIDTH  3
#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_1_CONSTELLATION_SHIFT  8
#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_1_CONSTELLATION_SIGNED 0

#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_2_CONSTELLATION_MASK   0x00070000UL
#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_2_CONSTELLATION_WIDTH  3
#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_2_CONSTELLATION_SHIFT  16
#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_2_CONSTELLATION_SIGNED 0

/* Register WLAN_DEPARSER_CONFIG_05 (PMR_WLAN_DEPARSER2) */
#define PMB_WLAN_DEPARSER2_CONFIG_05                            0x0014
#define ABS_PMB_WLAN_DEPARSER2_CONFIG_05                        0xA5023C14UL

#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_3_CONSTELLATION_MASK   0x00000007UL
#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_3_CONSTELLATION_WIDTH  3
#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_3_CONSTELLATION_SHIFT  0
#define PMB_WLAN_DEPARSER2_CONFIG_STREAM_3_CONSTELLATION_SIGNED 0

/* Register WLAN_DEPARSER_CONFIG_08 (PMR_WLAN_DEPARSER2) */
#define PMB_WLAN_DEPARSER2_CONFIG_08                          0x0020
#define ABS_PMB_WLAN_DEPARSER2_CONFIG_08                      0xA5023C20UL

#define PMB_WLAN_DEPARSER2_CONFIG_STBC_MODE_MASK              0x00000001UL
#define PMB_WLAN_DEPARSER2_CONFIG_STBC_MODE_WIDTH             1
#define PMB_WLAN_DEPARSER2_CONFIG_STBC_MODE_SHIFT             0
#define PMB_WLAN_DEPARSER2_CONFIG_STBC_MODE_SIGNED            0

#define PMB_WLAN_DEPARSER2_CONFIG_DCM_DROP_LAST_SAMPLE_MASK   0x00000002UL
#define PMB_WLAN_DEPARSER2_CONFIG_DCM_DROP_LAST_SAMPLE_WIDTH  1
#define PMB_WLAN_DEPARSER2_CONFIG_DCM_DROP_LAST_SAMPLE_SHIFT  1
#define PMB_WLAN_DEPARSER2_CONFIG_DCM_DROP_LAST_SAMPLE_SIGNED 0

#define PMB_WLAN_DEPARSER2_CONFIG_DCM_RU_SIZE_INDEX_MASK      0x00000004UL
#define PMB_WLAN_DEPARSER2_CONFIG_DCM_RU_SIZE_INDEX_WIDTH     1
#define PMB_WLAN_DEPARSER2_CONFIG_DCM_RU_SIZE_INDEX_SHIFT     2
#define PMB_WLAN_DEPARSER2_CONFIG_DCM_RU_SIZE_INDEX_SIGNED    0

/* Register WLAN_DEPARSER_OUTPUT_PACKER_NUM_LLRS_LSBS (PMR_WLAN_DEPARSER2) */
#define PMB_WLAN_DEPARSER2_OUTPUT_PACKER_NUM_LLRS_LSBS               0x0024
#define ABS_PMB_WLAN_DEPARSER2_OUTPUT_PACKER_NUM_LLRS_LSBS           0xA5023C24UL

#define PMB_WLAN_DEPARSER2_CONFIG_OUTPUT_PACKER_NUM_LLRS_LSBS_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEPARSER2_CONFIG_OUTPUT_PACKER_NUM_LLRS_LSBS_WIDTH  24
#define PMB_WLAN_DEPARSER2_CONFIG_OUTPUT_PACKER_NUM_LLRS_LSBS_SHIFT  0
#define PMB_WLAN_DEPARSER2_CONFIG_OUTPUT_PACKER_NUM_LLRS_LSBS_SIGNED 0

/* Register WLAN_DEPARSER_OUTPUT_PACKER_NUM_LLRS_MSBS (PMR_WLAN_DEPARSER2) */
#define PMB_WLAN_DEPARSER2_OUTPUT_PACKER_NUM_LLRS_MSBS               0x0028
#define ABS_PMB_WLAN_DEPARSER2_OUTPUT_PACKER_NUM_LLRS_MSBS           0xA5023C28UL

#define PMB_WLAN_DEPARSER2_CONFIG_OUTPUT_PACKER_NUM_LLRS_MSBS_MASK   0x00000FFFUL
#define PMB_WLAN_DEPARSER2_CONFIG_OUTPUT_PACKER_NUM_LLRS_MSBS_WIDTH  12
#define PMB_WLAN_DEPARSER2_CONFIG_OUTPUT_PACKER_NUM_LLRS_MSBS_SHIFT  0
#define PMB_WLAN_DEPARSER2_CONFIG_OUTPUT_PACKER_NUM_LLRS_MSBS_SIGNED 0

/* Register WLAN_DEPARSER_TBUS_DATA_PBUS_DISCARD (PMR_WLAN_DEPARSER2) */
#define PMB_WLAN_DEPARSER2_TBUS_DATA_PBUS_DISCARD            0x00AC
#define ABS_PMB_WLAN_DEPARSER2_TBUS_DATA_PBUS_DISCARD        0xA5023CACUL

#define PMB_WLAN_DEPARSER2_TBUS_DECODER0_PBUS_DISCARD_MASK   0x00000001UL
#define PMB_WLAN_DEPARSER2_TBUS_DECODER0_PBUS_DISCARD_WIDTH  1
#define PMB_WLAN_DEPARSER2_TBUS_DECODER0_PBUS_DISCARD_SHIFT  0
#define PMB_WLAN_DEPARSER2_TBUS_DECODER0_PBUS_DISCARD_SIGNED 0

#define PMB_WLAN_DEPARSER2_TBUS_DECODER1_PBUS_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_DEPARSER2_TBUS_DECODER1_PBUS_DISCARD_WIDTH  1
#define PMB_WLAN_DEPARSER2_TBUS_DECODER1_PBUS_DISCARD_SHIFT  1
#define PMB_WLAN_DEPARSER2_TBUS_DECODER1_PBUS_DISCARD_SIGNED 0

/* Register WLAN_DEPARSER_SW_RESET (PMR_WLAN_DEPARSER2) */
#define PMB_WLAN_DEPARSER2_SW_RESET        0x01F0
#define ABS_PMB_WLAN_DEPARSER2_SW_RESET    0xA5023DF0UL

#define PMB_WLAN_DEPARSER2_SW_RESET_MASK   0x00800000UL
#define PMB_WLAN_DEPARSER2_SW_RESET_WIDTH  1
#define PMB_WLAN_DEPARSER2_SW_RESET_SHIFT  23
#define PMB_WLAN_DEPARSER2_SW_RESET_SIGNED 0

/* Register WLAN_DEPARSER_CORE_ID_REG (PMR_WLAN_DEPARSER2) */
#define PMB_WLAN_DEPARSER2_CORE_ID_REG               0x01F8
#define ABS_PMB_WLAN_DEPARSER2_CORE_ID_REG           0xA5023DF8UL

#define PMB_WLAN_DEPARSER2_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_WLAN_DEPARSER2_CORE_CONFIGURATION_WIDTH  8
#define PMB_WLAN_DEPARSER2_CORE_CONFIGURATION_SHIFT  0
#define PMB_WLAN_DEPARSER2_CORE_CONFIGURATION_SIGNED 0

#define PMB_WLAN_DEPARSER2_CORE_ID_MASK              0x0000FF00UL
#define PMB_WLAN_DEPARSER2_CORE_ID_WIDTH             8
#define PMB_WLAN_DEPARSER2_CORE_ID_SHIFT             8
#define PMB_WLAN_DEPARSER2_CORE_ID_SIGNED            0

#define PMB_WLAN_DEPARSER2_GROUP_ID_MASK             0x00FF0000UL
#define PMB_WLAN_DEPARSER2_GROUP_ID_WIDTH            8
#define PMB_WLAN_DEPARSER2_GROUP_ID_SHIFT            16
#define PMB_WLAN_DEPARSER2_GROUP_ID_SIGNED           0

/* Register WLAN_DEPARSER_CORE_REVISION_REG (PMR_WLAN_DEPARSER2) */
#define PMB_WLAN_DEPARSER2_CORE_REVISION_REG      0x01FC
#define ABS_PMB_WLAN_DEPARSER2_CORE_REVISION_REG  0xA5023DFCUL

#define PMB_WLAN_DEPARSER2_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_WLAN_DEPARSER2_MAINTENANCE_REV_WIDTH  8
#define PMB_WLAN_DEPARSER2_MAINTENANCE_REV_SHIFT  0
#define PMB_WLAN_DEPARSER2_MAINTENANCE_REV_SIGNED 0

#define PMB_WLAN_DEPARSER2_MINOR_REV_MASK         0x0000FF00UL
#define PMB_WLAN_DEPARSER2_MINOR_REV_WIDTH        8
#define PMB_WLAN_DEPARSER2_MINOR_REV_SHIFT        8
#define PMB_WLAN_DEPARSER2_MINOR_REV_SIGNED       0

#define PMB_WLAN_DEPARSER2_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_WLAN_DEPARSER2_MAJOR_REV_WIDTH        8
#define PMB_WLAN_DEPARSER2_MAJOR_REV_SHIFT        16
#define PMB_WLAN_DEPARSER2_MAJOR_REV_SIGNED       0

/* Register WLAN_TIMERS_INT_STATUS (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_INT_STATUS            0x0000
#define ABS_PMB_WLAN_TIMERS2_INT_STATUS        0xA5024000UL

#define PMB_WLAN_TIMERS2_INT_STATUS_MSK_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_INT_STATUS_MSK_WIDTH  10
#define PMB_WLAN_TIMERS2_INT_STATUS_MSK_SHIFT  0
#define PMB_WLAN_TIMERS2_INT_STATUS_MSK_SIGNED 0

#define PMB_WLAN_TIMERS2_INT_STATUS_RAW_MASK   0x003FF000UL
#define PMB_WLAN_TIMERS2_INT_STATUS_RAW_WIDTH  10
#define PMB_WLAN_TIMERS2_INT_STATUS_RAW_SHIFT  12
#define PMB_WLAN_TIMERS2_INT_STATUS_RAW_SIGNED 0

/* Register WLAN_TIMERS_INT_EN (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_INT_EN            0x0004
#define ABS_PMB_WLAN_TIMERS2_INT_EN        0xA5024004UL

#define PMB_WLAN_TIMERS2_INT_EN_MSK_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_INT_EN_MSK_WIDTH  10
#define PMB_WLAN_TIMERS2_INT_EN_MSK_SHIFT  0
#define PMB_WLAN_TIMERS2_INT_EN_MSK_SIGNED 0

#define PMB_WLAN_TIMERS2_INT_EN_RAW_MASK   0x003FF000UL
#define PMB_WLAN_TIMERS2_INT_EN_RAW_WIDTH  10
#define PMB_WLAN_TIMERS2_INT_EN_RAW_SHIFT  12
#define PMB_WLAN_TIMERS2_INT_EN_RAW_SIGNED 0

/* Register WLAN_TIMERS_INT_CLEAR (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_INT_CLEAR            0x0008
#define ABS_PMB_WLAN_TIMERS2_INT_CLEAR        0xA5024008UL

#define PMB_WLAN_TIMERS2_INT_CLEAR_MSK_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_INT_CLEAR_MSK_WIDTH  10
#define PMB_WLAN_TIMERS2_INT_CLEAR_MSK_SHIFT  0
#define PMB_WLAN_TIMERS2_INT_CLEAR_MSK_SIGNED 0

#define PMB_WLAN_TIMERS2_INT_CLEAR_RAW_MASK   0x003FF000UL
#define PMB_WLAN_TIMERS2_INT_CLEAR_RAW_WIDTH  10
#define PMB_WLAN_TIMERS2_INT_CLEAR_RAW_SHIFT  12
#define PMB_WLAN_TIMERS2_INT_CLEAR_RAW_SIGNED 0

/* Register WLAN_TIMERS_CTRL (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CTRL                 0x000C
#define ABS_PMB_WLAN_TIMERS2_CTRL             0xA502400CUL

#define PMB_WLAN_TIMERS2_SOFT_RESET_MASK      0x00000001UL
#define PMB_WLAN_TIMERS2_SOFT_RESET_WIDTH     1
#define PMB_WLAN_TIMERS2_SOFT_RESET_SHIFT     0
#define PMB_WLAN_TIMERS2_SOFT_RESET_SIGNED    0

#define PMB_WLAN_TIMERS2_TIMERS_ENABLE_MASK   0x00000002UL
#define PMB_WLAN_TIMERS2_TIMERS_ENABLE_WIDTH  1
#define PMB_WLAN_TIMERS2_TIMERS_ENABLE_SHIFT  1
#define PMB_WLAN_TIMERS2_TIMERS_ENABLE_SIGNED 0

/* Register WLAN_TIMERS_DIVIDER (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_DIVIDER                  0x0010
#define ABS_PMB_WLAN_TIMERS2_DIVIDER              0xA5024010UL

#define PMB_WLAN_TIMERS2_DIVIDER_MICRO_SEC_MASK   0x000000FFUL
#define PMB_WLAN_TIMERS2_DIVIDER_MICRO_SEC_WIDTH  8
#define PMB_WLAN_TIMERS2_DIVIDER_MICRO_SEC_SHIFT  0
#define PMB_WLAN_TIMERS2_DIVIDER_MICRO_SEC_SIGNED 0

#define PMB_WLAN_TIMERS2_DIVIDER_MILLI_SEC_MASK   0x00FFFF00UL
#define PMB_WLAN_TIMERS2_DIVIDER_MILLI_SEC_WIDTH  16
#define PMB_WLAN_TIMERS2_DIVIDER_MILLI_SEC_SHIFT  8
#define PMB_WLAN_TIMERS2_DIVIDER_MILLI_SEC_SIGNED 0

/* Register WLAN_TIMERS_TIM0 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM0               0x0020
#define ABS_PMB_WLAN_TIMERS2_TIM0           0xA5024020UL

#define PMB_WLAN_TIMERS2_INIT_TIMER0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER0_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER0_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER0_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM0 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR_TIM0          0x0024
#define ABS_PMB_WLAN_TIMERS2_CUR_TIM0      0xA5024024UL

#define PMB_WLAN_TIMERS2_CUR_TIMER0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER0_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER0_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER0_SIGNED 0

/* Register WLAN_TIMERS_CUR0 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR0              0x0024
#define ABS_PMB_WLAN_TIMERS2_CUR0          0xA5024024UL

#define PMB_WLAN_TIMERS2_CUR_TIMER0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER0_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER0_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER0_SIGNED 0

/* Register WLAN_TIMERS_CTR0 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CTR0               0x0028
#define ABS_PMB_WLAN_TIMERS2_CTR0           0xA5024028UL

#define PMB_WLAN_TIMERS2_ENABLE0_MASK       0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLE0_WIDTH      1
#define PMB_WLAN_TIMERS2_ENABLE0_SHIFT      0
#define PMB_WLAN_TIMERS2_ENABLE0_SIGNED     0

#define PMB_WLAN_TIMERS2_TIMER_MODE0_MASK   0x00000002UL
#define PMB_WLAN_TIMERS2_TIMER_MODE0_WIDTH  1
#define PMB_WLAN_TIMERS2_TIMER_MODE0_SHIFT  1
#define PMB_WLAN_TIMERS2_TIMER_MODE0_SIGNED 0

#define PMB_WLAN_TIMERS2_INT_MASK0_MASK     0x00000004UL
#define PMB_WLAN_TIMERS2_INT_MASK0_WIDTH    1
#define PMB_WLAN_TIMERS2_INT_MASK0_SHIFT    2
#define PMB_WLAN_TIMERS2_INT_MASK0_SIGNED   0

#define PMB_WLAN_TIMERS2_RES0_MASK          0x00000008UL
#define PMB_WLAN_TIMERS2_RES0_WIDTH         1
#define PMB_WLAN_TIMERS2_RES0_SHIFT         3
#define PMB_WLAN_TIMERS2_RES0_SIGNED        0

/* Register WLAN_TIMERS_TIM1 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM1               0x0030
#define ABS_PMB_WLAN_TIMERS2_TIM1           0xA5024030UL

#define PMB_WLAN_TIMERS2_INIT_TIMER1_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER1_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER1_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER1_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM1 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR_TIM1          0x0034
#define ABS_PMB_WLAN_TIMERS2_CUR_TIM1      0xA5024034UL

#define PMB_WLAN_TIMERS2_CUR_TIMER1_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER1_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER1_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER1_SIGNED 0

/* Register WLAN_TIMERS_CUR1 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR1              0x0034
#define ABS_PMB_WLAN_TIMERS2_CUR1          0xA5024034UL

#define PMB_WLAN_TIMERS2_CUR_TIMER1_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER1_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER1_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER1_SIGNED 0

/* Register WLAN_TIMERS_CTR1 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CTR1               0x0038
#define ABS_PMB_WLAN_TIMERS2_CTR1           0xA5024038UL

#define PMB_WLAN_TIMERS2_ENABLE1_MASK       0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLE1_WIDTH      1
#define PMB_WLAN_TIMERS2_ENABLE1_SHIFT      0
#define PMB_WLAN_TIMERS2_ENABLE1_SIGNED     0

#define PMB_WLAN_TIMERS2_TIMER_MODE1_MASK   0x00000002UL
#define PMB_WLAN_TIMERS2_TIMER_MODE1_WIDTH  1
#define PMB_WLAN_TIMERS2_TIMER_MODE1_SHIFT  1
#define PMB_WLAN_TIMERS2_TIMER_MODE1_SIGNED 0

#define PMB_WLAN_TIMERS2_INT_MASK1_MASK     0x00000004UL
#define PMB_WLAN_TIMERS2_INT_MASK1_WIDTH    1
#define PMB_WLAN_TIMERS2_INT_MASK1_SHIFT    2
#define PMB_WLAN_TIMERS2_INT_MASK1_SIGNED   0

#define PMB_WLAN_TIMERS2_RES1_MASK          0x00000008UL
#define PMB_WLAN_TIMERS2_RES1_WIDTH         1
#define PMB_WLAN_TIMERS2_RES1_SHIFT         3
#define PMB_WLAN_TIMERS2_RES1_SIGNED        0

/* Register WLAN_TIMERS_TIM2 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM2               0x0040
#define ABS_PMB_WLAN_TIMERS2_TIM2           0xA5024040UL

#define PMB_WLAN_TIMERS2_INIT_TIMER2_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER2_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER2_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER2_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM2 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR_TIM2          0x0044
#define ABS_PMB_WLAN_TIMERS2_CUR_TIM2      0xA5024044UL

#define PMB_WLAN_TIMERS2_CUR_TIMER2_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER2_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER2_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER2_SIGNED 0

/* Register WLAN_TIMERS_CUR2 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR2              0x0044
#define ABS_PMB_WLAN_TIMERS2_CUR2          0xA5024044UL

#define PMB_WLAN_TIMERS2_CUR_TIMER2_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER2_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER2_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER2_SIGNED 0

/* Register WLAN_TIMERS_CTR2 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CTR2               0x0048
#define ABS_PMB_WLAN_TIMERS2_CTR2           0xA5024048UL

#define PMB_WLAN_TIMERS2_ENABLE2_MASK       0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLE2_WIDTH      1
#define PMB_WLAN_TIMERS2_ENABLE2_SHIFT      0
#define PMB_WLAN_TIMERS2_ENABLE2_SIGNED     0

#define PMB_WLAN_TIMERS2_TIMER_MODE2_MASK   0x00000002UL
#define PMB_WLAN_TIMERS2_TIMER_MODE2_WIDTH  1
#define PMB_WLAN_TIMERS2_TIMER_MODE2_SHIFT  1
#define PMB_WLAN_TIMERS2_TIMER_MODE2_SIGNED 0

#define PMB_WLAN_TIMERS2_INT_MASK2_MASK     0x00000004UL
#define PMB_WLAN_TIMERS2_INT_MASK2_WIDTH    1
#define PMB_WLAN_TIMERS2_INT_MASK2_SHIFT    2
#define PMB_WLAN_TIMERS2_INT_MASK2_SIGNED   0

#define PMB_WLAN_TIMERS2_RES2_MASK          0x00000008UL
#define PMB_WLAN_TIMERS2_RES2_WIDTH         1
#define PMB_WLAN_TIMERS2_RES2_SHIFT         3
#define PMB_WLAN_TIMERS2_RES2_SIGNED        0

/* Register WLAN_TIMERS_TIM3 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM3               0x0050
#define ABS_PMB_WLAN_TIMERS2_TIM3           0xA5024050UL

#define PMB_WLAN_TIMERS2_INIT_TIMER3_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER3_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER3_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER3_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM3 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR_TIM3          0x0054
#define ABS_PMB_WLAN_TIMERS2_CUR_TIM3      0xA5024054UL

#define PMB_WLAN_TIMERS2_CUR_TIMER3_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER3_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER3_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER3_SIGNED 0

/* Register WLAN_TIMERS_CUR3 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR3              0x0054
#define ABS_PMB_WLAN_TIMERS2_CUR3          0xA5024054UL

#define PMB_WLAN_TIMERS2_CUR_TIMER3_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER3_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER3_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER3_SIGNED 0

/* Register WLAN_TIMERS_CTR3 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CTR3               0x0058
#define ABS_PMB_WLAN_TIMERS2_CTR3           0xA5024058UL

#define PMB_WLAN_TIMERS2_ENABLE3_MASK       0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLE3_WIDTH      1
#define PMB_WLAN_TIMERS2_ENABLE3_SHIFT      0
#define PMB_WLAN_TIMERS2_ENABLE3_SIGNED     0

#define PMB_WLAN_TIMERS2_TIMER_MODE3_MASK   0x00000002UL
#define PMB_WLAN_TIMERS2_TIMER_MODE3_WIDTH  1
#define PMB_WLAN_TIMERS2_TIMER_MODE3_SHIFT  1
#define PMB_WLAN_TIMERS2_TIMER_MODE3_SIGNED 0

#define PMB_WLAN_TIMERS2_INT_MASK3_MASK     0x00000004UL
#define PMB_WLAN_TIMERS2_INT_MASK3_WIDTH    1
#define PMB_WLAN_TIMERS2_INT_MASK3_SHIFT    2
#define PMB_WLAN_TIMERS2_INT_MASK3_SIGNED   0

#define PMB_WLAN_TIMERS2_RES3_MASK          0x00000008UL
#define PMB_WLAN_TIMERS2_RES3_WIDTH         1
#define PMB_WLAN_TIMERS2_RES3_SHIFT         3
#define PMB_WLAN_TIMERS2_RES3_SIGNED        0

/* Register WLAN_TIMERS_TIM4 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM4               0x0060
#define ABS_PMB_WLAN_TIMERS2_TIM4           0xA5024060UL

#define PMB_WLAN_TIMERS2_INIT_TIMER4_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER4_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER4_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER4_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM4 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR_TIM4          0x0064
#define ABS_PMB_WLAN_TIMERS2_CUR_TIM4      0xA5024064UL

#define PMB_WLAN_TIMERS2_CUR_TIMER4_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER4_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER4_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER4_SIGNED 0

/* Register WLAN_TIMERS_CUR4 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR4              0x0064
#define ABS_PMB_WLAN_TIMERS2_CUR4          0xA5024064UL

#define PMB_WLAN_TIMERS2_CUR_TIMER4_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER4_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER4_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER4_SIGNED 0

/* Register WLAN_TIMERS_CTR4 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CTR4               0x0068
#define ABS_PMB_WLAN_TIMERS2_CTR4           0xA5024068UL

#define PMB_WLAN_TIMERS2_ENABLE4_MASK       0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLE4_WIDTH      1
#define PMB_WLAN_TIMERS2_ENABLE4_SHIFT      0
#define PMB_WLAN_TIMERS2_ENABLE4_SIGNED     0

#define PMB_WLAN_TIMERS2_TIMER_MODE4_MASK   0x00000002UL
#define PMB_WLAN_TIMERS2_TIMER_MODE4_WIDTH  1
#define PMB_WLAN_TIMERS2_TIMER_MODE4_SHIFT  1
#define PMB_WLAN_TIMERS2_TIMER_MODE4_SIGNED 0

#define PMB_WLAN_TIMERS2_INT_MASK4_MASK     0x00000004UL
#define PMB_WLAN_TIMERS2_INT_MASK4_WIDTH    1
#define PMB_WLAN_TIMERS2_INT_MASK4_SHIFT    2
#define PMB_WLAN_TIMERS2_INT_MASK4_SIGNED   0

#define PMB_WLAN_TIMERS2_RES4_MASK          0x00000008UL
#define PMB_WLAN_TIMERS2_RES4_WIDTH         1
#define PMB_WLAN_TIMERS2_RES4_SHIFT         3
#define PMB_WLAN_TIMERS2_RES4_SIGNED        0

/* Register WLAN_TIMERS_TIM5 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM5               0x0070
#define ABS_PMB_WLAN_TIMERS2_TIM5           0xA5024070UL

#define PMB_WLAN_TIMERS2_INIT_TIMER5_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER5_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER5_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER5_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM5 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR_TIM5          0x0074
#define ABS_PMB_WLAN_TIMERS2_CUR_TIM5      0xA5024074UL

#define PMB_WLAN_TIMERS2_CUR_TIMER5_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER5_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER5_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER5_SIGNED 0

/* Register WLAN_TIMERS_CUR5 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR5              0x0074
#define ABS_PMB_WLAN_TIMERS2_CUR5          0xA5024074UL

#define PMB_WLAN_TIMERS2_CUR_TIMER5_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER5_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER5_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER5_SIGNED 0

/* Register WLAN_TIMERS_CTR5 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CTR5               0x0078
#define ABS_PMB_WLAN_TIMERS2_CTR5           0xA5024078UL

#define PMB_WLAN_TIMERS2_ENABLE5_MASK       0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLE5_WIDTH      1
#define PMB_WLAN_TIMERS2_ENABLE5_SHIFT      0
#define PMB_WLAN_TIMERS2_ENABLE5_SIGNED     0

#define PMB_WLAN_TIMERS2_TIMER_MODE5_MASK   0x00000002UL
#define PMB_WLAN_TIMERS2_TIMER_MODE5_WIDTH  1
#define PMB_WLAN_TIMERS2_TIMER_MODE5_SHIFT  1
#define PMB_WLAN_TIMERS2_TIMER_MODE5_SIGNED 0

#define PMB_WLAN_TIMERS2_INT_MASK5_MASK     0x00000004UL
#define PMB_WLAN_TIMERS2_INT_MASK5_WIDTH    1
#define PMB_WLAN_TIMERS2_INT_MASK5_SHIFT    2
#define PMB_WLAN_TIMERS2_INT_MASK5_SIGNED   0

#define PMB_WLAN_TIMERS2_RES5_MASK          0x00000008UL
#define PMB_WLAN_TIMERS2_RES5_WIDTH         1
#define PMB_WLAN_TIMERS2_RES5_SHIFT         3
#define PMB_WLAN_TIMERS2_RES5_SIGNED        0

/* Register WLAN_TIMERS_TIM64_LSB (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_LSB             0x0080
#define ABS_PMB_WLAN_TIMERS2_TIM64_LSB         0xA5024080UL

#define PMB_WLAN_TIMERS2_INIT_TIMER23_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER23_0_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER23_0_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER23_0_SIGNED 0

/* Register WLAN_TIMERS_TIM64_MIDSB (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_MIDSB            0x0084
#define ABS_PMB_WLAN_TIMERS2_TIM64_MIDSB        0xA5024084UL

#define PMB_WLAN_TIMERS2_INIT_TIMER47_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER47_24_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER47_24_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER47_24_SIGNED 0

/* Register WLAN_TIMERS_TIM64_MSB (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_MSB              0x0088
#define ABS_PMB_WLAN_TIMERS2_TIM64_MSB          0xA5024088UL

#define PMB_WLAN_TIMERS2_INIT_TIMER63_48_MASK   0x0000FFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER63_48_WIDTH  16
#define PMB_WLAN_TIMERS2_INIT_TIMER63_48_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER63_48_SIGNED 0

/* Register WLAN_TIMERS_TIM64_CTRL (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_CTRL                0x008C
#define ABS_PMB_WLAN_TIMERS2_TIM64_CTRL            0xA502408CUL

#define PMB_WLAN_TIMERS2_ENABLE_MASK               0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLE_WIDTH              1
#define PMB_WLAN_TIMERS2_ENABLE_SHIFT              0
#define PMB_WLAN_TIMERS2_ENABLE_SIGNED             0

#define PMB_WLAN_TIMERS2_LOAD_TIMER_MASK           0x00000002UL
#define PMB_WLAN_TIMERS2_LOAD_TIMER_WIDTH          1
#define PMB_WLAN_TIMERS2_LOAD_TIMER_SHIFT          1
#define PMB_WLAN_TIMERS2_LOAD_TIMER_SIGNED         0

#define PMB_WLAN_TIMERS2_READ_CURRENT_MASK         0x00000004UL
#define PMB_WLAN_TIMERS2_READ_CURRENT_WIDTH        1
#define PMB_WLAN_TIMERS2_READ_CURRENT_SHIFT        2
#define PMB_WLAN_TIMERS2_READ_CURRENT_SIGNED       0

#define PMB_WLAN_TIMERS2_DEBUG_READ_CURRENT_MASK   0x00000008UL
#define PMB_WLAN_TIMERS2_DEBUG_READ_CURRENT_WIDTH  1
#define PMB_WLAN_TIMERS2_DEBUG_READ_CURRENT_SHIFT  3
#define PMB_WLAN_TIMERS2_DEBUG_READ_CURRENT_SIGNED 0

/* Register WLAN_TIMERS_TIM64_1_LSB (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_1_LSB              0x0090
#define ABS_PMB_WLAN_TIMERS2_TIM64_1_LSB          0xA5024090UL

#define PMB_WLAN_TIMERS2_INIT_TIMER_1_23_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER_1_23_0_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER_1_23_0_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER_1_23_0_SIGNED 0

/* Register WLAN_TIMERS_TIM64_1_MIDSB (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_1_MIDSB             0x0094
#define ABS_PMB_WLAN_TIMERS2_TIM64_1_MIDSB         0xA5024094UL

#define PMB_WLAN_TIMERS2_INIT_TIMER_1_47_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER_1_47_24_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER_1_47_24_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER_1_47_24_SIGNED 0

/* Register WLAN_TIMERS_TIM64_1_MSB (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_1_MSB               0x0098
#define ABS_PMB_WLAN_TIMERS2_TIM64_1_MSB           0xA5024098UL

#define PMB_WLAN_TIMERS2_INIT_TIMER_1_63_48_MASK   0x0000FFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER_1_63_48_WIDTH  16
#define PMB_WLAN_TIMERS2_INIT_TIMER_1_63_48_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER_1_63_48_SIGNED 0

/* Register WLAN_TIMERS_TIM64_1_CTRL (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_1_CTRL                   0x009C
#define ABS_PMB_WLAN_TIMERS2_TIM64_1_CTRL               0xA502409CUL

#define PMB_WLAN_TIMERS2_TSF1_ENABLE_MASK               0x00000001UL
#define PMB_WLAN_TIMERS2_TSF1_ENABLE_WIDTH              1
#define PMB_WLAN_TIMERS2_TSF1_ENABLE_SHIFT              0
#define PMB_WLAN_TIMERS2_TSF1_ENABLE_SIGNED             0

#define PMB_WLAN_TIMERS2_TSF1_LOAD_TIMER_MASK           0x00000002UL
#define PMB_WLAN_TIMERS2_TSF1_LOAD_TIMER_WIDTH          1
#define PMB_WLAN_TIMERS2_TSF1_LOAD_TIMER_SHIFT          1
#define PMB_WLAN_TIMERS2_TSF1_LOAD_TIMER_SIGNED         0

#define PMB_WLAN_TIMERS2_TSF1_READ_CURRENT_MASK         0x00000004UL
#define PMB_WLAN_TIMERS2_TSF1_READ_CURRENT_WIDTH        1
#define PMB_WLAN_TIMERS2_TSF1_READ_CURRENT_SHIFT        2
#define PMB_WLAN_TIMERS2_TSF1_READ_CURRENT_SIGNED       0

#define PMB_WLAN_TIMERS2_TSF1_DEBUG_READ_CURRENT_MASK   0x00000008UL
#define PMB_WLAN_TIMERS2_TSF1_DEBUG_READ_CURRENT_WIDTH  1
#define PMB_WLAN_TIMERS2_TSF1_DEBUG_READ_CURRENT_SHIFT  3
#define PMB_WLAN_TIMERS2_TSF1_DEBUG_READ_CURRENT_SIGNED 0

/* Register WLAN_TIMERS_EDCA_CTRL (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_CTRL                               0x00A0
#define ABS_PMB_WLAN_TIMERS2_EDCA_CTRL                           0xA50240A0UL

#define PMB_WLAN_TIMERS2_AC0_CHANNEL_CONTENTION_ENABLE_MASK      0x00000001UL
#define PMB_WLAN_TIMERS2_AC0_CHANNEL_CONTENTION_ENABLE_WIDTH     1
#define PMB_WLAN_TIMERS2_AC0_CHANNEL_CONTENTION_ENABLE_SHIFT     0
#define PMB_WLAN_TIMERS2_AC0_CHANNEL_CONTENTION_ENABLE_SIGNED    0

#define PMB_WLAN_TIMERS2_AC1_CHANNEL_CONTENTION_ENABLE_MASK      0x00000002UL
#define PMB_WLAN_TIMERS2_AC1_CHANNEL_CONTENTION_ENABLE_WIDTH     1
#define PMB_WLAN_TIMERS2_AC1_CHANNEL_CONTENTION_ENABLE_SHIFT     1
#define PMB_WLAN_TIMERS2_AC1_CHANNEL_CONTENTION_ENABLE_SIGNED    0

#define PMB_WLAN_TIMERS2_AC2_CHANNEL_CONTENTION_ENABLE_MASK      0x00000004UL
#define PMB_WLAN_TIMERS2_AC2_CHANNEL_CONTENTION_ENABLE_WIDTH     1
#define PMB_WLAN_TIMERS2_AC2_CHANNEL_CONTENTION_ENABLE_SHIFT     2
#define PMB_WLAN_TIMERS2_AC2_CHANNEL_CONTENTION_ENABLE_SIGNED    0

#define PMB_WLAN_TIMERS2_AC3_CHANNEL_CONTENTION_ENABLE_MASK      0x00000008UL
#define PMB_WLAN_TIMERS2_AC3_CHANNEL_CONTENTION_ENABLE_WIDTH     1
#define PMB_WLAN_TIMERS2_AC3_CHANNEL_CONTENTION_ENABLE_SHIFT     3
#define PMB_WLAN_TIMERS2_AC3_CHANNEL_CONTENTION_ENABLE_SIGNED    0

#define PMB_WLAN_TIMERS2_BEACON_CHANNEL_CONTENTION_ENABLE_MASK   0x00000010UL
#define PMB_WLAN_TIMERS2_BEACON_CHANNEL_CONTENTION_ENABLE_WIDTH  1
#define PMB_WLAN_TIMERS2_BEACON_CHANNEL_CONTENTION_ENABLE_SHIFT  4
#define PMB_WLAN_TIMERS2_BEACON_CHANNEL_CONTENTION_ENABLE_SIGNED 0

#define PMB_WLAN_TIMERS2_EIFS_OR_DIFS_SELECTION_MASK             0x00000020UL
#define PMB_WLAN_TIMERS2_EIFS_OR_DIFS_SELECTION_WIDTH            1
#define PMB_WLAN_TIMERS2_EIFS_OR_DIFS_SELECTION_SHIFT            5
#define PMB_WLAN_TIMERS2_EIFS_OR_DIFS_SELECTION_SIGNED           0

#define PMB_WLAN_TIMERS2_EDCA_FSM_SW_RESET_MASK                  0x00000040UL
#define PMB_WLAN_TIMERS2_EDCA_FSM_SW_RESET_WIDTH                 1
#define PMB_WLAN_TIMERS2_EDCA_FSM_SW_RESET_SHIFT                 6
#define PMB_WLAN_TIMERS2_EDCA_FSM_SW_RESET_SIGNED                0

#define PMB_WLAN_TIMERS2_BACK_OFF_METHOD_MASK                    0x00000100UL
#define PMB_WLAN_TIMERS2_BACK_OFF_METHOD_WIDTH                   1
#define PMB_WLAN_TIMERS2_BACK_OFF_METHOD_SHIFT                   8
#define PMB_WLAN_TIMERS2_BACK_OFF_METHOD_SIGNED                  0

/* Register WLAN_TIMERS_NAV (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_NAV                 0x00A4
#define ABS_PMB_WLAN_TIMERS2_NAV             0xA50240A4UL

#define PMB_WLAN_TIMERS2_INTERNAL_NAV_MASK   0x0000FFFFUL
#define PMB_WLAN_TIMERS2_INTERNAL_NAV_WIDTH  16
#define PMB_WLAN_TIMERS2_INTERNAL_NAV_SHIFT  0
#define PMB_WLAN_TIMERS2_INTERNAL_NAV_SIGNED 0

/* Register WLAN_TIMERS_SLOT (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_SLOT             0x00A8
#define ABS_PMB_WLAN_TIMERS2_SLOT         0xA50240A8UL

#define PMB_WLAN_TIMERS2_SLOT_TIME_MASK   0x0000003FUL
#define PMB_WLAN_TIMERS2_SLOT_TIME_WIDTH  6
#define PMB_WLAN_TIMERS2_SLOT_TIME_SHIFT  0
#define PMB_WLAN_TIMERS2_SLOT_TIME_SIGNED 0

/* Register WLAN_TIMERS_EIFS (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EIFS        0x00AC
#define ABS_PMB_WLAN_TIMERS2_EIFS    0xA50240ACUL

#define PMB_WLAN_TIMERS2_EIFS_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_EIFS_WIDTH  10
#define PMB_WLAN_TIMERS2_EIFS_SHIFT  0
#define PMB_WLAN_TIMERS2_EIFS_SIGNED 0

/* Register WLAN_TIMERS_DIFS0 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_DIFS0        0x00B0
#define ABS_PMB_WLAN_TIMERS2_DIFS0    0xA50240B0UL

#define PMB_WLAN_TIMERS2_DIFS0_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_DIFS0_WIDTH  10
#define PMB_WLAN_TIMERS2_DIFS0_SHIFT  0
#define PMB_WLAN_TIMERS2_DIFS0_SIGNED 0

/* Register WLAN_TIMERS_DIFS1 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_DIFS1        0x00B4
#define ABS_PMB_WLAN_TIMERS2_DIFS1    0xA50240B4UL

#define PMB_WLAN_TIMERS2_DIFS1_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_DIFS1_WIDTH  10
#define PMB_WLAN_TIMERS2_DIFS1_SHIFT  0
#define PMB_WLAN_TIMERS2_DIFS1_SIGNED 0

/* Register WLAN_TIMERS_DIFS2 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_DIFS2        0x00B8
#define ABS_PMB_WLAN_TIMERS2_DIFS2    0xA50240B8UL

#define PMB_WLAN_TIMERS2_DIFS2_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_DIFS2_WIDTH  10
#define PMB_WLAN_TIMERS2_DIFS2_SHIFT  0
#define PMB_WLAN_TIMERS2_DIFS2_SIGNED 0

/* Register WLAN_TIMERS_DIFS3 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_DIFS3        0x00BC
#define ABS_PMB_WLAN_TIMERS2_DIFS3    0xA50240BCUL

#define PMB_WLAN_TIMERS2_DIFS3_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_DIFS3_WIDTH  10
#define PMB_WLAN_TIMERS2_DIFS3_SHIFT  0
#define PMB_WLAN_TIMERS2_DIFS3_SIGNED 0

/* Register WLAN_TIMERS_BACKOFF0 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_BACKOFF0        0x00C0
#define ABS_PMB_WLAN_TIMERS2_BACKOFF0    0xA50240C0UL

#define PMB_WLAN_TIMERS2_BACKOFF0_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_BACKOFF0_WIDTH  10
#define PMB_WLAN_TIMERS2_BACKOFF0_SHIFT  0
#define PMB_WLAN_TIMERS2_BACKOFF0_SIGNED 0

/* Register WLAN_TIMERS_BACKOFF1 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_BACKOFF1        0x00C4
#define ABS_PMB_WLAN_TIMERS2_BACKOFF1    0xA50240C4UL

#define PMB_WLAN_TIMERS2_BACKOFF1_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_BACKOFF1_WIDTH  10
#define PMB_WLAN_TIMERS2_BACKOFF1_SHIFT  0
#define PMB_WLAN_TIMERS2_BACKOFF1_SIGNED 0

/* Register WLAN_TIMERS_BACKOFF2 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_BACKOFF2        0x00C8
#define ABS_PMB_WLAN_TIMERS2_BACKOFF2    0xA50240C8UL

#define PMB_WLAN_TIMERS2_BACKOFF2_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_BACKOFF2_WIDTH  10
#define PMB_WLAN_TIMERS2_BACKOFF2_SHIFT  0
#define PMB_WLAN_TIMERS2_BACKOFF2_SIGNED 0

/* Register WLAN_TIMERS_BACKOFF3 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_BACKOFF3        0x00CC
#define ABS_PMB_WLAN_TIMERS2_BACKOFF3    0xA50240CCUL

#define PMB_WLAN_TIMERS2_BACKOFF3_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_BACKOFF3_WIDTH  10
#define PMB_WLAN_TIMERS2_BACKOFF3_SHIFT  0
#define PMB_WLAN_TIMERS2_BACKOFF3_SIGNED 0

/* Register WLAN_TIMERS_BEACON_DIFS (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_BEACON_DIFS        0x00D0
#define ABS_PMB_WLAN_TIMERS2_BEACON_DIFS    0xA50240D0UL

#define PMB_WLAN_TIMERS2_BEACON_DIFS_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_BEACON_DIFS_WIDTH  10
#define PMB_WLAN_TIMERS2_BEACON_DIFS_SHIFT  0
#define PMB_WLAN_TIMERS2_BEACON_DIFS_SIGNED 0

/* Register WLAN_TIMERS_BEACON_BACKOFF (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_BEACON_BACKOFF        0x00D4
#define ABS_PMB_WLAN_TIMERS2_BEACON_BACKOFF    0xA50240D4UL

#define PMB_WLAN_TIMERS2_BEACON_BACKOFF_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_BEACON_BACKOFF_WIDTH  10
#define PMB_WLAN_TIMERS2_BEACON_BACKOFF_SHIFT  0
#define PMB_WLAN_TIMERS2_BEACON_BACKOFF_SIGNED 0

/* Register WLAN_TIMERS_COMP (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_COMP        0x00D8
#define ABS_PMB_WLAN_TIMERS2_COMP    0xA50240D8UL

#define PMB_WLAN_TIMERS2_COMP_MASK   0x0000003FUL
#define PMB_WLAN_TIMERS2_COMP_WIDTH  6
#define PMB_WLAN_TIMERS2_COMP_SHIFT  0
#define PMB_WLAN_TIMERS2_COMP_SIGNED 0

/* Register WLAN_TIMERS_SIFS_NAV_EXPIRY (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_SIFS_NAV_EXPIRY        0x00DC
#define ABS_PMB_WLAN_TIMERS2_SIFS_NAV_EXPIRY    0xA50240DCUL

#define PMB_WLAN_TIMERS2_SIFS_NAV_EXPIRY_MASK   0x00000FFFUL
#define PMB_WLAN_TIMERS2_SIFS_NAV_EXPIRY_WIDTH  12
#define PMB_WLAN_TIMERS2_SIFS_NAV_EXPIRY_SHIFT  0
#define PMB_WLAN_TIMERS2_SIFS_NAV_EXPIRY_SIGNED 0

/* Register WLAN_TIMERS_SIFS_HDR_SUCCESS (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_SIFS_HDR_SUCCESS        0x00E0
#define ABS_PMB_WLAN_TIMERS2_SIFS_HDR_SUCCESS    0xA50240E0UL

#define PMB_WLAN_TIMERS2_SIFS_HDR_SUCCESS_MASK   0x00000FFFUL
#define PMB_WLAN_TIMERS2_SIFS_HDR_SUCCESS_WIDTH  12
#define PMB_WLAN_TIMERS2_SIFS_HDR_SUCCESS_SHIFT  0
#define PMB_WLAN_TIMERS2_SIFS_HDR_SUCCESS_SIGNED 0

/* Register WLAN_TIMERS_SIFS_HDR_FAIL (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_SIFS_HDR_FAIL        0x00E4
#define ABS_PMB_WLAN_TIMERS2_SIFS_HDR_FAIL    0xA50240E4UL

#define PMB_WLAN_TIMERS2_SIFS_HDR_FAIL_MASK   0x00000FFFUL
#define PMB_WLAN_TIMERS2_SIFS_HDR_FAIL_WIDTH  12
#define PMB_WLAN_TIMERS2_SIFS_HDR_FAIL_SHIFT  0
#define PMB_WLAN_TIMERS2_SIFS_HDR_FAIL_SIGNED 0

/* Register WLAN_TIMERS_CHANNEL_MONITOR (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CHANNEL_MONITOR        0x00E8
#define ABS_PMB_WLAN_TIMERS2_CHANNEL_MONITOR    0xA50240E8UL

#define PMB_WLAN_TIMERS2_CHANNEL_MONITOR_MASK   0x000FFFFFUL
#define PMB_WLAN_TIMERS2_CHANNEL_MONITOR_WIDTH  20
#define PMB_WLAN_TIMERS2_CHANNEL_MONITOR_SHIFT  0
#define PMB_WLAN_TIMERS2_CHANNEL_MONITOR_SIGNED 0

/* Register WLAN_TIMERS_DIFS_COUNTER_0_1 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_DIFS_COUNTER_0_1               0x00EC
#define ABS_PMB_WLAN_TIMERS2_DIFS_COUNTER_0_1           0xA50240ECUL

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_0_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_0_WIDTH  10
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_0_SHIFT  0
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_0_SIGNED 0

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_1_MASK   0x003FF000UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_1_WIDTH  10
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_1_SHIFT  12
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_1_SIGNED 0

/* Register WLAN_TIMERS_DIFS_COUNTER_2_3 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_DIFS_COUNTER_2_3               0x00F0
#define ABS_PMB_WLAN_TIMERS2_DIFS_COUNTER_2_3           0xA50240F0UL

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_2_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_2_WIDTH  10
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_2_SHIFT  0
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_2_SIGNED 0

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_3_MASK   0x003FF000UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_3_WIDTH  10
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_3_SHIFT  12
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_3_SIGNED 0

/* Register WLAN_TIMERS_DIFS_COUNTER_BEACON (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_DIFS_COUNTER_BEACON                 0x00F4
#define ABS_PMB_WLAN_TIMERS2_DIFS_COUNTER_BEACON             0xA50240F4UL

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_BEACON_MASK   0x000003FFUL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_BEACON_WIDTH  10
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_BEACON_SHIFT  0
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_AC_COUNTER_BEACON_SIGNED 0

/* Register WLAN_TIMERS_SIFS_COUNTER (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_SIFS_COUNTER              0x00F8
#define ABS_PMB_WLAN_TIMERS2_SIFS_COUNTER          0xA50240F8UL

#define PMB_WLAN_TIMERS2_DEBUG_SIFS_COUNTER_MASK   0x00000FFFUL
#define PMB_WLAN_TIMERS2_DEBUG_SIFS_COUNTER_WIDTH  12
#define PMB_WLAN_TIMERS2_DEBUG_SIFS_COUNTER_SHIFT  0
#define PMB_WLAN_TIMERS2_DEBUG_SIFS_COUNTER_SIGNED 0

/* Register WLAN_TIMERS_CLK_DIV (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CLK_DIV          0x00FC
#define ABS_PMB_WLAN_TIMERS2_CLK_DIV      0xA50240FCUL

#define PMB_WLAN_TIMERS2_CLK_DIV_M_MASK   0x0000FF00UL
#define PMB_WLAN_TIMERS2_CLK_DIV_M_WIDTH  8
#define PMB_WLAN_TIMERS2_CLK_DIV_M_SHIFT  8
#define PMB_WLAN_TIMERS2_CLK_DIV_M_SIGNED 0

#define PMB_WLAN_TIMERS2_CLK_DIV_N_MASK   0x00FF0000UL
#define PMB_WLAN_TIMERS2_CLK_DIV_N_WIDTH  8
#define PMB_WLAN_TIMERS2_CLK_DIV_N_SHIFT  16
#define PMB_WLAN_TIMERS2_CLK_DIV_N_SIGNED 0

/* Register WLAN_TIMERS_TIM6 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM6               0x0100
#define ABS_PMB_WLAN_TIMERS2_TIM6           0xA5024100UL

#define PMB_WLAN_TIMERS2_INIT_TIMER6_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER6_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER6_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER6_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM6 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR_TIM6          0x0104
#define ABS_PMB_WLAN_TIMERS2_CUR_TIM6      0xA5024104UL

#define PMB_WLAN_TIMERS2_CUR_TIMER6_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER6_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER6_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER6_SIGNED 0

/* Register WLAN_TIMERS_CUR6 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR6              0x0104
#define ABS_PMB_WLAN_TIMERS2_CUR6          0xA5024104UL

#define PMB_WLAN_TIMERS2_CUR_TIMER6_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER6_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER6_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER6_SIGNED 0

/* Register WLAN_TIMERS_CTR6 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CTR6               0x0108
#define ABS_PMB_WLAN_TIMERS2_CTR6           0xA5024108UL

#define PMB_WLAN_TIMERS2_ENABLE6_MASK       0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLE6_WIDTH      1
#define PMB_WLAN_TIMERS2_ENABLE6_SHIFT      0
#define PMB_WLAN_TIMERS2_ENABLE6_SIGNED     0

#define PMB_WLAN_TIMERS2_TIMER_MODE6_MASK   0x00000002UL
#define PMB_WLAN_TIMERS2_TIMER_MODE6_WIDTH  1
#define PMB_WLAN_TIMERS2_TIMER_MODE6_SHIFT  1
#define PMB_WLAN_TIMERS2_TIMER_MODE6_SIGNED 0

#define PMB_WLAN_TIMERS2_INT_MASK6_MASK     0x00000004UL
#define PMB_WLAN_TIMERS2_INT_MASK6_WIDTH    1
#define PMB_WLAN_TIMERS2_INT_MASK6_SHIFT    2
#define PMB_WLAN_TIMERS2_INT_MASK6_SIGNED   0

#define PMB_WLAN_TIMERS2_RES6_MASK          0x00000008UL
#define PMB_WLAN_TIMERS2_RES6_WIDTH         1
#define PMB_WLAN_TIMERS2_RES6_SHIFT         3
#define PMB_WLAN_TIMERS2_RES6_SIGNED        0

/* Register WLAN_TIMERS_FCS_FAIL_SIFS_COUNTER (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_FCS_FAIL_SIFS_COUNTER              0x010C
#define ABS_PMB_WLAN_TIMERS2_FCS_FAIL_SIFS_COUNTER          0xA502410CUL

#define PMB_WLAN_TIMERS2_DEBUG_FCS_FAIL_SIFS_COUNTER_MASK   0x00000FFFUL
#define PMB_WLAN_TIMERS2_DEBUG_FCS_FAIL_SIFS_COUNTER_WIDTH  12
#define PMB_WLAN_TIMERS2_DEBUG_FCS_FAIL_SIFS_COUNTER_SHIFT  0
#define PMB_WLAN_TIMERS2_DEBUG_FCS_FAIL_SIFS_COUNTER_SIGNED 0

/* Register WLAN_TIMERS_TIM7 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM7               0x0110
#define ABS_PMB_WLAN_TIMERS2_TIM7           0xA5024110UL

#define PMB_WLAN_TIMERS2_INIT_TIMER7_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER7_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER7_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER7_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM7 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR_TIM7          0x0114
#define ABS_PMB_WLAN_TIMERS2_CUR_TIM7      0xA5024114UL

#define PMB_WLAN_TIMERS2_CUR_TIMER7_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER7_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER7_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER7_SIGNED 0

/* Register WLAN_TIMERS_CUR7 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR7              0x0114
#define ABS_PMB_WLAN_TIMERS2_CUR7          0xA5024114UL

#define PMB_WLAN_TIMERS2_CUR_TIMER7_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER7_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER7_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER7_SIGNED 0

/* Register WLAN_TIMERS_CTR7 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CTR7               0x0118
#define ABS_PMB_WLAN_TIMERS2_CTR7           0xA5024118UL

#define PMB_WLAN_TIMERS2_ENABLE7_MASK       0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLE7_WIDTH      1
#define PMB_WLAN_TIMERS2_ENABLE7_SHIFT      0
#define PMB_WLAN_TIMERS2_ENABLE7_SIGNED     0

#define PMB_WLAN_TIMERS2_TIMER_MODE7_MASK   0x00000002UL
#define PMB_WLAN_TIMERS2_TIMER_MODE7_WIDTH  1
#define PMB_WLAN_TIMERS2_TIMER_MODE7_SHIFT  1
#define PMB_WLAN_TIMERS2_TIMER_MODE7_SIGNED 0

#define PMB_WLAN_TIMERS2_INT_MASK7_MASK     0x00000004UL
#define PMB_WLAN_TIMERS2_INT_MASK7_WIDTH    1
#define PMB_WLAN_TIMERS2_INT_MASK7_SHIFT    2
#define PMB_WLAN_TIMERS2_INT_MASK7_SIGNED   0

#define PMB_WLAN_TIMERS2_RES7_MASK          0x00000008UL
#define PMB_WLAN_TIMERS2_RES7_WIDTH         1
#define PMB_WLAN_TIMERS2_RES7_SHIFT         3
#define PMB_WLAN_TIMERS2_RES7_SIGNED        0

/* Register WLAN_TIMERS_EXTERNAL_NAV (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EXTERNAL_NAV        0x011C
#define ABS_PMB_WLAN_TIMERS2_EXTERNAL_NAV    0xA502411CUL

#define PMB_WLAN_TIMERS2_EXTERNAL_NAV_MASK   0x0000FFFFUL
#define PMB_WLAN_TIMERS2_EXTERNAL_NAV_WIDTH  16
#define PMB_WLAN_TIMERS2_EXTERNAL_NAV_SHIFT  0
#define PMB_WLAN_TIMERS2_EXTERNAL_NAV_SIGNED 0

/* Register WLAN_TIMERS_TIM8 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM8               0x0120
#define ABS_PMB_WLAN_TIMERS2_TIM8           0xA5024120UL

#define PMB_WLAN_TIMERS2_INIT_TIMER8_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER8_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER8_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER8_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM8 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR_TIM8          0x0124
#define ABS_PMB_WLAN_TIMERS2_CUR_TIM8      0xA5024124UL

#define PMB_WLAN_TIMERS2_CUR_TIMER8_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER8_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER8_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER8_SIGNED 0

/* Register WLAN_TIMERS_CUR8 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR8              0x0124
#define ABS_PMB_WLAN_TIMERS2_CUR8          0xA5024124UL

#define PMB_WLAN_TIMERS2_CUR_TIMER8_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER8_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER8_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER8_SIGNED 0

/* Register WLAN_TIMERS_CTR8 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CTR8               0x0128
#define ABS_PMB_WLAN_TIMERS2_CTR8           0xA5024128UL

#define PMB_WLAN_TIMERS2_ENABLE8_MASK       0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLE8_WIDTH      1
#define PMB_WLAN_TIMERS2_ENABLE8_SHIFT      0
#define PMB_WLAN_TIMERS2_ENABLE8_SIGNED     0

#define PMB_WLAN_TIMERS2_TIMER_MODE8_MASK   0x00000002UL
#define PMB_WLAN_TIMERS2_TIMER_MODE8_WIDTH  1
#define PMB_WLAN_TIMERS2_TIMER_MODE8_SHIFT  1
#define PMB_WLAN_TIMERS2_TIMER_MODE8_SIGNED 0

#define PMB_WLAN_TIMERS2_INT_MASK8_MASK     0x00000004UL
#define PMB_WLAN_TIMERS2_INT_MASK8_WIDTH    1
#define PMB_WLAN_TIMERS2_INT_MASK8_SHIFT    2
#define PMB_WLAN_TIMERS2_INT_MASK8_SIGNED   0

#define PMB_WLAN_TIMERS2_RES8_MASK          0x00000008UL
#define PMB_WLAN_TIMERS2_RES8_WIDTH         1
#define PMB_WLAN_TIMERS2_RES8_SHIFT         3
#define PMB_WLAN_TIMERS2_RES8_SIGNED        0

/* Register WLAN_TIMERS_TIM9 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM9               0x0130
#define ABS_PMB_WLAN_TIMERS2_TIM9           0xA5024130UL

#define PMB_WLAN_TIMERS2_INIT_TIMER9_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER9_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER9_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER9_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM9 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR_TIM9          0x0134
#define ABS_PMB_WLAN_TIMERS2_CUR_TIM9      0xA5024134UL

#define PMB_WLAN_TIMERS2_CUR_TIMER9_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER9_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER9_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER9_SIGNED 0

/* Register WLAN_TIMERS_CUR9 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CUR9              0x0134
#define ABS_PMB_WLAN_TIMERS2_CUR9          0xA5024134UL

#define PMB_WLAN_TIMERS2_CUR_TIMER9_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER9_WIDTH  24
#define PMB_WLAN_TIMERS2_CUR_TIMER9_SHIFT  0
#define PMB_WLAN_TIMERS2_CUR_TIMER9_SIGNED 0

/* Register WLAN_TIMERS_CTR9 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_CTR9               0x0138
#define ABS_PMB_WLAN_TIMERS2_CTR9           0xA5024138UL

#define PMB_WLAN_TIMERS2_ENABLE9_MASK       0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLE9_WIDTH      1
#define PMB_WLAN_TIMERS2_ENABLE9_SHIFT      0
#define PMB_WLAN_TIMERS2_ENABLE9_SIGNED     0

#define PMB_WLAN_TIMERS2_TIMER_MODE9_MASK   0x00000002UL
#define PMB_WLAN_TIMERS2_TIMER_MODE9_WIDTH  1
#define PMB_WLAN_TIMERS2_TIMER_MODE9_SHIFT  1
#define PMB_WLAN_TIMERS2_TIMER_MODE9_SIGNED 0

#define PMB_WLAN_TIMERS2_INT_MASK9_MASK     0x00000004UL
#define PMB_WLAN_TIMERS2_INT_MASK9_WIDTH    1
#define PMB_WLAN_TIMERS2_INT_MASK9_SHIFT    2
#define PMB_WLAN_TIMERS2_INT_MASK9_SIGNED   0

#define PMB_WLAN_TIMERS2_RES9_MASK          0x00000008UL
#define PMB_WLAN_TIMERS2_RES9_WIDTH         1
#define PMB_WLAN_TIMERS2_RES9_SHIFT         3
#define PMB_WLAN_TIMERS2_RES9_SIGNED        0

/* Register WLAN_PSMP_TIMER_TIM (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_WLAN_PSMP_TIMER_TIM     0x0140
#define ABS_PMB_WLAN_TIMERS2_WLAN_PSMP_TIMER_TIM 0xA5024140UL

#define PMB_WLAN_TIMERS2_TARGET_PSMP_TIME_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_TARGET_PSMP_TIME_WIDTH  24
#define PMB_WLAN_TIMERS2_TARGET_PSMP_TIME_SHIFT  0
#define PMB_WLAN_TIMERS2_TARGET_PSMP_TIME_SIGNED 0

/* Register WLAN_PSMP_TIMER_CUR (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_WLAN_PSMP_TIMER_CUR     0x0144
#define ABS_PMB_WLAN_TIMERS2_WLAN_PSMP_TIMER_CUR 0xA5024144UL

#define PMB_WLAN_TIMERS2_PSMP_CUR_TIME_MASK      0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_PSMP_CUR_TIME_WIDTH     24
#define PMB_WLAN_TIMERS2_PSMP_CUR_TIME_SHIFT     0
#define PMB_WLAN_TIMERS2_PSMP_CUR_TIME_SIGNED    0

/* Register WLAN_PSMP_TIMER_CTRL (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_WLAN_PSMP_TIMER_CTRL     0x0148
#define ABS_PMB_WLAN_TIMERS2_WLAN_PSMP_TIMER_CTRL 0xA5024148UL

#define PMB_WLAN_TIMERS2_ENABLEPSMP_MASK          0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLEPSMP_WIDTH         1
#define PMB_WLAN_TIMERS2_ENABLEPSMP_SHIFT         0
#define PMB_WLAN_TIMERS2_ENABLEPSMP_SIGNED        0

#define PMB_WLAN_TIMERS2_INT_MASK_PSMP_MASK       0x00000002UL
#define PMB_WLAN_TIMERS2_INT_MASK_PSMP_WIDTH      1
#define PMB_WLAN_TIMERS2_INT_MASK_PSMP_SHIFT      1
#define PMB_WLAN_TIMERS2_INT_MASK_PSMP_SIGNED     0

#define PMB_WLAN_TIMERS2_RESPSMP_MASK             0x00000004UL
#define PMB_WLAN_TIMERS2_RESPSMP_WIDTH            1
#define PMB_WLAN_TIMERS2_RESPSMP_SHIFT            2
#define PMB_WLAN_TIMERS2_RESPSMP_SIGNED           0

#define PMB_WLAN_TIMERS2_RESET_PSMP_TIMER_MASK    0x00000008UL
#define PMB_WLAN_TIMERS2_RESET_PSMP_TIMER_WIDTH   1
#define PMB_WLAN_TIMERS2_RESET_PSMP_TIMER_SHIFT   3
#define PMB_WLAN_TIMERS2_RESET_PSMP_TIMER_SIGNED  0

/* Register WLAN_PSMP_TIMER_INITIAL_VALUE (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_WLAN_PSMP_TIMER_INITIAL_VALUE     0x014C
#define ABS_PMB_WLAN_TIMERS2_WLAN_PSMP_TIMER_INITIAL_VALUE 0xA502414CUL

#define PMB_WLAN_TIMERS2_PSMP_INIT_VALUE_MASK              0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_PSMP_INIT_VALUE_WIDTH             24
#define PMB_WLAN_TIMERS2_PSMP_INIT_VALUE_SHIFT             0
#define PMB_WLAN_TIMERS2_PSMP_INIT_VALUE_SIGNED            0

/* Register WLAN_TIMERS_EDCA_CTRL_AC0 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_CTRL_AC0               0x0150
#define ABS_PMB_WLAN_TIMERS2_EDCA_CTRL_AC0           0xA5024150UL

#define PMB_WLAN_TIMERS2_ENABLEAC0_11N_MASK          0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLEAC0_11N_WIDTH         1
#define PMB_WLAN_TIMERS2_ENABLEAC0_11N_SHIFT         0
#define PMB_WLAN_TIMERS2_ENABLEAC0_11N_SIGNED        0

#define PMB_WLAN_TIMERS2_BW_SEL_AC0_MASK             0x00000006UL
#define PMB_WLAN_TIMERS2_BW_SEL_AC0_WIDTH            2
#define PMB_WLAN_TIMERS2_BW_SEL_AC0_SHIFT            1
#define PMB_WLAN_TIMERS2_BW_SEL_AC0_SIGNED           0

#define PMB_WLAN_TIMERS2_CONTENTION_START_AC0_MASK   0x00000008UL
#define PMB_WLAN_TIMERS2_CONTENTION_START_AC0_WIDTH  1
#define PMB_WLAN_TIMERS2_CONTENTION_START_AC0_SHIFT  3
#define PMB_WLAN_TIMERS2_CONTENTION_START_AC0_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_AC0 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_SECDIFS_AC0     0x0154
#define ABS_PMB_WLAN_TIMERS2_SECDIFS_AC0 0xA5024154UL

#define PMB_WLAN_TIMERS2_DIFSAC0_MASK    0x000003FFUL
#define PMB_WLAN_TIMERS2_DIFSAC0_WIDTH   10
#define PMB_WLAN_TIMERS2_DIFSAC0_SHIFT   0
#define PMB_WLAN_TIMERS2_DIFSAC0_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CTRL_AC1 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_CTRL_AC1               0x0158
#define ABS_PMB_WLAN_TIMERS2_EDCA_CTRL_AC1           0xA5024158UL

#define PMB_WLAN_TIMERS2_ENABLEAC1_11N_MASK          0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLEAC1_11N_WIDTH         1
#define PMB_WLAN_TIMERS2_ENABLEAC1_11N_SHIFT         0
#define PMB_WLAN_TIMERS2_ENABLEAC1_11N_SIGNED        0

#define PMB_WLAN_TIMERS2_BW_SEL_AC1_MASK             0x00000006UL
#define PMB_WLAN_TIMERS2_BW_SEL_AC1_WIDTH            2
#define PMB_WLAN_TIMERS2_BW_SEL_AC1_SHIFT            1
#define PMB_WLAN_TIMERS2_BW_SEL_AC1_SIGNED           0

#define PMB_WLAN_TIMERS2_CONTENTION_START_AC1_MASK   0x00000008UL
#define PMB_WLAN_TIMERS2_CONTENTION_START_AC1_WIDTH  1
#define PMB_WLAN_TIMERS2_CONTENTION_START_AC1_SHIFT  3
#define PMB_WLAN_TIMERS2_CONTENTION_START_AC1_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_AC1 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_SECDIFS_AC1     0x015C
#define ABS_PMB_WLAN_TIMERS2_SECDIFS_AC1 0xA502415CUL

#define PMB_WLAN_TIMERS2_DIFSAC1_MASK    0x000003FFUL
#define PMB_WLAN_TIMERS2_DIFSAC1_WIDTH   10
#define PMB_WLAN_TIMERS2_DIFSAC1_SHIFT   0
#define PMB_WLAN_TIMERS2_DIFSAC1_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CTRL_AC2 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_CTRL_AC2               0x0160
#define ABS_PMB_WLAN_TIMERS2_EDCA_CTRL_AC2           0xA5024160UL

#define PMB_WLAN_TIMERS2_ENABLEAC2_11N_MASK          0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLEAC2_11N_WIDTH         1
#define PMB_WLAN_TIMERS2_ENABLEAC2_11N_SHIFT         0
#define PMB_WLAN_TIMERS2_ENABLEAC2_11N_SIGNED        0

#define PMB_WLAN_TIMERS2_BW_SEL_AC2_MASK             0x00000006UL
#define PMB_WLAN_TIMERS2_BW_SEL_AC2_WIDTH            2
#define PMB_WLAN_TIMERS2_BW_SEL_AC2_SHIFT            1
#define PMB_WLAN_TIMERS2_BW_SEL_AC2_SIGNED           0

#define PMB_WLAN_TIMERS2_CONTENTION_START_AC2_MASK   0x00000008UL
#define PMB_WLAN_TIMERS2_CONTENTION_START_AC2_WIDTH  1
#define PMB_WLAN_TIMERS2_CONTENTION_START_AC2_SHIFT  3
#define PMB_WLAN_TIMERS2_CONTENTION_START_AC2_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_AC2 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_SECDIFS_AC2     0x0164
#define ABS_PMB_WLAN_TIMERS2_SECDIFS_AC2 0xA5024164UL

#define PMB_WLAN_TIMERS2_DIFSAC2_MASK    0x000003FFUL
#define PMB_WLAN_TIMERS2_DIFSAC2_WIDTH   10
#define PMB_WLAN_TIMERS2_DIFSAC2_SHIFT   0
#define PMB_WLAN_TIMERS2_DIFSAC2_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CTRL_AC3 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_CTRL_AC3               0x0168
#define ABS_PMB_WLAN_TIMERS2_EDCA_CTRL_AC3           0xA5024168UL

#define PMB_WLAN_TIMERS2_ENABLEAC3_11N_MASK          0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLEAC3_11N_WIDTH         1
#define PMB_WLAN_TIMERS2_ENABLEAC3_11N_SHIFT         0
#define PMB_WLAN_TIMERS2_ENABLEAC3_11N_SIGNED        0

#define PMB_WLAN_TIMERS2_BW_SEL_AC3_MASK             0x00000006UL
#define PMB_WLAN_TIMERS2_BW_SEL_AC3_WIDTH            2
#define PMB_WLAN_TIMERS2_BW_SEL_AC3_SHIFT            1
#define PMB_WLAN_TIMERS2_BW_SEL_AC3_SIGNED           0

#define PMB_WLAN_TIMERS2_CONTENTION_START_AC3_MASK   0x00000008UL
#define PMB_WLAN_TIMERS2_CONTENTION_START_AC3_WIDTH  1
#define PMB_WLAN_TIMERS2_CONTENTION_START_AC3_SHIFT  3
#define PMB_WLAN_TIMERS2_CONTENTION_START_AC3_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_AC3 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_SECDIFS_AC3     0x016C
#define ABS_PMB_WLAN_TIMERS2_SECDIFS_AC3 0xA502416CUL

#define PMB_WLAN_TIMERS2_DIFSAC3_MASK    0x000003FFUL
#define PMB_WLAN_TIMERS2_DIFSAC3_WIDTH   10
#define PMB_WLAN_TIMERS2_DIFSAC3_SHIFT   0
#define PMB_WLAN_TIMERS2_DIFSAC3_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CTRL_BEACON (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_CTRL_BEACON               0x0170
#define ABS_PMB_WLAN_TIMERS2_EDCA_CTRL_BEACON           0xA5024170UL

#define PMB_WLAN_TIMERS2_ENABLE_BEACON_11N_MASK         0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLE_BEACON_11N_WIDTH        1
#define PMB_WLAN_TIMERS2_ENABLE_BEACON_11N_SHIFT        0
#define PMB_WLAN_TIMERS2_ENABLE_BEACON_11N_SIGNED       0

#define PMB_WLAN_TIMERS2_BW_SEL_BEACON_MASK             0x00000006UL
#define PMB_WLAN_TIMERS2_BW_SEL_BEACON_WIDTH            2
#define PMB_WLAN_TIMERS2_BW_SEL_BEACON_SHIFT            1
#define PMB_WLAN_TIMERS2_BW_SEL_BEACON_SIGNED           0

#define PMB_WLAN_TIMERS2_CONTENTION_START_BEACON_MASK   0x00000008UL
#define PMB_WLAN_TIMERS2_CONTENTION_START_BEACON_WIDTH  1
#define PMB_WLAN_TIMERS2_CONTENTION_START_BEACON_SHIFT  3
#define PMB_WLAN_TIMERS2_CONTENTION_START_BEACON_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_BEACON (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_SECDIFS_BEACON     0x0174
#define ABS_PMB_WLAN_TIMERS2_SECDIFS_BEACON 0xA5024174UL

#define PMB_WLAN_TIMERS2_DIFSBEACON_MASK    0x000003FFUL
#define PMB_WLAN_TIMERS2_DIFSBEACON_WIDTH   10
#define PMB_WLAN_TIMERS2_DIFSBEACON_SHIFT   0
#define PMB_WLAN_TIMERS2_DIFSBEACON_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CH_WIN_STATUS (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_CH_WIN_STATUS        0x0178
#define ABS_PMB_WLAN_TIMERS2_EDCA_CH_WIN_STATUS    0xA5024178UL

#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC0_MASK      0x00000003UL
#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC0_WIDTH     2
#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC0_SHIFT     0
#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC0_SIGNED    0

#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC1_MASK      0x0000000CUL
#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC1_WIDTH     2
#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC1_SHIFT     2
#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC1_SIGNED    0

#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC2_MASK      0x00000030UL
#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC2_WIDTH     2
#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC2_SHIFT     4
#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC2_SIGNED    0

#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC3_MASK      0x000000C0UL
#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC3_WIDTH     2
#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC3_SHIFT     6
#define PMB_WLAN_TIMERS2_CHANNEL_WON_AC3_SIGNED    0

#define PMB_WLAN_TIMERS2_CHANNEL_WON_BEACON_MASK   0x00000300UL
#define PMB_WLAN_TIMERS2_CHANNEL_WON_BEACON_WIDTH  2
#define PMB_WLAN_TIMERS2_CHANNEL_WON_BEACON_SHIFT  8
#define PMB_WLAN_TIMERS2_CHANNEL_WON_BEACON_SIGNED 0

/* Register WLAN_TIMERS_ACK_TIMER (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_ACK_TIMER        0x0180
#define ABS_PMB_WLAN_TIMERS2_ACK_TIMER    0xA5024180UL

#define PMB_WLAN_TIMERS2_ACK_TIMER_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_ACK_TIMER_WIDTH  24
#define PMB_WLAN_TIMERS2_ACK_TIMER_SHIFT  0
#define PMB_WLAN_TIMERS2_ACK_TIMER_SIGNED 0

/* Register WLAN_TIMERS_ACK_CUR_TIM (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_ACK_CUR_TIM        0x0184
#define ABS_PMB_WLAN_TIMERS2_ACK_CUR_TIM    0xA5024184UL

#define PMB_WLAN_TIMERS2_ACK_CUR_TIM_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_ACK_CUR_TIM_WIDTH  24
#define PMB_WLAN_TIMERS2_ACK_CUR_TIM_SHIFT  0
#define PMB_WLAN_TIMERS2_ACK_CUR_TIM_SIGNED 0

/* Register WLAN_TIMERS_ACK_TIMER_CTRL (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_ACK_TIMER_CTRL        0x0188
#define ABS_PMB_WLAN_TIMERS2_ACK_TIMER_CTRL    0xA5024188UL

#define PMB_WLAN_TIMERS2_ENABLE_ACK_MASK       0x00000001UL
#define PMB_WLAN_TIMERS2_ENABLE_ACK_WIDTH      1
#define PMB_WLAN_TIMERS2_ENABLE_ACK_SHIFT      0
#define PMB_WLAN_TIMERS2_ENABLE_ACK_SIGNED     0

#define PMB_WLAN_TIMERS2_TIMER_MODE_ACK_MASK   0x00000002UL
#define PMB_WLAN_TIMERS2_TIMER_MODE_ACK_WIDTH  1
#define PMB_WLAN_TIMERS2_TIMER_MODE_ACK_SHIFT  1
#define PMB_WLAN_TIMERS2_TIMER_MODE_ACK_SIGNED 0

#define PMB_WLAN_TIMERS2_INT_MASK_ACK_MASK     0x00000004UL
#define PMB_WLAN_TIMERS2_INT_MASK_ACK_WIDTH    1
#define PMB_WLAN_TIMERS2_INT_MASK_ACK_SHIFT    2
#define PMB_WLAN_TIMERS2_INT_MASK_ACK_SIGNED   0

#define PMB_WLAN_TIMERS2_RES_ACK_MASK          0x00000008UL
#define PMB_WLAN_TIMERS2_RES_ACK_WIDTH         1
#define PMB_WLAN_TIMERS2_RES_ACK_SHIFT         3
#define PMB_WLAN_TIMERS2_RES_ACK_SIGNED        0

/* Register WLAN_TIMERS_PERIP_LSIG_TIMER (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_PERIP_LSIG_TIMER     0x0194
#define ABS_PMB_WLAN_TIMERS2_PERIP_LSIG_TIMER 0xA5024194UL

#define PMB_WLAN_TIMERS2_LSIG_TIMER_MASK      0x0000FFFFUL
#define PMB_WLAN_TIMERS2_LSIG_TIMER_WIDTH     16
#define PMB_WLAN_TIMERS2_LSIG_TIMER_SHIFT     0
#define PMB_WLAN_TIMERS2_LSIG_TIMER_SIGNED    0

/* Register WLAN_TIMERS_PERIP_CH_LOAD (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_PERIP_CH_LOAD         0x0198
#define ABS_PMB_WLAN_TIMERS2_PERIP_CH_LOAD     0xA5024198UL

#define PMB_WLAN_TIMERS2_CH_LOAD_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_TIMERS2_CH_LOAD_ENABLE_WIDTH  1
#define PMB_WLAN_TIMERS2_CH_LOAD_ENABLE_SHIFT  0
#define PMB_WLAN_TIMERS2_CH_LOAD_ENABLE_SIGNED 0

/* Register WLAN_TIMERS_PERIP_CHANNEL_LOAD (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_PERIP_CHANNEL_LOAD         0x019C
#define ABS_PMB_WLAN_TIMERS2_PERIP_CHANNEL_LOAD     0xA502419CUL

#define PMB_WLAN_TIMERS2_CH_LOAD_TIMER_VALUE_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CH_LOAD_TIMER_VALUE_WIDTH  24
#define PMB_WLAN_TIMERS2_CH_LOAD_TIMER_VALUE_SHIFT  0
#define PMB_WLAN_TIMERS2_CH_LOAD_TIMER_VALUE_SIGNED 0

/* Register WLAN_TIMERS_PERIP_DELTA_CUR_TIM (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_PERIP_DELTA_CUR_TIM     0x01A0
#define ABS_PMB_WLAN_TIMERS2_PERIP_DELTA_CUR_TIM 0xA50241A0UL

#define PMB_WLAN_TIMERS2_CUR_TIMER_MASK          0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_CUR_TIMER_WIDTH         24
#define PMB_WLAN_TIMERS2_CUR_TIMER_SHIFT         0
#define PMB_WLAN_TIMERS2_CUR_TIMER_SIGNED        0

/* Register WLAN_TIMERS_PERIP_DELTA_CTRL (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_PERIP_DELTA_CTRL     0x01A4
#define ABS_PMB_WLAN_TIMERS2_PERIP_DELTA_CTRL 0xA50241A4UL

#define PMB_WLAN_TIMERS2_DELTA_ENABLE_MASK    0x00000001UL
#define PMB_WLAN_TIMERS2_DELTA_ENABLE_WIDTH   1
#define PMB_WLAN_TIMERS2_DELTA_ENABLE_SHIFT   0
#define PMB_WLAN_TIMERS2_DELTA_ENABLE_SIGNED  0

/* Register WLAN_TIMERS_LSIG_STATUS (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_LSIG_STATUS                     0x01A8
#define ABS_PMB_WLAN_TIMERS2_LSIG_STATUS                 0xA50241A8UL

#define PMB_WLAN_TIMERS2_DEBUG_RESET_NAV_STATUS_MASK     0x00000001UL
#define PMB_WLAN_TIMERS2_DEBUG_RESET_NAV_STATUS_WIDTH    1
#define PMB_WLAN_TIMERS2_DEBUG_RESET_NAV_STATUS_SHIFT    0
#define PMB_WLAN_TIMERS2_DEBUG_RESET_NAV_STATUS_SIGNED   0

#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_LSIG_VALUE_MASK   0x00FFFF00UL
#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_LSIG_VALUE_WIDTH  16
#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_LSIG_VALUE_SHIFT  8
#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_LSIG_VALUE_SIGNED 0

/* Register WLAN_TIMERS_VIRTUAL_BUSY_STATUS (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_VIRTUAL_BUSY_STATUS     0x01AC
#define ABS_PMB_WLAN_TIMERS2_VIRTUAL_BUSY_STATUS 0xA50241ACUL

#define PMB_WLAN_TIMERS2_VIRTUAL_BUSY_MASK       0x00000001UL
#define PMB_WLAN_TIMERS2_VIRTUAL_BUSY_WIDTH      1
#define PMB_WLAN_TIMERS2_VIRTUAL_BUSY_SHIFT      0
#define PMB_WLAN_TIMERS2_VIRTUAL_BUSY_SIGNED     0

/* Register WLAN_TIMERS_ACK_INT_STATUS (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_ACK_INT_STATUS        0x01B0
#define ABS_PMB_WLAN_TIMERS2_ACK_INT_STATUS    0xA50241B0UL

#define PMB_WLAN_TIMERS2_ACK_INT_STATUS_MASK   0x00000003UL
#define PMB_WLAN_TIMERS2_ACK_INT_STATUS_WIDTH  2
#define PMB_WLAN_TIMERS2_ACK_INT_STATUS_SHIFT  0
#define PMB_WLAN_TIMERS2_ACK_INT_STATUS_SIGNED 0

/* Register WLAN_TIMERS_SLOT_STATUS (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_SLOT_STATUS                           0x01B4
#define ABS_PMB_WLAN_TIMERS2_SLOT_STATUS                       0xA50241B4UL

#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_SLOT_COUNT_VALUE_MASK   0x0000003FUL
#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_SLOT_COUNT_VALUE_WIDTH  6
#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_SLOT_COUNT_VALUE_SHIFT  0
#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_SLOT_COUNT_VALUE_SIGNED 0

/* Register WLAN_TIMERS_ACK_INT_EN (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_ACK_INT_EN        0x01B8
#define ABS_PMB_WLAN_TIMERS2_ACK_INT_EN    0xA50241B8UL

#define PMB_WLAN_TIMERS2_ACK_INT_EN_MASK   0x00000003UL
#define PMB_WLAN_TIMERS2_ACK_INT_EN_WIDTH  2
#define PMB_WLAN_TIMERS2_ACK_INT_EN_SHIFT  0
#define PMB_WLAN_TIMERS2_ACK_INT_EN_SIGNED 0

/* Register WLAN_TIMERS_ACK_INT_CLEAR (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_ACK_INT_CLEAR        0x01BC
#define ABS_PMB_WLAN_TIMERS2_ACK_INT_CLEAR    0xA50241BCUL

#define PMB_WLAN_TIMERS2_ACK_INT_CLEAR_MASK   0x00000003UL
#define PMB_WLAN_TIMERS2_ACK_INT_CLEAR_WIDTH  2
#define PMB_WLAN_TIMERS2_ACK_INT_CLEAR_SHIFT  0
#define PMB_WLAN_TIMERS2_ACK_INT_CLEAR_SIGNED 0

/* Register WLAN_TIMERS_PSMP_INT_STATUS (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_PSMP_INT_STATUS        0x01C0
#define ABS_PMB_WLAN_TIMERS2_PSMP_INT_STATUS    0xA50241C0UL

#define PMB_WLAN_TIMERS2_PSMP_INT_STATUS_MASK   0x00000003UL
#define PMB_WLAN_TIMERS2_PSMP_INT_STATUS_WIDTH  2
#define PMB_WLAN_TIMERS2_PSMP_INT_STATUS_SHIFT  0
#define PMB_WLAN_TIMERS2_PSMP_INT_STATUS_SIGNED 0

/* Register WLAN_TIMERS_PSMP_INT_EN (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_PSMP_INT_EN        0x01C4
#define ABS_PMB_WLAN_TIMERS2_PSMP_INT_EN    0xA50241C4UL

#define PMB_WLAN_TIMERS2_PSMP_INT_EN_MASK   0x00000003UL
#define PMB_WLAN_TIMERS2_PSMP_INT_EN_WIDTH  2
#define PMB_WLAN_TIMERS2_PSMP_INT_EN_SHIFT  0
#define PMB_WLAN_TIMERS2_PSMP_INT_EN_SIGNED 0

/* Register WLAN_TIMERS_PSMP_INT_CLEAR (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_PSMP_INT_CLEAR        0x01C8
#define ABS_PMB_WLAN_TIMERS2_PSMP_INT_CLEAR    0xA50241C8UL

#define PMB_WLAN_TIMERS2_PSMP_INT_CLEAR_MASK   0x00000003UL
#define PMB_WLAN_TIMERS2_PSMP_INT_CLEAR_WIDTH  2
#define PMB_WLAN_TIMERS2_PSMP_INT_CLEAR_SHIFT  0
#define PMB_WLAN_TIMERS2_PSMP_INT_CLEAR_SIGNED 0

/* Register WLAN_TIMERS_EDCA_INT_STATUS (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_INT_STATUS          0x01D0
#define ABS_PMB_WLAN_TIMERS2_EDCA_INT_STATUS      0xA50241D0UL

#define PMB_WLAN_TIMERS2_AC0_INT_STATUS_MASK      0x00000001UL
#define PMB_WLAN_TIMERS2_AC0_INT_STATUS_WIDTH     1
#define PMB_WLAN_TIMERS2_AC0_INT_STATUS_SHIFT     0
#define PMB_WLAN_TIMERS2_AC0_INT_STATUS_SIGNED    0

#define PMB_WLAN_TIMERS2_AC1_INT_STATUS_MASK      0x00000002UL
#define PMB_WLAN_TIMERS2_AC1_INT_STATUS_WIDTH     1
#define PMB_WLAN_TIMERS2_AC1_INT_STATUS_SHIFT     1
#define PMB_WLAN_TIMERS2_AC1_INT_STATUS_SIGNED    0

#define PMB_WLAN_TIMERS2_AC2_INT_STATUS_MASK      0x00000004UL
#define PMB_WLAN_TIMERS2_AC2_INT_STATUS_WIDTH     1
#define PMB_WLAN_TIMERS2_AC2_INT_STATUS_SHIFT     2
#define PMB_WLAN_TIMERS2_AC2_INT_STATUS_SIGNED    0

#define PMB_WLAN_TIMERS2_AC3_INT_STATUS_MASK      0x00000008UL
#define PMB_WLAN_TIMERS2_AC3_INT_STATUS_WIDTH     1
#define PMB_WLAN_TIMERS2_AC3_INT_STATUS_SHIFT     3
#define PMB_WLAN_TIMERS2_AC3_INT_STATUS_SIGNED    0

#define PMB_WLAN_TIMERS2_BEACON_INT_STATUS_MASK   0x00000010UL
#define PMB_WLAN_TIMERS2_BEACON_INT_STATUS_WIDTH  1
#define PMB_WLAN_TIMERS2_BEACON_INT_STATUS_SHIFT  4
#define PMB_WLAN_TIMERS2_BEACON_INT_STATUS_SIGNED 0

/* Register WLAN_TIMERS_EDCA_INT_EN (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_INT_EN          0x01D4
#define ABS_PMB_WLAN_TIMERS2_EDCA_INT_EN      0xA50241D4UL

#define PMB_WLAN_TIMERS2_AC0_INT_EN_MASK      0x00000001UL
#define PMB_WLAN_TIMERS2_AC0_INT_EN_WIDTH     1
#define PMB_WLAN_TIMERS2_AC0_INT_EN_SHIFT     0
#define PMB_WLAN_TIMERS2_AC0_INT_EN_SIGNED    0

#define PMB_WLAN_TIMERS2_AC1_INT_EN_MASK      0x00000002UL
#define PMB_WLAN_TIMERS2_AC1_INT_EN_WIDTH     1
#define PMB_WLAN_TIMERS2_AC1_INT_EN_SHIFT     1
#define PMB_WLAN_TIMERS2_AC1_INT_EN_SIGNED    0

#define PMB_WLAN_TIMERS2_AC2_INT_EN_MASK      0x00000004UL
#define PMB_WLAN_TIMERS2_AC2_INT_EN_WIDTH     1
#define PMB_WLAN_TIMERS2_AC2_INT_EN_SHIFT     2
#define PMB_WLAN_TIMERS2_AC2_INT_EN_SIGNED    0

#define PMB_WLAN_TIMERS2_AC3_INT_EN_MASK      0x00000008UL
#define PMB_WLAN_TIMERS2_AC3_INT_EN_WIDTH     1
#define PMB_WLAN_TIMERS2_AC3_INT_EN_SHIFT     3
#define PMB_WLAN_TIMERS2_AC3_INT_EN_SIGNED    0

#define PMB_WLAN_TIMERS2_BEACON_INT_EN_MASK   0x00000010UL
#define PMB_WLAN_TIMERS2_BEACON_INT_EN_WIDTH  1
#define PMB_WLAN_TIMERS2_BEACON_INT_EN_SHIFT  4
#define PMB_WLAN_TIMERS2_BEACON_INT_EN_SIGNED 0

/* Register WLAN_TIMERS_EDCA_INT_CLEAR (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_INT_CLEAR          0x01D8
#define ABS_PMB_WLAN_TIMERS2_EDCA_INT_CLEAR      0xA50241D8UL

#define PMB_WLAN_TIMERS2_AC0_INT_CLEAR_MASK      0x00000001UL
#define PMB_WLAN_TIMERS2_AC0_INT_CLEAR_WIDTH     1
#define PMB_WLAN_TIMERS2_AC0_INT_CLEAR_SHIFT     0
#define PMB_WLAN_TIMERS2_AC0_INT_CLEAR_SIGNED    0

#define PMB_WLAN_TIMERS2_AC1_INT_CLEAR_MASK      0x00000002UL
#define PMB_WLAN_TIMERS2_AC1_INT_CLEAR_WIDTH     1
#define PMB_WLAN_TIMERS2_AC1_INT_CLEAR_SHIFT     1
#define PMB_WLAN_TIMERS2_AC1_INT_CLEAR_SIGNED    0

#define PMB_WLAN_TIMERS2_AC2_INT_CLEAR_MASK      0x00000004UL
#define PMB_WLAN_TIMERS2_AC2_INT_CLEAR_WIDTH     1
#define PMB_WLAN_TIMERS2_AC2_INT_CLEAR_SHIFT     2
#define PMB_WLAN_TIMERS2_AC2_INT_CLEAR_SIGNED    0

#define PMB_WLAN_TIMERS2_AC3_INT_CLEAR_MASK      0x00000008UL
#define PMB_WLAN_TIMERS2_AC3_INT_CLEAR_WIDTH     1
#define PMB_WLAN_TIMERS2_AC3_INT_CLEAR_SHIFT     3
#define PMB_WLAN_TIMERS2_AC3_INT_CLEAR_SIGNED    0

#define PMB_WLAN_TIMERS2_BEACON_INT_CLEAR_MASK   0x00000010UL
#define PMB_WLAN_TIMERS2_BEACON_INT_CLEAR_WIDTH  1
#define PMB_WLAN_TIMERS2_BEACON_INT_CLEAR_SHIFT  4
#define PMB_WLAN_TIMERS2_BEACON_INT_CLEAR_SIGNED 0

/* Register WLAN_TIMERS_EDCA_FSM_STATE (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_FSM_STATE                0x01DC
#define ABS_PMB_WLAN_TIMERS2_EDCA_FSM_STATE            0xA50241DCUL

#define PMB_WLAN_TIMERS2_EDCA_FSM_CURRENT_STATE_MASK   0x0000007FUL
#define PMB_WLAN_TIMERS2_EDCA_FSM_CURRENT_STATE_WIDTH  7
#define PMB_WLAN_TIMERS2_EDCA_FSM_CURRENT_STATE_SHIFT  0
#define PMB_WLAN_TIMERS2_EDCA_FSM_CURRENT_STATE_SIGNED 0

/* Register WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC0 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC0     0x01E0
#define ABS_PMB_WLAN_TIMERS2_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC0 0xA50241E0UL

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC0_MASK              0x00000001UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC0_WIDTH             1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC0_SHIFT             0
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC0_SIGNED            0

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC0_MASK            0x00000002UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC0_WIDTH           1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC0_SHIFT           1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC0_SIGNED          0

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC0_MASK       0x0003FF00UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC0_WIDTH      10
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC0_SHIFT      8
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC0_SIGNED     0

/* Register WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC1 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC1     0x01E4
#define ABS_PMB_WLAN_TIMERS2_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC1 0xA50241E4UL

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC1_MASK              0x00000001UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC1_WIDTH             1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC1_SHIFT             0
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC1_SIGNED            0

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC1_MASK            0x00000002UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC1_WIDTH           1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC1_SHIFT           1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC1_SIGNED          0

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC1_MASK       0x0003FF00UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC1_WIDTH      10
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC1_SHIFT      8
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC1_SIGNED     0

/* Register WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC2 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC2     0x01E8
#define ABS_PMB_WLAN_TIMERS2_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC2 0xA50241E8UL

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC2_MASK              0x00000001UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC2_WIDTH             1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC2_SHIFT             0
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC2_SIGNED            0

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC2_MASK            0x00000002UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC2_WIDTH           1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC2_SHIFT           1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC2_SIGNED          0

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC2_MASK       0x0003FF00UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC2_WIDTH      10
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC2_SHIFT      8
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC2_SIGNED     0

/* Register WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC3 (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC3     0x01EC
#define ABS_PMB_WLAN_TIMERS2_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_AC3 0xA50241ECUL

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC3_MASK              0x00000001UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC3_WIDTH             1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC3_SHIFT             0
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_AC3_SIGNED            0

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC3_MASK            0x00000002UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC3_WIDTH           1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC3_SHIFT           1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_AC3_SIGNED          0

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC3_MASK       0x0003FF00UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC3_WIDTH      10
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC3_SHIFT      8
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_AC3_SIGNED     0

/* Register WLAN_TIMERS_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_BCN (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_BCN     0x01F0
#define ABS_PMB_WLAN_TIMERS2_EDCA_DEBUG_COMP_GR_DIFS_BACKOFF_ZERO_BCN 0xA50241F0UL

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_BCN_MASK              0x00000001UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_BCN_WIDTH             1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_BCN_SHIFT             0
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_COMP_EXPIRY_BCN_SIGNED            0

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_BCN_MASK            0x00000002UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_BCN_WIDTH           1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_BCN_SHIFT           1
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_RESET_ON_SIFS_BCN_SIGNED          0

#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_BCN_MASK       0x0003FF00UL
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_BCN_WIDTH      10
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_BCN_SHIFT      8
#define PMB_WLAN_TIMERS2_DEBUG_DIFS_VALUE_BEFORE_RESET_BCN_SIGNED     0

/* Register WLAN_TIMERS_EDCA_DEBUG_SLOT_COUNTER (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_EDCA_DEBUG_SLOT_COUNTER                     0x01F4
#define ABS_PMB_WLAN_TIMERS2_EDCA_DEBUG_SLOT_COUNTER                 0xA50241F4UL

#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_SLOT_COUNT_EXPIRY_MASK        0x00000FFFUL
#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_SLOT_COUNT_EXPIRY_WIDTH       12
#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_SLOT_COUNT_EXPIRY_SHIFT       0
#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_SLOT_COUNT_EXPIRY_SIGNED      0

#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_SLOT_COUNT_COMP_EXPIRY_MASK   0x00FFF000UL
#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_SLOT_COUNT_COMP_EXPIRY_WIDTH  12
#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_SLOT_COUNT_COMP_EXPIRY_SHIFT  12
#define PMB_WLAN_TIMERS2_DEBUG_CURRENT_SLOT_COUNT_COMP_EXPIRY_SIGNED 0

/* Register WLAN_TIMERS_PRIM_CCA20_ELAPSED_TIME (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_PRIM_CCA20_ELAPSED_TIME        0x01F8
#define ABS_PMB_WLAN_TIMERS2_PRIM_CCA20_ELAPSED_TIME    0xA50241F8UL

#define PMB_WLAN_TIMERS2_PRIM_CCA20_ELAPSED_TIME_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_PRIM_CCA20_ELAPSED_TIME_WIDTH  24
#define PMB_WLAN_TIMERS2_PRIM_CCA20_ELAPSED_TIME_SHIFT  0
#define PMB_WLAN_TIMERS2_PRIM_CCA20_ELAPSED_TIME_SIGNED 0

/* Register WLAN_TIMERS_SEC_CCA20_ELAPSED_TIME (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_SEC_CCA20_ELAPSED_TIME        0x01FC
#define ABS_PMB_WLAN_TIMERS2_SEC_CCA20_ELAPSED_TIME    0xA50241FCUL

#define PMB_WLAN_TIMERS2_SEC_CCA20_ELAPSED_TIME_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_SEC_CCA20_ELAPSED_TIME_WIDTH  24
#define PMB_WLAN_TIMERS2_SEC_CCA20_ELAPSED_TIME_SHIFT  0
#define PMB_WLAN_TIMERS2_SEC_CCA20_ELAPSED_TIME_SIGNED 0

/* Register WLAN_TIMERS_SEC_CCA40_ELAPSED_TIME (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_SEC_CCA40_ELAPSED_TIME        0x0200
#define ABS_PMB_WLAN_TIMERS2_SEC_CCA40_ELAPSED_TIME    0xA5024200UL

#define PMB_WLAN_TIMERS2_SEC_CCA40_ELAPSED_TIME_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_SEC_CCA40_ELAPSED_TIME_WIDTH  24
#define PMB_WLAN_TIMERS2_SEC_CCA40_ELAPSED_TIME_SHIFT  0
#define PMB_WLAN_TIMERS2_SEC_CCA40_ELAPSED_TIME_SIGNED 0

/* Register WLAN_TIMERS_TIM64_2_LSB (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_2_LSB              0x0204
#define ABS_PMB_WLAN_TIMERS2_TIM64_2_LSB          0xA5024204UL

#define PMB_WLAN_TIMERS2_INIT_TIMER_2_23_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER_2_23_0_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER_2_23_0_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER_2_23_0_SIGNED 0

/* Register WLAN_TIMERS_TIM64_2_MIDSB (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_2_MIDSB             0x0208
#define ABS_PMB_WLAN_TIMERS2_TIM64_2_MIDSB         0xA5024208UL

#define PMB_WLAN_TIMERS2_INIT_TIMER_2_47_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER_2_47_24_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER_2_47_24_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER_2_47_24_SIGNED 0

/* Register WLAN_TIMERS_TIM64_2_MSB (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_2_MSB               0x020C
#define ABS_PMB_WLAN_TIMERS2_TIM64_2_MSB           0xA502420CUL

#define PMB_WLAN_TIMERS2_INIT_TIMER_2_63_48_MASK   0x0000FFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER_2_63_48_WIDTH  16
#define PMB_WLAN_TIMERS2_INIT_TIMER_2_63_48_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER_2_63_48_SIGNED 0

/* Register WLAN_TIMERS_TIM64_2_CTRL (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_2_CTRL                   0x0210
#define ABS_PMB_WLAN_TIMERS2_TIM64_2_CTRL               0xA5024210UL

#define PMB_WLAN_TIMERS2_TSF2_ENABLE_MASK               0x00000001UL
#define PMB_WLAN_TIMERS2_TSF2_ENABLE_WIDTH              1
#define PMB_WLAN_TIMERS2_TSF2_ENABLE_SHIFT              0
#define PMB_WLAN_TIMERS2_TSF2_ENABLE_SIGNED             0

#define PMB_WLAN_TIMERS2_TSF2_LOAD_TIMER_MASK           0x00000002UL
#define PMB_WLAN_TIMERS2_TSF2_LOAD_TIMER_WIDTH          1
#define PMB_WLAN_TIMERS2_TSF2_LOAD_TIMER_SHIFT          1
#define PMB_WLAN_TIMERS2_TSF2_LOAD_TIMER_SIGNED         0

#define PMB_WLAN_TIMERS2_TSF2_READ_CURRENT_MASK         0x00000004UL
#define PMB_WLAN_TIMERS2_TSF2_READ_CURRENT_WIDTH        1
#define PMB_WLAN_TIMERS2_TSF2_READ_CURRENT_SHIFT        2
#define PMB_WLAN_TIMERS2_TSF2_READ_CURRENT_SIGNED       0

#define PMB_WLAN_TIMERS2_TSF2_DEBUG_READ_CURRENT_MASK   0x00000008UL
#define PMB_WLAN_TIMERS2_TSF2_DEBUG_READ_CURRENT_WIDTH  1
#define PMB_WLAN_TIMERS2_TSF2_DEBUG_READ_CURRENT_SHIFT  3
#define PMB_WLAN_TIMERS2_TSF2_DEBUG_READ_CURRENT_SIGNED 0

/* Register WLAN_TIMERS_TIM64_3_LSB (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_3_LSB              0x0214
#define ABS_PMB_WLAN_TIMERS2_TIM64_3_LSB          0xA5024214UL

#define PMB_WLAN_TIMERS2_INIT_TIMER_3_23_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER_3_23_0_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER_3_23_0_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER_3_23_0_SIGNED 0

/* Register WLAN_TIMERS_TIM64_3_MIDSB (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_3_MIDSB             0x0218
#define ABS_PMB_WLAN_TIMERS2_TIM64_3_MIDSB         0xA5024218UL

#define PMB_WLAN_TIMERS2_INIT_TIMER_3_47_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER_3_47_24_WIDTH  24
#define PMB_WLAN_TIMERS2_INIT_TIMER_3_47_24_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER_3_47_24_SIGNED 0

/* Register WLAN_TIMERS_TIM64_3_MSB (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_3_MSB               0x021C
#define ABS_PMB_WLAN_TIMERS2_TIM64_3_MSB           0xA502421CUL

#define PMB_WLAN_TIMERS2_INIT_TIMER_3_63_48_MASK   0x0000FFFFUL
#define PMB_WLAN_TIMERS2_INIT_TIMER_3_63_48_WIDTH  16
#define PMB_WLAN_TIMERS2_INIT_TIMER_3_63_48_SHIFT  0
#define PMB_WLAN_TIMERS2_INIT_TIMER_3_63_48_SIGNED 0

/* Register WLAN_TIMERS_TIM64_3_CTRL (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_TIM64_3_CTRL                   0x0220
#define ABS_PMB_WLAN_TIMERS2_TIM64_3_CTRL               0xA5024220UL

#define PMB_WLAN_TIMERS2_TSF3_ENABLE_MASK               0x00000001UL
#define PMB_WLAN_TIMERS2_TSF3_ENABLE_WIDTH              1
#define PMB_WLAN_TIMERS2_TSF3_ENABLE_SHIFT              0
#define PMB_WLAN_TIMERS2_TSF3_ENABLE_SIGNED             0

#define PMB_WLAN_TIMERS2_TSF3_LOAD_TIMER_MASK           0x00000002UL
#define PMB_WLAN_TIMERS2_TSF3_LOAD_TIMER_WIDTH          1
#define PMB_WLAN_TIMERS2_TSF3_LOAD_TIMER_SHIFT          1
#define PMB_WLAN_TIMERS2_TSF3_LOAD_TIMER_SIGNED         0

#define PMB_WLAN_TIMERS2_TSF3_READ_CURRENT_MASK         0x00000004UL
#define PMB_WLAN_TIMERS2_TSF3_READ_CURRENT_WIDTH        1
#define PMB_WLAN_TIMERS2_TSF3_READ_CURRENT_SHIFT        2
#define PMB_WLAN_TIMERS2_TSF3_READ_CURRENT_SIGNED       0

#define PMB_WLAN_TIMERS2_TSF3_DEBUG_READ_CURRENT_MASK   0x00000008UL
#define PMB_WLAN_TIMERS2_TSF3_DEBUG_READ_CURRENT_WIDTH  1
#define PMB_WLAN_TIMERS2_TSF3_DEBUG_READ_CURRENT_SHIFT  3
#define PMB_WLAN_TIMERS2_TSF3_DEBUG_READ_CURRENT_SIGNED 0

/* Register WLAN_TIMER_AC0_COMMAND_REG (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC0_COMMAND_REG        0x0224
#define ABS_PMB_WLAN_TIMERS2_WLAN_TIMER_AC0_COMMAND_REG    0xA5024224UL

#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC0_COMMAND_REG_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC0_COMMAND_REG_WIDTH  24
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC0_COMMAND_REG_SHIFT  0
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC0_COMMAND_REG_SIGNED 0

/* Register WLAN_TIMER_AC1_COMMAND_REG (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC1_COMMAND_REG        0x0228
#define ABS_PMB_WLAN_TIMERS2_WLAN_TIMER_AC1_COMMAND_REG    0xA5024228UL

#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC1_COMMAND_REG_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC1_COMMAND_REG_WIDTH  24
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC1_COMMAND_REG_SHIFT  0
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC1_COMMAND_REG_SIGNED 0

/* Register WLAN_TIMER_AC2_COMMAND_REG (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC2_COMMAND_REG        0x022C
#define ABS_PMB_WLAN_TIMERS2_WLAN_TIMER_AC2_COMMAND_REG    0xA502422CUL

#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC2_COMMAND_REG_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC2_COMMAND_REG_WIDTH  24
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC2_COMMAND_REG_SHIFT  0
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC2_COMMAND_REG_SIGNED 0

/* Register WLAN_TIMER_AC3_COMMAND_REG (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC3_COMMAND_REG        0x0230
#define ABS_PMB_WLAN_TIMERS2_WLAN_TIMER_AC3_COMMAND_REG    0xA5024230UL

#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC3_COMMAND_REG_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC3_COMMAND_REG_WIDTH  24
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC3_COMMAND_REG_SHIFT  0
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC3_COMMAND_REG_SIGNED 0

/* Register WLAN_TIMER_AC4_COMMAND_REG (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC4_COMMAND_REG        0x0234
#define ABS_PMB_WLAN_TIMERS2_WLAN_TIMER_AC4_COMMAND_REG    0xA5024234UL

#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC4_COMMAND_REG_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC4_COMMAND_REG_WIDTH  24
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC4_COMMAND_REG_SHIFT  0
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC4_COMMAND_REG_SIGNED 0

/* Register WLAN_TIMER_AC_CTRL_REG (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_CTRL_REG        0x0238
#define ABS_PMB_WLAN_TIMERS2_WLAN_TIMER_AC_CTRL_REG    0xA5024238UL

#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_CTRL_REG_MASK   0x000000FFUL
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_CTRL_REG_WIDTH  8
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_CTRL_REG_SHIFT  0
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_CTRL_REG_SIGNED 0

/* Register WLAN_TIMER_AC_CTRL_SELECT_REG (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_CTRL_SELECT_REG        0x023C
#define ABS_PMB_WLAN_TIMERS2_WLAN_TIMER_AC_CTRL_SELECT_REG    0xA502423CUL

#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_CTRL_SELECT_REG_MASK   0x000000FFUL
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_CTRL_SELECT_REG_WIDTH  8
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_CTRL_SELECT_REG_SHIFT  0
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_CTRL_SELECT_REG_SIGNED 0

/* Register WLAN_TIMER_AC_SELECT_COMMAND_REG (PMR_WLAN_TIMERS2) */
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_SELECT_COMMAND_REG        0x0240
#define ABS_PMB_WLAN_TIMERS2_WLAN_TIMER_AC_SELECT_COMMAND_REG    0xA5024240UL

#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_SELECT_COMMAND_REG_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_SELECT_COMMAND_REG_WIDTH  24
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_SELECT_COMMAND_REG_SHIFT  0
#define PMB_WLAN_TIMERS2_WLAN_TIMER_AC_SELECT_COMMAND_REG_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_00 (PMR_WLAN_BIT_DEINT) */
#define PMB_WLAN_BIT_DEINT_CONFIG_00                0x0000
#define ABS_PMB_WLAN_BIT_DEINT_CONFIG_00            0xA5024800UL

#define PMB_WLAN_BIT_DEINT_CONFIG_MODULATION_MASK   0x00000007UL
#define PMB_WLAN_BIT_DEINT_CONFIG_MODULATION_WIDTH  3
#define PMB_WLAN_BIT_DEINT_CONFIG_MODULATION_SHIFT  0
#define PMB_WLAN_BIT_DEINT_CONFIG_MODULATION_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_01 (PMR_WLAN_BIT_DEINT) */
#define PMB_WLAN_BIT_DEINT_CONFIG_01            0x0004
#define ABS_PMB_WLAN_BIT_DEINT_CONFIG_01        0xA5024804UL

#define PMB_WLAN_BIT_DEINT_CONFIG_N_ROWS_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT_CONFIG_N_ROWS_WIDTH  5
#define PMB_WLAN_BIT_DEINT_CONFIG_N_ROWS_SHIFT  0
#define PMB_WLAN_BIT_DEINT_CONFIG_N_ROWS_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_02 (PMR_WLAN_BIT_DEINT) */
#define PMB_WLAN_BIT_DEINT_CONFIG_02            0x0008
#define ABS_PMB_WLAN_BIT_DEINT_CONFIG_02        0xA5024808UL

#define PMB_WLAN_BIT_DEINT_CONFIG_N_COLS_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT_CONFIG_N_COLS_WIDTH  5
#define PMB_WLAN_BIT_DEINT_CONFIG_N_COLS_SHIFT  0
#define PMB_WLAN_BIT_DEINT_CONFIG_N_COLS_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_03 (PMR_WLAN_BIT_DEINT) */
#define PMB_WLAN_BIT_DEINT_CONFIG_03                    0x000C
#define ABS_PMB_WLAN_BIT_DEINT_CONFIG_03                0xA502480CUL

#define PMB_WLAN_BIT_DEINT_CONFIG_INI_ROW_OFFSET_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT_CONFIG_INI_ROW_OFFSET_WIDTH  5
#define PMB_WLAN_BIT_DEINT_CONFIG_INI_ROW_OFFSET_SHIFT  0
#define PMB_WLAN_BIT_DEINT_CONFIG_INI_ROW_OFFSET_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_04 (PMR_WLAN_BIT_DEINT) */
#define PMB_WLAN_BIT_DEINT_CONFIG_04                    0x0010
#define ABS_PMB_WLAN_BIT_DEINT_CONFIG_04                0xA5024810UL

#define PMB_WLAN_BIT_DEINT_CONFIG_INI_COL_OFFSET_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT_CONFIG_INI_COL_OFFSET_WIDTH  5
#define PMB_WLAN_BIT_DEINT_CONFIG_INI_COL_OFFSET_SHIFT  0
#define PMB_WLAN_BIT_DEINT_CONFIG_INI_COL_OFFSET_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_05 (PMR_WLAN_BIT_DEINT) */
#define PMB_WLAN_BIT_DEINT_CONFIG_05                 0x0014
#define ABS_PMB_WLAN_BIT_DEINT_CONFIG_05             0xA5024814UL

#define PMB_WLAN_BIT_DEINT_CONFIG_BUFFER_SIZE_MASK   0x000001FFUL
#define PMB_WLAN_BIT_DEINT_CONFIG_BUFFER_SIZE_WIDTH  9
#define PMB_WLAN_BIT_DEINT_CONFIG_BUFFER_SIZE_SHIFT  0
#define PMB_WLAN_BIT_DEINT_CONFIG_BUFFER_SIZE_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_06 (PMR_WLAN_BIT_DEINT) */
#define PMB_WLAN_BIT_DEINT_CONFIG_06                       0x0018
#define ABS_PMB_WLAN_BIT_DEINT_CONFIG_06                   0xA5024818UL

#define PMB_WLAN_BIT_DEINT_CONFIG_INI_WRITE_POINTER_MASK   0x000001FFUL
#define PMB_WLAN_BIT_DEINT_CONFIG_INI_WRITE_POINTER_WIDTH  9
#define PMB_WLAN_BIT_DEINT_CONFIG_INI_WRITE_POINTER_SHIFT  0
#define PMB_WLAN_BIT_DEINT_CONFIG_INI_WRITE_POINTER_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_07 (PMR_WLAN_BIT_DEINT) */
#define PMB_WLAN_BIT_DEINT_CONFIG_07                       0x001C
#define ABS_PMB_WLAN_BIT_DEINT_CONFIG_07                   0xA502481CUL

#define PMB_WLAN_BIT_DEINT_CONFIG_INI_ROW_SWAP_TYPE_MASK   0x00000003UL
#define PMB_WLAN_BIT_DEINT_CONFIG_INI_ROW_SWAP_TYPE_WIDTH  2
#define PMB_WLAN_BIT_DEINT_CONFIG_INI_ROW_SWAP_TYPE_SHIFT  0
#define PMB_WLAN_BIT_DEINT_CONFIG_INI_ROW_SWAP_TYPE_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_08 (PMR_WLAN_BIT_DEINT) */
#define PMB_WLAN_BIT_DEINT_CONFIG_08                   0x0020
#define ABS_PMB_WLAN_BIT_DEINT_CONFIG_08               0xA5024820UL

#define PMB_WLAN_BIT_DEINT_CONFIG_USE_AS_BUFFER_MASK   0x00000001UL
#define PMB_WLAN_BIT_DEINT_CONFIG_USE_AS_BUFFER_WIDTH  1
#define PMB_WLAN_BIT_DEINT_CONFIG_USE_AS_BUFFER_SHIFT  0
#define PMB_WLAN_BIT_DEINT_CONFIG_USE_AS_BUFFER_SIGNED 0

/* Register WLAN_BIT_DEINT_TBUS_OUTPUT_MODE (PMR_WLAN_BIT_DEINT) */
#define PMB_WLAN_BIT_DEINT_TBUS_OUTPUT_MODE           0x00A0
#define ABS_PMB_WLAN_BIT_DEINT_TBUS_OUTPUT_MODE       0xA50248A0UL

#define PMB_WLAN_BIT_DEINT_TBUS_OUTPUT_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_BIT_DEINT_TBUS_OUTPUT_DISCARD_WIDTH  1
#define PMB_WLAN_BIT_DEINT_TBUS_OUTPUT_DISCARD_SHIFT  1
#define PMB_WLAN_BIT_DEINT_TBUS_OUTPUT_DISCARD_SIGNED 0

/* Register WLAN_BIT_DEINT_TBUS_OUTPUT_SIGNATURE (PMR_WLAN_BIT_DEINT) */
#define PMB_WLAN_BIT_DEINT_TBUS_OUTPUT_SIGNATURE        0x00B8
#define ABS_PMB_WLAN_BIT_DEINT_TBUS_OUTPUT_SIGNATURE    0xA50248B8UL

#define PMB_WLAN_BIT_DEINT_TBUS_OUTPUT_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_BIT_DEINT_TBUS_OUTPUT_SIGNATURE_WIDTH  24
#define PMB_WLAN_BIT_DEINT_TBUS_OUTPUT_SIGNATURE_SHIFT  0
#define PMB_WLAN_BIT_DEINT_TBUS_OUTPUT_SIGNATURE_SIGNED 0

/* Register WLAN_BIT_DEINT_SW_RESET (PMR_WLAN_BIT_DEINT) */
#define PMB_WLAN_BIT_DEINT_SW_RESET        0x00F0
#define ABS_PMB_WLAN_BIT_DEINT_SW_RESET    0xA50248F0UL

#define PMB_WLAN_BIT_DEINT_SW_RESET_MASK   0x00800000UL
#define PMB_WLAN_BIT_DEINT_SW_RESET_WIDTH  1
#define PMB_WLAN_BIT_DEINT_SW_RESET_SHIFT  23
#define PMB_WLAN_BIT_DEINT_SW_RESET_SIGNED 0

/* Register WLAN_BIT_DEINT_CORE_ID_REG (PMR_WLAN_BIT_DEINT) */
#define PMB_WLAN_BIT_DEINT_CORE_ID_REG               0x00F8
#define ABS_PMB_WLAN_BIT_DEINT_CORE_ID_REG           0xA50248F8UL

#define PMB_WLAN_BIT_DEINT_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_WLAN_BIT_DEINT_CORE_CONFIGURATION_WIDTH  8
#define PMB_WLAN_BIT_DEINT_CORE_CONFIGURATION_SHIFT  0
#define PMB_WLAN_BIT_DEINT_CORE_CONFIGURATION_SIGNED 0

#define PMB_WLAN_BIT_DEINT_CORE_ID_MASK              0x0000FF00UL
#define PMB_WLAN_BIT_DEINT_CORE_ID_WIDTH             8
#define PMB_WLAN_BIT_DEINT_CORE_ID_SHIFT             8
#define PMB_WLAN_BIT_DEINT_CORE_ID_SIGNED            0

#define PMB_WLAN_BIT_DEINT_GROUP_ID_MASK             0x00FF0000UL
#define PMB_WLAN_BIT_DEINT_GROUP_ID_WIDTH            8
#define PMB_WLAN_BIT_DEINT_GROUP_ID_SHIFT            16
#define PMB_WLAN_BIT_DEINT_GROUP_ID_SIGNED           0

/* Register WLAN_BIT_DEINT_CORE_REVISION_REG (PMR_WLAN_BIT_DEINT) */
#define PMB_WLAN_BIT_DEINT_CORE_REVISION_REG      0x00FC
#define ABS_PMB_WLAN_BIT_DEINT_CORE_REVISION_REG  0xA50248FCUL

#define PMB_WLAN_BIT_DEINT_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_WLAN_BIT_DEINT_MAINTENANCE_REV_WIDTH  8
#define PMB_WLAN_BIT_DEINT_MAINTENANCE_REV_SHIFT  0
#define PMB_WLAN_BIT_DEINT_MAINTENANCE_REV_SIGNED 0

#define PMB_WLAN_BIT_DEINT_MINOR_REV_MASK         0x0000FF00UL
#define PMB_WLAN_BIT_DEINT_MINOR_REV_WIDTH        8
#define PMB_WLAN_BIT_DEINT_MINOR_REV_SHIFT        8
#define PMB_WLAN_BIT_DEINT_MINOR_REV_SIGNED       0

#define PMB_WLAN_BIT_DEINT_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_WLAN_BIT_DEINT_MAJOR_REV_WIDTH        8
#define PMB_WLAN_BIT_DEINT_MAJOR_REV_SHIFT        16
#define PMB_WLAN_BIT_DEINT_MAJOR_REV_SIGNED       0

/* Register WLAN_BIT_DEINT_CONFIG_00 (PMR_WLAN_BIT_DEINT2) */
#define PMB_WLAN_BIT_DEINT2_CONFIG_00                0x0000
#define ABS_PMB_WLAN_BIT_DEINT2_CONFIG_00            0xA5024900UL

#define PMB_WLAN_BIT_DEINT2_CONFIG_MODULATION_MASK   0x00000007UL
#define PMB_WLAN_BIT_DEINT2_CONFIG_MODULATION_WIDTH  3
#define PMB_WLAN_BIT_DEINT2_CONFIG_MODULATION_SHIFT  0
#define PMB_WLAN_BIT_DEINT2_CONFIG_MODULATION_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_01 (PMR_WLAN_BIT_DEINT2) */
#define PMB_WLAN_BIT_DEINT2_CONFIG_01            0x0004
#define ABS_PMB_WLAN_BIT_DEINT2_CONFIG_01        0xA5024904UL

#define PMB_WLAN_BIT_DEINT2_CONFIG_N_ROWS_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT2_CONFIG_N_ROWS_WIDTH  5
#define PMB_WLAN_BIT_DEINT2_CONFIG_N_ROWS_SHIFT  0
#define PMB_WLAN_BIT_DEINT2_CONFIG_N_ROWS_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_02 (PMR_WLAN_BIT_DEINT2) */
#define PMB_WLAN_BIT_DEINT2_CONFIG_02            0x0008
#define ABS_PMB_WLAN_BIT_DEINT2_CONFIG_02        0xA5024908UL

#define PMB_WLAN_BIT_DEINT2_CONFIG_N_COLS_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT2_CONFIG_N_COLS_WIDTH  5
#define PMB_WLAN_BIT_DEINT2_CONFIG_N_COLS_SHIFT  0
#define PMB_WLAN_BIT_DEINT2_CONFIG_N_COLS_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_03 (PMR_WLAN_BIT_DEINT2) */
#define PMB_WLAN_BIT_DEINT2_CONFIG_03                    0x000C
#define ABS_PMB_WLAN_BIT_DEINT2_CONFIG_03                0xA502490CUL

#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_ROW_OFFSET_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_ROW_OFFSET_WIDTH  5
#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_ROW_OFFSET_SHIFT  0
#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_ROW_OFFSET_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_04 (PMR_WLAN_BIT_DEINT2) */
#define PMB_WLAN_BIT_DEINT2_CONFIG_04                    0x0010
#define ABS_PMB_WLAN_BIT_DEINT2_CONFIG_04                0xA5024910UL

#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_COL_OFFSET_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_COL_OFFSET_WIDTH  5
#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_COL_OFFSET_SHIFT  0
#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_COL_OFFSET_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_05 (PMR_WLAN_BIT_DEINT2) */
#define PMB_WLAN_BIT_DEINT2_CONFIG_05                 0x0014
#define ABS_PMB_WLAN_BIT_DEINT2_CONFIG_05             0xA5024914UL

#define PMB_WLAN_BIT_DEINT2_CONFIG_BUFFER_SIZE_MASK   0x000001FFUL
#define PMB_WLAN_BIT_DEINT2_CONFIG_BUFFER_SIZE_WIDTH  9
#define PMB_WLAN_BIT_DEINT2_CONFIG_BUFFER_SIZE_SHIFT  0
#define PMB_WLAN_BIT_DEINT2_CONFIG_BUFFER_SIZE_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_06 (PMR_WLAN_BIT_DEINT2) */
#define PMB_WLAN_BIT_DEINT2_CONFIG_06                       0x0018
#define ABS_PMB_WLAN_BIT_DEINT2_CONFIG_06                   0xA5024918UL

#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_WRITE_POINTER_MASK   0x000001FFUL
#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_WRITE_POINTER_WIDTH  9
#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_WRITE_POINTER_SHIFT  0
#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_WRITE_POINTER_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_07 (PMR_WLAN_BIT_DEINT2) */
#define PMB_WLAN_BIT_DEINT2_CONFIG_07                       0x001C
#define ABS_PMB_WLAN_BIT_DEINT2_CONFIG_07                   0xA502491CUL

#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_ROW_SWAP_TYPE_MASK   0x00000003UL
#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_ROW_SWAP_TYPE_WIDTH  2
#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_ROW_SWAP_TYPE_SHIFT  0
#define PMB_WLAN_BIT_DEINT2_CONFIG_INI_ROW_SWAP_TYPE_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_08 (PMR_WLAN_BIT_DEINT2) */
#define PMB_WLAN_BIT_DEINT2_CONFIG_08                   0x0020
#define ABS_PMB_WLAN_BIT_DEINT2_CONFIG_08               0xA5024920UL

#define PMB_WLAN_BIT_DEINT2_CONFIG_USE_AS_BUFFER_MASK   0x00000001UL
#define PMB_WLAN_BIT_DEINT2_CONFIG_USE_AS_BUFFER_WIDTH  1
#define PMB_WLAN_BIT_DEINT2_CONFIG_USE_AS_BUFFER_SHIFT  0
#define PMB_WLAN_BIT_DEINT2_CONFIG_USE_AS_BUFFER_SIGNED 0

/* Register WLAN_BIT_DEINT_TBUS_OUTPUT_MODE (PMR_WLAN_BIT_DEINT2) */
#define PMB_WLAN_BIT_DEINT2_TBUS_OUTPUT_MODE           0x00A0
#define ABS_PMB_WLAN_BIT_DEINT2_TBUS_OUTPUT_MODE       0xA50249A0UL

#define PMB_WLAN_BIT_DEINT2_TBUS_OUTPUT_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_BIT_DEINT2_TBUS_OUTPUT_DISCARD_WIDTH  1
#define PMB_WLAN_BIT_DEINT2_TBUS_OUTPUT_DISCARD_SHIFT  1
#define PMB_WLAN_BIT_DEINT2_TBUS_OUTPUT_DISCARD_SIGNED 0

/* Register WLAN_BIT_DEINT_TBUS_OUTPUT_SIGNATURE (PMR_WLAN_BIT_DEINT2) */
#define PMB_WLAN_BIT_DEINT2_TBUS_OUTPUT_SIGNATURE        0x00B8
#define ABS_PMB_WLAN_BIT_DEINT2_TBUS_OUTPUT_SIGNATURE    0xA50249B8UL

#define PMB_WLAN_BIT_DEINT2_TBUS_OUTPUT_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_BIT_DEINT2_TBUS_OUTPUT_SIGNATURE_WIDTH  24
#define PMB_WLAN_BIT_DEINT2_TBUS_OUTPUT_SIGNATURE_SHIFT  0
#define PMB_WLAN_BIT_DEINT2_TBUS_OUTPUT_SIGNATURE_SIGNED 0

/* Register WLAN_BIT_DEINT_SW_RESET (PMR_WLAN_BIT_DEINT2) */
#define PMB_WLAN_BIT_DEINT2_SW_RESET        0x00F0
#define ABS_PMB_WLAN_BIT_DEINT2_SW_RESET    0xA50249F0UL

#define PMB_WLAN_BIT_DEINT2_SW_RESET_MASK   0x00800000UL
#define PMB_WLAN_BIT_DEINT2_SW_RESET_WIDTH  1
#define PMB_WLAN_BIT_DEINT2_SW_RESET_SHIFT  23
#define PMB_WLAN_BIT_DEINT2_SW_RESET_SIGNED 0

/* Register WLAN_BIT_DEINT_CORE_ID_REG (PMR_WLAN_BIT_DEINT2) */
#define PMB_WLAN_BIT_DEINT2_CORE_ID_REG               0x00F8
#define ABS_PMB_WLAN_BIT_DEINT2_CORE_ID_REG           0xA50249F8UL

#define PMB_WLAN_BIT_DEINT2_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_WLAN_BIT_DEINT2_CORE_CONFIGURATION_WIDTH  8
#define PMB_WLAN_BIT_DEINT2_CORE_CONFIGURATION_SHIFT  0
#define PMB_WLAN_BIT_DEINT2_CORE_CONFIGURATION_SIGNED 0

#define PMB_WLAN_BIT_DEINT2_CORE_ID_MASK              0x0000FF00UL
#define PMB_WLAN_BIT_DEINT2_CORE_ID_WIDTH             8
#define PMB_WLAN_BIT_DEINT2_CORE_ID_SHIFT             8
#define PMB_WLAN_BIT_DEINT2_CORE_ID_SIGNED            0

#define PMB_WLAN_BIT_DEINT2_GROUP_ID_MASK             0x00FF0000UL
#define PMB_WLAN_BIT_DEINT2_GROUP_ID_WIDTH            8
#define PMB_WLAN_BIT_DEINT2_GROUP_ID_SHIFT            16
#define PMB_WLAN_BIT_DEINT2_GROUP_ID_SIGNED           0

/* Register WLAN_BIT_DEINT_CORE_REVISION_REG (PMR_WLAN_BIT_DEINT2) */
#define PMB_WLAN_BIT_DEINT2_CORE_REVISION_REG      0x00FC
#define ABS_PMB_WLAN_BIT_DEINT2_CORE_REVISION_REG  0xA50249FCUL

#define PMB_WLAN_BIT_DEINT2_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_WLAN_BIT_DEINT2_MAINTENANCE_REV_WIDTH  8
#define PMB_WLAN_BIT_DEINT2_MAINTENANCE_REV_SHIFT  0
#define PMB_WLAN_BIT_DEINT2_MAINTENANCE_REV_SIGNED 0

#define PMB_WLAN_BIT_DEINT2_MINOR_REV_MASK         0x0000FF00UL
#define PMB_WLAN_BIT_DEINT2_MINOR_REV_WIDTH        8
#define PMB_WLAN_BIT_DEINT2_MINOR_REV_SHIFT        8
#define PMB_WLAN_BIT_DEINT2_MINOR_REV_SIGNED       0

#define PMB_WLAN_BIT_DEINT2_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_WLAN_BIT_DEINT2_MAJOR_REV_WIDTH        8
#define PMB_WLAN_BIT_DEINT2_MAJOR_REV_SHIFT        16
#define PMB_WLAN_BIT_DEINT2_MAJOR_REV_SIGNED       0

/* Register WLAN_BIT_DEINT_CONFIG_00 (PMR_WLAN_BIT_DEINT3) */
#define PMB_WLAN_BIT_DEINT3_CONFIG_00                0x0000
#define ABS_PMB_WLAN_BIT_DEINT3_CONFIG_00            0xA5024A00UL

#define PMB_WLAN_BIT_DEINT3_CONFIG_MODULATION_MASK   0x00000007UL
#define PMB_WLAN_BIT_DEINT3_CONFIG_MODULATION_WIDTH  3
#define PMB_WLAN_BIT_DEINT3_CONFIG_MODULATION_SHIFT  0
#define PMB_WLAN_BIT_DEINT3_CONFIG_MODULATION_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_01 (PMR_WLAN_BIT_DEINT3) */
#define PMB_WLAN_BIT_DEINT3_CONFIG_01            0x0004
#define ABS_PMB_WLAN_BIT_DEINT3_CONFIG_01        0xA5024A04UL

#define PMB_WLAN_BIT_DEINT3_CONFIG_N_ROWS_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT3_CONFIG_N_ROWS_WIDTH  5
#define PMB_WLAN_BIT_DEINT3_CONFIG_N_ROWS_SHIFT  0
#define PMB_WLAN_BIT_DEINT3_CONFIG_N_ROWS_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_02 (PMR_WLAN_BIT_DEINT3) */
#define PMB_WLAN_BIT_DEINT3_CONFIG_02            0x0008
#define ABS_PMB_WLAN_BIT_DEINT3_CONFIG_02        0xA5024A08UL

#define PMB_WLAN_BIT_DEINT3_CONFIG_N_COLS_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT3_CONFIG_N_COLS_WIDTH  5
#define PMB_WLAN_BIT_DEINT3_CONFIG_N_COLS_SHIFT  0
#define PMB_WLAN_BIT_DEINT3_CONFIG_N_COLS_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_03 (PMR_WLAN_BIT_DEINT3) */
#define PMB_WLAN_BIT_DEINT3_CONFIG_03                    0x000C
#define ABS_PMB_WLAN_BIT_DEINT3_CONFIG_03                0xA5024A0CUL

#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_ROW_OFFSET_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_ROW_OFFSET_WIDTH  5
#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_ROW_OFFSET_SHIFT  0
#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_ROW_OFFSET_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_04 (PMR_WLAN_BIT_DEINT3) */
#define PMB_WLAN_BIT_DEINT3_CONFIG_04                    0x0010
#define ABS_PMB_WLAN_BIT_DEINT3_CONFIG_04                0xA5024A10UL

#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_COL_OFFSET_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_COL_OFFSET_WIDTH  5
#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_COL_OFFSET_SHIFT  0
#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_COL_OFFSET_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_05 (PMR_WLAN_BIT_DEINT3) */
#define PMB_WLAN_BIT_DEINT3_CONFIG_05                 0x0014
#define ABS_PMB_WLAN_BIT_DEINT3_CONFIG_05             0xA5024A14UL

#define PMB_WLAN_BIT_DEINT3_CONFIG_BUFFER_SIZE_MASK   0x000001FFUL
#define PMB_WLAN_BIT_DEINT3_CONFIG_BUFFER_SIZE_WIDTH  9
#define PMB_WLAN_BIT_DEINT3_CONFIG_BUFFER_SIZE_SHIFT  0
#define PMB_WLAN_BIT_DEINT3_CONFIG_BUFFER_SIZE_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_06 (PMR_WLAN_BIT_DEINT3) */
#define PMB_WLAN_BIT_DEINT3_CONFIG_06                       0x0018
#define ABS_PMB_WLAN_BIT_DEINT3_CONFIG_06                   0xA5024A18UL

#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_WRITE_POINTER_MASK   0x000001FFUL
#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_WRITE_POINTER_WIDTH  9
#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_WRITE_POINTER_SHIFT  0
#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_WRITE_POINTER_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_07 (PMR_WLAN_BIT_DEINT3) */
#define PMB_WLAN_BIT_DEINT3_CONFIG_07                       0x001C
#define ABS_PMB_WLAN_BIT_DEINT3_CONFIG_07                   0xA5024A1CUL

#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_ROW_SWAP_TYPE_MASK   0x00000003UL
#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_ROW_SWAP_TYPE_WIDTH  2
#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_ROW_SWAP_TYPE_SHIFT  0
#define PMB_WLAN_BIT_DEINT3_CONFIG_INI_ROW_SWAP_TYPE_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_08 (PMR_WLAN_BIT_DEINT3) */
#define PMB_WLAN_BIT_DEINT3_CONFIG_08                   0x0020
#define ABS_PMB_WLAN_BIT_DEINT3_CONFIG_08               0xA5024A20UL

#define PMB_WLAN_BIT_DEINT3_CONFIG_USE_AS_BUFFER_MASK   0x00000001UL
#define PMB_WLAN_BIT_DEINT3_CONFIG_USE_AS_BUFFER_WIDTH  1
#define PMB_WLAN_BIT_DEINT3_CONFIG_USE_AS_BUFFER_SHIFT  0
#define PMB_WLAN_BIT_DEINT3_CONFIG_USE_AS_BUFFER_SIGNED 0

/* Register WLAN_BIT_DEINT_TBUS_OUTPUT_MODE (PMR_WLAN_BIT_DEINT3) */
#define PMB_WLAN_BIT_DEINT3_TBUS_OUTPUT_MODE           0x00A0
#define ABS_PMB_WLAN_BIT_DEINT3_TBUS_OUTPUT_MODE       0xA5024AA0UL

#define PMB_WLAN_BIT_DEINT3_TBUS_OUTPUT_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_BIT_DEINT3_TBUS_OUTPUT_DISCARD_WIDTH  1
#define PMB_WLAN_BIT_DEINT3_TBUS_OUTPUT_DISCARD_SHIFT  1
#define PMB_WLAN_BIT_DEINT3_TBUS_OUTPUT_DISCARD_SIGNED 0

/* Register WLAN_BIT_DEINT_TBUS_OUTPUT_SIGNATURE (PMR_WLAN_BIT_DEINT3) */
#define PMB_WLAN_BIT_DEINT3_TBUS_OUTPUT_SIGNATURE        0x00B8
#define ABS_PMB_WLAN_BIT_DEINT3_TBUS_OUTPUT_SIGNATURE    0xA5024AB8UL

#define PMB_WLAN_BIT_DEINT3_TBUS_OUTPUT_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_BIT_DEINT3_TBUS_OUTPUT_SIGNATURE_WIDTH  24
#define PMB_WLAN_BIT_DEINT3_TBUS_OUTPUT_SIGNATURE_SHIFT  0
#define PMB_WLAN_BIT_DEINT3_TBUS_OUTPUT_SIGNATURE_SIGNED 0

/* Register WLAN_BIT_DEINT_SW_RESET (PMR_WLAN_BIT_DEINT3) */
#define PMB_WLAN_BIT_DEINT3_SW_RESET        0x00F0
#define ABS_PMB_WLAN_BIT_DEINT3_SW_RESET    0xA5024AF0UL

#define PMB_WLAN_BIT_DEINT3_SW_RESET_MASK   0x00800000UL
#define PMB_WLAN_BIT_DEINT3_SW_RESET_WIDTH  1
#define PMB_WLAN_BIT_DEINT3_SW_RESET_SHIFT  23
#define PMB_WLAN_BIT_DEINT3_SW_RESET_SIGNED 0

/* Register WLAN_BIT_DEINT_CORE_ID_REG (PMR_WLAN_BIT_DEINT3) */
#define PMB_WLAN_BIT_DEINT3_CORE_ID_REG               0x00F8
#define ABS_PMB_WLAN_BIT_DEINT3_CORE_ID_REG           0xA5024AF8UL

#define PMB_WLAN_BIT_DEINT3_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_WLAN_BIT_DEINT3_CORE_CONFIGURATION_WIDTH  8
#define PMB_WLAN_BIT_DEINT3_CORE_CONFIGURATION_SHIFT  0
#define PMB_WLAN_BIT_DEINT3_CORE_CONFIGURATION_SIGNED 0

#define PMB_WLAN_BIT_DEINT3_CORE_ID_MASK              0x0000FF00UL
#define PMB_WLAN_BIT_DEINT3_CORE_ID_WIDTH             8
#define PMB_WLAN_BIT_DEINT3_CORE_ID_SHIFT             8
#define PMB_WLAN_BIT_DEINT3_CORE_ID_SIGNED            0

#define PMB_WLAN_BIT_DEINT3_GROUP_ID_MASK             0x00FF0000UL
#define PMB_WLAN_BIT_DEINT3_GROUP_ID_WIDTH            8
#define PMB_WLAN_BIT_DEINT3_GROUP_ID_SHIFT            16
#define PMB_WLAN_BIT_DEINT3_GROUP_ID_SIGNED           0

/* Register WLAN_BIT_DEINT_CORE_REVISION_REG (PMR_WLAN_BIT_DEINT3) */
#define PMB_WLAN_BIT_DEINT3_CORE_REVISION_REG      0x00FC
#define ABS_PMB_WLAN_BIT_DEINT3_CORE_REVISION_REG  0xA5024AFCUL

#define PMB_WLAN_BIT_DEINT3_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_WLAN_BIT_DEINT3_MAINTENANCE_REV_WIDTH  8
#define PMB_WLAN_BIT_DEINT3_MAINTENANCE_REV_SHIFT  0
#define PMB_WLAN_BIT_DEINT3_MAINTENANCE_REV_SIGNED 0

#define PMB_WLAN_BIT_DEINT3_MINOR_REV_MASK         0x0000FF00UL
#define PMB_WLAN_BIT_DEINT3_MINOR_REV_WIDTH        8
#define PMB_WLAN_BIT_DEINT3_MINOR_REV_SHIFT        8
#define PMB_WLAN_BIT_DEINT3_MINOR_REV_SIGNED       0

#define PMB_WLAN_BIT_DEINT3_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_WLAN_BIT_DEINT3_MAJOR_REV_WIDTH        8
#define PMB_WLAN_BIT_DEINT3_MAJOR_REV_SHIFT        16
#define PMB_WLAN_BIT_DEINT3_MAJOR_REV_SIGNED       0

/* Register WLAN_BIT_DEINT_CONFIG_00 (PMR_WLAN_BIT_DEINT4) */
#define PMB_WLAN_BIT_DEINT4_CONFIG_00                0x0000
#define ABS_PMB_WLAN_BIT_DEINT4_CONFIG_00            0xA5024B00UL

#define PMB_WLAN_BIT_DEINT4_CONFIG_MODULATION_MASK   0x00000007UL
#define PMB_WLAN_BIT_DEINT4_CONFIG_MODULATION_WIDTH  3
#define PMB_WLAN_BIT_DEINT4_CONFIG_MODULATION_SHIFT  0
#define PMB_WLAN_BIT_DEINT4_CONFIG_MODULATION_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_01 (PMR_WLAN_BIT_DEINT4) */
#define PMB_WLAN_BIT_DEINT4_CONFIG_01            0x0004
#define ABS_PMB_WLAN_BIT_DEINT4_CONFIG_01        0xA5024B04UL

#define PMB_WLAN_BIT_DEINT4_CONFIG_N_ROWS_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT4_CONFIG_N_ROWS_WIDTH  5
#define PMB_WLAN_BIT_DEINT4_CONFIG_N_ROWS_SHIFT  0
#define PMB_WLAN_BIT_DEINT4_CONFIG_N_ROWS_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_02 (PMR_WLAN_BIT_DEINT4) */
#define PMB_WLAN_BIT_DEINT4_CONFIG_02            0x0008
#define ABS_PMB_WLAN_BIT_DEINT4_CONFIG_02        0xA5024B08UL

#define PMB_WLAN_BIT_DEINT4_CONFIG_N_COLS_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT4_CONFIG_N_COLS_WIDTH  5
#define PMB_WLAN_BIT_DEINT4_CONFIG_N_COLS_SHIFT  0
#define PMB_WLAN_BIT_DEINT4_CONFIG_N_COLS_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_03 (PMR_WLAN_BIT_DEINT4) */
#define PMB_WLAN_BIT_DEINT4_CONFIG_03                    0x000C
#define ABS_PMB_WLAN_BIT_DEINT4_CONFIG_03                0xA5024B0CUL

#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_ROW_OFFSET_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_ROW_OFFSET_WIDTH  5
#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_ROW_OFFSET_SHIFT  0
#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_ROW_OFFSET_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_04 (PMR_WLAN_BIT_DEINT4) */
#define PMB_WLAN_BIT_DEINT4_CONFIG_04                    0x0010
#define ABS_PMB_WLAN_BIT_DEINT4_CONFIG_04                0xA5024B10UL

#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_COL_OFFSET_MASK   0x0000001FUL
#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_COL_OFFSET_WIDTH  5
#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_COL_OFFSET_SHIFT  0
#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_COL_OFFSET_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_05 (PMR_WLAN_BIT_DEINT4) */
#define PMB_WLAN_BIT_DEINT4_CONFIG_05                 0x0014
#define ABS_PMB_WLAN_BIT_DEINT4_CONFIG_05             0xA5024B14UL

#define PMB_WLAN_BIT_DEINT4_CONFIG_BUFFER_SIZE_MASK   0x000001FFUL
#define PMB_WLAN_BIT_DEINT4_CONFIG_BUFFER_SIZE_WIDTH  9
#define PMB_WLAN_BIT_DEINT4_CONFIG_BUFFER_SIZE_SHIFT  0
#define PMB_WLAN_BIT_DEINT4_CONFIG_BUFFER_SIZE_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_06 (PMR_WLAN_BIT_DEINT4) */
#define PMB_WLAN_BIT_DEINT4_CONFIG_06                       0x0018
#define ABS_PMB_WLAN_BIT_DEINT4_CONFIG_06                   0xA5024B18UL

#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_WRITE_POINTER_MASK   0x000001FFUL
#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_WRITE_POINTER_WIDTH  9
#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_WRITE_POINTER_SHIFT  0
#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_WRITE_POINTER_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_07 (PMR_WLAN_BIT_DEINT4) */
#define PMB_WLAN_BIT_DEINT4_CONFIG_07                       0x001C
#define ABS_PMB_WLAN_BIT_DEINT4_CONFIG_07                   0xA5024B1CUL

#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_ROW_SWAP_TYPE_MASK   0x00000003UL
#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_ROW_SWAP_TYPE_WIDTH  2
#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_ROW_SWAP_TYPE_SHIFT  0
#define PMB_WLAN_BIT_DEINT4_CONFIG_INI_ROW_SWAP_TYPE_SIGNED 0

/* Register WLAN_BIT_DEINT_CONFIG_08 (PMR_WLAN_BIT_DEINT4) */
#define PMB_WLAN_BIT_DEINT4_CONFIG_08                   0x0020
#define ABS_PMB_WLAN_BIT_DEINT4_CONFIG_08               0xA5024B20UL

#define PMB_WLAN_BIT_DEINT4_CONFIG_USE_AS_BUFFER_MASK   0x00000001UL
#define PMB_WLAN_BIT_DEINT4_CONFIG_USE_AS_BUFFER_WIDTH  1
#define PMB_WLAN_BIT_DEINT4_CONFIG_USE_AS_BUFFER_SHIFT  0
#define PMB_WLAN_BIT_DEINT4_CONFIG_USE_AS_BUFFER_SIGNED 0

/* Register WLAN_BIT_DEINT_TBUS_OUTPUT_MODE (PMR_WLAN_BIT_DEINT4) */
#define PMB_WLAN_BIT_DEINT4_TBUS_OUTPUT_MODE           0x00A0
#define ABS_PMB_WLAN_BIT_DEINT4_TBUS_OUTPUT_MODE       0xA5024BA0UL

#define PMB_WLAN_BIT_DEINT4_TBUS_OUTPUT_DISCARD_MASK   0x00000002UL
#define PMB_WLAN_BIT_DEINT4_TBUS_OUTPUT_DISCARD_WIDTH  1
#define PMB_WLAN_BIT_DEINT4_TBUS_OUTPUT_DISCARD_SHIFT  1
#define PMB_WLAN_BIT_DEINT4_TBUS_OUTPUT_DISCARD_SIGNED 0

/* Register WLAN_BIT_DEINT_TBUS_OUTPUT_SIGNATURE (PMR_WLAN_BIT_DEINT4) */
#define PMB_WLAN_BIT_DEINT4_TBUS_OUTPUT_SIGNATURE        0x00B8
#define ABS_PMB_WLAN_BIT_DEINT4_TBUS_OUTPUT_SIGNATURE    0xA5024BB8UL

#define PMB_WLAN_BIT_DEINT4_TBUS_OUTPUT_SIGNATURE_MASK   0x00FFFFFFUL
#define PMB_WLAN_BIT_DEINT4_TBUS_OUTPUT_SIGNATURE_WIDTH  24
#define PMB_WLAN_BIT_DEINT4_TBUS_OUTPUT_SIGNATURE_SHIFT  0
#define PMB_WLAN_BIT_DEINT4_TBUS_OUTPUT_SIGNATURE_SIGNED 0

/* Register WLAN_BIT_DEINT_SW_RESET (PMR_WLAN_BIT_DEINT4) */
#define PMB_WLAN_BIT_DEINT4_SW_RESET        0x00F0
#define ABS_PMB_WLAN_BIT_DEINT4_SW_RESET    0xA5024BF0UL

#define PMB_WLAN_BIT_DEINT4_SW_RESET_MASK   0x00800000UL
#define PMB_WLAN_BIT_DEINT4_SW_RESET_WIDTH  1
#define PMB_WLAN_BIT_DEINT4_SW_RESET_SHIFT  23
#define PMB_WLAN_BIT_DEINT4_SW_RESET_SIGNED 0

/* Register WLAN_BIT_DEINT_CORE_ID_REG (PMR_WLAN_BIT_DEINT4) */
#define PMB_WLAN_BIT_DEINT4_CORE_ID_REG               0x00F8
#define ABS_PMB_WLAN_BIT_DEINT4_CORE_ID_REG           0xA5024BF8UL

#define PMB_WLAN_BIT_DEINT4_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_WLAN_BIT_DEINT4_CORE_CONFIGURATION_WIDTH  8
#define PMB_WLAN_BIT_DEINT4_CORE_CONFIGURATION_SHIFT  0
#define PMB_WLAN_BIT_DEINT4_CORE_CONFIGURATION_SIGNED 0

#define PMB_WLAN_BIT_DEINT4_CORE_ID_MASK              0x0000FF00UL
#define PMB_WLAN_BIT_DEINT4_CORE_ID_WIDTH             8
#define PMB_WLAN_BIT_DEINT4_CORE_ID_SHIFT             8
#define PMB_WLAN_BIT_DEINT4_CORE_ID_SIGNED            0

#define PMB_WLAN_BIT_DEINT4_GROUP_ID_MASK             0x00FF0000UL
#define PMB_WLAN_BIT_DEINT4_GROUP_ID_WIDTH            8
#define PMB_WLAN_BIT_DEINT4_GROUP_ID_SHIFT            16
#define PMB_WLAN_BIT_DEINT4_GROUP_ID_SIGNED           0

/* Register WLAN_BIT_DEINT_CORE_REVISION_REG (PMR_WLAN_BIT_DEINT4) */
#define PMB_WLAN_BIT_DEINT4_CORE_REVISION_REG      0x00FC
#define ABS_PMB_WLAN_BIT_DEINT4_CORE_REVISION_REG  0xA5024BFCUL

#define PMB_WLAN_BIT_DEINT4_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_WLAN_BIT_DEINT4_MAINTENANCE_REV_WIDTH  8
#define PMB_WLAN_BIT_DEINT4_MAINTENANCE_REV_SHIFT  0
#define PMB_WLAN_BIT_DEINT4_MAINTENANCE_REV_SIGNED 0

#define PMB_WLAN_BIT_DEINT4_MINOR_REV_MASK         0x0000FF00UL
#define PMB_WLAN_BIT_DEINT4_MINOR_REV_WIDTH        8
#define PMB_WLAN_BIT_DEINT4_MINOR_REV_SHIFT        8
#define PMB_WLAN_BIT_DEINT4_MINOR_REV_SIGNED       0

#define PMB_WLAN_BIT_DEINT4_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_WLAN_BIT_DEINT4_MAJOR_REV_WIDTH        8
#define PMB_WLAN_BIT_DEINT4_MAJOR_REV_SHIFT        16
#define PMB_WLAN_BIT_DEINT4_MAJOR_REV_SIGNED       0

/* Register UCC_QM_PERIP_CONTROL_0 (PMR_UCC_QM) */
#define PMB_QM_PERIP_CONTROL_0     0x0000
#define ABS_PMB_QM_PERIP_CONTROL_0 0xA503F000UL

#define PMB_QM_RS_QUEUE_MASK       0x00800000UL
#define PMB_QM_RS_QUEUE_WIDTH      1
#define PMB_QM_RS_QUEUE_SHIFT      23
#define PMB_QM_RS_QUEUE_SIGNED     0

/* Register UCC_QM_PERIP_ERROR_CLEAR (PMR_UCC_QM) */
#define PMB_QM_PERIP_ERROR_CLEAR     0x0004
#define ABS_PMB_QM_PERIP_ERROR_CLEAR 0xA503F004UL

#define PMB_QM_ERR_FLAG_CLR_MASK     0x00800000UL
#define PMB_QM_ERR_FLAG_CLR_WIDTH    1
#define PMB_QM_ERR_FLAG_CLR_SHIFT    23
#define PMB_QM_ERR_FLAG_CLR_SIGNED   0

/* Register UCC_QM_PERIP_ERROR_STATUS (PMR_UCC_QM) */
#define PMB_QM_PERIP_ERROR_STATUS     0x0008
#define ABS_PMB_QM_PERIP_ERROR_STATUS 0xA503F008UL

#define PMB_QM_ERR_QUEUE_ID_MASK      0x000000FFUL
#define PMB_QM_ERR_QUEUE_ID_WIDTH     8
#define PMB_QM_ERR_QUEUE_ID_SHIFT     0
#define PMB_QM_ERR_QUEUE_ID_SIGNED    0

#define PMB_QM_OVERFLOW_MASK          0x00000100UL
#define PMB_QM_OVERFLOW_WIDTH         1
#define PMB_QM_OVERFLOW_SHIFT         8
#define PMB_QM_OVERFLOW_SIGNED        0

#define PMB_QM_UNDERFLOW_MASK         0x00000200UL
#define PMB_QM_UNDERFLOW_WIDTH        1
#define PMB_QM_UNDERFLOW_SHIFT        9
#define PMB_QM_UNDERFLOW_SIGNED       0

/* Register UCC_QM_PERIP_DEBUG_0 (PMR_UCC_QM) */
#define PMB_QM_PERIP_DEBUG_0       0x000C
#define ABS_PMB_QM_PERIP_DEBUG_0   0xA503F00CUL

#define PMB_QM_MON_QUEUE_ID_MASK   0x000000FFUL
#define PMB_QM_MON_QUEUE_ID_WIDTH  8
#define PMB_QM_MON_QUEUE_ID_SHIFT  0
#define PMB_QM_MON_QUEUE_ID_SIGNED 0

#define PMB_QM_MON_ENABLE_MASK     0x00800000UL
#define PMB_QM_MON_ENABLE_WIDTH    1
#define PMB_QM_MON_ENABLE_SHIFT    23
#define PMB_QM_MON_ENABLE_SIGNED   0

/* Register UCC_QM_PERIP_DEBUG_1 (PMR_UCC_QM) */
#define PMB_QM_PERIP_DEBUG_1        0x0010
#define ABS_PMB_QM_PERIP_DEBUG_1    0xA503F010UL

#define PMB_QM_MON_MAX_COUNT_MASK   0x00001FFFUL
#define PMB_QM_MON_MAX_COUNT_WIDTH  13
#define PMB_QM_MON_MAX_COUNT_SHIFT  0
#define PMB_QM_MON_MAX_COUNT_SIGNED 0

/* Register UCC_QM_PERIP_DEBUG_2 (PMR_UCC_QM) */
#define PMB_QM_PERIP_DEBUG_2     0x0014
#define ABS_PMB_QM_PERIP_DEBUG_2 0xA503F014UL

#define PMB_QM_MON_COUNT_MASK    0x00001FFFUL
#define PMB_QM_MON_COUNT_WIDTH   13
#define PMB_QM_MON_COUNT_SHIFT   0
#define PMB_QM_MON_COUNT_SIGNED  0

/* Register UCC_QM_PERIP_DEBUG_3 (PMR_UCC_QM) */
#define PMB_QM_PERIP_DEBUG_3        0x0018
#define ABS_PMB_QM_PERIP_DEBUG_3    0xA503F018UL

#define PMB_QM_MON_NOT_EMPTY_MASK   0x00800000UL
#define PMB_QM_MON_NOT_EMPTY_WIDTH  1
#define PMB_QM_MON_NOT_EMPTY_SHIFT  23
#define PMB_QM_MON_NOT_EMPTY_SIGNED 0

/* Register UCC_QM_PERIP_DEBUG_4 (PMR_UCC_QM) */
#define PMB_QM_PERIP_DEBUG_4       0x001C
#define ABS_PMB_QM_PERIP_DEBUG_4   0xA503F01CUL

#define PMB_QM_MON_NOT_FULL_MASK   0x00800000UL
#define PMB_QM_MON_NOT_FULL_WIDTH  1
#define PMB_QM_MON_NOT_FULL_SHIFT  23
#define PMB_QM_MON_NOT_FULL_SIGNED 0

/* Register UCC_QM_PERIP_DEBUG_5 (PMR_UCC_QM) */
#define PMB_QM_PERIP_DEBUG_5              0x0020
#define ABS_PMB_QM_PERIP_DEBUG_5          0xA503F020UL

#define PMB_QM_MON_LAST_QUEUE_ID_0_MASK   0x000000FFUL
#define PMB_QM_MON_LAST_QUEUE_ID_0_WIDTH  8
#define PMB_QM_MON_LAST_QUEUE_ID_0_SHIFT  0
#define PMB_QM_MON_LAST_QUEUE_ID_0_SIGNED 0

#define PMB_QM_MON_LAST_QUEUE_ID_1_MASK   0x0000FF00UL
#define PMB_QM_MON_LAST_QUEUE_ID_1_WIDTH  8
#define PMB_QM_MON_LAST_QUEUE_ID_1_SHIFT  8
#define PMB_QM_MON_LAST_QUEUE_ID_1_SIGNED 0

/* Register UCC_QM_PERIP_DEBUG_6 (PMR_UCC_QM) */
#define PMB_QM_PERIP_DEBUG_6              0x0024
#define ABS_PMB_QM_PERIP_DEBUG_6          0xA503F024UL

#define PMB_QM_MON_LAST_QUEUE_ID_2_MASK   0x000000FFUL
#define PMB_QM_MON_LAST_QUEUE_ID_2_WIDTH  8
#define PMB_QM_MON_LAST_QUEUE_ID_2_SHIFT  0
#define PMB_QM_MON_LAST_QUEUE_ID_2_SIGNED 0

#define PMB_QM_MON_LAST_QUEUE_ID_3_MASK   0x0000FF00UL
#define PMB_QM_MON_LAST_QUEUE_ID_3_WIDTH  8
#define PMB_QM_MON_LAST_QUEUE_ID_3_SHIFT  8
#define PMB_QM_MON_LAST_QUEUE_ID_3_SIGNED 0

/* Register UCC_QM_PERIP_BUILD_0 (PMR_UCC_QM) */
#define PMB_QM_PERIP_BUILD_0               0x0028
#define ABS_PMB_QM_PERIP_BUILD_0           0xA503F028UL

#define PMB_QM_BUILD_MAX_NUM_QUEUES_MASK   0x000000FFUL
#define PMB_QM_BUILD_MAX_NUM_QUEUES_WIDTH  8
#define PMB_QM_BUILD_MAX_NUM_QUEUES_SHIFT  0
#define PMB_QM_BUILD_MAX_NUM_QUEUES_SIGNED 0

/* Register UCC_QM_PERIP_COUNT_ONLY_0 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_0     0x002C
#define ABS_PMB_QM_PERIP_COUNT_ONLY_0 0xA503F02CUL

#define PMB_QM_COUNT_ONLY_0_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_0_WIDTH     16
#define PMB_QM_COUNT_ONLY_0_SHIFT     0
#define PMB_QM_COUNT_ONLY_0_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_1 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_1     0x0030
#define ABS_PMB_QM_PERIP_COUNT_ONLY_1 0xA503F030UL

#define PMB_QM_COUNT_ONLY_1_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_1_WIDTH     16
#define PMB_QM_COUNT_ONLY_1_SHIFT     0
#define PMB_QM_COUNT_ONLY_1_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_2 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_2     0x0034
#define ABS_PMB_QM_PERIP_COUNT_ONLY_2 0xA503F034UL

#define PMB_QM_COUNT_ONLY_2_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_2_WIDTH     16
#define PMB_QM_COUNT_ONLY_2_SHIFT     0
#define PMB_QM_COUNT_ONLY_2_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_3 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_3     0x0038
#define ABS_PMB_QM_PERIP_COUNT_ONLY_3 0xA503F038UL

#define PMB_QM_COUNT_ONLY_3_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_3_WIDTH     16
#define PMB_QM_COUNT_ONLY_3_SHIFT     0
#define PMB_QM_COUNT_ONLY_3_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_4 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_4     0x003C
#define ABS_PMB_QM_PERIP_COUNT_ONLY_4 0xA503F03CUL

#define PMB_QM_COUNT_ONLY_4_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_4_WIDTH     16
#define PMB_QM_COUNT_ONLY_4_SHIFT     0
#define PMB_QM_COUNT_ONLY_4_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_5 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_5     0x0040
#define ABS_PMB_QM_PERIP_COUNT_ONLY_5 0xA503F040UL

#define PMB_QM_COUNT_ONLY_5_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_5_WIDTH     16
#define PMB_QM_COUNT_ONLY_5_SHIFT     0
#define PMB_QM_COUNT_ONLY_5_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_6 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_6     0x0044
#define ABS_PMB_QM_PERIP_COUNT_ONLY_6 0xA503F044UL

#define PMB_QM_COUNT_ONLY_6_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_6_WIDTH     16
#define PMB_QM_COUNT_ONLY_6_SHIFT     0
#define PMB_QM_COUNT_ONLY_6_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_7 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_7     0x0048
#define ABS_PMB_QM_PERIP_COUNT_ONLY_7 0xA503F048UL

#define PMB_QM_COUNT_ONLY_7_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_7_WIDTH     16
#define PMB_QM_COUNT_ONLY_7_SHIFT     0
#define PMB_QM_COUNT_ONLY_7_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_8 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_8     0x004C
#define ABS_PMB_QM_PERIP_COUNT_ONLY_8 0xA503F04CUL

#define PMB_QM_COUNT_ONLY_8_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_8_WIDTH     16
#define PMB_QM_COUNT_ONLY_8_SHIFT     0
#define PMB_QM_COUNT_ONLY_8_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_9 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_9     0x0050
#define ABS_PMB_QM_PERIP_COUNT_ONLY_9 0xA503F050UL

#define PMB_QM_COUNT_ONLY_9_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_9_WIDTH     16
#define PMB_QM_COUNT_ONLY_9_SHIFT     0
#define PMB_QM_COUNT_ONLY_9_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_10 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_10     0x0054
#define ABS_PMB_QM_PERIP_COUNT_ONLY_10 0xA503F054UL

#define PMB_QM_COUNT_ONLY_10_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_10_WIDTH     16
#define PMB_QM_COUNT_ONLY_10_SHIFT     0
#define PMB_QM_COUNT_ONLY_10_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_11 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_11     0x0058
#define ABS_PMB_QM_PERIP_COUNT_ONLY_11 0xA503F058UL

#define PMB_QM_COUNT_ONLY_11_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_11_WIDTH     16
#define PMB_QM_COUNT_ONLY_11_SHIFT     0
#define PMB_QM_COUNT_ONLY_11_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_12 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_12     0x005C
#define ABS_PMB_QM_PERIP_COUNT_ONLY_12 0xA503F05CUL

#define PMB_QM_COUNT_ONLY_12_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_12_WIDTH     16
#define PMB_QM_COUNT_ONLY_12_SHIFT     0
#define PMB_QM_COUNT_ONLY_12_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_13 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_13     0x0060
#define ABS_PMB_QM_PERIP_COUNT_ONLY_13 0xA503F060UL

#define PMB_QM_COUNT_ONLY_13_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_13_WIDTH     16
#define PMB_QM_COUNT_ONLY_13_SHIFT     0
#define PMB_QM_COUNT_ONLY_13_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_14 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_14     0x0064
#define ABS_PMB_QM_PERIP_COUNT_ONLY_14 0xA503F064UL

#define PMB_QM_COUNT_ONLY_14_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_14_WIDTH     16
#define PMB_QM_COUNT_ONLY_14_SHIFT     0
#define PMB_QM_COUNT_ONLY_14_SIGNED    0

/* Register UCC_QM_PERIP_COUNT_ONLY_15 (PMR_UCC_QM) */
#define PMB_QM_PERIP_COUNT_ONLY_15     0x0068
#define ABS_PMB_QM_PERIP_COUNT_ONLY_15 0xA503F068UL

#define PMB_QM_COUNT_ONLY_15_MASK      0x0000FFFFUL
#define PMB_QM_COUNT_ONLY_15_WIDTH     16
#define PMB_QM_COUNT_ONLY_15_SHIFT     0
#define PMB_QM_COUNT_ONLY_15_SIGNED    0

/* Register UCC_QM_PERIP_HEAD_0 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_0       0x0400
#define ABS_PMB_QM_PERIP_HEAD_0   0xA503F400UL

#define PMB_QM_HEAD_DATA_0_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_0_WIDTH  24
#define PMB_QM_HEAD_DATA_0_SHIFT  0
#define PMB_QM_HEAD_DATA_0_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_1 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_1       0x0404
#define ABS_PMB_QM_PERIP_HEAD_1   0xA503F404UL

#define PMB_QM_HEAD_DATA_1_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_1_WIDTH  24
#define PMB_QM_HEAD_DATA_1_SHIFT  0
#define PMB_QM_HEAD_DATA_1_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_2 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_2       0x0408
#define ABS_PMB_QM_PERIP_HEAD_2   0xA503F408UL

#define PMB_QM_HEAD_DATA_2_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_2_WIDTH  24
#define PMB_QM_HEAD_DATA_2_SHIFT  0
#define PMB_QM_HEAD_DATA_2_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_3 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_3       0x040C
#define ABS_PMB_QM_PERIP_HEAD_3   0xA503F40CUL

#define PMB_QM_HEAD_DATA_3_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_3_WIDTH  24
#define PMB_QM_HEAD_DATA_3_SHIFT  0
#define PMB_QM_HEAD_DATA_3_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_4 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_4       0x0410
#define ABS_PMB_QM_PERIP_HEAD_4   0xA503F410UL

#define PMB_QM_HEAD_DATA_4_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_4_WIDTH  24
#define PMB_QM_HEAD_DATA_4_SHIFT  0
#define PMB_QM_HEAD_DATA_4_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_5 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_5       0x0414
#define ABS_PMB_QM_PERIP_HEAD_5   0xA503F414UL

#define PMB_QM_HEAD_DATA_5_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_5_WIDTH  24
#define PMB_QM_HEAD_DATA_5_SHIFT  0
#define PMB_QM_HEAD_DATA_5_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_6 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_6       0x0418
#define ABS_PMB_QM_PERIP_HEAD_6   0xA503F418UL

#define PMB_QM_HEAD_DATA_6_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_6_WIDTH  24
#define PMB_QM_HEAD_DATA_6_SHIFT  0
#define PMB_QM_HEAD_DATA_6_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_7 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_7       0x041C
#define ABS_PMB_QM_PERIP_HEAD_7   0xA503F41CUL

#define PMB_QM_HEAD_DATA_7_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_7_WIDTH  24
#define PMB_QM_HEAD_DATA_7_SHIFT  0
#define PMB_QM_HEAD_DATA_7_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_8 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_8       0x0420
#define ABS_PMB_QM_PERIP_HEAD_8   0xA503F420UL

#define PMB_QM_HEAD_DATA_8_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_8_WIDTH  24
#define PMB_QM_HEAD_DATA_8_SHIFT  0
#define PMB_QM_HEAD_DATA_8_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_9 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_9       0x0424
#define ABS_PMB_QM_PERIP_HEAD_9   0xA503F424UL

#define PMB_QM_HEAD_DATA_9_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_9_WIDTH  24
#define PMB_QM_HEAD_DATA_9_SHIFT  0
#define PMB_QM_HEAD_DATA_9_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_10 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_10       0x0428
#define ABS_PMB_QM_PERIP_HEAD_10   0xA503F428UL

#define PMB_QM_HEAD_DATA_10_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_10_WIDTH  24
#define PMB_QM_HEAD_DATA_10_SHIFT  0
#define PMB_QM_HEAD_DATA_10_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_11 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_11       0x042C
#define ABS_PMB_QM_PERIP_HEAD_11   0xA503F42CUL

#define PMB_QM_HEAD_DATA_11_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_11_WIDTH  24
#define PMB_QM_HEAD_DATA_11_SHIFT  0
#define PMB_QM_HEAD_DATA_11_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_12 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_12       0x0430
#define ABS_PMB_QM_PERIP_HEAD_12   0xA503F430UL

#define PMB_QM_HEAD_DATA_12_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_12_WIDTH  24
#define PMB_QM_HEAD_DATA_12_SHIFT  0
#define PMB_QM_HEAD_DATA_12_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_13 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_13       0x0434
#define ABS_PMB_QM_PERIP_HEAD_13   0xA503F434UL

#define PMB_QM_HEAD_DATA_13_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_13_WIDTH  24
#define PMB_QM_HEAD_DATA_13_SHIFT  0
#define PMB_QM_HEAD_DATA_13_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_14 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_14       0x0438
#define ABS_PMB_QM_PERIP_HEAD_14   0xA503F438UL

#define PMB_QM_HEAD_DATA_14_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_14_WIDTH  24
#define PMB_QM_HEAD_DATA_14_SHIFT  0
#define PMB_QM_HEAD_DATA_14_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_15 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_15       0x043C
#define ABS_PMB_QM_PERIP_HEAD_15   0xA503F43CUL

#define PMB_QM_HEAD_DATA_15_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_15_WIDTH  24
#define PMB_QM_HEAD_DATA_15_SHIFT  0
#define PMB_QM_HEAD_DATA_15_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_16 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_16       0x0440
#define ABS_PMB_QM_PERIP_HEAD_16   0xA503F440UL

#define PMB_QM_HEAD_DATA_16_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_16_WIDTH  24
#define PMB_QM_HEAD_DATA_16_SHIFT  0
#define PMB_QM_HEAD_DATA_16_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_17 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_17       0x0444
#define ABS_PMB_QM_PERIP_HEAD_17   0xA503F444UL

#define PMB_QM_HEAD_DATA_17_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_17_WIDTH  24
#define PMB_QM_HEAD_DATA_17_SHIFT  0
#define PMB_QM_HEAD_DATA_17_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_18 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_18       0x0448
#define ABS_PMB_QM_PERIP_HEAD_18   0xA503F448UL

#define PMB_QM_HEAD_DATA_18_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_18_WIDTH  24
#define PMB_QM_HEAD_DATA_18_SHIFT  0
#define PMB_QM_HEAD_DATA_18_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_19 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_19       0x044C
#define ABS_PMB_QM_PERIP_HEAD_19   0xA503F44CUL

#define PMB_QM_HEAD_DATA_19_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_19_WIDTH  24
#define PMB_QM_HEAD_DATA_19_SHIFT  0
#define PMB_QM_HEAD_DATA_19_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_20 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_20       0x0450
#define ABS_PMB_QM_PERIP_HEAD_20   0xA503F450UL

#define PMB_QM_HEAD_DATA_20_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_20_WIDTH  24
#define PMB_QM_HEAD_DATA_20_SHIFT  0
#define PMB_QM_HEAD_DATA_20_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_21 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_21       0x0454
#define ABS_PMB_QM_PERIP_HEAD_21   0xA503F454UL

#define PMB_QM_HEAD_DATA_21_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_21_WIDTH  24
#define PMB_QM_HEAD_DATA_21_SHIFT  0
#define PMB_QM_HEAD_DATA_21_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_22 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_22       0x0458
#define ABS_PMB_QM_PERIP_HEAD_22   0xA503F458UL

#define PMB_QM_HEAD_DATA_22_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_22_WIDTH  24
#define PMB_QM_HEAD_DATA_22_SHIFT  0
#define PMB_QM_HEAD_DATA_22_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_23 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_23       0x045C
#define ABS_PMB_QM_PERIP_HEAD_23   0xA503F45CUL

#define PMB_QM_HEAD_DATA_23_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_23_WIDTH  24
#define PMB_QM_HEAD_DATA_23_SHIFT  0
#define PMB_QM_HEAD_DATA_23_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_24 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_24       0x0460
#define ABS_PMB_QM_PERIP_HEAD_24   0xA503F460UL

#define PMB_QM_HEAD_DATA_24_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_24_WIDTH  24
#define PMB_QM_HEAD_DATA_24_SHIFT  0
#define PMB_QM_HEAD_DATA_24_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_25 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_25       0x0464
#define ABS_PMB_QM_PERIP_HEAD_25   0xA503F464UL

#define PMB_QM_HEAD_DATA_25_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_25_WIDTH  24
#define PMB_QM_HEAD_DATA_25_SHIFT  0
#define PMB_QM_HEAD_DATA_25_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_26 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_26       0x0468
#define ABS_PMB_QM_PERIP_HEAD_26   0xA503F468UL

#define PMB_QM_HEAD_DATA_26_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_26_WIDTH  24
#define PMB_QM_HEAD_DATA_26_SHIFT  0
#define PMB_QM_HEAD_DATA_26_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_27 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_27       0x046C
#define ABS_PMB_QM_PERIP_HEAD_27   0xA503F46CUL

#define PMB_QM_HEAD_DATA_27_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_27_WIDTH  24
#define PMB_QM_HEAD_DATA_27_SHIFT  0
#define PMB_QM_HEAD_DATA_27_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_28 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_28       0x0470
#define ABS_PMB_QM_PERIP_HEAD_28   0xA503F470UL

#define PMB_QM_HEAD_DATA_28_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_28_WIDTH  24
#define PMB_QM_HEAD_DATA_28_SHIFT  0
#define PMB_QM_HEAD_DATA_28_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_29 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_29       0x0474
#define ABS_PMB_QM_PERIP_HEAD_29   0xA503F474UL

#define PMB_QM_HEAD_DATA_29_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_29_WIDTH  24
#define PMB_QM_HEAD_DATA_29_SHIFT  0
#define PMB_QM_HEAD_DATA_29_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_30 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_30       0x0478
#define ABS_PMB_QM_PERIP_HEAD_30   0xA503F478UL

#define PMB_QM_HEAD_DATA_30_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_30_WIDTH  24
#define PMB_QM_HEAD_DATA_30_SHIFT  0
#define PMB_QM_HEAD_DATA_30_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_31 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_31       0x047C
#define ABS_PMB_QM_PERIP_HEAD_31   0xA503F47CUL

#define PMB_QM_HEAD_DATA_31_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_31_WIDTH  24
#define PMB_QM_HEAD_DATA_31_SHIFT  0
#define PMB_QM_HEAD_DATA_31_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_32 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_32       0x0480
#define ABS_PMB_QM_PERIP_HEAD_32   0xA503F480UL

#define PMB_QM_HEAD_DATA_32_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_32_WIDTH  24
#define PMB_QM_HEAD_DATA_32_SHIFT  0
#define PMB_QM_HEAD_DATA_32_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_33 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_33       0x0484
#define ABS_PMB_QM_PERIP_HEAD_33   0xA503F484UL

#define PMB_QM_HEAD_DATA_33_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_33_WIDTH  24
#define PMB_QM_HEAD_DATA_33_SHIFT  0
#define PMB_QM_HEAD_DATA_33_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_34 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_34       0x0488
#define ABS_PMB_QM_PERIP_HEAD_34   0xA503F488UL

#define PMB_QM_HEAD_DATA_34_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_34_WIDTH  24
#define PMB_QM_HEAD_DATA_34_SHIFT  0
#define PMB_QM_HEAD_DATA_34_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_35 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_35       0x048C
#define ABS_PMB_QM_PERIP_HEAD_35   0xA503F48CUL

#define PMB_QM_HEAD_DATA_35_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_35_WIDTH  24
#define PMB_QM_HEAD_DATA_35_SHIFT  0
#define PMB_QM_HEAD_DATA_35_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_36 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_36       0x0490
#define ABS_PMB_QM_PERIP_HEAD_36   0xA503F490UL

#define PMB_QM_HEAD_DATA_36_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_36_WIDTH  24
#define PMB_QM_HEAD_DATA_36_SHIFT  0
#define PMB_QM_HEAD_DATA_36_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_37 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_37       0x0494
#define ABS_PMB_QM_PERIP_HEAD_37   0xA503F494UL

#define PMB_QM_HEAD_DATA_37_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_37_WIDTH  24
#define PMB_QM_HEAD_DATA_37_SHIFT  0
#define PMB_QM_HEAD_DATA_37_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_38 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_38       0x0498
#define ABS_PMB_QM_PERIP_HEAD_38   0xA503F498UL

#define PMB_QM_HEAD_DATA_38_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_38_WIDTH  24
#define PMB_QM_HEAD_DATA_38_SHIFT  0
#define PMB_QM_HEAD_DATA_38_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_39 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_39       0x049C
#define ABS_PMB_QM_PERIP_HEAD_39   0xA503F49CUL

#define PMB_QM_HEAD_DATA_39_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_39_WIDTH  24
#define PMB_QM_HEAD_DATA_39_SHIFT  0
#define PMB_QM_HEAD_DATA_39_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_40 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_40       0x04A0
#define ABS_PMB_QM_PERIP_HEAD_40   0xA503F4A0UL

#define PMB_QM_HEAD_DATA_40_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_40_WIDTH  24
#define PMB_QM_HEAD_DATA_40_SHIFT  0
#define PMB_QM_HEAD_DATA_40_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_41 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_41       0x04A4
#define ABS_PMB_QM_PERIP_HEAD_41   0xA503F4A4UL

#define PMB_QM_HEAD_DATA_41_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_41_WIDTH  24
#define PMB_QM_HEAD_DATA_41_SHIFT  0
#define PMB_QM_HEAD_DATA_41_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_42 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_42       0x04A8
#define ABS_PMB_QM_PERIP_HEAD_42   0xA503F4A8UL

#define PMB_QM_HEAD_DATA_42_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_42_WIDTH  24
#define PMB_QM_HEAD_DATA_42_SHIFT  0
#define PMB_QM_HEAD_DATA_42_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_43 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_43       0x04AC
#define ABS_PMB_QM_PERIP_HEAD_43   0xA503F4ACUL

#define PMB_QM_HEAD_DATA_43_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_43_WIDTH  24
#define PMB_QM_HEAD_DATA_43_SHIFT  0
#define PMB_QM_HEAD_DATA_43_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_44 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_44       0x04B0
#define ABS_PMB_QM_PERIP_HEAD_44   0xA503F4B0UL

#define PMB_QM_HEAD_DATA_44_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_44_WIDTH  24
#define PMB_QM_HEAD_DATA_44_SHIFT  0
#define PMB_QM_HEAD_DATA_44_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_45 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_45       0x04B4
#define ABS_PMB_QM_PERIP_HEAD_45   0xA503F4B4UL

#define PMB_QM_HEAD_DATA_45_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_45_WIDTH  24
#define PMB_QM_HEAD_DATA_45_SHIFT  0
#define PMB_QM_HEAD_DATA_45_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_46 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_46       0x04B8
#define ABS_PMB_QM_PERIP_HEAD_46   0xA503F4B8UL

#define PMB_QM_HEAD_DATA_46_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_46_WIDTH  24
#define PMB_QM_HEAD_DATA_46_SHIFT  0
#define PMB_QM_HEAD_DATA_46_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_47 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_47       0x04BC
#define ABS_PMB_QM_PERIP_HEAD_47   0xA503F4BCUL

#define PMB_QM_HEAD_DATA_47_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_47_WIDTH  24
#define PMB_QM_HEAD_DATA_47_SHIFT  0
#define PMB_QM_HEAD_DATA_47_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_48 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_48       0x04C0
#define ABS_PMB_QM_PERIP_HEAD_48   0xA503F4C0UL

#define PMB_QM_HEAD_DATA_48_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_48_WIDTH  24
#define PMB_QM_HEAD_DATA_48_SHIFT  0
#define PMB_QM_HEAD_DATA_48_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_49 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_49       0x04C4
#define ABS_PMB_QM_PERIP_HEAD_49   0xA503F4C4UL

#define PMB_QM_HEAD_DATA_49_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_49_WIDTH  24
#define PMB_QM_HEAD_DATA_49_SHIFT  0
#define PMB_QM_HEAD_DATA_49_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_50 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_50       0x04C8
#define ABS_PMB_QM_PERIP_HEAD_50   0xA503F4C8UL

#define PMB_QM_HEAD_DATA_50_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_50_WIDTH  24
#define PMB_QM_HEAD_DATA_50_SHIFT  0
#define PMB_QM_HEAD_DATA_50_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_51 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_51       0x04CC
#define ABS_PMB_QM_PERIP_HEAD_51   0xA503F4CCUL

#define PMB_QM_HEAD_DATA_51_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_51_WIDTH  24
#define PMB_QM_HEAD_DATA_51_SHIFT  0
#define PMB_QM_HEAD_DATA_51_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_52 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_52       0x04D0
#define ABS_PMB_QM_PERIP_HEAD_52   0xA503F4D0UL

#define PMB_QM_HEAD_DATA_52_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_52_WIDTH  24
#define PMB_QM_HEAD_DATA_52_SHIFT  0
#define PMB_QM_HEAD_DATA_52_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_53 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_53       0x04D4
#define ABS_PMB_QM_PERIP_HEAD_53   0xA503F4D4UL

#define PMB_QM_HEAD_DATA_53_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_53_WIDTH  24
#define PMB_QM_HEAD_DATA_53_SHIFT  0
#define PMB_QM_HEAD_DATA_53_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_54 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_54       0x04D8
#define ABS_PMB_QM_PERIP_HEAD_54   0xA503F4D8UL

#define PMB_QM_HEAD_DATA_54_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_54_WIDTH  24
#define PMB_QM_HEAD_DATA_54_SHIFT  0
#define PMB_QM_HEAD_DATA_54_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_55 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_55       0x04DC
#define ABS_PMB_QM_PERIP_HEAD_55   0xA503F4DCUL

#define PMB_QM_HEAD_DATA_55_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_55_WIDTH  24
#define PMB_QM_HEAD_DATA_55_SHIFT  0
#define PMB_QM_HEAD_DATA_55_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_56 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_56       0x04E0
#define ABS_PMB_QM_PERIP_HEAD_56   0xA503F4E0UL

#define PMB_QM_HEAD_DATA_56_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_56_WIDTH  24
#define PMB_QM_HEAD_DATA_56_SHIFT  0
#define PMB_QM_HEAD_DATA_56_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_57 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_57       0x04E4
#define ABS_PMB_QM_PERIP_HEAD_57   0xA503F4E4UL

#define PMB_QM_HEAD_DATA_57_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_57_WIDTH  24
#define PMB_QM_HEAD_DATA_57_SHIFT  0
#define PMB_QM_HEAD_DATA_57_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_58 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_58       0x04E8
#define ABS_PMB_QM_PERIP_HEAD_58   0xA503F4E8UL

#define PMB_QM_HEAD_DATA_58_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_58_WIDTH  24
#define PMB_QM_HEAD_DATA_58_SHIFT  0
#define PMB_QM_HEAD_DATA_58_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_59 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_59       0x04EC
#define ABS_PMB_QM_PERIP_HEAD_59   0xA503F4ECUL

#define PMB_QM_HEAD_DATA_59_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_59_WIDTH  24
#define PMB_QM_HEAD_DATA_59_SHIFT  0
#define PMB_QM_HEAD_DATA_59_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_60 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_60       0x04F0
#define ABS_PMB_QM_PERIP_HEAD_60   0xA503F4F0UL

#define PMB_QM_HEAD_DATA_60_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_60_WIDTH  24
#define PMB_QM_HEAD_DATA_60_SHIFT  0
#define PMB_QM_HEAD_DATA_60_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_61 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_61       0x04F4
#define ABS_PMB_QM_PERIP_HEAD_61   0xA503F4F4UL

#define PMB_QM_HEAD_DATA_61_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_61_WIDTH  24
#define PMB_QM_HEAD_DATA_61_SHIFT  0
#define PMB_QM_HEAD_DATA_61_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_62 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_62       0x04F8
#define ABS_PMB_QM_PERIP_HEAD_62   0xA503F4F8UL

#define PMB_QM_HEAD_DATA_62_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_62_WIDTH  24
#define PMB_QM_HEAD_DATA_62_SHIFT  0
#define PMB_QM_HEAD_DATA_62_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_63 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_63       0x04FC
#define ABS_PMB_QM_PERIP_HEAD_63   0xA503F4FCUL

#define PMB_QM_HEAD_DATA_63_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_63_WIDTH  24
#define PMB_QM_HEAD_DATA_63_SHIFT  0
#define PMB_QM_HEAD_DATA_63_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_64 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_64       0x0500
#define ABS_PMB_QM_PERIP_HEAD_64   0xA503F500UL

#define PMB_QM_HEAD_DATA_64_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_64_WIDTH  24
#define PMB_QM_HEAD_DATA_64_SHIFT  0
#define PMB_QM_HEAD_DATA_64_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_65 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_65       0x0504
#define ABS_PMB_QM_PERIP_HEAD_65   0xA503F504UL

#define PMB_QM_HEAD_DATA_65_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_65_WIDTH  24
#define PMB_QM_HEAD_DATA_65_SHIFT  0
#define PMB_QM_HEAD_DATA_65_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_66 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_66       0x0508
#define ABS_PMB_QM_PERIP_HEAD_66   0xA503F508UL

#define PMB_QM_HEAD_DATA_66_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_66_WIDTH  24
#define PMB_QM_HEAD_DATA_66_SHIFT  0
#define PMB_QM_HEAD_DATA_66_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_67 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_67       0x050C
#define ABS_PMB_QM_PERIP_HEAD_67   0xA503F50CUL

#define PMB_QM_HEAD_DATA_67_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_67_WIDTH  24
#define PMB_QM_HEAD_DATA_67_SHIFT  0
#define PMB_QM_HEAD_DATA_67_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_68 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_68       0x0510
#define ABS_PMB_QM_PERIP_HEAD_68   0xA503F510UL

#define PMB_QM_HEAD_DATA_68_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_68_WIDTH  24
#define PMB_QM_HEAD_DATA_68_SHIFT  0
#define PMB_QM_HEAD_DATA_68_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_69 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_69       0x0514
#define ABS_PMB_QM_PERIP_HEAD_69   0xA503F514UL

#define PMB_QM_HEAD_DATA_69_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_69_WIDTH  24
#define PMB_QM_HEAD_DATA_69_SHIFT  0
#define PMB_QM_HEAD_DATA_69_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_70 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_70       0x0518
#define ABS_PMB_QM_PERIP_HEAD_70   0xA503F518UL

#define PMB_QM_HEAD_DATA_70_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_70_WIDTH  24
#define PMB_QM_HEAD_DATA_70_SHIFT  0
#define PMB_QM_HEAD_DATA_70_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_71 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_71       0x051C
#define ABS_PMB_QM_PERIP_HEAD_71   0xA503F51CUL

#define PMB_QM_HEAD_DATA_71_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_71_WIDTH  24
#define PMB_QM_HEAD_DATA_71_SHIFT  0
#define PMB_QM_HEAD_DATA_71_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_72 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_72       0x0520
#define ABS_PMB_QM_PERIP_HEAD_72   0xA503F520UL

#define PMB_QM_HEAD_DATA_72_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_72_WIDTH  24
#define PMB_QM_HEAD_DATA_72_SHIFT  0
#define PMB_QM_HEAD_DATA_72_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_73 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_73       0x0524
#define ABS_PMB_QM_PERIP_HEAD_73   0xA503F524UL

#define PMB_QM_HEAD_DATA_73_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_73_WIDTH  24
#define PMB_QM_HEAD_DATA_73_SHIFT  0
#define PMB_QM_HEAD_DATA_73_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_74 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_74       0x0528
#define ABS_PMB_QM_PERIP_HEAD_74   0xA503F528UL

#define PMB_QM_HEAD_DATA_74_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_74_WIDTH  24
#define PMB_QM_HEAD_DATA_74_SHIFT  0
#define PMB_QM_HEAD_DATA_74_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_75 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_75       0x052C
#define ABS_PMB_QM_PERIP_HEAD_75   0xA503F52CUL

#define PMB_QM_HEAD_DATA_75_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_75_WIDTH  24
#define PMB_QM_HEAD_DATA_75_SHIFT  0
#define PMB_QM_HEAD_DATA_75_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_76 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_76       0x0530
#define ABS_PMB_QM_PERIP_HEAD_76   0xA503F530UL

#define PMB_QM_HEAD_DATA_76_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_76_WIDTH  24
#define PMB_QM_HEAD_DATA_76_SHIFT  0
#define PMB_QM_HEAD_DATA_76_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_77 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_77       0x0534
#define ABS_PMB_QM_PERIP_HEAD_77   0xA503F534UL

#define PMB_QM_HEAD_DATA_77_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_77_WIDTH  24
#define PMB_QM_HEAD_DATA_77_SHIFT  0
#define PMB_QM_HEAD_DATA_77_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_78 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_78       0x0538
#define ABS_PMB_QM_PERIP_HEAD_78   0xA503F538UL

#define PMB_QM_HEAD_DATA_78_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_78_WIDTH  24
#define PMB_QM_HEAD_DATA_78_SHIFT  0
#define PMB_QM_HEAD_DATA_78_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_79 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_79       0x053C
#define ABS_PMB_QM_PERIP_HEAD_79   0xA503F53CUL

#define PMB_QM_HEAD_DATA_79_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_79_WIDTH  24
#define PMB_QM_HEAD_DATA_79_SHIFT  0
#define PMB_QM_HEAD_DATA_79_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_80 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_80       0x0540
#define ABS_PMB_QM_PERIP_HEAD_80   0xA503F540UL

#define PMB_QM_HEAD_DATA_80_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_80_WIDTH  24
#define PMB_QM_HEAD_DATA_80_SHIFT  0
#define PMB_QM_HEAD_DATA_80_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_81 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_81       0x0544
#define ABS_PMB_QM_PERIP_HEAD_81   0xA503F544UL

#define PMB_QM_HEAD_DATA_81_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_81_WIDTH  24
#define PMB_QM_HEAD_DATA_81_SHIFT  0
#define PMB_QM_HEAD_DATA_81_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_82 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_82       0x0548
#define ABS_PMB_QM_PERIP_HEAD_82   0xA503F548UL

#define PMB_QM_HEAD_DATA_82_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_82_WIDTH  24
#define PMB_QM_HEAD_DATA_82_SHIFT  0
#define PMB_QM_HEAD_DATA_82_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_83 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_83       0x054C
#define ABS_PMB_QM_PERIP_HEAD_83   0xA503F54CUL

#define PMB_QM_HEAD_DATA_83_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_83_WIDTH  24
#define PMB_QM_HEAD_DATA_83_SHIFT  0
#define PMB_QM_HEAD_DATA_83_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_84 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_84       0x0550
#define ABS_PMB_QM_PERIP_HEAD_84   0xA503F550UL

#define PMB_QM_HEAD_DATA_84_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_84_WIDTH  24
#define PMB_QM_HEAD_DATA_84_SHIFT  0
#define PMB_QM_HEAD_DATA_84_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_85 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_85       0x0554
#define ABS_PMB_QM_PERIP_HEAD_85   0xA503F554UL

#define PMB_QM_HEAD_DATA_85_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_85_WIDTH  24
#define PMB_QM_HEAD_DATA_85_SHIFT  0
#define PMB_QM_HEAD_DATA_85_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_86 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_86       0x0558
#define ABS_PMB_QM_PERIP_HEAD_86   0xA503F558UL

#define PMB_QM_HEAD_DATA_86_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_86_WIDTH  24
#define PMB_QM_HEAD_DATA_86_SHIFT  0
#define PMB_QM_HEAD_DATA_86_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_87 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_87       0x055C
#define ABS_PMB_QM_PERIP_HEAD_87   0xA503F55CUL

#define PMB_QM_HEAD_DATA_87_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_87_WIDTH  24
#define PMB_QM_HEAD_DATA_87_SHIFT  0
#define PMB_QM_HEAD_DATA_87_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_88 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_88       0x0560
#define ABS_PMB_QM_PERIP_HEAD_88   0xA503F560UL

#define PMB_QM_HEAD_DATA_88_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_88_WIDTH  24
#define PMB_QM_HEAD_DATA_88_SHIFT  0
#define PMB_QM_HEAD_DATA_88_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_89 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_89       0x0564
#define ABS_PMB_QM_PERIP_HEAD_89   0xA503F564UL

#define PMB_QM_HEAD_DATA_89_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_89_WIDTH  24
#define PMB_QM_HEAD_DATA_89_SHIFT  0
#define PMB_QM_HEAD_DATA_89_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_90 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_90       0x0568
#define ABS_PMB_QM_PERIP_HEAD_90   0xA503F568UL

#define PMB_QM_HEAD_DATA_90_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_90_WIDTH  24
#define PMB_QM_HEAD_DATA_90_SHIFT  0
#define PMB_QM_HEAD_DATA_90_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_91 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_91       0x056C
#define ABS_PMB_QM_PERIP_HEAD_91   0xA503F56CUL

#define PMB_QM_HEAD_DATA_91_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_91_WIDTH  24
#define PMB_QM_HEAD_DATA_91_SHIFT  0
#define PMB_QM_HEAD_DATA_91_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_92 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_92       0x0570
#define ABS_PMB_QM_PERIP_HEAD_92   0xA503F570UL

#define PMB_QM_HEAD_DATA_92_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_92_WIDTH  24
#define PMB_QM_HEAD_DATA_92_SHIFT  0
#define PMB_QM_HEAD_DATA_92_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_93 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_93       0x0574
#define ABS_PMB_QM_PERIP_HEAD_93   0xA503F574UL

#define PMB_QM_HEAD_DATA_93_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_93_WIDTH  24
#define PMB_QM_HEAD_DATA_93_SHIFT  0
#define PMB_QM_HEAD_DATA_93_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_94 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_94       0x0578
#define ABS_PMB_QM_PERIP_HEAD_94   0xA503F578UL

#define PMB_QM_HEAD_DATA_94_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_94_WIDTH  24
#define PMB_QM_HEAD_DATA_94_SHIFT  0
#define PMB_QM_HEAD_DATA_94_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_95 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_95       0x057C
#define ABS_PMB_QM_PERIP_HEAD_95   0xA503F57CUL

#define PMB_QM_HEAD_DATA_95_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_95_WIDTH  24
#define PMB_QM_HEAD_DATA_95_SHIFT  0
#define PMB_QM_HEAD_DATA_95_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_96 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_96       0x0580
#define ABS_PMB_QM_PERIP_HEAD_96   0xA503F580UL

#define PMB_QM_HEAD_DATA_96_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_96_WIDTH  24
#define PMB_QM_HEAD_DATA_96_SHIFT  0
#define PMB_QM_HEAD_DATA_96_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_97 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_97       0x0584
#define ABS_PMB_QM_PERIP_HEAD_97   0xA503F584UL

#define PMB_QM_HEAD_DATA_97_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_97_WIDTH  24
#define PMB_QM_HEAD_DATA_97_SHIFT  0
#define PMB_QM_HEAD_DATA_97_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_98 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_98       0x0588
#define ABS_PMB_QM_PERIP_HEAD_98   0xA503F588UL

#define PMB_QM_HEAD_DATA_98_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_98_WIDTH  24
#define PMB_QM_HEAD_DATA_98_SHIFT  0
#define PMB_QM_HEAD_DATA_98_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_99 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_99       0x058C
#define ABS_PMB_QM_PERIP_HEAD_99   0xA503F58CUL

#define PMB_QM_HEAD_DATA_99_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_99_WIDTH  24
#define PMB_QM_HEAD_DATA_99_SHIFT  0
#define PMB_QM_HEAD_DATA_99_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_100 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_100       0x0590
#define ABS_PMB_QM_PERIP_HEAD_100   0xA503F590UL

#define PMB_QM_HEAD_DATA_100_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_100_WIDTH  24
#define PMB_QM_HEAD_DATA_100_SHIFT  0
#define PMB_QM_HEAD_DATA_100_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_101 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_101       0x0594
#define ABS_PMB_QM_PERIP_HEAD_101   0xA503F594UL

#define PMB_QM_HEAD_DATA_101_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_101_WIDTH  24
#define PMB_QM_HEAD_DATA_101_SHIFT  0
#define PMB_QM_HEAD_DATA_101_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_102 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_102       0x0598
#define ABS_PMB_QM_PERIP_HEAD_102   0xA503F598UL

#define PMB_QM_HEAD_DATA_102_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_102_WIDTH  24
#define PMB_QM_HEAD_DATA_102_SHIFT  0
#define PMB_QM_HEAD_DATA_102_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_103 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_103       0x059C
#define ABS_PMB_QM_PERIP_HEAD_103   0xA503F59CUL

#define PMB_QM_HEAD_DATA_103_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_103_WIDTH  24
#define PMB_QM_HEAD_DATA_103_SHIFT  0
#define PMB_QM_HEAD_DATA_103_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_104 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_104       0x05A0
#define ABS_PMB_QM_PERIP_HEAD_104   0xA503F5A0UL

#define PMB_QM_HEAD_DATA_104_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_104_WIDTH  24
#define PMB_QM_HEAD_DATA_104_SHIFT  0
#define PMB_QM_HEAD_DATA_104_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_105 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_105       0x05A4
#define ABS_PMB_QM_PERIP_HEAD_105   0xA503F5A4UL

#define PMB_QM_HEAD_DATA_105_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_105_WIDTH  24
#define PMB_QM_HEAD_DATA_105_SHIFT  0
#define PMB_QM_HEAD_DATA_105_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_106 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_106       0x05A8
#define ABS_PMB_QM_PERIP_HEAD_106   0xA503F5A8UL

#define PMB_QM_HEAD_DATA_106_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_106_WIDTH  24
#define PMB_QM_HEAD_DATA_106_SHIFT  0
#define PMB_QM_HEAD_DATA_106_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_107 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_107       0x05AC
#define ABS_PMB_QM_PERIP_HEAD_107   0xA503F5ACUL

#define PMB_QM_HEAD_DATA_107_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_107_WIDTH  24
#define PMB_QM_HEAD_DATA_107_SHIFT  0
#define PMB_QM_HEAD_DATA_107_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_108 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_108       0x05B0
#define ABS_PMB_QM_PERIP_HEAD_108   0xA503F5B0UL

#define PMB_QM_HEAD_DATA_108_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_108_WIDTH  24
#define PMB_QM_HEAD_DATA_108_SHIFT  0
#define PMB_QM_HEAD_DATA_108_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_109 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_109       0x05B4
#define ABS_PMB_QM_PERIP_HEAD_109   0xA503F5B4UL

#define PMB_QM_HEAD_DATA_109_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_109_WIDTH  24
#define PMB_QM_HEAD_DATA_109_SHIFT  0
#define PMB_QM_HEAD_DATA_109_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_110 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_110       0x05B8
#define ABS_PMB_QM_PERIP_HEAD_110   0xA503F5B8UL

#define PMB_QM_HEAD_DATA_110_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_110_WIDTH  24
#define PMB_QM_HEAD_DATA_110_SHIFT  0
#define PMB_QM_HEAD_DATA_110_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_111 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_111       0x05BC
#define ABS_PMB_QM_PERIP_HEAD_111   0xA503F5BCUL

#define PMB_QM_HEAD_DATA_111_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_111_WIDTH  24
#define PMB_QM_HEAD_DATA_111_SHIFT  0
#define PMB_QM_HEAD_DATA_111_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_112 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_112       0x05C0
#define ABS_PMB_QM_PERIP_HEAD_112   0xA503F5C0UL

#define PMB_QM_HEAD_DATA_112_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_112_WIDTH  24
#define PMB_QM_HEAD_DATA_112_SHIFT  0
#define PMB_QM_HEAD_DATA_112_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_113 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_113       0x05C4
#define ABS_PMB_QM_PERIP_HEAD_113   0xA503F5C4UL

#define PMB_QM_HEAD_DATA_113_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_113_WIDTH  24
#define PMB_QM_HEAD_DATA_113_SHIFT  0
#define PMB_QM_HEAD_DATA_113_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_114 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_114       0x05C8
#define ABS_PMB_QM_PERIP_HEAD_114   0xA503F5C8UL

#define PMB_QM_HEAD_DATA_114_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_114_WIDTH  24
#define PMB_QM_HEAD_DATA_114_SHIFT  0
#define PMB_QM_HEAD_DATA_114_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_115 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_115       0x05CC
#define ABS_PMB_QM_PERIP_HEAD_115   0xA503F5CCUL

#define PMB_QM_HEAD_DATA_115_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_115_WIDTH  24
#define PMB_QM_HEAD_DATA_115_SHIFT  0
#define PMB_QM_HEAD_DATA_115_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_116 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_116       0x05D0
#define ABS_PMB_QM_PERIP_HEAD_116   0xA503F5D0UL

#define PMB_QM_HEAD_DATA_116_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_116_WIDTH  24
#define PMB_QM_HEAD_DATA_116_SHIFT  0
#define PMB_QM_HEAD_DATA_116_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_117 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_117       0x05D4
#define ABS_PMB_QM_PERIP_HEAD_117   0xA503F5D4UL

#define PMB_QM_HEAD_DATA_117_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_117_WIDTH  24
#define PMB_QM_HEAD_DATA_117_SHIFT  0
#define PMB_QM_HEAD_DATA_117_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_118 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_118       0x05D8
#define ABS_PMB_QM_PERIP_HEAD_118   0xA503F5D8UL

#define PMB_QM_HEAD_DATA_118_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_118_WIDTH  24
#define PMB_QM_HEAD_DATA_118_SHIFT  0
#define PMB_QM_HEAD_DATA_118_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_119 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_119       0x05DC
#define ABS_PMB_QM_PERIP_HEAD_119   0xA503F5DCUL

#define PMB_QM_HEAD_DATA_119_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_119_WIDTH  24
#define PMB_QM_HEAD_DATA_119_SHIFT  0
#define PMB_QM_HEAD_DATA_119_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_120 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_120       0x05E0
#define ABS_PMB_QM_PERIP_HEAD_120   0xA503F5E0UL

#define PMB_QM_HEAD_DATA_120_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_120_WIDTH  24
#define PMB_QM_HEAD_DATA_120_SHIFT  0
#define PMB_QM_HEAD_DATA_120_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_121 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_121       0x05E4
#define ABS_PMB_QM_PERIP_HEAD_121   0xA503F5E4UL

#define PMB_QM_HEAD_DATA_121_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_121_WIDTH  24
#define PMB_QM_HEAD_DATA_121_SHIFT  0
#define PMB_QM_HEAD_DATA_121_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_122 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_122       0x05E8
#define ABS_PMB_QM_PERIP_HEAD_122   0xA503F5E8UL

#define PMB_QM_HEAD_DATA_122_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_122_WIDTH  24
#define PMB_QM_HEAD_DATA_122_SHIFT  0
#define PMB_QM_HEAD_DATA_122_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_123 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_123       0x05EC
#define ABS_PMB_QM_PERIP_HEAD_123   0xA503F5ECUL

#define PMB_QM_HEAD_DATA_123_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_123_WIDTH  24
#define PMB_QM_HEAD_DATA_123_SHIFT  0
#define PMB_QM_HEAD_DATA_123_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_124 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_124       0x05F0
#define ABS_PMB_QM_PERIP_HEAD_124   0xA503F5F0UL

#define PMB_QM_HEAD_DATA_124_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_124_WIDTH  24
#define PMB_QM_HEAD_DATA_124_SHIFT  0
#define PMB_QM_HEAD_DATA_124_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_125 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_125       0x05F4
#define ABS_PMB_QM_PERIP_HEAD_125   0xA503F5F4UL

#define PMB_QM_HEAD_DATA_125_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_125_WIDTH  24
#define PMB_QM_HEAD_DATA_125_SHIFT  0
#define PMB_QM_HEAD_DATA_125_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_126 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_126       0x05F8
#define ABS_PMB_QM_PERIP_HEAD_126   0xA503F5F8UL

#define PMB_QM_HEAD_DATA_126_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_126_WIDTH  24
#define PMB_QM_HEAD_DATA_126_SHIFT  0
#define PMB_QM_HEAD_DATA_126_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_127 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_127       0x05FC
#define ABS_PMB_QM_PERIP_HEAD_127   0xA503F5FCUL

#define PMB_QM_HEAD_DATA_127_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_127_WIDTH  24
#define PMB_QM_HEAD_DATA_127_SHIFT  0
#define PMB_QM_HEAD_DATA_127_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_128 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_128       0x0600
#define ABS_PMB_QM_PERIP_HEAD_128   0xA503F600UL

#define PMB_QM_HEAD_DATA_128_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_128_WIDTH  24
#define PMB_QM_HEAD_DATA_128_SHIFT  0
#define PMB_QM_HEAD_DATA_128_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_129 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_129       0x0604
#define ABS_PMB_QM_PERIP_HEAD_129   0xA503F604UL

#define PMB_QM_HEAD_DATA_129_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_129_WIDTH  24
#define PMB_QM_HEAD_DATA_129_SHIFT  0
#define PMB_QM_HEAD_DATA_129_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_130 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_130       0x0608
#define ABS_PMB_QM_PERIP_HEAD_130   0xA503F608UL

#define PMB_QM_HEAD_DATA_130_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_130_WIDTH  24
#define PMB_QM_HEAD_DATA_130_SHIFT  0
#define PMB_QM_HEAD_DATA_130_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_131 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_131       0x060C
#define ABS_PMB_QM_PERIP_HEAD_131   0xA503F60CUL

#define PMB_QM_HEAD_DATA_131_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_131_WIDTH  24
#define PMB_QM_HEAD_DATA_131_SHIFT  0
#define PMB_QM_HEAD_DATA_131_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_132 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_132       0x0610
#define ABS_PMB_QM_PERIP_HEAD_132   0xA503F610UL

#define PMB_QM_HEAD_DATA_132_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_132_WIDTH  24
#define PMB_QM_HEAD_DATA_132_SHIFT  0
#define PMB_QM_HEAD_DATA_132_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_133 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_133       0x0614
#define ABS_PMB_QM_PERIP_HEAD_133   0xA503F614UL

#define PMB_QM_HEAD_DATA_133_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_133_WIDTH  24
#define PMB_QM_HEAD_DATA_133_SHIFT  0
#define PMB_QM_HEAD_DATA_133_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_134 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_134       0x0618
#define ABS_PMB_QM_PERIP_HEAD_134   0xA503F618UL

#define PMB_QM_HEAD_DATA_134_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_134_WIDTH  24
#define PMB_QM_HEAD_DATA_134_SHIFT  0
#define PMB_QM_HEAD_DATA_134_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_135 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_135       0x061C
#define ABS_PMB_QM_PERIP_HEAD_135   0xA503F61CUL

#define PMB_QM_HEAD_DATA_135_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_135_WIDTH  24
#define PMB_QM_HEAD_DATA_135_SHIFT  0
#define PMB_QM_HEAD_DATA_135_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_136 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_136       0x0620
#define ABS_PMB_QM_PERIP_HEAD_136   0xA503F620UL

#define PMB_QM_HEAD_DATA_136_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_136_WIDTH  24
#define PMB_QM_HEAD_DATA_136_SHIFT  0
#define PMB_QM_HEAD_DATA_136_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_137 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_137       0x0624
#define ABS_PMB_QM_PERIP_HEAD_137   0xA503F624UL

#define PMB_QM_HEAD_DATA_137_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_137_WIDTH  24
#define PMB_QM_HEAD_DATA_137_SHIFT  0
#define PMB_QM_HEAD_DATA_137_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_138 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_138       0x0628
#define ABS_PMB_QM_PERIP_HEAD_138   0xA503F628UL

#define PMB_QM_HEAD_DATA_138_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_138_WIDTH  24
#define PMB_QM_HEAD_DATA_138_SHIFT  0
#define PMB_QM_HEAD_DATA_138_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_139 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_139       0x062C
#define ABS_PMB_QM_PERIP_HEAD_139   0xA503F62CUL

#define PMB_QM_HEAD_DATA_139_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_139_WIDTH  24
#define PMB_QM_HEAD_DATA_139_SHIFT  0
#define PMB_QM_HEAD_DATA_139_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_140 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_140       0x0630
#define ABS_PMB_QM_PERIP_HEAD_140   0xA503F630UL

#define PMB_QM_HEAD_DATA_140_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_140_WIDTH  24
#define PMB_QM_HEAD_DATA_140_SHIFT  0
#define PMB_QM_HEAD_DATA_140_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_141 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_141       0x0634
#define ABS_PMB_QM_PERIP_HEAD_141   0xA503F634UL

#define PMB_QM_HEAD_DATA_141_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_141_WIDTH  24
#define PMB_QM_HEAD_DATA_141_SHIFT  0
#define PMB_QM_HEAD_DATA_141_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_142 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_142       0x0638
#define ABS_PMB_QM_PERIP_HEAD_142   0xA503F638UL

#define PMB_QM_HEAD_DATA_142_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_142_WIDTH  24
#define PMB_QM_HEAD_DATA_142_SHIFT  0
#define PMB_QM_HEAD_DATA_142_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_143 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_143       0x063C
#define ABS_PMB_QM_PERIP_HEAD_143   0xA503F63CUL

#define PMB_QM_HEAD_DATA_143_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_143_WIDTH  24
#define PMB_QM_HEAD_DATA_143_SHIFT  0
#define PMB_QM_HEAD_DATA_143_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_144 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_144       0x0640
#define ABS_PMB_QM_PERIP_HEAD_144   0xA503F640UL

#define PMB_QM_HEAD_DATA_144_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_144_WIDTH  24
#define PMB_QM_HEAD_DATA_144_SHIFT  0
#define PMB_QM_HEAD_DATA_144_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_145 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_145       0x0644
#define ABS_PMB_QM_PERIP_HEAD_145   0xA503F644UL

#define PMB_QM_HEAD_DATA_145_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_145_WIDTH  24
#define PMB_QM_HEAD_DATA_145_SHIFT  0
#define PMB_QM_HEAD_DATA_145_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_146 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_146       0x0648
#define ABS_PMB_QM_PERIP_HEAD_146   0xA503F648UL

#define PMB_QM_HEAD_DATA_146_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_146_WIDTH  24
#define PMB_QM_HEAD_DATA_146_SHIFT  0
#define PMB_QM_HEAD_DATA_146_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_147 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_147       0x064C
#define ABS_PMB_QM_PERIP_HEAD_147   0xA503F64CUL

#define PMB_QM_HEAD_DATA_147_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_147_WIDTH  24
#define PMB_QM_HEAD_DATA_147_SHIFT  0
#define PMB_QM_HEAD_DATA_147_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_148 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_148       0x0650
#define ABS_PMB_QM_PERIP_HEAD_148   0xA503F650UL

#define PMB_QM_HEAD_DATA_148_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_148_WIDTH  24
#define PMB_QM_HEAD_DATA_148_SHIFT  0
#define PMB_QM_HEAD_DATA_148_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_149 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_149       0x0654
#define ABS_PMB_QM_PERIP_HEAD_149   0xA503F654UL

#define PMB_QM_HEAD_DATA_149_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_149_WIDTH  24
#define PMB_QM_HEAD_DATA_149_SHIFT  0
#define PMB_QM_HEAD_DATA_149_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_150 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_150       0x0658
#define ABS_PMB_QM_PERIP_HEAD_150   0xA503F658UL

#define PMB_QM_HEAD_DATA_150_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_150_WIDTH  24
#define PMB_QM_HEAD_DATA_150_SHIFT  0
#define PMB_QM_HEAD_DATA_150_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_151 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_151       0x065C
#define ABS_PMB_QM_PERIP_HEAD_151   0xA503F65CUL

#define PMB_QM_HEAD_DATA_151_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_151_WIDTH  24
#define PMB_QM_HEAD_DATA_151_SHIFT  0
#define PMB_QM_HEAD_DATA_151_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_152 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_152       0x0660
#define ABS_PMB_QM_PERIP_HEAD_152   0xA503F660UL

#define PMB_QM_HEAD_DATA_152_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_152_WIDTH  24
#define PMB_QM_HEAD_DATA_152_SHIFT  0
#define PMB_QM_HEAD_DATA_152_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_153 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_153       0x0664
#define ABS_PMB_QM_PERIP_HEAD_153   0xA503F664UL

#define PMB_QM_HEAD_DATA_153_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_153_WIDTH  24
#define PMB_QM_HEAD_DATA_153_SHIFT  0
#define PMB_QM_HEAD_DATA_153_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_154 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_154       0x0668
#define ABS_PMB_QM_PERIP_HEAD_154   0xA503F668UL

#define PMB_QM_HEAD_DATA_154_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_154_WIDTH  24
#define PMB_QM_HEAD_DATA_154_SHIFT  0
#define PMB_QM_HEAD_DATA_154_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_155 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_155       0x066C
#define ABS_PMB_QM_PERIP_HEAD_155   0xA503F66CUL

#define PMB_QM_HEAD_DATA_155_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_155_WIDTH  24
#define PMB_QM_HEAD_DATA_155_SHIFT  0
#define PMB_QM_HEAD_DATA_155_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_156 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_156       0x0670
#define ABS_PMB_QM_PERIP_HEAD_156   0xA503F670UL

#define PMB_QM_HEAD_DATA_156_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_156_WIDTH  24
#define PMB_QM_HEAD_DATA_156_SHIFT  0
#define PMB_QM_HEAD_DATA_156_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_157 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_157       0x0674
#define ABS_PMB_QM_PERIP_HEAD_157   0xA503F674UL

#define PMB_QM_HEAD_DATA_157_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_157_WIDTH  24
#define PMB_QM_HEAD_DATA_157_SHIFT  0
#define PMB_QM_HEAD_DATA_157_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_158 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_158       0x0678
#define ABS_PMB_QM_PERIP_HEAD_158   0xA503F678UL

#define PMB_QM_HEAD_DATA_158_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_158_WIDTH  24
#define PMB_QM_HEAD_DATA_158_SHIFT  0
#define PMB_QM_HEAD_DATA_158_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_159 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_159       0x067C
#define ABS_PMB_QM_PERIP_HEAD_159   0xA503F67CUL

#define PMB_QM_HEAD_DATA_159_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_159_WIDTH  24
#define PMB_QM_HEAD_DATA_159_SHIFT  0
#define PMB_QM_HEAD_DATA_159_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_160 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_160       0x0680
#define ABS_PMB_QM_PERIP_HEAD_160   0xA503F680UL

#define PMB_QM_HEAD_DATA_160_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_160_WIDTH  24
#define PMB_QM_HEAD_DATA_160_SHIFT  0
#define PMB_QM_HEAD_DATA_160_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_161 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_161       0x0684
#define ABS_PMB_QM_PERIP_HEAD_161   0xA503F684UL

#define PMB_QM_HEAD_DATA_161_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_161_WIDTH  24
#define PMB_QM_HEAD_DATA_161_SHIFT  0
#define PMB_QM_HEAD_DATA_161_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_162 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_162       0x0688
#define ABS_PMB_QM_PERIP_HEAD_162   0xA503F688UL

#define PMB_QM_HEAD_DATA_162_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_162_WIDTH  24
#define PMB_QM_HEAD_DATA_162_SHIFT  0
#define PMB_QM_HEAD_DATA_162_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_163 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_163       0x068C
#define ABS_PMB_QM_PERIP_HEAD_163   0xA503F68CUL

#define PMB_QM_HEAD_DATA_163_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_163_WIDTH  24
#define PMB_QM_HEAD_DATA_163_SHIFT  0
#define PMB_QM_HEAD_DATA_163_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_164 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_164       0x0690
#define ABS_PMB_QM_PERIP_HEAD_164   0xA503F690UL

#define PMB_QM_HEAD_DATA_164_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_164_WIDTH  24
#define PMB_QM_HEAD_DATA_164_SHIFT  0
#define PMB_QM_HEAD_DATA_164_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_165 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_165       0x0694
#define ABS_PMB_QM_PERIP_HEAD_165   0xA503F694UL

#define PMB_QM_HEAD_DATA_165_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_165_WIDTH  24
#define PMB_QM_HEAD_DATA_165_SHIFT  0
#define PMB_QM_HEAD_DATA_165_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_166 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_166       0x0698
#define ABS_PMB_QM_PERIP_HEAD_166   0xA503F698UL

#define PMB_QM_HEAD_DATA_166_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_166_WIDTH  24
#define PMB_QM_HEAD_DATA_166_SHIFT  0
#define PMB_QM_HEAD_DATA_166_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_167 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_167       0x069C
#define ABS_PMB_QM_PERIP_HEAD_167   0xA503F69CUL

#define PMB_QM_HEAD_DATA_167_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_167_WIDTH  24
#define PMB_QM_HEAD_DATA_167_SHIFT  0
#define PMB_QM_HEAD_DATA_167_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_168 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_168       0x06A0
#define ABS_PMB_QM_PERIP_HEAD_168   0xA503F6A0UL

#define PMB_QM_HEAD_DATA_168_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_168_WIDTH  24
#define PMB_QM_HEAD_DATA_168_SHIFT  0
#define PMB_QM_HEAD_DATA_168_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_169 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_169       0x06A4
#define ABS_PMB_QM_PERIP_HEAD_169   0xA503F6A4UL

#define PMB_QM_HEAD_DATA_169_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_169_WIDTH  24
#define PMB_QM_HEAD_DATA_169_SHIFT  0
#define PMB_QM_HEAD_DATA_169_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_170 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_170       0x06A8
#define ABS_PMB_QM_PERIP_HEAD_170   0xA503F6A8UL

#define PMB_QM_HEAD_DATA_170_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_170_WIDTH  24
#define PMB_QM_HEAD_DATA_170_SHIFT  0
#define PMB_QM_HEAD_DATA_170_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_171 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_171       0x06AC
#define ABS_PMB_QM_PERIP_HEAD_171   0xA503F6ACUL

#define PMB_QM_HEAD_DATA_171_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_171_WIDTH  24
#define PMB_QM_HEAD_DATA_171_SHIFT  0
#define PMB_QM_HEAD_DATA_171_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_172 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_172       0x06B0
#define ABS_PMB_QM_PERIP_HEAD_172   0xA503F6B0UL

#define PMB_QM_HEAD_DATA_172_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_172_WIDTH  24
#define PMB_QM_HEAD_DATA_172_SHIFT  0
#define PMB_QM_HEAD_DATA_172_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_173 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_173       0x06B4
#define ABS_PMB_QM_PERIP_HEAD_173   0xA503F6B4UL

#define PMB_QM_HEAD_DATA_173_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_173_WIDTH  24
#define PMB_QM_HEAD_DATA_173_SHIFT  0
#define PMB_QM_HEAD_DATA_173_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_174 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_174       0x06B8
#define ABS_PMB_QM_PERIP_HEAD_174   0xA503F6B8UL

#define PMB_QM_HEAD_DATA_174_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_174_WIDTH  24
#define PMB_QM_HEAD_DATA_174_SHIFT  0
#define PMB_QM_HEAD_DATA_174_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_175 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_175       0x06BC
#define ABS_PMB_QM_PERIP_HEAD_175   0xA503F6BCUL

#define PMB_QM_HEAD_DATA_175_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_175_WIDTH  24
#define PMB_QM_HEAD_DATA_175_SHIFT  0
#define PMB_QM_HEAD_DATA_175_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_176 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_176       0x06C0
#define ABS_PMB_QM_PERIP_HEAD_176   0xA503F6C0UL

#define PMB_QM_HEAD_DATA_176_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_176_WIDTH  24
#define PMB_QM_HEAD_DATA_176_SHIFT  0
#define PMB_QM_HEAD_DATA_176_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_177 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_177       0x06C4
#define ABS_PMB_QM_PERIP_HEAD_177   0xA503F6C4UL

#define PMB_QM_HEAD_DATA_177_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_177_WIDTH  24
#define PMB_QM_HEAD_DATA_177_SHIFT  0
#define PMB_QM_HEAD_DATA_177_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_178 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_178       0x06C8
#define ABS_PMB_QM_PERIP_HEAD_178   0xA503F6C8UL

#define PMB_QM_HEAD_DATA_178_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_178_WIDTH  24
#define PMB_QM_HEAD_DATA_178_SHIFT  0
#define PMB_QM_HEAD_DATA_178_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_179 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_179       0x06CC
#define ABS_PMB_QM_PERIP_HEAD_179   0xA503F6CCUL

#define PMB_QM_HEAD_DATA_179_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_179_WIDTH  24
#define PMB_QM_HEAD_DATA_179_SHIFT  0
#define PMB_QM_HEAD_DATA_179_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_180 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_180       0x06D0
#define ABS_PMB_QM_PERIP_HEAD_180   0xA503F6D0UL

#define PMB_QM_HEAD_DATA_180_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_180_WIDTH  24
#define PMB_QM_HEAD_DATA_180_SHIFT  0
#define PMB_QM_HEAD_DATA_180_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_181 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_181       0x06D4
#define ABS_PMB_QM_PERIP_HEAD_181   0xA503F6D4UL

#define PMB_QM_HEAD_DATA_181_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_181_WIDTH  24
#define PMB_QM_HEAD_DATA_181_SHIFT  0
#define PMB_QM_HEAD_DATA_181_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_182 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_182       0x06D8
#define ABS_PMB_QM_PERIP_HEAD_182   0xA503F6D8UL

#define PMB_QM_HEAD_DATA_182_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_182_WIDTH  24
#define PMB_QM_HEAD_DATA_182_SHIFT  0
#define PMB_QM_HEAD_DATA_182_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_183 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_183       0x06DC
#define ABS_PMB_QM_PERIP_HEAD_183   0xA503F6DCUL

#define PMB_QM_HEAD_DATA_183_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_183_WIDTH  24
#define PMB_QM_HEAD_DATA_183_SHIFT  0
#define PMB_QM_HEAD_DATA_183_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_184 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_184       0x06E0
#define ABS_PMB_QM_PERIP_HEAD_184   0xA503F6E0UL

#define PMB_QM_HEAD_DATA_184_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_184_WIDTH  24
#define PMB_QM_HEAD_DATA_184_SHIFT  0
#define PMB_QM_HEAD_DATA_184_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_185 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_185       0x06E4
#define ABS_PMB_QM_PERIP_HEAD_185   0xA503F6E4UL

#define PMB_QM_HEAD_DATA_185_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_185_WIDTH  24
#define PMB_QM_HEAD_DATA_185_SHIFT  0
#define PMB_QM_HEAD_DATA_185_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_186 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_186       0x06E8
#define ABS_PMB_QM_PERIP_HEAD_186   0xA503F6E8UL

#define PMB_QM_HEAD_DATA_186_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_186_WIDTH  24
#define PMB_QM_HEAD_DATA_186_SHIFT  0
#define PMB_QM_HEAD_DATA_186_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_187 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_187       0x06EC
#define ABS_PMB_QM_PERIP_HEAD_187   0xA503F6ECUL

#define PMB_QM_HEAD_DATA_187_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_187_WIDTH  24
#define PMB_QM_HEAD_DATA_187_SHIFT  0
#define PMB_QM_HEAD_DATA_187_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_188 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_188       0x06F0
#define ABS_PMB_QM_PERIP_HEAD_188   0xA503F6F0UL

#define PMB_QM_HEAD_DATA_188_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_188_WIDTH  24
#define PMB_QM_HEAD_DATA_188_SHIFT  0
#define PMB_QM_HEAD_DATA_188_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_189 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_189       0x06F4
#define ABS_PMB_QM_PERIP_HEAD_189   0xA503F6F4UL

#define PMB_QM_HEAD_DATA_189_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_189_WIDTH  24
#define PMB_QM_HEAD_DATA_189_SHIFT  0
#define PMB_QM_HEAD_DATA_189_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_190 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_190       0x06F8
#define ABS_PMB_QM_PERIP_HEAD_190   0xA503F6F8UL

#define PMB_QM_HEAD_DATA_190_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_190_WIDTH  24
#define PMB_QM_HEAD_DATA_190_SHIFT  0
#define PMB_QM_HEAD_DATA_190_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_191 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_191       0x06FC
#define ABS_PMB_QM_PERIP_HEAD_191   0xA503F6FCUL

#define PMB_QM_HEAD_DATA_191_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_191_WIDTH  24
#define PMB_QM_HEAD_DATA_191_SHIFT  0
#define PMB_QM_HEAD_DATA_191_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_192 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_192       0x0700
#define ABS_PMB_QM_PERIP_HEAD_192   0xA503F700UL

#define PMB_QM_HEAD_DATA_192_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_192_WIDTH  24
#define PMB_QM_HEAD_DATA_192_SHIFT  0
#define PMB_QM_HEAD_DATA_192_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_193 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_193       0x0704
#define ABS_PMB_QM_PERIP_HEAD_193   0xA503F704UL

#define PMB_QM_HEAD_DATA_193_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_193_WIDTH  24
#define PMB_QM_HEAD_DATA_193_SHIFT  0
#define PMB_QM_HEAD_DATA_193_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_194 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_194       0x0708
#define ABS_PMB_QM_PERIP_HEAD_194   0xA503F708UL

#define PMB_QM_HEAD_DATA_194_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_194_WIDTH  24
#define PMB_QM_HEAD_DATA_194_SHIFT  0
#define PMB_QM_HEAD_DATA_194_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_195 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_195       0x070C
#define ABS_PMB_QM_PERIP_HEAD_195   0xA503F70CUL

#define PMB_QM_HEAD_DATA_195_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_195_WIDTH  24
#define PMB_QM_HEAD_DATA_195_SHIFT  0
#define PMB_QM_HEAD_DATA_195_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_196 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_196       0x0710
#define ABS_PMB_QM_PERIP_HEAD_196   0xA503F710UL

#define PMB_QM_HEAD_DATA_196_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_196_WIDTH  24
#define PMB_QM_HEAD_DATA_196_SHIFT  0
#define PMB_QM_HEAD_DATA_196_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_197 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_197       0x0714
#define ABS_PMB_QM_PERIP_HEAD_197   0xA503F714UL

#define PMB_QM_HEAD_DATA_197_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_197_WIDTH  24
#define PMB_QM_HEAD_DATA_197_SHIFT  0
#define PMB_QM_HEAD_DATA_197_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_198 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_198       0x0718
#define ABS_PMB_QM_PERIP_HEAD_198   0xA503F718UL

#define PMB_QM_HEAD_DATA_198_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_198_WIDTH  24
#define PMB_QM_HEAD_DATA_198_SHIFT  0
#define PMB_QM_HEAD_DATA_198_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_199 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_199       0x071C
#define ABS_PMB_QM_PERIP_HEAD_199   0xA503F71CUL

#define PMB_QM_HEAD_DATA_199_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_199_WIDTH  24
#define PMB_QM_HEAD_DATA_199_SHIFT  0
#define PMB_QM_HEAD_DATA_199_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_200 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_200       0x0720
#define ABS_PMB_QM_PERIP_HEAD_200   0xA503F720UL

#define PMB_QM_HEAD_DATA_200_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_200_WIDTH  24
#define PMB_QM_HEAD_DATA_200_SHIFT  0
#define PMB_QM_HEAD_DATA_200_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_201 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_201       0x0724
#define ABS_PMB_QM_PERIP_HEAD_201   0xA503F724UL

#define PMB_QM_HEAD_DATA_201_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_201_WIDTH  24
#define PMB_QM_HEAD_DATA_201_SHIFT  0
#define PMB_QM_HEAD_DATA_201_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_202 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_202       0x0728
#define ABS_PMB_QM_PERIP_HEAD_202   0xA503F728UL

#define PMB_QM_HEAD_DATA_202_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_202_WIDTH  24
#define PMB_QM_HEAD_DATA_202_SHIFT  0
#define PMB_QM_HEAD_DATA_202_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_203 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_203       0x072C
#define ABS_PMB_QM_PERIP_HEAD_203   0xA503F72CUL

#define PMB_QM_HEAD_DATA_203_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_203_WIDTH  24
#define PMB_QM_HEAD_DATA_203_SHIFT  0
#define PMB_QM_HEAD_DATA_203_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_204 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_204       0x0730
#define ABS_PMB_QM_PERIP_HEAD_204   0xA503F730UL

#define PMB_QM_HEAD_DATA_204_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_204_WIDTH  24
#define PMB_QM_HEAD_DATA_204_SHIFT  0
#define PMB_QM_HEAD_DATA_204_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_205 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_205       0x0734
#define ABS_PMB_QM_PERIP_HEAD_205   0xA503F734UL

#define PMB_QM_HEAD_DATA_205_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_205_WIDTH  24
#define PMB_QM_HEAD_DATA_205_SHIFT  0
#define PMB_QM_HEAD_DATA_205_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_206 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_206       0x0738
#define ABS_PMB_QM_PERIP_HEAD_206   0xA503F738UL

#define PMB_QM_HEAD_DATA_206_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_206_WIDTH  24
#define PMB_QM_HEAD_DATA_206_SHIFT  0
#define PMB_QM_HEAD_DATA_206_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_207 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_207       0x073C
#define ABS_PMB_QM_PERIP_HEAD_207   0xA503F73CUL

#define PMB_QM_HEAD_DATA_207_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_207_WIDTH  24
#define PMB_QM_HEAD_DATA_207_SHIFT  0
#define PMB_QM_HEAD_DATA_207_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_208 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_208       0x0740
#define ABS_PMB_QM_PERIP_HEAD_208   0xA503F740UL

#define PMB_QM_HEAD_DATA_208_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_208_WIDTH  24
#define PMB_QM_HEAD_DATA_208_SHIFT  0
#define PMB_QM_HEAD_DATA_208_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_209 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_209       0x0744
#define ABS_PMB_QM_PERIP_HEAD_209   0xA503F744UL

#define PMB_QM_HEAD_DATA_209_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_209_WIDTH  24
#define PMB_QM_HEAD_DATA_209_SHIFT  0
#define PMB_QM_HEAD_DATA_209_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_210 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_210       0x0748
#define ABS_PMB_QM_PERIP_HEAD_210   0xA503F748UL

#define PMB_QM_HEAD_DATA_210_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_210_WIDTH  24
#define PMB_QM_HEAD_DATA_210_SHIFT  0
#define PMB_QM_HEAD_DATA_210_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_211 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_211       0x074C
#define ABS_PMB_QM_PERIP_HEAD_211   0xA503F74CUL

#define PMB_QM_HEAD_DATA_211_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_211_WIDTH  24
#define PMB_QM_HEAD_DATA_211_SHIFT  0
#define PMB_QM_HEAD_DATA_211_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_212 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_212       0x0750
#define ABS_PMB_QM_PERIP_HEAD_212   0xA503F750UL

#define PMB_QM_HEAD_DATA_212_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_212_WIDTH  24
#define PMB_QM_HEAD_DATA_212_SHIFT  0
#define PMB_QM_HEAD_DATA_212_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_213 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_213       0x0754
#define ABS_PMB_QM_PERIP_HEAD_213   0xA503F754UL

#define PMB_QM_HEAD_DATA_213_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_213_WIDTH  24
#define PMB_QM_HEAD_DATA_213_SHIFT  0
#define PMB_QM_HEAD_DATA_213_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_214 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_214       0x0758
#define ABS_PMB_QM_PERIP_HEAD_214   0xA503F758UL

#define PMB_QM_HEAD_DATA_214_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_214_WIDTH  24
#define PMB_QM_HEAD_DATA_214_SHIFT  0
#define PMB_QM_HEAD_DATA_214_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_215 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_215       0x075C
#define ABS_PMB_QM_PERIP_HEAD_215   0xA503F75CUL

#define PMB_QM_HEAD_DATA_215_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_215_WIDTH  24
#define PMB_QM_HEAD_DATA_215_SHIFT  0
#define PMB_QM_HEAD_DATA_215_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_216 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_216       0x0760
#define ABS_PMB_QM_PERIP_HEAD_216   0xA503F760UL

#define PMB_QM_HEAD_DATA_216_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_216_WIDTH  24
#define PMB_QM_HEAD_DATA_216_SHIFT  0
#define PMB_QM_HEAD_DATA_216_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_217 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_217       0x0764
#define ABS_PMB_QM_PERIP_HEAD_217   0xA503F764UL

#define PMB_QM_HEAD_DATA_217_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_217_WIDTH  24
#define PMB_QM_HEAD_DATA_217_SHIFT  0
#define PMB_QM_HEAD_DATA_217_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_218 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_218       0x0768
#define ABS_PMB_QM_PERIP_HEAD_218   0xA503F768UL

#define PMB_QM_HEAD_DATA_218_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_218_WIDTH  24
#define PMB_QM_HEAD_DATA_218_SHIFT  0
#define PMB_QM_HEAD_DATA_218_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_219 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_219       0x076C
#define ABS_PMB_QM_PERIP_HEAD_219   0xA503F76CUL

#define PMB_QM_HEAD_DATA_219_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_219_WIDTH  24
#define PMB_QM_HEAD_DATA_219_SHIFT  0
#define PMB_QM_HEAD_DATA_219_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_220 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_220       0x0770
#define ABS_PMB_QM_PERIP_HEAD_220   0xA503F770UL

#define PMB_QM_HEAD_DATA_220_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_220_WIDTH  24
#define PMB_QM_HEAD_DATA_220_SHIFT  0
#define PMB_QM_HEAD_DATA_220_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_221 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_221       0x0774
#define ABS_PMB_QM_PERIP_HEAD_221   0xA503F774UL

#define PMB_QM_HEAD_DATA_221_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_221_WIDTH  24
#define PMB_QM_HEAD_DATA_221_SHIFT  0
#define PMB_QM_HEAD_DATA_221_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_222 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_222       0x0778
#define ABS_PMB_QM_PERIP_HEAD_222   0xA503F778UL

#define PMB_QM_HEAD_DATA_222_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_222_WIDTH  24
#define PMB_QM_HEAD_DATA_222_SHIFT  0
#define PMB_QM_HEAD_DATA_222_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_223 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_223       0x077C
#define ABS_PMB_QM_PERIP_HEAD_223   0xA503F77CUL

#define PMB_QM_HEAD_DATA_223_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_223_WIDTH  24
#define PMB_QM_HEAD_DATA_223_SHIFT  0
#define PMB_QM_HEAD_DATA_223_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_224 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_224       0x0780
#define ABS_PMB_QM_PERIP_HEAD_224   0xA503F780UL

#define PMB_QM_HEAD_DATA_224_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_224_WIDTH  24
#define PMB_QM_HEAD_DATA_224_SHIFT  0
#define PMB_QM_HEAD_DATA_224_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_225 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_225       0x0784
#define ABS_PMB_QM_PERIP_HEAD_225   0xA503F784UL

#define PMB_QM_HEAD_DATA_225_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_225_WIDTH  24
#define PMB_QM_HEAD_DATA_225_SHIFT  0
#define PMB_QM_HEAD_DATA_225_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_226 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_226       0x0788
#define ABS_PMB_QM_PERIP_HEAD_226   0xA503F788UL

#define PMB_QM_HEAD_DATA_226_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_226_WIDTH  24
#define PMB_QM_HEAD_DATA_226_SHIFT  0
#define PMB_QM_HEAD_DATA_226_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_227 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_227       0x078C
#define ABS_PMB_QM_PERIP_HEAD_227   0xA503F78CUL

#define PMB_QM_HEAD_DATA_227_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_227_WIDTH  24
#define PMB_QM_HEAD_DATA_227_SHIFT  0
#define PMB_QM_HEAD_DATA_227_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_228 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_228       0x0790
#define ABS_PMB_QM_PERIP_HEAD_228   0xA503F790UL

#define PMB_QM_HEAD_DATA_228_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_228_WIDTH  24
#define PMB_QM_HEAD_DATA_228_SHIFT  0
#define PMB_QM_HEAD_DATA_228_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_229 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_229       0x0794
#define ABS_PMB_QM_PERIP_HEAD_229   0xA503F794UL

#define PMB_QM_HEAD_DATA_229_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_229_WIDTH  24
#define PMB_QM_HEAD_DATA_229_SHIFT  0
#define PMB_QM_HEAD_DATA_229_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_230 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_230       0x0798
#define ABS_PMB_QM_PERIP_HEAD_230   0xA503F798UL

#define PMB_QM_HEAD_DATA_230_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_230_WIDTH  24
#define PMB_QM_HEAD_DATA_230_SHIFT  0
#define PMB_QM_HEAD_DATA_230_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_231 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_231       0x079C
#define ABS_PMB_QM_PERIP_HEAD_231   0xA503F79CUL

#define PMB_QM_HEAD_DATA_231_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_231_WIDTH  24
#define PMB_QM_HEAD_DATA_231_SHIFT  0
#define PMB_QM_HEAD_DATA_231_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_232 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_232       0x07A0
#define ABS_PMB_QM_PERIP_HEAD_232   0xA503F7A0UL

#define PMB_QM_HEAD_DATA_232_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_232_WIDTH  24
#define PMB_QM_HEAD_DATA_232_SHIFT  0
#define PMB_QM_HEAD_DATA_232_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_233 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_233       0x07A4
#define ABS_PMB_QM_PERIP_HEAD_233   0xA503F7A4UL

#define PMB_QM_HEAD_DATA_233_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_233_WIDTH  24
#define PMB_QM_HEAD_DATA_233_SHIFT  0
#define PMB_QM_HEAD_DATA_233_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_234 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_234       0x07A8
#define ABS_PMB_QM_PERIP_HEAD_234   0xA503F7A8UL

#define PMB_QM_HEAD_DATA_234_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_234_WIDTH  24
#define PMB_QM_HEAD_DATA_234_SHIFT  0
#define PMB_QM_HEAD_DATA_234_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_235 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_235       0x07AC
#define ABS_PMB_QM_PERIP_HEAD_235   0xA503F7ACUL

#define PMB_QM_HEAD_DATA_235_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_235_WIDTH  24
#define PMB_QM_HEAD_DATA_235_SHIFT  0
#define PMB_QM_HEAD_DATA_235_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_236 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_236       0x07B0
#define ABS_PMB_QM_PERIP_HEAD_236   0xA503F7B0UL

#define PMB_QM_HEAD_DATA_236_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_236_WIDTH  24
#define PMB_QM_HEAD_DATA_236_SHIFT  0
#define PMB_QM_HEAD_DATA_236_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_237 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_237       0x07B4
#define ABS_PMB_QM_PERIP_HEAD_237   0xA503F7B4UL

#define PMB_QM_HEAD_DATA_237_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_237_WIDTH  24
#define PMB_QM_HEAD_DATA_237_SHIFT  0
#define PMB_QM_HEAD_DATA_237_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_238 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_238       0x07B8
#define ABS_PMB_QM_PERIP_HEAD_238   0xA503F7B8UL

#define PMB_QM_HEAD_DATA_238_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_238_WIDTH  24
#define PMB_QM_HEAD_DATA_238_SHIFT  0
#define PMB_QM_HEAD_DATA_238_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_239 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_239       0x07BC
#define ABS_PMB_QM_PERIP_HEAD_239   0xA503F7BCUL

#define PMB_QM_HEAD_DATA_239_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_239_WIDTH  24
#define PMB_QM_HEAD_DATA_239_SHIFT  0
#define PMB_QM_HEAD_DATA_239_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_240 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_240       0x07C0
#define ABS_PMB_QM_PERIP_HEAD_240   0xA503F7C0UL

#define PMB_QM_HEAD_DATA_240_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_240_WIDTH  24
#define PMB_QM_HEAD_DATA_240_SHIFT  0
#define PMB_QM_HEAD_DATA_240_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_241 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_241       0x07C4
#define ABS_PMB_QM_PERIP_HEAD_241   0xA503F7C4UL

#define PMB_QM_HEAD_DATA_241_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_241_WIDTH  24
#define PMB_QM_HEAD_DATA_241_SHIFT  0
#define PMB_QM_HEAD_DATA_241_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_242 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_242       0x07C8
#define ABS_PMB_QM_PERIP_HEAD_242   0xA503F7C8UL

#define PMB_QM_HEAD_DATA_242_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_242_WIDTH  24
#define PMB_QM_HEAD_DATA_242_SHIFT  0
#define PMB_QM_HEAD_DATA_242_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_243 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_243       0x07CC
#define ABS_PMB_QM_PERIP_HEAD_243   0xA503F7CCUL

#define PMB_QM_HEAD_DATA_243_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_243_WIDTH  24
#define PMB_QM_HEAD_DATA_243_SHIFT  0
#define PMB_QM_HEAD_DATA_243_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_244 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_244       0x07D0
#define ABS_PMB_QM_PERIP_HEAD_244   0xA503F7D0UL

#define PMB_QM_HEAD_DATA_244_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_244_WIDTH  24
#define PMB_QM_HEAD_DATA_244_SHIFT  0
#define PMB_QM_HEAD_DATA_244_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_245 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_245       0x07D4
#define ABS_PMB_QM_PERIP_HEAD_245   0xA503F7D4UL

#define PMB_QM_HEAD_DATA_245_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_245_WIDTH  24
#define PMB_QM_HEAD_DATA_245_SHIFT  0
#define PMB_QM_HEAD_DATA_245_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_246 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_246       0x07D8
#define ABS_PMB_QM_PERIP_HEAD_246   0xA503F7D8UL

#define PMB_QM_HEAD_DATA_246_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_246_WIDTH  24
#define PMB_QM_HEAD_DATA_246_SHIFT  0
#define PMB_QM_HEAD_DATA_246_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_247 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_247       0x07DC
#define ABS_PMB_QM_PERIP_HEAD_247   0xA503F7DCUL

#define PMB_QM_HEAD_DATA_247_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_247_WIDTH  24
#define PMB_QM_HEAD_DATA_247_SHIFT  0
#define PMB_QM_HEAD_DATA_247_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_248 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_248       0x07E0
#define ABS_PMB_QM_PERIP_HEAD_248   0xA503F7E0UL

#define PMB_QM_HEAD_DATA_248_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_248_WIDTH  24
#define PMB_QM_HEAD_DATA_248_SHIFT  0
#define PMB_QM_HEAD_DATA_248_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_249 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_249       0x07E4
#define ABS_PMB_QM_PERIP_HEAD_249   0xA503F7E4UL

#define PMB_QM_HEAD_DATA_249_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_249_WIDTH  24
#define PMB_QM_HEAD_DATA_249_SHIFT  0
#define PMB_QM_HEAD_DATA_249_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_250 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_250       0x07E8
#define ABS_PMB_QM_PERIP_HEAD_250   0xA503F7E8UL

#define PMB_QM_HEAD_DATA_250_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_250_WIDTH  24
#define PMB_QM_HEAD_DATA_250_SHIFT  0
#define PMB_QM_HEAD_DATA_250_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_251 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_251       0x07EC
#define ABS_PMB_QM_PERIP_HEAD_251   0xA503F7ECUL

#define PMB_QM_HEAD_DATA_251_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_251_WIDTH  24
#define PMB_QM_HEAD_DATA_251_SHIFT  0
#define PMB_QM_HEAD_DATA_251_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_252 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_252       0x07F0
#define ABS_PMB_QM_PERIP_HEAD_252   0xA503F7F0UL

#define PMB_QM_HEAD_DATA_252_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_252_WIDTH  24
#define PMB_QM_HEAD_DATA_252_SHIFT  0
#define PMB_QM_HEAD_DATA_252_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_253 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_253       0x07F4
#define ABS_PMB_QM_PERIP_HEAD_253   0xA503F7F4UL

#define PMB_QM_HEAD_DATA_253_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_253_WIDTH  24
#define PMB_QM_HEAD_DATA_253_SHIFT  0
#define PMB_QM_HEAD_DATA_253_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_254 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_254       0x07F8
#define ABS_PMB_QM_PERIP_HEAD_254   0xA503F7F8UL

#define PMB_QM_HEAD_DATA_254_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_254_WIDTH  24
#define PMB_QM_HEAD_DATA_254_SHIFT  0
#define PMB_QM_HEAD_DATA_254_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_255 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_255       0x07FC
#define ABS_PMB_QM_PERIP_HEAD_255   0xA503F7FCUL

#define PMB_QM_HEAD_DATA_255_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_255_WIDTH  24
#define PMB_QM_HEAD_DATA_255_SHIFT  0
#define PMB_QM_HEAD_DATA_255_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_0 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_0       0x0800
#define ABS_PMB_QM_PERIP_TAIL_0   0xA503F800UL

#define PMB_QM_TAIL_DATA_0_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_0_WIDTH  24
#define PMB_QM_TAIL_DATA_0_SHIFT  0
#define PMB_QM_TAIL_DATA_0_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_1 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_1       0x0804
#define ABS_PMB_QM_PERIP_TAIL_1   0xA503F804UL

#define PMB_QM_TAIL_DATA_1_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_1_WIDTH  24
#define PMB_QM_TAIL_DATA_1_SHIFT  0
#define PMB_QM_TAIL_DATA_1_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_2 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_2       0x0808
#define ABS_PMB_QM_PERIP_TAIL_2   0xA503F808UL

#define PMB_QM_TAIL_DATA_2_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_2_WIDTH  24
#define PMB_QM_TAIL_DATA_2_SHIFT  0
#define PMB_QM_TAIL_DATA_2_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_3 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_3       0x080C
#define ABS_PMB_QM_PERIP_TAIL_3   0xA503F80CUL

#define PMB_QM_TAIL_DATA_3_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_3_WIDTH  24
#define PMB_QM_TAIL_DATA_3_SHIFT  0
#define PMB_QM_TAIL_DATA_3_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_4 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_4       0x0810
#define ABS_PMB_QM_PERIP_TAIL_4   0xA503F810UL

#define PMB_QM_TAIL_DATA_4_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_4_WIDTH  24
#define PMB_QM_TAIL_DATA_4_SHIFT  0
#define PMB_QM_TAIL_DATA_4_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_5 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_5       0x0814
#define ABS_PMB_QM_PERIP_TAIL_5   0xA503F814UL

#define PMB_QM_TAIL_DATA_5_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_5_WIDTH  24
#define PMB_QM_TAIL_DATA_5_SHIFT  0
#define PMB_QM_TAIL_DATA_5_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_6 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_6       0x0818
#define ABS_PMB_QM_PERIP_TAIL_6   0xA503F818UL

#define PMB_QM_TAIL_DATA_6_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_6_WIDTH  24
#define PMB_QM_TAIL_DATA_6_SHIFT  0
#define PMB_QM_TAIL_DATA_6_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_7 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_7       0x081C
#define ABS_PMB_QM_PERIP_TAIL_7   0xA503F81CUL

#define PMB_QM_TAIL_DATA_7_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_7_WIDTH  24
#define PMB_QM_TAIL_DATA_7_SHIFT  0
#define PMB_QM_TAIL_DATA_7_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_8 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_8       0x0820
#define ABS_PMB_QM_PERIP_TAIL_8   0xA503F820UL

#define PMB_QM_TAIL_DATA_8_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_8_WIDTH  24
#define PMB_QM_TAIL_DATA_8_SHIFT  0
#define PMB_QM_TAIL_DATA_8_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_9 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_9       0x0824
#define ABS_PMB_QM_PERIP_TAIL_9   0xA503F824UL

#define PMB_QM_TAIL_DATA_9_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_9_WIDTH  24
#define PMB_QM_TAIL_DATA_9_SHIFT  0
#define PMB_QM_TAIL_DATA_9_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_10 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_10       0x0828
#define ABS_PMB_QM_PERIP_TAIL_10   0xA503F828UL

#define PMB_QM_TAIL_DATA_10_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_10_WIDTH  24
#define PMB_QM_TAIL_DATA_10_SHIFT  0
#define PMB_QM_TAIL_DATA_10_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_11 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_11       0x082C
#define ABS_PMB_QM_PERIP_TAIL_11   0xA503F82CUL

#define PMB_QM_TAIL_DATA_11_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_11_WIDTH  24
#define PMB_QM_TAIL_DATA_11_SHIFT  0
#define PMB_QM_TAIL_DATA_11_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_12 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_12       0x0830
#define ABS_PMB_QM_PERIP_TAIL_12   0xA503F830UL

#define PMB_QM_TAIL_DATA_12_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_12_WIDTH  24
#define PMB_QM_TAIL_DATA_12_SHIFT  0
#define PMB_QM_TAIL_DATA_12_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_13 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_13       0x0834
#define ABS_PMB_QM_PERIP_TAIL_13   0xA503F834UL

#define PMB_QM_TAIL_DATA_13_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_13_WIDTH  24
#define PMB_QM_TAIL_DATA_13_SHIFT  0
#define PMB_QM_TAIL_DATA_13_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_14 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_14       0x0838
#define ABS_PMB_QM_PERIP_TAIL_14   0xA503F838UL

#define PMB_QM_TAIL_DATA_14_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_14_WIDTH  24
#define PMB_QM_TAIL_DATA_14_SHIFT  0
#define PMB_QM_TAIL_DATA_14_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_15 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_15       0x083C
#define ABS_PMB_QM_PERIP_TAIL_15   0xA503F83CUL

#define PMB_QM_TAIL_DATA_15_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_15_WIDTH  24
#define PMB_QM_TAIL_DATA_15_SHIFT  0
#define PMB_QM_TAIL_DATA_15_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_16 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_16       0x0840
#define ABS_PMB_QM_PERIP_TAIL_16   0xA503F840UL

#define PMB_QM_TAIL_DATA_16_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_16_WIDTH  24
#define PMB_QM_TAIL_DATA_16_SHIFT  0
#define PMB_QM_TAIL_DATA_16_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_17 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_17       0x0844
#define ABS_PMB_QM_PERIP_TAIL_17   0xA503F844UL

#define PMB_QM_TAIL_DATA_17_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_17_WIDTH  24
#define PMB_QM_TAIL_DATA_17_SHIFT  0
#define PMB_QM_TAIL_DATA_17_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_18 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_18       0x0848
#define ABS_PMB_QM_PERIP_TAIL_18   0xA503F848UL

#define PMB_QM_TAIL_DATA_18_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_18_WIDTH  24
#define PMB_QM_TAIL_DATA_18_SHIFT  0
#define PMB_QM_TAIL_DATA_18_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_19 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_19       0x084C
#define ABS_PMB_QM_PERIP_TAIL_19   0xA503F84CUL

#define PMB_QM_TAIL_DATA_19_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_19_WIDTH  24
#define PMB_QM_TAIL_DATA_19_SHIFT  0
#define PMB_QM_TAIL_DATA_19_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_20 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_20       0x0850
#define ABS_PMB_QM_PERIP_TAIL_20   0xA503F850UL

#define PMB_QM_TAIL_DATA_20_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_20_WIDTH  24
#define PMB_QM_TAIL_DATA_20_SHIFT  0
#define PMB_QM_TAIL_DATA_20_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_21 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_21       0x0854
#define ABS_PMB_QM_PERIP_TAIL_21   0xA503F854UL

#define PMB_QM_TAIL_DATA_21_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_21_WIDTH  24
#define PMB_QM_TAIL_DATA_21_SHIFT  0
#define PMB_QM_TAIL_DATA_21_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_22 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_22       0x0858
#define ABS_PMB_QM_PERIP_TAIL_22   0xA503F858UL

#define PMB_QM_TAIL_DATA_22_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_22_WIDTH  24
#define PMB_QM_TAIL_DATA_22_SHIFT  0
#define PMB_QM_TAIL_DATA_22_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_23 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_23       0x085C
#define ABS_PMB_QM_PERIP_TAIL_23   0xA503F85CUL

#define PMB_QM_TAIL_DATA_23_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_23_WIDTH  24
#define PMB_QM_TAIL_DATA_23_SHIFT  0
#define PMB_QM_TAIL_DATA_23_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_24 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_24       0x0860
#define ABS_PMB_QM_PERIP_TAIL_24   0xA503F860UL

#define PMB_QM_TAIL_DATA_24_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_24_WIDTH  24
#define PMB_QM_TAIL_DATA_24_SHIFT  0
#define PMB_QM_TAIL_DATA_24_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_25 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_25       0x0864
#define ABS_PMB_QM_PERIP_TAIL_25   0xA503F864UL

#define PMB_QM_TAIL_DATA_25_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_25_WIDTH  24
#define PMB_QM_TAIL_DATA_25_SHIFT  0
#define PMB_QM_TAIL_DATA_25_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_26 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_26       0x0868
#define ABS_PMB_QM_PERIP_TAIL_26   0xA503F868UL

#define PMB_QM_TAIL_DATA_26_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_26_WIDTH  24
#define PMB_QM_TAIL_DATA_26_SHIFT  0
#define PMB_QM_TAIL_DATA_26_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_27 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_27       0x086C
#define ABS_PMB_QM_PERIP_TAIL_27   0xA503F86CUL

#define PMB_QM_TAIL_DATA_27_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_27_WIDTH  24
#define PMB_QM_TAIL_DATA_27_SHIFT  0
#define PMB_QM_TAIL_DATA_27_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_28 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_28       0x0870
#define ABS_PMB_QM_PERIP_TAIL_28   0xA503F870UL

#define PMB_QM_TAIL_DATA_28_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_28_WIDTH  24
#define PMB_QM_TAIL_DATA_28_SHIFT  0
#define PMB_QM_TAIL_DATA_28_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_29 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_29       0x0874
#define ABS_PMB_QM_PERIP_TAIL_29   0xA503F874UL

#define PMB_QM_TAIL_DATA_29_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_29_WIDTH  24
#define PMB_QM_TAIL_DATA_29_SHIFT  0
#define PMB_QM_TAIL_DATA_29_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_30 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_30       0x0878
#define ABS_PMB_QM_PERIP_TAIL_30   0xA503F878UL

#define PMB_QM_TAIL_DATA_30_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_30_WIDTH  24
#define PMB_QM_TAIL_DATA_30_SHIFT  0
#define PMB_QM_TAIL_DATA_30_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_31 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_31       0x087C
#define ABS_PMB_QM_PERIP_TAIL_31   0xA503F87CUL

#define PMB_QM_TAIL_DATA_31_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_31_WIDTH  24
#define PMB_QM_TAIL_DATA_31_SHIFT  0
#define PMB_QM_TAIL_DATA_31_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_32 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_32       0x0880
#define ABS_PMB_QM_PERIP_TAIL_32   0xA503F880UL

#define PMB_QM_TAIL_DATA_32_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_32_WIDTH  24
#define PMB_QM_TAIL_DATA_32_SHIFT  0
#define PMB_QM_TAIL_DATA_32_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_33 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_33       0x0884
#define ABS_PMB_QM_PERIP_TAIL_33   0xA503F884UL

#define PMB_QM_TAIL_DATA_33_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_33_WIDTH  24
#define PMB_QM_TAIL_DATA_33_SHIFT  0
#define PMB_QM_TAIL_DATA_33_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_34 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_34       0x0888
#define ABS_PMB_QM_PERIP_TAIL_34   0xA503F888UL

#define PMB_QM_TAIL_DATA_34_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_34_WIDTH  24
#define PMB_QM_TAIL_DATA_34_SHIFT  0
#define PMB_QM_TAIL_DATA_34_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_35 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_35       0x088C
#define ABS_PMB_QM_PERIP_TAIL_35   0xA503F88CUL

#define PMB_QM_TAIL_DATA_35_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_35_WIDTH  24
#define PMB_QM_TAIL_DATA_35_SHIFT  0
#define PMB_QM_TAIL_DATA_35_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_36 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_36       0x0890
#define ABS_PMB_QM_PERIP_TAIL_36   0xA503F890UL

#define PMB_QM_TAIL_DATA_36_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_36_WIDTH  24
#define PMB_QM_TAIL_DATA_36_SHIFT  0
#define PMB_QM_TAIL_DATA_36_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_37 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_37       0x0894
#define ABS_PMB_QM_PERIP_TAIL_37   0xA503F894UL

#define PMB_QM_TAIL_DATA_37_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_37_WIDTH  24
#define PMB_QM_TAIL_DATA_37_SHIFT  0
#define PMB_QM_TAIL_DATA_37_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_38 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_38       0x0898
#define ABS_PMB_QM_PERIP_TAIL_38   0xA503F898UL

#define PMB_QM_TAIL_DATA_38_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_38_WIDTH  24
#define PMB_QM_TAIL_DATA_38_SHIFT  0
#define PMB_QM_TAIL_DATA_38_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_39 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_39       0x089C
#define ABS_PMB_QM_PERIP_TAIL_39   0xA503F89CUL

#define PMB_QM_TAIL_DATA_39_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_39_WIDTH  24
#define PMB_QM_TAIL_DATA_39_SHIFT  0
#define PMB_QM_TAIL_DATA_39_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_40 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_40       0x08A0
#define ABS_PMB_QM_PERIP_TAIL_40   0xA503F8A0UL

#define PMB_QM_TAIL_DATA_40_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_40_WIDTH  24
#define PMB_QM_TAIL_DATA_40_SHIFT  0
#define PMB_QM_TAIL_DATA_40_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_41 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_41       0x08A4
#define ABS_PMB_QM_PERIP_TAIL_41   0xA503F8A4UL

#define PMB_QM_TAIL_DATA_41_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_41_WIDTH  24
#define PMB_QM_TAIL_DATA_41_SHIFT  0
#define PMB_QM_TAIL_DATA_41_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_42 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_42       0x08A8
#define ABS_PMB_QM_PERIP_TAIL_42   0xA503F8A8UL

#define PMB_QM_TAIL_DATA_42_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_42_WIDTH  24
#define PMB_QM_TAIL_DATA_42_SHIFT  0
#define PMB_QM_TAIL_DATA_42_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_43 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_43       0x08AC
#define ABS_PMB_QM_PERIP_TAIL_43   0xA503F8ACUL

#define PMB_QM_TAIL_DATA_43_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_43_WIDTH  24
#define PMB_QM_TAIL_DATA_43_SHIFT  0
#define PMB_QM_TAIL_DATA_43_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_44 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_44       0x08B0
#define ABS_PMB_QM_PERIP_TAIL_44   0xA503F8B0UL

#define PMB_QM_TAIL_DATA_44_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_44_WIDTH  24
#define PMB_QM_TAIL_DATA_44_SHIFT  0
#define PMB_QM_TAIL_DATA_44_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_45 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_45       0x08B4
#define ABS_PMB_QM_PERIP_TAIL_45   0xA503F8B4UL

#define PMB_QM_TAIL_DATA_45_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_45_WIDTH  24
#define PMB_QM_TAIL_DATA_45_SHIFT  0
#define PMB_QM_TAIL_DATA_45_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_46 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_46       0x08B8
#define ABS_PMB_QM_PERIP_TAIL_46   0xA503F8B8UL

#define PMB_QM_TAIL_DATA_46_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_46_WIDTH  24
#define PMB_QM_TAIL_DATA_46_SHIFT  0
#define PMB_QM_TAIL_DATA_46_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_47 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_47       0x08BC
#define ABS_PMB_QM_PERIP_TAIL_47   0xA503F8BCUL

#define PMB_QM_TAIL_DATA_47_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_47_WIDTH  24
#define PMB_QM_TAIL_DATA_47_SHIFT  0
#define PMB_QM_TAIL_DATA_47_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_48 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_48       0x08C0
#define ABS_PMB_QM_PERIP_TAIL_48   0xA503F8C0UL

#define PMB_QM_TAIL_DATA_48_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_48_WIDTH  24
#define PMB_QM_TAIL_DATA_48_SHIFT  0
#define PMB_QM_TAIL_DATA_48_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_49 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_49       0x08C4
#define ABS_PMB_QM_PERIP_TAIL_49   0xA503F8C4UL

#define PMB_QM_TAIL_DATA_49_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_49_WIDTH  24
#define PMB_QM_TAIL_DATA_49_SHIFT  0
#define PMB_QM_TAIL_DATA_49_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_50 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_50       0x08C8
#define ABS_PMB_QM_PERIP_TAIL_50   0xA503F8C8UL

#define PMB_QM_TAIL_DATA_50_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_50_WIDTH  24
#define PMB_QM_TAIL_DATA_50_SHIFT  0
#define PMB_QM_TAIL_DATA_50_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_51 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_51       0x08CC
#define ABS_PMB_QM_PERIP_TAIL_51   0xA503F8CCUL

#define PMB_QM_TAIL_DATA_51_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_51_WIDTH  24
#define PMB_QM_TAIL_DATA_51_SHIFT  0
#define PMB_QM_TAIL_DATA_51_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_52 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_52       0x08D0
#define ABS_PMB_QM_PERIP_TAIL_52   0xA503F8D0UL

#define PMB_QM_TAIL_DATA_52_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_52_WIDTH  24
#define PMB_QM_TAIL_DATA_52_SHIFT  0
#define PMB_QM_TAIL_DATA_52_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_53 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_53       0x08D4
#define ABS_PMB_QM_PERIP_TAIL_53   0xA503F8D4UL

#define PMB_QM_TAIL_DATA_53_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_53_WIDTH  24
#define PMB_QM_TAIL_DATA_53_SHIFT  0
#define PMB_QM_TAIL_DATA_53_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_54 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_54       0x08D8
#define ABS_PMB_QM_PERIP_TAIL_54   0xA503F8D8UL

#define PMB_QM_TAIL_DATA_54_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_54_WIDTH  24
#define PMB_QM_TAIL_DATA_54_SHIFT  0
#define PMB_QM_TAIL_DATA_54_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_55 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_55       0x08DC
#define ABS_PMB_QM_PERIP_TAIL_55   0xA503F8DCUL

#define PMB_QM_TAIL_DATA_55_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_55_WIDTH  24
#define PMB_QM_TAIL_DATA_55_SHIFT  0
#define PMB_QM_TAIL_DATA_55_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_56 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_56       0x08E0
#define ABS_PMB_QM_PERIP_TAIL_56   0xA503F8E0UL

#define PMB_QM_TAIL_DATA_56_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_56_WIDTH  24
#define PMB_QM_TAIL_DATA_56_SHIFT  0
#define PMB_QM_TAIL_DATA_56_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_57 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_57       0x08E4
#define ABS_PMB_QM_PERIP_TAIL_57   0xA503F8E4UL

#define PMB_QM_TAIL_DATA_57_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_57_WIDTH  24
#define PMB_QM_TAIL_DATA_57_SHIFT  0
#define PMB_QM_TAIL_DATA_57_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_58 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_58       0x08E8
#define ABS_PMB_QM_PERIP_TAIL_58   0xA503F8E8UL

#define PMB_QM_TAIL_DATA_58_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_58_WIDTH  24
#define PMB_QM_TAIL_DATA_58_SHIFT  0
#define PMB_QM_TAIL_DATA_58_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_59 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_59       0x08EC
#define ABS_PMB_QM_PERIP_TAIL_59   0xA503F8ECUL

#define PMB_QM_TAIL_DATA_59_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_59_WIDTH  24
#define PMB_QM_TAIL_DATA_59_SHIFT  0
#define PMB_QM_TAIL_DATA_59_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_60 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_60       0x08F0
#define ABS_PMB_QM_PERIP_TAIL_60   0xA503F8F0UL

#define PMB_QM_TAIL_DATA_60_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_60_WIDTH  24
#define PMB_QM_TAIL_DATA_60_SHIFT  0
#define PMB_QM_TAIL_DATA_60_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_61 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_61       0x08F4
#define ABS_PMB_QM_PERIP_TAIL_61   0xA503F8F4UL

#define PMB_QM_TAIL_DATA_61_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_61_WIDTH  24
#define PMB_QM_TAIL_DATA_61_SHIFT  0
#define PMB_QM_TAIL_DATA_61_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_62 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_62       0x08F8
#define ABS_PMB_QM_PERIP_TAIL_62   0xA503F8F8UL

#define PMB_QM_TAIL_DATA_62_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_62_WIDTH  24
#define PMB_QM_TAIL_DATA_62_SHIFT  0
#define PMB_QM_TAIL_DATA_62_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_63 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_63       0x08FC
#define ABS_PMB_QM_PERIP_TAIL_63   0xA503F8FCUL

#define PMB_QM_TAIL_DATA_63_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_63_WIDTH  24
#define PMB_QM_TAIL_DATA_63_SHIFT  0
#define PMB_QM_TAIL_DATA_63_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_64 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_64       0x0900
#define ABS_PMB_QM_PERIP_TAIL_64   0xA503F900UL

#define PMB_QM_TAIL_DATA_64_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_64_WIDTH  24
#define PMB_QM_TAIL_DATA_64_SHIFT  0
#define PMB_QM_TAIL_DATA_64_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_65 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_65       0x0904
#define ABS_PMB_QM_PERIP_TAIL_65   0xA503F904UL

#define PMB_QM_TAIL_DATA_65_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_65_WIDTH  24
#define PMB_QM_TAIL_DATA_65_SHIFT  0
#define PMB_QM_TAIL_DATA_65_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_66 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_66       0x0908
#define ABS_PMB_QM_PERIP_TAIL_66   0xA503F908UL

#define PMB_QM_TAIL_DATA_66_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_66_WIDTH  24
#define PMB_QM_TAIL_DATA_66_SHIFT  0
#define PMB_QM_TAIL_DATA_66_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_67 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_67       0x090C
#define ABS_PMB_QM_PERIP_TAIL_67   0xA503F90CUL

#define PMB_QM_TAIL_DATA_67_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_67_WIDTH  24
#define PMB_QM_TAIL_DATA_67_SHIFT  0
#define PMB_QM_TAIL_DATA_67_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_68 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_68       0x0910
#define ABS_PMB_QM_PERIP_TAIL_68   0xA503F910UL

#define PMB_QM_TAIL_DATA_68_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_68_WIDTH  24
#define PMB_QM_TAIL_DATA_68_SHIFT  0
#define PMB_QM_TAIL_DATA_68_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_69 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_69       0x0914
#define ABS_PMB_QM_PERIP_TAIL_69   0xA503F914UL

#define PMB_QM_TAIL_DATA_69_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_69_WIDTH  24
#define PMB_QM_TAIL_DATA_69_SHIFT  0
#define PMB_QM_TAIL_DATA_69_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_70 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_70       0x0918
#define ABS_PMB_QM_PERIP_TAIL_70   0xA503F918UL

#define PMB_QM_TAIL_DATA_70_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_70_WIDTH  24
#define PMB_QM_TAIL_DATA_70_SHIFT  0
#define PMB_QM_TAIL_DATA_70_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_71 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_71       0x091C
#define ABS_PMB_QM_PERIP_TAIL_71   0xA503F91CUL

#define PMB_QM_TAIL_DATA_71_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_71_WIDTH  24
#define PMB_QM_TAIL_DATA_71_SHIFT  0
#define PMB_QM_TAIL_DATA_71_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_72 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_72       0x0920
#define ABS_PMB_QM_PERIP_TAIL_72   0xA503F920UL

#define PMB_QM_TAIL_DATA_72_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_72_WIDTH  24
#define PMB_QM_TAIL_DATA_72_SHIFT  0
#define PMB_QM_TAIL_DATA_72_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_73 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_73       0x0924
#define ABS_PMB_QM_PERIP_TAIL_73   0xA503F924UL

#define PMB_QM_TAIL_DATA_73_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_73_WIDTH  24
#define PMB_QM_TAIL_DATA_73_SHIFT  0
#define PMB_QM_TAIL_DATA_73_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_74 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_74       0x0928
#define ABS_PMB_QM_PERIP_TAIL_74   0xA503F928UL

#define PMB_QM_TAIL_DATA_74_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_74_WIDTH  24
#define PMB_QM_TAIL_DATA_74_SHIFT  0
#define PMB_QM_TAIL_DATA_74_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_75 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_75       0x092C
#define ABS_PMB_QM_PERIP_TAIL_75   0xA503F92CUL

#define PMB_QM_TAIL_DATA_75_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_75_WIDTH  24
#define PMB_QM_TAIL_DATA_75_SHIFT  0
#define PMB_QM_TAIL_DATA_75_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_76 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_76       0x0930
#define ABS_PMB_QM_PERIP_TAIL_76   0xA503F930UL

#define PMB_QM_TAIL_DATA_76_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_76_WIDTH  24
#define PMB_QM_TAIL_DATA_76_SHIFT  0
#define PMB_QM_TAIL_DATA_76_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_77 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_77       0x0934
#define ABS_PMB_QM_PERIP_TAIL_77   0xA503F934UL

#define PMB_QM_TAIL_DATA_77_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_77_WIDTH  24
#define PMB_QM_TAIL_DATA_77_SHIFT  0
#define PMB_QM_TAIL_DATA_77_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_78 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_78       0x0938
#define ABS_PMB_QM_PERIP_TAIL_78   0xA503F938UL

#define PMB_QM_TAIL_DATA_78_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_78_WIDTH  24
#define PMB_QM_TAIL_DATA_78_SHIFT  0
#define PMB_QM_TAIL_DATA_78_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_79 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_79       0x093C
#define ABS_PMB_QM_PERIP_TAIL_79   0xA503F93CUL

#define PMB_QM_TAIL_DATA_79_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_79_WIDTH  24
#define PMB_QM_TAIL_DATA_79_SHIFT  0
#define PMB_QM_TAIL_DATA_79_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_80 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_80       0x0940
#define ABS_PMB_QM_PERIP_TAIL_80   0xA503F940UL

#define PMB_QM_TAIL_DATA_80_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_80_WIDTH  24
#define PMB_QM_TAIL_DATA_80_SHIFT  0
#define PMB_QM_TAIL_DATA_80_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_81 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_81       0x0944
#define ABS_PMB_QM_PERIP_TAIL_81   0xA503F944UL

#define PMB_QM_TAIL_DATA_81_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_81_WIDTH  24
#define PMB_QM_TAIL_DATA_81_SHIFT  0
#define PMB_QM_TAIL_DATA_81_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_82 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_82       0x0948
#define ABS_PMB_QM_PERIP_TAIL_82   0xA503F948UL

#define PMB_QM_TAIL_DATA_82_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_82_WIDTH  24
#define PMB_QM_TAIL_DATA_82_SHIFT  0
#define PMB_QM_TAIL_DATA_82_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_83 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_83       0x094C
#define ABS_PMB_QM_PERIP_TAIL_83   0xA503F94CUL

#define PMB_QM_TAIL_DATA_83_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_83_WIDTH  24
#define PMB_QM_TAIL_DATA_83_SHIFT  0
#define PMB_QM_TAIL_DATA_83_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_84 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_84       0x0950
#define ABS_PMB_QM_PERIP_TAIL_84   0xA503F950UL

#define PMB_QM_TAIL_DATA_84_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_84_WIDTH  24
#define PMB_QM_TAIL_DATA_84_SHIFT  0
#define PMB_QM_TAIL_DATA_84_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_85 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_85       0x0954
#define ABS_PMB_QM_PERIP_TAIL_85   0xA503F954UL

#define PMB_QM_TAIL_DATA_85_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_85_WIDTH  24
#define PMB_QM_TAIL_DATA_85_SHIFT  0
#define PMB_QM_TAIL_DATA_85_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_86 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_86       0x0958
#define ABS_PMB_QM_PERIP_TAIL_86   0xA503F958UL

#define PMB_QM_TAIL_DATA_86_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_86_WIDTH  24
#define PMB_QM_TAIL_DATA_86_SHIFT  0
#define PMB_QM_TAIL_DATA_86_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_87 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_87       0x095C
#define ABS_PMB_QM_PERIP_TAIL_87   0xA503F95CUL

#define PMB_QM_TAIL_DATA_87_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_87_WIDTH  24
#define PMB_QM_TAIL_DATA_87_SHIFT  0
#define PMB_QM_TAIL_DATA_87_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_88 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_88       0x0960
#define ABS_PMB_QM_PERIP_TAIL_88   0xA503F960UL

#define PMB_QM_TAIL_DATA_88_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_88_WIDTH  24
#define PMB_QM_TAIL_DATA_88_SHIFT  0
#define PMB_QM_TAIL_DATA_88_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_89 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_89       0x0964
#define ABS_PMB_QM_PERIP_TAIL_89   0xA503F964UL

#define PMB_QM_TAIL_DATA_89_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_89_WIDTH  24
#define PMB_QM_TAIL_DATA_89_SHIFT  0
#define PMB_QM_TAIL_DATA_89_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_90 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_90       0x0968
#define ABS_PMB_QM_PERIP_TAIL_90   0xA503F968UL

#define PMB_QM_TAIL_DATA_90_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_90_WIDTH  24
#define PMB_QM_TAIL_DATA_90_SHIFT  0
#define PMB_QM_TAIL_DATA_90_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_91 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_91       0x096C
#define ABS_PMB_QM_PERIP_TAIL_91   0xA503F96CUL

#define PMB_QM_TAIL_DATA_91_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_91_WIDTH  24
#define PMB_QM_TAIL_DATA_91_SHIFT  0
#define PMB_QM_TAIL_DATA_91_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_92 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_92       0x0970
#define ABS_PMB_QM_PERIP_TAIL_92   0xA503F970UL

#define PMB_QM_TAIL_DATA_92_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_92_WIDTH  24
#define PMB_QM_TAIL_DATA_92_SHIFT  0
#define PMB_QM_TAIL_DATA_92_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_93 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_93       0x0974
#define ABS_PMB_QM_PERIP_TAIL_93   0xA503F974UL

#define PMB_QM_TAIL_DATA_93_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_93_WIDTH  24
#define PMB_QM_TAIL_DATA_93_SHIFT  0
#define PMB_QM_TAIL_DATA_93_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_94 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_94       0x0978
#define ABS_PMB_QM_PERIP_TAIL_94   0xA503F978UL

#define PMB_QM_TAIL_DATA_94_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_94_WIDTH  24
#define PMB_QM_TAIL_DATA_94_SHIFT  0
#define PMB_QM_TAIL_DATA_94_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_95 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_95       0x097C
#define ABS_PMB_QM_PERIP_TAIL_95   0xA503F97CUL

#define PMB_QM_TAIL_DATA_95_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_95_WIDTH  24
#define PMB_QM_TAIL_DATA_95_SHIFT  0
#define PMB_QM_TAIL_DATA_95_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_96 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_96       0x0980
#define ABS_PMB_QM_PERIP_TAIL_96   0xA503F980UL

#define PMB_QM_TAIL_DATA_96_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_96_WIDTH  24
#define PMB_QM_TAIL_DATA_96_SHIFT  0
#define PMB_QM_TAIL_DATA_96_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_97 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_97       0x0984
#define ABS_PMB_QM_PERIP_TAIL_97   0xA503F984UL

#define PMB_QM_TAIL_DATA_97_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_97_WIDTH  24
#define PMB_QM_TAIL_DATA_97_SHIFT  0
#define PMB_QM_TAIL_DATA_97_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_98 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_98       0x0988
#define ABS_PMB_QM_PERIP_TAIL_98   0xA503F988UL

#define PMB_QM_TAIL_DATA_98_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_98_WIDTH  24
#define PMB_QM_TAIL_DATA_98_SHIFT  0
#define PMB_QM_TAIL_DATA_98_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_99 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_99       0x098C
#define ABS_PMB_QM_PERIP_TAIL_99   0xA503F98CUL

#define PMB_QM_TAIL_DATA_99_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_99_WIDTH  24
#define PMB_QM_TAIL_DATA_99_SHIFT  0
#define PMB_QM_TAIL_DATA_99_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_100 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_100       0x0990
#define ABS_PMB_QM_PERIP_TAIL_100   0xA503F990UL

#define PMB_QM_TAIL_DATA_100_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_100_WIDTH  24
#define PMB_QM_TAIL_DATA_100_SHIFT  0
#define PMB_QM_TAIL_DATA_100_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_101 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_101       0x0994
#define ABS_PMB_QM_PERIP_TAIL_101   0xA503F994UL

#define PMB_QM_TAIL_DATA_101_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_101_WIDTH  24
#define PMB_QM_TAIL_DATA_101_SHIFT  0
#define PMB_QM_TAIL_DATA_101_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_102 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_102       0x0998
#define ABS_PMB_QM_PERIP_TAIL_102   0xA503F998UL

#define PMB_QM_TAIL_DATA_102_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_102_WIDTH  24
#define PMB_QM_TAIL_DATA_102_SHIFT  0
#define PMB_QM_TAIL_DATA_102_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_103 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_103       0x099C
#define ABS_PMB_QM_PERIP_TAIL_103   0xA503F99CUL

#define PMB_QM_TAIL_DATA_103_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_103_WIDTH  24
#define PMB_QM_TAIL_DATA_103_SHIFT  0
#define PMB_QM_TAIL_DATA_103_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_104 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_104       0x09A0
#define ABS_PMB_QM_PERIP_TAIL_104   0xA503F9A0UL

#define PMB_QM_TAIL_DATA_104_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_104_WIDTH  24
#define PMB_QM_TAIL_DATA_104_SHIFT  0
#define PMB_QM_TAIL_DATA_104_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_105 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_105       0x09A4
#define ABS_PMB_QM_PERIP_TAIL_105   0xA503F9A4UL

#define PMB_QM_TAIL_DATA_105_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_105_WIDTH  24
#define PMB_QM_TAIL_DATA_105_SHIFT  0
#define PMB_QM_TAIL_DATA_105_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_106 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_106       0x09A8
#define ABS_PMB_QM_PERIP_TAIL_106   0xA503F9A8UL

#define PMB_QM_TAIL_DATA_106_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_106_WIDTH  24
#define PMB_QM_TAIL_DATA_106_SHIFT  0
#define PMB_QM_TAIL_DATA_106_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_107 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_107       0x09AC
#define ABS_PMB_QM_PERIP_TAIL_107   0xA503F9ACUL

#define PMB_QM_TAIL_DATA_107_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_107_WIDTH  24
#define PMB_QM_TAIL_DATA_107_SHIFT  0
#define PMB_QM_TAIL_DATA_107_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_108 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_108       0x09B0
#define ABS_PMB_QM_PERIP_TAIL_108   0xA503F9B0UL

#define PMB_QM_TAIL_DATA_108_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_108_WIDTH  24
#define PMB_QM_TAIL_DATA_108_SHIFT  0
#define PMB_QM_TAIL_DATA_108_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_109 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_109       0x09B4
#define ABS_PMB_QM_PERIP_TAIL_109   0xA503F9B4UL

#define PMB_QM_TAIL_DATA_109_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_109_WIDTH  24
#define PMB_QM_TAIL_DATA_109_SHIFT  0
#define PMB_QM_TAIL_DATA_109_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_110 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_110       0x09B8
#define ABS_PMB_QM_PERIP_TAIL_110   0xA503F9B8UL

#define PMB_QM_TAIL_DATA_110_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_110_WIDTH  24
#define PMB_QM_TAIL_DATA_110_SHIFT  0
#define PMB_QM_TAIL_DATA_110_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_111 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_111       0x09BC
#define ABS_PMB_QM_PERIP_TAIL_111   0xA503F9BCUL

#define PMB_QM_TAIL_DATA_111_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_111_WIDTH  24
#define PMB_QM_TAIL_DATA_111_SHIFT  0
#define PMB_QM_TAIL_DATA_111_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_112 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_112       0x09C0
#define ABS_PMB_QM_PERIP_TAIL_112   0xA503F9C0UL

#define PMB_QM_TAIL_DATA_112_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_112_WIDTH  24
#define PMB_QM_TAIL_DATA_112_SHIFT  0
#define PMB_QM_TAIL_DATA_112_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_113 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_113       0x09C4
#define ABS_PMB_QM_PERIP_TAIL_113   0xA503F9C4UL

#define PMB_QM_TAIL_DATA_113_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_113_WIDTH  24
#define PMB_QM_TAIL_DATA_113_SHIFT  0
#define PMB_QM_TAIL_DATA_113_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_114 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_114       0x09C8
#define ABS_PMB_QM_PERIP_TAIL_114   0xA503F9C8UL

#define PMB_QM_TAIL_DATA_114_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_114_WIDTH  24
#define PMB_QM_TAIL_DATA_114_SHIFT  0
#define PMB_QM_TAIL_DATA_114_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_115 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_115       0x09CC
#define ABS_PMB_QM_PERIP_TAIL_115   0xA503F9CCUL

#define PMB_QM_TAIL_DATA_115_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_115_WIDTH  24
#define PMB_QM_TAIL_DATA_115_SHIFT  0
#define PMB_QM_TAIL_DATA_115_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_116 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_116       0x09D0
#define ABS_PMB_QM_PERIP_TAIL_116   0xA503F9D0UL

#define PMB_QM_TAIL_DATA_116_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_116_WIDTH  24
#define PMB_QM_TAIL_DATA_116_SHIFT  0
#define PMB_QM_TAIL_DATA_116_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_117 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_117       0x09D4
#define ABS_PMB_QM_PERIP_TAIL_117   0xA503F9D4UL

#define PMB_QM_TAIL_DATA_117_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_117_WIDTH  24
#define PMB_QM_TAIL_DATA_117_SHIFT  0
#define PMB_QM_TAIL_DATA_117_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_118 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_118       0x09D8
#define ABS_PMB_QM_PERIP_TAIL_118   0xA503F9D8UL

#define PMB_QM_TAIL_DATA_118_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_118_WIDTH  24
#define PMB_QM_TAIL_DATA_118_SHIFT  0
#define PMB_QM_TAIL_DATA_118_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_119 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_119       0x09DC
#define ABS_PMB_QM_PERIP_TAIL_119   0xA503F9DCUL

#define PMB_QM_TAIL_DATA_119_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_119_WIDTH  24
#define PMB_QM_TAIL_DATA_119_SHIFT  0
#define PMB_QM_TAIL_DATA_119_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_120 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_120       0x09E0
#define ABS_PMB_QM_PERIP_TAIL_120   0xA503F9E0UL

#define PMB_QM_TAIL_DATA_120_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_120_WIDTH  24
#define PMB_QM_TAIL_DATA_120_SHIFT  0
#define PMB_QM_TAIL_DATA_120_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_121 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_121       0x09E4
#define ABS_PMB_QM_PERIP_TAIL_121   0xA503F9E4UL

#define PMB_QM_TAIL_DATA_121_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_121_WIDTH  24
#define PMB_QM_TAIL_DATA_121_SHIFT  0
#define PMB_QM_TAIL_DATA_121_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_122 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_122       0x09E8
#define ABS_PMB_QM_PERIP_TAIL_122   0xA503F9E8UL

#define PMB_QM_TAIL_DATA_122_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_122_WIDTH  24
#define PMB_QM_TAIL_DATA_122_SHIFT  0
#define PMB_QM_TAIL_DATA_122_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_123 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_123       0x09EC
#define ABS_PMB_QM_PERIP_TAIL_123   0xA503F9ECUL

#define PMB_QM_TAIL_DATA_123_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_123_WIDTH  24
#define PMB_QM_TAIL_DATA_123_SHIFT  0
#define PMB_QM_TAIL_DATA_123_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_124 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_124       0x09F0
#define ABS_PMB_QM_PERIP_TAIL_124   0xA503F9F0UL

#define PMB_QM_TAIL_DATA_124_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_124_WIDTH  24
#define PMB_QM_TAIL_DATA_124_SHIFT  0
#define PMB_QM_TAIL_DATA_124_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_125 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_125       0x09F4
#define ABS_PMB_QM_PERIP_TAIL_125   0xA503F9F4UL

#define PMB_QM_TAIL_DATA_125_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_125_WIDTH  24
#define PMB_QM_TAIL_DATA_125_SHIFT  0
#define PMB_QM_TAIL_DATA_125_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_126 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_126       0x09F8
#define ABS_PMB_QM_PERIP_TAIL_126   0xA503F9F8UL

#define PMB_QM_TAIL_DATA_126_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_126_WIDTH  24
#define PMB_QM_TAIL_DATA_126_SHIFT  0
#define PMB_QM_TAIL_DATA_126_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_127 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_127       0x09FC
#define ABS_PMB_QM_PERIP_TAIL_127   0xA503F9FCUL

#define PMB_QM_TAIL_DATA_127_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_127_WIDTH  24
#define PMB_QM_TAIL_DATA_127_SHIFT  0
#define PMB_QM_TAIL_DATA_127_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_128 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_128       0x0A00
#define ABS_PMB_QM_PERIP_TAIL_128   0xA503FA00UL

#define PMB_QM_TAIL_DATA_128_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_128_WIDTH  24
#define PMB_QM_TAIL_DATA_128_SHIFT  0
#define PMB_QM_TAIL_DATA_128_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_129 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_129       0x0A04
#define ABS_PMB_QM_PERIP_TAIL_129   0xA503FA04UL

#define PMB_QM_TAIL_DATA_129_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_129_WIDTH  24
#define PMB_QM_TAIL_DATA_129_SHIFT  0
#define PMB_QM_TAIL_DATA_129_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_130 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_130       0x0A08
#define ABS_PMB_QM_PERIP_TAIL_130   0xA503FA08UL

#define PMB_QM_TAIL_DATA_130_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_130_WIDTH  24
#define PMB_QM_TAIL_DATA_130_SHIFT  0
#define PMB_QM_TAIL_DATA_130_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_131 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_131       0x0A0C
#define ABS_PMB_QM_PERIP_TAIL_131   0xA503FA0CUL

#define PMB_QM_TAIL_DATA_131_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_131_WIDTH  24
#define PMB_QM_TAIL_DATA_131_SHIFT  0
#define PMB_QM_TAIL_DATA_131_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_132 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_132       0x0A10
#define ABS_PMB_QM_PERIP_TAIL_132   0xA503FA10UL

#define PMB_QM_TAIL_DATA_132_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_132_WIDTH  24
#define PMB_QM_TAIL_DATA_132_SHIFT  0
#define PMB_QM_TAIL_DATA_132_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_133 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_133       0x0A14
#define ABS_PMB_QM_PERIP_TAIL_133   0xA503FA14UL

#define PMB_QM_TAIL_DATA_133_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_133_WIDTH  24
#define PMB_QM_TAIL_DATA_133_SHIFT  0
#define PMB_QM_TAIL_DATA_133_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_134 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_134       0x0A18
#define ABS_PMB_QM_PERIP_TAIL_134   0xA503FA18UL

#define PMB_QM_TAIL_DATA_134_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_134_WIDTH  24
#define PMB_QM_TAIL_DATA_134_SHIFT  0
#define PMB_QM_TAIL_DATA_134_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_135 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_135       0x0A1C
#define ABS_PMB_QM_PERIP_TAIL_135   0xA503FA1CUL

#define PMB_QM_TAIL_DATA_135_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_135_WIDTH  24
#define PMB_QM_TAIL_DATA_135_SHIFT  0
#define PMB_QM_TAIL_DATA_135_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_136 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_136       0x0A20
#define ABS_PMB_QM_PERIP_TAIL_136   0xA503FA20UL

#define PMB_QM_TAIL_DATA_136_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_136_WIDTH  24
#define PMB_QM_TAIL_DATA_136_SHIFT  0
#define PMB_QM_TAIL_DATA_136_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_137 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_137       0x0A24
#define ABS_PMB_QM_PERIP_TAIL_137   0xA503FA24UL

#define PMB_QM_TAIL_DATA_137_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_137_WIDTH  24
#define PMB_QM_TAIL_DATA_137_SHIFT  0
#define PMB_QM_TAIL_DATA_137_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_138 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_138       0x0A28
#define ABS_PMB_QM_PERIP_TAIL_138   0xA503FA28UL

#define PMB_QM_TAIL_DATA_138_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_138_WIDTH  24
#define PMB_QM_TAIL_DATA_138_SHIFT  0
#define PMB_QM_TAIL_DATA_138_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_139 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_139       0x0A2C
#define ABS_PMB_QM_PERIP_TAIL_139   0xA503FA2CUL

#define PMB_QM_TAIL_DATA_139_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_139_WIDTH  24
#define PMB_QM_TAIL_DATA_139_SHIFT  0
#define PMB_QM_TAIL_DATA_139_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_140 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_140       0x0A30
#define ABS_PMB_QM_PERIP_TAIL_140   0xA503FA30UL

#define PMB_QM_TAIL_DATA_140_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_140_WIDTH  24
#define PMB_QM_TAIL_DATA_140_SHIFT  0
#define PMB_QM_TAIL_DATA_140_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_141 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_141       0x0A34
#define ABS_PMB_QM_PERIP_TAIL_141   0xA503FA34UL

#define PMB_QM_TAIL_DATA_141_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_141_WIDTH  24
#define PMB_QM_TAIL_DATA_141_SHIFT  0
#define PMB_QM_TAIL_DATA_141_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_142 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_142       0x0A38
#define ABS_PMB_QM_PERIP_TAIL_142   0xA503FA38UL

#define PMB_QM_TAIL_DATA_142_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_142_WIDTH  24
#define PMB_QM_TAIL_DATA_142_SHIFT  0
#define PMB_QM_TAIL_DATA_142_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_143 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_143       0x0A3C
#define ABS_PMB_QM_PERIP_TAIL_143   0xA503FA3CUL

#define PMB_QM_TAIL_DATA_143_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_143_WIDTH  24
#define PMB_QM_TAIL_DATA_143_SHIFT  0
#define PMB_QM_TAIL_DATA_143_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_144 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_144       0x0A40
#define ABS_PMB_QM_PERIP_TAIL_144   0xA503FA40UL

#define PMB_QM_TAIL_DATA_144_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_144_WIDTH  24
#define PMB_QM_TAIL_DATA_144_SHIFT  0
#define PMB_QM_TAIL_DATA_144_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_145 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_145       0x0A44
#define ABS_PMB_QM_PERIP_TAIL_145   0xA503FA44UL

#define PMB_QM_TAIL_DATA_145_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_145_WIDTH  24
#define PMB_QM_TAIL_DATA_145_SHIFT  0
#define PMB_QM_TAIL_DATA_145_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_146 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_146       0x0A48
#define ABS_PMB_QM_PERIP_TAIL_146   0xA503FA48UL

#define PMB_QM_TAIL_DATA_146_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_146_WIDTH  24
#define PMB_QM_TAIL_DATA_146_SHIFT  0
#define PMB_QM_TAIL_DATA_146_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_147 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_147       0x0A4C
#define ABS_PMB_QM_PERIP_TAIL_147   0xA503FA4CUL

#define PMB_QM_TAIL_DATA_147_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_147_WIDTH  24
#define PMB_QM_TAIL_DATA_147_SHIFT  0
#define PMB_QM_TAIL_DATA_147_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_148 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_148       0x0A50
#define ABS_PMB_QM_PERIP_TAIL_148   0xA503FA50UL

#define PMB_QM_TAIL_DATA_148_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_148_WIDTH  24
#define PMB_QM_TAIL_DATA_148_SHIFT  0
#define PMB_QM_TAIL_DATA_148_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_149 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_149       0x0A54
#define ABS_PMB_QM_PERIP_TAIL_149   0xA503FA54UL

#define PMB_QM_TAIL_DATA_149_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_149_WIDTH  24
#define PMB_QM_TAIL_DATA_149_SHIFT  0
#define PMB_QM_TAIL_DATA_149_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_150 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_150       0x0A58
#define ABS_PMB_QM_PERIP_TAIL_150   0xA503FA58UL

#define PMB_QM_TAIL_DATA_150_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_150_WIDTH  24
#define PMB_QM_TAIL_DATA_150_SHIFT  0
#define PMB_QM_TAIL_DATA_150_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_151 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_151       0x0A5C
#define ABS_PMB_QM_PERIP_TAIL_151   0xA503FA5CUL

#define PMB_QM_TAIL_DATA_151_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_151_WIDTH  24
#define PMB_QM_TAIL_DATA_151_SHIFT  0
#define PMB_QM_TAIL_DATA_151_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_152 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_152       0x0A60
#define ABS_PMB_QM_PERIP_TAIL_152   0xA503FA60UL

#define PMB_QM_TAIL_DATA_152_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_152_WIDTH  24
#define PMB_QM_TAIL_DATA_152_SHIFT  0
#define PMB_QM_TAIL_DATA_152_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_153 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_153       0x0A64
#define ABS_PMB_QM_PERIP_TAIL_153   0xA503FA64UL

#define PMB_QM_TAIL_DATA_153_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_153_WIDTH  24
#define PMB_QM_TAIL_DATA_153_SHIFT  0
#define PMB_QM_TAIL_DATA_153_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_154 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_154       0x0A68
#define ABS_PMB_QM_PERIP_TAIL_154   0xA503FA68UL

#define PMB_QM_TAIL_DATA_154_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_154_WIDTH  24
#define PMB_QM_TAIL_DATA_154_SHIFT  0
#define PMB_QM_TAIL_DATA_154_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_155 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_155       0x0A6C
#define ABS_PMB_QM_PERIP_TAIL_155   0xA503FA6CUL

#define PMB_QM_TAIL_DATA_155_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_155_WIDTH  24
#define PMB_QM_TAIL_DATA_155_SHIFT  0
#define PMB_QM_TAIL_DATA_155_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_156 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_156       0x0A70
#define ABS_PMB_QM_PERIP_TAIL_156   0xA503FA70UL

#define PMB_QM_TAIL_DATA_156_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_156_WIDTH  24
#define PMB_QM_TAIL_DATA_156_SHIFT  0
#define PMB_QM_TAIL_DATA_156_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_157 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_157       0x0A74
#define ABS_PMB_QM_PERIP_TAIL_157   0xA503FA74UL

#define PMB_QM_TAIL_DATA_157_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_157_WIDTH  24
#define PMB_QM_TAIL_DATA_157_SHIFT  0
#define PMB_QM_TAIL_DATA_157_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_158 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_158       0x0A78
#define ABS_PMB_QM_PERIP_TAIL_158   0xA503FA78UL

#define PMB_QM_TAIL_DATA_158_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_158_WIDTH  24
#define PMB_QM_TAIL_DATA_158_SHIFT  0
#define PMB_QM_TAIL_DATA_158_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_159 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_159       0x0A7C
#define ABS_PMB_QM_PERIP_TAIL_159   0xA503FA7CUL

#define PMB_QM_TAIL_DATA_159_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_159_WIDTH  24
#define PMB_QM_TAIL_DATA_159_SHIFT  0
#define PMB_QM_TAIL_DATA_159_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_160 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_160       0x0A80
#define ABS_PMB_QM_PERIP_TAIL_160   0xA503FA80UL

#define PMB_QM_TAIL_DATA_160_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_160_WIDTH  24
#define PMB_QM_TAIL_DATA_160_SHIFT  0
#define PMB_QM_TAIL_DATA_160_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_161 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_161       0x0A84
#define ABS_PMB_QM_PERIP_TAIL_161   0xA503FA84UL

#define PMB_QM_TAIL_DATA_161_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_161_WIDTH  24
#define PMB_QM_TAIL_DATA_161_SHIFT  0
#define PMB_QM_TAIL_DATA_161_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_162 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_162       0x0A88
#define ABS_PMB_QM_PERIP_TAIL_162   0xA503FA88UL

#define PMB_QM_TAIL_DATA_162_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_162_WIDTH  24
#define PMB_QM_TAIL_DATA_162_SHIFT  0
#define PMB_QM_TAIL_DATA_162_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_163 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_163       0x0A8C
#define ABS_PMB_QM_PERIP_TAIL_163   0xA503FA8CUL

#define PMB_QM_TAIL_DATA_163_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_163_WIDTH  24
#define PMB_QM_TAIL_DATA_163_SHIFT  0
#define PMB_QM_TAIL_DATA_163_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_164 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_164       0x0A90
#define ABS_PMB_QM_PERIP_TAIL_164   0xA503FA90UL

#define PMB_QM_TAIL_DATA_164_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_164_WIDTH  24
#define PMB_QM_TAIL_DATA_164_SHIFT  0
#define PMB_QM_TAIL_DATA_164_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_165 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_165       0x0A94
#define ABS_PMB_QM_PERIP_TAIL_165   0xA503FA94UL

#define PMB_QM_TAIL_DATA_165_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_165_WIDTH  24
#define PMB_QM_TAIL_DATA_165_SHIFT  0
#define PMB_QM_TAIL_DATA_165_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_166 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_166       0x0A98
#define ABS_PMB_QM_PERIP_TAIL_166   0xA503FA98UL

#define PMB_QM_TAIL_DATA_166_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_166_WIDTH  24
#define PMB_QM_TAIL_DATA_166_SHIFT  0
#define PMB_QM_TAIL_DATA_166_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_167 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_167       0x0A9C
#define ABS_PMB_QM_PERIP_TAIL_167   0xA503FA9CUL

#define PMB_QM_TAIL_DATA_167_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_167_WIDTH  24
#define PMB_QM_TAIL_DATA_167_SHIFT  0
#define PMB_QM_TAIL_DATA_167_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_168 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_168       0x0AA0
#define ABS_PMB_QM_PERIP_TAIL_168   0xA503FAA0UL

#define PMB_QM_TAIL_DATA_168_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_168_WIDTH  24
#define PMB_QM_TAIL_DATA_168_SHIFT  0
#define PMB_QM_TAIL_DATA_168_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_169 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_169       0x0AA4
#define ABS_PMB_QM_PERIP_TAIL_169   0xA503FAA4UL

#define PMB_QM_TAIL_DATA_169_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_169_WIDTH  24
#define PMB_QM_TAIL_DATA_169_SHIFT  0
#define PMB_QM_TAIL_DATA_169_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_170 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_170       0x0AA8
#define ABS_PMB_QM_PERIP_TAIL_170   0xA503FAA8UL

#define PMB_QM_TAIL_DATA_170_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_170_WIDTH  24
#define PMB_QM_TAIL_DATA_170_SHIFT  0
#define PMB_QM_TAIL_DATA_170_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_171 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_171       0x0AAC
#define ABS_PMB_QM_PERIP_TAIL_171   0xA503FAACUL

#define PMB_QM_TAIL_DATA_171_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_171_WIDTH  24
#define PMB_QM_TAIL_DATA_171_SHIFT  0
#define PMB_QM_TAIL_DATA_171_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_172 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_172       0x0AB0
#define ABS_PMB_QM_PERIP_TAIL_172   0xA503FAB0UL

#define PMB_QM_TAIL_DATA_172_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_172_WIDTH  24
#define PMB_QM_TAIL_DATA_172_SHIFT  0
#define PMB_QM_TAIL_DATA_172_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_173 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_173       0x0AB4
#define ABS_PMB_QM_PERIP_TAIL_173   0xA503FAB4UL

#define PMB_QM_TAIL_DATA_173_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_173_WIDTH  24
#define PMB_QM_TAIL_DATA_173_SHIFT  0
#define PMB_QM_TAIL_DATA_173_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_174 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_174       0x0AB8
#define ABS_PMB_QM_PERIP_TAIL_174   0xA503FAB8UL

#define PMB_QM_TAIL_DATA_174_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_174_WIDTH  24
#define PMB_QM_TAIL_DATA_174_SHIFT  0
#define PMB_QM_TAIL_DATA_174_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_175 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_175       0x0ABC
#define ABS_PMB_QM_PERIP_TAIL_175   0xA503FABCUL

#define PMB_QM_TAIL_DATA_175_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_175_WIDTH  24
#define PMB_QM_TAIL_DATA_175_SHIFT  0
#define PMB_QM_TAIL_DATA_175_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_176 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_176       0x0AC0
#define ABS_PMB_QM_PERIP_TAIL_176   0xA503FAC0UL

#define PMB_QM_TAIL_DATA_176_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_176_WIDTH  24
#define PMB_QM_TAIL_DATA_176_SHIFT  0
#define PMB_QM_TAIL_DATA_176_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_177 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_177       0x0AC4
#define ABS_PMB_QM_PERIP_TAIL_177   0xA503FAC4UL

#define PMB_QM_TAIL_DATA_177_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_177_WIDTH  24
#define PMB_QM_TAIL_DATA_177_SHIFT  0
#define PMB_QM_TAIL_DATA_177_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_178 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_178       0x0AC8
#define ABS_PMB_QM_PERIP_TAIL_178   0xA503FAC8UL

#define PMB_QM_TAIL_DATA_178_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_178_WIDTH  24
#define PMB_QM_TAIL_DATA_178_SHIFT  0
#define PMB_QM_TAIL_DATA_178_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_179 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_179       0x0ACC
#define ABS_PMB_QM_PERIP_TAIL_179   0xA503FACCUL

#define PMB_QM_TAIL_DATA_179_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_179_WIDTH  24
#define PMB_QM_TAIL_DATA_179_SHIFT  0
#define PMB_QM_TAIL_DATA_179_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_180 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_180       0x0AD0
#define ABS_PMB_QM_PERIP_TAIL_180   0xA503FAD0UL

#define PMB_QM_TAIL_DATA_180_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_180_WIDTH  24
#define PMB_QM_TAIL_DATA_180_SHIFT  0
#define PMB_QM_TAIL_DATA_180_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_181 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_181       0x0AD4
#define ABS_PMB_QM_PERIP_TAIL_181   0xA503FAD4UL

#define PMB_QM_TAIL_DATA_181_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_181_WIDTH  24
#define PMB_QM_TAIL_DATA_181_SHIFT  0
#define PMB_QM_TAIL_DATA_181_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_182 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_182       0x0AD8
#define ABS_PMB_QM_PERIP_TAIL_182   0xA503FAD8UL

#define PMB_QM_TAIL_DATA_182_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_182_WIDTH  24
#define PMB_QM_TAIL_DATA_182_SHIFT  0
#define PMB_QM_TAIL_DATA_182_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_183 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_183       0x0ADC
#define ABS_PMB_QM_PERIP_TAIL_183   0xA503FADCUL

#define PMB_QM_TAIL_DATA_183_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_183_WIDTH  24
#define PMB_QM_TAIL_DATA_183_SHIFT  0
#define PMB_QM_TAIL_DATA_183_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_184 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_184       0x0AE0
#define ABS_PMB_QM_PERIP_TAIL_184   0xA503FAE0UL

#define PMB_QM_TAIL_DATA_184_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_184_WIDTH  24
#define PMB_QM_TAIL_DATA_184_SHIFT  0
#define PMB_QM_TAIL_DATA_184_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_185 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_185       0x0AE4
#define ABS_PMB_QM_PERIP_TAIL_185   0xA503FAE4UL

#define PMB_QM_TAIL_DATA_185_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_185_WIDTH  24
#define PMB_QM_TAIL_DATA_185_SHIFT  0
#define PMB_QM_TAIL_DATA_185_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_186 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_186       0x0AE8
#define ABS_PMB_QM_PERIP_TAIL_186   0xA503FAE8UL

#define PMB_QM_TAIL_DATA_186_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_186_WIDTH  24
#define PMB_QM_TAIL_DATA_186_SHIFT  0
#define PMB_QM_TAIL_DATA_186_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_187 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_187       0x0AEC
#define ABS_PMB_QM_PERIP_TAIL_187   0xA503FAECUL

#define PMB_QM_TAIL_DATA_187_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_187_WIDTH  24
#define PMB_QM_TAIL_DATA_187_SHIFT  0
#define PMB_QM_TAIL_DATA_187_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_188 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_188       0x0AF0
#define ABS_PMB_QM_PERIP_TAIL_188   0xA503FAF0UL

#define PMB_QM_TAIL_DATA_188_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_188_WIDTH  24
#define PMB_QM_TAIL_DATA_188_SHIFT  0
#define PMB_QM_TAIL_DATA_188_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_189 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_189       0x0AF4
#define ABS_PMB_QM_PERIP_TAIL_189   0xA503FAF4UL

#define PMB_QM_TAIL_DATA_189_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_189_WIDTH  24
#define PMB_QM_TAIL_DATA_189_SHIFT  0
#define PMB_QM_TAIL_DATA_189_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_190 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_190       0x0AF8
#define ABS_PMB_QM_PERIP_TAIL_190   0xA503FAF8UL

#define PMB_QM_TAIL_DATA_190_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_190_WIDTH  24
#define PMB_QM_TAIL_DATA_190_SHIFT  0
#define PMB_QM_TAIL_DATA_190_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_191 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_191       0x0AFC
#define ABS_PMB_QM_PERIP_TAIL_191   0xA503FAFCUL

#define PMB_QM_TAIL_DATA_191_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_191_WIDTH  24
#define PMB_QM_TAIL_DATA_191_SHIFT  0
#define PMB_QM_TAIL_DATA_191_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_192 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_192       0x0B00
#define ABS_PMB_QM_PERIP_TAIL_192   0xA503FB00UL

#define PMB_QM_TAIL_DATA_192_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_192_WIDTH  24
#define PMB_QM_TAIL_DATA_192_SHIFT  0
#define PMB_QM_TAIL_DATA_192_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_193 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_193       0x0B04
#define ABS_PMB_QM_PERIP_TAIL_193   0xA503FB04UL

#define PMB_QM_TAIL_DATA_193_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_193_WIDTH  24
#define PMB_QM_TAIL_DATA_193_SHIFT  0
#define PMB_QM_TAIL_DATA_193_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_194 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_194       0x0B08
#define ABS_PMB_QM_PERIP_TAIL_194   0xA503FB08UL

#define PMB_QM_TAIL_DATA_194_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_194_WIDTH  24
#define PMB_QM_TAIL_DATA_194_SHIFT  0
#define PMB_QM_TAIL_DATA_194_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_195 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_195       0x0B0C
#define ABS_PMB_QM_PERIP_TAIL_195   0xA503FB0CUL

#define PMB_QM_TAIL_DATA_195_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_195_WIDTH  24
#define PMB_QM_TAIL_DATA_195_SHIFT  0
#define PMB_QM_TAIL_DATA_195_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_196 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_196       0x0B10
#define ABS_PMB_QM_PERIP_TAIL_196   0xA503FB10UL

#define PMB_QM_TAIL_DATA_196_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_196_WIDTH  24
#define PMB_QM_TAIL_DATA_196_SHIFT  0
#define PMB_QM_TAIL_DATA_196_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_197 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_197       0x0B14
#define ABS_PMB_QM_PERIP_TAIL_197   0xA503FB14UL

#define PMB_QM_TAIL_DATA_197_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_197_WIDTH  24
#define PMB_QM_TAIL_DATA_197_SHIFT  0
#define PMB_QM_TAIL_DATA_197_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_198 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_198       0x0B18
#define ABS_PMB_QM_PERIP_TAIL_198   0xA503FB18UL

#define PMB_QM_TAIL_DATA_198_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_198_WIDTH  24
#define PMB_QM_TAIL_DATA_198_SHIFT  0
#define PMB_QM_TAIL_DATA_198_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_199 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_199       0x0B1C
#define ABS_PMB_QM_PERIP_TAIL_199   0xA503FB1CUL

#define PMB_QM_TAIL_DATA_199_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_199_WIDTH  24
#define PMB_QM_TAIL_DATA_199_SHIFT  0
#define PMB_QM_TAIL_DATA_199_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_200 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_200       0x0B20
#define ABS_PMB_QM_PERIP_TAIL_200   0xA503FB20UL

#define PMB_QM_TAIL_DATA_200_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_200_WIDTH  24
#define PMB_QM_TAIL_DATA_200_SHIFT  0
#define PMB_QM_TAIL_DATA_200_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_201 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_201       0x0B24
#define ABS_PMB_QM_PERIP_TAIL_201   0xA503FB24UL

#define PMB_QM_TAIL_DATA_201_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_201_WIDTH  24
#define PMB_QM_TAIL_DATA_201_SHIFT  0
#define PMB_QM_TAIL_DATA_201_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_202 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_202       0x0B28
#define ABS_PMB_QM_PERIP_TAIL_202   0xA503FB28UL

#define PMB_QM_TAIL_DATA_202_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_202_WIDTH  24
#define PMB_QM_TAIL_DATA_202_SHIFT  0
#define PMB_QM_TAIL_DATA_202_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_203 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_203       0x0B2C
#define ABS_PMB_QM_PERIP_TAIL_203   0xA503FB2CUL

#define PMB_QM_TAIL_DATA_203_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_203_WIDTH  24
#define PMB_QM_TAIL_DATA_203_SHIFT  0
#define PMB_QM_TAIL_DATA_203_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_204 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_204       0x0B30
#define ABS_PMB_QM_PERIP_TAIL_204   0xA503FB30UL

#define PMB_QM_TAIL_DATA_204_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_204_WIDTH  24
#define PMB_QM_TAIL_DATA_204_SHIFT  0
#define PMB_QM_TAIL_DATA_204_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_205 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_205       0x0B34
#define ABS_PMB_QM_PERIP_TAIL_205   0xA503FB34UL

#define PMB_QM_TAIL_DATA_205_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_205_WIDTH  24
#define PMB_QM_TAIL_DATA_205_SHIFT  0
#define PMB_QM_TAIL_DATA_205_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_206 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_206       0x0B38
#define ABS_PMB_QM_PERIP_TAIL_206   0xA503FB38UL

#define PMB_QM_TAIL_DATA_206_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_206_WIDTH  24
#define PMB_QM_TAIL_DATA_206_SHIFT  0
#define PMB_QM_TAIL_DATA_206_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_207 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_207       0x0B3C
#define ABS_PMB_QM_PERIP_TAIL_207   0xA503FB3CUL

#define PMB_QM_TAIL_DATA_207_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_207_WIDTH  24
#define PMB_QM_TAIL_DATA_207_SHIFT  0
#define PMB_QM_TAIL_DATA_207_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_208 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_208       0x0B40
#define ABS_PMB_QM_PERIP_TAIL_208   0xA503FB40UL

#define PMB_QM_TAIL_DATA_208_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_208_WIDTH  24
#define PMB_QM_TAIL_DATA_208_SHIFT  0
#define PMB_QM_TAIL_DATA_208_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_209 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_209       0x0B44
#define ABS_PMB_QM_PERIP_TAIL_209   0xA503FB44UL

#define PMB_QM_TAIL_DATA_209_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_209_WIDTH  24
#define PMB_QM_TAIL_DATA_209_SHIFT  0
#define PMB_QM_TAIL_DATA_209_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_210 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_210       0x0B48
#define ABS_PMB_QM_PERIP_TAIL_210   0xA503FB48UL

#define PMB_QM_TAIL_DATA_210_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_210_WIDTH  24
#define PMB_QM_TAIL_DATA_210_SHIFT  0
#define PMB_QM_TAIL_DATA_210_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_211 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_211       0x0B4C
#define ABS_PMB_QM_PERIP_TAIL_211   0xA503FB4CUL

#define PMB_QM_TAIL_DATA_211_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_211_WIDTH  24
#define PMB_QM_TAIL_DATA_211_SHIFT  0
#define PMB_QM_TAIL_DATA_211_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_212 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_212       0x0B50
#define ABS_PMB_QM_PERIP_TAIL_212   0xA503FB50UL

#define PMB_QM_TAIL_DATA_212_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_212_WIDTH  24
#define PMB_QM_TAIL_DATA_212_SHIFT  0
#define PMB_QM_TAIL_DATA_212_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_213 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_213       0x0B54
#define ABS_PMB_QM_PERIP_TAIL_213   0xA503FB54UL

#define PMB_QM_TAIL_DATA_213_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_213_WIDTH  24
#define PMB_QM_TAIL_DATA_213_SHIFT  0
#define PMB_QM_TAIL_DATA_213_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_214 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_214       0x0B58
#define ABS_PMB_QM_PERIP_TAIL_214   0xA503FB58UL

#define PMB_QM_TAIL_DATA_214_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_214_WIDTH  24
#define PMB_QM_TAIL_DATA_214_SHIFT  0
#define PMB_QM_TAIL_DATA_214_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_215 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_215       0x0B5C
#define ABS_PMB_QM_PERIP_TAIL_215   0xA503FB5CUL

#define PMB_QM_TAIL_DATA_215_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_215_WIDTH  24
#define PMB_QM_TAIL_DATA_215_SHIFT  0
#define PMB_QM_TAIL_DATA_215_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_216 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_216       0x0B60
#define ABS_PMB_QM_PERIP_TAIL_216   0xA503FB60UL

#define PMB_QM_TAIL_DATA_216_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_216_WIDTH  24
#define PMB_QM_TAIL_DATA_216_SHIFT  0
#define PMB_QM_TAIL_DATA_216_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_217 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_217       0x0B64
#define ABS_PMB_QM_PERIP_TAIL_217   0xA503FB64UL

#define PMB_QM_TAIL_DATA_217_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_217_WIDTH  24
#define PMB_QM_TAIL_DATA_217_SHIFT  0
#define PMB_QM_TAIL_DATA_217_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_218 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_218       0x0B68
#define ABS_PMB_QM_PERIP_TAIL_218   0xA503FB68UL

#define PMB_QM_TAIL_DATA_218_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_218_WIDTH  24
#define PMB_QM_TAIL_DATA_218_SHIFT  0
#define PMB_QM_TAIL_DATA_218_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_219 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_219       0x0B6C
#define ABS_PMB_QM_PERIP_TAIL_219   0xA503FB6CUL

#define PMB_QM_TAIL_DATA_219_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_219_WIDTH  24
#define PMB_QM_TAIL_DATA_219_SHIFT  0
#define PMB_QM_TAIL_DATA_219_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_220 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_220       0x0B70
#define ABS_PMB_QM_PERIP_TAIL_220   0xA503FB70UL

#define PMB_QM_TAIL_DATA_220_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_220_WIDTH  24
#define PMB_QM_TAIL_DATA_220_SHIFT  0
#define PMB_QM_TAIL_DATA_220_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_221 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_221       0x0B74
#define ABS_PMB_QM_PERIP_TAIL_221   0xA503FB74UL

#define PMB_QM_TAIL_DATA_221_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_221_WIDTH  24
#define PMB_QM_TAIL_DATA_221_SHIFT  0
#define PMB_QM_TAIL_DATA_221_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_222 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_222       0x0B78
#define ABS_PMB_QM_PERIP_TAIL_222   0xA503FB78UL

#define PMB_QM_TAIL_DATA_222_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_222_WIDTH  24
#define PMB_QM_TAIL_DATA_222_SHIFT  0
#define PMB_QM_TAIL_DATA_222_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_223 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_223       0x0B7C
#define ABS_PMB_QM_PERIP_TAIL_223   0xA503FB7CUL

#define PMB_QM_TAIL_DATA_223_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_223_WIDTH  24
#define PMB_QM_TAIL_DATA_223_SHIFT  0
#define PMB_QM_TAIL_DATA_223_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_224 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_224       0x0B80
#define ABS_PMB_QM_PERIP_TAIL_224   0xA503FB80UL

#define PMB_QM_TAIL_DATA_224_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_224_WIDTH  24
#define PMB_QM_TAIL_DATA_224_SHIFT  0
#define PMB_QM_TAIL_DATA_224_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_225 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_225       0x0B84
#define ABS_PMB_QM_PERIP_TAIL_225   0xA503FB84UL

#define PMB_QM_TAIL_DATA_225_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_225_WIDTH  24
#define PMB_QM_TAIL_DATA_225_SHIFT  0
#define PMB_QM_TAIL_DATA_225_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_226 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_226       0x0B88
#define ABS_PMB_QM_PERIP_TAIL_226   0xA503FB88UL

#define PMB_QM_TAIL_DATA_226_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_226_WIDTH  24
#define PMB_QM_TAIL_DATA_226_SHIFT  0
#define PMB_QM_TAIL_DATA_226_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_227 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_227       0x0B8C
#define ABS_PMB_QM_PERIP_TAIL_227   0xA503FB8CUL

#define PMB_QM_TAIL_DATA_227_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_227_WIDTH  24
#define PMB_QM_TAIL_DATA_227_SHIFT  0
#define PMB_QM_TAIL_DATA_227_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_228 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_228       0x0B90
#define ABS_PMB_QM_PERIP_TAIL_228   0xA503FB90UL

#define PMB_QM_TAIL_DATA_228_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_228_WIDTH  24
#define PMB_QM_TAIL_DATA_228_SHIFT  0
#define PMB_QM_TAIL_DATA_228_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_229 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_229       0x0B94
#define ABS_PMB_QM_PERIP_TAIL_229   0xA503FB94UL

#define PMB_QM_TAIL_DATA_229_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_229_WIDTH  24
#define PMB_QM_TAIL_DATA_229_SHIFT  0
#define PMB_QM_TAIL_DATA_229_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_230 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_230       0x0B98
#define ABS_PMB_QM_PERIP_TAIL_230   0xA503FB98UL

#define PMB_QM_TAIL_DATA_230_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_230_WIDTH  24
#define PMB_QM_TAIL_DATA_230_SHIFT  0
#define PMB_QM_TAIL_DATA_230_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_231 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_231       0x0B9C
#define ABS_PMB_QM_PERIP_TAIL_231   0xA503FB9CUL

#define PMB_QM_TAIL_DATA_231_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_231_WIDTH  24
#define PMB_QM_TAIL_DATA_231_SHIFT  0
#define PMB_QM_TAIL_DATA_231_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_232 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_232       0x0BA0
#define ABS_PMB_QM_PERIP_TAIL_232   0xA503FBA0UL

#define PMB_QM_TAIL_DATA_232_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_232_WIDTH  24
#define PMB_QM_TAIL_DATA_232_SHIFT  0
#define PMB_QM_TAIL_DATA_232_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_233 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_233       0x0BA4
#define ABS_PMB_QM_PERIP_TAIL_233   0xA503FBA4UL

#define PMB_QM_TAIL_DATA_233_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_233_WIDTH  24
#define PMB_QM_TAIL_DATA_233_SHIFT  0
#define PMB_QM_TAIL_DATA_233_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_234 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_234       0x0BA8
#define ABS_PMB_QM_PERIP_TAIL_234   0xA503FBA8UL

#define PMB_QM_TAIL_DATA_234_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_234_WIDTH  24
#define PMB_QM_TAIL_DATA_234_SHIFT  0
#define PMB_QM_TAIL_DATA_234_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_235 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_235       0x0BAC
#define ABS_PMB_QM_PERIP_TAIL_235   0xA503FBACUL

#define PMB_QM_TAIL_DATA_235_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_235_WIDTH  24
#define PMB_QM_TAIL_DATA_235_SHIFT  0
#define PMB_QM_TAIL_DATA_235_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_236 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_236       0x0BB0
#define ABS_PMB_QM_PERIP_TAIL_236   0xA503FBB0UL

#define PMB_QM_TAIL_DATA_236_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_236_WIDTH  24
#define PMB_QM_TAIL_DATA_236_SHIFT  0
#define PMB_QM_TAIL_DATA_236_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_237 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_237       0x0BB4
#define ABS_PMB_QM_PERIP_TAIL_237   0xA503FBB4UL

#define PMB_QM_TAIL_DATA_237_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_237_WIDTH  24
#define PMB_QM_TAIL_DATA_237_SHIFT  0
#define PMB_QM_TAIL_DATA_237_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_238 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_238       0x0BB8
#define ABS_PMB_QM_PERIP_TAIL_238   0xA503FBB8UL

#define PMB_QM_TAIL_DATA_238_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_238_WIDTH  24
#define PMB_QM_TAIL_DATA_238_SHIFT  0
#define PMB_QM_TAIL_DATA_238_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_239 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_239       0x0BBC
#define ABS_PMB_QM_PERIP_TAIL_239   0xA503FBBCUL

#define PMB_QM_TAIL_DATA_239_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_239_WIDTH  24
#define PMB_QM_TAIL_DATA_239_SHIFT  0
#define PMB_QM_TAIL_DATA_239_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_240 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_240       0x0BC0
#define ABS_PMB_QM_PERIP_TAIL_240   0xA503FBC0UL

#define PMB_QM_TAIL_DATA_240_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_240_WIDTH  24
#define PMB_QM_TAIL_DATA_240_SHIFT  0
#define PMB_QM_TAIL_DATA_240_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_241 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_241       0x0BC4
#define ABS_PMB_QM_PERIP_TAIL_241   0xA503FBC4UL

#define PMB_QM_TAIL_DATA_241_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_241_WIDTH  24
#define PMB_QM_TAIL_DATA_241_SHIFT  0
#define PMB_QM_TAIL_DATA_241_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_242 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_242       0x0BC8
#define ABS_PMB_QM_PERIP_TAIL_242   0xA503FBC8UL

#define PMB_QM_TAIL_DATA_242_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_242_WIDTH  24
#define PMB_QM_TAIL_DATA_242_SHIFT  0
#define PMB_QM_TAIL_DATA_242_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_243 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_243       0x0BCC
#define ABS_PMB_QM_PERIP_TAIL_243   0xA503FBCCUL

#define PMB_QM_TAIL_DATA_243_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_243_WIDTH  24
#define PMB_QM_TAIL_DATA_243_SHIFT  0
#define PMB_QM_TAIL_DATA_243_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_244 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_244       0x0BD0
#define ABS_PMB_QM_PERIP_TAIL_244   0xA503FBD0UL

#define PMB_QM_TAIL_DATA_244_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_244_WIDTH  24
#define PMB_QM_TAIL_DATA_244_SHIFT  0
#define PMB_QM_TAIL_DATA_244_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_245 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_245       0x0BD4
#define ABS_PMB_QM_PERIP_TAIL_245   0xA503FBD4UL

#define PMB_QM_TAIL_DATA_245_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_245_WIDTH  24
#define PMB_QM_TAIL_DATA_245_SHIFT  0
#define PMB_QM_TAIL_DATA_245_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_246 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_246       0x0BD8
#define ABS_PMB_QM_PERIP_TAIL_246   0xA503FBD8UL

#define PMB_QM_TAIL_DATA_246_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_246_WIDTH  24
#define PMB_QM_TAIL_DATA_246_SHIFT  0
#define PMB_QM_TAIL_DATA_246_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_247 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_247       0x0BDC
#define ABS_PMB_QM_PERIP_TAIL_247   0xA503FBDCUL

#define PMB_QM_TAIL_DATA_247_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_247_WIDTH  24
#define PMB_QM_TAIL_DATA_247_SHIFT  0
#define PMB_QM_TAIL_DATA_247_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_248 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_248       0x0BE0
#define ABS_PMB_QM_PERIP_TAIL_248   0xA503FBE0UL

#define PMB_QM_TAIL_DATA_248_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_248_WIDTH  24
#define PMB_QM_TAIL_DATA_248_SHIFT  0
#define PMB_QM_TAIL_DATA_248_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_249 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_249       0x0BE4
#define ABS_PMB_QM_PERIP_TAIL_249   0xA503FBE4UL

#define PMB_QM_TAIL_DATA_249_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_249_WIDTH  24
#define PMB_QM_TAIL_DATA_249_SHIFT  0
#define PMB_QM_TAIL_DATA_249_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_250 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_250       0x0BE8
#define ABS_PMB_QM_PERIP_TAIL_250   0xA503FBE8UL

#define PMB_QM_TAIL_DATA_250_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_250_WIDTH  24
#define PMB_QM_TAIL_DATA_250_SHIFT  0
#define PMB_QM_TAIL_DATA_250_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_251 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_251       0x0BEC
#define ABS_PMB_QM_PERIP_TAIL_251   0xA503FBECUL

#define PMB_QM_TAIL_DATA_251_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_251_WIDTH  24
#define PMB_QM_TAIL_DATA_251_SHIFT  0
#define PMB_QM_TAIL_DATA_251_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_252 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_252       0x0BF0
#define ABS_PMB_QM_PERIP_TAIL_252   0xA503FBF0UL

#define PMB_QM_TAIL_DATA_252_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_252_WIDTH  24
#define PMB_QM_TAIL_DATA_252_SHIFT  0
#define PMB_QM_TAIL_DATA_252_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_253 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_253       0x0BF4
#define ABS_PMB_QM_PERIP_TAIL_253   0xA503FBF4UL

#define PMB_QM_TAIL_DATA_253_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_253_WIDTH  24
#define PMB_QM_TAIL_DATA_253_SHIFT  0
#define PMB_QM_TAIL_DATA_253_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_254 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_254       0x0BF8
#define ABS_PMB_QM_PERIP_TAIL_254   0xA503FBF8UL

#define PMB_QM_TAIL_DATA_254_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_254_WIDTH  24
#define PMB_QM_TAIL_DATA_254_SHIFT  0
#define PMB_QM_TAIL_DATA_254_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_255 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_255       0x0BFC
#define ABS_PMB_QM_PERIP_TAIL_255   0xA503FBFCUL

#define PMB_QM_TAIL_DATA_255_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_255_WIDTH  24
#define PMB_QM_TAIL_DATA_255_SHIFT  0
#define PMB_QM_TAIL_DATA_255_SIGNED 0

/*--------------------------------------------------------------------*/

#endif /* UCCP530_77_REGISTERS_H */

/*--------------------------------------------------------------------*/
/* @endcond */
