/*
created on 28/06/2021
Zyy Zhou(22670661)
This module is for the ELEC5552 design2 fir filter design
to enable the LCD screen
*/

module lcd_dis(
	input                     lcd_clk, //clk signal for the lcd
	input                     rst_n,
	input         [15:0]      pixel_data,
	
	output         [10:0]      pixel_x,  //position of pixel on x axis
	output         [10:0]      pixel_y,  //position of pixel on y axis
	output   reg   [10:0]      h_res, //screen's resolution on x axis
	output   reg   [10:0]      y_res, //screen's resolution on y axis
	
	//connect to RGB LCD input
	output                     lcd_de, //data enabled
	output                     lcd_hs, //next_raw
	output                     lcd_vs, //next frame
	output   reg               lcd_bl, //light or not
	output                     lcd_clk, //clk signal for the lcd
	output         [15:0]      lcd_rgb, //RGB data, indicate the color for each pixel
	output                     lcd_rst, 
);

//parameter define
/*
the screen used in this project is ALIENTEK LCD 4.3 resolution 480*272
there will be delays before and after the transmission of every raw and frame. Also, the
signal endicating next raw and frame will take time as well.
different screens have different such delays. below shows the parameters for the screen used.
*/
//transmission for a raw
parameter H_SYNC = 11'd41;  //raw syn
parameter H_BACK = 11'd2;   //after raw syn
parameter H_DISP = 11'd480; //data time
parameter H_FRONT = 11'd2;  //data end signal
parameter H_TOTAL = 11'd525;//after data end signal
//transmission for a frame
parameter V_SYNC = 11'd10;  //frame syn
parameter V_BACK = 11'd2;   //after raw syn
parameter V_DISP = 11'd272; //data time
parameter V_

//reg define


//wire define


//*******************************************************************
//               main  code
//*******************************************************************
