// Seed: 2845377052
module module_0 (
    output wand id_0,
    input uwire id_1,
    output wor id_2,
    input supply0 id_3,
    output tri1 id_4,
    output supply1 id_5,
    output tri id_6,
    input wand id_7,
    output wor id_8
);
  assign {1'b0, 1} = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output uwire id_2,
    input uwire id_3
    , id_12,
    input tri0 id_4,
    output wor id_5,
    input wand id_6,
    input wor id_7,
    output tri1 id_8,
    input wire id_9,
    output tri id_10
);
  assign id_0 = "" == id_1;
  module_0(
      id_10, id_4, id_8, id_1, id_0, id_5, id_5, id_7, id_5
  );
endmodule
