--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91995 paths analyzed, 3686 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (1.653 - 1.631)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A6      net (fanout=11)       2.284   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS_sEN1
    SLICE_X90Y67.CE      net (fanout=8)        1.621   ftop/ctop/inf/cp/timeServ_refPerPPS_sEN
    SLICE_X90Y67.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<27>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_24
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (0.723ns logic, 3.905ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (1.653 - 1.631)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A6      net (fanout=11)       2.284   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS_sEN1
    SLICE_X90Y67.CE      net (fanout=8)        1.621   ftop/ctop/inf/cp/timeServ_refPerPPS_sEN
    SLICE_X90Y67.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<27>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_26
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (0.723ns logic, 3.905ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (1.653 - 1.631)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A6      net (fanout=11)       2.284   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS_sEN1
    SLICE_X90Y67.CE      net (fanout=8)        1.621   ftop/ctop/inf/cp/timeServ_refPerPPS_sEN
    SLICE_X90Y67.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<27>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_27
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (0.723ns logic, 3.905ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (1.653 - 1.631)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A6      net (fanout=11)       2.284   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS_sEN1
    SLICE_X90Y67.CE      net (fanout=8)        1.621   ftop/ctop/inf/cp/timeServ_refPerPPS_sEN
    SLICE_X90Y67.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<27>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_25
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (0.723ns logic, 3.905ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (1.653 - 1.631)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A6      net (fanout=11)       2.284   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS_sEN1
    SLICE_X90Y66.CE      net (fanout=8)        1.503   ftop/ctop/inf/cp/timeServ_refPerPPS_sEN
    SLICE_X90Y66.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<23>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_20
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (0.723ns logic, 3.787ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.441ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.996 - 1.043)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_fracInc_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X115Y72.A1     net (fanout=4)        0.997   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X115Y72.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X105Y69.D6     net (fanout=4)        0.694   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X105Y69.D      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X108Y78.CE     net (fanout=13)       1.360   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X108Y78.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_49
    -------------------------------------------------  ---------------------------
    Total                                      4.441ns (1.390ns logic, 3.051ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (1.653 - 1.631)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A6      net (fanout=11)       2.284   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS_sEN1
    SLICE_X90Y66.CE      net (fanout=8)        1.503   ftop/ctop/inf/cp/timeServ_refPerPPS_sEN
    SLICE_X90Y66.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<23>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_21
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (0.723ns logic, 3.787ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (1.653 - 1.631)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A6      net (fanout=11)       2.284   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS_sEN1
    SLICE_X90Y66.CE      net (fanout=8)        1.503   ftop/ctop/inf/cp/timeServ_refPerPPS_sEN
    SLICE_X90Y66.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<23>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_22
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (0.723ns logic, 3.787ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (1.653 - 1.631)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A6      net (fanout=11)       2.284   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X81Y46.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS_sEN1
    SLICE_X90Y66.CE      net (fanout=8)        1.503   ftop/ctop/inf/cp/timeServ_refPerPPS_sEN
    SLICE_X90Y66.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn<23>
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sDataSyncIn_23
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (0.723ns logic, 3.787ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.441ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.996 - 1.043)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_fracInc_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X115Y72.A1     net (fanout=4)        0.997   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X115Y72.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X105Y69.D6     net (fanout=4)        0.694   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X105Y69.D      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X108Y78.CE     net (fanout=13)       1.360   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X108Y78.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_48
    -------------------------------------------------  ---------------------------
    Total                                      4.441ns (1.390ns logic, 3.051ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.413ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.996 - 1.043)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_fracInc_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X115Y72.A1     net (fanout=4)        0.997   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X115Y72.COUT   Topcya                0.381   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lutdi
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X105Y69.D6     net (fanout=4)        0.694   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X105Y69.D      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X108Y78.CE     net (fanout=13)       1.360   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X108Y78.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_49
    -------------------------------------------------  ---------------------------
    Total                                      4.413ns (1.362ns logic, 3.051ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.413ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.996 - 1.043)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_fracInc_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X115Y72.A1     net (fanout=4)        0.997   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X115Y72.COUT   Topcya                0.381   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lutdi
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X105Y69.D6     net (fanout=4)        0.694   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X105Y69.D      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X108Y78.CE     net (fanout=13)       1.360   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X108Y78.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_48
    -------------------------------------------------  ---------------------------
    Total                                      4.413ns (1.362ns logic, 3.051ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (1.014 - 1.043)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_refFreeSpan_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X115Y72.A1     net (fanout=4)        0.997   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X115Y72.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X104Y68.A5     net (fanout=4)        0.895   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X104Y68.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<31>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X94Y63.CE      net (fanout=36)       1.052   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X94Y63.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_6
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (1.424ns logic, 2.944ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (1.014 - 1.043)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_refFreeSpan_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X115Y72.A1     net (fanout=4)        0.997   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X115Y72.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X104Y68.A5     net (fanout=4)        0.895   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X104Y68.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<31>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X94Y63.CE      net (fanout=36)       1.052   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X94Y63.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_4
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (1.424ns logic, 2.944ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (1.014 - 1.043)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_refFreeSpan_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X115Y72.A1     net (fanout=4)        0.997   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X115Y72.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X104Y68.A5     net (fanout=4)        0.895   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X104Y68.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<31>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X94Y63.CE      net (fanout=36)       1.052   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X94Y63.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_7
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (1.424ns logic, 2.944ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (1.014 - 1.043)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_refFreeSpan_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X115Y72.A1     net (fanout=4)        0.997   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X115Y72.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X104Y68.A5     net (fanout=4)        0.895   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X104Y68.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<31>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X94Y63.CE      net (fanout=36)       1.052   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X94Y63.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_5
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (1.424ns logic, 2.944ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 1)
  Clock Path Skew:      -0.131ns (1.509 - 1.640)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_fracInc_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y49.DQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X105Y69.D3     net (fanout=9)        2.205   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X105Y69.D      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X108Y78.CE     net (fanout=13)       1.360   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X108Y78.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_49
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (0.689ns logic, 3.565ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 1)
  Clock Path Skew:      -0.131ns (1.509 - 1.640)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_fracInc_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y49.DQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X105Y69.D3     net (fanout=9)        2.205   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X105Y69.D      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X108Y78.CE     net (fanout=13)       1.360   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X108Y78.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_48
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (0.689ns logic, 3.565ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.343ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (1.012 - 1.043)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_refFreeSamp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X115Y72.A1     net (fanout=4)        0.997   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X115Y72.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X104Y68.A5     net (fanout=4)        0.895   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X104Y68.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<31>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X97Y63.CE      net (fanout=36)       1.027   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X97Y63.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_6
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.424ns logic, 2.919ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.343ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (1.012 - 1.043)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_refFreeSamp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X115Y72.A1     net (fanout=4)        0.997   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X115Y72.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X115Y73.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X104Y68.A5     net (fanout=4)        0.895   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X104Y68.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_lastSecond<31>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X97Y63.CE      net (fanout=36)       1.027   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X97Y63.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSamp<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_7
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.424ns logic, 2.919ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refPerCount_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsDrive (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refPerCount_23 to ftop/ctop/inf/cp/timeServ_ppsDrive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y74.DQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refPerCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refPerCount_23
    SLICE_X85Y74.C6      net (fanout=2)        0.043   ftop/ctop/inf/cp/timeServ_refPerCount<23>
    SLICE_X85Y74.CLK     Tah         (-Th)     0.056   ftop/ctop/inf/cp/timeServ_ppsDrive
                                                       ftop/ctop/inf/cp/timeServ_ppsDrive_D_IN34
                                                       ftop/ctop/inf/cp/timeServ_ppsDrive
    -------------------------------------------------  ---------------------------
    Total                                      0.102ns (0.059ns logic, 0.043ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.534 - 0.498)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_0 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y37.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_0
    SLICE_X81Y38.AX      net (fanout=2)        0.104   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<0>
    SLICE_X81Y38.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.534 - 0.498)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_2 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y37.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_2
    SLICE_X81Y38.CX      net (fanout=2)        0.105   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<2>
    SLICE_X81Y38.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_2
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.505 - 0.470)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_14 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y60.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_14
    SLICE_X86Y60.CX      net (fanout=3)        0.106   ftop/ctop/inf/cp/timeServ_refSecCount<14>
    SLICE_X86Y60.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<47>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_46
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.022ns logic, 0.106ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_12 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.505 - 0.470)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_12 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y60.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_12
    SLICE_X86Y60.AX      net (fanout=3)        0.106   ftop/ctop/inf/cp/timeServ_refSecCount<12>
    SLICE_X86Y60.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<47>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_44
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.022ns logic, 0.106ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_20 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.510 - 0.473)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_20 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y62.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_20
    SLICE_X87Y63.AX      net (fanout=3)        0.108   ftop/ctop/inf/cp/timeServ_refSecCount<20>
    SLICE_X87Y63.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<55>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_52
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.022ns logic, 0.108ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_24 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.511 - 0.475)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_24 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y63.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_24
    SLICE_X87Y64.AX      net (fanout=3)        0.108   ftop/ctop/inf/cp/timeServ_refSecCount<24>
    SLICE_X87Y64.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<59>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_56
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.022ns logic, 0.108ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_22 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.510 - 0.473)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_22 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y62.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_22
    SLICE_X87Y63.CX      net (fanout=3)        0.110   ftop/ctop/inf/cp/timeServ_refSecCount<22>
    SLICE_X87Y63.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<55>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_54
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_19 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_51 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.508 - 0.472)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_19 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y61.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<19>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_19
    SLICE_X86Y62.DX      net (fanout=3)        0.109   ftop/ctop/inf/cp/timeServ_refSecCount<19>
    SLICE_X86Y62.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<51>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_51
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_26 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.511 - 0.475)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_26 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y63.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_26
    SLICE_X87Y64.CX      net (fanout=3)        0.110   ftop/ctop/inf/cp/timeServ_refSecCount<26>
    SLICE_X87Y64.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<59>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_58
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_31 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_31 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y64.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_31
    SLICE_X88Y65.DX      net (fanout=3)        0.102   ftop/ctop/inf/cp/timeServ_refSecCount<31>
    SLICE_X88Y65.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<63>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_63
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.009ns logic, 0.102ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_28 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_28 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y64.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_28
    SLICE_X88Y65.AX      net (fanout=3)        0.102   ftop/ctop/inf/cp/timeServ_refSecCount<28>
    SLICE_X88Y65.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<63>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_60
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.009ns logic, 0.102ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_29 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_29 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y64.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_29
    SLICE_X88Y65.BX      net (fanout=3)        0.103   ftop/ctop/inf/cp/timeServ_refSecCount<29>
    SLICE_X88Y65.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<63>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_61
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.009ns logic, 0.103ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_30 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_30 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y64.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_30
    SLICE_X88Y65.CX      net (fanout=3)        0.105   ftop/ctop/inf/cp/timeServ_refSecCount<30>
    SLICE_X88Y65.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<63>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_62
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.009ns logic, 0.105ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y55.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    SLICE_X77Y55.C5      net (fanout=2)        0.067   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
    SLICE_X77Y55.CLK     Tah         (-Th)     0.056   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[2]_xor_20_OUT_1_xo<0>1
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.042ns logic, 0.067ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_1 to ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y54.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_1
    SLICE_X70Y54.BX      net (fanout=1)        0.098   ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<1>
    SLICE_X70Y54.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_0 to ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y54.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_0
    SLICE_X70Y54.AX      net (fanout=1)        0.099   ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<0>
    SLICE_X70Y54.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.022ns logic, 0.099ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/itc1/now/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/itc1/now/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/itc1/now/sync/sToggleReg to ftop/ctop/inf/itc1/now/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y64.AQ     Tcko                  0.098   ftop/ctop/inf/itc1/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc1/now/sync/sToggleReg
    SLICE_X127Y64.A5     net (fanout=3)        0.071   ftop/ctop/inf/itc1/now/sync/sToggleReg
    SLICE_X127Y64.CLK    Tah         (-Th)     0.055   ftop/ctop/inf/itc1/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc1/now/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/itc1/now/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsOK (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsOK (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsOK to ftop/ctop/inf/cp/timeServ_ppsOK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y68.AQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsOK
                                                       ftop/ctop/inf/cp/timeServ_ppsOK
    SLICE_X105Y68.A5     net (fanout=8)        0.071   ftop/ctop/inf/cp/timeServ_ppsOK
    SLICE_X105Y68.CLK    Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_ppsOK
                                                       ftop/ctop/inf/cp/timeServ_ppsOK_D_IN1
                                                       ftop/ctop/inf/cp/timeServ_ppsOK
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y55.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    SLICE_X76Y55.CX      net (fanout=2)        0.103   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
    SLICE_X76Y55.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.022ns logic, 0.103ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk_O_BUFG/I0
  Logical resource: ftop/sys0_clk_O_BUFG/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ftop/sys0_clk_O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg1/SR
  Location pin: SLICE_X66Y39.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Location pin: SLICE_X66Y39.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState/SR
  Location pin: SLICE_X66Y40.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dLastState/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dLastState/SR
  Location pin: SLICE_X66Y45.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg1/SR
  Location pin: SLICE_X67Y44.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Location pin: SLICE_X67Y44.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode_dD_OUT<1>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/dD_OUT_0/SR
  Location pin: SLICE_X69Y50.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode_dD_OUT<1>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/dD_OUT_1/SR
  Location pin: SLICE_X69Y50.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10837549 paths analyzed, 136406 endpoints analyzed, 66 failing endpoints
 66 timing errors detected. (65 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   8.426ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_64 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.324ns (Levels of Logic = 8)
  Clock Path Skew:      -0.033ns (1.065 - 1.098)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_busy to ftop/ctop/inf/cp/cpReq_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y69.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_busy
                                                       ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D5      net (fanout=31)       0.348   ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o1
    SLICE_X67Y73.D1      net (fanout=2)        1.062   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
    SLICE_X67Y73.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_64
    -------------------------------------------------  ---------------------------
    Total                                      8.324ns (1.539ns logic, 6.785ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.324ns (Levels of Logic = 8)
  Clock Path Skew:      -0.033ns (1.065 - 1.098)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_busy to ftop/ctop/inf/cp/cpReq_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y69.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_busy
                                                       ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D5      net (fanout=31)       0.348   ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o1
    SLICE_X67Y73.D1      net (fanout=2)        1.062   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
    SLICE_X67Y73.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_22
    -------------------------------------------------  ---------------------------
    Total                                      8.324ns (1.539ns logic, 6.785ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.324ns (Levels of Logic = 8)
  Clock Path Skew:      -0.033ns (1.065 - 1.098)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_busy to ftop/ctop/inf/cp/cpReq_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y69.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_busy
                                                       ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D5      net (fanout=31)       0.348   ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o1
    SLICE_X67Y73.D1      net (fanout=2)        1.062   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
    SLICE_X67Y73.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_37
    -------------------------------------------------  ---------------------------
    Total                                      8.324ns (1.539ns logic, 6.785ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.324ns (Levels of Logic = 8)
  Clock Path Skew:      -0.033ns (1.065 - 1.098)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_busy to ftop/ctop/inf/cp/cpReq_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y69.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_busy
                                                       ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D5      net (fanout=31)       0.348   ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o1
    SLICE_X67Y73.D1      net (fanout=2)        1.062   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
    SLICE_X67Y73.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_36
    -------------------------------------------------  ---------------------------
    Total                                      8.324ns (1.539ns logic, 6.785ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_25 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.249ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (1.065 - 1.128)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_25 to ftop/ctop/inf/cp/cpReq_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y73.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_25
    SLICE_X66Y72.C1      net (fanout=51)       0.809   ftop/ctop/inf/cp/cpReq<25>
    SLICE_X66Y72.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573921
    SLICE_X67Y73.B3      net (fanout=122)      0.545   ftop/ctop/inf/cp/_theResult_____1__h75739<1>
    SLICE_X67Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_36
    -------------------------------------------------  ---------------------------
    Total                                      8.249ns (1.520ns logic, 6.729ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_25 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_64 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.249ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (1.065 - 1.128)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_25 to ftop/ctop/inf/cp/cpReq_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y73.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_25
    SLICE_X66Y72.C1      net (fanout=51)       0.809   ftop/ctop/inf/cp/cpReq<25>
    SLICE_X66Y72.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573921
    SLICE_X67Y73.B3      net (fanout=122)      0.545   ftop/ctop/inf/cp/_theResult_____1__h75739<1>
    SLICE_X67Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_64
    -------------------------------------------------  ---------------------------
    Total                                      8.249ns (1.520ns logic, 6.729ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_25 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.249ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (1.065 - 1.128)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_25 to ftop/ctop/inf/cp/cpReq_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y73.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_25
    SLICE_X66Y72.C1      net (fanout=51)       0.809   ftop/ctop/inf/cp/cpReq<25>
    SLICE_X66Y72.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573921
    SLICE_X67Y73.B3      net (fanout=122)      0.545   ftop/ctop/inf/cp/_theResult_____1__h75739<1>
    SLICE_X67Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_37
    -------------------------------------------------  ---------------------------
    Total                                      8.249ns (1.520ns logic, 6.729ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_25 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.249ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (1.065 - 1.128)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_25 to ftop/ctop/inf/cp/cpReq_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y73.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<26>
                                                       ftop/ctop/inf/cp/cpReq_25
    SLICE_X66Y72.C1      net (fanout=51)       0.809   ftop/ctop/inf/cp/cpReq<25>
    SLICE_X66Y72.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573921
    SLICE_X67Y73.B3      net (fanout=122)      0.545   ftop/ctop/inf/cp/_theResult_____1__h75739<1>
    SLICE_X67Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_22
    -------------------------------------------------  ---------------------------
    Total                                      8.249ns (1.520ns logic, 6.729ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.229ns (Levels of Logic = 9)
  Clock Path Skew:      -0.065ns (1.065 - 1.130)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpReq_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y74.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<23>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X69Y75.B2      net (fanout=142)      0.636   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X69Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h75723_xor<3>11
    SLICE_X67Y74.D6      net (fanout=150)      0.381   ftop/ctop/inf/cp/wn__h75723<3>
    SLICE_X67Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_wReset_n
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X67Y73.BX      net (fanout=31)       0.402   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X67Y73.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_37
    -------------------------------------------------  ---------------------------
    Total                                      8.229ns (1.435ns logic, 6.794ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_64 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.229ns (Levels of Logic = 9)
  Clock Path Skew:      -0.065ns (1.065 - 1.130)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpReq_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y74.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<23>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X69Y75.B2      net (fanout=142)      0.636   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X69Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h75723_xor<3>11
    SLICE_X67Y74.D6      net (fanout=150)      0.381   ftop/ctop/inf/cp/wn__h75723<3>
    SLICE_X67Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_wReset_n
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X67Y73.BX      net (fanout=31)       0.402   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X67Y73.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_64
    -------------------------------------------------  ---------------------------
    Total                                      8.229ns (1.435ns logic, 6.794ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.229ns (Levels of Logic = 9)
  Clock Path Skew:      -0.065ns (1.065 - 1.130)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpReq_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y74.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<23>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X69Y75.B2      net (fanout=142)      0.636   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X69Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h75723_xor<3>11
    SLICE_X67Y74.D6      net (fanout=150)      0.381   ftop/ctop/inf/cp/wn__h75723<3>
    SLICE_X67Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_wReset_n
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X67Y73.BX      net (fanout=31)       0.402   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X67Y73.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_36
    -------------------------------------------------  ---------------------------
    Total                                      8.229ns (1.435ns logic, 6.794ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_23 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.229ns (Levels of Logic = 9)
  Clock Path Skew:      -0.065ns (1.065 - 1.130)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_23 to ftop/ctop/inf/cp/cpReq_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y74.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<23>
                                                       ftop/ctop/inf/cp/cpReq_23
    SLICE_X69Y75.B2      net (fanout=142)      0.636   ftop/ctop/inf/cp/cpReq<23>
    SLICE_X69Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_wReset_n
                                                       ftop/ctop/inf/cp/Msub_wn__h75723_xor<3>11
    SLICE_X67Y74.D6      net (fanout=150)      0.381   ftop/ctop/inf/cp/wn__h75723<3>
    SLICE_X67Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_wReset_n
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7573941
    SLICE_X67Y73.BX      net (fanout=31)       0.402   ftop/ctop/inf/cp/_theResult_____1__h75739<3>
    SLICE_X67Y73.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_22
    -------------------------------------------------  ---------------------------
    Total                                      8.229ns (1.435ns logic, 6.794ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_64 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.255ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (1.065 - 1.099)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_respF/empty_reg to ftop/ctop/inf/cp/cpReq_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y71.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_3_respF/empty_reg
    SLICE_X61Y70.D6      net (fanout=32)       0.279   ftop/ctop/inf/cp/wci_3_respF_EMPTY_N
    SLICE_X61Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o1
    SLICE_X67Y73.D1      net (fanout=2)        1.062   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
    SLICE_X67Y73.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_64
    -------------------------------------------------  ---------------------------
    Total                                      8.255ns (1.539ns logic, 6.716ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.255ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (1.065 - 1.099)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_respF/empty_reg to ftop/ctop/inf/cp/cpReq_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y71.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_3_respF/empty_reg
    SLICE_X61Y70.D6      net (fanout=32)       0.279   ftop/ctop/inf/cp/wci_3_respF_EMPTY_N
    SLICE_X61Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o1
    SLICE_X67Y73.D1      net (fanout=2)        1.062   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
    SLICE_X67Y73.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_22
    -------------------------------------------------  ---------------------------
    Total                                      8.255ns (1.539ns logic, 6.716ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.255ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (1.065 - 1.099)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_respF/empty_reg to ftop/ctop/inf/cp/cpReq_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y71.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_3_respF/empty_reg
    SLICE_X61Y70.D6      net (fanout=32)       0.279   ftop/ctop/inf/cp/wci_3_respF_EMPTY_N
    SLICE_X61Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o1
    SLICE_X67Y73.D1      net (fanout=2)        1.062   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
    SLICE_X67Y73.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_37
    -------------------------------------------------  ---------------------------
    Total                                      8.255ns (1.539ns logic, 6.716ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.255ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (1.065 - 1.099)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_respF/empty_reg to ftop/ctop/inf/cp/cpReq_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y71.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_3_respF/empty_reg
    SLICE_X61Y70.D6      net (fanout=32)       0.279   ftop/ctop/inf/cp/wci_3_respF_EMPTY_N
    SLICE_X61Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o1
    SLICE_X67Y73.D1      net (fanout=2)        1.062   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
    SLICE_X67Y73.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y77.D6      net (fanout=16)       0.881   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y77.D       Tilo                  0.068   ftop/ctop/app/appW2/wmi_respF/data1_reg<87>
                                                       ftop/ctop/inf/cp/_n13590<34>21
    SLICE_X51Y78.B6      net (fanout=77)       0.570   ftop/ctop/inf/cp/_n13590<34>2
    SLICE_X51Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_D_OUT<20>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T1
    SLICE_X63Y79.D2      net (fanout=20)       1.002   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_36
    -------------------------------------------------  ---------------------------
    Total                                      8.255ns (1.539ns logic, 6.716ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.253ns (Levels of Logic = 8)
  Clock Path Skew:      -0.033ns (1.065 - 1.098)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_busy to ftop/ctop/inf/cp/cpReq_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y69.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_busy
                                                       ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D5      net (fanout=31)       0.348   ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o1
    SLICE_X67Y73.D1      net (fanout=2)        1.062   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
    SLICE_X67Y73.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y85.D6      net (fanout=16)       1.175   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y85.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_n13590<34>2_REPLICA_178
    SLICE_X58Y89.A6      net (fanout=3)        0.503   ftop/ctop/inf/cp/_n13590<34>2_REPLICA_178
    SLICE_X58Y89.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_T1
    SLICE_X63Y79.D6      net (fanout=22)       0.704   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_36
    -------------------------------------------------  ---------------------------
    Total                                      8.253ns (1.539ns logic, 6.714ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_64 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.253ns (Levels of Logic = 8)
  Clock Path Skew:      -0.033ns (1.065 - 1.098)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_busy to ftop/ctop/inf/cp/cpReq_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y69.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_busy
                                                       ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D5      net (fanout=31)       0.348   ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o1
    SLICE_X67Y73.D1      net (fanout=2)        1.062   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
    SLICE_X67Y73.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y85.D6      net (fanout=16)       1.175   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y85.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_n13590<34>2_REPLICA_178
    SLICE_X58Y89.A6      net (fanout=3)        0.503   ftop/ctop/inf/cp/_n13590<34>2_REPLICA_178
    SLICE_X58Y89.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_T1
    SLICE_X63Y79.D6      net (fanout=22)       0.704   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_64
    -------------------------------------------------  ---------------------------
    Total                                      8.253ns (1.539ns logic, 6.714ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.253ns (Levels of Logic = 8)
  Clock Path Skew:      -0.033ns (1.065 - 1.098)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_busy to ftop/ctop/inf/cp/cpReq_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y69.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_busy
                                                       ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D5      net (fanout=31)       0.348   ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o1
    SLICE_X67Y73.D1      net (fanout=2)        1.062   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
    SLICE_X67Y73.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y85.D6      net (fanout=16)       1.175   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y85.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_n13590<34>2_REPLICA_178
    SLICE_X58Y89.A6      net (fanout=3)        0.503   ftop/ctop/inf/cp/_n13590<34>2_REPLICA_178
    SLICE_X58Y89.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_T1
    SLICE_X63Y79.D6      net (fanout=22)       0.704   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_37
    -------------------------------------------------  ---------------------------
    Total                                      8.253ns (1.539ns logic, 6.714ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.253ns (Levels of Logic = 8)
  Clock Path Skew:      -0.033ns (1.065 - 1.098)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_busy to ftop/ctop/inf/cp/cpReq_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y69.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_busy
                                                       ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D5      net (fanout=31)       0.348   ftop/ctop/inf/cp/wci_3_busy
    SLICE_X61Y70.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o1
    SLICE_X67Y73.D1      net (fanout=2)        1.062   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4193_o
    SLICE_X67Y73.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X57Y85.D6      net (fanout=16)       1.175   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X57Y85.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/_n13590<34>2_REPLICA_178
    SLICE_X58Y89.A6      net (fanout=3)        0.503   ftop/ctop/inf/cp/_n13590<34>2_REPLICA_178
    SLICE_X58Y89.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_respF_D_OUT<23>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_T1
    SLICE_X63Y79.D6      net (fanout=22)       0.704   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_F_F_T
    SLICE_X63Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_lastOpWrite<1>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B2      net (fanout=1)        0.599   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead23
    SLICE_X63Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E2_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B6      net (fanout=2)        1.108   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead26
    SLICE_X84Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF/_n0063_inv
                                                       ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B5      net (fanout=11)       0.691   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X72Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_reqRcv
                                                       ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CE      net (fanout=1)        0.524   ftop/ctop/inf/cp/cpReq_EN_REPLICA_227
    SLICE_X66Y74.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<64>
                                                       ftop/ctop/inf/cp/cpReq_22
    -------------------------------------------------  ---------------------------
    Total                                      8.253ns (1.539ns logic, 6.714ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      -0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/pciw_i2pAF_tail_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.207 - 1.132)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/pciw_i2pAF_tail_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y172.CQ    Tcko                  0.098   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X134Y170.A6    net (fanout=7)        0.190   ftop/pciw_i2pAF_head_wrapped
    SLICE_X134Y170.CLK   Tah         (-Th)     0.076   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
                                                       ftop/pciw_i2pAF_tail_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.212ns (0.022ns logic, 0.190ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_6 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_6_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.216 - 1.142)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_6 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_6_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y173.CQ    Tcko                  0.098   ftop/pciw_p2iS<7>
                                                       ftop/pciw_p2iS_6
    SLICE_X152Y177.CX    net (fanout=1)        0.198   ftop/pciw_p2iS<6>
    SLICE_X152Y177.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<7>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_6_0
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.068ns logic, 0.198ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_16 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_16_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.224 - 1.144)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_16 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_16_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y172.AQ    Tcko                  0.115   ftop/pciw_p2iS<19>
                                                       ftop/pciw_p2iS_16
    SLICE_X158Y172.AX    net (fanout=1)        0.193   ftop/pciw_p2iS<16>
    SLICE_X158Y172.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<19>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_16_0
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.079ns logic, 0.193ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_24 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_24_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.228 - 1.148)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_24 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_24_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y167.AQ    Tcko                  0.115   ftop/pciw_p2iS<27>
                                                       ftop/pciw_p2iS_24
    SLICE_X158Y167.AX    net (fanout=1)        0.193   ftop/pciw_p2iS<24>
    SLICE_X158Y167.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<27>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_24_0
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.079ns logic, 0.193ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_41 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_41_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.224 - 1.146)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_41 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_41_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y169.BQ    Tcko                  0.098   ftop/pciw_p2iS<43>
                                                       ftop/pciw_p2iS_41
    SLICE_X152Y171.BX    net (fanout=1)        0.199   ftop/pciw_p2iS<41>
    SLICE_X152Y171.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<43>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_41_0
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.071ns logic, 0.199ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_35 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_35_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.229 - 1.146)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_35 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_35_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y166.DQ    Tcko                  0.098   ftop/pciw_p2iS<35>
                                                       ftop/pciw_p2iS_35
    SLICE_X158Y166.DX    net (fanout=1)        0.216   ftop/pciw_p2iS<35>
    SLICE_X158Y166.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<35>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_35_0
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.060ns logic, 0.216ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_5 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_5_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.216 - 1.142)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_5 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y173.BQ    Tcko                  0.098   ftop/pciw_p2iS<7>
                                                       ftop/pciw_p2iS_5
    SLICE_X152Y177.BX    net (fanout=1)        0.197   ftop/pciw_p2iS<5>
    SLICE_X152Y177.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<7>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_5_0
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.071ns logic, 0.197ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_19 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_19_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.224 - 1.144)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_19 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_19_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y172.DQ    Tcko                  0.115   ftop/pciw_p2iS<19>
                                                       ftop/pciw_p2iS_19
    SLICE_X158Y172.DX    net (fanout=1)        0.198   ftop/pciw_p2iS<19>
    SLICE_X158Y172.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<19>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_19_0
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.077ns logic, 0.198ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_27 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_27_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.228 - 1.148)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_27 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_27_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y167.DQ    Tcko                  0.115   ftop/pciw_p2iS<27>
                                                       ftop/pciw_p2iS_27
    SLICE_X158Y167.DX    net (fanout=1)        0.198   ftop/pciw_p2iS<27>
    SLICE_X158Y167.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<27>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_27_0
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.077ns logic, 0.198ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_22 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_22_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.219 - 1.143)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_22 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y172.CQ    Tcko                  0.098   ftop/pciw_p2iS<23>
                                                       ftop/pciw_p2iS_22
    SLICE_X152Y175.CX    net (fanout=1)        0.203   ftop/pciw_p2iS<22>
    SLICE_X152Y175.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<23>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_22_0
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.068ns logic, 0.203ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/wci_wslv_reqF/tail_0_0 (FF)
  Destination:          ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.800 - 0.688)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/wci_wslv_reqF/tail_0_0 to ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y157.DQ     Tcko                  0.098   ftop/dram0/wci_wslv_reqF/tail_0_0
                                                       ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.D1     net (fanout=13)       0.304   ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/wci_wslv_reqF/_n0101<41>
                                                       ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (-0.181ns logic, 0.304ns route)
                                                       (-147.2% logic, 247.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_0 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.215 - 1.142)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_0 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y173.AQ    Tcko                  0.098   ftop/pciw_p2iS<3>
                                                       ftop/pciw_p2iS_0
    SLICE_X152Y178.AX    net (fanout=1)        0.211   ftop/pciw_p2iS<0>
    SLICE_X152Y178.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<3>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.062ns logic, 0.211ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/wci_wslv_reqF/tail_0_0 (FF)
  Destination:          ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.800 - 0.688)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/wci_wslv_reqF/tail_0_0 to ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y157.DQ     Tcko                  0.098   ftop/dram0/wci_wslv_reqF/tail_0_0
                                                       ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.D1     net (fanout=13)       0.304   ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/wci_wslv_reqF/_n0101<41>
                                                       ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (-0.181ns logic, 0.304ns route)
                                                       (-147.2% logic, 247.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/wci_wslv_reqF/tail_0_0 (FF)
  Destination:          ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.800 - 0.688)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/wci_wslv_reqF/tail_0_0 to ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y157.DQ     Tcko                  0.098   ftop/dram0/wci_wslv_reqF/tail_0_0
                                                       ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.D1     net (fanout=13)       0.304   ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/wci_wslv_reqF/_n0101<41>
                                                       ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (-0.181ns logic, 0.304ns route)
                                                       (-147.2% logic, 247.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/wci_wslv_reqF/tail_0_0 (FF)
  Destination:          ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.800 - 0.688)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/wci_wslv_reqF/tail_0_0 to ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y157.DQ     Tcko                  0.098   ftop/dram0/wci_wslv_reqF/tail_0_0
                                                       ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.D1     net (fanout=13)       0.304   ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/wci_wslv_reqF/_n0101<41>
                                                       ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (-0.181ns logic, 0.304ns route)
                                                       (-147.2% logic, 247.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/wci_wslv_reqF/tail_0_0 (FF)
  Destination:          ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.800 - 0.688)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/wci_wslv_reqF/tail_0_0 to ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y157.DQ     Tcko                  0.098   ftop/dram0/wci_wslv_reqF/tail_0_0
                                                       ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.D1     net (fanout=13)       0.304   ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/wci_wslv_reqF/_n0101<41>
                                                       ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (-0.181ns logic, 0.304ns route)
                                                       (-147.2% logic, 247.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/wci_wslv_reqF/tail_0_0 (FF)
  Destination:          ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.800 - 0.688)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/wci_wslv_reqF/tail_0_0 to ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y157.DQ     Tcko                  0.098   ftop/dram0/wci_wslv_reqF/tail_0_0
                                                       ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.D1     net (fanout=13)       0.304   ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/wci_wslv_reqF/_n0101<41>
                                                       ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (-0.181ns logic, 0.304ns route)
                                                       (-147.2% logic, 247.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/wci_wslv_reqF/tail_0_0 (FF)
  Destination:          ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.800 - 0.688)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/wci_wslv_reqF/tail_0_0 to ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y157.DQ     Tcko                  0.098   ftop/dram0/wci_wslv_reqF/tail_0_0
                                                       ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.D1     net (fanout=13)       0.304   ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/wci_wslv_reqF/_n0101<41>
                                                       ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (-0.181ns logic, 0.304ns route)
                                                       (-147.2% logic, 247.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/wci_wslv_reqF/tail_0_0 (FF)
  Destination:          ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.800 - 0.688)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/wci_wslv_reqF/tail_0_0 to ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y157.DQ     Tcko                  0.098   ftop/dram0/wci_wslv_reqF/tail_0_0
                                                       ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.D1     net (fanout=13)       0.304   ftop/dram0/wci_wslv_reqF/tail_0_0
    SLICE_X68Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/wci_wslv_reqF/_n0101<41>
                                                       ftop/dram0/wci_wslv_reqF/Mram_arr7_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (-0.181ns logic, 0.304ns route)
                                                       (-147.2% logic, 247.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_32 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_32_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.229 - 1.146)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_32 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_32_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y166.AQ    Tcko                  0.098   ftop/pciw_p2iS<35>
                                                       ftop/pciw_p2iS_32
    SLICE_X158Y166.AX    net (fanout=1)        0.221   ftop/pciw_p2iS<32>
    SLICE_X158Y166.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<35>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_32_0
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.062ns logic, 0.221ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19297 paths analyzed, 6214 endpoints analyzed, 180 failing endpoints
 180 timing errors detected. (180 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.701ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_11 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.583ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (1.579 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X138Y175.CE    net (fanout=28)       0.684   ftop/pciw_fI2P/_n0153_inv
    SLICE_X138Y175.CLK   Tceck                 0.284   ftop/pciw_fI2P_D_OUT<11>
                                                       ftop/pciw_fI2P/D_OUT_11
    -------------------------------------------------  ---------------------------
    Total                                      4.583ns (0.984ns logic, 3.599ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_10 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.583ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (1.579 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X138Y175.CE    net (fanout=28)       0.684   ftop/pciw_fI2P/_n0153_inv
    SLICE_X138Y175.CLK   Tceck                 0.284   ftop/pciw_fI2P_D_OUT<11>
                                                       ftop/pciw_fI2P/D_OUT_10
    -------------------------------------------------  ---------------------------
    Total                                      4.583ns (0.984ns logic, 3.599ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_8 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.501ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (1.579 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X139Y175.CE    net (fanout=28)       0.568   ftop/pciw_fI2P/_n0153_inv
    SLICE_X139Y175.CLK   Tceck                 0.318   ftop/pciw_fI2P_D_OUT<9>
                                                       ftop/pciw_fI2P/D_OUT_8
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (1.018ns logic, 3.483ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.501ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (1.579 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X139Y175.CE    net (fanout=28)       0.568   ftop/pciw_fI2P/_n0153_inv
    SLICE_X139Y175.CLK   Tceck                 0.318   ftop/pciw_fI2P_D_OUT<9>
                                                       ftop/pciw_fI2P/D_OUT_9
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (1.018ns logic, 3.483ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (1.579 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X141Y176.CE    net (fanout=28)       0.563   ftop/pciw_fI2P/_n0153_inv
    SLICE_X141Y176.CLK   Tceck                 0.318   ftop/pciw_fI2P_D_OUT<3>
                                                       ftop/pciw_fI2P/D_OUT_2
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.018ns logic, 3.478ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (1.579 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X141Y176.CE    net (fanout=28)       0.563   ftop/pciw_fI2P/_n0153_inv
    SLICE_X141Y176.CLK   Tceck                 0.318   ftop/pciw_fI2P_D_OUT<3>
                                                       ftop/pciw_fI2P/D_OUT_3
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.018ns logic, 3.478ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_61 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (1.582 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X141Y174.CE    net (fanout=28)       0.565   ftop/pciw_fI2P/_n0153_inv
    SLICE_X141Y174.CLK   Tceck                 0.318   ftop/pciw_fI2P_D_OUT<61>
                                                       ftop/pciw_fI2P/D_OUT_61
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (1.018ns logic, 3.480ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_69 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (1.580 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_69
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X141Y175.CE    net (fanout=28)       0.563   ftop/pciw_fI2P/_n0153_inv
    SLICE_X141Y175.CLK   Tceck                 0.318   ftop/pciw_fI2P_D_OUT<69>
                                                       ftop/pciw_fI2P/D_OUT_69
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.018ns logic, 3.478ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_68 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (1.580 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_68
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X141Y175.CE    net (fanout=28)       0.563   ftop/pciw_fI2P/_n0153_inv
    SLICE_X141Y175.CLK   Tceck                 0.318   ftop/pciw_fI2P_D_OUT<69>
                                                       ftop/pciw_fI2P/D_OUT_68
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.018ns logic, 3.478ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_60 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (1.582 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X141Y174.CE    net (fanout=28)       0.565   ftop/pciw_fI2P/_n0153_inv
    SLICE_X141Y174.CLK   Tceck                 0.318   ftop/pciw_fI2P_D_OUT<61>
                                                       ftop/pciw_fI2P/D_OUT_60
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (1.018ns logic, 3.480ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_25 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (1.583 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X140Y173.CE    net (fanout=28)       0.599   ftop/pciw_fI2P/_n0153_inv
    SLICE_X140Y173.CLK   Tceck                 0.284   ftop/pciw_fI2P_D_OUT<25>
                                                       ftop/pciw_fI2P/D_OUT_25
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (0.984ns logic, 3.514ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_24 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (1.583 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X140Y173.CE    net (fanout=28)       0.599   ftop/pciw_fI2P/_n0153_inv
    SLICE_X140Y173.CLK   Tceck                 0.284   ftop/pciw_fI2P_D_OUT<25>
                                                       ftop/pciw_fI2P/D_OUT_24
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (0.984ns logic, 3.514ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_30 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.493ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (1.587 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X143Y173.CE    net (fanout=28)       0.560   ftop/pciw_fI2P/_n0153_inv
    SLICE_X143Y173.CLK   Tceck                 0.318   ftop/pciw_fI2P_D_OUT<31>
                                                       ftop/pciw_fI2P/D_OUT_30
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (1.018ns logic, 3.475ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_31 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.493ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (1.587 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X143Y173.CE    net (fanout=28)       0.560   ftop/pciw_fI2P/_n0153_inv
    SLICE_X143Y173.CLK   Tceck                 0.318   ftop/pciw_fI2P_D_OUT<31>
                                                       ftop/pciw_fI2P/D_OUT_31
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (1.018ns logic, 3.475ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.487ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (1.583 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X143Y176.CE    net (fanout=28)       0.554   ftop/pciw_fI2P/_n0153_inv
    SLICE_X143Y176.CLK   Tceck                 0.318   ftop/pciw_fI2P_D_OUT<1>
                                                       ftop/pciw_fI2P/D_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                      4.487ns (1.018ns logic, 3.469ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.487ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (1.583 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X143Y176.CE    net (fanout=28)       0.554   ftop/pciw_fI2P/_n0153_inv
    SLICE_X143Y176.CLK   Tceck                 0.318   ftop/pciw_fI2P_D_OUT<1>
                                                       ftop/pciw_fI2P/D_OUT_1
    -------------------------------------------------  ---------------------------
    Total                                      4.487ns (1.018ns logic, 3.469ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_47 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.479ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (1.591 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X145Y172.CE    net (fanout=28)       0.546   ftop/pciw_fI2P/_n0153_inv
    SLICE_X145Y172.CLK   Tceck                 0.318   ftop/pciw_fI2P_D_OUT<47>
                                                       ftop/pciw_fI2P/D_OUT_47
    -------------------------------------------------  ---------------------------
    Total                                      4.479ns (1.018ns logic, 3.461ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_46 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.479ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (1.591 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X145Y172.CE    net (fanout=28)       0.546   ftop/pciw_fI2P/_n0153_inv
    SLICE_X145Y172.CLK   Tceck                 0.318   ftop/pciw_fI2P_D_OUT<47>
                                                       ftop/pciw_fI2P/D_OUT_46
    -------------------------------------------------  ---------------------------
    Total                                      4.479ns (1.018ns logic, 3.461ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (1.580 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X140Y175.CE    net (fanout=28)       0.560   ftop/pciw_fI2P/_n0153_inv
    SLICE_X140Y175.CLK   Tceck                 0.284   ftop/pciw_fI2P_D_OUT<5>
                                                       ftop/pciw_fI2P/D_OUT_4
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (0.984ns logic, 3.475ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (1.580 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X148Y178.C6    net (fanout=73)       2.275   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X148Y178.C     Tilo                  0.068   ftop/pciw_fI2P/head<1>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X146Y174.D6    net (fanout=63)       0.640   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X146Y174.D     Tilo                  0.068   ftop/pciw_fI2P/_n0153_inv
                                                       ftop/pciw_fI2P/_n0153_inv1
    SLICE_X140Y175.CE    net (fanout=28)       0.560   ftop/pciw_fI2P/_n0153_inv
    SLICE_X140Y175.CLK   Tceck                 0.284   ftop/pciw_fI2P_D_OUT<5>
                                                       ftop/pciw_fI2P/D_OUT_5
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (0.984ns logic, 3.475ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.207 - 1.130)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y166.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X132Y168.B3    net (fanout=76)       0.234   ftop/pciw_i2pS<134>
    SLICE_X132Y168.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<19>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN91
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.038ns logic, 0.234ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_51 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_51 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.205 - 1.120)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_51 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y169.DMUX  Tshcko                0.129   ftop/pciw_i2pS<43>
                                                       ftop/pciw_i2pS_51
    SLICE_X133Y170.D6    net (fanout=1)        0.210   ftop/pciw_i2pS<51>
    SLICE_X133Y170.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<51>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN471
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_51
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.072ns logic, 0.210ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.206 - 1.130)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y166.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X132Y169.B3    net (fanout=75)       0.237   ftop/pciw_i2pS<135>
    SLICE_X132Y169.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<31>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN221
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.038ns logic, 0.237ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_4 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.096ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.533 - 0.452)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_4 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X148Y122.AMUX    Tshcko                0.146   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<3>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_4
    SLICE_X149Y122.C5      net (fanout=2)        0.067   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<4>
    SLICE_X149Y122.C       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/reg_symbol_after_eios
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<7:0>51
    PCIE_X0Y1.PIPERX3DATA4 net (fanout=1)        0.289   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<4>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT3(-Th)     0.440   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.096ns (-0.260ns logic, 0.356ns route)
                                                         (-270.8% logic, 370.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.533 - 0.438)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X146Y138.AQ        Tcko                  0.115   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
    SLICE_X147Y137.B5        net (fanout=10)       0.127   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
    SLICE_X147Y137.B         Tilo                  0.034   ftop/pciw_pci0_pcie_ep_trn_td<22>
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/Mmux_USER_RX_STATUS21
    PCIE_X0Y1.PIPERX0STATUS1 net (fanout=1)        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX0STATUS<1>
    PCIE_X0Y1.PIPECLK        Tpcickc_MGT0(-Th)     0.490   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.110ns (-0.341ns logic, 0.451ns route)
                                                           (-310.0% logic, 410.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.207 - 1.130)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y166.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X135Y170.D4    net (fanout=75)       0.223   ftop/pciw_i2pS<135>
    SLICE_X135Y170.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<3>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN341
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.058ns logic, 0.223ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.209 - 1.130)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y166.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X135Y168.C2    net (fanout=75)       0.225   ftop/pciw_i2pS<135>
    SLICE_X135Y168.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<55>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN501
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.059ns logic, 0.225ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_33 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (1.202 - 1.114)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_33 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y173.BQ    Tcko                  0.115   ftop/pciw_i2pS<35>
                                                       ftop/pciw_i2pS_33
    SLICE_X134Y174.B5    net (fanout=1)        0.255   ftop/pciw_i2pS<33>
    SLICE_X134Y174.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN271
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_33
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.038ns logic, 0.255ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_i2pAF_head_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.211 - 1.128)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_i2pAF_head_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y170.AQ    Tcko                  0.115   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X139Y172.C6    net (fanout=7)        0.229   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X139Y172.CLK   Tah         (-Th)     0.056   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
                                                       ftop/pciw_i2pAF_head_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.059ns logic, 0.229ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.209 - 1.130)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y166.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X135Y168.A1    net (fanout=76)       0.225   ftop/pciw_i2pS<134>
    SLICE_X135Y168.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<55>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN481
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_52
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.060ns logic, 0.225ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_20 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.204 - 1.121)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_20 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y167.AQ    Tcko                  0.098   ftop/pciw_i2pS<23>
                                                       ftop/pciw_i2pS_20
    SLICE_X132Y171.A5    net (fanout=1)        0.268   ftop/pciw_i2pS<20>
    SLICE_X132Y171.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<23>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN131
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_20
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.022ns logic, 0.268ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_14 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.533 - 0.451)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_14 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y124.CQ       Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<15>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_14
    SLICE_X151Y122.B5       net (fanout=5)        0.173   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<14>
    SLICE_X151Y122.B        Tilo                  0.034   ftop/ctop/inf/cpTlp/inF/data1_reg<103>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>51
    PCIE_X0Y1.PIPERX3DATA14 net (fanout=1)        0.234   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<14>
    PCIE_X0Y1.PIPECLK       Tpcickc_MGT3(-Th)     0.439   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.100ns (-0.307ns logic, 0.407ns route)
                                                          (-307.0% logic, 407.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.205 - 1.130)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y166.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X133Y170.C5    net (fanout=75)       0.227   ftop/pciw_i2pS<135>
    SLICE_X133Y170.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<51>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN461
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_50
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.059ns logic, 0.227ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_60 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 1)
  Clock Path Skew:      0.128ns (1.206 - 1.078)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_60 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y159.AQ    Tcko                  0.115   ftop/pciw_i2pS<63>
                                                       ftop/pciw_i2pS_60
    SLICE_X135Y171.A5    net (fanout=1)        0.279   ftop/pciw_i2pS<60>
    SLICE_X135Y171.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<63>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN571
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_60
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.060ns logic, 0.279ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.207 - 1.130)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y166.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X135Y170.A4    net (fanout=75)       0.229   ftop/pciw_i2pS<135>
    SLICE_X135Y170.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<3>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN110
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.060ns logic, 0.229ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_48 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.205 - 1.120)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_48 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y169.AMUX  Tshcko                0.130   ftop/pciw_i2pS<43>
                                                       ftop/pciw_i2pS_48
    SLICE_X133Y170.A6    net (fanout=1)        0.223   ftop/pciw_i2pS<48>
    SLICE_X133Y170.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<51>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN431
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_48
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.075ns logic, 0.223ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.206 - 1.130)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y166.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X134Y171.C6    net (fanout=75)       0.250   ftop/pciw_i2pS<135>
    SLICE_X134Y171.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<15>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN610
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.039ns logic, 0.250ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.203 - 1.130)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y166.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X132Y172.C6    net (fanout=75)       0.248   ftop/pciw_i2pS<135>
    SLICE_X132Y172.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<27>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN191
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_26
    -------------------------------------------------  ---------------------------
    Total                                      0.287ns (0.039ns logic, 0.248ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_2 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.533 - 0.452)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_2 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X148Y122.CQ      Tcko                  0.115   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<3>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_2
    SLICE_X149Y121.D4      net (fanout=2)        0.140   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<2>
    SLICE_X149Y121.D       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<2>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<7:0>31
    PCIE_X0Y1.PIPERX3DATA2 net (fanout=1)        0.250   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<2>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT3(-Th)     0.431   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.108ns (-0.282ns logic, 0.390ns route)
                                                         (-261.1% logic, 361.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_11 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.533 - 0.454)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_11 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X153Y122.DQ       Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<11>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_11
    SLICE_X151Y125.D5       net (fanout=2)        0.170   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<11>
    SLICE_X151Y125.D        Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<11>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>21
    PCIE_X0Y1.PIPERX3DATA11 net (fanout=1)        0.248   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<11>
    PCIE_X0Y1.PIPECLK       Tpcickc_MGT3(-Th)     0.442   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.108ns (-0.310ns logic, 0.418ns route)
                                                          (-287.0% logic, 387.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X7Y28.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X7Y28.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2549 paths analyzed, 537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.417ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.418ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.704 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X97Y7.A4       net (fanout=2)        0.406   ftop/gbe0/gmac/N10
    SLICE_X97Y7.A        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11
    SLICE_X113Y11.A1     net (fanout=11)       1.316   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y11.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN81
    SLICE_X106Y16.DI     net (fanout=1)        0.579   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X106Y16.CLK    Tds                   0.466   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (1.007ns logic, 3.411ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.353ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.647 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X99Y7.B3       net (fanout=2)        0.461   ftop/gbe0/gmac/N10
    SLICE_X99Y7.B        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y20.A6      net (fanout=44)       0.983   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y20.A       Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X94Y20.B3      net (fanout=2)        0.352   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X94Y20.B       Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN2
    SLICE_X96Y13.CE      net (fanout=1)        0.554   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X96Y13.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (0.893ns logic, 3.460ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.635 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X99Y7.B3       net (fanout=2)        0.461   ftop/gbe0/gmac/N10
    SLICE_X99Y7.B        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y20.A6      net (fanout=44)       0.983   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y20.A       Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X94Y20.C3      net (fanout=2)        0.356   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X94Y20.C       Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X94Y19.CE      net (fanout=1)        0.268   ftop/gbe0/gmac/_n0454_inv
    SLICE_X94Y19.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (0.927ns logic, 3.178ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.635 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X99Y7.B3       net (fanout=2)        0.461   ftop/gbe0/gmac/N10
    SLICE_X99Y7.B        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y20.A6      net (fanout=44)       0.983   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y20.A       Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X94Y20.C3      net (fanout=2)        0.356   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X94Y20.C       Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X94Y19.CE      net (fanout=1)        0.268   ftop/gbe0/gmac/_n0454_inv
    SLICE_X94Y19.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (0.927ns logic, 3.178ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.635 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X99Y7.B3       net (fanout=2)        0.461   ftop/gbe0/gmac/N10
    SLICE_X99Y7.B        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y20.A6      net (fanout=44)       0.983   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y20.A       Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X94Y20.C3      net (fanout=2)        0.356   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X94Y20.C       Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X94Y19.CE      net (fanout=1)        0.268   ftop/gbe0/gmac/_n0454_inv
    SLICE_X94Y19.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (0.927ns logic, 3.178ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.635 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X99Y7.B3       net (fanout=2)        0.461   ftop/gbe0/gmac/N10
    SLICE_X99Y7.B        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y20.A6      net (fanout=44)       0.983   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y20.A       Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X94Y20.C3      net (fanout=2)        0.356   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X94Y20.C       Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X94Y19.CE      net (fanout=1)        0.268   ftop/gbe0/gmac/_n0454_inv
    SLICE_X94Y19.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (0.927ns logic, 3.178ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.704 - 0.709)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y12.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X99Y7.C3       net (fanout=12)       0.763   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X97Y7.A4       net (fanout=2)        0.406   ftop/gbe0/gmac/N10
    SLICE_X97Y7.A        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11
    SLICE_X113Y11.A1     net (fanout=11)       1.316   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y11.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN81
    SLICE_X106Y16.DI     net (fanout=1)        0.579   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X106Y16.CLK    Tds                   0.466   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (1.051ns logic, 3.064ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.708 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X97Y7.A4       net (fanout=2)        0.406   ftop/gbe0/gmac/N10
    SLICE_X97Y7.A        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11
    SLICE_X99Y7.D2       net (fanout=11)       0.612   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y7.D        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X108Y16.CE     net (fanout=6)        1.038   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y16.CLK    Tceck                 0.408   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.949ns logic, 3.166ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.708 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X97Y7.A4       net (fanout=2)        0.406   ftop/gbe0/gmac/N10
    SLICE_X97Y7.A        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11
    SLICE_X99Y7.D2       net (fanout=11)       0.612   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y7.D        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X108Y16.CE     net (fanout=6)        1.038   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y16.CLK    Tceck                 0.408   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.949ns logic, 3.166ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.708 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X97Y7.A4       net (fanout=2)        0.406   ftop/gbe0/gmac/N10
    SLICE_X97Y7.A        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11
    SLICE_X99Y7.D2       net (fanout=11)       0.612   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y7.D        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X108Y16.CE     net (fanout=6)        1.038   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y16.CLK    Tceck                 0.408   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.949ns logic, 3.166ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.708 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X97Y7.A4       net (fanout=2)        0.406   ftop/gbe0/gmac/N10
    SLICE_X97Y7.A        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11
    SLICE_X99Y7.D2       net (fanout=11)       0.612   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y7.D        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X108Y16.CE     net (fanout=6)        1.038   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y16.CLK    Tceck                 0.408   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.949ns logic, 3.166ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.708 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X97Y7.A4       net (fanout=2)        0.406   ftop/gbe0/gmac/N10
    SLICE_X97Y7.A        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11
    SLICE_X99Y7.D2       net (fanout=11)       0.612   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y7.D        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X108Y16.CE     net (fanout=6)        1.038   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y16.CLK    Tceck                 0.408   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.949ns logic, 3.166ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.708 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X97Y7.A4       net (fanout=2)        0.406   ftop/gbe0/gmac/N10
    SLICE_X97Y7.A        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11
    SLICE_X99Y7.D2       net (fanout=11)       0.612   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y7.D        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X108Y16.CE     net (fanout=6)        1.038   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y16.CLK    Tceck                 0.408   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.949ns logic, 3.166ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.708 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X97Y7.A4       net (fanout=2)        0.406   ftop/gbe0/gmac/N10
    SLICE_X97Y7.A        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11
    SLICE_X99Y7.D2       net (fanout=11)       0.612   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y7.D        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X108Y16.CE     net (fanout=6)        1.038   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y16.CLK    Tceck                 0.408   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.949ns logic, 3.166ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.708 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X97Y7.A4       net (fanout=2)        0.406   ftop/gbe0/gmac/N10
    SLICE_X97Y7.A        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11
    SLICE_X99Y7.D2       net (fanout=11)       0.612   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y7.D        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ1
    SLICE_X108Y16.CE     net (fanout=6)        1.038   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y16.CLK    Tceck                 0.408   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.949ns logic, 3.166ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.704 - 0.715)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y7.DQ       Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X99Y7.C1       net (fanout=3)        0.709   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X97Y7.A4       net (fanout=2)        0.406   ftop/gbe0/gmac/N10
    SLICE_X97Y7.A        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11
    SLICE_X113Y11.A1     net (fanout=11)       1.316   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y11.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN81
    SLICE_X106Y16.DI     net (fanout=1)        0.579   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X106Y16.CLK    Tds                   0.466   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (1.051ns logic, 3.010ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.050ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.088 - 0.108)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y12.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X99Y7.C3       net (fanout=12)       0.763   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X99Y7.B3       net (fanout=2)        0.461   ftop/gbe0/gmac/N10
    SLICE_X99Y7.B        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y20.A6      net (fanout=44)       0.983   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y20.A       Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X94Y20.B3      net (fanout=2)        0.352   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X94Y20.B       Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN2
    SLICE_X96Y13.CE      net (fanout=1)        0.554   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X96Y13.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (0.937ns logic, 3.113ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.035ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.635 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X99Y7.B3       net (fanout=2)        0.461   ftop/gbe0/gmac/N10
    SLICE_X99Y7.B        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y18.A3      net (fanout=44)       1.060   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y18.A       Tilo                  0.068   ftop/gbe0/gmac/Reset_OR_DriverANDClockEnable
                                                       ftop/gbe0/gmac/Reset_OR_DriverANDClockEnable1
    SLICE_X94Y19.SR      net (fanout=1)        0.350   ftop/gbe0/gmac/Reset_OR_DriverANDClockEnable
    SLICE_X94Y19.CLK     Tsrck                 0.513   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (1.054ns logic, 2.981ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.035ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.635 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X99Y7.B3       net (fanout=2)        0.461   ftop/gbe0/gmac/N10
    SLICE_X99Y7.B        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y18.A3      net (fanout=44)       1.060   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y18.A       Tilo                  0.068   ftop/gbe0/gmac/Reset_OR_DriverANDClockEnable
                                                       ftop/gbe0/gmac/Reset_OR_DriverANDClockEnable1
    SLICE_X94Y19.SR      net (fanout=1)        0.350   ftop/gbe0/gmac/Reset_OR_DriverANDClockEnable
    SLICE_X94Y19.CLK     Tsrck                 0.513   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (1.054ns logic, 2.981ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.035ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.635 - 0.668)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X99Y7.C2       net (fanout=19)       1.110   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X99Y7.C        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X99Y7.B3       net (fanout=2)        0.461   ftop/gbe0/gmac/N10
    SLICE_X99Y7.B        Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y18.A3      net (fanout=44)       1.060   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y18.A       Tilo                  0.068   ftop/gbe0/gmac/Reset_OR_DriverANDClockEnable
                                                       ftop/gbe0/gmac/Reset_OR_DriverANDClockEnable1
    SLICE_X94Y19.SR      net (fanout=1)        0.350   ftop/gbe0/gmac/Reset_OR_DriverANDClockEnable
    SLICE_X94Y19.CLK     Tsrck                 0.513   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (1.054ns logic, 2.981ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.339 - 0.298)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y7.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X102Y6.BX      net (fanout=2)        0.104   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X102Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.009ns logic, 0.104ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.339 - 0.298)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y7.DQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X102Y6.DX      net (fanout=2)        0.105   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X102Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.009ns logic, 0.105ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.339 - 0.298)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y7.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X102Y6.AX      net (fanout=2)        0.105   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X102Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.009ns logic, 0.105ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.339 - 0.298)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y7.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X102Y6.CX      net (fanout=2)        0.106   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X102Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.009ns logic, 0.106ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.336 - 0.303)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y2.DQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X101Y1.DX      net (fanout=2)        0.104   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X101Y1.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.336 - 0.303)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X101Y1.AX      net (fanout=2)        0.104   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X101Y1.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.336 - 0.303)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y2.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X101Y1.CX      net (fanout=2)        0.105   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X101Y1.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y3.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X103Y2.CX      net (fanout=2)        0.096   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X103Y2.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y3.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X103Y2.AX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X103Y2.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y8.DQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X87Y8.AX       net (fanout=1)        0.096   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X87Y8.CLK      Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y3.DQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X103Y2.DX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X103Y2.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_31 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y1.DQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    SLICE_X100Y0.B6      net (fanout=15)       0.103   ftop/gbe0/gmac/rxRS_rxPipe<31>
    SLICE_X100Y0.CLK     Tah         (-Th)     0.077   ftop/gbe0/gmac/rxRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<26>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.021ns logic, 0.103ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y7.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X109Y7.A5      net (fanout=4)        0.071   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X109Y7.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_3_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y6.CQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X108Y6.C5      net (fanout=6)        0.077   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X108Y6.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_28 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y1.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    SLICE_X100Y0.A6      net (fanout=16)       0.108   ftop/gbe0/gmac/rxRS_rxPipe<28>
    SLICE_X100Y0.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<25>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.022ns logic, 0.108ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_30 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.353 - 0.311)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_30 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y1.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    SLICE_X107Y1.D6      net (fanout=16)       0.121   ftop/gbe0/gmac/rxRS_crc/rRemainder<30>
    SLICE_X107Y1.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/rxRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.041ns logic, 0.121ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.340 - 0.299)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_30 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y1.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    SLICE_X102Y0.C5      net (fanout=16)       0.140   ftop/gbe0/gmac/rxRS_rxPipe<30>
    SLICE_X102Y0.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.022ns logic, 0.140ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.340 - 0.299)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_31 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y1.DQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    SLICE_X103Y1.C5      net (fanout=15)       0.122   ftop/gbe0/gmac/rxRS_rxPipe<31>
    SLICE_X103Y1.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/rxRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<16>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.042ns logic, 0.122ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.064 - 0.051)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y10.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X109Y8.BX      net (fanout=1)        0.097   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X109Y8.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.039ns logic, 0.097ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.064 - 0.051)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y10.AQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X109Y8.AX      net (fanout=1)        0.097   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X109Y8.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.039ns logic, 0.097ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X106Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X108Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X108Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X108Y16.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7035 paths analyzed, 691 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.489ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.239ns (1.521 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y59.B1     net (fanout=11)       0.936   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y59.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data21
    SLICE_X98Y61.C3      net (fanout=15)       0.802   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X98Y61.C       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X98Y61.B3      net (fanout=1)        0.471   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X98Y61.CLK     Tas                   0.070   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.215ns (0.723ns logic, 4.492ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.149ns (Levels of Logic = 4)
  Clock Path Skew:      -0.280ns (1.480 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y57.A6     net (fanout=11)       0.564   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y57.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y57.B3     net (fanout=3)        0.340   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y57.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X113Y60.CE     net (fanout=3)        0.991   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X113Y60.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.149ns (0.971ns logic, 4.178ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.149ns (Levels of Logic = 4)
  Clock Path Skew:      -0.280ns (1.480 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y57.A6     net (fanout=11)       0.564   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y57.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y57.B3     net (fanout=3)        0.340   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y57.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X113Y60.CE     net (fanout=3)        0.991   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X113Y60.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.149ns (0.971ns logic, 4.178ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.137ns (Levels of Logic = 4)
  Clock Path Skew:      -0.236ns (1.524 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y54.A6      net (fanout=11)       0.522   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y54.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X98Y54.B3      net (fanout=2)        0.351   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X98Y54.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y63.CE      net (fanout=13)       1.010   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y63.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (0.971ns logic, 4.166ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.137ns (Levels of Logic = 4)
  Clock Path Skew:      -0.236ns (1.524 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y54.A6      net (fanout=11)       0.522   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y54.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X98Y54.B3      net (fanout=2)        0.351   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X98Y54.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y63.CE      net (fanout=13)       1.010   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y63.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (0.971ns logic, 4.166ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.137ns (Levels of Logic = 4)
  Clock Path Skew:      -0.236ns (1.524 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y54.A6      net (fanout=11)       0.522   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y54.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X98Y54.B3      net (fanout=2)        0.351   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X98Y54.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y63.CE      net (fanout=13)       1.010   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y63.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (0.971ns logic, 4.166ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.118ns (Levels of Logic = 4)
  Clock Path Skew:      -0.247ns (1.513 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y54.A6      net (fanout=11)       0.522   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y54.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X98Y54.B3      net (fanout=2)        0.351   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X98Y54.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X100Y63.CE     net (fanout=13)       1.025   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X100Y63.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      5.118ns (0.937ns logic, 4.181ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.118ns (Levels of Logic = 4)
  Clock Path Skew:      -0.247ns (1.513 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y54.A6      net (fanout=11)       0.522   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y54.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X98Y54.B3      net (fanout=2)        0.351   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X98Y54.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X100Y63.CE     net (fanout=13)       1.025   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X100Y63.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      5.118ns (0.937ns logic, 4.181ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.118ns (Levels of Logic = 4)
  Clock Path Skew:      -0.247ns (1.513 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y54.A6      net (fanout=11)       0.522   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y54.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X98Y54.B3      net (fanout=2)        0.351   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X98Y54.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X100Y63.CE     net (fanout=13)       1.025   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X100Y63.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      5.118ns (0.937ns logic, 4.181ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.108ns (Levels of Logic = 5)
  Clock Path Skew:      -0.236ns (1.524 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y58.A6     net (fanout=11)       0.434   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y58.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<24>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data81
    SLICE_X98Y63.D2      net (fanout=14)       1.195   ftop/gbe0/gmac/txRS_crc_add_data<7>
    SLICE_X98Y63.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<2>1_SW1
    SLICE_X98Y63.C2      net (fanout=1)        0.470   ftop/gbe0/gmac/txRS_crc/N38
    SLICE_X98Y63.CLK     Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<2>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      5.108ns (0.726ns logic, 4.382ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.043ns (Levels of Logic = 4)
  Clock Path Skew:      -0.264ns (1.496 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y57.A6     net (fanout=11)       0.564   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y57.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X102Y56.A3     net (fanout=3)        0.475   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X102Y56.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_203_o_MUX_11455_o1
    SLICE_X108Y58.CE     net (fanout=3)        0.784   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_203_o_MUX_11455_o
    SLICE_X108Y58.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (0.937ns logic, 4.106ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.043ns (Levels of Logic = 4)
  Clock Path Skew:      -0.264ns (1.496 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y57.A6     net (fanout=11)       0.564   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y57.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X102Y56.A3     net (fanout=3)        0.475   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X102Y56.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_203_o_MUX_11455_o1
    SLICE_X108Y58.CE     net (fanout=3)        0.784   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_203_o_MUX_11455_o
    SLICE_X108Y58.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (0.937ns logic, 4.106ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.043ns (Levels of Logic = 4)
  Clock Path Skew:      -0.264ns (1.496 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y57.A6     net (fanout=11)       0.564   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y57.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X102Y56.A3     net (fanout=3)        0.475   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X102Y56.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_203_o_MUX_11455_o1
    SLICE_X108Y58.CE     net (fanout=3)        0.784   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_203_o_MUX_11455_o
    SLICE_X108Y58.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (0.937ns logic, 4.106ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.043ns (Levels of Logic = 4)
  Clock Path Skew:      -0.264ns (1.496 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y57.A6     net (fanout=11)       0.564   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y57.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X102Y56.A3     net (fanout=3)        0.475   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X102Y56.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_203_o_MUX_11455_o1
    SLICE_X108Y58.CE     net (fanout=3)        0.784   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_203_o_MUX_11455_o
    SLICE_X108Y58.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (0.937ns logic, 4.106ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.061ns (Levels of Logic = 5)
  Clock Path Skew:      -0.239ns (1.521 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y61.A5     net (fanout=11)       0.788   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y61.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc_add_data61
    SLICE_X98Y58.D3      net (fanout=14)       0.794   ftop/gbe0/gmac/txRS_crc_add_data<5>
    SLICE_X98Y58.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X98Y58.C2      net (fanout=1)        0.470   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>1
    SLICE_X98Y58.CLK     Tas                   0.073   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<13>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (0.726ns logic, 4.335ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.008ns (Levels of Logic = 4)
  Clock Path Skew:      -0.269ns (1.491 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y57.A6     net (fanout=11)       0.564   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y57.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y57.B3     net (fanout=3)        0.340   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y57.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X111Y60.CE     net (fanout=3)        0.850   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X111Y60.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.008ns (0.971ns logic, 4.037ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.008ns (Levels of Logic = 4)
  Clock Path Skew:      -0.269ns (1.491 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y57.A6     net (fanout=11)       0.564   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y57.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y57.B3     net (fanout=3)        0.340   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y57.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X111Y60.CE     net (fanout=3)        0.850   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X111Y60.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.008ns (0.971ns logic, 4.037ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.008ns (Levels of Logic = 4)
  Clock Path Skew:      -0.269ns (1.491 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y57.A6     net (fanout=11)       0.564   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y57.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y57.B3     net (fanout=3)        0.340   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y57.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X111Y60.CE     net (fanout=3)        0.850   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X111Y60.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.008ns (0.971ns logic, 4.037ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.008ns (Levels of Logic = 4)
  Clock Path Skew:      -0.269ns (1.491 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y57.A6     net (fanout=11)       0.564   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y57.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y57.B3     net (fanout=3)        0.340   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y57.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X111Y60.CE     net (fanout=3)        0.850   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X111Y60.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.008ns (0.971ns logic, 4.037ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.011ns (Levels of Logic = 4)
  Clock Path Skew:      -0.247ns (1.513 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.DQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y58.C6      net (fanout=27)       1.803   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y58.C       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X97Y59.B3      net (fanout=21)       0.480   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X97Y59.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y54.A6      net (fanout=11)       0.522   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y54.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X98Y54.B3      net (fanout=2)        0.351   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X98Y54.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X101Y63.CE     net (fanout=13)       0.884   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X101Y63.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      5.011ns (0.971ns logic, 4.040ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_0 to ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.AQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_0
    SLICE_X88Y49.A5      net (fanout=1)        0.067   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
    SLICE_X88Y49.CLK     Tah         (-Th)     0.101   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold<0>_rt
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.014ns logic, 0.067ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_0 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/phyRst/rstSync/reset_hold_0 to ftop/gbe0/phyRst/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y42.AQ      Tcko                  0.098   ftop/gbe0/phyRst/rstSync/reset_hold<0>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_0
    SLICE_X86Y42.A5      net (fanout=1)        0.075   ftop/gbe0/phyRst/rstSync/reset_hold<0>
    SLICE_X86Y42.CLK     Tah         (-Th)     0.082   ftop/gbe0/phyRst/rstSync/reset_hold<0>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold<0>_rt
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.016ns logic, 0.075ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_1 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y54.BQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_1
    SLICE_X90Y54.A6      net (fanout=5)        0.069   ftop/gbe0/gmac/txRS_preambleCnt_value<1>
    SLICE_X90Y54.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<4>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.043ns logic, 0.069ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.481 - 0.449)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y58.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X108Y58.BX     net (fanout=5)        0.111   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X108Y58.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.026ns logic, 0.111ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y55.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X97Y55.A5      net (fanout=2)        0.067   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X97Y55.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y56.CQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X96Y56.C5      net (fanout=3)        0.072   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X96Y56.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y54.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    SLICE_X91Y54.A5      net (fanout=6)        0.071   ftop/gbe0/gmac/txRS_preambleCnt_value<0>
    SLICE_X91Y54.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 to ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.AQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X84Y39.DX      net (fanout=1)        0.092   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X84Y39.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.026ns logic, 0.092ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y58.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X106Y58.C5     net (fanout=5)        0.081   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X106Y58.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.039ns logic, 0.081ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.481 - 0.449)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y58.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X108Y58.DX     net (fanout=2)        0.145   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X108Y58.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.009ns logic, 0.145ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_26 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y61.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    SLICE_X100Y61.B5     net (fanout=15)       0.084   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
    SLICE_X100Y61.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<25>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.038ns logic, 0.084ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y58.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X107Y58.CX     net (fanout=2)        0.103   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X107Y58.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.022ns logic, 0.103ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y58.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X106Y58.A5     net (fanout=6)        0.087   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X106Y58.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_INV_4030_o1_INV_0
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y56.AQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X96Y56.A5      net (fanout=5)        0.087   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X96Y56.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y56.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X102Y56.A5     net (fanout=6)        0.088   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
    SLICE_X102Y56.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_203_o_MUX_11455_o1
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.039ns logic, 0.088ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y54.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    SLICE_X90Y54.A5      net (fanout=10)       0.084   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
    SLICE_X90Y54.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<4>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.043ns logic, 0.084ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y58.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X106Y58.D5     net (fanout=6)        0.091   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X106Y58.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.038ns logic, 0.091ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_emitFCS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y54.CQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X92Y54.C5      net (fanout=32)       0.097   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X92Y54.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mmux_txRS_emitFCS_D_IN31
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.039ns logic, 0.097ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/txRS_ifgCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y56.BQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    SLICE_X96Y56.B6      net (fanout=4)        0.099   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
    SLICE_X96Y56.CLK     Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<1>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.038ns logic, 0.099ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y58.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X107Y58.B4     net (fanout=2)        0.097   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X107Y58.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.041ns logic, 0.097ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X84Y39.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X84Y39.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X86Y42.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X86Y42.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X88Y49.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X88Y49.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Location pin: SLICE_X95Y43.SR
  Clock network: ftop/gbe0/gmac/txRS_unfBit/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X102Y56.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 75741 paths analyzed, 22661 endpoints analyzed, 17 failing endpoints
 17 timing errors detected. (17 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.317ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.228ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.085 - 0.116)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A6     net (fanout=8)        1.634   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/ocb_d3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y184.AX     net (fanout=8)        0.642   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y184.CLK    Tdick                 0.034   ftop/dram0/memc_memc_app_rd_data<147>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      5.228ns (0.575ns logic, 4.653ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.124ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (1.060 - 1.107)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A6     net (fanout=8)        1.634   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/ocb_d3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X65Y190.AX     net (fanout=8)        0.538   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X65Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/ocb_d2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      5.124ns (0.575ns logic, 4.549ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.221ns (1.512 - 1.733)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D6     net (fanout=8)        1.379   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X62Y134.DX     net (fanout=8)        0.561   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X62Y134.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (0.575ns logic, 4.317ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.062ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.057 - 1.107)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A6     net (fanout=8)        1.634   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/ocb_d3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X64Y186.BX     net (fanout=8)        0.495   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X64Y186.CLK    Tdick                 0.015   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (0.556ns logic, 4.506ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.224ns (1.509 - 1.733)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D6     net (fanout=8)        1.379   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X63Y136.AX     net (fanout=8)        0.538   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X63Y136.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.869ns (0.575ns logic, 4.294ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.847ns (Levels of Logic = 3)
  Clock Path Skew:      -0.224ns (1.509 - 1.733)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D6     net (fanout=8)        1.379   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X63Y136.AX     net (fanout=8)        0.538   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X63Y136.CLK    Tdick                 0.012   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.847ns (0.553ns logic, 4.294ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.840ns (Levels of Logic = 3)
  Clock Path Skew:      -0.223ns (1.510 - 1.733)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D6     net (fanout=8)        1.379   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X62Y144.DX     net (fanout=8)        0.509   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X62Y144.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (0.575ns logic, 4.265ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.833ns (Levels of Logic = 3)
  Clock Path Skew:      -0.226ns (1.507 - 1.733)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D6     net (fanout=8)        1.379   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X63Y142.AX     net (fanout=8)        0.502   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X63Y142.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.833ns (0.575ns logic, 4.258ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.224ns (1.509 - 1.733)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D6     net (fanout=8)        1.379   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X63Y143.AX     net (fanout=8)        0.490   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X63Y143.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (0.575ns logic, 4.246ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.988ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (1.059 - 1.107)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A6     net (fanout=8)        1.634   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/ocb_d3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X64Y189.AX     net (fanout=8)        0.421   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X64Y189.CLK    Tdick                 0.015   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/ocb_d3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.988ns (0.556ns logic, 4.432ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.057 - 1.107)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A6     net (fanout=8)        1.634   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/ocb_d3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X64Y186.DX     net (fanout=8)        0.397   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X64Y186.CLK    Tdick                 0.015   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (0.556ns logic, 4.408ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.953ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.057 - 1.107)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A6     net (fanout=8)        1.634   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/ocb_d3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X64Y186.AX     net (fanout=8)        0.386   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X64Y186.CLK    Tdick                 0.015   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.953ns (0.556ns logic, 4.397ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.948ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.057 - 1.107)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A6     net (fanout=8)        1.634   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/ocb_d3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X64Y187.AX     net (fanout=8)        0.400   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X64Y187.CLK    Tdick                -0.004   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_16
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.948ns (0.537ns logic, 4.411ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.934ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.057 - 1.107)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A6     net (fanout=8)        1.634   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y184.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/ocb_d3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X64Y186.AX     net (fanout=8)        0.386   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X64Y186.CLK    Tdick                -0.004   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.934ns (0.537ns logic, 4.397ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.227ns (1.506 - 1.733)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D6     net (fanout=8)        1.379   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X63Y138.AX     net (fanout=8)        0.417   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X63Y138.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.748ns (0.575ns logic, 4.173ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.227ns (1.506 - 1.733)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D6     net (fanout=8)        1.379   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X62Y138.AX     net (fanout=8)        0.417   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X62Y138.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.748ns (0.575ns logic, 4.173ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.736ns (Levels of Logic = 3)
  Clock Path Skew:      -0.229ns (1.504 - 1.733)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A6     net (fanout=10)       2.122   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X84Y155.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D6     net (fanout=8)        1.379   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X63Y140.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X62Y139.AX     net (fanout=8)        0.405   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X62Y139.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (0.575ns logic, 4.161ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_17 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.896ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (1.583 - 1.618)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X35Y206.A6     net (fanout=10)       1.471   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X35Y206.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X25Y213.A6     net (fanout=8)        0.703   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X25Y213.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X17Y231.A6     net (fanout=5)        1.151   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X17Y231.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X17Y232.CE     net (fanout=10)       0.389   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X17Y232.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_19
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_17
    -------------------------------------------------  ---------------------------
    Total                                      4.896ns (0.927ns logic, 3.969ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.896ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (1.583 - 1.618)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X35Y206.A6     net (fanout=10)       1.471   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X35Y206.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X25Y213.A6     net (fanout=8)        0.703   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X25Y213.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X17Y231.A6     net (fanout=5)        1.151   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X17Y231.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X17Y232.CE     net (fanout=10)       0.389   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X17Y232.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_19
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_16
    -------------------------------------------------  ---------------------------
    Total                                      4.896ns (0.927ns logic, 3.969ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.896ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (1.583 - 1.618)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y198.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X62Y197.A6     net (fanout=302)      0.255   ftop/dram0/memc_memc/rst
    SLICE_X62Y197.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X35Y206.A6     net (fanout=10)       1.471   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X35Y206.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X25Y213.A6     net (fanout=8)        0.703   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X25Y213.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X17Y231.A6     net (fanout=5)        1.151   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X17Y231.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X17Y232.CE     net (fanout=10)       0.389   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X17Y232.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_19
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_18
    -------------------------------------------------  ---------------------------
    Total                                      4.896ns (0.927ns logic, 3.969ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall1_r_05 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall1_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.771 - 0.663)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall1_r_05 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall1_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y199.AQ      Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall1_r_11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall1_r_05
    SLICE_X6Y200.B6      net (fanout=1)        0.101   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall1_r_05
    SLICE_X6Y200.CLK     Tah         (-Th)     0.057   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall1_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r[5][1]_old_sr_fall1_r[5][1]_equal_304_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall1_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.041ns logic, 0.101ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.754 - 0.647)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y158.DQ    Tcko                  0.098   ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r<7>
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X122Y160.AX    net (fanout=1)        0.135   ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r<7>
    SLICE_X122Y160.CLK   Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r<11>
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.009ns logic, 0.135ns route)
                                                       (6.2% logic, 93.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.060 - 0.049)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y212.AQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30
    SLICE_X100Y212.AI    net (fanout=1)        0.049   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<30>
    SLICE_X100Y212.CLK   Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<27>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (0.011ns logic, 0.049ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_found_edge_r (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_jitter_latched_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_found_edge_r to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_jitter_latched_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y213.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_found_edge_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_found_edge_r
    SLICE_X12Y213.A6     net (fanout=1)        0.045   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_found_edge_r
    SLICE_X12Y213.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_jitter_latched_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_jitter_latched_r_glue_set
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_jitter_latched_r
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.022ns logic, 0.045ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_164 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[27].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.495 - 0.460)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_164 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[27].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y219.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<167>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_164
    SLICE_X96Y219.BI     net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<164>
    SLICE_X96Y219.CLK    Tdh         (-Th)     0.086   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<163>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[27].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.012ns logic, 0.096ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_100 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.497 - 0.462)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_100 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y218.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<103>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_100
    SLICE_X96Y218.AI     net (fanout=1)        0.097   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<100>
    SLICE_X96Y218.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<97>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.011ns logic, 0.097ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r_10 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.532 - 0.496)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r_10 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y201.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r<13>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r_10
    SLICE_X68Y201.AX     net (fanout=2)        0.100   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r<10>
    SLICE_X68Y201.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc_dbg_wr_calib_clk_delay<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_10
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.009ns logic, 0.100ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_40 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.512 - 0.477)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_40 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y213.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<43>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_40
    SLICE_X88Y214.AI     net (fanout=1)        0.099   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<40>
    SLICE_X88Y214.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<37>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.011ns logic, 0.099ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_01 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.750 - 0.643)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_01 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y196.AQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_04
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_01
    SLICE_X22Y200.DX     net (fanout=6)        0.158   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_01
    SLICE_X22Y200.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.184ns (0.026ns logic, 0.158ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_34 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.488 - 0.445)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_34 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y166.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_35
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_34
    SLICE_X44Y166.CX     net (fanout=2)        0.112   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_34
    SLICE_X44Y166.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_rdlvl_dq<35>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_34
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.009ns logic, 0.112ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.488 - 0.445)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y166.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_35
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_32
    SLICE_X44Y166.AX     net (fanout=2)        0.112   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_32
    SLICE_X44Y166.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_rdlvl_dq<35>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_32
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.009ns logic, 0.112ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_35 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.488 - 0.445)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_35 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y166.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_35
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_35
    SLICE_X44Y166.DX     net (fanout=2)        0.113   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_35
    SLICE_X44Y166.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_rdlvl_dq<35>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_35
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.009ns logic, 0.113ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_33 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.488 - 0.445)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_33 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y166.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_35
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_33
    SLICE_X44Y166.BX     net (fanout=2)        0.113   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_33
    SLICE_X44Y166.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_rdlvl_dq<35>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_33
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.009ns logic, 0.113ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_4 (FF)
  Destination:          ftop/dram0/dbg_rddata/sDataSyncIn_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.518 - 0.485)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_4 to ftop/dram0/dbg_rddata/sDataSyncIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y181.AQ     Tcko                  0.098   ftop/dram0/memc_memc_app_rd_data<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_4
    SLICE_X68Y181.AX     net (fanout=4)        0.106   ftop/dram0/memc_memc_app_rd_data<4>
    SLICE_X68Y181.CLK    Tckdi       (-Th)     0.089   ftop/dram0/dbg_rddata/sDataSyncIn<7>
                                                       ftop/dram0/dbg_rddata/sDataSyncIn_4
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.009ns logic, 0.106ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_6 (FF)
  Destination:          ftop/dram0/dbg_rddata/sDataSyncIn_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.518 - 0.485)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_6 to ftop/dram0/dbg_rddata/sDataSyncIn_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y181.CQ     Tcko                  0.098   ftop/dram0/memc_memc_app_rd_data<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_6
    SLICE_X68Y181.CX     net (fanout=4)        0.108   ftop/dram0/memc_memc_app_rd_data<6>
    SLICE_X68Y181.CLK    Tckdi       (-Th)     0.089   ftop/dram0/dbg_rddata/sDataSyncIn<7>
                                                       ftop/dram0/dbg_rddata/sDataSyncIn_6
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.009ns logic, 0.108ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_19 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.515 - 0.477)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_19 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y195.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_20
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_19
    SLICE_X61Y195.DX     net (fanout=2)        0.101   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_19
    SLICE_X61Y195.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_rdlvl_dq<19>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_19
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_18 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.515 - 0.477)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_18 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y195.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_20
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_18
    SLICE_X61Y195.CX     net (fanout=2)        0.101   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_18
    SLICE_X61Y195.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_rdlvl_dq<19>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_18
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_and_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.761 - 0.654)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_and_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y198.DQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_3
    SLICE_X12Y200.A5     net (fanout=1)        0.154   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_3
    SLICE_X12Y200.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_and_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/out11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_and_r
    -------------------------------------------------  ---------------------------
    Total                                      0.193ns (0.039ns logic, 0.154ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_17 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.515 - 0.477)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_17 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y195.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_20
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_17
    SLICE_X61Y195.BX     net (fanout=2)        0.103   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_17
    SLICE_X61Y195.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_rdlvl_dq<19>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_17
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.022ns logic, 0.103ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rd_dly_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rd_dly_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.096ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rd_dly_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rd_dly_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y217.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rd_dly_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rd_dly_r_1
    SLICE_X24Y217.D6     net (fanout=16)       0.075   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rd_dly_r<1>
    SLICE_X24Y217.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rd_dly_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cal2_cnt_rd_dly_r_xor<4>12
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_rd_dly_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.096ns (0.021ns logic, 0.075ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA_D1/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA_D1/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMB/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMB/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMB_D1/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMB_D1/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMC/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMC/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMC_D1/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMC_D1/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMD/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMD/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMD_D1/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMD_D1/CLK
  Location pin: SLICE_X16Y179.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<95>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem16_RAMA/CLK
  Location pin: SLICE_X16Y181.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<95>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem16_RAMA/CLK
  Location pin: SLICE_X16Y181.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<95>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem16_RAMA_D1/CLK
  Location pin: SLICE_X16Y181.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<95>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem16_RAMA_D1/CLK
  Location pin: SLICE_X16Y181.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.129ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.629ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Delay:     1.269ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X94Y45.DX      net (fanout=1)        0.742   gmii_rxd_7_IBUF
    SLICE_X94Y45.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.373ns logic, 0.742ns route)
                                                       (33.5% logic, 66.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X94Y45.CLK     net (fanout=48)       0.354   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.269ns (0.774ns logic, 0.495ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.638ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.676ns (Levels of Logic = 1)
  Clock Path Delay:     2.513ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X94Y45.DX      net (fanout=1)        1.146   gmii_rxd_7_IBUF
    SLICE_X94Y45.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.676ns (0.530ns logic, 1.146ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X94Y45.CLK     net (fanout=48)       0.902   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.513ns (1.227ns logic, 1.286ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.058ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.558ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.186ns (Levels of Logic = 1)
  Clock Path Delay:     1.269ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X94Y45.CX      net (fanout=1)        0.808   gmii_rxd_6_IBUF
    SLICE_X94Y45.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.378ns logic, 0.808ns route)
                                                       (31.9% logic, 68.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X94Y45.CLK     net (fanout=48)       0.354   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.269ns (0.774ns logic, 0.495ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.719ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.757ns (Levels of Logic = 1)
  Clock Path Delay:     2.513ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X94Y45.CX      net (fanout=1)        1.224   gmii_rxd_6_IBUF
    SLICE_X94Y45.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (0.533ns logic, 1.224ns route)
                                                       (30.3% logic, 69.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X94Y45.CLK     net (fanout=48)       0.902   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.513ns (1.227ns logic, 1.286ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.209ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.709ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.035ns (Levels of Logic = 1)
  Clock Path Delay:     1.269ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X94Y45.BX      net (fanout=1)        0.641   gmii_rxd_5_IBUF
    SLICE_X94Y45.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.035ns (0.394ns logic, 0.641ns route)
                                                       (38.1% logic, 61.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X94Y45.CLK     net (fanout=48)       0.354   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.269ns (0.774ns logic, 0.495ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.511ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.549ns (Levels of Logic = 1)
  Clock Path Delay:     2.513ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X94Y45.BX      net (fanout=1)        1.002   gmii_rxd_5_IBUF
    SLICE_X94Y45.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.547ns logic, 1.002ns route)
                                                       (35.3% logic, 64.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X94Y45.CLK     net (fanout=48)       0.902   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.513ns (1.227ns logic, 1.286ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.240ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.740ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.004ns (Levels of Logic = 1)
  Clock Path Delay:     1.269ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X94Y45.AX      net (fanout=1)        0.567   gmii_rxd_4_IBUF
    SLICE_X94Y45.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.437ns logic, 0.567ns route)
                                                       (43.5% logic, 56.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X94Y45.CLK     net (fanout=48)       0.354   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.269ns (0.774ns logic, 0.495ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.394ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.432ns (Levels of Logic = 1)
  Clock Path Delay:     2.513ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X94Y45.AX      net (fanout=1)        0.848   gmii_rxd_4_IBUF
    SLICE_X94Y45.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.584ns logic, 0.848ns route)
                                                       (40.8% logic, 59.2% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X94Y45.CLK     net (fanout=48)       0.902   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.513ns (1.227ns logic, 1.286ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.338ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.838ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.902ns (Levels of Logic = 1)
  Clock Path Delay:     1.265ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X92Y48.DX      net (fanout=1)        0.472   gmii_rxd_3_IBUF
    SLICE_X92Y48.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      0.902ns (0.430ns logic, 0.472ns route)
                                                       (47.7% logic, 52.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y48.CLK     net (fanout=48)       0.350   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.774ns logic, 0.491ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.263ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.292ns (Levels of Logic = 1)
  Clock Path Delay:     2.504ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X92Y48.DX      net (fanout=1)        0.735   gmii_rxd_3_IBUF
    SLICE_X92Y48.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (0.557ns logic, 0.735ns route)
                                                       (43.1% logic, 56.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y48.CLK     net (fanout=48)       0.893   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.504ns (1.227ns logic, 1.277ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.451ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.951ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.789ns (Levels of Logic = 1)
  Clock Path Delay:     1.265ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X92Y48.CX      net (fanout=1)        0.419   gmii_rxd_2_IBUF
    SLICE_X92Y48.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.370ns logic, 0.419ns route)
                                                       (46.9% logic, 53.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y48.CLK     net (fanout=48)       0.350   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.774ns logic, 0.491ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.123ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.152ns (Levels of Logic = 1)
  Clock Path Delay:     2.504ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X92Y48.CX      net (fanout=1)        0.647   gmii_rxd_2_IBUF
    SLICE_X92Y48.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.152ns (0.505ns logic, 0.647ns route)
                                                       (43.8% logic, 56.2% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y48.CLK     net (fanout=48)       0.893   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.504ns (1.227ns logic, 1.277ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.446ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.946ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.794ns (Levels of Logic = 1)
  Clock Path Delay:     1.265ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X92Y48.BX      net (fanout=1)        0.418   gmii_rxd_1_IBUF
    SLICE_X92Y48.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.376ns logic, 0.418ns route)
                                                       (47.4% logic, 52.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y48.CLK     net (fanout=48)       0.350   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.774ns logic, 0.491ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.128ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.157ns (Levels of Logic = 1)
  Clock Path Delay:     2.504ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X92Y48.BX      net (fanout=1)        0.647   gmii_rxd_1_IBUF
    SLICE_X92Y48.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.157ns (0.510ns logic, 0.647ns route)
                                                       (44.1% logic, 55.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y48.CLK     net (fanout=48)       0.893   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.504ns (1.227ns logic, 1.277ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.446ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.946ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.794ns (Levels of Logic = 1)
  Clock Path Delay:     1.265ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X92Y48.AX      net (fanout=1)        0.364   gmii_rxd_0_IBUF
    SLICE_X92Y48.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.430ns logic, 0.364ns route)
                                                       (54.2% logic, 45.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y48.CLK     net (fanout=48)       0.350   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.774ns logic, 0.491ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.084ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.113ns (Levels of Logic = 1)
  Clock Path Delay:     2.504ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X92Y48.AX      net (fanout=1)        0.556   gmii_rxd_0_IBUF
    SLICE_X92Y48.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.557ns logic, 0.556ns route)
                                                       (50.0% logic, 50.0% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y48.CLK     net (fanout=48)       0.893   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.504ns (1.227ns logic, 1.277ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.072ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.572ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.213ns (Levels of Logic = 1)
  Clock Path Delay:     1.310ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X92Y30.AX      net (fanout=1)        0.793   gmii_rx_dv_IBUF
    SLICE_X92Y30.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (0.420ns logic, 0.793ns route)
                                                       (34.6% logic, 65.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y30.CLK     net (fanout=48)       0.395   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.774ns logic, 0.536ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.658ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.739ns (Levels of Logic = 1)
  Clock Path Delay:     2.556ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X92Y30.AX      net (fanout=1)        1.191   gmii_rx_dv_IBUF
    SLICE_X92Y30.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (0.548ns logic, 1.191ns route)
                                                       (31.5% logic, 68.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X92Y30.CLK     net (fanout=48)       0.945   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (1.227ns logic, 1.329ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.429ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.929ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.815ns (Levels of Logic = 1)
  Clock Path Delay:     1.269ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X95Y46.AX      net (fanout=1)        0.418   gmii_rx_er_IBUF
    SLICE_X95Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.397ns logic, 0.418ns route)
                                                       (48.7% logic, 51.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X95Y46.CLK     net (fanout=48)       0.354   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.269ns (0.774ns logic, 0.495ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.159ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.196ns (Levels of Logic = 1)
  Clock Path Delay:     2.512ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X95Y46.AX      net (fanout=1)        0.646   gmii_rx_er_IBUF
    SLICE_X95Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.550ns logic, 0.646ns route)
                                                       (46.0% logic, 54.0% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X95Y46.CLK     net (fanout=48)       0.901   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.512ns (1.227ns logic, 1.285ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.108ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.189ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.761ns|      5.317ns|            0|           17|        91995|        75741|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      5.317ns|          N/A|           17|            0|        75741|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      4.701ns|            0|          246|            0|     10856846|
| TS_CLK_125                    |      8.000ns|      8.426ns|          N/A|           66|            0|     10837549|            0|
| TS_CLK_250                    |      4.000ns|      4.701ns|          N/A|          180|            0|        19297|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |   -0.072(R)|      FAST  |    0.842(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.429(R)|      FAST  |    1.341(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.446(R)|      FAST  |    1.416(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.446(R)|      FAST  |    1.372(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.451(R)|      FAST  |    1.377(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |   -0.338(R)|      FAST  |    1.237(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |   -0.240(R)|      FAST  |    1.106(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |   -0.209(R)|      FAST  |    0.989(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |   -0.058(R)|      FAST  |    0.781(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |   -0.129(R)|      FAST  |    0.862(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    4.417|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    5.317|         |         |         |
sys0_clkp      |    5.317|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    5.317|         |         |         |
sys0_clkp      |    5.317|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.489|         |         |         |
sys1_clkp      |    5.489|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.489|         |         |         |
sys1_clkp      |    5.489|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.733; Ideal Clock Offset To Actual Clock 0.504; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |   -0.129(R)|      FAST  |    0.862(R)|      SLOW  |    0.629|    1.638|       -0.504|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.129|         -  |       0.862|         -  |    0.629|    1.638|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.723; Ideal Clock Offset To Actual Clock 0.581; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.058(R)|      FAST  |    0.781(R)|      SLOW  |    0.558|    1.719|       -0.581|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.058|         -  |       0.781|         -  |    0.558|    1.719|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.780; Ideal Clock Offset To Actual Clock 0.401; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.209(R)|      FAST  |    0.989(R)|      SLOW  |    0.709|    1.511|       -0.401|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.209|         -  |       0.989|         -  |    0.709|    1.511|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.866; Ideal Clock Offset To Actual Clock 0.327; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.240(R)|      FAST  |    1.106(R)|      SLOW  |    0.740|    1.394|       -0.327|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.240|         -  |       1.106|         -  |    0.740|    1.394|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.899; Ideal Clock Offset To Actual Clock 0.212; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |   -0.338(R)|      FAST  |    1.237(R)|      SLOW  |    0.838|    1.263|       -0.212|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.338|         -  |       1.237|         -  |    0.838|    1.263|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.926; Ideal Clock Offset To Actual Clock 0.086; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.451(R)|      FAST  |    1.377(R)|      SLOW  |    0.951|    1.123|       -0.086|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.451|         -  |       1.377|         -  |    0.951|    1.123|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.926; Ideal Clock Offset To Actual Clock 0.091; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.446(R)|      FAST  |    1.372(R)|      SLOW  |    0.946|    1.128|       -0.091|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.446|         -  |       1.372|         -  |    0.946|    1.128|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.970; Ideal Clock Offset To Actual Clock 0.069; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.446(R)|      FAST  |    1.416(R)|      SLOW  |    0.946|    1.084|       -0.069|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.446|         -  |       1.416|         -  |    0.946|    1.084|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.770; Ideal Clock Offset To Actual Clock 0.543; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |   -0.072(R)|      FAST  |    0.842(R)|      SLOW  |    0.572|    1.658|       -0.543|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.072|         -  |       0.842|         -  |    0.572|    1.658|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.912; Ideal Clock Offset To Actual Clock 0.115; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.429(R)|      FAST  |    1.341(R)|      SLOW  |    0.929|    1.159|       -0.115|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.429|         -  |       1.341|         -  |    0.929|    1.159|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 263  Score: 86327  (Setup/Max: 86275, Hold: 52)

Constraints cover 11034176 paths, 0 nets, and 213204 connections

Design statistics:
   Minimum period:   8.426ns{1}   (Maximum frequency: 118.680MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov  4 12:21:49 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1651 MB



