
 Intel(r) Performance Counter Monitor: Intel(r) Transactional Synchronization Extensions Monitoring Utility 

 Copyright (c) 2013 Intel Corporation

Number of physical cores: 4
Number of logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 4
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 3500000000 Hz
Package thermal spec power: 84 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 

Detected Intel(R) Xeon(R) CPU E3-1275 v3 @ 3.50GHz "Intel(r) microarchitecture codename Haswell"
Update every 0 seconds

 Executing "labyrinth/labyrinth.rtm -i labyrinth/inputs/random-x512-y512-z7-n512.txt -t8" command:

Maze dimensions = 512 x 512 x 7
Paths to route  = 512
Paths routed    = 511
Elapsed time    = 38.912880 seconds
Verification passed.
Exit code: 0

Time elapsed: 38929 ms
Event0: RTM_RETIRED.ABORTED Number of times an RTM execution aborted due to any reasons (multiple categories may count as one) (raw 0x4c9)
Event1: TX_MEM.ABORT_CONFLICT Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address (raw 0x154)
Event2: TX_MEM.ABORT_CAPACITY_WRITE Number of times a transactional abort was signaled due to limited resources for transactional stores (raw 0x254)

Core,Event0,Event1,Event2,Event3
0,6,0,6,0,
1,3,0,3,0,
2,0,0,0,0,
3,6,0,5,0,
4,0,0,0,0,
5,0,0,0,0,
6,1521,43,1254,0,
7,6,0,4,0,
*,1542,43,1272,0,

Cleaning up
