Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Aug 29 12:38:01 2023
| Host         : GF76 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_high_fanout_nets -file /home/albertojor/GitHub/Chisel/Tesis/freedom/builds/e300artydevkit/obj/report/fanout.txt -timing -load_types -max_nets 25
| Design       : E300ArtyDevKitFPGAChip
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

High Fan-out Nets Information

1. Fanout Summary
-----------------

+--------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+
|                                                                                                                    |        |             |                 |                 |         Clock Enable        |          Set/Reset          |         Data & Other        |            Clock            |
+--------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| Net Name                                                                                                           | Fanout | Driver Type | Worst Slack(ns) | Worst Delay(ns) | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER |
+--------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/sys_reset       |   4012 | LUT1        |          18.436 |           9.148 |     0 |  0 |              0 |  4008 |  4 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| slow_clock_BUFG                                                                                                    |   1012 | BUFG        |             inf |           1.803 |     0 |  0 |              0 |     0 |  0 |              0 |     1 |  0 |              0 |  1011 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0] |    593 | LUT1        |          23.641 |           4.546 |     0 |  0 |              0 |   593 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/s3_slaveValid_reg                                                   |    545 | LUT6        |          18.831 |           6.253 |   512 |  0 |              0 |     0 |  0 |              0 |    33 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/fragmenter/Repeater/SR[0]                                                          |    512 | LUT6        |          16.837 |           4.359 |     0 |  0 |              0 |   512 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Asconp/ctrlPer/E[0]                                                    |    350 | LUT2        |          20.258 |           2.187 |   320 |  0 |              0 |     0 |  0 |              0 |    30 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/randFSM/random_mode                                                    |    326 | LUT2        |          18.585 |           5.132 |     0 |  0 |              0 |     0 |  0 |              0 |   326 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Asconp/ctrlPer/selInReg_reg_0                                          |    320 | FDRE        |          19.936 |           5.447 |     0 |  0 |              0 |     0 |  0 |              0 |   320 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Asconp/ctrlPer/validReg_reg_5[0]                                       |    320 | LUT2        |          20.735 |           5.846 |   320 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/stateReg_0[63]_i_17_n_0                                           |    256 | LUT5        |          17.749 |           6.480 |     0 |  0 |              0 |     0 |  0 |              0 |   256 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/stateReg_0[63]_i_18_n_0                                           |    256 | LUT5        |          16.313 |           6.842 |     0 |  0 |              0 |     0 |  0 |              0 |   256 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/stateReg_0[63]_i_19_n_0                                           |    256 | LUT5        |          16.590 |           7.489 |     0 |  0 |              0 |     0 |  0 |              0 |   256 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/stateReg_0[63]_i_9_n_0                                            |    256 | LUT5        |          18.316 |           5.972 |     0 |  0 |              0 |     0 |  0 |              0 |   256 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tag_hit_0                                                       |    250 | FDRE        |          13.360 |           2.376 |     0 |  0 |              0 |     0 |  0 |              0 |   250 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tag_hit_1                                                       |    250 | FDRE        |          13.748 |           1.784 |     0 |  0 |              0 |     0 |  0 |              0 |   250 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/state_reg[2]_0                                                               |    208 | FDRE        |          18.266 |           3.058 |     0 |  0 |              0 |     0 |  0 |              0 |   208 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc[12]                                                                 |    188 | FDRE        |          10.604 |           6.651 |     0 |  0 |              0 |     0 |  0 |              0 |   188 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[13]_rep_n_0                                                     |    187 | FDRE        |          11.089 |           5.248 |     0 |  0 |              0 |     0 |  0 |              0 |   187 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/full_reg_3            |    185 | LUT5        |          15.429 |           3.083 |     0 |  0 |              0 |     0 |  0 |              0 |   185 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/hash_mode_reg_0                                                              |    179 | FDRE        |          18.258 |           4.739 |     0 |  0 |              0 |     0 |  0 |              0 |   179 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/state_reg[0]_0                                                               |    173 | FDRE        |          18.003 |           2.314 |     0 |  0 |              0 |     0 |  0 |              0 |   173 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg_0                                                          |    173 | FDRE        |          13.735 |           2.485 |     0 |  0 |              0 |     0 |  0 |              0 |   173 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/valid_key_reg_n_0                                                            |    163 | FDRE        |          24.865 |           5.047 |   128 |  0 |              0 |     0 |  0 |              0 |    35 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/valid_nonce                                                                  |    163 | FDRE        |          23.428 |           5.282 |   128 |  0 |              0 |     0 |  0 |              0 |    35 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/load_tag_valid_reg_n_0                                                       |    162 | FDRE        |          25.905 |           2.748 |   128 |  0 |              0 |     0 |  0 |              0 |    34 |  0 |              0 |     0 |  0 |              0 |
+--------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+


