Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Nov  6 16:44:46 2025
| Host         : DESKTOP-7S5KLHF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  339         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (339)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (914)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (339)
--------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: Clk (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: ClkDiv_0/ClkMS_reg/Q (HIGH)

 There are 228 register/latch pins with no clock driven by root clock pin: LCDClkDiv_0/ClkOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (914)
--------------------------------------------------
 There are 914 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  928          inf        0.000                      0                  928           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           928 Endpoints
Min Delay           928 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDDriver_0/LCD_Data_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_Data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.513ns  (logic 3.948ns (41.504%)  route 5.565ns (58.496%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/LCD_Data_reg[11]/C
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/LCD_Data_reg[11]/Q
                         net (fo=1, routed)           5.565     6.021    LCD_Data_OBUF[11]
    C16                  OBUF (Prop_obuf_I_O)         3.492     9.513 r  LCD_Data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.513    LCD_Data[11]
    C16                                                               r  LCD_Data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDDriver_0/LCD_Data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_Data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.424ns  (logic 4.026ns (42.721%)  route 5.398ns (57.279%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/LCD_Data_reg[9]/C
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/LCD_Data_reg[9]/Q
                         net (fo=1, routed)           5.398     5.916    LCD_Data_OBUF[9]
    A17                  OBUF (Prop_obuf_I_O)         3.508     9.424 r  LCD_Data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.424    LCD_Data[9]
    A17                                                               r  LCD_Data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDDriver_0/LCD_Data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_Data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.038ns  (logic 3.959ns (49.254%)  route 4.079ns (50.746%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/LCD_Data_reg[8]/C
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/LCD_Data_reg[8]/Q
                         net (fo=1, routed)           4.079     4.535    LCD_Data_OBUF[8]
    A15                  OBUF (Prop_obuf_I_O)         3.503     8.038 r  LCD_Data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.038    LCD_Data[8]
    A15                                                               r  LCD_Data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDDriver_0/LCD_Data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_Data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.890ns  (logic 3.961ns (50.199%)  route 3.929ns (49.801%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/LCD_Data_reg[10]/C
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/LCD_Data_reg[10]/Q
                         net (fo=1, routed)           3.929     4.385    LCD_Data_OBUF[10]
    C15                  OBUF (Prop_obuf_I_O)         3.505     7.890 r  LCD_Data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.890    LCD_Data[10]
    C15                                                               r  LCD_Data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReactionTimer_0/LED_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.314ns  (logic 3.986ns (63.129%)  route 2.328ns (36.871%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE                         0.000     0.000 r  ReactionTimer_0/LED_reg[0]_lopt_replica_2/C
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ReactionTimer_0/LED_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           2.328     2.784    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.314 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.314    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[33]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 1.548ns (25.976%)  route 4.411ns (74.024%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/Q
                         net (fo=3, routed)           1.156     1.575    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg_n_0_[4]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.327     1.902 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/Counter[8]_i_3/O
                         net (fo=4, routed)           1.100     3.002    LCDDisplay_0/LcdInterface_0/LCDDriver_0/Counter[8]_i_3_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.352     3.354 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_6/O
                         net (fo=2, routed)           0.651     4.005    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_6_n_0
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.326     4.331 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_4/O
                         net (fo=1, routed)           0.793     5.124    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I4_O)        0.124     5.248 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_1/O
                         net (fo=38, routed)          0.711     5.959    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[33]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[36]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 1.548ns (25.976%)  route 4.411ns (74.024%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/Q
                         net (fo=3, routed)           1.156     1.575    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg_n_0_[4]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.327     1.902 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/Counter[8]_i_3/O
                         net (fo=4, routed)           1.100     3.002    LCDDisplay_0/LcdInterface_0/LCDDriver_0/Counter[8]_i_3_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.352     3.354 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_6/O
                         net (fo=2, routed)           0.651     4.005    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_6_n_0
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.326     4.331 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_4/O
                         net (fo=1, routed)           0.793     5.124    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I4_O)        0.124     5.248 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_1/O
                         net (fo=38, routed)          0.711     5.959    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[36]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[38]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 1.548ns (25.976%)  route 4.411ns (74.024%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/Q
                         net (fo=3, routed)           1.156     1.575    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg_n_0_[4]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.327     1.902 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/Counter[8]_i_3/O
                         net (fo=4, routed)           1.100     3.002    LCDDisplay_0/LcdInterface_0/LCDDriver_0/Counter[8]_i_3_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.352     3.354 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_6/O
                         net (fo=2, routed)           0.651     4.005    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_6_n_0
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.326     4.331 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_4/O
                         net (fo=1, routed)           0.793     5.124    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I4_O)        0.124     5.248 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_1/O
                         net (fo=38, routed)          0.711     5.959    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[38]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[40]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 1.548ns (25.976%)  route 4.411ns (74.024%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/Q
                         net (fo=3, routed)           1.156     1.575    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg_n_0_[4]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.327     1.902 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/Counter[8]_i_3/O
                         net (fo=4, routed)           1.100     3.002    LCDDisplay_0/LcdInterface_0/LCDDriver_0/Counter[8]_i_3_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.352     3.354 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_6/O
                         net (fo=2, routed)           0.651     4.005    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_6_n_0
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.326     4.331 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_4/O
                         net (fo=1, routed)           0.793     5.124    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I4_O)        0.124     5.248 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_1/O
                         net (fo=38, routed)          0.711     5.959    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[40]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.902ns  (logic 1.548ns (26.229%)  route 4.354ns (73.771%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[4]/Q
                         net (fo=3, routed)           1.156     1.575    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg_n_0_[4]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.327     1.902 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/Counter[8]_i_3/O
                         net (fo=4, routed)           1.100     3.002    LCDDisplay_0/LcdInterface_0/LCDDriver_0/Counter[8]_i_3_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.352     3.354 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_6/O
                         net (fo=2, routed)           0.651     4.005    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_6_n_0
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.326     4.331 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_4/O
                         net (fo=1, routed)           0.793     5.124    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I4_O)        0.124     5.248 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_1/O
                         net (fo=38, routed)          0.654     5.902    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State[42]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[10]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ReactionTimer_0/Count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ReactionTimer_0/ReactionTime_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE                         0.000     0.000 r  ReactionTimer_0/Count_reg[6]/C
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ReactionTimer_0/Count_reg[6]/Q
                         net (fo=4, routed)           0.059     0.187    ReactionTimer_0/Count[6]
    SLICE_X6Y22          FDRE                                         r  ReactionTimer_0/ReactionTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDCntrl_0/DisplayInt_reg[52]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCDDisplay_0/LcdInterface_0/LCDCntrl_0/DisplayInt_reg[60]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDCntrl_0/DisplayInt_reg[52]/C
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCDDisplay_0/LcdInterface_0/LCDCntrl_0/DisplayInt_reg[52]/Q
                         net (fo=1, routed)           0.052     0.193    LCDDisplay_0/LcdInterface_0/LCDCntrl_0/in11[59]
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.045     0.238 r  LCDDisplay_0/LcdInterface_0/LCDCntrl_0/DisplayInt[60]_i_1/O
                         net (fo=1, routed)           0.000     0.238    LCDDisplay_0/LcdInterface_0/LCDCntrl_0/DisplayInt[60]_i_1_n_0
    SLICE_X6Y25          FDRE                                         r  LCDDisplay_0/LcdInterface_0/LCDCntrl_0/DisplayInt_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[39]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[40]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[39]/C
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[39]/Q
                         net (fo=4, routed)           0.101     0.242    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg_n_0_[39]
    SLICE_X3Y28          FDRE                                         r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReactionTimer_0/start_sync_0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ReactionTimer_0/start_sync_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  ReactionTimer_0/start_sync_0_reg/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ReactionTimer_0/start_sync_0_reg/Q
                         net (fo=1, routed)           0.119     0.247    ReactionTimer_0/start_sync_0
    SLICE_X0Y18          FDRE                                         r  ReactionTimer_0/start_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReactionTimer_0/Count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ReactionTimer_0/ReactionTime_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.634%)  route 0.125ns (49.366%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE                         0.000     0.000 r  ReactionTimer_0/Count_reg[8]/C
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ReactionTimer_0/Count_reg[8]/Q
                         net (fo=2, routed)           0.125     0.253    ReactionTimer_0/Count[8]
    SLICE_X6Y22          FDRE                                         r  ReactionTimer_0/ReactionTime_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.284%)  route 0.114ns (44.716%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[10]/C
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[10]/Q
                         net (fo=2, routed)           0.114     0.255    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg_n_0_[10]
    SLICE_X1Y28          FDRE                                         r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.735%)  route 0.129ns (50.265%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[21]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[21]/Q
                         net (fo=4, routed)           0.129     0.257    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg_n_0_[21]
    SLICE_X0Y31          FDRE                                         r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDCntrl_0/FSM_onehot_State_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCDDisplay_0/LcdInterface_0/LCDCntrl_0/Write_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDCntrl_0/FSM_onehot_State_reg[3]/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCDDisplay_0/LcdInterface_0/LCDCntrl_0/FSM_onehot_State_reg[3]/Q
                         net (fo=4, routed)           0.076     0.217    LCDDisplay_0/LcdInterface_0/LCDCntrl_0/FSM_onehot_State_reg_n_0_[3]
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.262 r  LCDDisplay_0/LcdInterface_0/LCDCntrl_0/Write_i_1/O
                         net (fo=1, routed)           0.000     0.262    LCDDisplay_0/LcdInterface_0/LCDCntrl_0/Write_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  LCDDisplay_0/LcdInterface_0/LCDCntrl_0/Write_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[5]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[5]/Q
                         net (fo=3, routed)           0.136     0.264    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg_n_0_[5]
    SLICE_X1Y30          FDRE                                         r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.678%)  route 0.127ns (47.322%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDSE                         0.000     0.000 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[0]/C
    SLICE_X0Y30          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[0]/Q
                         net (fo=3, routed)           0.127     0.268    LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg_n_0_[0]
    SLICE_X1Y30          FDRE                                         r  LCDDisplay_0/LcdInterface_0/LCDDriver_0/FSM_onehot_State_reg[1]/D
  -------------------------------------------------------------------    -------------------





