# Digital System Design with Verilog HDL

In this repo you will find learning matrials + Verilog codes for **Digital System Design with Verilog HDL** course as it is taught at the **Faculty of Engineering - University of Aden**.

## Course Prerequisites

* Logic Design.
* Digital Electronics.

## References

* [Digital Design: An Embedded Systems Approach Using Verilog](https://www.elsevier.com/books/digital-design-verilog/ashenden/978-0-12-369527-7) by Peter J. Ashenden.
* [Digital Design: Principles and Practices](https://www.pearson.com/us/higher-education/product/Wakerly-Digital-Design-Principles-and-Practices-4th-Edition/9780131863897.html) by John F. Wakerly.
* [Verilog HDL A guide to Digital Design and Synthesis](https://www.oreilly.com/library/view/verilog-hdl-a/0130449113/) by Samir Palnitkar.

## Laboratory setup

The lab is based on a simulation environment using [Xilinxâ€™s Vivado Design Suite - student edition](https://www.xilinx.com/support/university/vivado.html), you will be designing with Verilog HDL and simulating your designs using the built-in simulator (ISim).

## Useful resources

* [EDA Playground](https://www.edaplayground.com/).
* [OpenCores projects](https://opencores.org/projects).
* [Introdction to Verilog by Altera on YouTube](https://www.youtube.com/watch?v=PJGvZSlsLKs).
* [Introduction to FPGA Design for Embedded Systems - course on Coursera](https://www.coursera.org/learn/intro-fpga-design-embedded-systems)
* [Hardware Description Languages for FPGA Design - course on Coursera](https://www.coursera.org/learn/fpga-hardware-description-languages)
* [Verilog tutorials and other resources on ASIC World](http://www.asic-world.com/verilog/index.html)
