Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  5 21:38:31 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.022     -122.639                    102                 1376        0.093        0.000                      0                 1376        3.000        0.000                       0                   617  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -2.022     -122.639                    102                 1376        0.093        0.000                      0                 1376        6.712        0.000                       0                   613  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          102  Failing Endpoints,  Worst Slack       -2.022ns,  Total Violation     -122.639ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.022ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.431ns  (logic 9.056ns (55.117%)  route 7.375ns (44.883%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.724    -0.816    xvga1/clk_out1
    SLICE_X81Y55         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.990     0.631    xvga1/vcount_out_reg[9]_2[3]
    SLICE_X79Y57         LUT3 (Prop_lut3_I1_O)        0.152     0.783 r  xvga1/curr_tile[2]_i_55/O
                         net (fo=4, routed)           0.485     1.267    xvga1/curr_tile[2]_i_55_n_0
    SLICE_X79Y57         LUT4 (Prop_lut4_I3_O)        0.326     1.593 r  xvga1/image_addr_i_47/O
                         net (fo=1, routed)           0.000     1.593    xvga1/image_addr_i_47_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.143 r  xvga1/image_addr_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.143    xvga1/image_addr_i_34_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.477 r  xvga1/image_addr_i_27/O[1]
                         net (fo=20, routed)          0.868     3.346    xvga1/image_addr_i_27_n_6
    SLICE_X81Y56         LUT5 (Prop_lut5_I3_O)        0.303     3.649 r  xvga1/image_addr_i_51/O
                         net (fo=2, routed)           0.755     4.404    xvga1/image_addr_i_51_n_0
    SLICE_X76Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.528 r  xvga1/image_addr_i_53/O
                         net (fo=1, routed)           0.000     4.528    xvga1/image_addr_i_53_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.986 r  xvga1/image_addr_i_41/CO[1]
                         net (fo=1, routed)           0.306     5.292    xvga1/image_addr_i_41_n_2
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.332     5.624 r  xvga1/image_addr_i_28/O
                         net (fo=10, routed)          0.395     6.020    xvga1/image_addr_i_28_n_0
    SLICE_X74Y56         LUT3 (Prop_lut3_I0_O)        0.124     6.144 r  xvga1/image_addr_i_29/O
                         net (fo=2, routed)           0.950     7.094    xvga1/minesweeper/td/B[1]
    SLICE_X77Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  xvga1/image_addr_i_19/O
                         net (fo=1, routed)           0.000     7.218    xvga1/image_addr_i_19_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.768 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    xvga1/image_addr_i_3_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.556     8.546    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.562 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.794    13.356    minesweeper/td/image_addr__0[4]
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.124    13.480 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.480    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X72Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.012 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.012    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.341 r  minesweeper/td/fd_img_rom_i_1/O[3]
                         net (fo=12, routed)          1.274    15.615    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y10         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.548    13.912    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.130    14.341    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.593    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                 -2.022    

Slack (VIOLATED) :        -2.013ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.416ns  (logic 9.056ns (55.165%)  route 7.360ns (44.835%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.724    -0.816    xvga1/clk_out1
    SLICE_X81Y55         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.990     0.631    xvga1/vcount_out_reg[9]_2[3]
    SLICE_X79Y57         LUT3 (Prop_lut3_I1_O)        0.152     0.783 r  xvga1/curr_tile[2]_i_55/O
                         net (fo=4, routed)           0.485     1.267    xvga1/curr_tile[2]_i_55_n_0
    SLICE_X79Y57         LUT4 (Prop_lut4_I3_O)        0.326     1.593 r  xvga1/image_addr_i_47/O
                         net (fo=1, routed)           0.000     1.593    xvga1/image_addr_i_47_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.143 r  xvga1/image_addr_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.143    xvga1/image_addr_i_34_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.477 r  xvga1/image_addr_i_27/O[1]
                         net (fo=20, routed)          0.868     3.346    xvga1/image_addr_i_27_n_6
    SLICE_X81Y56         LUT5 (Prop_lut5_I3_O)        0.303     3.649 r  xvga1/image_addr_i_51/O
                         net (fo=2, routed)           0.755     4.404    xvga1/image_addr_i_51_n_0
    SLICE_X76Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.528 r  xvga1/image_addr_i_53/O
                         net (fo=1, routed)           0.000     4.528    xvga1/image_addr_i_53_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.986 r  xvga1/image_addr_i_41/CO[1]
                         net (fo=1, routed)           0.306     5.292    xvga1/image_addr_i_41_n_2
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.332     5.624 r  xvga1/image_addr_i_28/O
                         net (fo=10, routed)          0.395     6.020    xvga1/image_addr_i_28_n_0
    SLICE_X74Y56         LUT3 (Prop_lut3_I0_O)        0.124     6.144 r  xvga1/image_addr_i_29/O
                         net (fo=2, routed)           0.950     7.094    xvga1/minesweeper/td/B[1]
    SLICE_X77Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  xvga1/image_addr_i_19/O
                         net (fo=1, routed)           0.000     7.218    xvga1/image_addr_i_19_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.768 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    xvga1/image_addr_i_3_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.556     8.546    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.562 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.794    13.356    minesweeper/td/image_addr__0[4]
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.124    13.480 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.480    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X72Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.012 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.012    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.341 r  minesweeper/td/fd_img_rom_i_1/O[3]
                         net (fo=12, routed)          1.259    15.600    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.543    13.907    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.466    
                         clock uncertainty           -0.130    14.336    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.588    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.588    
                         arrival time                         -15.600    
  -------------------------------------------------------------------
                         slack                                 -2.013    

Slack (VIOLATED) :        -1.869ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.656ns  (logic 9.362ns (56.209%)  route 7.294ns (43.791%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.724    -0.816    xvga1/clk_out1
    SLICE_X81Y55         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.990     0.631    xvga1/vcount_out_reg[9]_2[3]
    SLICE_X79Y57         LUT3 (Prop_lut3_I1_O)        0.152     0.783 r  xvga1/curr_tile[2]_i_55/O
                         net (fo=4, routed)           0.485     1.267    xvga1/curr_tile[2]_i_55_n_0
    SLICE_X79Y57         LUT4 (Prop_lut4_I3_O)        0.326     1.593 r  xvga1/image_addr_i_47/O
                         net (fo=1, routed)           0.000     1.593    xvga1/image_addr_i_47_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.143 r  xvga1/image_addr_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.143    xvga1/image_addr_i_34_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.477 r  xvga1/image_addr_i_27/O[1]
                         net (fo=20, routed)          0.868     3.346    xvga1/image_addr_i_27_n_6
    SLICE_X81Y56         LUT5 (Prop_lut5_I3_O)        0.303     3.649 r  xvga1/image_addr_i_51/O
                         net (fo=2, routed)           0.755     4.404    xvga1/image_addr_i_51_n_0
    SLICE_X76Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.528 r  xvga1/image_addr_i_53/O
                         net (fo=1, routed)           0.000     4.528    xvga1/image_addr_i_53_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.986 r  xvga1/image_addr_i_41/CO[1]
                         net (fo=1, routed)           0.306     5.292    xvga1/image_addr_i_41_n_2
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.332     5.624 r  xvga1/image_addr_i_28/O
                         net (fo=10, routed)          0.395     6.020    xvga1/image_addr_i_28_n_0
    SLICE_X74Y56         LUT3 (Prop_lut3_I0_O)        0.124     6.144 r  xvga1/image_addr_i_29/O
                         net (fo=2, routed)           0.950     7.094    xvga1/minesweeper/td/B[1]
    SLICE_X77Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  xvga1/image_addr_i_19/O
                         net (fo=1, routed)           0.000     7.218    xvga1/image_addr_i_19_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.768 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    xvga1/image_addr_i_3_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.556     8.546    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.562 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.794    13.356    minesweeper/td/image_addr__0[4]
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.124    13.480 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.480    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X72Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.012 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.012    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.341 r  minesweeper/td/fd_img_rom_i_1/O[3]
                         net (fo=12, routed)          0.651    14.992    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    SLICE_X72Y60         LUT2 (Prop_lut2_I0_O)        0.306    15.298 r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=1, routed)           0.542    15.840    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.621    13.985    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y27         RAMB18E1                                     r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    14.544    
                         clock uncertainty           -0.130    14.414    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.971    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.971    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 -1.869    

Slack (VIOLATED) :        -1.841ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.254ns  (logic 8.983ns (55.268%)  route 7.271ns (44.732%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.724    -0.816    xvga1/clk_out1
    SLICE_X81Y55         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.990     0.631    xvga1/vcount_out_reg[9]_2[3]
    SLICE_X79Y57         LUT3 (Prop_lut3_I1_O)        0.152     0.783 r  xvga1/curr_tile[2]_i_55/O
                         net (fo=4, routed)           0.485     1.267    xvga1/curr_tile[2]_i_55_n_0
    SLICE_X79Y57         LUT4 (Prop_lut4_I3_O)        0.326     1.593 r  xvga1/image_addr_i_47/O
                         net (fo=1, routed)           0.000     1.593    xvga1/image_addr_i_47_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.143 r  xvga1/image_addr_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.143    xvga1/image_addr_i_34_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.477 r  xvga1/image_addr_i_27/O[1]
                         net (fo=20, routed)          0.868     3.346    xvga1/image_addr_i_27_n_6
    SLICE_X81Y56         LUT5 (Prop_lut5_I3_O)        0.303     3.649 r  xvga1/image_addr_i_51/O
                         net (fo=2, routed)           0.755     4.404    xvga1/image_addr_i_51_n_0
    SLICE_X76Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.528 r  xvga1/image_addr_i_53/O
                         net (fo=1, routed)           0.000     4.528    xvga1/image_addr_i_53_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.986 r  xvga1/image_addr_i_41/CO[1]
                         net (fo=1, routed)           0.306     5.292    xvga1/image_addr_i_41_n_2
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.332     5.624 r  xvga1/image_addr_i_28/O
                         net (fo=10, routed)          0.395     6.020    xvga1/image_addr_i_28_n_0
    SLICE_X74Y56         LUT3 (Prop_lut3_I0_O)        0.124     6.144 r  xvga1/image_addr_i_29/O
                         net (fo=2, routed)           0.950     7.094    xvga1/minesweeper/td/B[1]
    SLICE_X77Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  xvga1/image_addr_i_19/O
                         net (fo=1, routed)           0.000     7.218    xvga1/image_addr_i_19_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.768 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    xvga1/image_addr_i_3_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.556     8.546    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.562 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.794    13.356    minesweeper/td/image_addr__0[4]
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.124    13.480 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.480    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X72Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.012 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.012    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.268 r  minesweeper/td/fd_img_rom_i_1/O[2]
                         net (fo=12, routed)          1.170    15.438    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y10         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.548    13.912    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.130    14.341    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.597    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                         -15.438    
  -------------------------------------------------------------------
                         slack                                 -1.841    

Slack (VIOLATED) :        -1.816ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.224ns  (logic 8.983ns (55.369%)  route 7.241ns (44.631%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.724    -0.816    xvga1/clk_out1
    SLICE_X81Y55         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.990     0.631    xvga1/vcount_out_reg[9]_2[3]
    SLICE_X79Y57         LUT3 (Prop_lut3_I1_O)        0.152     0.783 r  xvga1/curr_tile[2]_i_55/O
                         net (fo=4, routed)           0.485     1.267    xvga1/curr_tile[2]_i_55_n_0
    SLICE_X79Y57         LUT4 (Prop_lut4_I3_O)        0.326     1.593 r  xvga1/image_addr_i_47/O
                         net (fo=1, routed)           0.000     1.593    xvga1/image_addr_i_47_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.143 r  xvga1/image_addr_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.143    xvga1/image_addr_i_34_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.477 r  xvga1/image_addr_i_27/O[1]
                         net (fo=20, routed)          0.868     3.346    xvga1/image_addr_i_27_n_6
    SLICE_X81Y56         LUT5 (Prop_lut5_I3_O)        0.303     3.649 r  xvga1/image_addr_i_51/O
                         net (fo=2, routed)           0.755     4.404    xvga1/image_addr_i_51_n_0
    SLICE_X76Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.528 r  xvga1/image_addr_i_53/O
                         net (fo=1, routed)           0.000     4.528    xvga1/image_addr_i_53_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.986 r  xvga1/image_addr_i_41/CO[1]
                         net (fo=1, routed)           0.306     5.292    xvga1/image_addr_i_41_n_2
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.332     5.624 r  xvga1/image_addr_i_28/O
                         net (fo=10, routed)          0.395     6.020    xvga1/image_addr_i_28_n_0
    SLICE_X74Y56         LUT3 (Prop_lut3_I0_O)        0.124     6.144 r  xvga1/image_addr_i_29/O
                         net (fo=2, routed)           0.950     7.094    xvga1/minesweeper/td/B[1]
    SLICE_X77Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  xvga1/image_addr_i_19/O
                         net (fo=1, routed)           0.000     7.218    xvga1/image_addr_i_19_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.768 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    xvga1/image_addr_i_3_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.556     8.546    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.562 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.794    13.356    minesweeper/td/image_addr__0[4]
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.124    13.480 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.480    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X72Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.012 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.012    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.268 r  minesweeper/td/fd_img_rom_i_1/O[2]
                         net (fo=12, routed)          1.140    15.408    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.543    13.907    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.466    
                         clock uncertainty           -0.130    14.336    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.592    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                         -15.408    
  -------------------------------------------------------------------
                         slack                                 -1.816    

Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.223ns  (logic 8.949ns (55.162%)  route 7.274ns (44.838%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.724    -0.816    xvga1/clk_out1
    SLICE_X81Y55         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.990     0.631    xvga1/vcount_out_reg[9]_2[3]
    SLICE_X79Y57         LUT3 (Prop_lut3_I1_O)        0.152     0.783 r  xvga1/curr_tile[2]_i_55/O
                         net (fo=4, routed)           0.485     1.267    xvga1/curr_tile[2]_i_55_n_0
    SLICE_X79Y57         LUT4 (Prop_lut4_I3_O)        0.326     1.593 r  xvga1/image_addr_i_47/O
                         net (fo=1, routed)           0.000     1.593    xvga1/image_addr_i_47_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.143 r  xvga1/image_addr_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.143    xvga1/image_addr_i_34_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.477 r  xvga1/image_addr_i_27/O[1]
                         net (fo=20, routed)          0.868     3.346    xvga1/image_addr_i_27_n_6
    SLICE_X81Y56         LUT5 (Prop_lut5_I3_O)        0.303     3.649 r  xvga1/image_addr_i_51/O
                         net (fo=2, routed)           0.755     4.404    xvga1/image_addr_i_51_n_0
    SLICE_X76Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.528 r  xvga1/image_addr_i_53/O
                         net (fo=1, routed)           0.000     4.528    xvga1/image_addr_i_53_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.986 r  xvga1/image_addr_i_41/CO[1]
                         net (fo=1, routed)           0.306     5.292    xvga1/image_addr_i_41_n_2
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.332     5.624 r  xvga1/image_addr_i_28/O
                         net (fo=10, routed)          0.395     6.020    xvga1/image_addr_i_28_n_0
    SLICE_X74Y56         LUT3 (Prop_lut3_I0_O)        0.124     6.144 r  xvga1/image_addr_i_29/O
                         net (fo=2, routed)           0.950     7.094    xvga1/minesweeper/td/B[1]
    SLICE_X77Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  xvga1/image_addr_i_19/O
                         net (fo=1, routed)           0.000     7.218    xvga1/image_addr_i_19_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.768 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    xvga1/image_addr_i_3_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.556     8.546    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.562 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.794    13.356    minesweeper/td/image_addr__0[4]
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.124    13.480 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.480    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X72Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.012 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.012    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.234 r  minesweeper/td/fd_img_rom_i_1/O[0]
                         net (fo=11, routed)          1.173    15.407    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y10         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.548    13.912    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.130    14.341    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.600    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.600    
                         arrival time                         -15.407    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.792ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.198ns  (logic 9.061ns (55.937%)  route 7.137ns (44.063%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.724    -0.816    xvga1/clk_out1
    SLICE_X81Y55         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.990     0.631    xvga1/vcount_out_reg[9]_2[3]
    SLICE_X79Y57         LUT3 (Prop_lut3_I1_O)        0.152     0.783 r  xvga1/curr_tile[2]_i_55/O
                         net (fo=4, routed)           0.485     1.267    xvga1/curr_tile[2]_i_55_n_0
    SLICE_X79Y57         LUT4 (Prop_lut4_I3_O)        0.326     1.593 r  xvga1/image_addr_i_47/O
                         net (fo=1, routed)           0.000     1.593    xvga1/image_addr_i_47_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.143 r  xvga1/image_addr_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.143    xvga1/image_addr_i_34_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.477 r  xvga1/image_addr_i_27/O[1]
                         net (fo=20, routed)          0.868     3.346    xvga1/image_addr_i_27_n_6
    SLICE_X81Y56         LUT5 (Prop_lut5_I3_O)        0.303     3.649 r  xvga1/image_addr_i_51/O
                         net (fo=2, routed)           0.755     4.404    xvga1/image_addr_i_51_n_0
    SLICE_X76Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.528 r  xvga1/image_addr_i_53/O
                         net (fo=1, routed)           0.000     4.528    xvga1/image_addr_i_53_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.986 r  xvga1/image_addr_i_41/CO[1]
                         net (fo=1, routed)           0.306     5.292    xvga1/image_addr_i_41_n_2
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.332     5.624 r  xvga1/image_addr_i_28/O
                         net (fo=10, routed)          0.395     6.020    xvga1/image_addr_i_28_n_0
    SLICE_X74Y56         LUT3 (Prop_lut3_I0_O)        0.124     6.144 r  xvga1/image_addr_i_29/O
                         net (fo=2, routed)           0.950     7.094    xvga1/minesweeper/td/B[1]
    SLICE_X77Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  xvga1/image_addr_i_19/O
                         net (fo=1, routed)           0.000     7.218    xvga1/image_addr_i_19_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.768 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    xvga1/image_addr_i_3_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.556     8.546    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.562 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.794    13.356    minesweeper/td/image_addr__0[4]
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.124    13.480 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.480    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X72Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.012 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.012    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.346 r  minesweeper/td/fd_img_rom_i_1/O[1]
                         net (fo=11, routed)          1.037    15.383    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.543    13.907    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.466    
                         clock uncertainty           -0.130    14.336    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.591    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                         -15.383    
  -------------------------------------------------------------------
                         slack                                 -1.792    

Slack (VIOLATED) :        -1.786ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.197ns  (logic 9.061ns (55.941%)  route 7.136ns (44.059%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.724    -0.816    xvga1/clk_out1
    SLICE_X81Y55         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.990     0.631    xvga1/vcount_out_reg[9]_2[3]
    SLICE_X79Y57         LUT3 (Prop_lut3_I1_O)        0.152     0.783 r  xvga1/curr_tile[2]_i_55/O
                         net (fo=4, routed)           0.485     1.267    xvga1/curr_tile[2]_i_55_n_0
    SLICE_X79Y57         LUT4 (Prop_lut4_I3_O)        0.326     1.593 r  xvga1/image_addr_i_47/O
                         net (fo=1, routed)           0.000     1.593    xvga1/image_addr_i_47_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.143 r  xvga1/image_addr_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.143    xvga1/image_addr_i_34_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.477 r  xvga1/image_addr_i_27/O[1]
                         net (fo=20, routed)          0.868     3.346    xvga1/image_addr_i_27_n_6
    SLICE_X81Y56         LUT5 (Prop_lut5_I3_O)        0.303     3.649 r  xvga1/image_addr_i_51/O
                         net (fo=2, routed)           0.755     4.404    xvga1/image_addr_i_51_n_0
    SLICE_X76Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.528 r  xvga1/image_addr_i_53/O
                         net (fo=1, routed)           0.000     4.528    xvga1/image_addr_i_53_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.986 r  xvga1/image_addr_i_41/CO[1]
                         net (fo=1, routed)           0.306     5.292    xvga1/image_addr_i_41_n_2
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.332     5.624 r  xvga1/image_addr_i_28/O
                         net (fo=10, routed)          0.395     6.020    xvga1/image_addr_i_28_n_0
    SLICE_X74Y56         LUT3 (Prop_lut3_I0_O)        0.124     6.144 r  xvga1/image_addr_i_29/O
                         net (fo=2, routed)           0.950     7.094    xvga1/minesweeper/td/B[1]
    SLICE_X77Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  xvga1/image_addr_i_19/O
                         net (fo=1, routed)           0.000     7.218    xvga1/image_addr_i_19_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.768 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    xvga1/image_addr_i_3_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.556     8.546    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.562 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.794    13.356    minesweeper/td/image_addr__0[4]
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.124    13.480 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.480    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X72Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.012 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.012    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.346 r  minesweeper/td/fd_img_rom_i_1/O[1]
                         net (fo=11, routed)          1.036    15.382    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y10         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.548    13.912    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.130    14.341    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.596    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.596    
                         arrival time                         -15.382    
  -------------------------------------------------------------------
                         slack                                 -1.786    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.197ns  (logic 8.949ns (55.250%)  route 7.248ns (44.750%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.724    -0.816    xvga1/clk_out1
    SLICE_X81Y55         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.990     0.631    xvga1/vcount_out_reg[9]_2[3]
    SLICE_X79Y57         LUT3 (Prop_lut3_I1_O)        0.152     0.783 r  xvga1/curr_tile[2]_i_55/O
                         net (fo=4, routed)           0.485     1.267    xvga1/curr_tile[2]_i_55_n_0
    SLICE_X79Y57         LUT4 (Prop_lut4_I3_O)        0.326     1.593 r  xvga1/image_addr_i_47/O
                         net (fo=1, routed)           0.000     1.593    xvga1/image_addr_i_47_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.143 r  xvga1/image_addr_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.143    xvga1/image_addr_i_34_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.477 r  xvga1/image_addr_i_27/O[1]
                         net (fo=20, routed)          0.868     3.346    xvga1/image_addr_i_27_n_6
    SLICE_X81Y56         LUT5 (Prop_lut5_I3_O)        0.303     3.649 r  xvga1/image_addr_i_51/O
                         net (fo=2, routed)           0.755     4.404    xvga1/image_addr_i_51_n_0
    SLICE_X76Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.528 r  xvga1/image_addr_i_53/O
                         net (fo=1, routed)           0.000     4.528    xvga1/image_addr_i_53_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.986 r  xvga1/image_addr_i_41/CO[1]
                         net (fo=1, routed)           0.306     5.292    xvga1/image_addr_i_41_n_2
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.332     5.624 r  xvga1/image_addr_i_28/O
                         net (fo=10, routed)          0.395     6.020    xvga1/image_addr_i_28_n_0
    SLICE_X74Y56         LUT3 (Prop_lut3_I0_O)        0.124     6.144 r  xvga1/image_addr_i_29/O
                         net (fo=2, routed)           0.950     7.094    xvga1/minesweeper/td/B[1]
    SLICE_X77Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  xvga1/image_addr_i_19/O
                         net (fo=1, routed)           0.000     7.218    xvga1/image_addr_i_19_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.768 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    xvga1/image_addr_i_3_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.556     8.546    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.562 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.794    13.356    minesweeper/td/image_addr__0[4]
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.124    13.480 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.480    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X72Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.012 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.012    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.234 r  minesweeper/td/fd_img_rom_i_1/O[0]
                         net (fo=11, routed)          1.147    15.381    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.546    13.910    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.598    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.598    
                         arrival time                         -15.381    
  -------------------------------------------------------------------
                         slack                                 -1.784    

Slack (VIOLATED) :        -1.777ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.187ns  (logic 8.949ns (55.284%)  route 7.238ns (44.716%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.724    -0.816    xvga1/clk_out1
    SLICE_X81Y55         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=23, routed)          0.990     0.631    xvga1/vcount_out_reg[9]_2[3]
    SLICE_X79Y57         LUT3 (Prop_lut3_I1_O)        0.152     0.783 r  xvga1/curr_tile[2]_i_55/O
                         net (fo=4, routed)           0.485     1.267    xvga1/curr_tile[2]_i_55_n_0
    SLICE_X79Y57         LUT4 (Prop_lut4_I3_O)        0.326     1.593 r  xvga1/image_addr_i_47/O
                         net (fo=1, routed)           0.000     1.593    xvga1/image_addr_i_47_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.143 r  xvga1/image_addr_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.143    xvga1/image_addr_i_34_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.477 r  xvga1/image_addr_i_27/O[1]
                         net (fo=20, routed)          0.868     3.346    xvga1/image_addr_i_27_n_6
    SLICE_X81Y56         LUT5 (Prop_lut5_I3_O)        0.303     3.649 r  xvga1/image_addr_i_51/O
                         net (fo=2, routed)           0.755     4.404    xvga1/image_addr_i_51_n_0
    SLICE_X76Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.528 r  xvga1/image_addr_i_53/O
                         net (fo=1, routed)           0.000     4.528    xvga1/image_addr_i_53_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.986 r  xvga1/image_addr_i_41/CO[1]
                         net (fo=1, routed)           0.306     5.292    xvga1/image_addr_i_41_n_2
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.332     5.624 r  xvga1/image_addr_i_28/O
                         net (fo=10, routed)          0.395     6.020    xvga1/image_addr_i_28_n_0
    SLICE_X74Y56         LUT3 (Prop_lut3_I0_O)        0.124     6.144 r  xvga1/image_addr_i_29/O
                         net (fo=2, routed)           0.950     7.094    xvga1/minesweeper/td/B[1]
    SLICE_X77Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  xvga1/image_addr_i_19/O
                         net (fo=1, routed)           0.000     7.218    xvga1/image_addr_i_19_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.768 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.768    xvga1/image_addr_i_3_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.556     8.546    minesweeper/td/A[11]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.562 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.794    13.356    minesweeper/td/image_addr__0[4]
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.124    13.480 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.480    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X72Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.012 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.012    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.234 r  minesweeper/td/fd_img_rom_i_1/O[0]
                         net (fo=11, routed)          1.137    15.372    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         1.543    13.907    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.466    
                         clock uncertainty           -0.130    14.336    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.595    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                         -15.372    
  -------------------------------------------------------------------
                         slack                                 -1.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 display/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.596    -0.568    display/clk_out1
    SLICE_X73Y99         FDRE                                         r  display/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/counter_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.319    display/counter_reg_n_0_[7]
    SLICE_X73Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.159 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.158    display/counter_reg[4]_i_1_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.104 r  display/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.104    display/counter_reg[8]_i_1_n_7
    SLICE_X73Y100        FDRE                                         r  display/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.862    -0.811    display/clk_out1
    SLICE_X73Y100        FDRE                                         r  display/counter_reg[8]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.105    -0.197    display/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 display/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.596    -0.568    display/clk_out1
    SLICE_X73Y99         FDRE                                         r  display/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/counter_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.319    display/counter_reg_n_0_[7]
    SLICE_X73Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.159 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.158    display/counter_reg[4]_i_1_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.093 r  display/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.093    display/counter_reg[8]_i_1_n_5
    SLICE_X73Y100        FDRE                                         r  display/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.862    -0.811    display/clk_out1
    SLICE_X73Y100        FDRE                                         r  display/counter_reg[10]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.105    -0.197    display/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 timer/counting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/count_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.187ns (37.199%)  route 0.316ns (62.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.568    -0.596    timer/clk_out1
    SLICE_X68Y95         FDRE                                         r  timer/counting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  timer/counting_reg/Q
                         net (fo=18, routed)          0.316    -0.140    timer/counting
    SLICE_X66Y100        LUT2 (Prop_lut2_I0_O)        0.046    -0.094 r  timer/count_out[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    timer/count_out[8]_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  timer/count_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.835    -0.838    timer/clk_out1
    SLICE_X66Y100        FDRE                                         r  timer/count_out_reg[8]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.131    -0.198    timer/count_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 timer/counting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/count_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.074%)  route 0.316ns (62.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.568    -0.596    timer/clk_out1
    SLICE_X68Y95         FDRE                                         r  timer/counting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  timer/counting_reg/Q
                         net (fo=18, routed)          0.316    -0.140    timer/counting
    SLICE_X66Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.095 r  timer/count_out[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    timer/count_out[10]_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  timer/count_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.835    -0.838    timer/clk_out1
    SLICE_X66Y100        FDRE                                         r  timer/count_out_reg[10]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.120    -0.209    timer/count_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 timer/counting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/count_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.189ns (38.657%)  route 0.300ns (61.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.568    -0.596    timer/clk_out1
    SLICE_X68Y95         FDRE                                         r  timer/counting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  timer/counting_reg/Q
                         net (fo=18, routed)          0.300    -0.155    timer/counting
    SLICE_X65Y101        LUT2 (Prop_lut2_I0_O)        0.048    -0.107 r  timer/count_out[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    timer/count_out[14]_i_1_n_0
    SLICE_X65Y101        FDRE                                         r  timer/count_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.835    -0.838    timer/clk_out1
    SLICE_X65Y101        FDRE                                         r  timer/count_out_reg[14]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.107    -0.222    timer/count_out_reg[14]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 timer/counting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/count_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.189ns (36.786%)  route 0.325ns (63.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.568    -0.596    timer/clk_out1
    SLICE_X68Y95         FDRE                                         r  timer/counting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  timer/counting_reg/Q
                         net (fo=18, routed)          0.325    -0.130    timer/counting
    SLICE_X66Y101        LUT2 (Prop_lut2_I0_O)        0.048    -0.082 r  timer/count_out[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    timer/count_out[7]_i_1_n_0
    SLICE_X66Y101        FDRE                                         r  timer/count_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.835    -0.838    timer/clk_out1
    SLICE_X66Y101        FDRE                                         r  timer/count_out_reg[7]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.131    -0.198    timer/count_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 timer/counting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/count_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.189ns (36.502%)  route 0.329ns (63.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.568    -0.596    timer/clk_out1
    SLICE_X68Y95         FDRE                                         r  timer/counting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  timer/counting_reg/Q
                         net (fo=18, routed)          0.329    -0.126    timer/counting
    SLICE_X66Y101        LUT2 (Prop_lut2_I0_O)        0.048    -0.078 r  timer/count_out[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    timer/count_out[9]_i_1_n_0
    SLICE_X66Y101        FDRE                                         r  timer/count_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.835    -0.838    timer/clk_out1
    SLICE_X66Y101        FDRE                                         r  timer/count_out_reg[9]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.131    -0.198    timer/count_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 timer/counting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/count_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.415%)  route 0.325ns (63.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.568    -0.596    timer/clk_out1
    SLICE_X68Y95         FDRE                                         r  timer/counting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  timer/counting_reg/Q
                         net (fo=18, routed)          0.325    -0.130    timer/counting
    SLICE_X66Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.085 r  timer/count_out[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    timer/count_out[12]_i_1_n_0
    SLICE_X66Y101        FDRE                                         r  timer/count_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.835    -0.838    timer/clk_out1
    SLICE_X66Y101        FDRE                                         r  timer/count_out_reg[12]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.120    -0.209    timer/count_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 timer/counting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/count_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.132%)  route 0.329ns (63.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.568    -0.596    timer/clk_out1
    SLICE_X68Y95         FDRE                                         r  timer/counting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  timer/counting_reg/Q
                         net (fo=18, routed)          0.329    -0.126    timer/counting
    SLICE_X66Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.081 r  timer/count_out[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.081    timer/count_out[15]_i_2_n_0
    SLICE_X66Y101        FDRE                                         r  timer/count_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.835    -0.838    timer/clk_out1
    SLICE_X66Y101        FDRE                                         r  timer/count_out_reg[15]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.121    -0.208    timer/count_out_reg[15]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 timer/counting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/count_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.278%)  route 0.300ns (61.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.568    -0.596    timer/clk_out1
    SLICE_X68Y95         FDRE                                         r  timer/counting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  timer/counting_reg/Q
                         net (fo=18, routed)          0.300    -0.155    timer/counting
    SLICE_X65Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.110 r  timer/count_out[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    timer/count_out[11]_i_1_n_0
    SLICE_X65Y101        FDRE                                         r  timer/count_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=612, routed)         0.835    -0.838    timer/clk_out1
    SLICE_X65Y101        FDRE                                         r  timer/count_out_reg[11]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.091    -0.238    timer/count_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y30     minesweeper/td/bomb_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y30     minesweeper/td/bomb_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y36     minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y36     minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y31     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y31     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y33     minesweeper/td/three_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y33     minesweeper/td/three_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y34     minesweeper/td/zero_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y34     minesweeper/td/zero_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y74     minesweeper/vcount_reg[1][8]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y74     minesweeper/vcount_reg[1][9]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y70     minesweeper/vcount_reg[1][3]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



