// Seed: 1855567281
module module_0 (
    input tri1 id_0
);
  wire id_2, id_3, id_4;
  wire id_5, id_6;
endmodule
macromodule module_1 (
    input wand id_0
);
  tri id_2;
  module_0 modCall_1 (id_2);
  assign id_2 = 1;
  logic [7:0] id_3;
  assign id_2 = 1;
  assign id_3[1'b0] = ~1;
  always_latch @(posedge 1) begin : LABEL_0
    begin : LABEL_0
      id_2 = id_0;
    end
  end
endmodule
module module_2 (
    output tri1 id_0,
    input supply0 id_1
    , id_7,
    input wire id_2,
    input wire id_3,
    input supply0 id_4,
    output supply0 id_5
);
  wire id_8;
  module_0 modCall_1 (id_2);
endmodule
