<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVSubtarget.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVSubtarget.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVSubtarget_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVSubtarget.h - Define Subtarget for the RISCV -------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file declares the RISCV specific subclass of TargetSubtargetInfo.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_RISCV_RISCVSUBTARGET_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_RISCV_RISCVSUBTARGET_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVFrameLowering_8h.html">RISCVFrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVISelLowering_8h.html">RISCVISelLowering.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVInstrInfo_8h.html">RISCVInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVBaseInfo_8h.html">Utils/RISCVBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallLowering_8h.html">llvm/CodeGen/GlobalISel/CallLowering.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InstructionSelector_8h.html">llvm/CodeGen/GlobalISel/InstructionSelector.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LegalizerInfo_8h.html">llvm/CodeGen/GlobalISel/LegalizerInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBankInfo_8h.html">llvm/CodeGen/GlobalISel/RegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGTargetInfo_8h.html">llvm/CodeGen/SelectionDAGTargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DataLayout_8h.html">llvm/IR/DataLayout.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="RISCVSubtarget_8h.html#a2483abff7303064e8c3556e28b976f85">   29</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_HEADER</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;RISCVGenSubtargetInfo.inc&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>StringRef;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html">   35</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> : <span class="keyword">public</span> <a class="code" href="classRISCVGenSubtargetInfo.html">RISCVGenSubtargetInfo</a> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordtype">bool</span> HasStdExtM = <span class="keyword">false</span>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="keywordtype">bool</span> HasStdExtA = <span class="keyword">false</span>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keywordtype">bool</span> HasStdExtF = <span class="keyword">false</span>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keywordtype">bool</span> HasStdExtD = <span class="keyword">false</span>;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keywordtype">bool</span> HasStdExtC = <span class="keyword">false</span>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keywordtype">bool</span> HasRV64 = <span class="keyword">false</span>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keywordtype">bool</span> IsRV32E = <span class="keyword">false</span>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keywordtype">bool</span> EnableLinkerRelax = <span class="keyword">false</span>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordtype">bool</span> EnableRVCHintInstrs = <span class="keyword">false</span>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordtype">unsigned</span> XLen = 32;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> XLenVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> TargetABI = <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">RISCVABI::ABI_Unknown</a>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> UserReservedRegister;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classllvm_1_1RISCVFrameLowering.html">RISCVFrameLowering</a> FrameLowering;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="classllvm_1_1RISCVInstrInfo.html">RISCVInstrInfo</a> InstrInfo;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="structllvm_1_1RISCVRegisterInfo.html">RISCVRegisterInfo</a> <a class="code" href="structRegInfo.html">RegInfo</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="classllvm_1_1RISCVTargetLowering.html">RISCVTargetLowering</a> TLInfo;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAGTargetInfo.html">SelectionDAGTargetInfo</a> TSInfo;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">  /// Initializes using the passed in CPU and feature strings so that we can</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">  /// use initializer lists for subtarget initialization.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;initializeSubtargetDependencies(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                                  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                                  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ABIName);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="comment">// Initializes the data members to match that of the specified triple.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="classllvm_1_1RISCVSubtarget.html#a0cb94b7c2f4c6093737e2b739a323867">RISCVSubtarget</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> FS,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                 <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ABIName, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="comment">// Parses features string setting specified subtarget options. The</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="comment">// definition of this function is auto-generated by tblgen.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a8a23ce19b50181a9134f3f14a154cf3e">ParseSubtargetFeatures</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> FS);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#aa7ea168998a01b16c2c1e3bf4e3a9302">   71</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVFrameLowering.html">RISCVFrameLowering</a> *<a class="code" href="classllvm_1_1RISCVSubtarget.html#aa7ea168998a01b16c2c1e3bf4e3a9302">getFrameLowering</a>()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">return</span> &amp;FrameLowering;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  }</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a88a69c325ca25efc3d93dc23f564ec44">   74</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html">RISCVInstrInfo</a> *<a class="code" href="classllvm_1_1RISCVSubtarget.html#a88a69c325ca25efc3d93dc23f564ec44">getInstrInfo</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> &amp;InstrInfo; }</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#ae6a9afeb2cb6f09a2b3ae38beda73695">   75</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1RISCVRegisterInfo.html">RISCVRegisterInfo</a> *<a class="code" href="classllvm_1_1RISCVSubtarget.html#ae6a9afeb2cb6f09a2b3ae38beda73695">getRegisterInfo</a>()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">return</span> &amp;RegInfo;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  }</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a4deda7cfdd850ff23870541a5991f0fc">   78</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVTargetLowering.html">RISCVTargetLowering</a> *<a class="code" href="classllvm_1_1RISCVSubtarget.html#a4deda7cfdd850ff23870541a5991f0fc">getTargetLowering</a>()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">return</span> &amp;TLInfo;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  }</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a9b1b12025f274f62a7f746ad7ae93c17">   81</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAGTargetInfo.html">SelectionDAGTargetInfo</a> *<a class="code" href="classllvm_1_1RISCVSubtarget.html#a9b1b12025f274f62a7f746ad7ae93c17">getSelectionDAGInfo</a>()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">return</span> &amp;TSInfo;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  }</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a87837dd4520a5b26084fcc881ac22c11">   84</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a87837dd4520a5b26084fcc881ac22c11">enableMachineScheduler</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a3e14d0e6dd11e5e587a86534d6a66412">   85</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a3e14d0e6dd11e5e587a86534d6a66412">hasStdExtM</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> HasStdExtM; }</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a5d67626db90db546ca5bffa266187c01">   86</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a5d67626db90db546ca5bffa266187c01">hasStdExtA</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> HasStdExtA; }</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#aac548b24e28c4997ff088618f84bdb21">   87</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#aac548b24e28c4997ff088618f84bdb21">hasStdExtF</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> HasStdExtF; }</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a18d8176de705f1bde7b04f53a3b0a665">   88</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a18d8176de705f1bde7b04f53a3b0a665">hasStdExtD</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> HasStdExtD; }</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a2dd858775efaf2f69ff05ca7a1994608">   89</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a2dd858775efaf2f69ff05ca7a1994608">hasStdExtC</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> HasStdExtC; }</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#afd9fbb2a5a666589b2843c496f3ae479">   90</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#afd9fbb2a5a666589b2843c496f3ae479">is64Bit</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> HasRV64; }</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a48c85a2b792c432fd34bf959682db48c">   91</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a48c85a2b792c432fd34bf959682db48c">isRV32E</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> IsRV32E; }</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a9bc5e88ba01addd7a4f0a834726af56a">   92</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a9bc5e88ba01addd7a4f0a834726af56a">enableLinkerRelax</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> EnableLinkerRelax; }</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a35a0373ba09c4626be4bf92d79d0fba9">   93</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a35a0373ba09c4626be4bf92d79d0fba9">enableRVCHintInstrs</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> EnableRVCHintInstrs; }</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a657dd2086f68037531f461853480fcf7">   94</a></span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a657dd2086f68037531f461853480fcf7">getXLenVT</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> XLenVT; }</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a6bc41e12851a645259c839ba8974bbe7">   95</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a6bc41e12851a645259c839ba8974bbe7">getXLen</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> XLen; }</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a042109b0e24a597548522e043ddd5e32">   96</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a042109b0e24a597548522e043ddd5e32">getTargetABI</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TargetABI; }</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a7f12bc7ace4209b7e29d477468701e5a">   97</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a7f12bc7ace4209b7e29d477468701e5a">isRegisterReservedByUser</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> i)<span class="keyword"> const </span>{</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(i &lt; RISCV::NUM_TARGET_REGS &amp;&amp; <span class="stringliteral">&quot;Register out of range&quot;</span>);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">return</span> UserReservedRegister[i];</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="comment">// GlobalISel related APIs.</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#ad3a2e85935aebd42dd415a8061583a3a">  104</a></span>&#160;  std::unique_ptr&lt;CallLowering&gt; <a class="code" href="classllvm_1_1RISCVSubtarget.html#ad3a2e85935aebd42dd415a8061583a3a">CallLoweringInfo</a>;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a682696b4052b64944c95d9eed5c1edf4">  105</a></span>&#160;  std::unique_ptr&lt;InstructionSelector&gt; <a class="code" href="classllvm_1_1RISCVSubtarget.html#a682696b4052b64944c95d9eed5c1edf4">InstSelector</a>;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a18ad2fffac917c44f45036052f93168d">  106</a></span>&#160;  std::unique_ptr&lt;LegalizerInfo&gt; <a class="code" href="classllvm_1_1RISCVSubtarget.html#a18ad2fffac917c44f45036052f93168d">Legalizer</a>;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a4e89dceb25d5026d0fd92bab6c45d901">  107</a></span>&#160;  std::unique_ptr&lt;RegisterBankInfo&gt; <a class="code" href="classllvm_1_1RISCVSubtarget.html#a4e89dceb25d5026d0fd92bab6c45d901">RegBankInfo</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallLowering.html">CallLowering</a> *<a class="code" href="classllvm_1_1RISCVSubtarget.html#a86cde408d11d9915b137c4e8cba0facc">getCallLowering</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> *<a class="code" href="classllvm_1_1RISCVSubtarget.html#a88541540ee7e0ef805182d0046f14c69">getInstructionSelector</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LegalizerInfo.html">LegalizerInfo</a> *<a class="code" href="classllvm_1_1RISCVSubtarget.html#a0ffb2584de0f2af385367245d5d1e4ab">getLegalizerInfo</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> *<a class="code" href="classllvm_1_1RISCVSubtarget.html#a19872edc1d55ba0d27cb0f084ba3d2b3">getRegBankInfo</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;};</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;} <span class="comment">// End llvm namespace</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a042109b0e24a597548522e043ddd5e32"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a042109b0e24a597548522e043ddd5e32">llvm::RISCVSubtarget::getTargetABI</a></div><div class="ttdeci">RISCVABI::ABI getTargetABI() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00096">RISCVSubtarget.h:96</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a19872edc1d55ba0d27cb0f084ba3d2b3"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a19872edc1d55ba0d27cb0f084ba3d2b3">llvm::RISCVSubtarget::getRegBankInfo</a></div><div class="ttdeci">const RegisterBankInfo * getRegBankInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00077">RISCVSubtarget.cpp:77</a></div></div>
<div class="ttc" id="RISCVFrameLowering_8h_html"><div class="ttname"><a href="RISCVFrameLowering_8h.html">RISCVFrameLowering.h</a></div></div>
<div class="ttc" id="DataLayout_8h_html"><div class="ttname"><a href="DataLayout_8h.html">DataLayout.h</a></div></div>
<div class="ttc" id="RISCVBaseInfo_8h_html"><div class="ttname"><a href="RISCVBaseInfo_8h.html">RISCVBaseInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_ae6a9afeb2cb6f09a2b3ae38beda73695"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#ae6a9afeb2cb6f09a2b3ae38beda73695">llvm::RISCVSubtarget::getRegisterInfo</a></div><div class="ttdeci">const RISCVRegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00075">RISCVSubtarget.h:75</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a682696b4052b64944c95d9eed5c1edf4"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a682696b4052b64944c95d9eed5c1edf4">llvm::RISCVSubtarget::InstSelector</a></div><div class="ttdeci">std::unique_ptr&lt; InstructionSelector &gt; InstSelector</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00105">RISCVSubtarget.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a9b1b12025f274f62a7f746ad7ae93c17"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a9b1b12025f274f62a7f746ad7ae93c17">llvm::RISCVSubtarget::getSelectionDAGInfo</a></div><div class="ttdeci">const SelectionDAGTargetInfo * getSelectionDAGInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00081">RISCVSubtarget.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a0ffb2584de0f2af385367245d5d1e4ab"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a0ffb2584de0f2af385367245d5d1e4ab">llvm::RISCVSubtarget::getLegalizerInfo</a></div><div class="ttdeci">const LegalizerInfo * getLegalizerInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00073">RISCVSubtarget.cpp:73</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00039">RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a87837dd4520a5b26084fcc881ac22c11"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a87837dd4520a5b26084fcc881ac22c11">llvm::RISCVSubtarget::enableMachineScheduler</a></div><div class="ttdeci">bool enableMachineScheduler() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00084">RISCVSubtarget.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1CallLowering_html"><div class="ttname"><a href="classllvm_1_1CallLowering.html">llvm::CallLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00041">CallLowering.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a6bc41e12851a645259c839ba8974bbe7"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a6bc41e12851a645259c839ba8974bbe7">llvm::RISCVSubtarget::getXLen</a></div><div class="ttdeci">unsigned getXLen() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00095">RISCVSubtarget.h:95</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">llvm::RISCVABI::ABI_Unknown</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00197">RISCVBaseInfo.h:197</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">llvm::RISCVABI::ABI</a></div><div class="ttdeci">ABI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00189">RISCVBaseInfo.h:189</a></div></div>
<div class="ttc" id="SelectionDAGTargetInfo_8h_html"><div class="ttname"><a href="SelectionDAGTargetInfo_8h.html">SelectionDAGTargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a48c85a2b792c432fd34bf959682db48c"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a48c85a2b792c432fd34bf959682db48c">llvm::RISCVSubtarget::isRV32E</a></div><div class="ttdeci">bool isRV32E() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00091">RISCVSubtarget.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a5d67626db90db546ca5bffa266187c01"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a5d67626db90db546ca5bffa266187c01">llvm::RISCVSubtarget::hasStdExtA</a></div><div class="ttdeci">bool hasStdExtA() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00086">RISCVSubtarget.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a4e89dceb25d5026d0fd92bab6c45d901"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a4e89dceb25d5026d0fd92bab6c45d901">llvm::RISCVSubtarget::RegBankInfo</a></div><div class="ttdeci">std::unique_ptr&lt; RegisterBankInfo &gt; RegBankInfo</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00107">RISCVSubtarget.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a9bc5e88ba01addd7a4f0a834726af56a"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a9bc5e88ba01addd7a4f0a834726af56a">llvm::RISCVSubtarget::enableLinkerRelax</a></div><div class="ttdeci">bool enableLinkerRelax() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00092">RISCVSubtarget.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a88541540ee7e0ef805182d0046f14c69"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a88541540ee7e0ef805182d0046f14c69">llvm::RISCVSubtarget::getInstructionSelector</a></div><div class="ttdeci">InstructionSelector * getInstructionSelector() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00069">RISCVSubtarget.cpp:69</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVTargetLowering_html"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html">llvm::RISCVTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00058">RISCVISelLowering.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00030">MachineValueType.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_aac548b24e28c4997ff088618f84bdb21"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#aac548b24e28c4997ff088618f84bdb21">llvm::RISCVSubtarget::hasStdExtF</a></div><div class="ttdeci">bool hasStdExtF() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00087">RISCVSubtarget.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a4deda7cfdd850ff23870541a5991f0fc"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a4deda7cfdd850ff23870541a5991f0fc">llvm::RISCVSubtarget::getTargetLowering</a></div><div class="ttdeci">const RISCVTargetLowering * getTargetLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00078">RISCVSubtarget.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a3e14d0e6dd11e5e587a86534d6a66412"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a3e14d0e6dd11e5e587a86534d6a66412">llvm::RISCVSubtarget::hasStdExtM</a></div><div class="ttdeci">bool hasStdExtM() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00085">RISCVSubtarget.h:85</a></div></div>
<div class="ttc" id="structllvm_1_1RISCVRegisterInfo_html"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html">llvm::RISCVRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterInfo_8h_source.html#l00023">RISCVRegisterInfo.h:23</a></div></div>
<div class="ttc" id="LegalizerInfo_8h_html"><div class="ttname"><a href="LegalizerInfo_8h.html">LegalizerInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAGTargetInfo_html"><div class="ttname"><a href="classllvm_1_1SelectionDAGTargetInfo.html">llvm::SelectionDAGTargetInfo</a></div><div class="ttdoc">Targets can subclass this to parameterize the SelectionDAG lowering and instruction selection process...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGTargetInfo_8h_source.html#l00031">SelectionDAGTargetInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVFrameLowering_html"><div class="ttname"><a href="classllvm_1_1RISCVFrameLowering.html">llvm::RISCVFrameLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFrameLowering_8h_source.html#l00021">RISCVFrameLowering.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00035">RISCVSubtarget.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a7f12bc7ace4209b7e29d477468701e5a"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a7f12bc7ace4209b7e29d477468701e5a">llvm::RISCVSubtarget::isRegisterReservedByUser</a></div><div class="ttdeci">bool isRegisterReservedByUser(Register i) const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00097">RISCVSubtarget.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a86cde408d11d9915b137c4e8cba0facc"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a86cde408d11d9915b137c4e8cba0facc">llvm::RISCVSubtarget::getCallLowering</a></div><div class="ttdeci">const CallLowering * getCallLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00065">RISCVSubtarget.cpp:65</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a18d8176de705f1bde7b04f53a3b0a665"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a18d8176de705f1bde7b04f53a3b0a665">llvm::RISCVSubtarget::hasStdExtD</a></div><div class="ttdeci">bool hasStdExtD() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00088">RISCVSubtarget.h:88</a></div></div>
<div class="ttc" id="structRegInfo_html"><div class="ttname"><a href="structRegInfo.html">RegInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmParser_8cpp_source.html#l02042">AMDGPUAsmParser.cpp:2042</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00157">X86.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_aa7ea168998a01b16c2c1e3bf4e3a9302"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#aa7ea168998a01b16c2c1e3bf4e3a9302">llvm::RISCVSubtarget::getFrameLowering</a></div><div class="ttdeci">const RISCVFrameLowering * getFrameLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00071">RISCVSubtarget.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8h_source.html#l00026">RISCVInstrInfo.h:26</a></div></div>
<div class="ttc" id="RegisterBankInfo_8h_html"><div class="ttname"><a href="RegisterBankInfo_8h.html">RegisterBankInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a18ad2fffac917c44f45036052f93168d"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a18ad2fffac917c44f45036052f93168d">llvm::RISCVSubtarget::Legalizer</a></div><div class="ttdeci">std::unique_ptr&lt; LegalizerInfo &gt; Legalizer</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00106">RISCVSubtarget.h:106</a></div></div>
<div class="ttc" id="RISCVISelLowering_8h_html"><div class="ttname"><a href="RISCVISelLowering_8h.html">RISCVISelLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_afd9fbb2a5a666589b2843c496f3ae479"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#afd9fbb2a5a666589b2843c496f3ae479">llvm::RISCVSubtarget::is64Bit</a></div><div class="ttdeci">bool is64Bit() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00090">RISCVSubtarget.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1LegalizerInfo.html">llvm::LegalizerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00929">LegalizerInfo.h:929</a></div></div>
<div class="ttc" id="classllvm_1_1InstructionSelector_html"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html">llvm::InstructionSelector</a></div><div class="ttdoc">Provides the logic to select generic machine instructions. </div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8h_source.html#l00381">InstructionSelector.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_ad3a2e85935aebd42dd415a8061583a3a"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#ad3a2e85935aebd42dd415a8061583a3a">llvm::RISCVSubtarget::CallLoweringInfo</a></div><div class="ttdeci">std::unique_ptr&lt; CallLowering &gt; CallLoweringInfo</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00104">RISCVSubtarget.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a657dd2086f68037531f461853480fcf7"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a657dd2086f68037531f461853480fcf7">llvm::RISCVSubtarget::getXLenVT</a></div><div class="ttdeci">MVT getXLenVT() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00094">RISCVSubtarget.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a0cb94b7c2f4c6093737e2b739a323867"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a0cb94b7c2f4c6093737e2b739a323867">llvm::RISCVSubtarget::RISCVSubtarget</a></div><div class="ttdeci">RISCVSubtarget(const Triple &amp;TT, StringRef CPU, StringRef FS, StringRef ABIName, const TargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00050">RISCVSubtarget.cpp:50</a></div></div>
<div class="ttc" id="classRISCVGenSubtargetInfo_html"><div class="ttname"><a href="classRISCVGenSubtargetInfo.html">RISCVGenSubtargetInfo</a></div></div>
<div class="ttc" id="RISCVInstrInfo_8h_html"><div class="ttname"><a href="RISCVInstrInfo_8h.html">RISCVInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a2dd858775efaf2f69ff05ca7a1994608"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a2dd858775efaf2f69ff05ca7a1994608">llvm::RISCVSubtarget::hasStdExtC</a></div><div class="ttdeci">bool hasStdExtC() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00089">RISCVSubtarget.h:89</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a88a69c325ca25efc3d93dc23f564ec44"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a88a69c325ca25efc3d93dc23f564ec44">llvm::RISCVSubtarget::getInstrInfo</a></div><div class="ttdeci">const RISCVInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00074">RISCVSubtarget.h:74</a></div></div>
<div class="ttc" id="CallLowering_8h_html"><div class="ttname"><a href="CallLowering_8h.html">CallLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM calls to machine code calls. </div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00065">TargetMachine.h:65</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a35a0373ba09c4626be4bf92d79d0fba9"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a35a0373ba09c4626be4bf92d79d0fba9">llvm::RISCVSubtarget::enableRVCHintInstrs</a></div><div class="ttdeci">bool enableRVCHintInstrs() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00093">RISCVSubtarget.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html_a8a23ce19b50181a9134f3f14a154cf3e"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a8a23ce19b50181a9134f3f14a154cf3e">llvm::RISCVSubtarget::ParseSubtargetFeatures</a></div><div class="ttdeci">void ParseSubtargetFeatures(StringRef CPU, StringRef FS)</div></div>
<div class="ttc" id="InstructionSelector_8h_html"><div class="ttname"><a href="InstructionSelector_8h.html">InstructionSelector.h</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:45 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
