{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603208348738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603208348738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 23:39:08 2020 " "Processing started: Tue Oct 20 23:39:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603208348738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208348738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208348738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603208349016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603208349016 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Serial_slow.bdf " "Can't analyze file -- file output_files/Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603208354071 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Serial_slow.bdf " "Can't analyze file -- file Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603208354074 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/1024_Slow.bdf " "Can't analyze file -- file output_files/1024_Slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603208354076 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_8_and_16.bdf " "Can't analyze file -- file Clock_divider_8_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603208354079 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_1024.bdf " "Can't analyze file -- file Clock_divider_1024.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603208354082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dividers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_dividers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_dividers " "Found entity 1: Clock_dividers" {  } { { "Clock_dividers.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/Clock_dividers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208354083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208354083 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_4_and_16.bdf " "Can't analyze file -- file Clock_divider_4_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603208354086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_512.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_512.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_512 " "Found entity 1: Clock_divider_512" {  } { { "Clock_divider_512.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/Clock_divider_512.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208354086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208354086 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Clock_divider_4_8_and_32.bdf " "Can't analyze file -- file output_files/Clock_divider_4_8_and_32.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603208354088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_4_16_and_64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_4_16_and_64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_4_16_and_64 " "Found entity 1: Clock_divider_4_16_and_64" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/Clock_divider_4_16_and_64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208354089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208354089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opcode_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_Decoder " "Found entity 1: Opcode_Decoder" {  } { { "Opcode_Decoder.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/Opcode_Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208354089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208354089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i281_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i281_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i281_CPU " "Found entity 1: i281_CPU" {  } { { "i281_CPU.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/i281_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208354090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208354090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6bitadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 6bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6bitAdder " "Found entity 1: 6bitAdder" {  } { { "6bitAdder.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/6bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208354090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208354090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registers16bit " "Found entity 1: Registers16bit" {  } { { "Registers16bit.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/Registers16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208354091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208354091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Registers16bit " "Elaborating entity \"Registers16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603208354120 ""}
{ "Warning" "WSGN_SEARCH_FILE" "block3.bdf 1 1 " "Using design file block3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603208354138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603208354138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 Block3:inst2 " "Elaborating entity \"Block3\" for hierarchy \"Block3:inst2\"" {  } { { "registers16bit.bdf" "inst2" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware/i281_CPU_Hardware/registers16bit.bdf" { { 264 720 816 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603208354138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603208354481 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603208354797 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603208354797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603208354838 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603208354838 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603208354838 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603208354838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603208354860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 20 23:39:14 2020 " "Processing ended: Tue Oct 20 23:39:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603208354860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603208354860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603208354860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603208354860 ""}
