$date
	Sun Oct 23 04:43:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#766487
b10110 !
1"
#766490
b10110 &
b10110 %
1$
#766491
0"
#766494
b1011 &
b1011 %
#766498
b100010 &
b100010 %
#766502
b10001 &
b10001 %
#766506
b110100 &
b110100 %
#766510
b11010 &
b11010 %
#766514
b1101 &
b1101 %
#766518
b101000 &
b101000 %
#766522
b10100 &
b10100 %
#766526
b1010 &
b1010 %
#766530
b101 &
b101 %
#766534
b10000 &
b10000 %
#766538
b1000 &
b1000 %
#766542
b100 &
b100 %
#766546
b10 &
b10 %
#766550
b1 &
1#
b1 %
#766554
b0 &
b0 %
0#
0$
#1812575
b10100 !
1"
#1812578
b10100 &
b10100 %
1$
#1812579
0"
#1812582
b1010 &
b1010 %
#1812586
b101 &
b101 %
#1812590
b10000 &
b10000 %
#1812594
b1000 &
b1000 %
#1812598
b100 &
b100 %
#1812602
b10 &
b10 %
#1812606
b1 &
1#
b1 %
#1812610
b0 &
b0 %
0#
0$
#2816927
b1000 !
1"
#2816930
b1000 &
b1000 %
1$
#2816931
0"
#2816934
b100 &
b100 %
#2816938
b10 &
b10 %
#2816942
b1 &
1#
b1 %
#2816946
b0 &
b0 %
0#
0$
#4500012
