\hypertarget{tm4c123gh6pm_8h_source}{}\doxysection{tm4c123gh6pm.\+h}
\label{tm4c123gh6pm_8h_source}\index{Labs -\/ TivaWare -\/ Keil/tm4c123gh6pm.h@{Labs -\/ TivaWare -\/ Keil/tm4c123gh6pm.h}}
\mbox{\hyperlink{tm4c123gh6pm_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2 \textcolor{comment}{//}}
\DoxyCodeLine{3 \textcolor{comment}{// tm4c123gh6pm.h -\/ TM4C123GH6PM Register Definitions}}
\DoxyCodeLine{4 \textcolor{comment}{//}}
\DoxyCodeLine{5 \textcolor{comment}{// Copyright (c) 2013-\/2017 Texas Instruments Incorporated.  All rights reserved.}}
\DoxyCodeLine{6 \textcolor{comment}{// Software License Agreement}}
\DoxyCodeLine{7 \textcolor{comment}{// }}
\DoxyCodeLine{8 \textcolor{comment}{//   Redistribution and use in source and binary forms, with or without}}
\DoxyCodeLine{9 \textcolor{comment}{//   modification, are permitted provided that the following conditions}}
\DoxyCodeLine{10 \textcolor{comment}{//   are met:}}
\DoxyCodeLine{11 \textcolor{comment}{// }}
\DoxyCodeLine{12 \textcolor{comment}{//   Redistributions of source code must retain the above copyright}}
\DoxyCodeLine{13 \textcolor{comment}{//   notice, this list of conditions and the following disclaimer.}}
\DoxyCodeLine{14 \textcolor{comment}{// }}
\DoxyCodeLine{15 \textcolor{comment}{//   Redistributions in binary form must reproduce the above copyright}}
\DoxyCodeLine{16 \textcolor{comment}{//   notice, this list of conditions and the following disclaimer in the}}
\DoxyCodeLine{17 \textcolor{comment}{//   documentation and/or other materials provided with the  }}
\DoxyCodeLine{18 \textcolor{comment}{//   distribution.}}
\DoxyCodeLine{19 \textcolor{comment}{// }}
\DoxyCodeLine{20 \textcolor{comment}{//   Neither the name of Texas Instruments Incorporated nor the names of}}
\DoxyCodeLine{21 \textcolor{comment}{//   its contributors may be used to endorse or promote products derived}}
\DoxyCodeLine{22 \textcolor{comment}{//   from this software without specific prior written permission.}}
\DoxyCodeLine{23 \textcolor{comment}{// }}
\DoxyCodeLine{24 \textcolor{comment}{// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS}}
\DoxyCodeLine{25 \textcolor{comment}{// "{}AS IS"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT}}
\DoxyCodeLine{26 \textcolor{comment}{// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR}}
\DoxyCodeLine{27 \textcolor{comment}{// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT}}
\DoxyCodeLine{28 \textcolor{comment}{// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,}}
\DoxyCodeLine{29 \textcolor{comment}{// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT}}
\DoxyCodeLine{30 \textcolor{comment}{// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,}}
\DoxyCodeLine{31 \textcolor{comment}{// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY}}
\DoxyCodeLine{32 \textcolor{comment}{// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT}}
\DoxyCodeLine{33 \textcolor{comment}{// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE}}
\DoxyCodeLine{34 \textcolor{comment}{// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.}}
\DoxyCodeLine{35 \textcolor{comment}{// }}
\DoxyCodeLine{36 \textcolor{comment}{// This is part of revision 2.1.4.178 of the Tiva Firmware Development Package.}}
\DoxyCodeLine{37 \textcolor{comment}{//}}
\DoxyCodeLine{38 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{39 }
\DoxyCodeLine{40 \textcolor{preprocessor}{\#ifndef \_\_TM4C123GH6PM\_H\_\_}}
\DoxyCodeLine{41 \textcolor{preprocessor}{\#define \_\_TM4C123GH6PM\_H\_\_}}
\DoxyCodeLine{42 }
\DoxyCodeLine{43 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{44 \textcolor{comment}{//}}
\DoxyCodeLine{45 \textcolor{comment}{// Interrupt assignments}}
\DoxyCodeLine{46 \textcolor{comment}{//}}
\DoxyCodeLine{47 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{48 \textcolor{preprocessor}{\#define INT\_GPIOA               16          }\textcolor{comment}{// GPIO Port A}}
\DoxyCodeLine{49 \textcolor{preprocessor}{\#define INT\_GPIOB               17          }\textcolor{comment}{// GPIO Port B}}
\DoxyCodeLine{50 \textcolor{preprocessor}{\#define INT\_GPIOC               18          }\textcolor{comment}{// GPIO Port C}}
\DoxyCodeLine{51 \textcolor{preprocessor}{\#define INT\_GPIOD               19          }\textcolor{comment}{// GPIO Port D}}
\DoxyCodeLine{52 \textcolor{preprocessor}{\#define INT\_GPIOE               20          }\textcolor{comment}{// GPIO Port E}}
\DoxyCodeLine{53 \textcolor{preprocessor}{\#define INT\_UART0               21          }\textcolor{comment}{// UART0}}
\DoxyCodeLine{54 \textcolor{preprocessor}{\#define INT\_UART1               22          }\textcolor{comment}{// UART1}}
\DoxyCodeLine{55 \textcolor{preprocessor}{\#define INT\_SSI0                23          }\textcolor{comment}{// SSI0}}
\DoxyCodeLine{56 \textcolor{preprocessor}{\#define INT\_I2C0                24          }\textcolor{comment}{// I2C0}}
\DoxyCodeLine{57 \textcolor{preprocessor}{\#define INT\_PWM0\_FAULT          25          }\textcolor{comment}{// PWM0 Fault}}
\DoxyCodeLine{58 \textcolor{preprocessor}{\#define INT\_PWM0\_0              26          }\textcolor{comment}{// PWM0 Generator 0}}
\DoxyCodeLine{59 \textcolor{preprocessor}{\#define INT\_PWM0\_1              27          }\textcolor{comment}{// PWM0 Generator 1}}
\DoxyCodeLine{60 \textcolor{preprocessor}{\#define INT\_PWM0\_2              28          }\textcolor{comment}{// PWM0 Generator 2}}
\DoxyCodeLine{61 \textcolor{preprocessor}{\#define INT\_QEI0                29          }\textcolor{comment}{// QEI0}}
\DoxyCodeLine{62 \textcolor{preprocessor}{\#define INT\_ADC0SS0             30          }\textcolor{comment}{// ADC0 Sequence 0}}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#define INT\_ADC0SS1             31          }\textcolor{comment}{// ADC0 Sequence 1}}
\DoxyCodeLine{64 \textcolor{preprocessor}{\#define INT\_ADC0SS2             32          }\textcolor{comment}{// ADC0 Sequence 2}}
\DoxyCodeLine{65 \textcolor{preprocessor}{\#define INT\_ADC0SS3             33          }\textcolor{comment}{// ADC0 Sequence 3}}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#define INT\_WATCHDOG            34          }\textcolor{comment}{// Watchdog Timers 0 and 1}}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#define INT\_TIMER0A             35          }\textcolor{comment}{// 16/32-\/Bit Timer 0A}}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define INT\_TIMER0B             36          }\textcolor{comment}{// 16/32-\/Bit Timer 0B}}
\DoxyCodeLine{69 \textcolor{preprocessor}{\#define INT\_TIMER1A             37          }\textcolor{comment}{// 16/32-\/Bit Timer 1A}}
\DoxyCodeLine{70 \textcolor{preprocessor}{\#define INT\_TIMER1B             38          }\textcolor{comment}{// 16/32-\/Bit Timer 1B}}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define INT\_TIMER2A             39          }\textcolor{comment}{// 16/32-\/Bit Timer 2A}}
\DoxyCodeLine{72 \textcolor{preprocessor}{\#define INT\_TIMER2B             40          }\textcolor{comment}{// 16/32-\/Bit Timer 2B}}
\DoxyCodeLine{73 \textcolor{preprocessor}{\#define INT\_COMP0               41          }\textcolor{comment}{// Analog Comparator 0}}
\DoxyCodeLine{74 \textcolor{preprocessor}{\#define INT\_COMP1               42          }\textcolor{comment}{// Analog Comparator 1}}
\DoxyCodeLine{75 \textcolor{preprocessor}{\#define INT\_SYSCTL              44          }\textcolor{comment}{// System Control}}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#define INT\_FLASH               45          }\textcolor{comment}{// Flash Memory Control and EEPROM}}
\DoxyCodeLine{77                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{78 \textcolor{preprocessor}{\#define INT\_GPIOF               46          }\textcolor{comment}{// GPIO Port F}}
\DoxyCodeLine{79 \textcolor{preprocessor}{\#define INT\_UART2               49          }\textcolor{comment}{// UART2}}
\DoxyCodeLine{80 \textcolor{preprocessor}{\#define INT\_SSI1                50          }\textcolor{comment}{// SSI1}}
\DoxyCodeLine{81 \textcolor{preprocessor}{\#define INT\_TIMER3A             51          }\textcolor{comment}{// 16/32-\/Bit Timer 3A}}
\DoxyCodeLine{82 \textcolor{preprocessor}{\#define INT\_TIMER3B             52          }\textcolor{comment}{// Timer 3B}}
\DoxyCodeLine{83 \textcolor{preprocessor}{\#define INT\_I2C1                53          }\textcolor{comment}{// I2C1}}
\DoxyCodeLine{84 \textcolor{preprocessor}{\#define INT\_QEI1                54          }\textcolor{comment}{// QEI1}}
\DoxyCodeLine{85 \textcolor{preprocessor}{\#define INT\_CAN0                55          }\textcolor{comment}{// CAN0}}
\DoxyCodeLine{86 \textcolor{preprocessor}{\#define INT\_CAN1                56          }\textcolor{comment}{// CAN1}}
\DoxyCodeLine{87 \textcolor{preprocessor}{\#define INT\_HIBERNATE           59          }\textcolor{comment}{// Hibernation Module}}
\DoxyCodeLine{88 \textcolor{preprocessor}{\#define INT\_USB0                60          }\textcolor{comment}{// USB}}
\DoxyCodeLine{89 \textcolor{preprocessor}{\#define INT\_PWM0\_3              61          }\textcolor{comment}{// PWM Generator 3}}
\DoxyCodeLine{90 \textcolor{preprocessor}{\#define INT\_UDMA                62          }\textcolor{comment}{// uDMA Software}}
\DoxyCodeLine{91 \textcolor{preprocessor}{\#define INT\_UDMAERR             63          }\textcolor{comment}{// uDMA Error}}
\DoxyCodeLine{92 \textcolor{preprocessor}{\#define INT\_ADC1SS0             64          }\textcolor{comment}{// ADC1 Sequence 0}}
\DoxyCodeLine{93 \textcolor{preprocessor}{\#define INT\_ADC1SS1             65          }\textcolor{comment}{// ADC1 Sequence 1}}
\DoxyCodeLine{94 \textcolor{preprocessor}{\#define INT\_ADC1SS2             66          }\textcolor{comment}{// ADC1 Sequence 2}}
\DoxyCodeLine{95 \textcolor{preprocessor}{\#define INT\_ADC1SS3             67          }\textcolor{comment}{// ADC1 Sequence 3}}
\DoxyCodeLine{96 \textcolor{preprocessor}{\#define INT\_SSI2                73          }\textcolor{comment}{// SSI2}}
\DoxyCodeLine{97 \textcolor{preprocessor}{\#define INT\_SSI3                74          }\textcolor{comment}{// SSI3}}
\DoxyCodeLine{98 \textcolor{preprocessor}{\#define INT\_UART3               75          }\textcolor{comment}{// UART3}}
\DoxyCodeLine{99 \textcolor{preprocessor}{\#define INT\_UART4               76          }\textcolor{comment}{// UART4}}
\DoxyCodeLine{100 \textcolor{preprocessor}{\#define INT\_UART5               77          }\textcolor{comment}{// UART5}}
\DoxyCodeLine{101 \textcolor{preprocessor}{\#define INT\_UART6               78          }\textcolor{comment}{// UART6}}
\DoxyCodeLine{102 \textcolor{preprocessor}{\#define INT\_UART7               79          }\textcolor{comment}{// UART7}}
\DoxyCodeLine{103 \textcolor{preprocessor}{\#define INT\_I2C2                84          }\textcolor{comment}{// I2C2}}
\DoxyCodeLine{104 \textcolor{preprocessor}{\#define INT\_I2C3                85          }\textcolor{comment}{// I2C3}}
\DoxyCodeLine{105 \textcolor{preprocessor}{\#define INT\_TIMER4A             86          }\textcolor{comment}{// 16/32-\/Bit Timer 4A}}
\DoxyCodeLine{106 \textcolor{preprocessor}{\#define INT\_TIMER4B             87          }\textcolor{comment}{// 16/32-\/Bit Timer 4B}}
\DoxyCodeLine{107 \textcolor{preprocessor}{\#define INT\_TIMER5A             108         }\textcolor{comment}{// 16/32-\/Bit Timer 5A}}
\DoxyCodeLine{108 \textcolor{preprocessor}{\#define INT\_TIMER5B             109         }\textcolor{comment}{// 16/32-\/Bit Timer 5B}}
\DoxyCodeLine{109 \textcolor{preprocessor}{\#define INT\_WTIMER0A            110         }\textcolor{comment}{// 32/64-\/Bit Timer 0A}}
\DoxyCodeLine{110 \textcolor{preprocessor}{\#define INT\_WTIMER0B            111         }\textcolor{comment}{// 32/64-\/Bit Timer 0B}}
\DoxyCodeLine{111 \textcolor{preprocessor}{\#define INT\_WTIMER1A            112         }\textcolor{comment}{// 32/64-\/Bit Timer 1A}}
\DoxyCodeLine{112 \textcolor{preprocessor}{\#define INT\_WTIMER1B            113         }\textcolor{comment}{// 32/64-\/Bit Timer 1B}}
\DoxyCodeLine{113 \textcolor{preprocessor}{\#define INT\_WTIMER2A            114         }\textcolor{comment}{// 32/64-\/Bit Timer 2A}}
\DoxyCodeLine{114 \textcolor{preprocessor}{\#define INT\_WTIMER2B            115         }\textcolor{comment}{// 32/64-\/Bit Timer 2B}}
\DoxyCodeLine{115 \textcolor{preprocessor}{\#define INT\_WTIMER3A            116         }\textcolor{comment}{// 32/64-\/Bit Timer 3A}}
\DoxyCodeLine{116 \textcolor{preprocessor}{\#define INT\_WTIMER3B            117         }\textcolor{comment}{// 32/64-\/Bit Timer 3B}}
\DoxyCodeLine{117 \textcolor{preprocessor}{\#define INT\_WTIMER4A            118         }\textcolor{comment}{// 32/64-\/Bit Timer 4A}}
\DoxyCodeLine{118 \textcolor{preprocessor}{\#define INT\_WTIMER4B            119         }\textcolor{comment}{// 32/64-\/Bit Timer 4B}}
\DoxyCodeLine{119 \textcolor{preprocessor}{\#define INT\_WTIMER5A            120         }\textcolor{comment}{// 32/64-\/Bit Timer 5A}}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#define INT\_WTIMER5B            121         }\textcolor{comment}{// 32/64-\/Bit Timer 5B}}
\DoxyCodeLine{121 \textcolor{preprocessor}{\#define INT\_SYSEXC              122         }\textcolor{comment}{// System Exception (imprecise)}}
\DoxyCodeLine{122 \textcolor{preprocessor}{\#define INT\_PWM1\_0              150         }\textcolor{comment}{// PWM1 Generator 0}}
\DoxyCodeLine{123 \textcolor{preprocessor}{\#define INT\_PWM1\_1              151         }\textcolor{comment}{// PWM1 Generator 1}}
\DoxyCodeLine{124 \textcolor{preprocessor}{\#define INT\_PWM1\_2              152         }\textcolor{comment}{// PWM1 Generator 2}}
\DoxyCodeLine{125 \textcolor{preprocessor}{\#define INT\_PWM1\_3              153         }\textcolor{comment}{// PWM1 Generator 3}}
\DoxyCodeLine{126 \textcolor{preprocessor}{\#define INT\_PWM1\_FAULT          154         }\textcolor{comment}{// PWM1 Fault}}
\DoxyCodeLine{127 }
\DoxyCodeLine{128 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{129 \textcolor{comment}{//}}
\DoxyCodeLine{130 \textcolor{comment}{// Watchdog Timer registers (WATCHDOG0)}}
\DoxyCodeLine{131 \textcolor{comment}{//}}
\DoxyCodeLine{132 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#define WATCHDOG0\_LOAD\_R        (*((volatile uint32\_t *)0x40000000))}}
\DoxyCodeLine{134 \textcolor{preprocessor}{\#define WATCHDOG0\_VALUE\_R       (*((volatile uint32\_t *)0x40000004))}}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#define WATCHDOG0\_CTL\_R         (*((volatile uint32\_t *)0x40000008))}}
\DoxyCodeLine{136 \textcolor{preprocessor}{\#define WATCHDOG0\_ICR\_R         (*((volatile uint32\_t *)0x4000000C))}}
\DoxyCodeLine{137 \textcolor{preprocessor}{\#define WATCHDOG0\_RIS\_R         (*((volatile uint32\_t *)0x40000010))}}
\DoxyCodeLine{138 \textcolor{preprocessor}{\#define WATCHDOG0\_MIS\_R         (*((volatile uint32\_t *)0x40000014))}}
\DoxyCodeLine{139 \textcolor{preprocessor}{\#define WATCHDOG0\_TEST\_R        (*((volatile uint32\_t *)0x40000418))}}
\DoxyCodeLine{140 \textcolor{preprocessor}{\#define WATCHDOG0\_LOCK\_R        (*((volatile uint32\_t *)0x40000C00))}}
\DoxyCodeLine{141 }
\DoxyCodeLine{142 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{143 \textcolor{comment}{//}}
\DoxyCodeLine{144 \textcolor{comment}{// Watchdog Timer registers (WATCHDOG1)}}
\DoxyCodeLine{145 \textcolor{comment}{//}}
\DoxyCodeLine{146 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{147 \textcolor{preprocessor}{\#define WATCHDOG1\_LOAD\_R        (*((volatile uint32\_t *)0x40001000))}}
\DoxyCodeLine{148 \textcolor{preprocessor}{\#define WATCHDOG1\_VALUE\_R       (*((volatile uint32\_t *)0x40001004))}}
\DoxyCodeLine{149 \textcolor{preprocessor}{\#define WATCHDOG1\_CTL\_R         (*((volatile uint32\_t *)0x40001008))}}
\DoxyCodeLine{150 \textcolor{preprocessor}{\#define WATCHDOG1\_ICR\_R         (*((volatile uint32\_t *)0x4000100C))}}
\DoxyCodeLine{151 \textcolor{preprocessor}{\#define WATCHDOG1\_RIS\_R         (*((volatile uint32\_t *)0x40001010))}}
\DoxyCodeLine{152 \textcolor{preprocessor}{\#define WATCHDOG1\_MIS\_R         (*((volatile uint32\_t *)0x40001014))}}
\DoxyCodeLine{153 \textcolor{preprocessor}{\#define WATCHDOG1\_TEST\_R        (*((volatile uint32\_t *)0x40001418))}}
\DoxyCodeLine{154 \textcolor{preprocessor}{\#define WATCHDOG1\_LOCK\_R        (*((volatile uint32\_t *)0x40001C00))}}
\DoxyCodeLine{155 }
\DoxyCodeLine{156 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{157 \textcolor{comment}{//}}
\DoxyCodeLine{158 \textcolor{comment}{// GPIO registers (PORTA)}}
\DoxyCodeLine{159 \textcolor{comment}{//}}
\DoxyCodeLine{160 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{161 \textcolor{preprocessor}{\#define GPIO\_PORTA\_DATA\_BITS\_R  ((volatile uint32\_t *)0x40004000)}}
\DoxyCodeLine{162 \textcolor{preprocessor}{\#define GPIO\_PORTA\_DATA\_R       (*((volatile uint32\_t *)0x400043FC))}}
\DoxyCodeLine{163 \textcolor{preprocessor}{\#define GPIO\_PORTA\_DIR\_R        (*((volatile uint32\_t *)0x40004400))}}
\DoxyCodeLine{164 \textcolor{preprocessor}{\#define GPIO\_PORTA\_IS\_R         (*((volatile uint32\_t *)0x40004404))}}
\DoxyCodeLine{165 \textcolor{preprocessor}{\#define GPIO\_PORTA\_IBE\_R        (*((volatile uint32\_t *)0x40004408))}}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#define GPIO\_PORTA\_IEV\_R        (*((volatile uint32\_t *)0x4000440C))}}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#define GPIO\_PORTA\_IM\_R         (*((volatile uint32\_t *)0x40004410))}}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define GPIO\_PORTA\_RIS\_R        (*((volatile uint32\_t *)0x40004414))}}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#define GPIO\_PORTA\_MIS\_R        (*((volatile uint32\_t *)0x40004418))}}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#define GPIO\_PORTA\_ICR\_R        (*((volatile uint32\_t *)0x4000441C))}}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AFSEL\_R      (*((volatile uint32\_t *)0x40004420))}}
\DoxyCodeLine{172 \textcolor{preprocessor}{\#define GPIO\_PORTA\_DR2R\_R       (*((volatile uint32\_t *)0x40004500))}}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#define GPIO\_PORTA\_DR4R\_R       (*((volatile uint32\_t *)0x40004504))}}
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define GPIO\_PORTA\_DR8R\_R       (*((volatile uint32\_t *)0x40004508))}}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#define GPIO\_PORTA\_ODR\_R        (*((volatile uint32\_t *)0x4000450C))}}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#define GPIO\_PORTA\_PUR\_R        (*((volatile uint32\_t *)0x40004510))}}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define GPIO\_PORTA\_PDR\_R        (*((volatile uint32\_t *)0x40004514))}}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#define GPIO\_PORTA\_SLR\_R        (*((volatile uint32\_t *)0x40004518))}}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#define GPIO\_PORTA\_DEN\_R        (*((volatile uint32\_t *)0x4000451C))}}
\DoxyCodeLine{180 \textcolor{preprocessor}{\#define GPIO\_PORTA\_LOCK\_R       (*((volatile uint32\_t *)0x40004520))}}
\DoxyCodeLine{181 \textcolor{preprocessor}{\#define GPIO\_PORTA\_CR\_R         (*((volatile uint32\_t *)0x40004524))}}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AMSEL\_R      (*((volatile uint32\_t *)0x40004528))}}
\DoxyCodeLine{183 \textcolor{preprocessor}{\#define GPIO\_PORTA\_PCTL\_R       (*((volatile uint32\_t *)0x4000452C))}}
\DoxyCodeLine{184 \textcolor{preprocessor}{\#define GPIO\_PORTA\_ADCCTL\_R     (*((volatile uint32\_t *)0x40004530))}}
\DoxyCodeLine{185 \textcolor{preprocessor}{\#define GPIO\_PORTA\_DMACTL\_R     (*((volatile uint32\_t *)0x40004534))}}
\DoxyCodeLine{186 }
\DoxyCodeLine{187 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{188 \textcolor{comment}{//}}
\DoxyCodeLine{189 \textcolor{comment}{// GPIO registers (PORTB)}}
\DoxyCodeLine{190 \textcolor{comment}{//}}
\DoxyCodeLine{191 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{192 \textcolor{preprocessor}{\#define GPIO\_PORTB\_DATA\_BITS\_R  ((volatile uint32\_t *)0x40005000)}}
\DoxyCodeLine{193 \textcolor{preprocessor}{\#define GPIO\_PORTB\_DATA\_R       (*((volatile uint32\_t *)0x400053FC))}}
\DoxyCodeLine{194 \textcolor{preprocessor}{\#define GPIO\_PORTB\_DIR\_R        (*((volatile uint32\_t *)0x40005400))}}
\DoxyCodeLine{195 \textcolor{preprocessor}{\#define GPIO\_PORTB\_IS\_R         (*((volatile uint32\_t *)0x40005404))}}
\DoxyCodeLine{196 \textcolor{preprocessor}{\#define GPIO\_PORTB\_IBE\_R        (*((volatile uint32\_t *)0x40005408))}}
\DoxyCodeLine{197 \textcolor{preprocessor}{\#define GPIO\_PORTB\_IEV\_R        (*((volatile uint32\_t *)0x4000540C))}}
\DoxyCodeLine{198 \textcolor{preprocessor}{\#define GPIO\_PORTB\_IM\_R         (*((volatile uint32\_t *)0x40005410))}}
\DoxyCodeLine{199 \textcolor{preprocessor}{\#define GPIO\_PORTB\_RIS\_R        (*((volatile uint32\_t *)0x40005414))}}
\DoxyCodeLine{200 \textcolor{preprocessor}{\#define GPIO\_PORTB\_MIS\_R        (*((volatile uint32\_t *)0x40005418))}}
\DoxyCodeLine{201 \textcolor{preprocessor}{\#define GPIO\_PORTB\_ICR\_R        (*((volatile uint32\_t *)0x4000541C))}}
\DoxyCodeLine{202 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AFSEL\_R      (*((volatile uint32\_t *)0x40005420))}}
\DoxyCodeLine{203 \textcolor{preprocessor}{\#define GPIO\_PORTB\_DR2R\_R       (*((volatile uint32\_t *)0x40005500))}}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define GPIO\_PORTB\_DR4R\_R       (*((volatile uint32\_t *)0x40005504))}}
\DoxyCodeLine{205 \textcolor{preprocessor}{\#define GPIO\_PORTB\_DR8R\_R       (*((volatile uint32\_t *)0x40005508))}}
\DoxyCodeLine{206 \textcolor{preprocessor}{\#define GPIO\_PORTB\_ODR\_R        (*((volatile uint32\_t *)0x4000550C))}}
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define GPIO\_PORTB\_PUR\_R        (*((volatile uint32\_t *)0x40005510))}}
\DoxyCodeLine{208 \textcolor{preprocessor}{\#define GPIO\_PORTB\_PDR\_R        (*((volatile uint32\_t *)0x40005514))}}
\DoxyCodeLine{209 \textcolor{preprocessor}{\#define GPIO\_PORTB\_SLR\_R        (*((volatile uint32\_t *)0x40005518))}}
\DoxyCodeLine{210 \textcolor{preprocessor}{\#define GPIO\_PORTB\_DEN\_R        (*((volatile uint32\_t *)0x4000551C))}}
\DoxyCodeLine{211 \textcolor{preprocessor}{\#define GPIO\_PORTB\_LOCK\_R       (*((volatile uint32\_t *)0x40005520))}}
\DoxyCodeLine{212 \textcolor{preprocessor}{\#define GPIO\_PORTB\_CR\_R         (*((volatile uint32\_t *)0x40005524))}}
\DoxyCodeLine{213 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AMSEL\_R      (*((volatile uint32\_t *)0x40005528))}}
\DoxyCodeLine{214 \textcolor{preprocessor}{\#define GPIO\_PORTB\_PCTL\_R       (*((volatile uint32\_t *)0x4000552C))}}
\DoxyCodeLine{215 \textcolor{preprocessor}{\#define GPIO\_PORTB\_ADCCTL\_R     (*((volatile uint32\_t *)0x40005530))}}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define GPIO\_PORTB\_DMACTL\_R     (*((volatile uint32\_t *)0x40005534))}}
\DoxyCodeLine{217 }
\DoxyCodeLine{218 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{219 \textcolor{comment}{//}}
\DoxyCodeLine{220 \textcolor{comment}{// GPIO registers (PORTC)}}
\DoxyCodeLine{221 \textcolor{comment}{//}}
\DoxyCodeLine{222 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{223 \textcolor{preprocessor}{\#define GPIO\_PORTC\_DATA\_BITS\_R  ((volatile uint32\_t *)0x40006000)}}
\DoxyCodeLine{224 \textcolor{preprocessor}{\#define GPIO\_PORTC\_DATA\_R       (*((volatile uint32\_t *)0x400063FC))}}
\DoxyCodeLine{225 \textcolor{preprocessor}{\#define GPIO\_PORTC\_DIR\_R        (*((volatile uint32\_t *)0x40006400))}}
\DoxyCodeLine{226 \textcolor{preprocessor}{\#define GPIO\_PORTC\_IS\_R         (*((volatile uint32\_t *)0x40006404))}}
\DoxyCodeLine{227 \textcolor{preprocessor}{\#define GPIO\_PORTC\_IBE\_R        (*((volatile uint32\_t *)0x40006408))}}
\DoxyCodeLine{228 \textcolor{preprocessor}{\#define GPIO\_PORTC\_IEV\_R        (*((volatile uint32\_t *)0x4000640C))}}
\DoxyCodeLine{229 \textcolor{preprocessor}{\#define GPIO\_PORTC\_IM\_R         (*((volatile uint32\_t *)0x40006410))}}
\DoxyCodeLine{230 \textcolor{preprocessor}{\#define GPIO\_PORTC\_RIS\_R        (*((volatile uint32\_t *)0x40006414))}}
\DoxyCodeLine{231 \textcolor{preprocessor}{\#define GPIO\_PORTC\_MIS\_R        (*((volatile uint32\_t *)0x40006418))}}
\DoxyCodeLine{232 \textcolor{preprocessor}{\#define GPIO\_PORTC\_ICR\_R        (*((volatile uint32\_t *)0x4000641C))}}
\DoxyCodeLine{233 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AFSEL\_R      (*((volatile uint32\_t *)0x40006420))}}
\DoxyCodeLine{234 \textcolor{preprocessor}{\#define GPIO\_PORTC\_DR2R\_R       (*((volatile uint32\_t *)0x40006500))}}
\DoxyCodeLine{235 \textcolor{preprocessor}{\#define GPIO\_PORTC\_DR4R\_R       (*((volatile uint32\_t *)0x40006504))}}
\DoxyCodeLine{236 \textcolor{preprocessor}{\#define GPIO\_PORTC\_DR8R\_R       (*((volatile uint32\_t *)0x40006508))}}
\DoxyCodeLine{237 \textcolor{preprocessor}{\#define GPIO\_PORTC\_ODR\_R        (*((volatile uint32\_t *)0x4000650C))}}
\DoxyCodeLine{238 \textcolor{preprocessor}{\#define GPIO\_PORTC\_PUR\_R        (*((volatile uint32\_t *)0x40006510))}}
\DoxyCodeLine{239 \textcolor{preprocessor}{\#define GPIO\_PORTC\_PDR\_R        (*((volatile uint32\_t *)0x40006514))}}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define GPIO\_PORTC\_SLR\_R        (*((volatile uint32\_t *)0x40006518))}}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define GPIO\_PORTC\_DEN\_R        (*((volatile uint32\_t *)0x4000651C))}}
\DoxyCodeLine{242 \textcolor{preprocessor}{\#define GPIO\_PORTC\_LOCK\_R       (*((volatile uint32\_t *)0x40006520))}}
\DoxyCodeLine{243 \textcolor{preprocessor}{\#define GPIO\_PORTC\_CR\_R         (*((volatile uint32\_t *)0x40006524))}}
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AMSEL\_R      (*((volatile uint32\_t *)0x40006528))}}
\DoxyCodeLine{245 \textcolor{preprocessor}{\#define GPIO\_PORTC\_PCTL\_R       (*((volatile uint32\_t *)0x4000652C))}}
\DoxyCodeLine{246 \textcolor{preprocessor}{\#define GPIO\_PORTC\_ADCCTL\_R     (*((volatile uint32\_t *)0x40006530))}}
\DoxyCodeLine{247 \textcolor{preprocessor}{\#define GPIO\_PORTC\_DMACTL\_R     (*((volatile uint32\_t *)0x40006534))}}
\DoxyCodeLine{248 }
\DoxyCodeLine{249 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{250 \textcolor{comment}{//}}
\DoxyCodeLine{251 \textcolor{comment}{// GPIO registers (PORTD)}}
\DoxyCodeLine{252 \textcolor{comment}{//}}
\DoxyCodeLine{253 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{254 \textcolor{preprocessor}{\#define GPIO\_PORTD\_DATA\_BITS\_R  ((volatile uint32\_t *)0x40007000)}}
\DoxyCodeLine{255 \textcolor{preprocessor}{\#define GPIO\_PORTD\_DATA\_R       (*((volatile uint32\_t *)0x400073FC))}}
\DoxyCodeLine{256 \textcolor{preprocessor}{\#define GPIO\_PORTD\_DIR\_R        (*((volatile uint32\_t *)0x40007400))}}
\DoxyCodeLine{257 \textcolor{preprocessor}{\#define GPIO\_PORTD\_IS\_R         (*((volatile uint32\_t *)0x40007404))}}
\DoxyCodeLine{258 \textcolor{preprocessor}{\#define GPIO\_PORTD\_IBE\_R        (*((volatile uint32\_t *)0x40007408))}}
\DoxyCodeLine{259 \textcolor{preprocessor}{\#define GPIO\_PORTD\_IEV\_R        (*((volatile uint32\_t *)0x4000740C))}}
\DoxyCodeLine{260 \textcolor{preprocessor}{\#define GPIO\_PORTD\_IM\_R         (*((volatile uint32\_t *)0x40007410))}}
\DoxyCodeLine{261 \textcolor{preprocessor}{\#define GPIO\_PORTD\_RIS\_R        (*((volatile uint32\_t *)0x40007414))}}
\DoxyCodeLine{262 \textcolor{preprocessor}{\#define GPIO\_PORTD\_MIS\_R        (*((volatile uint32\_t *)0x40007418))}}
\DoxyCodeLine{263 \textcolor{preprocessor}{\#define GPIO\_PORTD\_ICR\_R        (*((volatile uint32\_t *)0x4000741C))}}
\DoxyCodeLine{264 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AFSEL\_R      (*((volatile uint32\_t *)0x40007420))}}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#define GPIO\_PORTD\_DR2R\_R       (*((volatile uint32\_t *)0x40007500))}}
\DoxyCodeLine{266 \textcolor{preprocessor}{\#define GPIO\_PORTD\_DR4R\_R       (*((volatile uint32\_t *)0x40007504))}}
\DoxyCodeLine{267 \textcolor{preprocessor}{\#define GPIO\_PORTD\_DR8R\_R       (*((volatile uint32\_t *)0x40007508))}}
\DoxyCodeLine{268 \textcolor{preprocessor}{\#define GPIO\_PORTD\_ODR\_R        (*((volatile uint32\_t *)0x4000750C))}}
\DoxyCodeLine{269 \textcolor{preprocessor}{\#define GPIO\_PORTD\_PUR\_R        (*((volatile uint32\_t *)0x40007510))}}
\DoxyCodeLine{270 \textcolor{preprocessor}{\#define GPIO\_PORTD\_PDR\_R        (*((volatile uint32\_t *)0x40007514))}}
\DoxyCodeLine{271 \textcolor{preprocessor}{\#define GPIO\_PORTD\_SLR\_R        (*((volatile uint32\_t *)0x40007518))}}
\DoxyCodeLine{272 \textcolor{preprocessor}{\#define GPIO\_PORTD\_DEN\_R        (*((volatile uint32\_t *)0x4000751C))}}
\DoxyCodeLine{273 \textcolor{preprocessor}{\#define GPIO\_PORTD\_LOCK\_R       (*((volatile uint32\_t *)0x40007520))}}
\DoxyCodeLine{274 \textcolor{preprocessor}{\#define GPIO\_PORTD\_CR\_R         (*((volatile uint32\_t *)0x40007524))}}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AMSEL\_R      (*((volatile uint32\_t *)0x40007528))}}
\DoxyCodeLine{276 \textcolor{preprocessor}{\#define GPIO\_PORTD\_PCTL\_R       (*((volatile uint32\_t *)0x4000752C))}}
\DoxyCodeLine{277 \textcolor{preprocessor}{\#define GPIO\_PORTD\_ADCCTL\_R     (*((volatile uint32\_t *)0x40007530))}}
\DoxyCodeLine{278 \textcolor{preprocessor}{\#define GPIO\_PORTD\_DMACTL\_R     (*((volatile uint32\_t *)0x40007534))}}
\DoxyCodeLine{279 }
\DoxyCodeLine{280 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{281 \textcolor{comment}{//}}
\DoxyCodeLine{282 \textcolor{comment}{// SSI registers (SSI0)}}
\DoxyCodeLine{283 \textcolor{comment}{//}}
\DoxyCodeLine{284 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{285 \textcolor{preprocessor}{\#define SSI0\_CR0\_R              (*((volatile uint32\_t *)0x40008000))}}
\DoxyCodeLine{286 \textcolor{preprocessor}{\#define SSI0\_CR1\_R              (*((volatile uint32\_t *)0x40008004))}}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define SSI0\_DR\_R               (*((volatile uint32\_t *)0x40008008))}}
\DoxyCodeLine{288 \textcolor{preprocessor}{\#define SSI0\_SR\_R               (*((volatile uint32\_t *)0x4000800C))}}
\DoxyCodeLine{289 \textcolor{preprocessor}{\#define SSI0\_CPSR\_R             (*((volatile uint32\_t *)0x40008010))}}
\DoxyCodeLine{290 \textcolor{preprocessor}{\#define SSI0\_IM\_R               (*((volatile uint32\_t *)0x40008014))}}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define SSI0\_RIS\_R              (*((volatile uint32\_t *)0x40008018))}}
\DoxyCodeLine{292 \textcolor{preprocessor}{\#define SSI0\_MIS\_R              (*((volatile uint32\_t *)0x4000801C))}}
\DoxyCodeLine{293 \textcolor{preprocessor}{\#define SSI0\_ICR\_R              (*((volatile uint32\_t *)0x40008020))}}
\DoxyCodeLine{294 \textcolor{preprocessor}{\#define SSI0\_DMACTL\_R           (*((volatile uint32\_t *)0x40008024))}}
\DoxyCodeLine{295 \textcolor{preprocessor}{\#define SSI0\_CC\_R               (*((volatile uint32\_t *)0x40008FC8))}}
\DoxyCodeLine{296 }
\DoxyCodeLine{297 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{298 \textcolor{comment}{//}}
\DoxyCodeLine{299 \textcolor{comment}{// SSI registers (SSI1)}}
\DoxyCodeLine{300 \textcolor{comment}{//}}
\DoxyCodeLine{301 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{302 \textcolor{preprocessor}{\#define SSI1\_CR0\_R              (*((volatile uint32\_t *)0x40009000))}}
\DoxyCodeLine{303 \textcolor{preprocessor}{\#define SSI1\_CR1\_R              (*((volatile uint32\_t *)0x40009004))}}
\DoxyCodeLine{304 \textcolor{preprocessor}{\#define SSI1\_DR\_R               (*((volatile uint32\_t *)0x40009008))}}
\DoxyCodeLine{305 \textcolor{preprocessor}{\#define SSI1\_SR\_R               (*((volatile uint32\_t *)0x4000900C))}}
\DoxyCodeLine{306 \textcolor{preprocessor}{\#define SSI1\_CPSR\_R             (*((volatile uint32\_t *)0x40009010))}}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define SSI1\_IM\_R               (*((volatile uint32\_t *)0x40009014))}}
\DoxyCodeLine{308 \textcolor{preprocessor}{\#define SSI1\_RIS\_R              (*((volatile uint32\_t *)0x40009018))}}
\DoxyCodeLine{309 \textcolor{preprocessor}{\#define SSI1\_MIS\_R              (*((volatile uint32\_t *)0x4000901C))}}
\DoxyCodeLine{310 \textcolor{preprocessor}{\#define SSI1\_ICR\_R              (*((volatile uint32\_t *)0x40009020))}}
\DoxyCodeLine{311 \textcolor{preprocessor}{\#define SSI1\_DMACTL\_R           (*((volatile uint32\_t *)0x40009024))}}
\DoxyCodeLine{312 \textcolor{preprocessor}{\#define SSI1\_CC\_R               (*((volatile uint32\_t *)0x40009FC8))}}
\DoxyCodeLine{313 }
\DoxyCodeLine{314 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{315 \textcolor{comment}{//}}
\DoxyCodeLine{316 \textcolor{comment}{// SSI registers (SSI2)}}
\DoxyCodeLine{317 \textcolor{comment}{//}}
\DoxyCodeLine{318 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{319 \textcolor{preprocessor}{\#define SSI2\_CR0\_R              (*((volatile uint32\_t *)0x4000A000))}}
\DoxyCodeLine{320 \textcolor{preprocessor}{\#define SSI2\_CR1\_R              (*((volatile uint32\_t *)0x4000A004))}}
\DoxyCodeLine{321 \textcolor{preprocessor}{\#define SSI2\_DR\_R               (*((volatile uint32\_t *)0x4000A008))}}
\DoxyCodeLine{322 \textcolor{preprocessor}{\#define SSI2\_SR\_R               (*((volatile uint32\_t *)0x4000A00C))}}
\DoxyCodeLine{323 \textcolor{preprocessor}{\#define SSI2\_CPSR\_R             (*((volatile uint32\_t *)0x4000A010))}}
\DoxyCodeLine{324 \textcolor{preprocessor}{\#define SSI2\_IM\_R               (*((volatile uint32\_t *)0x4000A014))}}
\DoxyCodeLine{325 \textcolor{preprocessor}{\#define SSI2\_RIS\_R              (*((volatile uint32\_t *)0x4000A018))}}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define SSI2\_MIS\_R              (*((volatile uint32\_t *)0x4000A01C))}}
\DoxyCodeLine{327 \textcolor{preprocessor}{\#define SSI2\_ICR\_R              (*((volatile uint32\_t *)0x4000A020))}}
\DoxyCodeLine{328 \textcolor{preprocessor}{\#define SSI2\_DMACTL\_R           (*((volatile uint32\_t *)0x4000A024))}}
\DoxyCodeLine{329 \textcolor{preprocessor}{\#define SSI2\_CC\_R               (*((volatile uint32\_t *)0x4000AFC8))}}
\DoxyCodeLine{330 }
\DoxyCodeLine{331 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{332 \textcolor{comment}{//}}
\DoxyCodeLine{333 \textcolor{comment}{// SSI registers (SSI3)}}
\DoxyCodeLine{334 \textcolor{comment}{//}}
\DoxyCodeLine{335 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define SSI3\_CR0\_R              (*((volatile uint32\_t *)0x4000B000))}}
\DoxyCodeLine{337 \textcolor{preprocessor}{\#define SSI3\_CR1\_R              (*((volatile uint32\_t *)0x4000B004))}}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define SSI3\_DR\_R               (*((volatile uint32\_t *)0x4000B008))}}
\DoxyCodeLine{339 \textcolor{preprocessor}{\#define SSI3\_SR\_R               (*((volatile uint32\_t *)0x4000B00C))}}
\DoxyCodeLine{340 \textcolor{preprocessor}{\#define SSI3\_CPSR\_R             (*((volatile uint32\_t *)0x4000B010))}}
\DoxyCodeLine{341 \textcolor{preprocessor}{\#define SSI3\_IM\_R               (*((volatile uint32\_t *)0x4000B014))}}
\DoxyCodeLine{342 \textcolor{preprocessor}{\#define SSI3\_RIS\_R              (*((volatile uint32\_t *)0x4000B018))}}
\DoxyCodeLine{343 \textcolor{preprocessor}{\#define SSI3\_MIS\_R              (*((volatile uint32\_t *)0x4000B01C))}}
\DoxyCodeLine{344 \textcolor{preprocessor}{\#define SSI3\_ICR\_R              (*((volatile uint32\_t *)0x4000B020))}}
\DoxyCodeLine{345 \textcolor{preprocessor}{\#define SSI3\_DMACTL\_R           (*((volatile uint32\_t *)0x4000B024))}}
\DoxyCodeLine{346 \textcolor{preprocessor}{\#define SSI3\_CC\_R               (*((volatile uint32\_t *)0x4000BFC8))}}
\DoxyCodeLine{347 }
\DoxyCodeLine{348 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{349 \textcolor{comment}{//}}
\DoxyCodeLine{350 \textcolor{comment}{// UART registers (UART0)}}
\DoxyCodeLine{351 \textcolor{comment}{//}}
\DoxyCodeLine{352 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{353 \textcolor{preprocessor}{\#define UART0\_DR\_R              (*((volatile uint32\_t *)0x4000C000))}}
\DoxyCodeLine{354 \textcolor{preprocessor}{\#define UART0\_RSR\_R             (*((volatile uint32\_t *)0x4000C004))}}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define UART0\_ECR\_R             (*((volatile uint32\_t *)0x4000C004))}}
\DoxyCodeLine{356 \textcolor{preprocessor}{\#define UART0\_FR\_R              (*((volatile uint32\_t *)0x4000C018))}}
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define UART0\_ILPR\_R            (*((volatile uint32\_t *)0x4000C020))}}
\DoxyCodeLine{358 \textcolor{preprocessor}{\#define UART0\_IBRD\_R            (*((volatile uint32\_t *)0x4000C024))}}
\DoxyCodeLine{359 \textcolor{preprocessor}{\#define UART0\_FBRD\_R            (*((volatile uint32\_t *)0x4000C028))}}
\DoxyCodeLine{360 \textcolor{preprocessor}{\#define UART0\_LCRH\_R            (*((volatile uint32\_t *)0x4000C02C))}}
\DoxyCodeLine{361 \textcolor{preprocessor}{\#define UART0\_CTL\_R             (*((volatile uint32\_t *)0x4000C030))}}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define UART0\_IFLS\_R            (*((volatile uint32\_t *)0x4000C034))}}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#define UART0\_IM\_R              (*((volatile uint32\_t *)0x4000C038))}}
\DoxyCodeLine{364 \textcolor{preprocessor}{\#define UART0\_RIS\_R             (*((volatile uint32\_t *)0x4000C03C))}}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define UART0\_MIS\_R             (*((volatile uint32\_t *)0x4000C040))}}
\DoxyCodeLine{366 \textcolor{preprocessor}{\#define UART0\_ICR\_R             (*((volatile uint32\_t *)0x4000C044))}}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define UART0\_DMACTL\_R          (*((volatile uint32\_t *)0x4000C048))}}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#define UART0\_9BITADDR\_R        (*((volatile uint32\_t *)0x4000C0A4))}}
\DoxyCodeLine{369 \textcolor{preprocessor}{\#define UART0\_9BITAMASK\_R       (*((volatile uint32\_t *)0x4000C0A8))}}
\DoxyCodeLine{370 \textcolor{preprocessor}{\#define UART0\_PP\_R              (*((volatile uint32\_t *)0x4000CFC0))}}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#define UART0\_CC\_R              (*((volatile uint32\_t *)0x4000CFC8))}}
\DoxyCodeLine{372 }
\DoxyCodeLine{373 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{374 \textcolor{comment}{//}}
\DoxyCodeLine{375 \textcolor{comment}{// UART registers (UART1)}}
\DoxyCodeLine{376 \textcolor{comment}{//}}
\DoxyCodeLine{377 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{378 \textcolor{preprocessor}{\#define UART1\_DR\_R              (*((volatile uint32\_t *)0x4000D000))}}
\DoxyCodeLine{379 \textcolor{preprocessor}{\#define UART1\_RSR\_R             (*((volatile uint32\_t *)0x4000D004))}}
\DoxyCodeLine{380 \textcolor{preprocessor}{\#define UART1\_ECR\_R             (*((volatile uint32\_t *)0x4000D004))}}
\DoxyCodeLine{381 \textcolor{preprocessor}{\#define UART1\_FR\_R              (*((volatile uint32\_t *)0x4000D018))}}
\DoxyCodeLine{382 \textcolor{preprocessor}{\#define UART1\_ILPR\_R            (*((volatile uint32\_t *)0x4000D020))}}
\DoxyCodeLine{383 \textcolor{preprocessor}{\#define UART1\_IBRD\_R            (*((volatile uint32\_t *)0x4000D024))}}
\DoxyCodeLine{384 \textcolor{preprocessor}{\#define UART1\_FBRD\_R            (*((volatile uint32\_t *)0x4000D028))}}
\DoxyCodeLine{385 \textcolor{preprocessor}{\#define UART1\_LCRH\_R            (*((volatile uint32\_t *)0x4000D02C))}}
\DoxyCodeLine{386 \textcolor{preprocessor}{\#define UART1\_CTL\_R             (*((volatile uint32\_t *)0x4000D030))}}
\DoxyCodeLine{387 \textcolor{preprocessor}{\#define UART1\_IFLS\_R            (*((volatile uint32\_t *)0x4000D034))}}
\DoxyCodeLine{388 \textcolor{preprocessor}{\#define UART1\_IM\_R              (*((volatile uint32\_t *)0x4000D038))}}
\DoxyCodeLine{389 \textcolor{preprocessor}{\#define UART1\_RIS\_R             (*((volatile uint32\_t *)0x4000D03C))}}
\DoxyCodeLine{390 \textcolor{preprocessor}{\#define UART1\_MIS\_R             (*((volatile uint32\_t *)0x4000D040))}}
\DoxyCodeLine{391 \textcolor{preprocessor}{\#define UART1\_ICR\_R             (*((volatile uint32\_t *)0x4000D044))}}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define UART1\_DMACTL\_R          (*((volatile uint32\_t *)0x4000D048))}}
\DoxyCodeLine{393 \textcolor{preprocessor}{\#define UART1\_9BITADDR\_R        (*((volatile uint32\_t *)0x4000D0A4))}}
\DoxyCodeLine{394 \textcolor{preprocessor}{\#define UART1\_9BITAMASK\_R       (*((volatile uint32\_t *)0x4000D0A8))}}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define UART1\_PP\_R              (*((volatile uint32\_t *)0x4000DFC0))}}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define UART1\_CC\_R              (*((volatile uint32\_t *)0x4000DFC8))}}
\DoxyCodeLine{397 }
\DoxyCodeLine{398 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{399 \textcolor{comment}{//}}
\DoxyCodeLine{400 \textcolor{comment}{// UART registers (UART2)}}
\DoxyCodeLine{401 \textcolor{comment}{//}}
\DoxyCodeLine{402 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{403 \textcolor{preprocessor}{\#define UART2\_DR\_R              (*((volatile uint32\_t *)0x4000E000))}}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define UART2\_RSR\_R             (*((volatile uint32\_t *)0x4000E004))}}
\DoxyCodeLine{405 \textcolor{preprocessor}{\#define UART2\_ECR\_R             (*((volatile uint32\_t *)0x4000E004))}}
\DoxyCodeLine{406 \textcolor{preprocessor}{\#define UART2\_FR\_R              (*((volatile uint32\_t *)0x4000E018))}}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define UART2\_ILPR\_R            (*((volatile uint32\_t *)0x4000E020))}}
\DoxyCodeLine{408 \textcolor{preprocessor}{\#define UART2\_IBRD\_R            (*((volatile uint32\_t *)0x4000E024))}}
\DoxyCodeLine{409 \textcolor{preprocessor}{\#define UART2\_FBRD\_R            (*((volatile uint32\_t *)0x4000E028))}}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define UART2\_LCRH\_R            (*((volatile uint32\_t *)0x4000E02C))}}
\DoxyCodeLine{411 \textcolor{preprocessor}{\#define UART2\_CTL\_R             (*((volatile uint32\_t *)0x4000E030))}}
\DoxyCodeLine{412 \textcolor{preprocessor}{\#define UART2\_IFLS\_R            (*((volatile uint32\_t *)0x4000E034))}}
\DoxyCodeLine{413 \textcolor{preprocessor}{\#define UART2\_IM\_R              (*((volatile uint32\_t *)0x4000E038))}}
\DoxyCodeLine{414 \textcolor{preprocessor}{\#define UART2\_RIS\_R             (*((volatile uint32\_t *)0x4000E03C))}}
\DoxyCodeLine{415 \textcolor{preprocessor}{\#define UART2\_MIS\_R             (*((volatile uint32\_t *)0x4000E040))}}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#define UART2\_ICR\_R             (*((volatile uint32\_t *)0x4000E044))}}
\DoxyCodeLine{417 \textcolor{preprocessor}{\#define UART2\_DMACTL\_R          (*((volatile uint32\_t *)0x4000E048))}}
\DoxyCodeLine{418 \textcolor{preprocessor}{\#define UART2\_9BITADDR\_R        (*((volatile uint32\_t *)0x4000E0A4))}}
\DoxyCodeLine{419 \textcolor{preprocessor}{\#define UART2\_9BITAMASK\_R       (*((volatile uint32\_t *)0x4000E0A8))}}
\DoxyCodeLine{420 \textcolor{preprocessor}{\#define UART2\_PP\_R              (*((volatile uint32\_t *)0x4000EFC0))}}
\DoxyCodeLine{421 \textcolor{preprocessor}{\#define UART2\_CC\_R              (*((volatile uint32\_t *)0x4000EFC8))}}
\DoxyCodeLine{422 }
\DoxyCodeLine{423 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{424 \textcolor{comment}{//}}
\DoxyCodeLine{425 \textcolor{comment}{// UART registers (UART3)}}
\DoxyCodeLine{426 \textcolor{comment}{//}}
\DoxyCodeLine{427 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{428 \textcolor{preprocessor}{\#define UART3\_DR\_R              (*((volatile uint32\_t *)0x4000F000))}}
\DoxyCodeLine{429 \textcolor{preprocessor}{\#define UART3\_RSR\_R             (*((volatile uint32\_t *)0x4000F004))}}
\DoxyCodeLine{430 \textcolor{preprocessor}{\#define UART3\_ECR\_R             (*((volatile uint32\_t *)0x4000F004))}}
\DoxyCodeLine{431 \textcolor{preprocessor}{\#define UART3\_FR\_R              (*((volatile uint32\_t *)0x4000F018))}}
\DoxyCodeLine{432 \textcolor{preprocessor}{\#define UART3\_ILPR\_R            (*((volatile uint32\_t *)0x4000F020))}}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#define UART3\_IBRD\_R            (*((volatile uint32\_t *)0x4000F024))}}
\DoxyCodeLine{434 \textcolor{preprocessor}{\#define UART3\_FBRD\_R            (*((volatile uint32\_t *)0x4000F028))}}
\DoxyCodeLine{435 \textcolor{preprocessor}{\#define UART3\_LCRH\_R            (*((volatile uint32\_t *)0x4000F02C))}}
\DoxyCodeLine{436 \textcolor{preprocessor}{\#define UART3\_CTL\_R             (*((volatile uint32\_t *)0x4000F030))}}
\DoxyCodeLine{437 \textcolor{preprocessor}{\#define UART3\_IFLS\_R            (*((volatile uint32\_t *)0x4000F034))}}
\DoxyCodeLine{438 \textcolor{preprocessor}{\#define UART3\_IM\_R              (*((volatile uint32\_t *)0x4000F038))}}
\DoxyCodeLine{439 \textcolor{preprocessor}{\#define UART3\_RIS\_R             (*((volatile uint32\_t *)0x4000F03C))}}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define UART3\_MIS\_R             (*((volatile uint32\_t *)0x4000F040))}}
\DoxyCodeLine{441 \textcolor{preprocessor}{\#define UART3\_ICR\_R             (*((volatile uint32\_t *)0x4000F044))}}
\DoxyCodeLine{442 \textcolor{preprocessor}{\#define UART3\_DMACTL\_R          (*((volatile uint32\_t *)0x4000F048))}}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define UART3\_9BITADDR\_R        (*((volatile uint32\_t *)0x4000F0A4))}}
\DoxyCodeLine{444 \textcolor{preprocessor}{\#define UART3\_9BITAMASK\_R       (*((volatile uint32\_t *)0x4000F0A8))}}
\DoxyCodeLine{445 \textcolor{preprocessor}{\#define UART3\_PP\_R              (*((volatile uint32\_t *)0x4000FFC0))}}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define UART3\_CC\_R              (*((volatile uint32\_t *)0x4000FFC8))}}
\DoxyCodeLine{447 }
\DoxyCodeLine{448 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{449 \textcolor{comment}{//}}
\DoxyCodeLine{450 \textcolor{comment}{// UART registers (UART4)}}
\DoxyCodeLine{451 \textcolor{comment}{//}}
\DoxyCodeLine{452 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{453 \textcolor{preprocessor}{\#define UART4\_DR\_R              (*((volatile uint32\_t *)0x40010000))}}
\DoxyCodeLine{454 \textcolor{preprocessor}{\#define UART4\_RSR\_R             (*((volatile uint32\_t *)0x40010004))}}
\DoxyCodeLine{455 \textcolor{preprocessor}{\#define UART4\_ECR\_R             (*((volatile uint32\_t *)0x40010004))}}
\DoxyCodeLine{456 \textcolor{preprocessor}{\#define UART4\_FR\_R              (*((volatile uint32\_t *)0x40010018))}}
\DoxyCodeLine{457 \textcolor{preprocessor}{\#define UART4\_ILPR\_R            (*((volatile uint32\_t *)0x40010020))}}
\DoxyCodeLine{458 \textcolor{preprocessor}{\#define UART4\_IBRD\_R            (*((volatile uint32\_t *)0x40010024))}}
\DoxyCodeLine{459 \textcolor{preprocessor}{\#define UART4\_FBRD\_R            (*((volatile uint32\_t *)0x40010028))}}
\DoxyCodeLine{460 \textcolor{preprocessor}{\#define UART4\_LCRH\_R            (*((volatile uint32\_t *)0x4001002C))}}
\DoxyCodeLine{461 \textcolor{preprocessor}{\#define UART4\_CTL\_R             (*((volatile uint32\_t *)0x40010030))}}
\DoxyCodeLine{462 \textcolor{preprocessor}{\#define UART4\_IFLS\_R            (*((volatile uint32\_t *)0x40010034))}}
\DoxyCodeLine{463 \textcolor{preprocessor}{\#define UART4\_IM\_R              (*((volatile uint32\_t *)0x40010038))}}
\DoxyCodeLine{464 \textcolor{preprocessor}{\#define UART4\_RIS\_R             (*((volatile uint32\_t *)0x4001003C))}}
\DoxyCodeLine{465 \textcolor{preprocessor}{\#define UART4\_MIS\_R             (*((volatile uint32\_t *)0x40010040))}}
\DoxyCodeLine{466 \textcolor{preprocessor}{\#define UART4\_ICR\_R             (*((volatile uint32\_t *)0x40010044))}}
\DoxyCodeLine{467 \textcolor{preprocessor}{\#define UART4\_DMACTL\_R          (*((volatile uint32\_t *)0x40010048))}}
\DoxyCodeLine{468 \textcolor{preprocessor}{\#define UART4\_9BITADDR\_R        (*((volatile uint32\_t *)0x400100A4))}}
\DoxyCodeLine{469 \textcolor{preprocessor}{\#define UART4\_9BITAMASK\_R       (*((volatile uint32\_t *)0x400100A8))}}
\DoxyCodeLine{470 \textcolor{preprocessor}{\#define UART4\_PP\_R              (*((volatile uint32\_t *)0x40010FC0))}}
\DoxyCodeLine{471 \textcolor{preprocessor}{\#define UART4\_CC\_R              (*((volatile uint32\_t *)0x40010FC8))}}
\DoxyCodeLine{472 }
\DoxyCodeLine{473 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{474 \textcolor{comment}{//}}
\DoxyCodeLine{475 \textcolor{comment}{// UART registers (UART5)}}
\DoxyCodeLine{476 \textcolor{comment}{//}}
\DoxyCodeLine{477 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define UART5\_DR\_R              (*((volatile uint32\_t *)0x40011000))}}
\DoxyCodeLine{479 \textcolor{preprocessor}{\#define UART5\_RSR\_R             (*((volatile uint32\_t *)0x40011004))}}
\DoxyCodeLine{480 \textcolor{preprocessor}{\#define UART5\_ECR\_R             (*((volatile uint32\_t *)0x40011004))}}
\DoxyCodeLine{481 \textcolor{preprocessor}{\#define UART5\_FR\_R              (*((volatile uint32\_t *)0x40011018))}}
\DoxyCodeLine{482 \textcolor{preprocessor}{\#define UART5\_ILPR\_R            (*((volatile uint32\_t *)0x40011020))}}
\DoxyCodeLine{483 \textcolor{preprocessor}{\#define UART5\_IBRD\_R            (*((volatile uint32\_t *)0x40011024))}}
\DoxyCodeLine{484 \textcolor{preprocessor}{\#define UART5\_FBRD\_R            (*((volatile uint32\_t *)0x40011028))}}
\DoxyCodeLine{485 \textcolor{preprocessor}{\#define UART5\_LCRH\_R            (*((volatile uint32\_t *)0x4001102C))}}
\DoxyCodeLine{486 \textcolor{preprocessor}{\#define UART5\_CTL\_R             (*((volatile uint32\_t *)0x40011030))}}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define UART5\_IFLS\_R            (*((volatile uint32\_t *)0x40011034))}}
\DoxyCodeLine{488 \textcolor{preprocessor}{\#define UART5\_IM\_R              (*((volatile uint32\_t *)0x40011038))}}
\DoxyCodeLine{489 \textcolor{preprocessor}{\#define UART5\_RIS\_R             (*((volatile uint32\_t *)0x4001103C))}}
\DoxyCodeLine{490 \textcolor{preprocessor}{\#define UART5\_MIS\_R             (*((volatile uint32\_t *)0x40011040))}}
\DoxyCodeLine{491 \textcolor{preprocessor}{\#define UART5\_ICR\_R             (*((volatile uint32\_t *)0x40011044))}}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define UART5\_DMACTL\_R          (*((volatile uint32\_t *)0x40011048))}}
\DoxyCodeLine{493 \textcolor{preprocessor}{\#define UART5\_9BITADDR\_R        (*((volatile uint32\_t *)0x400110A4))}}
\DoxyCodeLine{494 \textcolor{preprocessor}{\#define UART5\_9BITAMASK\_R       (*((volatile uint32\_t *)0x400110A8))}}
\DoxyCodeLine{495 \textcolor{preprocessor}{\#define UART5\_PP\_R              (*((volatile uint32\_t *)0x40011FC0))}}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#define UART5\_CC\_R              (*((volatile uint32\_t *)0x40011FC8))}}
\DoxyCodeLine{497 }
\DoxyCodeLine{498 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{499 \textcolor{comment}{//}}
\DoxyCodeLine{500 \textcolor{comment}{// UART registers (UART6)}}
\DoxyCodeLine{501 \textcolor{comment}{//}}
\DoxyCodeLine{502 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define UART6\_DR\_R              (*((volatile uint32\_t *)0x40012000))}}
\DoxyCodeLine{504 \textcolor{preprocessor}{\#define UART6\_RSR\_R             (*((volatile uint32\_t *)0x40012004))}}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define UART6\_ECR\_R             (*((volatile uint32\_t *)0x40012004))}}
\DoxyCodeLine{506 \textcolor{preprocessor}{\#define UART6\_FR\_R              (*((volatile uint32\_t *)0x40012018))}}
\DoxyCodeLine{507 \textcolor{preprocessor}{\#define UART6\_ILPR\_R            (*((volatile uint32\_t *)0x40012020))}}
\DoxyCodeLine{508 \textcolor{preprocessor}{\#define UART6\_IBRD\_R            (*((volatile uint32\_t *)0x40012024))}}
\DoxyCodeLine{509 \textcolor{preprocessor}{\#define UART6\_FBRD\_R            (*((volatile uint32\_t *)0x40012028))}}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#define UART6\_LCRH\_R            (*((volatile uint32\_t *)0x4001202C))}}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define UART6\_CTL\_R             (*((volatile uint32\_t *)0x40012030))}}
\DoxyCodeLine{512 \textcolor{preprocessor}{\#define UART6\_IFLS\_R            (*((volatile uint32\_t *)0x40012034))}}
\DoxyCodeLine{513 \textcolor{preprocessor}{\#define UART6\_IM\_R              (*((volatile uint32\_t *)0x40012038))}}
\DoxyCodeLine{514 \textcolor{preprocessor}{\#define UART6\_RIS\_R             (*((volatile uint32\_t *)0x4001203C))}}
\DoxyCodeLine{515 \textcolor{preprocessor}{\#define UART6\_MIS\_R             (*((volatile uint32\_t *)0x40012040))}}
\DoxyCodeLine{516 \textcolor{preprocessor}{\#define UART6\_ICR\_R             (*((volatile uint32\_t *)0x40012044))}}
\DoxyCodeLine{517 \textcolor{preprocessor}{\#define UART6\_DMACTL\_R          (*((volatile uint32\_t *)0x40012048))}}
\DoxyCodeLine{518 \textcolor{preprocessor}{\#define UART6\_9BITADDR\_R        (*((volatile uint32\_t *)0x400120A4))}}
\DoxyCodeLine{519 \textcolor{preprocessor}{\#define UART6\_9BITAMASK\_R       (*((volatile uint32\_t *)0x400120A8))}}
\DoxyCodeLine{520 \textcolor{preprocessor}{\#define UART6\_PP\_R              (*((volatile uint32\_t *)0x40012FC0))}}
\DoxyCodeLine{521 \textcolor{preprocessor}{\#define UART6\_CC\_R              (*((volatile uint32\_t *)0x40012FC8))}}
\DoxyCodeLine{522 }
\DoxyCodeLine{523 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{524 \textcolor{comment}{//}}
\DoxyCodeLine{525 \textcolor{comment}{// UART registers (UART7)}}
\DoxyCodeLine{526 \textcolor{comment}{//}}
\DoxyCodeLine{527 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{528 \textcolor{preprocessor}{\#define UART7\_DR\_R              (*((volatile uint32\_t *)0x40013000))}}
\DoxyCodeLine{529 \textcolor{preprocessor}{\#define UART7\_RSR\_R             (*((volatile uint32\_t *)0x40013004))}}
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define UART7\_ECR\_R             (*((volatile uint32\_t *)0x40013004))}}
\DoxyCodeLine{531 \textcolor{preprocessor}{\#define UART7\_FR\_R              (*((volatile uint32\_t *)0x40013018))}}
\DoxyCodeLine{532 \textcolor{preprocessor}{\#define UART7\_ILPR\_R            (*((volatile uint32\_t *)0x40013020))}}
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define UART7\_IBRD\_R            (*((volatile uint32\_t *)0x40013024))}}
\DoxyCodeLine{534 \textcolor{preprocessor}{\#define UART7\_FBRD\_R            (*((volatile uint32\_t *)0x40013028))}}
\DoxyCodeLine{535 \textcolor{preprocessor}{\#define UART7\_LCRH\_R            (*((volatile uint32\_t *)0x4001302C))}}
\DoxyCodeLine{536 \textcolor{preprocessor}{\#define UART7\_CTL\_R             (*((volatile uint32\_t *)0x40013030))}}
\DoxyCodeLine{537 \textcolor{preprocessor}{\#define UART7\_IFLS\_R            (*((volatile uint32\_t *)0x40013034))}}
\DoxyCodeLine{538 \textcolor{preprocessor}{\#define UART7\_IM\_R              (*((volatile uint32\_t *)0x40013038))}}
\DoxyCodeLine{539 \textcolor{preprocessor}{\#define UART7\_RIS\_R             (*((volatile uint32\_t *)0x4001303C))}}
\DoxyCodeLine{540 \textcolor{preprocessor}{\#define UART7\_MIS\_R             (*((volatile uint32\_t *)0x40013040))}}
\DoxyCodeLine{541 \textcolor{preprocessor}{\#define UART7\_ICR\_R             (*((volatile uint32\_t *)0x40013044))}}
\DoxyCodeLine{542 \textcolor{preprocessor}{\#define UART7\_DMACTL\_R          (*((volatile uint32\_t *)0x40013048))}}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define UART7\_9BITADDR\_R        (*((volatile uint32\_t *)0x400130A4))}}
\DoxyCodeLine{544 \textcolor{preprocessor}{\#define UART7\_9BITAMASK\_R       (*((volatile uint32\_t *)0x400130A8))}}
\DoxyCodeLine{545 \textcolor{preprocessor}{\#define UART7\_PP\_R              (*((volatile uint32\_t *)0x40013FC0))}}
\DoxyCodeLine{546 \textcolor{preprocessor}{\#define UART7\_CC\_R              (*((volatile uint32\_t *)0x40013FC8))}}
\DoxyCodeLine{547 }
\DoxyCodeLine{548 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{549 \textcolor{comment}{//}}
\DoxyCodeLine{550 \textcolor{comment}{// I2C registers (I2C0)}}
\DoxyCodeLine{551 \textcolor{comment}{//}}
\DoxyCodeLine{552 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{553 \textcolor{preprocessor}{\#define I2C0\_MSA\_R              (*((volatile uint32\_t *)0x40020000))}}
\DoxyCodeLine{554 \textcolor{preprocessor}{\#define I2C0\_MCS\_R              (*((volatile uint32\_t *)0x40020004))}}
\DoxyCodeLine{555 \textcolor{preprocessor}{\#define I2C0\_MDR\_R              (*((volatile uint32\_t *)0x40020008))}}
\DoxyCodeLine{556 \textcolor{preprocessor}{\#define I2C0\_MTPR\_R             (*((volatile uint32\_t *)0x4002000C))}}
\DoxyCodeLine{557 \textcolor{preprocessor}{\#define I2C0\_MIMR\_R             (*((volatile uint32\_t *)0x40020010))}}
\DoxyCodeLine{558 \textcolor{preprocessor}{\#define I2C0\_MRIS\_R             (*((volatile uint32\_t *)0x40020014))}}
\DoxyCodeLine{559 \textcolor{preprocessor}{\#define I2C0\_MMIS\_R             (*((volatile uint32\_t *)0x40020018))}}
\DoxyCodeLine{560 \textcolor{preprocessor}{\#define I2C0\_MICR\_R             (*((volatile uint32\_t *)0x4002001C))}}
\DoxyCodeLine{561 \textcolor{preprocessor}{\#define I2C0\_MCR\_R              (*((volatile uint32\_t *)0x40020020))}}
\DoxyCodeLine{562 \textcolor{preprocessor}{\#define I2C0\_MCLKOCNT\_R         (*((volatile uint32\_t *)0x40020024))}}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define I2C0\_MBMON\_R            (*((volatile uint32\_t *)0x4002002C))}}
\DoxyCodeLine{564 \textcolor{preprocessor}{\#define I2C0\_MCR2\_R             (*((volatile uint32\_t *)0x40020038))}}
\DoxyCodeLine{565 \textcolor{preprocessor}{\#define I2C0\_SOAR\_R             (*((volatile uint32\_t *)0x40020800))}}
\DoxyCodeLine{566 \textcolor{preprocessor}{\#define I2C0\_SCSR\_R             (*((volatile uint32\_t *)0x40020804))}}
\DoxyCodeLine{567 \textcolor{preprocessor}{\#define I2C0\_SDR\_R              (*((volatile uint32\_t *)0x40020808))}}
\DoxyCodeLine{568 \textcolor{preprocessor}{\#define I2C0\_SIMR\_R             (*((volatile uint32\_t *)0x4002080C))}}
\DoxyCodeLine{569 \textcolor{preprocessor}{\#define I2C0\_SRIS\_R             (*((volatile uint32\_t *)0x40020810))}}
\DoxyCodeLine{570 \textcolor{preprocessor}{\#define I2C0\_SMIS\_R             (*((volatile uint32\_t *)0x40020814))}}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define I2C0\_SICR\_R             (*((volatile uint32\_t *)0x40020818))}}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define I2C0\_SOAR2\_R            (*((volatile uint32\_t *)0x4002081C))}}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define I2C0\_SACKCTL\_R          (*((volatile uint32\_t *)0x40020820))}}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#define I2C0\_PP\_R               (*((volatile uint32\_t *)0x40020FC0))}}
\DoxyCodeLine{575 \textcolor{preprocessor}{\#define I2C0\_PC\_R               (*((volatile uint32\_t *)0x40020FC4))}}
\DoxyCodeLine{576 }
\DoxyCodeLine{577 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{578 \textcolor{comment}{//}}
\DoxyCodeLine{579 \textcolor{comment}{// I2C registers (I2C1)}}
\DoxyCodeLine{580 \textcolor{comment}{//}}
\DoxyCodeLine{581 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define I2C1\_MSA\_R              (*((volatile uint32\_t *)0x40021000))}}
\DoxyCodeLine{583 \textcolor{preprocessor}{\#define I2C1\_MCS\_R              (*((volatile uint32\_t *)0x40021004))}}
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define I2C1\_MDR\_R              (*((volatile uint32\_t *)0x40021008))}}
\DoxyCodeLine{585 \textcolor{preprocessor}{\#define I2C1\_MTPR\_R             (*((volatile uint32\_t *)0x4002100C))}}
\DoxyCodeLine{586 \textcolor{preprocessor}{\#define I2C1\_MIMR\_R             (*((volatile uint32\_t *)0x40021010))}}
\DoxyCodeLine{587 \textcolor{preprocessor}{\#define I2C1\_MRIS\_R             (*((volatile uint32\_t *)0x40021014))}}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#define I2C1\_MMIS\_R             (*((volatile uint32\_t *)0x40021018))}}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define I2C1\_MICR\_R             (*((volatile uint32\_t *)0x4002101C))}}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#define I2C1\_MCR\_R              (*((volatile uint32\_t *)0x40021020))}}
\DoxyCodeLine{591 \textcolor{preprocessor}{\#define I2C1\_MCLKOCNT\_R         (*((volatile uint32\_t *)0x40021024))}}
\DoxyCodeLine{592 \textcolor{preprocessor}{\#define I2C1\_MBMON\_R            (*((volatile uint32\_t *)0x4002102C))}}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#define I2C1\_MCR2\_R             (*((volatile uint32\_t *)0x40021038))}}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define I2C1\_SOAR\_R             (*((volatile uint32\_t *)0x40021800))}}
\DoxyCodeLine{595 \textcolor{preprocessor}{\#define I2C1\_SCSR\_R             (*((volatile uint32\_t *)0x40021804))}}
\DoxyCodeLine{596 \textcolor{preprocessor}{\#define I2C1\_SDR\_R              (*((volatile uint32\_t *)0x40021808))}}
\DoxyCodeLine{597 \textcolor{preprocessor}{\#define I2C1\_SIMR\_R             (*((volatile uint32\_t *)0x4002180C))}}
\DoxyCodeLine{598 \textcolor{preprocessor}{\#define I2C1\_SRIS\_R             (*((volatile uint32\_t *)0x40021810))}}
\DoxyCodeLine{599 \textcolor{preprocessor}{\#define I2C1\_SMIS\_R             (*((volatile uint32\_t *)0x40021814))}}
\DoxyCodeLine{600 \textcolor{preprocessor}{\#define I2C1\_SICR\_R             (*((volatile uint32\_t *)0x40021818))}}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#define I2C1\_SOAR2\_R            (*((volatile uint32\_t *)0x4002181C))}}
\DoxyCodeLine{602 \textcolor{preprocessor}{\#define I2C1\_SACKCTL\_R          (*((volatile uint32\_t *)0x40021820))}}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define I2C1\_PP\_R               (*((volatile uint32\_t *)0x40021FC0))}}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#define I2C1\_PC\_R               (*((volatile uint32\_t *)0x40021FC4))}}
\DoxyCodeLine{605 }
\DoxyCodeLine{606 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{607 \textcolor{comment}{//}}
\DoxyCodeLine{608 \textcolor{comment}{// I2C registers (I2C2)}}
\DoxyCodeLine{609 \textcolor{comment}{//}}
\DoxyCodeLine{610 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{611 \textcolor{preprocessor}{\#define I2C2\_MSA\_R              (*((volatile uint32\_t *)0x40022000))}}
\DoxyCodeLine{612 \textcolor{preprocessor}{\#define I2C2\_MCS\_R              (*((volatile uint32\_t *)0x40022004))}}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#define I2C2\_MDR\_R              (*((volatile uint32\_t *)0x40022008))}}
\DoxyCodeLine{614 \textcolor{preprocessor}{\#define I2C2\_MTPR\_R             (*((volatile uint32\_t *)0x4002200C))}}
\DoxyCodeLine{615 \textcolor{preprocessor}{\#define I2C2\_MIMR\_R             (*((volatile uint32\_t *)0x40022010))}}
\DoxyCodeLine{616 \textcolor{preprocessor}{\#define I2C2\_MRIS\_R             (*((volatile uint32\_t *)0x40022014))}}
\DoxyCodeLine{617 \textcolor{preprocessor}{\#define I2C2\_MMIS\_R             (*((volatile uint32\_t *)0x40022018))}}
\DoxyCodeLine{618 \textcolor{preprocessor}{\#define I2C2\_MICR\_R             (*((volatile uint32\_t *)0x4002201C))}}
\DoxyCodeLine{619 \textcolor{preprocessor}{\#define I2C2\_MCR\_R              (*((volatile uint32\_t *)0x40022020))}}
\DoxyCodeLine{620 \textcolor{preprocessor}{\#define I2C2\_MCLKOCNT\_R         (*((volatile uint32\_t *)0x40022024))}}
\DoxyCodeLine{621 \textcolor{preprocessor}{\#define I2C2\_MBMON\_R            (*((volatile uint32\_t *)0x4002202C))}}
\DoxyCodeLine{622 \textcolor{preprocessor}{\#define I2C2\_MCR2\_R             (*((volatile uint32\_t *)0x40022038))}}
\DoxyCodeLine{623 \textcolor{preprocessor}{\#define I2C2\_SOAR\_R             (*((volatile uint32\_t *)0x40022800))}}
\DoxyCodeLine{624 \textcolor{preprocessor}{\#define I2C2\_SCSR\_R             (*((volatile uint32\_t *)0x40022804))}}
\DoxyCodeLine{625 \textcolor{preprocessor}{\#define I2C2\_SDR\_R              (*((volatile uint32\_t *)0x40022808))}}
\DoxyCodeLine{626 \textcolor{preprocessor}{\#define I2C2\_SIMR\_R             (*((volatile uint32\_t *)0x4002280C))}}
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define I2C2\_SRIS\_R             (*((volatile uint32\_t *)0x40022810))}}
\DoxyCodeLine{628 \textcolor{preprocessor}{\#define I2C2\_SMIS\_R             (*((volatile uint32\_t *)0x40022814))}}
\DoxyCodeLine{629 \textcolor{preprocessor}{\#define I2C2\_SICR\_R             (*((volatile uint32\_t *)0x40022818))}}
\DoxyCodeLine{630 \textcolor{preprocessor}{\#define I2C2\_SOAR2\_R            (*((volatile uint32\_t *)0x4002281C))}}
\DoxyCodeLine{631 \textcolor{preprocessor}{\#define I2C2\_SACKCTL\_R          (*((volatile uint32\_t *)0x40022820))}}
\DoxyCodeLine{632 \textcolor{preprocessor}{\#define I2C2\_PP\_R               (*((volatile uint32\_t *)0x40022FC0))}}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define I2C2\_PC\_R               (*((volatile uint32\_t *)0x40022FC4))}}
\DoxyCodeLine{634 }
\DoxyCodeLine{635 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{636 \textcolor{comment}{//}}
\DoxyCodeLine{637 \textcolor{comment}{// I2C registers (I2C3)}}
\DoxyCodeLine{638 \textcolor{comment}{//}}
\DoxyCodeLine{639 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{640 \textcolor{preprocessor}{\#define I2C3\_MSA\_R              (*((volatile uint32\_t *)0x40023000))}}
\DoxyCodeLine{641 \textcolor{preprocessor}{\#define I2C3\_MCS\_R              (*((volatile uint32\_t *)0x40023004))}}
\DoxyCodeLine{642 \textcolor{preprocessor}{\#define I2C3\_MDR\_R              (*((volatile uint32\_t *)0x40023008))}}
\DoxyCodeLine{643 \textcolor{preprocessor}{\#define I2C3\_MTPR\_R             (*((volatile uint32\_t *)0x4002300C))}}
\DoxyCodeLine{644 \textcolor{preprocessor}{\#define I2C3\_MIMR\_R             (*((volatile uint32\_t *)0x40023010))}}
\DoxyCodeLine{645 \textcolor{preprocessor}{\#define I2C3\_MRIS\_R             (*((volatile uint32\_t *)0x40023014))}}
\DoxyCodeLine{646 \textcolor{preprocessor}{\#define I2C3\_MMIS\_R             (*((volatile uint32\_t *)0x40023018))}}
\DoxyCodeLine{647 \textcolor{preprocessor}{\#define I2C3\_MICR\_R             (*((volatile uint32\_t *)0x4002301C))}}
\DoxyCodeLine{648 \textcolor{preprocessor}{\#define I2C3\_MCR\_R              (*((volatile uint32\_t *)0x40023020))}}
\DoxyCodeLine{649 \textcolor{preprocessor}{\#define I2C3\_MCLKOCNT\_R         (*((volatile uint32\_t *)0x40023024))}}
\DoxyCodeLine{650 \textcolor{preprocessor}{\#define I2C3\_MBMON\_R            (*((volatile uint32\_t *)0x4002302C))}}
\DoxyCodeLine{651 \textcolor{preprocessor}{\#define I2C3\_MCR2\_R             (*((volatile uint32\_t *)0x40023038))}}
\DoxyCodeLine{652 \textcolor{preprocessor}{\#define I2C3\_SOAR\_R             (*((volatile uint32\_t *)0x40023800))}}
\DoxyCodeLine{653 \textcolor{preprocessor}{\#define I2C3\_SCSR\_R             (*((volatile uint32\_t *)0x40023804))}}
\DoxyCodeLine{654 \textcolor{preprocessor}{\#define I2C3\_SDR\_R              (*((volatile uint32\_t *)0x40023808))}}
\DoxyCodeLine{655 \textcolor{preprocessor}{\#define I2C3\_SIMR\_R             (*((volatile uint32\_t *)0x4002380C))}}
\DoxyCodeLine{656 \textcolor{preprocessor}{\#define I2C3\_SRIS\_R             (*((volatile uint32\_t *)0x40023810))}}
\DoxyCodeLine{657 \textcolor{preprocessor}{\#define I2C3\_SMIS\_R             (*((volatile uint32\_t *)0x40023814))}}
\DoxyCodeLine{658 \textcolor{preprocessor}{\#define I2C3\_SICR\_R             (*((volatile uint32\_t *)0x40023818))}}
\DoxyCodeLine{659 \textcolor{preprocessor}{\#define I2C3\_SOAR2\_R            (*((volatile uint32\_t *)0x4002381C))}}
\DoxyCodeLine{660 \textcolor{preprocessor}{\#define I2C3\_SACKCTL\_R          (*((volatile uint32\_t *)0x40023820))}}
\DoxyCodeLine{661 \textcolor{preprocessor}{\#define I2C3\_PP\_R               (*((volatile uint32\_t *)0x40023FC0))}}
\DoxyCodeLine{662 \textcolor{preprocessor}{\#define I2C3\_PC\_R               (*((volatile uint32\_t *)0x40023FC4))}}
\DoxyCodeLine{663 }
\DoxyCodeLine{664 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{665 \textcolor{comment}{//}}
\DoxyCodeLine{666 \textcolor{comment}{// GPIO registers (PORTE)}}
\DoxyCodeLine{667 \textcolor{comment}{//}}
\DoxyCodeLine{668 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{669 \textcolor{preprocessor}{\#define GPIO\_PORTE\_DATA\_BITS\_R  ((volatile uint32\_t *)0x40024000)}}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#define GPIO\_PORTE\_DATA\_R       (*((volatile uint32\_t *)0x400243FC))}}
\DoxyCodeLine{671 \textcolor{preprocessor}{\#define GPIO\_PORTE\_DIR\_R        (*((volatile uint32\_t *)0x40024400))}}
\DoxyCodeLine{672 \textcolor{preprocessor}{\#define GPIO\_PORTE\_IS\_R         (*((volatile uint32\_t *)0x40024404))}}
\DoxyCodeLine{673 \textcolor{preprocessor}{\#define GPIO\_PORTE\_IBE\_R        (*((volatile uint32\_t *)0x40024408))}}
\DoxyCodeLine{674 \textcolor{preprocessor}{\#define GPIO\_PORTE\_IEV\_R        (*((volatile uint32\_t *)0x4002440C))}}
\DoxyCodeLine{675 \textcolor{preprocessor}{\#define GPIO\_PORTE\_IM\_R         (*((volatile uint32\_t *)0x40024410))}}
\DoxyCodeLine{676 \textcolor{preprocessor}{\#define GPIO\_PORTE\_RIS\_R        (*((volatile uint32\_t *)0x40024414))}}
\DoxyCodeLine{677 \textcolor{preprocessor}{\#define GPIO\_PORTE\_MIS\_R        (*((volatile uint32\_t *)0x40024418))}}
\DoxyCodeLine{678 \textcolor{preprocessor}{\#define GPIO\_PORTE\_ICR\_R        (*((volatile uint32\_t *)0x4002441C))}}
\DoxyCodeLine{679 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AFSEL\_R      (*((volatile uint32\_t *)0x40024420))}}
\DoxyCodeLine{680 \textcolor{preprocessor}{\#define GPIO\_PORTE\_DR2R\_R       (*((volatile uint32\_t *)0x40024500))}}
\DoxyCodeLine{681 \textcolor{preprocessor}{\#define GPIO\_PORTE\_DR4R\_R       (*((volatile uint32\_t *)0x40024504))}}
\DoxyCodeLine{682 \textcolor{preprocessor}{\#define GPIO\_PORTE\_DR8R\_R       (*((volatile uint32\_t *)0x40024508))}}
\DoxyCodeLine{683 \textcolor{preprocessor}{\#define GPIO\_PORTE\_ODR\_R        (*((volatile uint32\_t *)0x4002450C))}}
\DoxyCodeLine{684 \textcolor{preprocessor}{\#define GPIO\_PORTE\_PUR\_R        (*((volatile uint32\_t *)0x40024510))}}
\DoxyCodeLine{685 \textcolor{preprocessor}{\#define GPIO\_PORTE\_PDR\_R        (*((volatile uint32\_t *)0x40024514))}}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define GPIO\_PORTE\_SLR\_R        (*((volatile uint32\_t *)0x40024518))}}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define GPIO\_PORTE\_DEN\_R        (*((volatile uint32\_t *)0x4002451C))}}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define GPIO\_PORTE\_LOCK\_R       (*((volatile uint32\_t *)0x40024520))}}
\DoxyCodeLine{689 \textcolor{preprocessor}{\#define GPIO\_PORTE\_CR\_R         (*((volatile uint32\_t *)0x40024524))}}
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AMSEL\_R      (*((volatile uint32\_t *)0x40024528))}}
\DoxyCodeLine{691 \textcolor{preprocessor}{\#define GPIO\_PORTE\_PCTL\_R       (*((volatile uint32\_t *)0x4002452C))}}
\DoxyCodeLine{692 \textcolor{preprocessor}{\#define GPIO\_PORTE\_ADCCTL\_R     (*((volatile uint32\_t *)0x40024530))}}
\DoxyCodeLine{693 \textcolor{preprocessor}{\#define GPIO\_PORTE\_DMACTL\_R     (*((volatile uint32\_t *)0x40024534))}}
\DoxyCodeLine{694 }
\DoxyCodeLine{695 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{696 \textcolor{comment}{//}}
\DoxyCodeLine{697 \textcolor{comment}{// GPIO registers (PORTF)}}
\DoxyCodeLine{698 \textcolor{comment}{//}}
\DoxyCodeLine{699 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define GPIO\_PORTF\_DATA\_BITS\_R  ((volatile uint32\_t *)0x40025000)}}
\DoxyCodeLine{701 \textcolor{preprocessor}{\#define GPIO\_PORTF\_DATA\_R       (*((volatile uint32\_t *)0x400253FC))}}
\DoxyCodeLine{702 \textcolor{preprocessor}{\#define GPIO\_PORTF\_DIR\_R        (*((volatile uint32\_t *)0x40025400))}}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define GPIO\_PORTF\_IS\_R         (*((volatile uint32\_t *)0x40025404))}}
\DoxyCodeLine{704 \textcolor{preprocessor}{\#define GPIO\_PORTF\_IBE\_R        (*((volatile uint32\_t *)0x40025408))}}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#define GPIO\_PORTF\_IEV\_R        (*((volatile uint32\_t *)0x4002540C))}}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#define GPIO\_PORTF\_IM\_R         (*((volatile uint32\_t *)0x40025410))}}
\DoxyCodeLine{707 \textcolor{preprocessor}{\#define GPIO\_PORTF\_RIS\_R        (*((volatile uint32\_t *)0x40025414))}}
\DoxyCodeLine{708 \textcolor{preprocessor}{\#define GPIO\_PORTF\_MIS\_R        (*((volatile uint32\_t *)0x40025418))}}
\DoxyCodeLine{709 \textcolor{preprocessor}{\#define GPIO\_PORTF\_ICR\_R        (*((volatile uint32\_t *)0x4002541C))}}
\DoxyCodeLine{710 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AFSEL\_R      (*((volatile uint32\_t *)0x40025420))}}
\DoxyCodeLine{711 \textcolor{preprocessor}{\#define GPIO\_PORTF\_DR2R\_R       (*((volatile uint32\_t *)0x40025500))}}
\DoxyCodeLine{712 \textcolor{preprocessor}{\#define GPIO\_PORTF\_DR4R\_R       (*((volatile uint32\_t *)0x40025504))}}
\DoxyCodeLine{713 \textcolor{preprocessor}{\#define GPIO\_PORTF\_DR8R\_R       (*((volatile uint32\_t *)0x40025508))}}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#define GPIO\_PORTF\_ODR\_R        (*((volatile uint32\_t *)0x4002550C))}}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define GPIO\_PORTF\_PUR\_R        (*((volatile uint32\_t *)0x40025510))}}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define GPIO\_PORTF\_PDR\_R        (*((volatile uint32\_t *)0x40025514))}}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define GPIO\_PORTF\_SLR\_R        (*((volatile uint32\_t *)0x40025518))}}
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define GPIO\_PORTF\_DEN\_R        (*((volatile uint32\_t *)0x4002551C))}}
\DoxyCodeLine{719 \textcolor{preprocessor}{\#define GPIO\_PORTF\_LOCK\_R       (*((volatile uint32\_t *)0x40025520))}}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define GPIO\_PORTF\_CR\_R         (*((volatile uint32\_t *)0x40025524))}}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AMSEL\_R      (*((volatile uint32\_t *)0x40025528))}}
\DoxyCodeLine{722 \textcolor{preprocessor}{\#define GPIO\_PORTF\_PCTL\_R       (*((volatile uint32\_t *)0x4002552C))}}
\DoxyCodeLine{723 \textcolor{preprocessor}{\#define GPIO\_PORTF\_ADCCTL\_R     (*((volatile uint32\_t *)0x40025530))}}
\DoxyCodeLine{724 \textcolor{preprocessor}{\#define GPIO\_PORTF\_DMACTL\_R     (*((volatile uint32\_t *)0x40025534))}}
\DoxyCodeLine{725 }
\DoxyCodeLine{726 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{727 \textcolor{comment}{//}}
\DoxyCodeLine{728 \textcolor{comment}{// PWM registers (PWM0)}}
\DoxyCodeLine{729 \textcolor{comment}{//}}
\DoxyCodeLine{730 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{731 \textcolor{preprocessor}{\#define PWM0\_CTL\_R              (*((volatile uint32\_t *)0x40028000))}}
\DoxyCodeLine{732 \textcolor{preprocessor}{\#define PWM0\_SYNC\_R             (*((volatile uint32\_t *)0x40028004))}}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#define PWM0\_ENABLE\_R           (*((volatile uint32\_t *)0x40028008))}}
\DoxyCodeLine{734 \textcolor{preprocessor}{\#define PWM0\_INVERT\_R           (*((volatile uint32\_t *)0x4002800C))}}
\DoxyCodeLine{735 \textcolor{preprocessor}{\#define PWM0\_FAULT\_R            (*((volatile uint32\_t *)0x40028010))}}
\DoxyCodeLine{736 \textcolor{preprocessor}{\#define PWM0\_INTEN\_R            (*((volatile uint32\_t *)0x40028014))}}
\DoxyCodeLine{737 \textcolor{preprocessor}{\#define PWM0\_RIS\_R              (*((volatile uint32\_t *)0x40028018))}}
\DoxyCodeLine{738 \textcolor{preprocessor}{\#define PWM0\_ISC\_R              (*((volatile uint32\_t *)0x4002801C))}}
\DoxyCodeLine{739 \textcolor{preprocessor}{\#define PWM0\_STATUS\_R           (*((volatile uint32\_t *)0x40028020))}}
\DoxyCodeLine{740 \textcolor{preprocessor}{\#define PWM0\_FAULTVAL\_R         (*((volatile uint32\_t *)0x40028024))}}
\DoxyCodeLine{741 \textcolor{preprocessor}{\#define PWM0\_ENUPD\_R            (*((volatile uint32\_t *)0x40028028))}}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#define PWM0\_0\_CTL\_R            (*((volatile uint32\_t *)0x40028040))}}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define PWM0\_0\_INTEN\_R          (*((volatile uint32\_t *)0x40028044))}}
\DoxyCodeLine{744 \textcolor{preprocessor}{\#define PWM0\_0\_RIS\_R            (*((volatile uint32\_t *)0x40028048))}}
\DoxyCodeLine{745 \textcolor{preprocessor}{\#define PWM0\_0\_ISC\_R            (*((volatile uint32\_t *)0x4002804C))}}
\DoxyCodeLine{746 \textcolor{preprocessor}{\#define PWM0\_0\_LOAD\_R           (*((volatile uint32\_t *)0x40028050))}}
\DoxyCodeLine{747 \textcolor{preprocessor}{\#define PWM0\_0\_COUNT\_R          (*((volatile uint32\_t *)0x40028054))}}
\DoxyCodeLine{748 \textcolor{preprocessor}{\#define PWM0\_0\_CMPA\_R           (*((volatile uint32\_t *)0x40028058))}}
\DoxyCodeLine{749 \textcolor{preprocessor}{\#define PWM0\_0\_CMPB\_R           (*((volatile uint32\_t *)0x4002805C))}}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define PWM0\_0\_GENA\_R           (*((volatile uint32\_t *)0x40028060))}}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define PWM0\_0\_GENB\_R           (*((volatile uint32\_t *)0x40028064))}}
\DoxyCodeLine{752 \textcolor{preprocessor}{\#define PWM0\_0\_DBCTL\_R          (*((volatile uint32\_t *)0x40028068))}}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define PWM0\_0\_DBRISE\_R         (*((volatile uint32\_t *)0x4002806C))}}
\DoxyCodeLine{754 \textcolor{preprocessor}{\#define PWM0\_0\_DBFALL\_R         (*((volatile uint32\_t *)0x40028070))}}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define PWM0\_0\_FLTSRC0\_R        (*((volatile uint32\_t *)0x40028074))}}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define PWM0\_0\_FLTSRC1\_R        (*((volatile uint32\_t *)0x40028078))}}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#define PWM0\_0\_MINFLTPER\_R      (*((volatile uint32\_t *)0x4002807C))}}
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define PWM0\_1\_CTL\_R            (*((volatile uint32\_t *)0x40028080))}}
\DoxyCodeLine{759 \textcolor{preprocessor}{\#define PWM0\_1\_INTEN\_R          (*((volatile uint32\_t *)0x40028084))}}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#define PWM0\_1\_RIS\_R            (*((volatile uint32\_t *)0x40028088))}}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#define PWM0\_1\_ISC\_R            (*((volatile uint32\_t *)0x4002808C))}}
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define PWM0\_1\_LOAD\_R           (*((volatile uint32\_t *)0x40028090))}}
\DoxyCodeLine{763 \textcolor{preprocessor}{\#define PWM0\_1\_COUNT\_R          (*((volatile uint32\_t *)0x40028094))}}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#define PWM0\_1\_CMPA\_R           (*((volatile uint32\_t *)0x40028098))}}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define PWM0\_1\_CMPB\_R           (*((volatile uint32\_t *)0x4002809C))}}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#define PWM0\_1\_GENA\_R           (*((volatile uint32\_t *)0x400280A0))}}
\DoxyCodeLine{767 \textcolor{preprocessor}{\#define PWM0\_1\_GENB\_R           (*((volatile uint32\_t *)0x400280A4))}}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#define PWM0\_1\_DBCTL\_R          (*((volatile uint32\_t *)0x400280A8))}}
\DoxyCodeLine{769 \textcolor{preprocessor}{\#define PWM0\_1\_DBRISE\_R         (*((volatile uint32\_t *)0x400280AC))}}
\DoxyCodeLine{770 \textcolor{preprocessor}{\#define PWM0\_1\_DBFALL\_R         (*((volatile uint32\_t *)0x400280B0))}}
\DoxyCodeLine{771 \textcolor{preprocessor}{\#define PWM0\_1\_FLTSRC0\_R        (*((volatile uint32\_t *)0x400280B4))}}
\DoxyCodeLine{772 \textcolor{preprocessor}{\#define PWM0\_1\_FLTSRC1\_R        (*((volatile uint32\_t *)0x400280B8))}}
\DoxyCodeLine{773 \textcolor{preprocessor}{\#define PWM0\_1\_MINFLTPER\_R      (*((volatile uint32\_t *)0x400280BC))}}
\DoxyCodeLine{774 \textcolor{preprocessor}{\#define PWM0\_2\_CTL\_R            (*((volatile uint32\_t *)0x400280C0))}}
\DoxyCodeLine{775 \textcolor{preprocessor}{\#define PWM0\_2\_INTEN\_R          (*((volatile uint32\_t *)0x400280C4))}}
\DoxyCodeLine{776 \textcolor{preprocessor}{\#define PWM0\_2\_RIS\_R            (*((volatile uint32\_t *)0x400280C8))}}
\DoxyCodeLine{777 \textcolor{preprocessor}{\#define PWM0\_2\_ISC\_R            (*((volatile uint32\_t *)0x400280CC))}}
\DoxyCodeLine{778 \textcolor{preprocessor}{\#define PWM0\_2\_LOAD\_R           (*((volatile uint32\_t *)0x400280D0))}}
\DoxyCodeLine{779 \textcolor{preprocessor}{\#define PWM0\_2\_COUNT\_R          (*((volatile uint32\_t *)0x400280D4))}}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#define PWM0\_2\_CMPA\_R           (*((volatile uint32\_t *)0x400280D8))}}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#define PWM0\_2\_CMPB\_R           (*((volatile uint32\_t *)0x400280DC))}}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define PWM0\_2\_GENA\_R           (*((volatile uint32\_t *)0x400280E0))}}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define PWM0\_2\_GENB\_R           (*((volatile uint32\_t *)0x400280E4))}}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#define PWM0\_2\_DBCTL\_R          (*((volatile uint32\_t *)0x400280E8))}}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define PWM0\_2\_DBRISE\_R         (*((volatile uint32\_t *)0x400280EC))}}
\DoxyCodeLine{786 \textcolor{preprocessor}{\#define PWM0\_2\_DBFALL\_R         (*((volatile uint32\_t *)0x400280F0))}}
\DoxyCodeLine{787 \textcolor{preprocessor}{\#define PWM0\_2\_FLTSRC0\_R        (*((volatile uint32\_t *)0x400280F4))}}
\DoxyCodeLine{788 \textcolor{preprocessor}{\#define PWM0\_2\_FLTSRC1\_R        (*((volatile uint32\_t *)0x400280F8))}}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#define PWM0\_2\_MINFLTPER\_R      (*((volatile uint32\_t *)0x400280FC))}}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define PWM0\_3\_CTL\_R            (*((volatile uint32\_t *)0x40028100))}}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#define PWM0\_3\_INTEN\_R          (*((volatile uint32\_t *)0x40028104))}}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define PWM0\_3\_RIS\_R            (*((volatile uint32\_t *)0x40028108))}}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define PWM0\_3\_ISC\_R            (*((volatile uint32\_t *)0x4002810C))}}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define PWM0\_3\_LOAD\_R           (*((volatile uint32\_t *)0x40028110))}}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define PWM0\_3\_COUNT\_R          (*((volatile uint32\_t *)0x40028114))}}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#define PWM0\_3\_CMPA\_R           (*((volatile uint32\_t *)0x40028118))}}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define PWM0\_3\_CMPB\_R           (*((volatile uint32\_t *)0x4002811C))}}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#define PWM0\_3\_GENA\_R           (*((volatile uint32\_t *)0x40028120))}}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define PWM0\_3\_GENB\_R           (*((volatile uint32\_t *)0x40028124))}}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define PWM0\_3\_DBCTL\_R          (*((volatile uint32\_t *)0x40028128))}}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#define PWM0\_3\_DBRISE\_R         (*((volatile uint32\_t *)0x4002812C))}}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define PWM0\_3\_DBFALL\_R         (*((volatile uint32\_t *)0x40028130))}}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define PWM0\_3\_FLTSRC0\_R        (*((volatile uint32\_t *)0x40028134))}}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define PWM0\_3\_FLTSRC1\_R        (*((volatile uint32\_t *)0x40028138))}}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define PWM0\_3\_MINFLTPER\_R      (*((volatile uint32\_t *)0x4002813C))}}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define PWM0\_0\_FLTSEN\_R         (*((volatile uint32\_t *)0x40028800))}}
\DoxyCodeLine{807 \textcolor{preprocessor}{\#define PWM0\_0\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40028804))}}
\DoxyCodeLine{808 \textcolor{preprocessor}{\#define PWM0\_0\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40028808))}}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define PWM0\_1\_FLTSEN\_R         (*((volatile uint32\_t *)0x40028880))}}
\DoxyCodeLine{810 \textcolor{preprocessor}{\#define PWM0\_1\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40028884))}}
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define PWM0\_1\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40028888))}}
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define PWM0\_2\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40028904))}}
\DoxyCodeLine{813 \textcolor{preprocessor}{\#define PWM0\_2\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40028908))}}
\DoxyCodeLine{814 \textcolor{preprocessor}{\#define PWM0\_3\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40028984))}}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define PWM0\_3\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40028988))}}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#define PWM0\_PP\_R               (*((volatile uint32\_t *)0x40028FC0))}}
\DoxyCodeLine{817 }
\DoxyCodeLine{818 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{819 \textcolor{comment}{//}}
\DoxyCodeLine{820 \textcolor{comment}{// PWM registers (PWM1)}}
\DoxyCodeLine{821 \textcolor{comment}{//}}
\DoxyCodeLine{822 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define PWM1\_CTL\_R              (*((volatile uint32\_t *)0x40029000))}}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define PWM1\_SYNC\_R             (*((volatile uint32\_t *)0x40029004))}}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define PWM1\_ENABLE\_R           (*((volatile uint32\_t *)0x40029008))}}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#define PWM1\_INVERT\_R           (*((volatile uint32\_t *)0x4002900C))}}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define PWM1\_FAULT\_R            (*((volatile uint32\_t *)0x40029010))}}
\DoxyCodeLine{828 \textcolor{preprocessor}{\#define PWM1\_INTEN\_R            (*((volatile uint32\_t *)0x40029014))}}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define PWM1\_RIS\_R              (*((volatile uint32\_t *)0x40029018))}}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#define PWM1\_ISC\_R              (*((volatile uint32\_t *)0x4002901C))}}
\DoxyCodeLine{831 \textcolor{preprocessor}{\#define PWM1\_STATUS\_R           (*((volatile uint32\_t *)0x40029020))}}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#define PWM1\_FAULTVAL\_R         (*((volatile uint32\_t *)0x40029024))}}
\DoxyCodeLine{833 \textcolor{preprocessor}{\#define PWM1\_ENUPD\_R            (*((volatile uint32\_t *)0x40029028))}}
\DoxyCodeLine{834 \textcolor{preprocessor}{\#define PWM1\_0\_CTL\_R            (*((volatile uint32\_t *)0x40029040))}}
\DoxyCodeLine{835 \textcolor{preprocessor}{\#define PWM1\_0\_INTEN\_R          (*((volatile uint32\_t *)0x40029044))}}
\DoxyCodeLine{836 \textcolor{preprocessor}{\#define PWM1\_0\_RIS\_R            (*((volatile uint32\_t *)0x40029048))}}
\DoxyCodeLine{837 \textcolor{preprocessor}{\#define PWM1\_0\_ISC\_R            (*((volatile uint32\_t *)0x4002904C))}}
\DoxyCodeLine{838 \textcolor{preprocessor}{\#define PWM1\_0\_LOAD\_R           (*((volatile uint32\_t *)0x40029050))}}
\DoxyCodeLine{839 \textcolor{preprocessor}{\#define PWM1\_0\_COUNT\_R          (*((volatile uint32\_t *)0x40029054))}}
\DoxyCodeLine{840 \textcolor{preprocessor}{\#define PWM1\_0\_CMPA\_R           (*((volatile uint32\_t *)0x40029058))}}
\DoxyCodeLine{841 \textcolor{preprocessor}{\#define PWM1\_0\_CMPB\_R           (*((volatile uint32\_t *)0x4002905C))}}
\DoxyCodeLine{842 \textcolor{preprocessor}{\#define PWM1\_0\_GENA\_R           (*((volatile uint32\_t *)0x40029060))}}
\DoxyCodeLine{843 \textcolor{preprocessor}{\#define PWM1\_0\_GENB\_R           (*((volatile uint32\_t *)0x40029064))}}
\DoxyCodeLine{844 \textcolor{preprocessor}{\#define PWM1\_0\_DBCTL\_R          (*((volatile uint32\_t *)0x40029068))}}
\DoxyCodeLine{845 \textcolor{preprocessor}{\#define PWM1\_0\_DBRISE\_R         (*((volatile uint32\_t *)0x4002906C))}}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define PWM1\_0\_DBFALL\_R         (*((volatile uint32\_t *)0x40029070))}}
\DoxyCodeLine{847 \textcolor{preprocessor}{\#define PWM1\_0\_FLTSRC0\_R        (*((volatile uint32\_t *)0x40029074))}}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define PWM1\_0\_FLTSRC1\_R        (*((volatile uint32\_t *)0x40029078))}}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#define PWM1\_0\_MINFLTPER\_R      (*((volatile uint32\_t *)0x4002907C))}}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#define PWM1\_1\_CTL\_R            (*((volatile uint32\_t *)0x40029080))}}
\DoxyCodeLine{851 \textcolor{preprocessor}{\#define PWM1\_1\_INTEN\_R          (*((volatile uint32\_t *)0x40029084))}}
\DoxyCodeLine{852 \textcolor{preprocessor}{\#define PWM1\_1\_RIS\_R            (*((volatile uint32\_t *)0x40029088))}}
\DoxyCodeLine{853 \textcolor{preprocessor}{\#define PWM1\_1\_ISC\_R            (*((volatile uint32\_t *)0x4002908C))}}
\DoxyCodeLine{854 \textcolor{preprocessor}{\#define PWM1\_1\_LOAD\_R           (*((volatile uint32\_t *)0x40029090))}}
\DoxyCodeLine{855 \textcolor{preprocessor}{\#define PWM1\_1\_COUNT\_R          (*((volatile uint32\_t *)0x40029094))}}
\DoxyCodeLine{856 \textcolor{preprocessor}{\#define PWM1\_1\_CMPA\_R           (*((volatile uint32\_t *)0x40029098))}}
\DoxyCodeLine{857 \textcolor{preprocessor}{\#define PWM1\_1\_CMPB\_R           (*((volatile uint32\_t *)0x4002909C))}}
\DoxyCodeLine{858 \textcolor{preprocessor}{\#define PWM1\_1\_GENA\_R           (*((volatile uint32\_t *)0x400290A0))}}
\DoxyCodeLine{859 \textcolor{preprocessor}{\#define PWM1\_1\_GENB\_R           (*((volatile uint32\_t *)0x400290A4))}}
\DoxyCodeLine{860 \textcolor{preprocessor}{\#define PWM1\_1\_DBCTL\_R          (*((volatile uint32\_t *)0x400290A8))}}
\DoxyCodeLine{861 \textcolor{preprocessor}{\#define PWM1\_1\_DBRISE\_R         (*((volatile uint32\_t *)0x400290AC))}}
\DoxyCodeLine{862 \textcolor{preprocessor}{\#define PWM1\_1\_DBFALL\_R         (*((volatile uint32\_t *)0x400290B0))}}
\DoxyCodeLine{863 \textcolor{preprocessor}{\#define PWM1\_1\_FLTSRC0\_R        (*((volatile uint32\_t *)0x400290B4))}}
\DoxyCodeLine{864 \textcolor{preprocessor}{\#define PWM1\_1\_FLTSRC1\_R        (*((volatile uint32\_t *)0x400290B8))}}
\DoxyCodeLine{865 \textcolor{preprocessor}{\#define PWM1\_1\_MINFLTPER\_R      (*((volatile uint32\_t *)0x400290BC))}}
\DoxyCodeLine{866 \textcolor{preprocessor}{\#define PWM1\_2\_CTL\_R            (*((volatile uint32\_t *)0x400290C0))}}
\DoxyCodeLine{867 \textcolor{preprocessor}{\#define PWM1\_2\_INTEN\_R          (*((volatile uint32\_t *)0x400290C4))}}
\DoxyCodeLine{868 \textcolor{preprocessor}{\#define PWM1\_2\_RIS\_R            (*((volatile uint32\_t *)0x400290C8))}}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#define PWM1\_2\_ISC\_R            (*((volatile uint32\_t *)0x400290CC))}}
\DoxyCodeLine{870 \textcolor{preprocessor}{\#define PWM1\_2\_LOAD\_R           (*((volatile uint32\_t *)0x400290D0))}}
\DoxyCodeLine{871 \textcolor{preprocessor}{\#define PWM1\_2\_COUNT\_R          (*((volatile uint32\_t *)0x400290D4))}}
\DoxyCodeLine{872 \textcolor{preprocessor}{\#define PWM1\_2\_CMPA\_R           (*((volatile uint32\_t *)0x400290D8))}}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define PWM1\_2\_CMPB\_R           (*((volatile uint32\_t *)0x400290DC))}}
\DoxyCodeLine{874 \textcolor{preprocessor}{\#define PWM1\_2\_GENA\_R           (*((volatile uint32\_t *)0x400290E0))}}
\DoxyCodeLine{875 \textcolor{preprocessor}{\#define PWM1\_2\_GENB\_R           (*((volatile uint32\_t *)0x400290E4))}}
\DoxyCodeLine{876 \textcolor{preprocessor}{\#define PWM1\_2\_DBCTL\_R          (*((volatile uint32\_t *)0x400290E8))}}
\DoxyCodeLine{877 \textcolor{preprocessor}{\#define PWM1\_2\_DBRISE\_R         (*((volatile uint32\_t *)0x400290EC))}}
\DoxyCodeLine{878 \textcolor{preprocessor}{\#define PWM1\_2\_DBFALL\_R         (*((volatile uint32\_t *)0x400290F0))}}
\DoxyCodeLine{879 \textcolor{preprocessor}{\#define PWM1\_2\_FLTSRC0\_R        (*((volatile uint32\_t *)0x400290F4))}}
\DoxyCodeLine{880 \textcolor{preprocessor}{\#define PWM1\_2\_FLTSRC1\_R        (*((volatile uint32\_t *)0x400290F8))}}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#define PWM1\_2\_MINFLTPER\_R      (*((volatile uint32\_t *)0x400290FC))}}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define PWM1\_3\_CTL\_R            (*((volatile uint32\_t *)0x40029100))}}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define PWM1\_3\_INTEN\_R          (*((volatile uint32\_t *)0x40029104))}}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#define PWM1\_3\_RIS\_R            (*((volatile uint32\_t *)0x40029108))}}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define PWM1\_3\_ISC\_R            (*((volatile uint32\_t *)0x4002910C))}}
\DoxyCodeLine{886 \textcolor{preprocessor}{\#define PWM1\_3\_LOAD\_R           (*((volatile uint32\_t *)0x40029110))}}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define PWM1\_3\_COUNT\_R          (*((volatile uint32\_t *)0x40029114))}}
\DoxyCodeLine{888 \textcolor{preprocessor}{\#define PWM1\_3\_CMPA\_R           (*((volatile uint32\_t *)0x40029118))}}
\DoxyCodeLine{889 \textcolor{preprocessor}{\#define PWM1\_3\_CMPB\_R           (*((volatile uint32\_t *)0x4002911C))}}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#define PWM1\_3\_GENA\_R           (*((volatile uint32\_t *)0x40029120))}}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define PWM1\_3\_GENB\_R           (*((volatile uint32\_t *)0x40029124))}}
\DoxyCodeLine{892 \textcolor{preprocessor}{\#define PWM1\_3\_DBCTL\_R          (*((volatile uint32\_t *)0x40029128))}}
\DoxyCodeLine{893 \textcolor{preprocessor}{\#define PWM1\_3\_DBRISE\_R         (*((volatile uint32\_t *)0x4002912C))}}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define PWM1\_3\_DBFALL\_R         (*((volatile uint32\_t *)0x40029130))}}
\DoxyCodeLine{895 \textcolor{preprocessor}{\#define PWM1\_3\_FLTSRC0\_R        (*((volatile uint32\_t *)0x40029134))}}
\DoxyCodeLine{896 \textcolor{preprocessor}{\#define PWM1\_3\_FLTSRC1\_R        (*((volatile uint32\_t *)0x40029138))}}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#define PWM1\_3\_MINFLTPER\_R      (*((volatile uint32\_t *)0x4002913C))}}
\DoxyCodeLine{898 \textcolor{preprocessor}{\#define PWM1\_0\_FLTSEN\_R         (*((volatile uint32\_t *)0x40029800))}}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define PWM1\_0\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40029804))}}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define PWM1\_0\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40029808))}}
\DoxyCodeLine{901 \textcolor{preprocessor}{\#define PWM1\_1\_FLTSEN\_R         (*((volatile uint32\_t *)0x40029880))}}
\DoxyCodeLine{902 \textcolor{preprocessor}{\#define PWM1\_1\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40029884))}}
\DoxyCodeLine{903 \textcolor{preprocessor}{\#define PWM1\_1\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40029888))}}
\DoxyCodeLine{904 \textcolor{preprocessor}{\#define PWM1\_2\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40029904))}}
\DoxyCodeLine{905 \textcolor{preprocessor}{\#define PWM1\_2\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40029908))}}
\DoxyCodeLine{906 \textcolor{preprocessor}{\#define PWM1\_3\_FLTSTAT0\_R       (*((volatile uint32\_t *)0x40029984))}}
\DoxyCodeLine{907 \textcolor{preprocessor}{\#define PWM1\_3\_FLTSTAT1\_R       (*((volatile uint32\_t *)0x40029988))}}
\DoxyCodeLine{908 \textcolor{preprocessor}{\#define PWM1\_PP\_R               (*((volatile uint32\_t *)0x40029FC0))}}
\DoxyCodeLine{909 }
\DoxyCodeLine{910 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{911 \textcolor{comment}{//}}
\DoxyCodeLine{912 \textcolor{comment}{// QEI registers (QEI0)}}
\DoxyCodeLine{913 \textcolor{comment}{//}}
\DoxyCodeLine{914 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{915 \textcolor{preprocessor}{\#define QEI0\_CTL\_R              (*((volatile uint32\_t *)0x4002C000))}}
\DoxyCodeLine{916 \textcolor{preprocessor}{\#define QEI0\_STAT\_R             (*((volatile uint32\_t *)0x4002C004))}}
\DoxyCodeLine{917 \textcolor{preprocessor}{\#define QEI0\_POS\_R              (*((volatile uint32\_t *)0x4002C008))}}
\DoxyCodeLine{918 \textcolor{preprocessor}{\#define QEI0\_MAXPOS\_R           (*((volatile uint32\_t *)0x4002C00C))}}
\DoxyCodeLine{919 \textcolor{preprocessor}{\#define QEI0\_LOAD\_R             (*((volatile uint32\_t *)0x4002C010))}}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define QEI0\_TIME\_R             (*((volatile uint32\_t *)0x4002C014))}}
\DoxyCodeLine{921 \textcolor{preprocessor}{\#define QEI0\_COUNT\_R            (*((volatile uint32\_t *)0x4002C018))}}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define QEI0\_SPEED\_R            (*((volatile uint32\_t *)0x4002C01C))}}
\DoxyCodeLine{923 \textcolor{preprocessor}{\#define QEI0\_INTEN\_R            (*((volatile uint32\_t *)0x4002C020))}}
\DoxyCodeLine{924 \textcolor{preprocessor}{\#define QEI0\_RIS\_R              (*((volatile uint32\_t *)0x4002C024))}}
\DoxyCodeLine{925 \textcolor{preprocessor}{\#define QEI0\_ISC\_R              (*((volatile uint32\_t *)0x4002C028))}}
\DoxyCodeLine{926 }
\DoxyCodeLine{927 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{928 \textcolor{comment}{//}}
\DoxyCodeLine{929 \textcolor{comment}{// QEI registers (QEI1)}}
\DoxyCodeLine{930 \textcolor{comment}{//}}
\DoxyCodeLine{931 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define QEI1\_CTL\_R              (*((volatile uint32\_t *)0x4002D000))}}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define QEI1\_STAT\_R             (*((volatile uint32\_t *)0x4002D004))}}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define QEI1\_POS\_R              (*((volatile uint32\_t *)0x4002D008))}}
\DoxyCodeLine{935 \textcolor{preprocessor}{\#define QEI1\_MAXPOS\_R           (*((volatile uint32\_t *)0x4002D00C))}}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define QEI1\_LOAD\_R             (*((volatile uint32\_t *)0x4002D010))}}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#define QEI1\_TIME\_R             (*((volatile uint32\_t *)0x4002D014))}}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#define QEI1\_COUNT\_R            (*((volatile uint32\_t *)0x4002D018))}}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define QEI1\_SPEED\_R            (*((volatile uint32\_t *)0x4002D01C))}}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#define QEI1\_INTEN\_R            (*((volatile uint32\_t *)0x4002D020))}}
\DoxyCodeLine{941 \textcolor{preprocessor}{\#define QEI1\_RIS\_R              (*((volatile uint32\_t *)0x4002D024))}}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#define QEI1\_ISC\_R              (*((volatile uint32\_t *)0x4002D028))}}
\DoxyCodeLine{943 }
\DoxyCodeLine{944 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{945 \textcolor{comment}{//}}
\DoxyCodeLine{946 \textcolor{comment}{// Timer registers (TIMER0)}}
\DoxyCodeLine{947 \textcolor{comment}{//}}
\DoxyCodeLine{948 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define TIMER0\_CFG\_R            (*((volatile uint32\_t *)0x40030000))}}
\DoxyCodeLine{950 \textcolor{preprocessor}{\#define TIMER0\_TAMR\_R           (*((volatile uint32\_t *)0x40030004))}}
\DoxyCodeLine{951 \textcolor{preprocessor}{\#define TIMER0\_TBMR\_R           (*((volatile uint32\_t *)0x40030008))}}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define TIMER0\_CTL\_R            (*((volatile uint32\_t *)0x4003000C))}}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define TIMER0\_SYNC\_R           (*((volatile uint32\_t *)0x40030010))}}
\DoxyCodeLine{954 \textcolor{preprocessor}{\#define TIMER0\_IMR\_R            (*((volatile uint32\_t *)0x40030018))}}
\DoxyCodeLine{955 \textcolor{preprocessor}{\#define TIMER0\_RIS\_R            (*((volatile uint32\_t *)0x4003001C))}}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define TIMER0\_MIS\_R            (*((volatile uint32\_t *)0x40030020))}}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#define TIMER0\_ICR\_R            (*((volatile uint32\_t *)0x40030024))}}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#define TIMER0\_TAILR\_R          (*((volatile uint32\_t *)0x40030028))}}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define TIMER0\_TBILR\_R          (*((volatile uint32\_t *)0x4003002C))}}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define TIMER0\_TAMATCHR\_R       (*((volatile uint32\_t *)0x40030030))}}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#define TIMER0\_TBMATCHR\_R       (*((volatile uint32\_t *)0x40030034))}}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define TIMER0\_TAPR\_R           (*((volatile uint32\_t *)0x40030038))}}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define TIMER0\_TBPR\_R           (*((volatile uint32\_t *)0x4003003C))}}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define TIMER0\_TAPMR\_R          (*((volatile uint32\_t *)0x40030040))}}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#define TIMER0\_TBPMR\_R          (*((volatile uint32\_t *)0x40030044))}}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define TIMER0\_TAR\_R            (*((volatile uint32\_t *)0x40030048))}}
\DoxyCodeLine{967 \textcolor{preprocessor}{\#define TIMER0\_TBR\_R            (*((volatile uint32\_t *)0x4003004C))}}
\DoxyCodeLine{968 \textcolor{preprocessor}{\#define TIMER0\_TAV\_R            (*((volatile uint32\_t *)0x40030050))}}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define TIMER0\_TBV\_R            (*((volatile uint32\_t *)0x40030054))}}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define TIMER0\_RTCPD\_R          (*((volatile uint32\_t *)0x40030058))}}
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define TIMER0\_TAPS\_R           (*((volatile uint32\_t *)0x4003005C))}}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define TIMER0\_TBPS\_R           (*((volatile uint32\_t *)0x40030060))}}
\DoxyCodeLine{973 \textcolor{preprocessor}{\#define TIMER0\_TAPV\_R           (*((volatile uint32\_t *)0x40030064))}}
\DoxyCodeLine{974 \textcolor{preprocessor}{\#define TIMER0\_TBPV\_R           (*((volatile uint32\_t *)0x40030068))}}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#define TIMER0\_PP\_R             (*((volatile uint32\_t *)0x40030FC0))}}
\DoxyCodeLine{976 }
\DoxyCodeLine{977 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{978 \textcolor{comment}{//}}
\DoxyCodeLine{979 \textcolor{comment}{// Timer registers (TIMER1)}}
\DoxyCodeLine{980 \textcolor{comment}{//}}
\DoxyCodeLine{981 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define TIMER1\_CFG\_R            (*((volatile uint32\_t *)0x40031000))}}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#define TIMER1\_TAMR\_R           (*((volatile uint32\_t *)0x40031004))}}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define TIMER1\_TBMR\_R           (*((volatile uint32\_t *)0x40031008))}}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define TIMER1\_CTL\_R            (*((volatile uint32\_t *)0x4003100C))}}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define TIMER1\_SYNC\_R           (*((volatile uint32\_t *)0x40031010))}}
\DoxyCodeLine{987 \textcolor{preprocessor}{\#define TIMER1\_IMR\_R            (*((volatile uint32\_t *)0x40031018))}}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define TIMER1\_RIS\_R            (*((volatile uint32\_t *)0x4003101C))}}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define TIMER1\_MIS\_R            (*((volatile uint32\_t *)0x40031020))}}
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define TIMER1\_ICR\_R            (*((volatile uint32\_t *)0x40031024))}}
\DoxyCodeLine{991 \textcolor{preprocessor}{\#define TIMER1\_TAILR\_R          (*((volatile uint32\_t *)0x40031028))}}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define TIMER1\_TBILR\_R          (*((volatile uint32\_t *)0x4003102C))}}
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define TIMER1\_TAMATCHR\_R       (*((volatile uint32\_t *)0x40031030))}}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define TIMER1\_TBMATCHR\_R       (*((volatile uint32\_t *)0x40031034))}}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define TIMER1\_TAPR\_R           (*((volatile uint32\_t *)0x40031038))}}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define TIMER1\_TBPR\_R           (*((volatile uint32\_t *)0x4003103C))}}
\DoxyCodeLine{997 \textcolor{preprocessor}{\#define TIMER1\_TAPMR\_R          (*((volatile uint32\_t *)0x40031040))}}
\DoxyCodeLine{998 \textcolor{preprocessor}{\#define TIMER1\_TBPMR\_R          (*((volatile uint32\_t *)0x40031044))}}
\DoxyCodeLine{999 \textcolor{preprocessor}{\#define TIMER1\_TAR\_R            (*((volatile uint32\_t *)0x40031048))}}
\DoxyCodeLine{1000 \textcolor{preprocessor}{\#define TIMER1\_TBR\_R            (*((volatile uint32\_t *)0x4003104C))}}
\DoxyCodeLine{1001 \textcolor{preprocessor}{\#define TIMER1\_TAV\_R            (*((volatile uint32\_t *)0x40031050))}}
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#define TIMER1\_TBV\_R            (*((volatile uint32\_t *)0x40031054))}}
\DoxyCodeLine{1003 \textcolor{preprocessor}{\#define TIMER1\_RTCPD\_R          (*((volatile uint32\_t *)0x40031058))}}
\DoxyCodeLine{1004 \textcolor{preprocessor}{\#define TIMER1\_TAPS\_R           (*((volatile uint32\_t *)0x4003105C))}}
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#define TIMER1\_TBPS\_R           (*((volatile uint32\_t *)0x40031060))}}
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define TIMER1\_TAPV\_R           (*((volatile uint32\_t *)0x40031064))}}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define TIMER1\_TBPV\_R           (*((volatile uint32\_t *)0x40031068))}}
\DoxyCodeLine{1008 \textcolor{preprocessor}{\#define TIMER1\_PP\_R             (*((volatile uint32\_t *)0x40031FC0))}}
\DoxyCodeLine{1009 }
\DoxyCodeLine{1010 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1011 \textcolor{comment}{//}}
\DoxyCodeLine{1012 \textcolor{comment}{// Timer registers (TIMER2)}}
\DoxyCodeLine{1013 \textcolor{comment}{//}}
\DoxyCodeLine{1014 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1015 \textcolor{preprocessor}{\#define TIMER2\_CFG\_R            (*((volatile uint32\_t *)0x40032000))}}
\DoxyCodeLine{1016 \textcolor{preprocessor}{\#define TIMER2\_TAMR\_R           (*((volatile uint32\_t *)0x40032004))}}
\DoxyCodeLine{1017 \textcolor{preprocessor}{\#define TIMER2\_TBMR\_R           (*((volatile uint32\_t *)0x40032008))}}
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define TIMER2\_CTL\_R            (*((volatile uint32\_t *)0x4003200C))}}
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define TIMER2\_SYNC\_R           (*((volatile uint32\_t *)0x40032010))}}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define TIMER2\_IMR\_R            (*((volatile uint32\_t *)0x40032018))}}
\DoxyCodeLine{1021 \textcolor{preprocessor}{\#define TIMER2\_RIS\_R            (*((volatile uint32\_t *)0x4003201C))}}
\DoxyCodeLine{1022 \textcolor{preprocessor}{\#define TIMER2\_MIS\_R            (*((volatile uint32\_t *)0x40032020))}}
\DoxyCodeLine{1023 \textcolor{preprocessor}{\#define TIMER2\_ICR\_R            (*((volatile uint32\_t *)0x40032024))}}
\DoxyCodeLine{1024 \textcolor{preprocessor}{\#define TIMER2\_TAILR\_R          (*((volatile uint32\_t *)0x40032028))}}
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#define TIMER2\_TBILR\_R          (*((volatile uint32\_t *)0x4003202C))}}
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#define TIMER2\_TAMATCHR\_R       (*((volatile uint32\_t *)0x40032030))}}
\DoxyCodeLine{1027 \textcolor{preprocessor}{\#define TIMER2\_TBMATCHR\_R       (*((volatile uint32\_t *)0x40032034))}}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define TIMER2\_TAPR\_R           (*((volatile uint32\_t *)0x40032038))}}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#define TIMER2\_TBPR\_R           (*((volatile uint32\_t *)0x4003203C))}}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#define TIMER2\_TAPMR\_R          (*((volatile uint32\_t *)0x40032040))}}
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define TIMER2\_TBPMR\_R          (*((volatile uint32\_t *)0x40032044))}}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define TIMER2\_TAR\_R            (*((volatile uint32\_t *)0x40032048))}}
\DoxyCodeLine{1033 \textcolor{preprocessor}{\#define TIMER2\_TBR\_R            (*((volatile uint32\_t *)0x4003204C))}}
\DoxyCodeLine{1034 \textcolor{preprocessor}{\#define TIMER2\_TAV\_R            (*((volatile uint32\_t *)0x40032050))}}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#define TIMER2\_TBV\_R            (*((volatile uint32\_t *)0x40032054))}}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define TIMER2\_RTCPD\_R          (*((volatile uint32\_t *)0x40032058))}}
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define TIMER2\_TAPS\_R           (*((volatile uint32\_t *)0x4003205C))}}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define TIMER2\_TBPS\_R           (*((volatile uint32\_t *)0x40032060))}}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define TIMER2\_TAPV\_R           (*((volatile uint32\_t *)0x40032064))}}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define TIMER2\_TBPV\_R           (*((volatile uint32\_t *)0x40032068))}}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define TIMER2\_PP\_R             (*((volatile uint32\_t *)0x40032FC0))}}
\DoxyCodeLine{1042 }
\DoxyCodeLine{1043 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1044 \textcolor{comment}{//}}
\DoxyCodeLine{1045 \textcolor{comment}{// Timer registers (TIMER3)}}
\DoxyCodeLine{1046 \textcolor{comment}{//}}
\DoxyCodeLine{1047 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1048 \textcolor{preprocessor}{\#define TIMER3\_CFG\_R            (*((volatile uint32\_t *)0x40033000))}}
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#define TIMER3\_TAMR\_R           (*((volatile uint32\_t *)0x40033004))}}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define TIMER3\_TBMR\_R           (*((volatile uint32\_t *)0x40033008))}}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define TIMER3\_CTL\_R            (*((volatile uint32\_t *)0x4003300C))}}
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#define TIMER3\_SYNC\_R           (*((volatile uint32\_t *)0x40033010))}}
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define TIMER3\_IMR\_R            (*((volatile uint32\_t *)0x40033018))}}
\DoxyCodeLine{1054 \textcolor{preprocessor}{\#define TIMER3\_RIS\_R            (*((volatile uint32\_t *)0x4003301C))}}
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#define TIMER3\_MIS\_R            (*((volatile uint32\_t *)0x40033020))}}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#define TIMER3\_ICR\_R            (*((volatile uint32\_t *)0x40033024))}}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define TIMER3\_TAILR\_R          (*((volatile uint32\_t *)0x40033028))}}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#define TIMER3\_TBILR\_R          (*((volatile uint32\_t *)0x4003302C))}}
\DoxyCodeLine{1059 \textcolor{preprocessor}{\#define TIMER3\_TAMATCHR\_R       (*((volatile uint32\_t *)0x40033030))}}
\DoxyCodeLine{1060 \textcolor{preprocessor}{\#define TIMER3\_TBMATCHR\_R       (*((volatile uint32\_t *)0x40033034))}}
\DoxyCodeLine{1061 \textcolor{preprocessor}{\#define TIMER3\_TAPR\_R           (*((volatile uint32\_t *)0x40033038))}}
\DoxyCodeLine{1062 \textcolor{preprocessor}{\#define TIMER3\_TBPR\_R           (*((volatile uint32\_t *)0x4003303C))}}
\DoxyCodeLine{1063 \textcolor{preprocessor}{\#define TIMER3\_TAPMR\_R          (*((volatile uint32\_t *)0x40033040))}}
\DoxyCodeLine{1064 \textcolor{preprocessor}{\#define TIMER3\_TBPMR\_R          (*((volatile uint32\_t *)0x40033044))}}
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define TIMER3\_TAR\_R            (*((volatile uint32\_t *)0x40033048))}}
\DoxyCodeLine{1066 \textcolor{preprocessor}{\#define TIMER3\_TBR\_R            (*((volatile uint32\_t *)0x4003304C))}}
\DoxyCodeLine{1067 \textcolor{preprocessor}{\#define TIMER3\_TAV\_R            (*((volatile uint32\_t *)0x40033050))}}
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#define TIMER3\_TBV\_R            (*((volatile uint32\_t *)0x40033054))}}
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#define TIMER3\_RTCPD\_R          (*((volatile uint32\_t *)0x40033058))}}
\DoxyCodeLine{1070 \textcolor{preprocessor}{\#define TIMER3\_TAPS\_R           (*((volatile uint32\_t *)0x4003305C))}}
\DoxyCodeLine{1071 \textcolor{preprocessor}{\#define TIMER3\_TBPS\_R           (*((volatile uint32\_t *)0x40033060))}}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define TIMER3\_TAPV\_R           (*((volatile uint32\_t *)0x40033064))}}
\DoxyCodeLine{1073 \textcolor{preprocessor}{\#define TIMER3\_TBPV\_R           (*((volatile uint32\_t *)0x40033068))}}
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define TIMER3\_PP\_R             (*((volatile uint32\_t *)0x40033FC0))}}
\DoxyCodeLine{1075 }
\DoxyCodeLine{1076 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1077 \textcolor{comment}{//}}
\DoxyCodeLine{1078 \textcolor{comment}{// Timer registers (TIMER4)}}
\DoxyCodeLine{1079 \textcolor{comment}{//}}
\DoxyCodeLine{1080 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#define TIMER4\_CFG\_R            (*((volatile uint32\_t *)0x40034000))}}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define TIMER4\_TAMR\_R           (*((volatile uint32\_t *)0x40034004))}}
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#define TIMER4\_TBMR\_R           (*((volatile uint32\_t *)0x40034008))}}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define TIMER4\_CTL\_R            (*((volatile uint32\_t *)0x4003400C))}}
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#define TIMER4\_SYNC\_R           (*((volatile uint32\_t *)0x40034010))}}
\DoxyCodeLine{1086 \textcolor{preprocessor}{\#define TIMER4\_IMR\_R            (*((volatile uint32\_t *)0x40034018))}}
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define TIMER4\_RIS\_R            (*((volatile uint32\_t *)0x4003401C))}}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define TIMER4\_MIS\_R            (*((volatile uint32\_t *)0x40034020))}}
\DoxyCodeLine{1089 \textcolor{preprocessor}{\#define TIMER4\_ICR\_R            (*((volatile uint32\_t *)0x40034024))}}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define TIMER4\_TAILR\_R          (*((volatile uint32\_t *)0x40034028))}}
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#define TIMER4\_TBILR\_R          (*((volatile uint32\_t *)0x4003402C))}}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#define TIMER4\_TAMATCHR\_R       (*((volatile uint32\_t *)0x40034030))}}
\DoxyCodeLine{1093 \textcolor{preprocessor}{\#define TIMER4\_TBMATCHR\_R       (*((volatile uint32\_t *)0x40034034))}}
\DoxyCodeLine{1094 \textcolor{preprocessor}{\#define TIMER4\_TAPR\_R           (*((volatile uint32\_t *)0x40034038))}}
\DoxyCodeLine{1095 \textcolor{preprocessor}{\#define TIMER4\_TBPR\_R           (*((volatile uint32\_t *)0x4003403C))}}
\DoxyCodeLine{1096 \textcolor{preprocessor}{\#define TIMER4\_TAPMR\_R          (*((volatile uint32\_t *)0x40034040))}}
\DoxyCodeLine{1097 \textcolor{preprocessor}{\#define TIMER4\_TBPMR\_R          (*((volatile uint32\_t *)0x40034044))}}
\DoxyCodeLine{1098 \textcolor{preprocessor}{\#define TIMER4\_TAR\_R            (*((volatile uint32\_t *)0x40034048))}}
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define TIMER4\_TBR\_R            (*((volatile uint32\_t *)0x4003404C))}}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#define TIMER4\_TAV\_R            (*((volatile uint32\_t *)0x40034050))}}
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define TIMER4\_TBV\_R            (*((volatile uint32\_t *)0x40034054))}}
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define TIMER4\_RTCPD\_R          (*((volatile uint32\_t *)0x40034058))}}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define TIMER4\_TAPS\_R           (*((volatile uint32\_t *)0x4003405C))}}
\DoxyCodeLine{1104 \textcolor{preprocessor}{\#define TIMER4\_TBPS\_R           (*((volatile uint32\_t *)0x40034060))}}
\DoxyCodeLine{1105 \textcolor{preprocessor}{\#define TIMER4\_TAPV\_R           (*((volatile uint32\_t *)0x40034064))}}
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#define TIMER4\_TBPV\_R           (*((volatile uint32\_t *)0x40034068))}}
\DoxyCodeLine{1107 \textcolor{preprocessor}{\#define TIMER4\_PP\_R             (*((volatile uint32\_t *)0x40034FC0))}}
\DoxyCodeLine{1108 }
\DoxyCodeLine{1109 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1110 \textcolor{comment}{//}}
\DoxyCodeLine{1111 \textcolor{comment}{// Timer registers (TIMER5)}}
\DoxyCodeLine{1112 \textcolor{comment}{//}}
\DoxyCodeLine{1113 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define TIMER5\_CFG\_R            (*((volatile uint32\_t *)0x40035000))}}
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#define TIMER5\_TAMR\_R           (*((volatile uint32\_t *)0x40035004))}}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define TIMER5\_TBMR\_R           (*((volatile uint32\_t *)0x40035008))}}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#define TIMER5\_CTL\_R            (*((volatile uint32\_t *)0x4003500C))}}
\DoxyCodeLine{1118 \textcolor{preprocessor}{\#define TIMER5\_SYNC\_R           (*((volatile uint32\_t *)0x40035010))}}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#define TIMER5\_IMR\_R            (*((volatile uint32\_t *)0x40035018))}}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define TIMER5\_RIS\_R            (*((volatile uint32\_t *)0x4003501C))}}
\DoxyCodeLine{1121 \textcolor{preprocessor}{\#define TIMER5\_MIS\_R            (*((volatile uint32\_t *)0x40035020))}}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define TIMER5\_ICR\_R            (*((volatile uint32\_t *)0x40035024))}}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define TIMER5\_TAILR\_R          (*((volatile uint32\_t *)0x40035028))}}
\DoxyCodeLine{1124 \textcolor{preprocessor}{\#define TIMER5\_TBILR\_R          (*((volatile uint32\_t *)0x4003502C))}}
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#define TIMER5\_TAMATCHR\_R       (*((volatile uint32\_t *)0x40035030))}}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define TIMER5\_TBMATCHR\_R       (*((volatile uint32\_t *)0x40035034))}}
\DoxyCodeLine{1127 \textcolor{preprocessor}{\#define TIMER5\_TAPR\_R           (*((volatile uint32\_t *)0x40035038))}}
\DoxyCodeLine{1128 \textcolor{preprocessor}{\#define TIMER5\_TBPR\_R           (*((volatile uint32\_t *)0x4003503C))}}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#define TIMER5\_TAPMR\_R          (*((volatile uint32\_t *)0x40035040))}}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#define TIMER5\_TBPMR\_R          (*((volatile uint32\_t *)0x40035044))}}
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#define TIMER5\_TAR\_R            (*((volatile uint32\_t *)0x40035048))}}
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#define TIMER5\_TBR\_R            (*((volatile uint32\_t *)0x4003504C))}}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define TIMER5\_TAV\_R            (*((volatile uint32\_t *)0x40035050))}}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define TIMER5\_TBV\_R            (*((volatile uint32\_t *)0x40035054))}}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define TIMER5\_RTCPD\_R          (*((volatile uint32\_t *)0x40035058))}}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define TIMER5\_TAPS\_R           (*((volatile uint32\_t *)0x4003505C))}}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define TIMER5\_TBPS\_R           (*((volatile uint32\_t *)0x40035060))}}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define TIMER5\_TAPV\_R           (*((volatile uint32\_t *)0x40035064))}}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define TIMER5\_TBPV\_R           (*((volatile uint32\_t *)0x40035068))}}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define TIMER5\_PP\_R             (*((volatile uint32\_t *)0x40035FC0))}}
\DoxyCodeLine{1141 }
\DoxyCodeLine{1142 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1143 \textcolor{comment}{//}}
\DoxyCodeLine{1144 \textcolor{comment}{// Timer registers (WTIMER0)}}
\DoxyCodeLine{1145 \textcolor{comment}{//}}
\DoxyCodeLine{1146 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1147 \textcolor{preprocessor}{\#define WTIMER0\_CFG\_R           (*((volatile uint32\_t *)0x40036000))}}
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#define WTIMER0\_TAMR\_R          (*((volatile uint32\_t *)0x40036004))}}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define WTIMER0\_TBMR\_R          (*((volatile uint32\_t *)0x40036008))}}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#define WTIMER0\_CTL\_R           (*((volatile uint32\_t *)0x4003600C))}}
\DoxyCodeLine{1151 \textcolor{preprocessor}{\#define WTIMER0\_SYNC\_R          (*((volatile uint32\_t *)0x40036010))}}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#define WTIMER0\_IMR\_R           (*((volatile uint32\_t *)0x40036018))}}
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#define WTIMER0\_RIS\_R           (*((volatile uint32\_t *)0x4003601C))}}
\DoxyCodeLine{1154 \textcolor{preprocessor}{\#define WTIMER0\_MIS\_R           (*((volatile uint32\_t *)0x40036020))}}
\DoxyCodeLine{1155 \textcolor{preprocessor}{\#define WTIMER0\_ICR\_R           (*((volatile uint32\_t *)0x40036024))}}
\DoxyCodeLine{1156 \textcolor{preprocessor}{\#define WTIMER0\_TAILR\_R         (*((volatile uint32\_t *)0x40036028))}}
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#define WTIMER0\_TBILR\_R         (*((volatile uint32\_t *)0x4003602C))}}
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define WTIMER0\_TAMATCHR\_R      (*((volatile uint32\_t *)0x40036030))}}
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#define WTIMER0\_TBMATCHR\_R      (*((volatile uint32\_t *)0x40036034))}}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#define WTIMER0\_TAPR\_R          (*((volatile uint32\_t *)0x40036038))}}
\DoxyCodeLine{1161 \textcolor{preprocessor}{\#define WTIMER0\_TBPR\_R          (*((volatile uint32\_t *)0x4003603C))}}
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#define WTIMER0\_TAPMR\_R         (*((volatile uint32\_t *)0x40036040))}}
\DoxyCodeLine{1163 \textcolor{preprocessor}{\#define WTIMER0\_TBPMR\_R         (*((volatile uint32\_t *)0x40036044))}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define WTIMER0\_TAR\_R           (*((volatile uint32\_t *)0x40036048))}}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define WTIMER0\_TBR\_R           (*((volatile uint32\_t *)0x4003604C))}}
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define WTIMER0\_TAV\_R           (*((volatile uint32\_t *)0x40036050))}}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#define WTIMER0\_TBV\_R           (*((volatile uint32\_t *)0x40036054))}}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define WTIMER0\_RTCPD\_R         (*((volatile uint32\_t *)0x40036058))}}
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define WTIMER0\_TAPS\_R          (*((volatile uint32\_t *)0x4003605C))}}
\DoxyCodeLine{1170 \textcolor{preprocessor}{\#define WTIMER0\_TBPS\_R          (*((volatile uint32\_t *)0x40036060))}}
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#define WTIMER0\_TAPV\_R          (*((volatile uint32\_t *)0x40036064))}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define WTIMER0\_TBPV\_R          (*((volatile uint32\_t *)0x40036068))}}
\DoxyCodeLine{1173 \textcolor{preprocessor}{\#define WTIMER0\_PP\_R            (*((volatile uint32\_t *)0x40036FC0))}}
\DoxyCodeLine{1174 }
\DoxyCodeLine{1175 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1176 \textcolor{comment}{//}}
\DoxyCodeLine{1177 \textcolor{comment}{// Timer registers (WTIMER1)}}
\DoxyCodeLine{1178 \textcolor{comment}{//}}
\DoxyCodeLine{1179 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define WTIMER1\_CFG\_R           (*((volatile uint32\_t *)0x40037000))}}
\DoxyCodeLine{1181 \textcolor{preprocessor}{\#define WTIMER1\_TAMR\_R          (*((volatile uint32\_t *)0x40037004))}}
\DoxyCodeLine{1182 \textcolor{preprocessor}{\#define WTIMER1\_TBMR\_R          (*((volatile uint32\_t *)0x40037008))}}
\DoxyCodeLine{1183 \textcolor{preprocessor}{\#define WTIMER1\_CTL\_R           (*((volatile uint32\_t *)0x4003700C))}}
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define WTIMER1\_SYNC\_R          (*((volatile uint32\_t *)0x40037010))}}
\DoxyCodeLine{1185 \textcolor{preprocessor}{\#define WTIMER1\_IMR\_R           (*((volatile uint32\_t *)0x40037018))}}
\DoxyCodeLine{1186 \textcolor{preprocessor}{\#define WTIMER1\_RIS\_R           (*((volatile uint32\_t *)0x4003701C))}}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#define WTIMER1\_MIS\_R           (*((volatile uint32\_t *)0x40037020))}}
\DoxyCodeLine{1188 \textcolor{preprocessor}{\#define WTIMER1\_ICR\_R           (*((volatile uint32\_t *)0x40037024))}}
\DoxyCodeLine{1189 \textcolor{preprocessor}{\#define WTIMER1\_TAILR\_R         (*((volatile uint32\_t *)0x40037028))}}
\DoxyCodeLine{1190 \textcolor{preprocessor}{\#define WTIMER1\_TBILR\_R         (*((volatile uint32\_t *)0x4003702C))}}
\DoxyCodeLine{1191 \textcolor{preprocessor}{\#define WTIMER1\_TAMATCHR\_R      (*((volatile uint32\_t *)0x40037030))}}
\DoxyCodeLine{1192 \textcolor{preprocessor}{\#define WTIMER1\_TBMATCHR\_R      (*((volatile uint32\_t *)0x40037034))}}
\DoxyCodeLine{1193 \textcolor{preprocessor}{\#define WTIMER1\_TAPR\_R          (*((volatile uint32\_t *)0x40037038))}}
\DoxyCodeLine{1194 \textcolor{preprocessor}{\#define WTIMER1\_TBPR\_R          (*((volatile uint32\_t *)0x4003703C))}}
\DoxyCodeLine{1195 \textcolor{preprocessor}{\#define WTIMER1\_TAPMR\_R         (*((volatile uint32\_t *)0x40037040))}}
\DoxyCodeLine{1196 \textcolor{preprocessor}{\#define WTIMER1\_TBPMR\_R         (*((volatile uint32\_t *)0x40037044))}}
\DoxyCodeLine{1197 \textcolor{preprocessor}{\#define WTIMER1\_TAR\_R           (*((volatile uint32\_t *)0x40037048))}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define WTIMER1\_TBR\_R           (*((volatile uint32\_t *)0x4003704C))}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define WTIMER1\_TAV\_R           (*((volatile uint32\_t *)0x40037050))}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{\#define WTIMER1\_TBV\_R           (*((volatile uint32\_t *)0x40037054))}}
\DoxyCodeLine{1201 \textcolor{preprocessor}{\#define WTIMER1\_RTCPD\_R         (*((volatile uint32\_t *)0x40037058))}}
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#define WTIMER1\_TAPS\_R          (*((volatile uint32\_t *)0x4003705C))}}
\DoxyCodeLine{1203 \textcolor{preprocessor}{\#define WTIMER1\_TBPS\_R          (*((volatile uint32\_t *)0x40037060))}}
\DoxyCodeLine{1204 \textcolor{preprocessor}{\#define WTIMER1\_TAPV\_R          (*((volatile uint32\_t *)0x40037064))}}
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#define WTIMER1\_TBPV\_R          (*((volatile uint32\_t *)0x40037068))}}
\DoxyCodeLine{1206 \textcolor{preprocessor}{\#define WTIMER1\_PP\_R            (*((volatile uint32\_t *)0x40037FC0))}}
\DoxyCodeLine{1207 }
\DoxyCodeLine{1208 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1209 \textcolor{comment}{//}}
\DoxyCodeLine{1210 \textcolor{comment}{// ADC registers (ADC0)}}
\DoxyCodeLine{1211 \textcolor{comment}{//}}
\DoxyCodeLine{1212 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#define ADC0\_ACTSS\_R            (*((volatile uint32\_t *)0x40038000))}}
\DoxyCodeLine{1214 \textcolor{preprocessor}{\#define ADC0\_RIS\_R              (*((volatile uint32\_t *)0x40038004))}}
\DoxyCodeLine{1215 \textcolor{preprocessor}{\#define ADC0\_IM\_R               (*((volatile uint32\_t *)0x40038008))}}
\DoxyCodeLine{1216 \textcolor{preprocessor}{\#define ADC0\_ISC\_R              (*((volatile uint32\_t *)0x4003800C))}}
\DoxyCodeLine{1217 \textcolor{preprocessor}{\#define ADC0\_OSTAT\_R            (*((volatile uint32\_t *)0x40038010))}}
\DoxyCodeLine{1218 \textcolor{preprocessor}{\#define ADC0\_EMUX\_R             (*((volatile uint32\_t *)0x40038014))}}
\DoxyCodeLine{1219 \textcolor{preprocessor}{\#define ADC0\_USTAT\_R            (*((volatile uint32\_t *)0x40038018))}}
\DoxyCodeLine{1220 \textcolor{preprocessor}{\#define ADC0\_TSSEL\_R            (*((volatile uint32\_t *)0x4003801C))}}
\DoxyCodeLine{1221 \textcolor{preprocessor}{\#define ADC0\_SSPRI\_R            (*((volatile uint32\_t *)0x40038020))}}
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define ADC0\_SPC\_R              (*((volatile uint32\_t *)0x40038024))}}
\DoxyCodeLine{1223 \textcolor{preprocessor}{\#define ADC0\_PSSI\_R             (*((volatile uint32\_t *)0x40038028))}}
\DoxyCodeLine{1224 \textcolor{preprocessor}{\#define ADC0\_SAC\_R              (*((volatile uint32\_t *)0x40038030))}}
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#define ADC0\_DCISC\_R            (*((volatile uint32\_t *)0x40038034))}}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define ADC0\_CTL\_R              (*((volatile uint32\_t *)0x40038038))}}
\DoxyCodeLine{1227 \textcolor{preprocessor}{\#define ADC0\_SSMUX0\_R           (*((volatile uint32\_t *)0x40038040))}}
\DoxyCodeLine{1228 \textcolor{preprocessor}{\#define ADC0\_SSCTL0\_R           (*((volatile uint32\_t *)0x40038044))}}
\DoxyCodeLine{1229 \textcolor{preprocessor}{\#define ADC0\_SSFIFO0\_R          (*((volatile uint32\_t *)0x40038048))}}
\DoxyCodeLine{1230 \textcolor{preprocessor}{\#define ADC0\_SSFSTAT0\_R         (*((volatile uint32\_t *)0x4003804C))}}
\DoxyCodeLine{1231 \textcolor{preprocessor}{\#define ADC0\_SSOP0\_R            (*((volatile uint32\_t *)0x40038050))}}
\DoxyCodeLine{1232 \textcolor{preprocessor}{\#define ADC0\_SSDC0\_R            (*((volatile uint32\_t *)0x40038054))}}
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#define ADC0\_SSMUX1\_R           (*((volatile uint32\_t *)0x40038060))}}
\DoxyCodeLine{1234 \textcolor{preprocessor}{\#define ADC0\_SSCTL1\_R           (*((volatile uint32\_t *)0x40038064))}}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#define ADC0\_SSFIFO1\_R          (*((volatile uint32\_t *)0x40038068))}}
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define ADC0\_SSFSTAT1\_R         (*((volatile uint32\_t *)0x4003806C))}}
\DoxyCodeLine{1237 \textcolor{preprocessor}{\#define ADC0\_SSOP1\_R            (*((volatile uint32\_t *)0x40038070))}}
\DoxyCodeLine{1238 \textcolor{preprocessor}{\#define ADC0\_SSDC1\_R            (*((volatile uint32\_t *)0x40038074))}}
\DoxyCodeLine{1239 \textcolor{preprocessor}{\#define ADC0\_SSMUX2\_R           (*((volatile uint32\_t *)0x40038080))}}
\DoxyCodeLine{1240 \textcolor{preprocessor}{\#define ADC0\_SSCTL2\_R           (*((volatile uint32\_t *)0x40038084))}}
\DoxyCodeLine{1241 \textcolor{preprocessor}{\#define ADC0\_SSFIFO2\_R          (*((volatile uint32\_t *)0x40038088))}}
\DoxyCodeLine{1242 \textcolor{preprocessor}{\#define ADC0\_SSFSTAT2\_R         (*((volatile uint32\_t *)0x4003808C))}}
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#define ADC0\_SSOP2\_R            (*((volatile uint32\_t *)0x40038090))}}
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define ADC0\_SSDC2\_R            (*((volatile uint32\_t *)0x40038094))}}
\DoxyCodeLine{1245 \textcolor{preprocessor}{\#define ADC0\_SSMUX3\_R           (*((volatile uint32\_t *)0x400380A0))}}
\DoxyCodeLine{1246 \textcolor{preprocessor}{\#define ADC0\_SSCTL3\_R           (*((volatile uint32\_t *)0x400380A4))}}
\DoxyCodeLine{1247 \textcolor{preprocessor}{\#define ADC0\_SSFIFO3\_R          (*((volatile uint32\_t *)0x400380A8))}}
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define ADC0\_SSFSTAT3\_R         (*((volatile uint32\_t *)0x400380AC))}}
\DoxyCodeLine{1249 \textcolor{preprocessor}{\#define ADC0\_SSOP3\_R            (*((volatile uint32\_t *)0x400380B0))}}
\DoxyCodeLine{1250 \textcolor{preprocessor}{\#define ADC0\_SSDC3\_R            (*((volatile uint32\_t *)0x400380B4))}}
\DoxyCodeLine{1251 \textcolor{preprocessor}{\#define ADC0\_DCRIC\_R            (*((volatile uint32\_t *)0x40038D00))}}
\DoxyCodeLine{1252 \textcolor{preprocessor}{\#define ADC0\_DCCTL0\_R           (*((volatile uint32\_t *)0x40038E00))}}
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#define ADC0\_DCCTL1\_R           (*((volatile uint32\_t *)0x40038E04))}}
\DoxyCodeLine{1254 \textcolor{preprocessor}{\#define ADC0\_DCCTL2\_R           (*((volatile uint32\_t *)0x40038E08))}}
\DoxyCodeLine{1255 \textcolor{preprocessor}{\#define ADC0\_DCCTL3\_R           (*((volatile uint32\_t *)0x40038E0C))}}
\DoxyCodeLine{1256 \textcolor{preprocessor}{\#define ADC0\_DCCTL4\_R           (*((volatile uint32\_t *)0x40038E10))}}
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#define ADC0\_DCCTL5\_R           (*((volatile uint32\_t *)0x40038E14))}}
\DoxyCodeLine{1258 \textcolor{preprocessor}{\#define ADC0\_DCCTL6\_R           (*((volatile uint32\_t *)0x40038E18))}}
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#define ADC0\_DCCTL7\_R           (*((volatile uint32\_t *)0x40038E1C))}}
\DoxyCodeLine{1260 \textcolor{preprocessor}{\#define ADC0\_DCCMP0\_R           (*((volatile uint32\_t *)0x40038E40))}}
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#define ADC0\_DCCMP1\_R           (*((volatile uint32\_t *)0x40038E44))}}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#define ADC0\_DCCMP2\_R           (*((volatile uint32\_t *)0x40038E48))}}
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#define ADC0\_DCCMP3\_R           (*((volatile uint32\_t *)0x40038E4C))}}
\DoxyCodeLine{1264 \textcolor{preprocessor}{\#define ADC0\_DCCMP4\_R           (*((volatile uint32\_t *)0x40038E50))}}
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#define ADC0\_DCCMP5\_R           (*((volatile uint32\_t *)0x40038E54))}}
\DoxyCodeLine{1266 \textcolor{preprocessor}{\#define ADC0\_DCCMP6\_R           (*((volatile uint32\_t *)0x40038E58))}}
\DoxyCodeLine{1267 \textcolor{preprocessor}{\#define ADC0\_DCCMP7\_R           (*((volatile uint32\_t *)0x40038E5C))}}
\DoxyCodeLine{1268 \textcolor{preprocessor}{\#define ADC0\_PP\_R               (*((volatile uint32\_t *)0x40038FC0))}}
\DoxyCodeLine{1269 \textcolor{preprocessor}{\#define ADC0\_PC\_R               (*((volatile uint32\_t *)0x40038FC4))}}
\DoxyCodeLine{1270 \textcolor{preprocessor}{\#define ADC0\_CC\_R               (*((volatile uint32\_t *)0x40038FC8))}}
\DoxyCodeLine{1271 }
\DoxyCodeLine{1272 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1273 \textcolor{comment}{//}}
\DoxyCodeLine{1274 \textcolor{comment}{// ADC registers (ADC1)}}
\DoxyCodeLine{1275 \textcolor{comment}{//}}
\DoxyCodeLine{1276 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#define ADC1\_ACTSS\_R            (*((volatile uint32\_t *)0x40039000))}}
\DoxyCodeLine{1278 \textcolor{preprocessor}{\#define ADC1\_RIS\_R              (*((volatile uint32\_t *)0x40039004))}}
\DoxyCodeLine{1279 \textcolor{preprocessor}{\#define ADC1\_IM\_R               (*((volatile uint32\_t *)0x40039008))}}
\DoxyCodeLine{1280 \textcolor{preprocessor}{\#define ADC1\_ISC\_R              (*((volatile uint32\_t *)0x4003900C))}}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#define ADC1\_OSTAT\_R            (*((volatile uint32\_t *)0x40039010))}}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#define ADC1\_EMUX\_R             (*((volatile uint32\_t *)0x40039014))}}
\DoxyCodeLine{1283 \textcolor{preprocessor}{\#define ADC1\_USTAT\_R            (*((volatile uint32\_t *)0x40039018))}}
\DoxyCodeLine{1284 \textcolor{preprocessor}{\#define ADC1\_TSSEL\_R            (*((volatile uint32\_t *)0x4003901C))}}
\DoxyCodeLine{1285 \textcolor{preprocessor}{\#define ADC1\_SSPRI\_R            (*((volatile uint32\_t *)0x40039020))}}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#define ADC1\_SPC\_R              (*((volatile uint32\_t *)0x40039024))}}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define ADC1\_PSSI\_R             (*((volatile uint32\_t *)0x40039028))}}
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#define ADC1\_SAC\_R              (*((volatile uint32\_t *)0x40039030))}}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define ADC1\_DCISC\_R            (*((volatile uint32\_t *)0x40039034))}}
\DoxyCodeLine{1290 \textcolor{preprocessor}{\#define ADC1\_CTL\_R              (*((volatile uint32\_t *)0x40039038))}}
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#define ADC1\_SSMUX0\_R           (*((volatile uint32\_t *)0x40039040))}}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define ADC1\_SSCTL0\_R           (*((volatile uint32\_t *)0x40039044))}}
\DoxyCodeLine{1293 \textcolor{preprocessor}{\#define ADC1\_SSFIFO0\_R          (*((volatile uint32\_t *)0x40039048))}}
\DoxyCodeLine{1294 \textcolor{preprocessor}{\#define ADC1\_SSFSTAT0\_R         (*((volatile uint32\_t *)0x4003904C))}}
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#define ADC1\_SSOP0\_R            (*((volatile uint32\_t *)0x40039050))}}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define ADC1\_SSDC0\_R            (*((volatile uint32\_t *)0x40039054))}}
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#define ADC1\_SSMUX1\_R           (*((volatile uint32\_t *)0x40039060))}}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define ADC1\_SSCTL1\_R           (*((volatile uint32\_t *)0x40039064))}}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#define ADC1\_SSFIFO1\_R          (*((volatile uint32\_t *)0x40039068))}}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define ADC1\_SSFSTAT1\_R         (*((volatile uint32\_t *)0x4003906C))}}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#define ADC1\_SSOP1\_R            (*((volatile uint32\_t *)0x40039070))}}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#define ADC1\_SSDC1\_R            (*((volatile uint32\_t *)0x40039074))}}
\DoxyCodeLine{1303 \textcolor{preprocessor}{\#define ADC1\_SSMUX2\_R           (*((volatile uint32\_t *)0x40039080))}}
\DoxyCodeLine{1304 \textcolor{preprocessor}{\#define ADC1\_SSCTL2\_R           (*((volatile uint32\_t *)0x40039084))}}
\DoxyCodeLine{1305 \textcolor{preprocessor}{\#define ADC1\_SSFIFO2\_R          (*((volatile uint32\_t *)0x40039088))}}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define ADC1\_SSFSTAT2\_R         (*((volatile uint32\_t *)0x4003908C))}}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define ADC1\_SSOP2\_R            (*((volatile uint32\_t *)0x40039090))}}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define ADC1\_SSDC2\_R            (*((volatile uint32\_t *)0x40039094))}}
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#define ADC1\_SSMUX3\_R           (*((volatile uint32\_t *)0x400390A0))}}
\DoxyCodeLine{1310 \textcolor{preprocessor}{\#define ADC1\_SSCTL3\_R           (*((volatile uint32\_t *)0x400390A4))}}
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#define ADC1\_SSFIFO3\_R          (*((volatile uint32\_t *)0x400390A8))}}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#define ADC1\_SSFSTAT3\_R         (*((volatile uint32\_t *)0x400390AC))}}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#define ADC1\_SSOP3\_R            (*((volatile uint32\_t *)0x400390B0))}}
\DoxyCodeLine{1314 \textcolor{preprocessor}{\#define ADC1\_SSDC3\_R            (*((volatile uint32\_t *)0x400390B4))}}
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#define ADC1\_DCRIC\_R            (*((volatile uint32\_t *)0x40039D00))}}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define ADC1\_DCCTL0\_R           (*((volatile uint32\_t *)0x40039E00))}}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define ADC1\_DCCTL1\_R           (*((volatile uint32\_t *)0x40039E04))}}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define ADC1\_DCCTL2\_R           (*((volatile uint32\_t *)0x40039E08))}}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define ADC1\_DCCTL3\_R           (*((volatile uint32\_t *)0x40039E0C))}}
\DoxyCodeLine{1320 \textcolor{preprocessor}{\#define ADC1\_DCCTL4\_R           (*((volatile uint32\_t *)0x40039E10))}}
\DoxyCodeLine{1321 \textcolor{preprocessor}{\#define ADC1\_DCCTL5\_R           (*((volatile uint32\_t *)0x40039E14))}}
\DoxyCodeLine{1322 \textcolor{preprocessor}{\#define ADC1\_DCCTL6\_R           (*((volatile uint32\_t *)0x40039E18))}}
\DoxyCodeLine{1323 \textcolor{preprocessor}{\#define ADC1\_DCCTL7\_R           (*((volatile uint32\_t *)0x40039E1C))}}
\DoxyCodeLine{1324 \textcolor{preprocessor}{\#define ADC1\_DCCMP0\_R           (*((volatile uint32\_t *)0x40039E40))}}
\DoxyCodeLine{1325 \textcolor{preprocessor}{\#define ADC1\_DCCMP1\_R           (*((volatile uint32\_t *)0x40039E44))}}
\DoxyCodeLine{1326 \textcolor{preprocessor}{\#define ADC1\_DCCMP2\_R           (*((volatile uint32\_t *)0x40039E48))}}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define ADC1\_DCCMP3\_R           (*((volatile uint32\_t *)0x40039E4C))}}
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define ADC1\_DCCMP4\_R           (*((volatile uint32\_t *)0x40039E50))}}
\DoxyCodeLine{1329 \textcolor{preprocessor}{\#define ADC1\_DCCMP5\_R           (*((volatile uint32\_t *)0x40039E54))}}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define ADC1\_DCCMP6\_R           (*((volatile uint32\_t *)0x40039E58))}}
\DoxyCodeLine{1331 \textcolor{preprocessor}{\#define ADC1\_DCCMP7\_R           (*((volatile uint32\_t *)0x40039E5C))}}
\DoxyCodeLine{1332 \textcolor{preprocessor}{\#define ADC1\_PP\_R               (*((volatile uint32\_t *)0x40039FC0))}}
\DoxyCodeLine{1333 \textcolor{preprocessor}{\#define ADC1\_PC\_R               (*((volatile uint32\_t *)0x40039FC4))}}
\DoxyCodeLine{1334 \textcolor{preprocessor}{\#define ADC1\_CC\_R               (*((volatile uint32\_t *)0x40039FC8))}}
\DoxyCodeLine{1335 }
\DoxyCodeLine{1336 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1337 \textcolor{comment}{//}}
\DoxyCodeLine{1338 \textcolor{comment}{// Comparator registers (COMP)}}
\DoxyCodeLine{1339 \textcolor{comment}{//}}
\DoxyCodeLine{1340 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define COMP\_ACMIS\_R            (*((volatile uint32\_t *)0x4003C000))}}
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#define COMP\_ACRIS\_R            (*((volatile uint32\_t *)0x4003C004))}}
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#define COMP\_ACINTEN\_R          (*((volatile uint32\_t *)0x4003C008))}}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define COMP\_ACREFCTL\_R         (*((volatile uint32\_t *)0x4003C010))}}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#define COMP\_ACSTAT0\_R          (*((volatile uint32\_t *)0x4003C020))}}
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_R           (*((volatile uint32\_t *)0x4003C024))}}
\DoxyCodeLine{1347 \textcolor{preprocessor}{\#define COMP\_ACSTAT1\_R          (*((volatile uint32\_t *)0x4003C040))}}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_R           (*((volatile uint32\_t *)0x4003C044))}}
\DoxyCodeLine{1349 \textcolor{preprocessor}{\#define COMP\_PP\_R               (*((volatile uint32\_t *)0x4003CFC0))}}
\DoxyCodeLine{1350 }
\DoxyCodeLine{1351 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1352 \textcolor{comment}{//}}
\DoxyCodeLine{1353 \textcolor{comment}{// CAN registers (CAN0)}}
\DoxyCodeLine{1354 \textcolor{comment}{//}}
\DoxyCodeLine{1355 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#define CAN0\_CTL\_R              (*((volatile uint32\_t *)0x40040000))}}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#define CAN0\_STS\_R              (*((volatile uint32\_t *)0x40040004))}}
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define CAN0\_ERR\_R              (*((volatile uint32\_t *)0x40040008))}}
\DoxyCodeLine{1359 \textcolor{preprocessor}{\#define CAN0\_BIT\_R              (*((volatile uint32\_t *)0x4004000C))}}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define CAN0\_INT\_R              (*((volatile uint32\_t *)0x40040010))}}
\DoxyCodeLine{1361 \textcolor{preprocessor}{\#define CAN0\_TST\_R              (*((volatile uint32\_t *)0x40040014))}}
\DoxyCodeLine{1362 \textcolor{preprocessor}{\#define CAN0\_BRPE\_R             (*((volatile uint32\_t *)0x40040018))}}
\DoxyCodeLine{1363 \textcolor{preprocessor}{\#define CAN0\_IF1CRQ\_R           (*((volatile uint32\_t *)0x40040020))}}
\DoxyCodeLine{1364 \textcolor{preprocessor}{\#define CAN0\_IF1CMSK\_R          (*((volatile uint32\_t *)0x40040024))}}
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#define CAN0\_IF1MSK1\_R          (*((volatile uint32\_t *)0x40040028))}}
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#define CAN0\_IF1MSK2\_R          (*((volatile uint32\_t *)0x4004002C))}}
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#define CAN0\_IF1ARB1\_R          (*((volatile uint32\_t *)0x40040030))}}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define CAN0\_IF1ARB2\_R          (*((volatile uint32\_t *)0x40040034))}}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#define CAN0\_IF1MCTL\_R          (*((volatile uint32\_t *)0x40040038))}}
\DoxyCodeLine{1370 \textcolor{preprocessor}{\#define CAN0\_IF1DA1\_R           (*((volatile uint32\_t *)0x4004003C))}}
\DoxyCodeLine{1371 \textcolor{preprocessor}{\#define CAN0\_IF1DA2\_R           (*((volatile uint32\_t *)0x40040040))}}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define CAN0\_IF1DB1\_R           (*((volatile uint32\_t *)0x40040044))}}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define CAN0\_IF1DB2\_R           (*((volatile uint32\_t *)0x40040048))}}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#define CAN0\_IF2CRQ\_R           (*((volatile uint32\_t *)0x40040080))}}
\DoxyCodeLine{1375 \textcolor{preprocessor}{\#define CAN0\_IF2CMSK\_R          (*((volatile uint32\_t *)0x40040084))}}
\DoxyCodeLine{1376 \textcolor{preprocessor}{\#define CAN0\_IF2MSK1\_R          (*((volatile uint32\_t *)0x40040088))}}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define CAN0\_IF2MSK2\_R          (*((volatile uint32\_t *)0x4004008C))}}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#define CAN0\_IF2ARB1\_R          (*((volatile uint32\_t *)0x40040090))}}
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define CAN0\_IF2ARB2\_R          (*((volatile uint32\_t *)0x40040094))}}
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define CAN0\_IF2MCTL\_R          (*((volatile uint32\_t *)0x40040098))}}
\DoxyCodeLine{1381 \textcolor{preprocessor}{\#define CAN0\_IF2DA1\_R           (*((volatile uint32\_t *)0x4004009C))}}
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#define CAN0\_IF2DA2\_R           (*((volatile uint32\_t *)0x400400A0))}}
\DoxyCodeLine{1383 \textcolor{preprocessor}{\#define CAN0\_IF2DB1\_R           (*((volatile uint32\_t *)0x400400A4))}}
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#define CAN0\_IF2DB2\_R           (*((volatile uint32\_t *)0x400400A8))}}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#define CAN0\_TXRQ1\_R            (*((volatile uint32\_t *)0x40040100))}}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#define CAN0\_TXRQ2\_R            (*((volatile uint32\_t *)0x40040104))}}
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define CAN0\_NWDA1\_R            (*((volatile uint32\_t *)0x40040120))}}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#define CAN0\_NWDA2\_R            (*((volatile uint32\_t *)0x40040124))}}
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#define CAN0\_MSG1INT\_R          (*((volatile uint32\_t *)0x40040140))}}
\DoxyCodeLine{1390 \textcolor{preprocessor}{\#define CAN0\_MSG2INT\_R          (*((volatile uint32\_t *)0x40040144))}}
\DoxyCodeLine{1391 \textcolor{preprocessor}{\#define CAN0\_MSG1VAL\_R          (*((volatile uint32\_t *)0x40040160))}}
\DoxyCodeLine{1392 \textcolor{preprocessor}{\#define CAN0\_MSG2VAL\_R          (*((volatile uint32\_t *)0x40040164))}}
\DoxyCodeLine{1393 }
\DoxyCodeLine{1394 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1395 \textcolor{comment}{//}}
\DoxyCodeLine{1396 \textcolor{comment}{// CAN registers (CAN1)}}
\DoxyCodeLine{1397 \textcolor{comment}{//}}
\DoxyCodeLine{1398 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1399 \textcolor{preprocessor}{\#define CAN1\_CTL\_R              (*((volatile uint32\_t *)0x40041000))}}
\DoxyCodeLine{1400 \textcolor{preprocessor}{\#define CAN1\_STS\_R              (*((volatile uint32\_t *)0x40041004))}}
\DoxyCodeLine{1401 \textcolor{preprocessor}{\#define CAN1\_ERR\_R              (*((volatile uint32\_t *)0x40041008))}}
\DoxyCodeLine{1402 \textcolor{preprocessor}{\#define CAN1\_BIT\_R              (*((volatile uint32\_t *)0x4004100C))}}
\DoxyCodeLine{1403 \textcolor{preprocessor}{\#define CAN1\_INT\_R              (*((volatile uint32\_t *)0x40041010))}}
\DoxyCodeLine{1404 \textcolor{preprocessor}{\#define CAN1\_TST\_R              (*((volatile uint32\_t *)0x40041014))}}
\DoxyCodeLine{1405 \textcolor{preprocessor}{\#define CAN1\_BRPE\_R             (*((volatile uint32\_t *)0x40041018))}}
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#define CAN1\_IF1CRQ\_R           (*((volatile uint32\_t *)0x40041020))}}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define CAN1\_IF1CMSK\_R          (*((volatile uint32\_t *)0x40041024))}}
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#define CAN1\_IF1MSK1\_R          (*((volatile uint32\_t *)0x40041028))}}
\DoxyCodeLine{1409 \textcolor{preprocessor}{\#define CAN1\_IF1MSK2\_R          (*((volatile uint32\_t *)0x4004102C))}}
\DoxyCodeLine{1410 \textcolor{preprocessor}{\#define CAN1\_IF1ARB1\_R          (*((volatile uint32\_t *)0x40041030))}}
\DoxyCodeLine{1411 \textcolor{preprocessor}{\#define CAN1\_IF1ARB2\_R          (*((volatile uint32\_t *)0x40041034))}}
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#define CAN1\_IF1MCTL\_R          (*((volatile uint32\_t *)0x40041038))}}
\DoxyCodeLine{1413 \textcolor{preprocessor}{\#define CAN1\_IF1DA1\_R           (*((volatile uint32\_t *)0x4004103C))}}
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define CAN1\_IF1DA2\_R           (*((volatile uint32\_t *)0x40041040))}}
\DoxyCodeLine{1415 \textcolor{preprocessor}{\#define CAN1\_IF1DB1\_R           (*((volatile uint32\_t *)0x40041044))}}
\DoxyCodeLine{1416 \textcolor{preprocessor}{\#define CAN1\_IF1DB2\_R           (*((volatile uint32\_t *)0x40041048))}}
\DoxyCodeLine{1417 \textcolor{preprocessor}{\#define CAN1\_IF2CRQ\_R           (*((volatile uint32\_t *)0x40041080))}}
\DoxyCodeLine{1418 \textcolor{preprocessor}{\#define CAN1\_IF2CMSK\_R          (*((volatile uint32\_t *)0x40041084))}}
\DoxyCodeLine{1419 \textcolor{preprocessor}{\#define CAN1\_IF2MSK1\_R          (*((volatile uint32\_t *)0x40041088))}}
\DoxyCodeLine{1420 \textcolor{preprocessor}{\#define CAN1\_IF2MSK2\_R          (*((volatile uint32\_t *)0x4004108C))}}
\DoxyCodeLine{1421 \textcolor{preprocessor}{\#define CAN1\_IF2ARB1\_R          (*((volatile uint32\_t *)0x40041090))}}
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define CAN1\_IF2ARB2\_R          (*((volatile uint32\_t *)0x40041094))}}
\DoxyCodeLine{1423 \textcolor{preprocessor}{\#define CAN1\_IF2MCTL\_R          (*((volatile uint32\_t *)0x40041098))}}
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#define CAN1\_IF2DA1\_R           (*((volatile uint32\_t *)0x4004109C))}}
\DoxyCodeLine{1425 \textcolor{preprocessor}{\#define CAN1\_IF2DA2\_R           (*((volatile uint32\_t *)0x400410A0))}}
\DoxyCodeLine{1426 \textcolor{preprocessor}{\#define CAN1\_IF2DB1\_R           (*((volatile uint32\_t *)0x400410A4))}}
\DoxyCodeLine{1427 \textcolor{preprocessor}{\#define CAN1\_IF2DB2\_R           (*((volatile uint32\_t *)0x400410A8))}}
\DoxyCodeLine{1428 \textcolor{preprocessor}{\#define CAN1\_TXRQ1\_R            (*((volatile uint32\_t *)0x40041100))}}
\DoxyCodeLine{1429 \textcolor{preprocessor}{\#define CAN1\_TXRQ2\_R            (*((volatile uint32\_t *)0x40041104))}}
\DoxyCodeLine{1430 \textcolor{preprocessor}{\#define CAN1\_NWDA1\_R            (*((volatile uint32\_t *)0x40041120))}}
\DoxyCodeLine{1431 \textcolor{preprocessor}{\#define CAN1\_NWDA2\_R            (*((volatile uint32\_t *)0x40041124))}}
\DoxyCodeLine{1432 \textcolor{preprocessor}{\#define CAN1\_MSG1INT\_R          (*((volatile uint32\_t *)0x40041140))}}
\DoxyCodeLine{1433 \textcolor{preprocessor}{\#define CAN1\_MSG2INT\_R          (*((volatile uint32\_t *)0x40041144))}}
\DoxyCodeLine{1434 \textcolor{preprocessor}{\#define CAN1\_MSG1VAL\_R          (*((volatile uint32\_t *)0x40041160))}}
\DoxyCodeLine{1435 \textcolor{preprocessor}{\#define CAN1\_MSG2VAL\_R          (*((volatile uint32\_t *)0x40041164))}}
\DoxyCodeLine{1436 }
\DoxyCodeLine{1437 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1438 \textcolor{comment}{//}}
\DoxyCodeLine{1439 \textcolor{comment}{// Timer registers (WTIMER2)}}
\DoxyCodeLine{1440 \textcolor{comment}{//}}
\DoxyCodeLine{1441 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1442 \textcolor{preprocessor}{\#define WTIMER2\_CFG\_R           (*((volatile uint32\_t *)0x4004C000))}}
\DoxyCodeLine{1443 \textcolor{preprocessor}{\#define WTIMER2\_TAMR\_R          (*((volatile uint32\_t *)0x4004C004))}}
\DoxyCodeLine{1444 \textcolor{preprocessor}{\#define WTIMER2\_TBMR\_R          (*((volatile uint32\_t *)0x4004C008))}}
\DoxyCodeLine{1445 \textcolor{preprocessor}{\#define WTIMER2\_CTL\_R           (*((volatile uint32\_t *)0x4004C00C))}}
\DoxyCodeLine{1446 \textcolor{preprocessor}{\#define WTIMER2\_SYNC\_R          (*((volatile uint32\_t *)0x4004C010))}}
\DoxyCodeLine{1447 \textcolor{preprocessor}{\#define WTIMER2\_IMR\_R           (*((volatile uint32\_t *)0x4004C018))}}
\DoxyCodeLine{1448 \textcolor{preprocessor}{\#define WTIMER2\_RIS\_R           (*((volatile uint32\_t *)0x4004C01C))}}
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define WTIMER2\_MIS\_R           (*((volatile uint32\_t *)0x4004C020))}}
\DoxyCodeLine{1450 \textcolor{preprocessor}{\#define WTIMER2\_ICR\_R           (*((volatile uint32\_t *)0x4004C024))}}
\DoxyCodeLine{1451 \textcolor{preprocessor}{\#define WTIMER2\_TAILR\_R         (*((volatile uint32\_t *)0x4004C028))}}
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#define WTIMER2\_TBILR\_R         (*((volatile uint32\_t *)0x4004C02C))}}
\DoxyCodeLine{1453 \textcolor{preprocessor}{\#define WTIMER2\_TAMATCHR\_R      (*((volatile uint32\_t *)0x4004C030))}}
\DoxyCodeLine{1454 \textcolor{preprocessor}{\#define WTIMER2\_TBMATCHR\_R      (*((volatile uint32\_t *)0x4004C034))}}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define WTIMER2\_TAPR\_R          (*((volatile uint32\_t *)0x4004C038))}}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#define WTIMER2\_TBPR\_R          (*((volatile uint32\_t *)0x4004C03C))}}
\DoxyCodeLine{1457 \textcolor{preprocessor}{\#define WTIMER2\_TAPMR\_R         (*((volatile uint32\_t *)0x4004C040))}}
\DoxyCodeLine{1458 \textcolor{preprocessor}{\#define WTIMER2\_TBPMR\_R         (*((volatile uint32\_t *)0x4004C044))}}
\DoxyCodeLine{1459 \textcolor{preprocessor}{\#define WTIMER2\_TAR\_R           (*((volatile uint32\_t *)0x4004C048))}}
\DoxyCodeLine{1460 \textcolor{preprocessor}{\#define WTIMER2\_TBR\_R           (*((volatile uint32\_t *)0x4004C04C))}}
\DoxyCodeLine{1461 \textcolor{preprocessor}{\#define WTIMER2\_TAV\_R           (*((volatile uint32\_t *)0x4004C050))}}
\DoxyCodeLine{1462 \textcolor{preprocessor}{\#define WTIMER2\_TBV\_R           (*((volatile uint32\_t *)0x4004C054))}}
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define WTIMER2\_RTCPD\_R         (*((volatile uint32\_t *)0x4004C058))}}
\DoxyCodeLine{1464 \textcolor{preprocessor}{\#define WTIMER2\_TAPS\_R          (*((volatile uint32\_t *)0x4004C05C))}}
\DoxyCodeLine{1465 \textcolor{preprocessor}{\#define WTIMER2\_TBPS\_R          (*((volatile uint32\_t *)0x4004C060))}}
\DoxyCodeLine{1466 \textcolor{preprocessor}{\#define WTIMER2\_TAPV\_R          (*((volatile uint32\_t *)0x4004C064))}}
\DoxyCodeLine{1467 \textcolor{preprocessor}{\#define WTIMER2\_TBPV\_R          (*((volatile uint32\_t *)0x4004C068))}}
\DoxyCodeLine{1468 \textcolor{preprocessor}{\#define WTIMER2\_PP\_R            (*((volatile uint32\_t *)0x4004CFC0))}}
\DoxyCodeLine{1469 }
\DoxyCodeLine{1470 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1471 \textcolor{comment}{//}}
\DoxyCodeLine{1472 \textcolor{comment}{// Timer registers (WTIMER3)}}
\DoxyCodeLine{1473 \textcolor{comment}{//}}
\DoxyCodeLine{1474 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1475 \textcolor{preprocessor}{\#define WTIMER3\_CFG\_R           (*((volatile uint32\_t *)0x4004D000))}}
\DoxyCodeLine{1476 \textcolor{preprocessor}{\#define WTIMER3\_TAMR\_R          (*((volatile uint32\_t *)0x4004D004))}}
\DoxyCodeLine{1477 \textcolor{preprocessor}{\#define WTIMER3\_TBMR\_R          (*((volatile uint32\_t *)0x4004D008))}}
\DoxyCodeLine{1478 \textcolor{preprocessor}{\#define WTIMER3\_CTL\_R           (*((volatile uint32\_t *)0x4004D00C))}}
\DoxyCodeLine{1479 \textcolor{preprocessor}{\#define WTIMER3\_SYNC\_R          (*((volatile uint32\_t *)0x4004D010))}}
\DoxyCodeLine{1480 \textcolor{preprocessor}{\#define WTIMER3\_IMR\_R           (*((volatile uint32\_t *)0x4004D018))}}
\DoxyCodeLine{1481 \textcolor{preprocessor}{\#define WTIMER3\_RIS\_R           (*((volatile uint32\_t *)0x4004D01C))}}
\DoxyCodeLine{1482 \textcolor{preprocessor}{\#define WTIMER3\_MIS\_R           (*((volatile uint32\_t *)0x4004D020))}}
\DoxyCodeLine{1483 \textcolor{preprocessor}{\#define WTIMER3\_ICR\_R           (*((volatile uint32\_t *)0x4004D024))}}
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define WTIMER3\_TAILR\_R         (*((volatile uint32\_t *)0x4004D028))}}
\DoxyCodeLine{1485 \textcolor{preprocessor}{\#define WTIMER3\_TBILR\_R         (*((volatile uint32\_t *)0x4004D02C))}}
\DoxyCodeLine{1486 \textcolor{preprocessor}{\#define WTIMER3\_TAMATCHR\_R      (*((volatile uint32\_t *)0x4004D030))}}
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#define WTIMER3\_TBMATCHR\_R      (*((volatile uint32\_t *)0x4004D034))}}
\DoxyCodeLine{1488 \textcolor{preprocessor}{\#define WTIMER3\_TAPR\_R          (*((volatile uint32\_t *)0x4004D038))}}
\DoxyCodeLine{1489 \textcolor{preprocessor}{\#define WTIMER3\_TBPR\_R          (*((volatile uint32\_t *)0x4004D03C))}}
\DoxyCodeLine{1490 \textcolor{preprocessor}{\#define WTIMER3\_TAPMR\_R         (*((volatile uint32\_t *)0x4004D040))}}
\DoxyCodeLine{1491 \textcolor{preprocessor}{\#define WTIMER3\_TBPMR\_R         (*((volatile uint32\_t *)0x4004D044))}}
\DoxyCodeLine{1492 \textcolor{preprocessor}{\#define WTIMER3\_TAR\_R           (*((volatile uint32\_t *)0x4004D048))}}
\DoxyCodeLine{1493 \textcolor{preprocessor}{\#define WTIMER3\_TBR\_R           (*((volatile uint32\_t *)0x4004D04C))}}
\DoxyCodeLine{1494 \textcolor{preprocessor}{\#define WTIMER3\_TAV\_R           (*((volatile uint32\_t *)0x4004D050))}}
\DoxyCodeLine{1495 \textcolor{preprocessor}{\#define WTIMER3\_TBV\_R           (*((volatile uint32\_t *)0x4004D054))}}
\DoxyCodeLine{1496 \textcolor{preprocessor}{\#define WTIMER3\_RTCPD\_R         (*((volatile uint32\_t *)0x4004D058))}}
\DoxyCodeLine{1497 \textcolor{preprocessor}{\#define WTIMER3\_TAPS\_R          (*((volatile uint32\_t *)0x4004D05C))}}
\DoxyCodeLine{1498 \textcolor{preprocessor}{\#define WTIMER3\_TBPS\_R          (*((volatile uint32\_t *)0x4004D060))}}
\DoxyCodeLine{1499 \textcolor{preprocessor}{\#define WTIMER3\_TAPV\_R          (*((volatile uint32\_t *)0x4004D064))}}
\DoxyCodeLine{1500 \textcolor{preprocessor}{\#define WTIMER3\_TBPV\_R          (*((volatile uint32\_t *)0x4004D068))}}
\DoxyCodeLine{1501 \textcolor{preprocessor}{\#define WTIMER3\_PP\_R            (*((volatile uint32\_t *)0x4004DFC0))}}
\DoxyCodeLine{1502 }
\DoxyCodeLine{1503 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1504 \textcolor{comment}{//}}
\DoxyCodeLine{1505 \textcolor{comment}{// Timer registers (WTIMER4)}}
\DoxyCodeLine{1506 \textcolor{comment}{//}}
\DoxyCodeLine{1507 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1508 \textcolor{preprocessor}{\#define WTIMER4\_CFG\_R           (*((volatile uint32\_t *)0x4004E000))}}
\DoxyCodeLine{1509 \textcolor{preprocessor}{\#define WTIMER4\_TAMR\_R          (*((volatile uint32\_t *)0x4004E004))}}
\DoxyCodeLine{1510 \textcolor{preprocessor}{\#define WTIMER4\_TBMR\_R          (*((volatile uint32\_t *)0x4004E008))}}
\DoxyCodeLine{1511 \textcolor{preprocessor}{\#define WTIMER4\_CTL\_R           (*((volatile uint32\_t *)0x4004E00C))}}
\DoxyCodeLine{1512 \textcolor{preprocessor}{\#define WTIMER4\_SYNC\_R          (*((volatile uint32\_t *)0x4004E010))}}
\DoxyCodeLine{1513 \textcolor{preprocessor}{\#define WTIMER4\_IMR\_R           (*((volatile uint32\_t *)0x4004E018))}}
\DoxyCodeLine{1514 \textcolor{preprocessor}{\#define WTIMER4\_RIS\_R           (*((volatile uint32\_t *)0x4004E01C))}}
\DoxyCodeLine{1515 \textcolor{preprocessor}{\#define WTIMER4\_MIS\_R           (*((volatile uint32\_t *)0x4004E020))}}
\DoxyCodeLine{1516 \textcolor{preprocessor}{\#define WTIMER4\_ICR\_R           (*((volatile uint32\_t *)0x4004E024))}}
\DoxyCodeLine{1517 \textcolor{preprocessor}{\#define WTIMER4\_TAILR\_R         (*((volatile uint32\_t *)0x4004E028))}}
\DoxyCodeLine{1518 \textcolor{preprocessor}{\#define WTIMER4\_TBILR\_R         (*((volatile uint32\_t *)0x4004E02C))}}
\DoxyCodeLine{1519 \textcolor{preprocessor}{\#define WTIMER4\_TAMATCHR\_R      (*((volatile uint32\_t *)0x4004E030))}}
\DoxyCodeLine{1520 \textcolor{preprocessor}{\#define WTIMER4\_TBMATCHR\_R      (*((volatile uint32\_t *)0x4004E034))}}
\DoxyCodeLine{1521 \textcolor{preprocessor}{\#define WTIMER4\_TAPR\_R          (*((volatile uint32\_t *)0x4004E038))}}
\DoxyCodeLine{1522 \textcolor{preprocessor}{\#define WTIMER4\_TBPR\_R          (*((volatile uint32\_t *)0x4004E03C))}}
\DoxyCodeLine{1523 \textcolor{preprocessor}{\#define WTIMER4\_TAPMR\_R         (*((volatile uint32\_t *)0x4004E040))}}
\DoxyCodeLine{1524 \textcolor{preprocessor}{\#define WTIMER4\_TBPMR\_R         (*((volatile uint32\_t *)0x4004E044))}}
\DoxyCodeLine{1525 \textcolor{preprocessor}{\#define WTIMER4\_TAR\_R           (*((volatile uint32\_t *)0x4004E048))}}
\DoxyCodeLine{1526 \textcolor{preprocessor}{\#define WTIMER4\_TBR\_R           (*((volatile uint32\_t *)0x4004E04C))}}
\DoxyCodeLine{1527 \textcolor{preprocessor}{\#define WTIMER4\_TAV\_R           (*((volatile uint32\_t *)0x4004E050))}}
\DoxyCodeLine{1528 \textcolor{preprocessor}{\#define WTIMER4\_TBV\_R           (*((volatile uint32\_t *)0x4004E054))}}
\DoxyCodeLine{1529 \textcolor{preprocessor}{\#define WTIMER4\_RTCPD\_R         (*((volatile uint32\_t *)0x4004E058))}}
\DoxyCodeLine{1530 \textcolor{preprocessor}{\#define WTIMER4\_TAPS\_R          (*((volatile uint32\_t *)0x4004E05C))}}
\DoxyCodeLine{1531 \textcolor{preprocessor}{\#define WTIMER4\_TBPS\_R          (*((volatile uint32\_t *)0x4004E060))}}
\DoxyCodeLine{1532 \textcolor{preprocessor}{\#define WTIMER4\_TAPV\_R          (*((volatile uint32\_t *)0x4004E064))}}
\DoxyCodeLine{1533 \textcolor{preprocessor}{\#define WTIMER4\_TBPV\_R          (*((volatile uint32\_t *)0x4004E068))}}
\DoxyCodeLine{1534 \textcolor{preprocessor}{\#define WTIMER4\_PP\_R            (*((volatile uint32\_t *)0x4004EFC0))}}
\DoxyCodeLine{1535 }
\DoxyCodeLine{1536 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1537 \textcolor{comment}{//}}
\DoxyCodeLine{1538 \textcolor{comment}{// Timer registers (WTIMER5)}}
\DoxyCodeLine{1539 \textcolor{comment}{//}}
\DoxyCodeLine{1540 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1541 \textcolor{preprocessor}{\#define WTIMER5\_CFG\_R           (*((volatile uint32\_t *)0x4004F000))}}
\DoxyCodeLine{1542 \textcolor{preprocessor}{\#define WTIMER5\_TAMR\_R          (*((volatile uint32\_t *)0x4004F004))}}
\DoxyCodeLine{1543 \textcolor{preprocessor}{\#define WTIMER5\_TBMR\_R          (*((volatile uint32\_t *)0x4004F008))}}
\DoxyCodeLine{1544 \textcolor{preprocessor}{\#define WTIMER5\_CTL\_R           (*((volatile uint32\_t *)0x4004F00C))}}
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#define WTIMER5\_SYNC\_R          (*((volatile uint32\_t *)0x4004F010))}}
\DoxyCodeLine{1546 \textcolor{preprocessor}{\#define WTIMER5\_IMR\_R           (*((volatile uint32\_t *)0x4004F018))}}
\DoxyCodeLine{1547 \textcolor{preprocessor}{\#define WTIMER5\_RIS\_R           (*((volatile uint32\_t *)0x4004F01C))}}
\DoxyCodeLine{1548 \textcolor{preprocessor}{\#define WTIMER5\_MIS\_R           (*((volatile uint32\_t *)0x4004F020))}}
\DoxyCodeLine{1549 \textcolor{preprocessor}{\#define WTIMER5\_ICR\_R           (*((volatile uint32\_t *)0x4004F024))}}
\DoxyCodeLine{1550 \textcolor{preprocessor}{\#define WTIMER5\_TAILR\_R         (*((volatile uint32\_t *)0x4004F028))}}
\DoxyCodeLine{1551 \textcolor{preprocessor}{\#define WTIMER5\_TBILR\_R         (*((volatile uint32\_t *)0x4004F02C))}}
\DoxyCodeLine{1552 \textcolor{preprocessor}{\#define WTIMER5\_TAMATCHR\_R      (*((volatile uint32\_t *)0x4004F030))}}
\DoxyCodeLine{1553 \textcolor{preprocessor}{\#define WTIMER5\_TBMATCHR\_R      (*((volatile uint32\_t *)0x4004F034))}}
\DoxyCodeLine{1554 \textcolor{preprocessor}{\#define WTIMER5\_TAPR\_R          (*((volatile uint32\_t *)0x4004F038))}}
\DoxyCodeLine{1555 \textcolor{preprocessor}{\#define WTIMER5\_TBPR\_R          (*((volatile uint32\_t *)0x4004F03C))}}
\DoxyCodeLine{1556 \textcolor{preprocessor}{\#define WTIMER5\_TAPMR\_R         (*((volatile uint32\_t *)0x4004F040))}}
\DoxyCodeLine{1557 \textcolor{preprocessor}{\#define WTIMER5\_TBPMR\_R         (*((volatile uint32\_t *)0x4004F044))}}
\DoxyCodeLine{1558 \textcolor{preprocessor}{\#define WTIMER5\_TAR\_R           (*((volatile uint32\_t *)0x4004F048))}}
\DoxyCodeLine{1559 \textcolor{preprocessor}{\#define WTIMER5\_TBR\_R           (*((volatile uint32\_t *)0x4004F04C))}}
\DoxyCodeLine{1560 \textcolor{preprocessor}{\#define WTIMER5\_TAV\_R           (*((volatile uint32\_t *)0x4004F050))}}
\DoxyCodeLine{1561 \textcolor{preprocessor}{\#define WTIMER5\_TBV\_R           (*((volatile uint32\_t *)0x4004F054))}}
\DoxyCodeLine{1562 \textcolor{preprocessor}{\#define WTIMER5\_RTCPD\_R         (*((volatile uint32\_t *)0x4004F058))}}
\DoxyCodeLine{1563 \textcolor{preprocessor}{\#define WTIMER5\_TAPS\_R          (*((volatile uint32\_t *)0x4004F05C))}}
\DoxyCodeLine{1564 \textcolor{preprocessor}{\#define WTIMER5\_TBPS\_R          (*((volatile uint32\_t *)0x4004F060))}}
\DoxyCodeLine{1565 \textcolor{preprocessor}{\#define WTIMER5\_TAPV\_R          (*((volatile uint32\_t *)0x4004F064))}}
\DoxyCodeLine{1566 \textcolor{preprocessor}{\#define WTIMER5\_TBPV\_R          (*((volatile uint32\_t *)0x4004F068))}}
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#define WTIMER5\_PP\_R            (*((volatile uint32\_t *)0x4004FFC0))}}
\DoxyCodeLine{1568 }
\DoxyCodeLine{1569 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1570 \textcolor{comment}{//}}
\DoxyCodeLine{1571 \textcolor{comment}{// Univeral Serial Bus registers (USB0)}}
\DoxyCodeLine{1572 \textcolor{comment}{//}}
\DoxyCodeLine{1573 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1574 \textcolor{preprocessor}{\#define USB0\_FADDR\_R            (*((volatile uint8\_t *)0x40050000))}}
\DoxyCodeLine{1575 \textcolor{preprocessor}{\#define USB0\_POWER\_R            (*((volatile uint8\_t *)0x40050001))}}
\DoxyCodeLine{1576 \textcolor{preprocessor}{\#define USB0\_TXIS\_R             (*((volatile uint16\_t *)0x40050002))}}
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#define USB0\_RXIS\_R             (*((volatile uint16\_t *)0x40050004))}}
\DoxyCodeLine{1578 \textcolor{preprocessor}{\#define USB0\_TXIE\_R             (*((volatile uint16\_t *)0x40050006))}}
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#define USB0\_RXIE\_R             (*((volatile uint16\_t *)0x40050008))}}
\DoxyCodeLine{1580 \textcolor{preprocessor}{\#define USB0\_IS\_R               (*((volatile uint8\_t *)0x4005000A))}}
\DoxyCodeLine{1581 \textcolor{preprocessor}{\#define USB0\_IE\_R               (*((volatile uint8\_t *)0x4005000B))}}
\DoxyCodeLine{1582 \textcolor{preprocessor}{\#define USB0\_FRAME\_R            (*((volatile uint16\_t *)0x4005000C))}}
\DoxyCodeLine{1583 \textcolor{preprocessor}{\#define USB0\_EPIDX\_R            (*((volatile uint8\_t *)0x4005000E))}}
\DoxyCodeLine{1584 \textcolor{preprocessor}{\#define USB0\_TEST\_R             (*((volatile uint8\_t *)0x4005000F))}}
\DoxyCodeLine{1585 \textcolor{preprocessor}{\#define USB0\_FIFO0\_R            (*((volatile uint32\_t *)0x40050020))}}
\DoxyCodeLine{1586 \textcolor{preprocessor}{\#define USB0\_FIFO1\_R            (*((volatile uint32\_t *)0x40050024))}}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#define USB0\_FIFO2\_R            (*((volatile uint32\_t *)0x40050028))}}
\DoxyCodeLine{1588 \textcolor{preprocessor}{\#define USB0\_FIFO3\_R            (*((volatile uint32\_t *)0x4005002C))}}
\DoxyCodeLine{1589 \textcolor{preprocessor}{\#define USB0\_FIFO4\_R            (*((volatile uint32\_t *)0x40050030))}}
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#define USB0\_FIFO5\_R            (*((volatile uint32\_t *)0x40050034))}}
\DoxyCodeLine{1591 \textcolor{preprocessor}{\#define USB0\_FIFO6\_R            (*((volatile uint32\_t *)0x40050038))}}
\DoxyCodeLine{1592 \textcolor{preprocessor}{\#define USB0\_FIFO7\_R            (*((volatile uint32\_t *)0x4005003C))}}
\DoxyCodeLine{1593 \textcolor{preprocessor}{\#define USB0\_DEVCTL\_R           (*((volatile uint8\_t *)0x40050060))}}
\DoxyCodeLine{1594 \textcolor{preprocessor}{\#define USB0\_TXFIFOSZ\_R         (*((volatile uint8\_t *)0x40050062))}}
\DoxyCodeLine{1595 \textcolor{preprocessor}{\#define USB0\_RXFIFOSZ\_R         (*((volatile uint8\_t *)0x40050063))}}
\DoxyCodeLine{1596 \textcolor{preprocessor}{\#define USB0\_TXFIFOADD\_R        (*((volatile uint16\_t *)0x40050064))}}
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#define USB0\_RXFIFOADD\_R        (*((volatile uint16\_t *)0x40050066))}}
\DoxyCodeLine{1598 \textcolor{preprocessor}{\#define USB0\_CONTIM\_R           (*((volatile uint8\_t *)0x4005007A))}}
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#define USB0\_VPLEN\_R            (*((volatile uint8\_t *)0x4005007B))}}
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#define USB0\_FSEOF\_R            (*((volatile uint8\_t *)0x4005007D))}}
\DoxyCodeLine{1601 \textcolor{preprocessor}{\#define USB0\_LSEOF\_R            (*((volatile uint8\_t *)0x4005007E))}}
\DoxyCodeLine{1602 \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR0\_R      (*((volatile uint8\_t *)0x40050080))}}
\DoxyCodeLine{1603 \textcolor{preprocessor}{\#define USB0\_TXHUBADDR0\_R       (*((volatile uint8\_t *)0x40050082))}}
\DoxyCodeLine{1604 \textcolor{preprocessor}{\#define USB0\_TXHUBPORT0\_R       (*((volatile uint8\_t *)0x40050083))}}
\DoxyCodeLine{1605 \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR1\_R      (*((volatile uint8\_t *)0x40050088))}}
\DoxyCodeLine{1606 \textcolor{preprocessor}{\#define USB0\_TXHUBADDR1\_R       (*((volatile uint8\_t *)0x4005008A))}}
\DoxyCodeLine{1607 \textcolor{preprocessor}{\#define USB0\_TXHUBPORT1\_R       (*((volatile uint8\_t *)0x4005008B))}}
\DoxyCodeLine{1608 \textcolor{preprocessor}{\#define USB0\_RXFUNCADDR1\_R      (*((volatile uint8\_t *)0x4005008C))}}
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#define USB0\_RXHUBADDR1\_R       (*((volatile uint8\_t *)0x4005008E))}}
\DoxyCodeLine{1610 \textcolor{preprocessor}{\#define USB0\_RXHUBPORT1\_R       (*((volatile uint8\_t *)0x4005008F))}}
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR2\_R      (*((volatile uint8\_t *)0x40050090))}}
\DoxyCodeLine{1612 \textcolor{preprocessor}{\#define USB0\_TXHUBADDR2\_R       (*((volatile uint8\_t *)0x40050092))}}
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#define USB0\_TXHUBPORT2\_R       (*((volatile uint8\_t *)0x40050093))}}
\DoxyCodeLine{1614 \textcolor{preprocessor}{\#define USB0\_RXFUNCADDR2\_R      (*((volatile uint8\_t *)0x40050094))}}
\DoxyCodeLine{1615 \textcolor{preprocessor}{\#define USB0\_RXHUBADDR2\_R       (*((volatile uint8\_t *)0x40050096))}}
\DoxyCodeLine{1616 \textcolor{preprocessor}{\#define USB0\_RXHUBPORT2\_R       (*((volatile uint8\_t *)0x40050097))}}
\DoxyCodeLine{1617 \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR3\_R      (*((volatile uint8\_t *)0x40050098))}}
\DoxyCodeLine{1618 \textcolor{preprocessor}{\#define USB0\_TXHUBADDR3\_R       (*((volatile uint8\_t *)0x4005009A))}}
\DoxyCodeLine{1619 \textcolor{preprocessor}{\#define USB0\_TXHUBPORT3\_R       (*((volatile uint8\_t *)0x4005009B))}}
\DoxyCodeLine{1620 \textcolor{preprocessor}{\#define USB0\_RXFUNCADDR3\_R      (*((volatile uint8\_t *)0x4005009C))}}
\DoxyCodeLine{1621 \textcolor{preprocessor}{\#define USB0\_RXHUBADDR3\_R       (*((volatile uint8\_t *)0x4005009E))}}
\DoxyCodeLine{1622 \textcolor{preprocessor}{\#define USB0\_RXHUBPORT3\_R       (*((volatile uint8\_t *)0x4005009F))}}
\DoxyCodeLine{1623 \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR4\_R      (*((volatile uint8\_t *)0x400500A0))}}
\DoxyCodeLine{1624 \textcolor{preprocessor}{\#define USB0\_TXHUBADDR4\_R       (*((volatile uint8\_t *)0x400500A2))}}
\DoxyCodeLine{1625 \textcolor{preprocessor}{\#define USB0\_TXHUBPORT4\_R       (*((volatile uint8\_t *)0x400500A3))}}
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#define USB0\_RXFUNCADDR4\_R      (*((volatile uint8\_t *)0x400500A4))}}
\DoxyCodeLine{1627 \textcolor{preprocessor}{\#define USB0\_RXHUBADDR4\_R       (*((volatile uint8\_t *)0x400500A6))}}
\DoxyCodeLine{1628 \textcolor{preprocessor}{\#define USB0\_RXHUBPORT4\_R       (*((volatile uint8\_t *)0x400500A7))}}
\DoxyCodeLine{1629 \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR5\_R      (*((volatile uint8\_t *)0x400500A8))}}
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#define USB0\_TXHUBADDR5\_R       (*((volatile uint8\_t *)0x400500AA))}}
\DoxyCodeLine{1631 \textcolor{preprocessor}{\#define USB0\_TXHUBPORT5\_R       (*((volatile uint8\_t *)0x400500AB))}}
\DoxyCodeLine{1632 \textcolor{preprocessor}{\#define USB0\_RXFUNCADDR5\_R      (*((volatile uint8\_t *)0x400500AC))}}
\DoxyCodeLine{1633 \textcolor{preprocessor}{\#define USB0\_RXHUBADDR5\_R       (*((volatile uint8\_t *)0x400500AE))}}
\DoxyCodeLine{1634 \textcolor{preprocessor}{\#define USB0\_RXHUBPORT5\_R       (*((volatile uint8\_t *)0x400500AF))}}
\DoxyCodeLine{1635 \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR6\_R      (*((volatile uint8\_t *)0x400500B0))}}
\DoxyCodeLine{1636 \textcolor{preprocessor}{\#define USB0\_TXHUBADDR6\_R       (*((volatile uint8\_t *)0x400500B2))}}
\DoxyCodeLine{1637 \textcolor{preprocessor}{\#define USB0\_TXHUBPORT6\_R       (*((volatile uint8\_t *)0x400500B3))}}
\DoxyCodeLine{1638 \textcolor{preprocessor}{\#define USB0\_RXFUNCADDR6\_R      (*((volatile uint8\_t *)0x400500B4))}}
\DoxyCodeLine{1639 \textcolor{preprocessor}{\#define USB0\_RXHUBADDR6\_R       (*((volatile uint8\_t *)0x400500B6))}}
\DoxyCodeLine{1640 \textcolor{preprocessor}{\#define USB0\_RXHUBPORT6\_R       (*((volatile uint8\_t *)0x400500B7))}}
\DoxyCodeLine{1641 \textcolor{preprocessor}{\#define USB0\_TXFUNCADDR7\_R      (*((volatile uint8\_t *)0x400500B8))}}
\DoxyCodeLine{1642 \textcolor{preprocessor}{\#define USB0\_TXHUBADDR7\_R       (*((volatile uint8\_t *)0x400500BA))}}
\DoxyCodeLine{1643 \textcolor{preprocessor}{\#define USB0\_TXHUBPORT7\_R       (*((volatile uint8\_t *)0x400500BB))}}
\DoxyCodeLine{1644 \textcolor{preprocessor}{\#define USB0\_RXFUNCADDR7\_R      (*((volatile uint8\_t *)0x400500BC))}}
\DoxyCodeLine{1645 \textcolor{preprocessor}{\#define USB0\_RXHUBADDR7\_R       (*((volatile uint8\_t *)0x400500BE))}}
\DoxyCodeLine{1646 \textcolor{preprocessor}{\#define USB0\_RXHUBPORT7\_R       (*((volatile uint8\_t *)0x400500BF))}}
\DoxyCodeLine{1647 \textcolor{preprocessor}{\#define USB0\_CSRL0\_R            (*((volatile uint8\_t *)0x40050102))}}
\DoxyCodeLine{1648 \textcolor{preprocessor}{\#define USB0\_CSRH0\_R            (*((volatile uint8\_t *)0x40050103))}}
\DoxyCodeLine{1649 \textcolor{preprocessor}{\#define USB0\_COUNT0\_R           (*((volatile uint8\_t *)0x40050108))}}
\DoxyCodeLine{1650 \textcolor{preprocessor}{\#define USB0\_TYPE0\_R            (*((volatile uint8\_t *)0x4005010A))}}
\DoxyCodeLine{1651 \textcolor{preprocessor}{\#define USB0\_NAKLMT\_R           (*((volatile uint8\_t *)0x4005010B))}}
\DoxyCodeLine{1652 \textcolor{preprocessor}{\#define USB0\_TXMAXP1\_R          (*((volatile uint16\_t *)0x40050110))}}
\DoxyCodeLine{1653 \textcolor{preprocessor}{\#define USB0\_TXCSRL1\_R          (*((volatile uint8\_t *)0x40050112))}}
\DoxyCodeLine{1654 \textcolor{preprocessor}{\#define USB0\_TXCSRH1\_R          (*((volatile uint8\_t *)0x40050113))}}
\DoxyCodeLine{1655 \textcolor{preprocessor}{\#define USB0\_RXMAXP1\_R          (*((volatile uint16\_t *)0x40050114))}}
\DoxyCodeLine{1656 \textcolor{preprocessor}{\#define USB0\_RXCSRL1\_R          (*((volatile uint8\_t *)0x40050116))}}
\DoxyCodeLine{1657 \textcolor{preprocessor}{\#define USB0\_RXCSRH1\_R          (*((volatile uint8\_t *)0x40050117))}}
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#define USB0\_RXCOUNT1\_R         (*((volatile uint16\_t *)0x40050118))}}
\DoxyCodeLine{1659 \textcolor{preprocessor}{\#define USB0\_TXTYPE1\_R          (*((volatile uint8\_t *)0x4005011A))}}
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#define USB0\_TXINTERVAL1\_R      (*((volatile uint8\_t *)0x4005011B))}}
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#define USB0\_RXTYPE1\_R          (*((volatile uint8\_t *)0x4005011C))}}
\DoxyCodeLine{1662 \textcolor{preprocessor}{\#define USB0\_RXINTERVAL1\_R      (*((volatile uint8\_t *)0x4005011D))}}
\DoxyCodeLine{1663 \textcolor{preprocessor}{\#define USB0\_TXMAXP2\_R          (*((volatile uint16\_t *)0x40050120))}}
\DoxyCodeLine{1664 \textcolor{preprocessor}{\#define USB0\_TXCSRL2\_R          (*((volatile uint8\_t *)0x40050122))}}
\DoxyCodeLine{1665 \textcolor{preprocessor}{\#define USB0\_TXCSRH2\_R          (*((volatile uint8\_t *)0x40050123))}}
\DoxyCodeLine{1666 \textcolor{preprocessor}{\#define USB0\_RXMAXP2\_R          (*((volatile uint16\_t *)0x40050124))}}
\DoxyCodeLine{1667 \textcolor{preprocessor}{\#define USB0\_RXCSRL2\_R          (*((volatile uint8\_t *)0x40050126))}}
\DoxyCodeLine{1668 \textcolor{preprocessor}{\#define USB0\_RXCSRH2\_R          (*((volatile uint8\_t *)0x40050127))}}
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#define USB0\_RXCOUNT2\_R         (*((volatile uint16\_t *)0x40050128))}}
\DoxyCodeLine{1670 \textcolor{preprocessor}{\#define USB0\_TXTYPE2\_R          (*((volatile uint8\_t *)0x4005012A))}}
\DoxyCodeLine{1671 \textcolor{preprocessor}{\#define USB0\_TXINTERVAL2\_R      (*((volatile uint8\_t *)0x4005012B))}}
\DoxyCodeLine{1672 \textcolor{preprocessor}{\#define USB0\_RXTYPE2\_R          (*((volatile uint8\_t *)0x4005012C))}}
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#define USB0\_RXINTERVAL2\_R      (*((volatile uint8\_t *)0x4005012D))}}
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#define USB0\_TXMAXP3\_R          (*((volatile uint16\_t *)0x40050130))}}
\DoxyCodeLine{1675 \textcolor{preprocessor}{\#define USB0\_TXCSRL3\_R          (*((volatile uint8\_t *)0x40050132))}}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define USB0\_TXCSRH3\_R          (*((volatile uint8\_t *)0x40050133))}}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#define USB0\_RXMAXP3\_R          (*((volatile uint16\_t *)0x40050134))}}
\DoxyCodeLine{1678 \textcolor{preprocessor}{\#define USB0\_RXCSRL3\_R          (*((volatile uint8\_t *)0x40050136))}}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define USB0\_RXCSRH3\_R          (*((volatile uint8\_t *)0x40050137))}}
\DoxyCodeLine{1680 \textcolor{preprocessor}{\#define USB0\_RXCOUNT3\_R         (*((volatile uint16\_t *)0x40050138))}}
\DoxyCodeLine{1681 \textcolor{preprocessor}{\#define USB0\_TXTYPE3\_R          (*((volatile uint8\_t *)0x4005013A))}}
\DoxyCodeLine{1682 \textcolor{preprocessor}{\#define USB0\_TXINTERVAL3\_R      (*((volatile uint8\_t *)0x4005013B))}}
\DoxyCodeLine{1683 \textcolor{preprocessor}{\#define USB0\_RXTYPE3\_R          (*((volatile uint8\_t *)0x4005013C))}}
\DoxyCodeLine{1684 \textcolor{preprocessor}{\#define USB0\_RXINTERVAL3\_R      (*((volatile uint8\_t *)0x4005013D))}}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define USB0\_TXMAXP4\_R          (*((volatile uint16\_t *)0x40050140))}}
\DoxyCodeLine{1686 \textcolor{preprocessor}{\#define USB0\_TXCSRL4\_R          (*((volatile uint8\_t *)0x40050142))}}
\DoxyCodeLine{1687 \textcolor{preprocessor}{\#define USB0\_TXCSRH4\_R          (*((volatile uint8\_t *)0x40050143))}}
\DoxyCodeLine{1688 \textcolor{preprocessor}{\#define USB0\_RXMAXP4\_R          (*((volatile uint16\_t *)0x40050144))}}
\DoxyCodeLine{1689 \textcolor{preprocessor}{\#define USB0\_RXCSRL4\_R          (*((volatile uint8\_t *)0x40050146))}}
\DoxyCodeLine{1690 \textcolor{preprocessor}{\#define USB0\_RXCSRH4\_R          (*((volatile uint8\_t *)0x40050147))}}
\DoxyCodeLine{1691 \textcolor{preprocessor}{\#define USB0\_RXCOUNT4\_R         (*((volatile uint16\_t *)0x40050148))}}
\DoxyCodeLine{1692 \textcolor{preprocessor}{\#define USB0\_TXTYPE4\_R          (*((volatile uint8\_t *)0x4005014A))}}
\DoxyCodeLine{1693 \textcolor{preprocessor}{\#define USB0\_TXINTERVAL4\_R      (*((volatile uint8\_t *)0x4005014B))}}
\DoxyCodeLine{1694 \textcolor{preprocessor}{\#define USB0\_RXTYPE4\_R          (*((volatile uint8\_t *)0x4005014C))}}
\DoxyCodeLine{1695 \textcolor{preprocessor}{\#define USB0\_RXINTERVAL4\_R      (*((volatile uint8\_t *)0x4005014D))}}
\DoxyCodeLine{1696 \textcolor{preprocessor}{\#define USB0\_TXMAXP5\_R          (*((volatile uint16\_t *)0x40050150))}}
\DoxyCodeLine{1697 \textcolor{preprocessor}{\#define USB0\_TXCSRL5\_R          (*((volatile uint8\_t *)0x40050152))}}
\DoxyCodeLine{1698 \textcolor{preprocessor}{\#define USB0\_TXCSRH5\_R          (*((volatile uint8\_t *)0x40050153))}}
\DoxyCodeLine{1699 \textcolor{preprocessor}{\#define USB0\_RXMAXP5\_R          (*((volatile uint16\_t *)0x40050154))}}
\DoxyCodeLine{1700 \textcolor{preprocessor}{\#define USB0\_RXCSRL5\_R          (*((volatile uint8\_t *)0x40050156))}}
\DoxyCodeLine{1701 \textcolor{preprocessor}{\#define USB0\_RXCSRH5\_R          (*((volatile uint8\_t *)0x40050157))}}
\DoxyCodeLine{1702 \textcolor{preprocessor}{\#define USB0\_RXCOUNT5\_R         (*((volatile uint16\_t *)0x40050158))}}
\DoxyCodeLine{1703 \textcolor{preprocessor}{\#define USB0\_TXTYPE5\_R          (*((volatile uint8\_t *)0x4005015A))}}
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#define USB0\_TXINTERVAL5\_R      (*((volatile uint8\_t *)0x4005015B))}}
\DoxyCodeLine{1705 \textcolor{preprocessor}{\#define USB0\_RXTYPE5\_R          (*((volatile uint8\_t *)0x4005015C))}}
\DoxyCodeLine{1706 \textcolor{preprocessor}{\#define USB0\_RXINTERVAL5\_R      (*((volatile uint8\_t *)0x4005015D))}}
\DoxyCodeLine{1707 \textcolor{preprocessor}{\#define USB0\_TXMAXP6\_R          (*((volatile uint16\_t *)0x40050160))}}
\DoxyCodeLine{1708 \textcolor{preprocessor}{\#define USB0\_TXCSRL6\_R          (*((volatile uint8\_t *)0x40050162))}}
\DoxyCodeLine{1709 \textcolor{preprocessor}{\#define USB0\_TXCSRH6\_R          (*((volatile uint8\_t *)0x40050163))}}
\DoxyCodeLine{1710 \textcolor{preprocessor}{\#define USB0\_RXMAXP6\_R          (*((volatile uint16\_t *)0x40050164))}}
\DoxyCodeLine{1711 \textcolor{preprocessor}{\#define USB0\_RXCSRL6\_R          (*((volatile uint8\_t *)0x40050166))}}
\DoxyCodeLine{1712 \textcolor{preprocessor}{\#define USB0\_RXCSRH6\_R          (*((volatile uint8\_t *)0x40050167))}}
\DoxyCodeLine{1713 \textcolor{preprocessor}{\#define USB0\_RXCOUNT6\_R         (*((volatile uint16\_t *)0x40050168))}}
\DoxyCodeLine{1714 \textcolor{preprocessor}{\#define USB0\_TXTYPE6\_R          (*((volatile uint8\_t *)0x4005016A))}}
\DoxyCodeLine{1715 \textcolor{preprocessor}{\#define USB0\_TXINTERVAL6\_R      (*((volatile uint8\_t *)0x4005016B))}}
\DoxyCodeLine{1716 \textcolor{preprocessor}{\#define USB0\_RXTYPE6\_R          (*((volatile uint8\_t *)0x4005016C))}}
\DoxyCodeLine{1717 \textcolor{preprocessor}{\#define USB0\_RXINTERVAL6\_R      (*((volatile uint8\_t *)0x4005016D))}}
\DoxyCodeLine{1718 \textcolor{preprocessor}{\#define USB0\_TXMAXP7\_R          (*((volatile uint16\_t *)0x40050170))}}
\DoxyCodeLine{1719 \textcolor{preprocessor}{\#define USB0\_TXCSRL7\_R          (*((volatile uint8\_t *)0x40050172))}}
\DoxyCodeLine{1720 \textcolor{preprocessor}{\#define USB0\_TXCSRH7\_R          (*((volatile uint8\_t *)0x40050173))}}
\DoxyCodeLine{1721 \textcolor{preprocessor}{\#define USB0\_RXMAXP7\_R          (*((volatile uint16\_t *)0x40050174))}}
\DoxyCodeLine{1722 \textcolor{preprocessor}{\#define USB0\_RXCSRL7\_R          (*((volatile uint8\_t *)0x40050176))}}
\DoxyCodeLine{1723 \textcolor{preprocessor}{\#define USB0\_RXCSRH7\_R          (*((volatile uint8\_t *)0x40050177))}}
\DoxyCodeLine{1724 \textcolor{preprocessor}{\#define USB0\_RXCOUNT7\_R         (*((volatile uint16\_t *)0x40050178))}}
\DoxyCodeLine{1725 \textcolor{preprocessor}{\#define USB0\_TXTYPE7\_R          (*((volatile uint8\_t *)0x4005017A))}}
\DoxyCodeLine{1726 \textcolor{preprocessor}{\#define USB0\_TXINTERVAL7\_R      (*((volatile uint8\_t *)0x4005017B))}}
\DoxyCodeLine{1727 \textcolor{preprocessor}{\#define USB0\_RXTYPE7\_R          (*((volatile uint8\_t *)0x4005017C))}}
\DoxyCodeLine{1728 \textcolor{preprocessor}{\#define USB0\_RXINTERVAL7\_R      (*((volatile uint8\_t *)0x4005017D))}}
\DoxyCodeLine{1729 \textcolor{preprocessor}{\#define USB0\_RQPKTCOUNT1\_R      (*((volatile uint16\_t *)0x40050304))}}
\DoxyCodeLine{1730 \textcolor{preprocessor}{\#define USB0\_RQPKTCOUNT2\_R      (*((volatile uint16\_t *)0x40050308))}}
\DoxyCodeLine{1731 \textcolor{preprocessor}{\#define USB0\_RQPKTCOUNT3\_R      (*((volatile uint16\_t *)0x4005030C))}}
\DoxyCodeLine{1732 \textcolor{preprocessor}{\#define USB0\_RQPKTCOUNT4\_R      (*((volatile uint16\_t *)0x40050310))}}
\DoxyCodeLine{1733 \textcolor{preprocessor}{\#define USB0\_RQPKTCOUNT5\_R      (*((volatile uint16\_t *)0x40050314))}}
\DoxyCodeLine{1734 \textcolor{preprocessor}{\#define USB0\_RQPKTCOUNT6\_R      (*((volatile uint16\_t *)0x40050318))}}
\DoxyCodeLine{1735 \textcolor{preprocessor}{\#define USB0\_RQPKTCOUNT7\_R      (*((volatile uint16\_t *)0x4005031C))}}
\DoxyCodeLine{1736 \textcolor{preprocessor}{\#define USB0\_RXDPKTBUFDIS\_R     (*((volatile uint16\_t *)0x40050340))}}
\DoxyCodeLine{1737 \textcolor{preprocessor}{\#define USB0\_TXDPKTBUFDIS\_R     (*((volatile uint16\_t *)0x40050342))}}
\DoxyCodeLine{1738 \textcolor{preprocessor}{\#define USB0\_EPC\_R              (*((volatile uint32\_t *)0x40050400))}}
\DoxyCodeLine{1739 \textcolor{preprocessor}{\#define USB0\_EPCRIS\_R           (*((volatile uint32\_t *)0x40050404))}}
\DoxyCodeLine{1740 \textcolor{preprocessor}{\#define USB0\_EPCIM\_R            (*((volatile uint32\_t *)0x40050408))}}
\DoxyCodeLine{1741 \textcolor{preprocessor}{\#define USB0\_EPCISC\_R           (*((volatile uint32\_t *)0x4005040C))}}
\DoxyCodeLine{1742 \textcolor{preprocessor}{\#define USB0\_DRRIS\_R            (*((volatile uint32\_t *)0x40050410))}}
\DoxyCodeLine{1743 \textcolor{preprocessor}{\#define USB0\_DRIM\_R             (*((volatile uint32\_t *)0x40050414))}}
\DoxyCodeLine{1744 \textcolor{preprocessor}{\#define USB0\_DRISC\_R            (*((volatile uint32\_t *)0x40050418))}}
\DoxyCodeLine{1745 \textcolor{preprocessor}{\#define USB0\_GPCS\_R             (*((volatile uint32\_t *)0x4005041C))}}
\DoxyCodeLine{1746 \textcolor{preprocessor}{\#define USB0\_VDC\_R              (*((volatile uint32\_t *)0x40050430))}}
\DoxyCodeLine{1747 \textcolor{preprocessor}{\#define USB0\_VDCRIS\_R           (*((volatile uint32\_t *)0x40050434))}}
\DoxyCodeLine{1748 \textcolor{preprocessor}{\#define USB0\_VDCIM\_R            (*((volatile uint32\_t *)0x40050438))}}
\DoxyCodeLine{1749 \textcolor{preprocessor}{\#define USB0\_VDCISC\_R           (*((volatile uint32\_t *)0x4005043C))}}
\DoxyCodeLine{1750 \textcolor{preprocessor}{\#define USB0\_IDVRIS\_R           (*((volatile uint32\_t *)0x40050444))}}
\DoxyCodeLine{1751 \textcolor{preprocessor}{\#define USB0\_IDVIM\_R            (*((volatile uint32\_t *)0x40050448))}}
\DoxyCodeLine{1752 \textcolor{preprocessor}{\#define USB0\_IDVISC\_R           (*((volatile uint32\_t *)0x4005044C))}}
\DoxyCodeLine{1753 \textcolor{preprocessor}{\#define USB0\_DMASEL\_R           (*((volatile uint32\_t *)0x40050450))}}
\DoxyCodeLine{1754 \textcolor{preprocessor}{\#define USB0\_PP\_R               (*((volatile uint32\_t *)0x40050FC0))}}
\DoxyCodeLine{1755 }
\DoxyCodeLine{1756 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1757 \textcolor{comment}{//}}
\DoxyCodeLine{1758 \textcolor{comment}{// GPIO registers (PORTA AHB)}}
\DoxyCodeLine{1759 \textcolor{comment}{//}}
\DoxyCodeLine{1760 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1761 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DATA\_BITS\_R                                            \(\backslash\)}}
\DoxyCodeLine{1762 \textcolor{preprocessor}{                                ((volatile uint32\_t *)0x40058000)}}
\DoxyCodeLine{1763 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DATA\_R   (*((volatile uint32\_t *)0x400583FC))}}
\DoxyCodeLine{1764 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DIR\_R    (*((volatile uint32\_t *)0x40058400))}}
\DoxyCodeLine{1765 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_IS\_R     (*((volatile uint32\_t *)0x40058404))}}
\DoxyCodeLine{1766 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_IBE\_R    (*((volatile uint32\_t *)0x40058408))}}
\DoxyCodeLine{1767 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_IEV\_R    (*((volatile uint32\_t *)0x4005840C))}}
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_IM\_R     (*((volatile uint32\_t *)0x40058410))}}
\DoxyCodeLine{1769 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_RIS\_R    (*((volatile uint32\_t *)0x40058414))}}
\DoxyCodeLine{1770 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_MIS\_R    (*((volatile uint32\_t *)0x40058418))}}
\DoxyCodeLine{1771 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_ICR\_R    (*((volatile uint32\_t *)0x4005841C))}}
\DoxyCodeLine{1772 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_AFSEL\_R  (*((volatile uint32\_t *)0x40058420))}}
\DoxyCodeLine{1773 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DR2R\_R   (*((volatile uint32\_t *)0x40058500))}}
\DoxyCodeLine{1774 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DR4R\_R   (*((volatile uint32\_t *)0x40058504))}}
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DR8R\_R   (*((volatile uint32\_t *)0x40058508))}}
\DoxyCodeLine{1776 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_ODR\_R    (*((volatile uint32\_t *)0x4005850C))}}
\DoxyCodeLine{1777 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_PUR\_R    (*((volatile uint32\_t *)0x40058510))}}
\DoxyCodeLine{1778 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_PDR\_R    (*((volatile uint32\_t *)0x40058514))}}
\DoxyCodeLine{1779 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_SLR\_R    (*((volatile uint32\_t *)0x40058518))}}
\DoxyCodeLine{1780 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DEN\_R    (*((volatile uint32\_t *)0x4005851C))}}
\DoxyCodeLine{1781 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_LOCK\_R   (*((volatile uint32\_t *)0x40058520))}}
\DoxyCodeLine{1782 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_CR\_R     (*((volatile uint32\_t *)0x40058524))}}
\DoxyCodeLine{1783 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_AMSEL\_R  (*((volatile uint32\_t *)0x40058528))}}
\DoxyCodeLine{1784 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_PCTL\_R   (*((volatile uint32\_t *)0x4005852C))}}
\DoxyCodeLine{1785 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_ADCCTL\_R (*((volatile uint32\_t *)0x40058530))}}
\DoxyCodeLine{1786 \textcolor{preprocessor}{\#define GPIO\_PORTA\_AHB\_DMACTL\_R (*((volatile uint32\_t *)0x40058534))}}
\DoxyCodeLine{1787 }
\DoxyCodeLine{1788 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1789 \textcolor{comment}{//}}
\DoxyCodeLine{1790 \textcolor{comment}{// GPIO registers (PORTB AHB)}}
\DoxyCodeLine{1791 \textcolor{comment}{//}}
\DoxyCodeLine{1792 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1793 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DATA\_BITS\_R                                            \(\backslash\)}}
\DoxyCodeLine{1794 \textcolor{preprocessor}{                                ((volatile uint32\_t *)0x40059000)}}
\DoxyCodeLine{1795 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DATA\_R   (*((volatile uint32\_t *)0x400593FC))}}
\DoxyCodeLine{1796 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DIR\_R    (*((volatile uint32\_t *)0x40059400))}}
\DoxyCodeLine{1797 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_IS\_R     (*((volatile uint32\_t *)0x40059404))}}
\DoxyCodeLine{1798 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_IBE\_R    (*((volatile uint32\_t *)0x40059408))}}
\DoxyCodeLine{1799 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_IEV\_R    (*((volatile uint32\_t *)0x4005940C))}}
\DoxyCodeLine{1800 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_IM\_R     (*((volatile uint32\_t *)0x40059410))}}
\DoxyCodeLine{1801 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_RIS\_R    (*((volatile uint32\_t *)0x40059414))}}
\DoxyCodeLine{1802 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_MIS\_R    (*((volatile uint32\_t *)0x40059418))}}
\DoxyCodeLine{1803 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_ICR\_R    (*((volatile uint32\_t *)0x4005941C))}}
\DoxyCodeLine{1804 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_AFSEL\_R  (*((volatile uint32\_t *)0x40059420))}}
\DoxyCodeLine{1805 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DR2R\_R   (*((volatile uint32\_t *)0x40059500))}}
\DoxyCodeLine{1806 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DR4R\_R   (*((volatile uint32\_t *)0x40059504))}}
\DoxyCodeLine{1807 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DR8R\_R   (*((volatile uint32\_t *)0x40059508))}}
\DoxyCodeLine{1808 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_ODR\_R    (*((volatile uint32\_t *)0x4005950C))}}
\DoxyCodeLine{1809 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_PUR\_R    (*((volatile uint32\_t *)0x40059510))}}
\DoxyCodeLine{1810 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_PDR\_R    (*((volatile uint32\_t *)0x40059514))}}
\DoxyCodeLine{1811 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_SLR\_R    (*((volatile uint32\_t *)0x40059518))}}
\DoxyCodeLine{1812 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DEN\_R    (*((volatile uint32\_t *)0x4005951C))}}
\DoxyCodeLine{1813 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_LOCK\_R   (*((volatile uint32\_t *)0x40059520))}}
\DoxyCodeLine{1814 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_CR\_R     (*((volatile uint32\_t *)0x40059524))}}
\DoxyCodeLine{1815 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_AMSEL\_R  (*((volatile uint32\_t *)0x40059528))}}
\DoxyCodeLine{1816 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_PCTL\_R   (*((volatile uint32\_t *)0x4005952C))}}
\DoxyCodeLine{1817 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_ADCCTL\_R (*((volatile uint32\_t *)0x40059530))}}
\DoxyCodeLine{1818 \textcolor{preprocessor}{\#define GPIO\_PORTB\_AHB\_DMACTL\_R (*((volatile uint32\_t *)0x40059534))}}
\DoxyCodeLine{1819 }
\DoxyCodeLine{1820 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1821 \textcolor{comment}{//}}
\DoxyCodeLine{1822 \textcolor{comment}{// GPIO registers (PORTC AHB)}}
\DoxyCodeLine{1823 \textcolor{comment}{//}}
\DoxyCodeLine{1824 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1825 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DATA\_BITS\_R                                            \(\backslash\)}}
\DoxyCodeLine{1826 \textcolor{preprocessor}{                                ((volatile uint32\_t *)0x4005A000)}}
\DoxyCodeLine{1827 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DATA\_R   (*((volatile uint32\_t *)0x4005A3FC))}}
\DoxyCodeLine{1828 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DIR\_R    (*((volatile uint32\_t *)0x4005A400))}}
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_IS\_R     (*((volatile uint32\_t *)0x4005A404))}}
\DoxyCodeLine{1830 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_IBE\_R    (*((volatile uint32\_t *)0x4005A408))}}
\DoxyCodeLine{1831 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_IEV\_R    (*((volatile uint32\_t *)0x4005A40C))}}
\DoxyCodeLine{1832 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_IM\_R     (*((volatile uint32\_t *)0x4005A410))}}
\DoxyCodeLine{1833 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_RIS\_R    (*((volatile uint32\_t *)0x4005A414))}}
\DoxyCodeLine{1834 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_MIS\_R    (*((volatile uint32\_t *)0x4005A418))}}
\DoxyCodeLine{1835 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_ICR\_R    (*((volatile uint32\_t *)0x4005A41C))}}
\DoxyCodeLine{1836 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_AFSEL\_R  (*((volatile uint32\_t *)0x4005A420))}}
\DoxyCodeLine{1837 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DR2R\_R   (*((volatile uint32\_t *)0x4005A500))}}
\DoxyCodeLine{1838 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DR4R\_R   (*((volatile uint32\_t *)0x4005A504))}}
\DoxyCodeLine{1839 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DR8R\_R   (*((volatile uint32\_t *)0x4005A508))}}
\DoxyCodeLine{1840 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_ODR\_R    (*((volatile uint32\_t *)0x4005A50C))}}
\DoxyCodeLine{1841 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_PUR\_R    (*((volatile uint32\_t *)0x4005A510))}}
\DoxyCodeLine{1842 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_PDR\_R    (*((volatile uint32\_t *)0x4005A514))}}
\DoxyCodeLine{1843 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_SLR\_R    (*((volatile uint32\_t *)0x4005A518))}}
\DoxyCodeLine{1844 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DEN\_R    (*((volatile uint32\_t *)0x4005A51C))}}
\DoxyCodeLine{1845 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_LOCK\_R   (*((volatile uint32\_t *)0x4005A520))}}
\DoxyCodeLine{1846 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_CR\_R     (*((volatile uint32\_t *)0x4005A524))}}
\DoxyCodeLine{1847 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_AMSEL\_R  (*((volatile uint32\_t *)0x4005A528))}}
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_PCTL\_R   (*((volatile uint32\_t *)0x4005A52C))}}
\DoxyCodeLine{1849 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_ADCCTL\_R (*((volatile uint32\_t *)0x4005A530))}}
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#define GPIO\_PORTC\_AHB\_DMACTL\_R (*((volatile uint32\_t *)0x4005A534))}}
\DoxyCodeLine{1851 }
\DoxyCodeLine{1852 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1853 \textcolor{comment}{//}}
\DoxyCodeLine{1854 \textcolor{comment}{// GPIO registers (PORTD AHB)}}
\DoxyCodeLine{1855 \textcolor{comment}{//}}
\DoxyCodeLine{1856 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1857 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DATA\_BITS\_R                                            \(\backslash\)}}
\DoxyCodeLine{1858 \textcolor{preprocessor}{                                ((volatile uint32\_t *)0x4005B000)}}
\DoxyCodeLine{1859 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DATA\_R   (*((volatile uint32\_t *)0x4005B3FC))}}
\DoxyCodeLine{1860 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DIR\_R    (*((volatile uint32\_t *)0x4005B400))}}
\DoxyCodeLine{1861 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_IS\_R     (*((volatile uint32\_t *)0x4005B404))}}
\DoxyCodeLine{1862 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_IBE\_R    (*((volatile uint32\_t *)0x4005B408))}}
\DoxyCodeLine{1863 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_IEV\_R    (*((volatile uint32\_t *)0x4005B40C))}}
\DoxyCodeLine{1864 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_IM\_R     (*((volatile uint32\_t *)0x4005B410))}}
\DoxyCodeLine{1865 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_RIS\_R    (*((volatile uint32\_t *)0x4005B414))}}
\DoxyCodeLine{1866 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_MIS\_R    (*((volatile uint32\_t *)0x4005B418))}}
\DoxyCodeLine{1867 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_ICR\_R    (*((volatile uint32\_t *)0x4005B41C))}}
\DoxyCodeLine{1868 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_AFSEL\_R  (*((volatile uint32\_t *)0x4005B420))}}
\DoxyCodeLine{1869 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DR2R\_R   (*((volatile uint32\_t *)0x4005B500))}}
\DoxyCodeLine{1870 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DR4R\_R   (*((volatile uint32\_t *)0x4005B504))}}
\DoxyCodeLine{1871 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DR8R\_R   (*((volatile uint32\_t *)0x4005B508))}}
\DoxyCodeLine{1872 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_ODR\_R    (*((volatile uint32\_t *)0x4005B50C))}}
\DoxyCodeLine{1873 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_PUR\_R    (*((volatile uint32\_t *)0x4005B510))}}
\DoxyCodeLine{1874 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_PDR\_R    (*((volatile uint32\_t *)0x4005B514))}}
\DoxyCodeLine{1875 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_SLR\_R    (*((volatile uint32\_t *)0x4005B518))}}
\DoxyCodeLine{1876 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DEN\_R    (*((volatile uint32\_t *)0x4005B51C))}}
\DoxyCodeLine{1877 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_LOCK\_R   (*((volatile uint32\_t *)0x4005B520))}}
\DoxyCodeLine{1878 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_CR\_R     (*((volatile uint32\_t *)0x4005B524))}}
\DoxyCodeLine{1879 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_AMSEL\_R  (*((volatile uint32\_t *)0x4005B528))}}
\DoxyCodeLine{1880 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_PCTL\_R   (*((volatile uint32\_t *)0x4005B52C))}}
\DoxyCodeLine{1881 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_ADCCTL\_R (*((volatile uint32\_t *)0x4005B530))}}
\DoxyCodeLine{1882 \textcolor{preprocessor}{\#define GPIO\_PORTD\_AHB\_DMACTL\_R (*((volatile uint32\_t *)0x4005B534))}}
\DoxyCodeLine{1883 }
\DoxyCodeLine{1884 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1885 \textcolor{comment}{//}}
\DoxyCodeLine{1886 \textcolor{comment}{// GPIO registers (PORTE AHB)}}
\DoxyCodeLine{1887 \textcolor{comment}{//}}
\DoxyCodeLine{1888 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1889 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DATA\_BITS\_R                                            \(\backslash\)}}
\DoxyCodeLine{1890 \textcolor{preprocessor}{                                ((volatile uint32\_t *)0x4005C000)}}
\DoxyCodeLine{1891 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DATA\_R   (*((volatile uint32\_t *)0x4005C3FC))}}
\DoxyCodeLine{1892 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DIR\_R    (*((volatile uint32\_t *)0x4005C400))}}
\DoxyCodeLine{1893 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_IS\_R     (*((volatile uint32\_t *)0x4005C404))}}
\DoxyCodeLine{1894 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_IBE\_R    (*((volatile uint32\_t *)0x4005C408))}}
\DoxyCodeLine{1895 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_IEV\_R    (*((volatile uint32\_t *)0x4005C40C))}}
\DoxyCodeLine{1896 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_IM\_R     (*((volatile uint32\_t *)0x4005C410))}}
\DoxyCodeLine{1897 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_RIS\_R    (*((volatile uint32\_t *)0x4005C414))}}
\DoxyCodeLine{1898 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_MIS\_R    (*((volatile uint32\_t *)0x4005C418))}}
\DoxyCodeLine{1899 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_ICR\_R    (*((volatile uint32\_t *)0x4005C41C))}}
\DoxyCodeLine{1900 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_AFSEL\_R  (*((volatile uint32\_t *)0x4005C420))}}
\DoxyCodeLine{1901 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DR2R\_R   (*((volatile uint32\_t *)0x4005C500))}}
\DoxyCodeLine{1902 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DR4R\_R   (*((volatile uint32\_t *)0x4005C504))}}
\DoxyCodeLine{1903 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DR8R\_R   (*((volatile uint32\_t *)0x4005C508))}}
\DoxyCodeLine{1904 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_ODR\_R    (*((volatile uint32\_t *)0x4005C50C))}}
\DoxyCodeLine{1905 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_PUR\_R    (*((volatile uint32\_t *)0x4005C510))}}
\DoxyCodeLine{1906 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_PDR\_R    (*((volatile uint32\_t *)0x4005C514))}}
\DoxyCodeLine{1907 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_SLR\_R    (*((volatile uint32\_t *)0x4005C518))}}
\DoxyCodeLine{1908 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DEN\_R    (*((volatile uint32\_t *)0x4005C51C))}}
\DoxyCodeLine{1909 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_LOCK\_R   (*((volatile uint32\_t *)0x4005C520))}}
\DoxyCodeLine{1910 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_CR\_R     (*((volatile uint32\_t *)0x4005C524))}}
\DoxyCodeLine{1911 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_AMSEL\_R  (*((volatile uint32\_t *)0x4005C528))}}
\DoxyCodeLine{1912 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_PCTL\_R   (*((volatile uint32\_t *)0x4005C52C))}}
\DoxyCodeLine{1913 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_ADCCTL\_R (*((volatile uint32\_t *)0x4005C530))}}
\DoxyCodeLine{1914 \textcolor{preprocessor}{\#define GPIO\_PORTE\_AHB\_DMACTL\_R (*((volatile uint32\_t *)0x4005C534))}}
\DoxyCodeLine{1915 }
\DoxyCodeLine{1916 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1917 \textcolor{comment}{//}}
\DoxyCodeLine{1918 \textcolor{comment}{// GPIO registers (PORTF AHB)}}
\DoxyCodeLine{1919 \textcolor{comment}{//}}
\DoxyCodeLine{1920 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1921 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DATA\_BITS\_R                                            \(\backslash\)}}
\DoxyCodeLine{1922 \textcolor{preprocessor}{                                ((volatile uint32\_t *)0x4005D000)}}
\DoxyCodeLine{1923 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DATA\_R   (*((volatile uint32\_t *)0x4005D3FC))}}
\DoxyCodeLine{1924 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DIR\_R    (*((volatile uint32\_t *)0x4005D400))}}
\DoxyCodeLine{1925 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_IS\_R     (*((volatile uint32\_t *)0x4005D404))}}
\DoxyCodeLine{1926 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_IBE\_R    (*((volatile uint32\_t *)0x4005D408))}}
\DoxyCodeLine{1927 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_IEV\_R    (*((volatile uint32\_t *)0x4005D40C))}}
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_IM\_R     (*((volatile uint32\_t *)0x4005D410))}}
\DoxyCodeLine{1929 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_RIS\_R    (*((volatile uint32\_t *)0x4005D414))}}
\DoxyCodeLine{1930 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_MIS\_R    (*((volatile uint32\_t *)0x4005D418))}}
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_ICR\_R    (*((volatile uint32\_t *)0x4005D41C))}}
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_AFSEL\_R  (*((volatile uint32\_t *)0x4005D420))}}
\DoxyCodeLine{1933 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DR2R\_R   (*((volatile uint32\_t *)0x4005D500))}}
\DoxyCodeLine{1934 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DR4R\_R   (*((volatile uint32\_t *)0x4005D504))}}
\DoxyCodeLine{1935 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DR8R\_R   (*((volatile uint32\_t *)0x4005D508))}}
\DoxyCodeLine{1936 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_ODR\_R    (*((volatile uint32\_t *)0x4005D50C))}}
\DoxyCodeLine{1937 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_PUR\_R    (*((volatile uint32\_t *)0x4005D510))}}
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_PDR\_R    (*((volatile uint32\_t *)0x4005D514))}}
\DoxyCodeLine{1939 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_SLR\_R    (*((volatile uint32\_t *)0x4005D518))}}
\DoxyCodeLine{1940 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DEN\_R    (*((volatile uint32\_t *)0x4005D51C))}}
\DoxyCodeLine{1941 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_LOCK\_R   (*((volatile uint32\_t *)0x4005D520))}}
\DoxyCodeLine{1942 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_CR\_R     (*((volatile uint32\_t *)0x4005D524))}}
\DoxyCodeLine{1943 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_AMSEL\_R  (*((volatile uint32\_t *)0x4005D528))}}
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_PCTL\_R   (*((volatile uint32\_t *)0x4005D52C))}}
\DoxyCodeLine{1945 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_ADCCTL\_R (*((volatile uint32\_t *)0x4005D530))}}
\DoxyCodeLine{1946 \textcolor{preprocessor}{\#define GPIO\_PORTF\_AHB\_DMACTL\_R (*((volatile uint32\_t *)0x4005D534))}}
\DoxyCodeLine{1947 }
\DoxyCodeLine{1948 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1949 \textcolor{comment}{//}}
\DoxyCodeLine{1950 \textcolor{comment}{// EEPROM registers (EEPROM)}}
\DoxyCodeLine{1951 \textcolor{comment}{//}}
\DoxyCodeLine{1952 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1953 \textcolor{preprocessor}{\#define EEPROM\_EESIZE\_R         (*((volatile uint32\_t *)0x400AF000))}}
\DoxyCodeLine{1954 \textcolor{preprocessor}{\#define EEPROM\_EEBLOCK\_R        (*((volatile uint32\_t *)0x400AF004))}}
\DoxyCodeLine{1955 \textcolor{preprocessor}{\#define EEPROM\_EEOFFSET\_R       (*((volatile uint32\_t *)0x400AF008))}}
\DoxyCodeLine{1956 \textcolor{preprocessor}{\#define EEPROM\_EERDWR\_R         (*((volatile uint32\_t *)0x400AF010))}}
\DoxyCodeLine{1957 \textcolor{preprocessor}{\#define EEPROM\_EERDWRINC\_R      (*((volatile uint32\_t *)0x400AF014))}}
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#define EEPROM\_EEDONE\_R         (*((volatile uint32\_t *)0x400AF018))}}
\DoxyCodeLine{1959 \textcolor{preprocessor}{\#define EEPROM\_EESUPP\_R         (*((volatile uint32\_t *)0x400AF01C))}}
\DoxyCodeLine{1960 \textcolor{preprocessor}{\#define EEPROM\_EEUNLOCK\_R       (*((volatile uint32\_t *)0x400AF020))}}
\DoxyCodeLine{1961 \textcolor{preprocessor}{\#define EEPROM\_EEPROT\_R         (*((volatile uint32\_t *)0x400AF030))}}
\DoxyCodeLine{1962 \textcolor{preprocessor}{\#define EEPROM\_EEPASS0\_R        (*((volatile uint32\_t *)0x400AF034))}}
\DoxyCodeLine{1963 \textcolor{preprocessor}{\#define EEPROM\_EEPASS1\_R        (*((volatile uint32\_t *)0x400AF038))}}
\DoxyCodeLine{1964 \textcolor{preprocessor}{\#define EEPROM\_EEPASS2\_R        (*((volatile uint32\_t *)0x400AF03C))}}
\DoxyCodeLine{1965 \textcolor{preprocessor}{\#define EEPROM\_EEINT\_R          (*((volatile uint32\_t *)0x400AF040))}}
\DoxyCodeLine{1966 \textcolor{preprocessor}{\#define EEPROM\_EEHIDE\_R         (*((volatile uint32\_t *)0x400AF050))}}
\DoxyCodeLine{1967 \textcolor{preprocessor}{\#define EEPROM\_EEDBGME\_R        (*((volatile uint32\_t *)0x400AF080))}}
\DoxyCodeLine{1968 \textcolor{preprocessor}{\#define EEPROM\_PP\_R             (*((volatile uint32\_t *)0x400AFFC0))}}
\DoxyCodeLine{1969 }
\DoxyCodeLine{1970 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1971 \textcolor{comment}{//}}
\DoxyCodeLine{1972 \textcolor{comment}{// System Exception Module registers (SYSEXC)}}
\DoxyCodeLine{1973 \textcolor{comment}{//}}
\DoxyCodeLine{1974 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1975 \textcolor{preprocessor}{\#define SYSEXC\_RIS\_R            (*((volatile uint32\_t *)0x400F9000))}}
\DoxyCodeLine{1976 \textcolor{preprocessor}{\#define SYSEXC\_IM\_R             (*((volatile uint32\_t *)0x400F9004))}}
\DoxyCodeLine{1977 \textcolor{preprocessor}{\#define SYSEXC\_MIS\_R            (*((volatile uint32\_t *)0x400F9008))}}
\DoxyCodeLine{1978 \textcolor{preprocessor}{\#define SYSEXC\_IC\_R             (*((volatile uint32\_t *)0x400F900C))}}
\DoxyCodeLine{1979 }
\DoxyCodeLine{1980 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1981 \textcolor{comment}{//}}
\DoxyCodeLine{1982 \textcolor{comment}{// Hibernation module registers (HIB)}}
\DoxyCodeLine{1983 \textcolor{comment}{//}}
\DoxyCodeLine{1984 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1985 \textcolor{preprocessor}{\#define HIB\_RTCC\_R              (*((volatile uint32\_t *)0x400FC000))}}
\DoxyCodeLine{1986 \textcolor{preprocessor}{\#define HIB\_RTCM0\_R             (*((volatile uint32\_t *)0x400FC004))}}
\DoxyCodeLine{1987 \textcolor{preprocessor}{\#define HIB\_RTCLD\_R             (*((volatile uint32\_t *)0x400FC00C))}}
\DoxyCodeLine{1988 \textcolor{preprocessor}{\#define HIB\_CTL\_R               (*((volatile uint32\_t *)0x400FC010))}}
\DoxyCodeLine{1989 \textcolor{preprocessor}{\#define HIB\_IM\_R                (*((volatile uint32\_t *)0x400FC014))}}
\DoxyCodeLine{1990 \textcolor{preprocessor}{\#define HIB\_RIS\_R               (*((volatile uint32\_t *)0x400FC018))}}
\DoxyCodeLine{1991 \textcolor{preprocessor}{\#define HIB\_MIS\_R               (*((volatile uint32\_t *)0x400FC01C))}}
\DoxyCodeLine{1992 \textcolor{preprocessor}{\#define HIB\_IC\_R                (*((volatile uint32\_t *)0x400FC020))}}
\DoxyCodeLine{1993 \textcolor{preprocessor}{\#define HIB\_RTCT\_R              (*((volatile uint32\_t *)0x400FC024))}}
\DoxyCodeLine{1994 \textcolor{preprocessor}{\#define HIB\_RTCSS\_R             (*((volatile uint32\_t *)0x400FC028))}}
\DoxyCodeLine{1995 \textcolor{preprocessor}{\#define HIB\_DATA\_R              (*((volatile uint32\_t *)0x400FC030))}}
\DoxyCodeLine{1996 }
\DoxyCodeLine{1997 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{1998 \textcolor{comment}{//}}
\DoxyCodeLine{1999 \textcolor{comment}{// FLASH registers (FLASH CTRL)}}
\DoxyCodeLine{2000 \textcolor{comment}{//}}
\DoxyCodeLine{2001 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2002 \textcolor{preprocessor}{\#define FLASH\_FMA\_R             (*((volatile uint32\_t *)0x400FD000))}}
\DoxyCodeLine{2003 \textcolor{preprocessor}{\#define FLASH\_FMD\_R             (*((volatile uint32\_t *)0x400FD004))}}
\DoxyCodeLine{2004 \textcolor{preprocessor}{\#define FLASH\_FMC\_R             (*((volatile uint32\_t *)0x400FD008))}}
\DoxyCodeLine{2005 \textcolor{preprocessor}{\#define FLASH\_FCRIS\_R           (*((volatile uint32\_t *)0x400FD00C))}}
\DoxyCodeLine{2006 \textcolor{preprocessor}{\#define FLASH\_FCIM\_R            (*((volatile uint32\_t *)0x400FD010))}}
\DoxyCodeLine{2007 \textcolor{preprocessor}{\#define FLASH\_FCMISC\_R          (*((volatile uint32\_t *)0x400FD014))}}
\DoxyCodeLine{2008 \textcolor{preprocessor}{\#define FLASH\_FMC2\_R            (*((volatile uint32\_t *)0x400FD020))}}
\DoxyCodeLine{2009 \textcolor{preprocessor}{\#define FLASH\_FWBVAL\_R          (*((volatile uint32\_t *)0x400FD030))}}
\DoxyCodeLine{2010 \textcolor{preprocessor}{\#define FLASH\_FWBN\_R            (*((volatile uint32\_t *)0x400FD100))}}
\DoxyCodeLine{2011 \textcolor{preprocessor}{\#define FLASH\_FSIZE\_R           (*((volatile uint32\_t *)0x400FDFC0))}}
\DoxyCodeLine{2012 \textcolor{preprocessor}{\#define FLASH\_SSIZE\_R           (*((volatile uint32\_t *)0x400FDFC4))}}
\DoxyCodeLine{2013 \textcolor{preprocessor}{\#define FLASH\_ROMSWMAP\_R        (*((volatile uint32\_t *)0x400FDFCC))}}
\DoxyCodeLine{2014 \textcolor{preprocessor}{\#define FLASH\_RMCTL\_R           (*((volatile uint32\_t *)0x400FE0F0))}}
\DoxyCodeLine{2015 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_R         (*((volatile uint32\_t *)0x400FE1D0))}}
\DoxyCodeLine{2016 \textcolor{preprocessor}{\#define FLASH\_USERREG0\_R        (*((volatile uint32\_t *)0x400FE1E0))}}
\DoxyCodeLine{2017 \textcolor{preprocessor}{\#define FLASH\_USERREG1\_R        (*((volatile uint32\_t *)0x400FE1E4))}}
\DoxyCodeLine{2018 \textcolor{preprocessor}{\#define FLASH\_USERREG2\_R        (*((volatile uint32\_t *)0x400FE1E8))}}
\DoxyCodeLine{2019 \textcolor{preprocessor}{\#define FLASH\_USERREG3\_R        (*((volatile uint32\_t *)0x400FE1EC))}}
\DoxyCodeLine{2020 \textcolor{preprocessor}{\#define FLASH\_FMPRE0\_R          (*((volatile uint32\_t *)0x400FE200))}}
\DoxyCodeLine{2021 \textcolor{preprocessor}{\#define FLASH\_FMPRE1\_R          (*((volatile uint32\_t *)0x400FE204))}}
\DoxyCodeLine{2022 \textcolor{preprocessor}{\#define FLASH\_FMPRE2\_R          (*((volatile uint32\_t *)0x400FE208))}}
\DoxyCodeLine{2023 \textcolor{preprocessor}{\#define FLASH\_FMPRE3\_R          (*((volatile uint32\_t *)0x400FE20C))}}
\DoxyCodeLine{2024 \textcolor{preprocessor}{\#define FLASH\_FMPPE0\_R          (*((volatile uint32\_t *)0x400FE400))}}
\DoxyCodeLine{2025 \textcolor{preprocessor}{\#define FLASH\_FMPPE1\_R          (*((volatile uint32\_t *)0x400FE404))}}
\DoxyCodeLine{2026 \textcolor{preprocessor}{\#define FLASH\_FMPPE2\_R          (*((volatile uint32\_t *)0x400FE408))}}
\DoxyCodeLine{2027 \textcolor{preprocessor}{\#define FLASH\_FMPPE3\_R          (*((volatile uint32\_t *)0x400FE40C))}}
\DoxyCodeLine{2028 }
\DoxyCodeLine{2029 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2030 \textcolor{comment}{//}}
\DoxyCodeLine{2031 \textcolor{comment}{// System Control registers (SYSCTL)}}
\DoxyCodeLine{2032 \textcolor{comment}{//}}
\DoxyCodeLine{2033 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2034 \textcolor{preprocessor}{\#define SYSCTL\_DID0\_R           (*((volatile uint32\_t *)0x400FE000))}}
\DoxyCodeLine{2035 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_R           (*((volatile uint32\_t *)0x400FE004))}}
\DoxyCodeLine{2036 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_R            (*((volatile uint32\_t *)0x400FE008))}}
\DoxyCodeLine{2037 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_R            (*((volatile uint32\_t *)0x400FE010))}}
\DoxyCodeLine{2038 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_R            (*((volatile uint32\_t *)0x400FE014))}}
\DoxyCodeLine{2039 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_R            (*((volatile uint32\_t *)0x400FE018))}}
\DoxyCodeLine{2040 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_R            (*((volatile uint32\_t *)0x400FE01C))}}
\DoxyCodeLine{2041 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_R            (*((volatile uint32\_t *)0x400FE020))}}
\DoxyCodeLine{2042 \textcolor{preprocessor}{\#define SYSCTL\_DC6\_R            (*((volatile uint32\_t *)0x400FE024))}}
\DoxyCodeLine{2043 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_R            (*((volatile uint32\_t *)0x400FE028))}}
\DoxyCodeLine{2044 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_R            (*((volatile uint32\_t *)0x400FE02C))}}
\DoxyCodeLine{2045 \textcolor{preprocessor}{\#define SYSCTL\_PBORCTL\_R        (*((volatile uint32\_t *)0x400FE030))}}
\DoxyCodeLine{2046 \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_R          (*((volatile uint32\_t *)0x400FE040))}}
\DoxyCodeLine{2047 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_R          (*((volatile uint32\_t *)0x400FE044))}}
\DoxyCodeLine{2048 \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_R          (*((volatile uint32\_t *)0x400FE048))}}
\DoxyCodeLine{2049 \textcolor{preprocessor}{\#define SYSCTL\_RIS\_R            (*((volatile uint32\_t *)0x400FE050))}}
\DoxyCodeLine{2050 \textcolor{preprocessor}{\#define SYSCTL\_IMC\_R            (*((volatile uint32\_t *)0x400FE054))}}
\DoxyCodeLine{2051 \textcolor{preprocessor}{\#define SYSCTL\_MISC\_R           (*((volatile uint32\_t *)0x400FE058))}}
\DoxyCodeLine{2052 \textcolor{preprocessor}{\#define SYSCTL\_RESC\_R           (*((volatile uint32\_t *)0x400FE05C))}}
\DoxyCodeLine{2053 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_R            (*((volatile uint32\_t *)0x400FE060))}}
\DoxyCodeLine{2054 \textcolor{preprocessor}{\#define SYSCTL\_GPIOHBCTL\_R      (*((volatile uint32\_t *)0x400FE06C))}}
\DoxyCodeLine{2055 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_R           (*((volatile uint32\_t *)0x400FE070))}}
\DoxyCodeLine{2056 \textcolor{preprocessor}{\#define SYSCTL\_MOSCCTL\_R        (*((volatile uint32\_t *)0x400FE07C))}}
\DoxyCodeLine{2057 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_R          (*((volatile uint32\_t *)0x400FE100))}}
\DoxyCodeLine{2058 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_R          (*((volatile uint32\_t *)0x400FE104))}}
\DoxyCodeLine{2059 \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_R          (*((volatile uint32\_t *)0x400FE108))}}
\DoxyCodeLine{2060 \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_R          (*((volatile uint32\_t *)0x400FE110))}}
\DoxyCodeLine{2061 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_R          (*((volatile uint32\_t *)0x400FE114))}}
\DoxyCodeLine{2062 \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_R          (*((volatile uint32\_t *)0x400FE118))}}
\DoxyCodeLine{2063 \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_R          (*((volatile uint32\_t *)0x400FE120))}}
\DoxyCodeLine{2064 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_R          (*((volatile uint32\_t *)0x400FE124))}}
\DoxyCodeLine{2065 \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_R          (*((volatile uint32\_t *)0x400FE128))}}
\DoxyCodeLine{2066 \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_R     (*((volatile uint32\_t *)0x400FE144))}}
\DoxyCodeLine{2067 \textcolor{preprocessor}{\#define SYSCTL\_SYSPROP\_R        (*((volatile uint32\_t *)0x400FE14C))}}
\DoxyCodeLine{2068 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCCAL\_R       (*((volatile uint32\_t *)0x400FE150))}}
\DoxyCodeLine{2069 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_R      (*((volatile uint32\_t *)0x400FE154))}}
\DoxyCodeLine{2070 \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ0\_R       (*((volatile uint32\_t *)0x400FE160))}}
\DoxyCodeLine{2071 \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ1\_R       (*((volatile uint32\_t *)0x400FE164))}}
\DoxyCodeLine{2072 \textcolor{preprocessor}{\#define SYSCTL\_PLLSTAT\_R        (*((volatile uint32\_t *)0x400FE168))}}
\DoxyCodeLine{2073 \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_R      (*((volatile uint32\_t *)0x400FE188))}}
\DoxyCodeLine{2074 \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_R     (*((volatile uint32\_t *)0x400FE18C))}}
\DoxyCodeLine{2075 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_R            (*((volatile uint32\_t *)0x400FE190))}}
\DoxyCodeLine{2076 \textcolor{preprocessor}{\#define SYSCTL\_NVMSTAT\_R        (*((volatile uint32\_t *)0x400FE1A0))}}
\DoxyCodeLine{2077 \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_R       (*((volatile uint32\_t *)0x400FE1B4))}}
\DoxyCodeLine{2078 \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_R       (*((volatile uint32\_t *)0x400FE1BC))}}
\DoxyCodeLine{2079 \textcolor{preprocessor}{\#define SYSCTL\_PPWD\_R           (*((volatile uint32\_t *)0x400FE300))}}
\DoxyCodeLine{2080 \textcolor{preprocessor}{\#define SYSCTL\_PPTIMER\_R        (*((volatile uint32\_t *)0x400FE304))}}
\DoxyCodeLine{2081 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_R         (*((volatile uint32\_t *)0x400FE308))}}
\DoxyCodeLine{2082 \textcolor{preprocessor}{\#define SYSCTL\_PPDMA\_R          (*((volatile uint32\_t *)0x400FE30C))}}
\DoxyCodeLine{2083 \textcolor{preprocessor}{\#define SYSCTL\_PPHIB\_R          (*((volatile uint32\_t *)0x400FE314))}}
\DoxyCodeLine{2084 \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_R         (*((volatile uint32\_t *)0x400FE318))}}
\DoxyCodeLine{2085 \textcolor{preprocessor}{\#define SYSCTL\_PPSSI\_R          (*((volatile uint32\_t *)0x400FE31C))}}
\DoxyCodeLine{2086 \textcolor{preprocessor}{\#define SYSCTL\_PPI2C\_R          (*((volatile uint32\_t *)0x400FE320))}}
\DoxyCodeLine{2087 \textcolor{preprocessor}{\#define SYSCTL\_PPUSB\_R          (*((volatile uint32\_t *)0x400FE328))}}
\DoxyCodeLine{2088 \textcolor{preprocessor}{\#define SYSCTL\_PPCAN\_R          (*((volatile uint32\_t *)0x400FE334))}}
\DoxyCodeLine{2089 \textcolor{preprocessor}{\#define SYSCTL\_PPADC\_R          (*((volatile uint32\_t *)0x400FE338))}}
\DoxyCodeLine{2090 \textcolor{preprocessor}{\#define SYSCTL\_PPACMP\_R         (*((volatile uint32\_t *)0x400FE33C))}}
\DoxyCodeLine{2091 \textcolor{preprocessor}{\#define SYSCTL\_PPPWM\_R          (*((volatile uint32\_t *)0x400FE340))}}
\DoxyCodeLine{2092 \textcolor{preprocessor}{\#define SYSCTL\_PPQEI\_R          (*((volatile uint32\_t *)0x400FE344))}}
\DoxyCodeLine{2093 \textcolor{preprocessor}{\#define SYSCTL\_PPEEPROM\_R       (*((volatile uint32\_t *)0x400FE358))}}
\DoxyCodeLine{2094 \textcolor{preprocessor}{\#define SYSCTL\_PPWTIMER\_R       (*((volatile uint32\_t *)0x400FE35C))}}
\DoxyCodeLine{2095 \textcolor{preprocessor}{\#define SYSCTL\_SRWD\_R           (*((volatile uint32\_t *)0x400FE500))}}
\DoxyCodeLine{2096 \textcolor{preprocessor}{\#define SYSCTL\_SRTIMER\_R        (*((volatile uint32\_t *)0x400FE504))}}
\DoxyCodeLine{2097 \textcolor{preprocessor}{\#define SYSCTL\_SRGPIO\_R         (*((volatile uint32\_t *)0x400FE508))}}
\DoxyCodeLine{2098 \textcolor{preprocessor}{\#define SYSCTL\_SRDMA\_R          (*((volatile uint32\_t *)0x400FE50C))}}
\DoxyCodeLine{2099 \textcolor{preprocessor}{\#define SYSCTL\_SRHIB\_R          (*((volatile uint32\_t *)0x400FE514))}}
\DoxyCodeLine{2100 \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R         (*((volatile uint32\_t *)0x400FE518))}}
\DoxyCodeLine{2101 \textcolor{preprocessor}{\#define SYSCTL\_SRSSI\_R          (*((volatile uint32\_t *)0x400FE51C))}}
\DoxyCodeLine{2102 \textcolor{preprocessor}{\#define SYSCTL\_SRI2C\_R          (*((volatile uint32\_t *)0x400FE520))}}
\DoxyCodeLine{2103 \textcolor{preprocessor}{\#define SYSCTL\_SRUSB\_R          (*((volatile uint32\_t *)0x400FE528))}}
\DoxyCodeLine{2104 \textcolor{preprocessor}{\#define SYSCTL\_SRCAN\_R          (*((volatile uint32\_t *)0x400FE534))}}
\DoxyCodeLine{2105 \textcolor{preprocessor}{\#define SYSCTL\_SRADC\_R          (*((volatile uint32\_t *)0x400FE538))}}
\DoxyCodeLine{2106 \textcolor{preprocessor}{\#define SYSCTL\_SRACMP\_R         (*((volatile uint32\_t *)0x400FE53C))}}
\DoxyCodeLine{2107 \textcolor{preprocessor}{\#define SYSCTL\_SRPWM\_R          (*((volatile uint32\_t *)0x400FE540))}}
\DoxyCodeLine{2108 \textcolor{preprocessor}{\#define SYSCTL\_SRQEI\_R          (*((volatile uint32\_t *)0x400FE544))}}
\DoxyCodeLine{2109 \textcolor{preprocessor}{\#define SYSCTL\_SREEPROM\_R       (*((volatile uint32\_t *)0x400FE558))}}
\DoxyCodeLine{2110 \textcolor{preprocessor}{\#define SYSCTL\_SRWTIMER\_R       (*((volatile uint32\_t *)0x400FE55C))}}
\DoxyCodeLine{2111 \textcolor{preprocessor}{\#define SYSCTL\_RCGCWD\_R         (*((volatile uint32\_t *)0x400FE600))}}
\DoxyCodeLine{2112 \textcolor{preprocessor}{\#define SYSCTL\_RCGCTIMER\_R      (*((volatile uint32\_t *)0x400FE604))}}
\DoxyCodeLine{2113 \textcolor{preprocessor}{\#define SYSCTL\_RCGCGPIO\_R       (*((volatile uint32\_t *)0x400FE608))}}
\DoxyCodeLine{2114 \textcolor{preprocessor}{\#define SYSCTL\_RCGCDMA\_R        (*((volatile uint32\_t *)0x400FE60C))}}
\DoxyCodeLine{2115 \textcolor{preprocessor}{\#define SYSCTL\_RCGCHIB\_R        (*((volatile uint32\_t *)0x400FE614))}}
\DoxyCodeLine{2116 \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R       (*((volatile uint32\_t *)0x400FE618))}}
\DoxyCodeLine{2117 \textcolor{preprocessor}{\#define SYSCTL\_RCGCSSI\_R        (*((volatile uint32\_t *)0x400FE61C))}}
\DoxyCodeLine{2118 \textcolor{preprocessor}{\#define SYSCTL\_RCGCI2C\_R        (*((volatile uint32\_t *)0x400FE620))}}
\DoxyCodeLine{2119 \textcolor{preprocessor}{\#define SYSCTL\_RCGCUSB\_R        (*((volatile uint32\_t *)0x400FE628))}}
\DoxyCodeLine{2120 \textcolor{preprocessor}{\#define SYSCTL\_RCGCCAN\_R        (*((volatile uint32\_t *)0x400FE634))}}
\DoxyCodeLine{2121 \textcolor{preprocessor}{\#define SYSCTL\_RCGCADC\_R        (*((volatile uint32\_t *)0x400FE638))}}
\DoxyCodeLine{2122 \textcolor{preprocessor}{\#define SYSCTL\_RCGCACMP\_R       (*((volatile uint32\_t *)0x400FE63C))}}
\DoxyCodeLine{2123 \textcolor{preprocessor}{\#define SYSCTL\_RCGCPWM\_R        (*((volatile uint32\_t *)0x400FE640))}}
\DoxyCodeLine{2124 \textcolor{preprocessor}{\#define SYSCTL\_RCGCQEI\_R        (*((volatile uint32\_t *)0x400FE644))}}
\DoxyCodeLine{2125 \textcolor{preprocessor}{\#define SYSCTL\_RCGCEEPROM\_R     (*((volatile uint32\_t *)0x400FE658))}}
\DoxyCodeLine{2126 \textcolor{preprocessor}{\#define SYSCTL\_RCGCWTIMER\_R     (*((volatile uint32\_t *)0x400FE65C))}}
\DoxyCodeLine{2127 \textcolor{preprocessor}{\#define SYSCTL\_SCGCWD\_R         (*((volatile uint32\_t *)0x400FE700))}}
\DoxyCodeLine{2128 \textcolor{preprocessor}{\#define SYSCTL\_SCGCTIMER\_R      (*((volatile uint32\_t *)0x400FE704))}}
\DoxyCodeLine{2129 \textcolor{preprocessor}{\#define SYSCTL\_SCGCGPIO\_R       (*((volatile uint32\_t *)0x400FE708))}}
\DoxyCodeLine{2130 \textcolor{preprocessor}{\#define SYSCTL\_SCGCDMA\_R        (*((volatile uint32\_t *)0x400FE70C))}}
\DoxyCodeLine{2131 \textcolor{preprocessor}{\#define SYSCTL\_SCGCHIB\_R        (*((volatile uint32\_t *)0x400FE714))}}
\DoxyCodeLine{2132 \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_R       (*((volatile uint32\_t *)0x400FE718))}}
\DoxyCodeLine{2133 \textcolor{preprocessor}{\#define SYSCTL\_SCGCSSI\_R        (*((volatile uint32\_t *)0x400FE71C))}}
\DoxyCodeLine{2134 \textcolor{preprocessor}{\#define SYSCTL\_SCGCI2C\_R        (*((volatile uint32\_t *)0x400FE720))}}
\DoxyCodeLine{2135 \textcolor{preprocessor}{\#define SYSCTL\_SCGCUSB\_R        (*((volatile uint32\_t *)0x400FE728))}}
\DoxyCodeLine{2136 \textcolor{preprocessor}{\#define SYSCTL\_SCGCCAN\_R        (*((volatile uint32\_t *)0x400FE734))}}
\DoxyCodeLine{2137 \textcolor{preprocessor}{\#define SYSCTL\_SCGCADC\_R        (*((volatile uint32\_t *)0x400FE738))}}
\DoxyCodeLine{2138 \textcolor{preprocessor}{\#define SYSCTL\_SCGCACMP\_R       (*((volatile uint32\_t *)0x400FE73C))}}
\DoxyCodeLine{2139 \textcolor{preprocessor}{\#define SYSCTL\_SCGCPWM\_R        (*((volatile uint32\_t *)0x400FE740))}}
\DoxyCodeLine{2140 \textcolor{preprocessor}{\#define SYSCTL\_SCGCQEI\_R        (*((volatile uint32\_t *)0x400FE744))}}
\DoxyCodeLine{2141 \textcolor{preprocessor}{\#define SYSCTL\_SCGCEEPROM\_R     (*((volatile uint32\_t *)0x400FE758))}}
\DoxyCodeLine{2142 \textcolor{preprocessor}{\#define SYSCTL\_SCGCWTIMER\_R     (*((volatile uint32\_t *)0x400FE75C))}}
\DoxyCodeLine{2143 \textcolor{preprocessor}{\#define SYSCTL\_DCGCWD\_R         (*((volatile uint32\_t *)0x400FE800))}}
\DoxyCodeLine{2144 \textcolor{preprocessor}{\#define SYSCTL\_DCGCTIMER\_R      (*((volatile uint32\_t *)0x400FE804))}}
\DoxyCodeLine{2145 \textcolor{preprocessor}{\#define SYSCTL\_DCGCGPIO\_R       (*((volatile uint32\_t *)0x400FE808))}}
\DoxyCodeLine{2146 \textcolor{preprocessor}{\#define SYSCTL\_DCGCDMA\_R        (*((volatile uint32\_t *)0x400FE80C))}}
\DoxyCodeLine{2147 \textcolor{preprocessor}{\#define SYSCTL\_DCGCHIB\_R        (*((volatile uint32\_t *)0x400FE814))}}
\DoxyCodeLine{2148 \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_R       (*((volatile uint32\_t *)0x400FE818))}}
\DoxyCodeLine{2149 \textcolor{preprocessor}{\#define SYSCTL\_DCGCSSI\_R        (*((volatile uint32\_t *)0x400FE81C))}}
\DoxyCodeLine{2150 \textcolor{preprocessor}{\#define SYSCTL\_DCGCI2C\_R        (*((volatile uint32\_t *)0x400FE820))}}
\DoxyCodeLine{2151 \textcolor{preprocessor}{\#define SYSCTL\_DCGCUSB\_R        (*((volatile uint32\_t *)0x400FE828))}}
\DoxyCodeLine{2152 \textcolor{preprocessor}{\#define SYSCTL\_DCGCCAN\_R        (*((volatile uint32\_t *)0x400FE834))}}
\DoxyCodeLine{2153 \textcolor{preprocessor}{\#define SYSCTL\_DCGCADC\_R        (*((volatile uint32\_t *)0x400FE838))}}
\DoxyCodeLine{2154 \textcolor{preprocessor}{\#define SYSCTL\_DCGCACMP\_R       (*((volatile uint32\_t *)0x400FE83C))}}
\DoxyCodeLine{2155 \textcolor{preprocessor}{\#define SYSCTL\_DCGCPWM\_R        (*((volatile uint32\_t *)0x400FE840))}}
\DoxyCodeLine{2156 \textcolor{preprocessor}{\#define SYSCTL\_DCGCQEI\_R        (*((volatile uint32\_t *)0x400FE844))}}
\DoxyCodeLine{2157 \textcolor{preprocessor}{\#define SYSCTL\_DCGCEEPROM\_R     (*((volatile uint32\_t *)0x400FE858))}}
\DoxyCodeLine{2158 \textcolor{preprocessor}{\#define SYSCTL\_DCGCWTIMER\_R     (*((volatile uint32\_t *)0x400FE85C))}}
\DoxyCodeLine{2159 \textcolor{preprocessor}{\#define SYSCTL\_PRWD\_R           (*((volatile uint32\_t *)0x400FEA00))}}
\DoxyCodeLine{2160 \textcolor{preprocessor}{\#define SYSCTL\_PRTIMER\_R        (*((volatile uint32\_t *)0x400FEA04))}}
\DoxyCodeLine{2161 \textcolor{preprocessor}{\#define SYSCTL\_PRGPIO\_R         (*((volatile uint32\_t *)0x400FEA08))}}
\DoxyCodeLine{2162 \textcolor{preprocessor}{\#define SYSCTL\_PRDMA\_R          (*((volatile uint32\_t *)0x400FEA0C))}}
\DoxyCodeLine{2163 \textcolor{preprocessor}{\#define SYSCTL\_PRHIB\_R          (*((volatile uint32\_t *)0x400FEA14))}}
\DoxyCodeLine{2164 \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R         (*((volatile uint32\_t *)0x400FEA18))}}
\DoxyCodeLine{2165 \textcolor{preprocessor}{\#define SYSCTL\_PRSSI\_R          (*((volatile uint32\_t *)0x400FEA1C))}}
\DoxyCodeLine{2166 \textcolor{preprocessor}{\#define SYSCTL\_PRI2C\_R          (*((volatile uint32\_t *)0x400FEA20))}}
\DoxyCodeLine{2167 \textcolor{preprocessor}{\#define SYSCTL\_PRUSB\_R          (*((volatile uint32\_t *)0x400FEA28))}}
\DoxyCodeLine{2168 \textcolor{preprocessor}{\#define SYSCTL\_PRCAN\_R          (*((volatile uint32\_t *)0x400FEA34))}}
\DoxyCodeLine{2169 \textcolor{preprocessor}{\#define SYSCTL\_PRADC\_R          (*((volatile uint32\_t *)0x400FEA38))}}
\DoxyCodeLine{2170 \textcolor{preprocessor}{\#define SYSCTL\_PRACMP\_R         (*((volatile uint32\_t *)0x400FEA3C))}}
\DoxyCodeLine{2171 \textcolor{preprocessor}{\#define SYSCTL\_PRPWM\_R          (*((volatile uint32\_t *)0x400FEA40))}}
\DoxyCodeLine{2172 \textcolor{preprocessor}{\#define SYSCTL\_PRQEI\_R          (*((volatile uint32\_t *)0x400FEA44))}}
\DoxyCodeLine{2173 \textcolor{preprocessor}{\#define SYSCTL\_PREEPROM\_R       (*((volatile uint32\_t *)0x400FEA58))}}
\DoxyCodeLine{2174 \textcolor{preprocessor}{\#define SYSCTL\_PRWTIMER\_R       (*((volatile uint32\_t *)0x400FEA5C))}}
\DoxyCodeLine{2175 }
\DoxyCodeLine{2176 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2177 \textcolor{comment}{//}}
\DoxyCodeLine{2178 \textcolor{comment}{// Micro Direct Memory Access registers (UDMA)}}
\DoxyCodeLine{2179 \textcolor{comment}{//}}
\DoxyCodeLine{2180 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2181 \textcolor{preprocessor}{\#define UDMA\_STAT\_R             (*((volatile uint32\_t *)0x400FF000))}}
\DoxyCodeLine{2182 \textcolor{preprocessor}{\#define UDMA\_CFG\_R              (*((volatile uint32\_t *)0x400FF004))}}
\DoxyCodeLine{2183 \textcolor{preprocessor}{\#define UDMA\_CTLBASE\_R          (*((volatile uint32\_t *)0x400FF008))}}
\DoxyCodeLine{2184 \textcolor{preprocessor}{\#define UDMA\_ALTBASE\_R          (*((volatile uint32\_t *)0x400FF00C))}}
\DoxyCodeLine{2185 \textcolor{preprocessor}{\#define UDMA\_WAITSTAT\_R         (*((volatile uint32\_t *)0x400FF010))}}
\DoxyCodeLine{2186 \textcolor{preprocessor}{\#define UDMA\_SWREQ\_R            (*((volatile uint32\_t *)0x400FF014))}}
\DoxyCodeLine{2187 \textcolor{preprocessor}{\#define UDMA\_USEBURSTSET\_R      (*((volatile uint32\_t *)0x400FF018))}}
\DoxyCodeLine{2188 \textcolor{preprocessor}{\#define UDMA\_USEBURSTCLR\_R      (*((volatile uint32\_t *)0x400FF01C))}}
\DoxyCodeLine{2189 \textcolor{preprocessor}{\#define UDMA\_REQMASKSET\_R       (*((volatile uint32\_t *)0x400FF020))}}
\DoxyCodeLine{2190 \textcolor{preprocessor}{\#define UDMA\_REQMASKCLR\_R       (*((volatile uint32\_t *)0x400FF024))}}
\DoxyCodeLine{2191 \textcolor{preprocessor}{\#define UDMA\_ENASET\_R           (*((volatile uint32\_t *)0x400FF028))}}
\DoxyCodeLine{2192 \textcolor{preprocessor}{\#define UDMA\_ENACLR\_R           (*((volatile uint32\_t *)0x400FF02C))}}
\DoxyCodeLine{2193 \textcolor{preprocessor}{\#define UDMA\_ALTSET\_R           (*((volatile uint32\_t *)0x400FF030))}}
\DoxyCodeLine{2194 \textcolor{preprocessor}{\#define UDMA\_ALTCLR\_R           (*((volatile uint32\_t *)0x400FF034))}}
\DoxyCodeLine{2195 \textcolor{preprocessor}{\#define UDMA\_PRIOSET\_R          (*((volatile uint32\_t *)0x400FF038))}}
\DoxyCodeLine{2196 \textcolor{preprocessor}{\#define UDMA\_PRIOCLR\_R          (*((volatile uint32\_t *)0x400FF03C))}}
\DoxyCodeLine{2197 \textcolor{preprocessor}{\#define UDMA\_ERRCLR\_R           (*((volatile uint32\_t *)0x400FF04C))}}
\DoxyCodeLine{2198 \textcolor{preprocessor}{\#define UDMA\_CHASGN\_R           (*((volatile uint32\_t *)0x400FF500))}}
\DoxyCodeLine{2199 \textcolor{preprocessor}{\#define UDMA\_CHIS\_R             (*((volatile uint32\_t *)0x400FF504))}}
\DoxyCodeLine{2200 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_R           (*((volatile uint32\_t *)0x400FF510))}}
\DoxyCodeLine{2201 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_R           (*((volatile uint32\_t *)0x400FF514))}}
\DoxyCodeLine{2202 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_R           (*((volatile uint32\_t *)0x400FF518))}}
\DoxyCodeLine{2203 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_R           (*((volatile uint32\_t *)0x400FF51C))}}
\DoxyCodeLine{2204 }
\DoxyCodeLine{2205 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2206 \textcolor{comment}{//}}
\DoxyCodeLine{2207 \textcolor{comment}{// Micro Direct Memory Access (uDMA) offsets (UDMA)}}
\DoxyCodeLine{2208 \textcolor{comment}{//}}
\DoxyCodeLine{2209 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2210 \textcolor{preprocessor}{\#define UDMA\_SRCENDP            0x00000000  }\textcolor{comment}{// DMA Channel Source Address End}}
\DoxyCodeLine{2211                                             \textcolor{comment}{// Pointer}}
\DoxyCodeLine{2212 \textcolor{preprocessor}{\#define UDMA\_DSTENDP            0x00000004  }\textcolor{comment}{// DMA Channel Destination Address}}
\DoxyCodeLine{2213                                             \textcolor{comment}{// End Pointer}}
\DoxyCodeLine{2214 \textcolor{preprocessor}{\#define UDMA\_CHCTL              0x00000008  }\textcolor{comment}{// DMA Channel Control Word}}
\DoxyCodeLine{2215 }
\DoxyCodeLine{2216 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2217 \textcolor{comment}{//}}
\DoxyCodeLine{2218 \textcolor{comment}{// NVIC registers (NVIC)}}
\DoxyCodeLine{2219 \textcolor{comment}{//}}
\DoxyCodeLine{2220 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2221 \textcolor{preprocessor}{\#define NVIC\_ACTLR\_R            (*((volatile uint32\_t *)0xE000E008))}}
\DoxyCodeLine{2222 \textcolor{preprocessor}{\#define NVIC\_ST\_CTRL\_R          (*((volatile uint32\_t *)0xE000E010))}}
\DoxyCodeLine{2223 \textcolor{preprocessor}{\#define NVIC\_ST\_RELOAD\_R        (*((volatile uint32\_t *)0xE000E014))}}
\DoxyCodeLine{2224 \textcolor{preprocessor}{\#define NVIC\_ST\_CURRENT\_R       (*((volatile uint32\_t *)0xE000E018))}}
\DoxyCodeLine{2225 \textcolor{preprocessor}{\#define NVIC\_EN0\_R              (*((volatile uint32\_t *)0xE000E100))}}
\DoxyCodeLine{2226 \textcolor{preprocessor}{\#define NVIC\_EN1\_R              (*((volatile uint32\_t *)0xE000E104))}}
\DoxyCodeLine{2227 \textcolor{preprocessor}{\#define NVIC\_EN2\_R              (*((volatile uint32\_t *)0xE000E108))}}
\DoxyCodeLine{2228 \textcolor{preprocessor}{\#define NVIC\_EN3\_R              (*((volatile uint32\_t *)0xE000E10C))}}
\DoxyCodeLine{2229 \textcolor{preprocessor}{\#define NVIC\_EN4\_R              (*((volatile uint32\_t *)0xE000E110))}}
\DoxyCodeLine{2230 \textcolor{preprocessor}{\#define NVIC\_DIS0\_R             (*((volatile uint32\_t *)0xE000E180))}}
\DoxyCodeLine{2231 \textcolor{preprocessor}{\#define NVIC\_DIS1\_R             (*((volatile uint32\_t *)0xE000E184))}}
\DoxyCodeLine{2232 \textcolor{preprocessor}{\#define NVIC\_DIS2\_R             (*((volatile uint32\_t *)0xE000E188))}}
\DoxyCodeLine{2233 \textcolor{preprocessor}{\#define NVIC\_DIS3\_R             (*((volatile uint32\_t *)0xE000E18C))}}
\DoxyCodeLine{2234 \textcolor{preprocessor}{\#define NVIC\_DIS4\_R             (*((volatile uint32\_t *)0xE000E190))}}
\DoxyCodeLine{2235 \textcolor{preprocessor}{\#define NVIC\_PEND0\_R            (*((volatile uint32\_t *)0xE000E200))}}
\DoxyCodeLine{2236 \textcolor{preprocessor}{\#define NVIC\_PEND1\_R            (*((volatile uint32\_t *)0xE000E204))}}
\DoxyCodeLine{2237 \textcolor{preprocessor}{\#define NVIC\_PEND2\_R            (*((volatile uint32\_t *)0xE000E208))}}
\DoxyCodeLine{2238 \textcolor{preprocessor}{\#define NVIC\_PEND3\_R            (*((volatile uint32\_t *)0xE000E20C))}}
\DoxyCodeLine{2239 \textcolor{preprocessor}{\#define NVIC\_PEND4\_R            (*((volatile uint32\_t *)0xE000E210))}}
\DoxyCodeLine{2240 \textcolor{preprocessor}{\#define NVIC\_UNPEND0\_R          (*((volatile uint32\_t *)0xE000E280))}}
\DoxyCodeLine{2241 \textcolor{preprocessor}{\#define NVIC\_UNPEND1\_R          (*((volatile uint32\_t *)0xE000E284))}}
\DoxyCodeLine{2242 \textcolor{preprocessor}{\#define NVIC\_UNPEND2\_R          (*((volatile uint32\_t *)0xE000E288))}}
\DoxyCodeLine{2243 \textcolor{preprocessor}{\#define NVIC\_UNPEND3\_R          (*((volatile uint32\_t *)0xE000E28C))}}
\DoxyCodeLine{2244 \textcolor{preprocessor}{\#define NVIC\_UNPEND4\_R          (*((volatile uint32\_t *)0xE000E290))}}
\DoxyCodeLine{2245 \textcolor{preprocessor}{\#define NVIC\_ACTIVE0\_R          (*((volatile uint32\_t *)0xE000E300))}}
\DoxyCodeLine{2246 \textcolor{preprocessor}{\#define NVIC\_ACTIVE1\_R          (*((volatile uint32\_t *)0xE000E304))}}
\DoxyCodeLine{2247 \textcolor{preprocessor}{\#define NVIC\_ACTIVE2\_R          (*((volatile uint32\_t *)0xE000E308))}}
\DoxyCodeLine{2248 \textcolor{preprocessor}{\#define NVIC\_ACTIVE3\_R          (*((volatile uint32\_t *)0xE000E30C))}}
\DoxyCodeLine{2249 \textcolor{preprocessor}{\#define NVIC\_ACTIVE4\_R          (*((volatile uint32\_t *)0xE000E310))}}
\DoxyCodeLine{2250 \textcolor{preprocessor}{\#define NVIC\_PRI0\_R             (*((volatile uint32\_t *)0xE000E400))}}
\DoxyCodeLine{2251 \textcolor{preprocessor}{\#define NVIC\_PRI1\_R             (*((volatile uint32\_t *)0xE000E404))}}
\DoxyCodeLine{2252 \textcolor{preprocessor}{\#define NVIC\_PRI2\_R             (*((volatile uint32\_t *)0xE000E408))}}
\DoxyCodeLine{2253 \textcolor{preprocessor}{\#define NVIC\_PRI3\_R             (*((volatile uint32\_t *)0xE000E40C))}}
\DoxyCodeLine{2254 \textcolor{preprocessor}{\#define NVIC\_PRI4\_R             (*((volatile uint32\_t *)0xE000E410))}}
\DoxyCodeLine{2255 \textcolor{preprocessor}{\#define NVIC\_PRI5\_R             (*((volatile uint32\_t *)0xE000E414))}}
\DoxyCodeLine{2256 \textcolor{preprocessor}{\#define NVIC\_PRI6\_R             (*((volatile uint32\_t *)0xE000E418))}}
\DoxyCodeLine{2257 \textcolor{preprocessor}{\#define NVIC\_PRI7\_R             (*((volatile uint32\_t *)0xE000E41C))}}
\DoxyCodeLine{2258 \textcolor{preprocessor}{\#define NVIC\_PRI8\_R             (*((volatile uint32\_t *)0xE000E420))}}
\DoxyCodeLine{2259 \textcolor{preprocessor}{\#define NVIC\_PRI9\_R             (*((volatile uint32\_t *)0xE000E424))}}
\DoxyCodeLine{2260 \textcolor{preprocessor}{\#define NVIC\_PRI10\_R            (*((volatile uint32\_t *)0xE000E428))}}
\DoxyCodeLine{2261 \textcolor{preprocessor}{\#define NVIC\_PRI11\_R            (*((volatile uint32\_t *)0xE000E42C))}}
\DoxyCodeLine{2262 \textcolor{preprocessor}{\#define NVIC\_PRI12\_R            (*((volatile uint32\_t *)0xE000E430))}}
\DoxyCodeLine{2263 \textcolor{preprocessor}{\#define NVIC\_PRI13\_R            (*((volatile uint32\_t *)0xE000E434))}}
\DoxyCodeLine{2264 \textcolor{preprocessor}{\#define NVIC\_PRI14\_R            (*((volatile uint32\_t *)0xE000E438))}}
\DoxyCodeLine{2265 \textcolor{preprocessor}{\#define NVIC\_PRI15\_R            (*((volatile uint32\_t *)0xE000E43C))}}
\DoxyCodeLine{2266 \textcolor{preprocessor}{\#define NVIC\_PRI16\_R            (*((volatile uint32\_t *)0xE000E440))}}
\DoxyCodeLine{2267 \textcolor{preprocessor}{\#define NVIC\_PRI17\_R            (*((volatile uint32\_t *)0xE000E444))}}
\DoxyCodeLine{2268 \textcolor{preprocessor}{\#define NVIC\_PRI18\_R            (*((volatile uint32\_t *)0xE000E448))}}
\DoxyCodeLine{2269 \textcolor{preprocessor}{\#define NVIC\_PRI19\_R            (*((volatile uint32\_t *)0xE000E44C))}}
\DoxyCodeLine{2270 \textcolor{preprocessor}{\#define NVIC\_PRI20\_R            (*((volatile uint32\_t *)0xE000E450))}}
\DoxyCodeLine{2271 \textcolor{preprocessor}{\#define NVIC\_PRI21\_R            (*((volatile uint32\_t *)0xE000E454))}}
\DoxyCodeLine{2272 \textcolor{preprocessor}{\#define NVIC\_PRI22\_R            (*((volatile uint32\_t *)0xE000E458))}}
\DoxyCodeLine{2273 \textcolor{preprocessor}{\#define NVIC\_PRI23\_R            (*((volatile uint32\_t *)0xE000E45C))}}
\DoxyCodeLine{2274 \textcolor{preprocessor}{\#define NVIC\_PRI24\_R            (*((volatile uint32\_t *)0xE000E460))}}
\DoxyCodeLine{2275 \textcolor{preprocessor}{\#define NVIC\_PRI25\_R            (*((volatile uint32\_t *)0xE000E464))}}
\DoxyCodeLine{2276 \textcolor{preprocessor}{\#define NVIC\_PRI26\_R            (*((volatile uint32\_t *)0xE000E468))}}
\DoxyCodeLine{2277 \textcolor{preprocessor}{\#define NVIC\_PRI27\_R            (*((volatile uint32\_t *)0xE000E46C))}}
\DoxyCodeLine{2278 \textcolor{preprocessor}{\#define NVIC\_PRI28\_R            (*((volatile uint32\_t *)0xE000E470))}}
\DoxyCodeLine{2279 \textcolor{preprocessor}{\#define NVIC\_PRI29\_R            (*((volatile uint32\_t *)0xE000E474))}}
\DoxyCodeLine{2280 \textcolor{preprocessor}{\#define NVIC\_PRI30\_R            (*((volatile uint32\_t *)0xE000E478))}}
\DoxyCodeLine{2281 \textcolor{preprocessor}{\#define NVIC\_PRI31\_R            (*((volatile uint32\_t *)0xE000E47C))}}
\DoxyCodeLine{2282 \textcolor{preprocessor}{\#define NVIC\_PRI32\_R            (*((volatile uint32\_t *)0xE000E480))}}
\DoxyCodeLine{2283 \textcolor{preprocessor}{\#define NVIC\_PRI33\_R            (*((volatile uint32\_t *)0xE000E484))}}
\DoxyCodeLine{2284 \textcolor{preprocessor}{\#define NVIC\_PRI34\_R            (*((volatile uint32\_t *)0xE000E488))}}
\DoxyCodeLine{2285 \textcolor{preprocessor}{\#define NVIC\_CPUID\_R            (*((volatile uint32\_t *)0xE000ED00))}}
\DoxyCodeLine{2286 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_R         (*((volatile uint32\_t *)0xE000ED04))}}
\DoxyCodeLine{2287 \textcolor{preprocessor}{\#define NVIC\_VTABLE\_R           (*((volatile uint32\_t *)0xE000ED08))}}
\DoxyCodeLine{2288 \textcolor{preprocessor}{\#define NVIC\_APINT\_R            (*((volatile uint32\_t *)0xE000ED0C))}}
\DoxyCodeLine{2289 \textcolor{preprocessor}{\#define NVIC\_SYS\_CTRL\_R         (*((volatile uint32\_t *)0xE000ED10))}}
\DoxyCodeLine{2290 \textcolor{preprocessor}{\#define NVIC\_CFG\_CTRL\_R         (*((volatile uint32\_t *)0xE000ED14))}}
\DoxyCodeLine{2291 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI1\_R         (*((volatile uint32\_t *)0xE000ED18))}}
\DoxyCodeLine{2292 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI2\_R         (*((volatile uint32\_t *)0xE000ED1C))}}
\DoxyCodeLine{2293 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI3\_R         (*((volatile uint32\_t *)0xE000ED20))}}
\DoxyCodeLine{2294 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_R     (*((volatile uint32\_t *)0xE000ED24))}}
\DoxyCodeLine{2295 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_R       (*((volatile uint32\_t *)0xE000ED28))}}
\DoxyCodeLine{2296 \textcolor{preprocessor}{\#define NVIC\_HFAULT\_STAT\_R      (*((volatile uint32\_t *)0xE000ED2C))}}
\DoxyCodeLine{2297 \textcolor{preprocessor}{\#define NVIC\_DEBUG\_STAT\_R       (*((volatile uint32\_t *)0xE000ED30))}}
\DoxyCodeLine{2298 \textcolor{preprocessor}{\#define NVIC\_MM\_ADDR\_R          (*((volatile uint32\_t *)0xE000ED34))}}
\DoxyCodeLine{2299 \textcolor{preprocessor}{\#define NVIC\_FAULT\_ADDR\_R       (*((volatile uint32\_t *)0xE000ED38))}}
\DoxyCodeLine{2300 \textcolor{preprocessor}{\#define NVIC\_CPAC\_R             (*((volatile uint32\_t *)0xE000ED88))}}
\DoxyCodeLine{2301 \textcolor{preprocessor}{\#define NVIC\_MPU\_TYPE\_R         (*((volatile uint32\_t *)0xE000ED90))}}
\DoxyCodeLine{2302 \textcolor{preprocessor}{\#define NVIC\_MPU\_CTRL\_R         (*((volatile uint32\_t *)0xE000ED94))}}
\DoxyCodeLine{2303 \textcolor{preprocessor}{\#define NVIC\_MPU\_NUMBER\_R       (*((volatile uint32\_t *)0xE000ED98))}}
\DoxyCodeLine{2304 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE\_R         (*((volatile uint32\_t *)0xE000ED9C))}}
\DoxyCodeLine{2305 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_R         (*((volatile uint32\_t *)0xE000EDA0))}}
\DoxyCodeLine{2306 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE1\_R        (*((volatile uint32\_t *)0xE000EDA4))}}
\DoxyCodeLine{2307 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_R        (*((volatile uint32\_t *)0xE000EDA8))}}
\DoxyCodeLine{2308 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE2\_R        (*((volatile uint32\_t *)0xE000EDAC))}}
\DoxyCodeLine{2309 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_R        (*((volatile uint32\_t *)0xE000EDB0))}}
\DoxyCodeLine{2310 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE3\_R        (*((volatile uint32\_t *)0xE000EDB4))}}
\DoxyCodeLine{2311 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_R        (*((volatile uint32\_t *)0xE000EDB8))}}
\DoxyCodeLine{2312 \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_R         (*((volatile uint32\_t *)0xE000EDF0))}}
\DoxyCodeLine{2313 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_R         (*((volatile uint32\_t *)0xE000EDF4))}}
\DoxyCodeLine{2314 \textcolor{preprocessor}{\#define NVIC\_DBG\_DATA\_R         (*((volatile uint32\_t *)0xE000EDF8))}}
\DoxyCodeLine{2315 \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_R          (*((volatile uint32\_t *)0xE000EDFC))}}
\DoxyCodeLine{2316 \textcolor{preprocessor}{\#define NVIC\_SW\_TRIG\_R          (*((volatile uint32\_t *)0xE000EF00))}}
\DoxyCodeLine{2317 \textcolor{preprocessor}{\#define NVIC\_FPCC\_R             (*((volatile uint32\_t *)0xE000EF34))}}
\DoxyCodeLine{2318 \textcolor{preprocessor}{\#define NVIC\_FPCA\_R             (*((volatile uint32\_t *)0xE000EF38))}}
\DoxyCodeLine{2319 \textcolor{preprocessor}{\#define NVIC\_FPDSC\_R            (*((volatile uint32\_t *)0xE000EF3C))}}
\DoxyCodeLine{2320 }
\DoxyCodeLine{2321 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2322 \textcolor{comment}{//}}
\DoxyCodeLine{2323 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_LOAD register.}}
\DoxyCodeLine{2324 \textcolor{comment}{//}}
\DoxyCodeLine{2325 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2326 \textcolor{preprocessor}{\#define WDT\_LOAD\_M              0xFFFFFFFF  }\textcolor{comment}{// Watchdog Load Value}}
\DoxyCodeLine{2327 \textcolor{preprocessor}{\#define WDT\_LOAD\_S              0}}
\DoxyCodeLine{2328 }
\DoxyCodeLine{2329 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2330 \textcolor{comment}{//}}
\DoxyCodeLine{2331 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_VALUE register.}}
\DoxyCodeLine{2332 \textcolor{comment}{//}}
\DoxyCodeLine{2333 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2334 \textcolor{preprocessor}{\#define WDT\_VALUE\_M             0xFFFFFFFF  }\textcolor{comment}{// Watchdog Value}}
\DoxyCodeLine{2335 \textcolor{preprocessor}{\#define WDT\_VALUE\_S             0}}
\DoxyCodeLine{2336 }
\DoxyCodeLine{2337 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2338 \textcolor{comment}{//}}
\DoxyCodeLine{2339 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_CTL register.}}
\DoxyCodeLine{2340 \textcolor{comment}{//}}
\DoxyCodeLine{2341 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2342 \textcolor{preprocessor}{\#define WDT\_CTL\_WRC             0x80000000  }\textcolor{comment}{// Write Complete}}
\DoxyCodeLine{2343 \textcolor{preprocessor}{\#define WDT\_CTL\_INTTYPE         0x00000004  }\textcolor{comment}{// Watchdog Interrupt Type}}
\DoxyCodeLine{2344 \textcolor{preprocessor}{\#define WDT\_CTL\_RESEN           0x00000002  }\textcolor{comment}{// Watchdog Reset Enable}}
\DoxyCodeLine{2345 \textcolor{preprocessor}{\#define WDT\_CTL\_INTEN           0x00000001  }\textcolor{comment}{// Watchdog Interrupt Enable}}
\DoxyCodeLine{2346 }
\DoxyCodeLine{2347 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2348 \textcolor{comment}{//}}
\DoxyCodeLine{2349 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_ICR register.}}
\DoxyCodeLine{2350 \textcolor{comment}{//}}
\DoxyCodeLine{2351 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2352 \textcolor{preprocessor}{\#define WDT\_ICR\_M               0xFFFFFFFF  }\textcolor{comment}{// Watchdog Interrupt Clear}}
\DoxyCodeLine{2353 \textcolor{preprocessor}{\#define WDT\_ICR\_S               0}}
\DoxyCodeLine{2354 }
\DoxyCodeLine{2355 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2356 \textcolor{comment}{//}}
\DoxyCodeLine{2357 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_RIS register.}}
\DoxyCodeLine{2358 \textcolor{comment}{//}}
\DoxyCodeLine{2359 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2360 \textcolor{preprocessor}{\#define WDT\_RIS\_WDTRIS          0x00000001  }\textcolor{comment}{// Watchdog Raw Interrupt Status}}
\DoxyCodeLine{2361 }
\DoxyCodeLine{2362 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2363 \textcolor{comment}{//}}
\DoxyCodeLine{2364 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_MIS register.}}
\DoxyCodeLine{2365 \textcolor{comment}{//}}
\DoxyCodeLine{2366 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2367 \textcolor{preprocessor}{\#define WDT\_MIS\_WDTMIS          0x00000001  }\textcolor{comment}{// Watchdog Masked Interrupt Status}}
\DoxyCodeLine{2368 }
\DoxyCodeLine{2369 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2370 \textcolor{comment}{//}}
\DoxyCodeLine{2371 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_TEST register.}}
\DoxyCodeLine{2372 \textcolor{comment}{//}}
\DoxyCodeLine{2373 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2374 \textcolor{preprocessor}{\#define WDT\_TEST\_STALL          0x00000100  }\textcolor{comment}{// Watchdog Stall Enable}}
\DoxyCodeLine{2375 }
\DoxyCodeLine{2376 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2377 \textcolor{comment}{//}}
\DoxyCodeLine{2378 \textcolor{comment}{// The following are defines for the bit fields in the WDT\_O\_LOCK register.}}
\DoxyCodeLine{2379 \textcolor{comment}{//}}
\DoxyCodeLine{2380 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2381 \textcolor{preprocessor}{\#define WDT\_LOCK\_M              0xFFFFFFFF  }\textcolor{comment}{// Watchdog Lock}}
\DoxyCodeLine{2382 \textcolor{preprocessor}{\#define WDT\_LOCK\_UNLOCKED       0x00000000  }\textcolor{comment}{// Unlocked}}
\DoxyCodeLine{2383 \textcolor{preprocessor}{\#define WDT\_LOCK\_LOCKED         0x00000001  }\textcolor{comment}{// Locked}}
\DoxyCodeLine{2384 \textcolor{preprocessor}{\#define WDT\_LOCK\_UNLOCK         0x1ACCE551  }\textcolor{comment}{// Unlocks the watchdog timer}}
\DoxyCodeLine{2385 }
\DoxyCodeLine{2386 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2387 \textcolor{comment}{//}}
\DoxyCodeLine{2388 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_O\_IM register.}}
\DoxyCodeLine{2389 \textcolor{comment}{//}}
\DoxyCodeLine{2390 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2391 \textcolor{preprocessor}{\#define GPIO\_IM\_GPIO\_M          0x000000FF  }\textcolor{comment}{// GPIO Interrupt Mask Enable}}
\DoxyCodeLine{2392 \textcolor{preprocessor}{\#define GPIO\_IM\_GPIO\_S          0}}
\DoxyCodeLine{2393 }
\DoxyCodeLine{2394 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2395 \textcolor{comment}{//}}
\DoxyCodeLine{2396 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_O\_RIS register.}}
\DoxyCodeLine{2397 \textcolor{comment}{//}}
\DoxyCodeLine{2398 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2399 \textcolor{preprocessor}{\#define GPIO\_RIS\_GPIO\_M         0x000000FF  }\textcolor{comment}{// GPIO Interrupt Raw Status}}
\DoxyCodeLine{2400 \textcolor{preprocessor}{\#define GPIO\_RIS\_GPIO\_S         0}}
\DoxyCodeLine{2401 }
\DoxyCodeLine{2402 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2403 \textcolor{comment}{//}}
\DoxyCodeLine{2404 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_O\_MIS register.}}
\DoxyCodeLine{2405 \textcolor{comment}{//}}
\DoxyCodeLine{2406 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2407 \textcolor{preprocessor}{\#define GPIO\_MIS\_GPIO\_M         0x000000FF  }\textcolor{comment}{// GPIO Masked Interrupt Status}}
\DoxyCodeLine{2408 \textcolor{preprocessor}{\#define GPIO\_MIS\_GPIO\_S         0}}
\DoxyCodeLine{2409 }
\DoxyCodeLine{2410 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2411 \textcolor{comment}{//}}
\DoxyCodeLine{2412 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_O\_ICR register.}}
\DoxyCodeLine{2413 \textcolor{comment}{//}}
\DoxyCodeLine{2414 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2415 \textcolor{preprocessor}{\#define GPIO\_ICR\_GPIO\_M         0x000000FF  }\textcolor{comment}{// GPIO Interrupt Clear}}
\DoxyCodeLine{2416 \textcolor{preprocessor}{\#define GPIO\_ICR\_GPIO\_S         0}}
\DoxyCodeLine{2417 }
\DoxyCodeLine{2418 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2419 \textcolor{comment}{//}}
\DoxyCodeLine{2420 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_O\_LOCK register.}}
\DoxyCodeLine{2421 \textcolor{comment}{//}}
\DoxyCodeLine{2422 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2423 \textcolor{preprocessor}{\#define GPIO\_LOCK\_M             0xFFFFFFFF  }\textcolor{comment}{// GPIO Lock}}
\DoxyCodeLine{2424 \textcolor{preprocessor}{\#define GPIO\_LOCK\_UNLOCKED      0x00000000  }\textcolor{comment}{// The GPIOCR register is unlocked}}
\DoxyCodeLine{2425                                             \textcolor{comment}{// and may be modified}}
\DoxyCodeLine{2426 \textcolor{preprocessor}{\#define GPIO\_LOCK\_LOCKED        0x00000001  }\textcolor{comment}{// The GPIOCR register is locked}}
\DoxyCodeLine{2427                                             \textcolor{comment}{// and may not be modified}}
\DoxyCodeLine{2428 \textcolor{preprocessor}{\#define GPIO\_LOCK\_KEY           0x4C4F434B  }\textcolor{comment}{// Unlocks the GPIO\_CR register}}
\DoxyCodeLine{2429 }
\DoxyCodeLine{2430 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2431 \textcolor{comment}{//}}
\DoxyCodeLine{2432 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_PCTL register for}}
\DoxyCodeLine{2433 \textcolor{comment}{// port A.}}
\DoxyCodeLine{2434 \textcolor{comment}{//}}
\DoxyCodeLine{2435 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2436 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA7\_M         0xF0000000  }\textcolor{comment}{// PA7 Mask}}
\DoxyCodeLine{2437 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA7\_I2C1SDA   0x30000000  }\textcolor{comment}{// I2C1SDA on PA7}}
\DoxyCodeLine{2438 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA7\_M1PWM3    0x50000000  }\textcolor{comment}{// M1PWM3 on PA7}}
\DoxyCodeLine{2439 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA6\_M         0x0F000000  }\textcolor{comment}{// PA6 Mask}}
\DoxyCodeLine{2440 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA6\_I2C1SCL   0x03000000  }\textcolor{comment}{// I2C1SCL on PA6}}
\DoxyCodeLine{2441 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA6\_M1PWM2    0x05000000  }\textcolor{comment}{// M1PWM2 on PA6}}
\DoxyCodeLine{2442 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA5\_M         0x00F00000  }\textcolor{comment}{// PA5 Mask}}
\DoxyCodeLine{2443 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA5\_SSI0TX    0x00200000  }\textcolor{comment}{// SSI0TX on PA5}}
\DoxyCodeLine{2444 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA4\_M         0x000F0000  }\textcolor{comment}{// PA4 Mask}}
\DoxyCodeLine{2445 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA4\_SSI0RX    0x00020000  }\textcolor{comment}{// SSI0RX on PA4}}
\DoxyCodeLine{2446 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA3\_M         0x0000F000  }\textcolor{comment}{// PA3 Mask}}
\DoxyCodeLine{2447 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA3\_SSI0FSS   0x00002000  }\textcolor{comment}{// SSI0FSS on PA3}}
\DoxyCodeLine{2448 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA2\_M         0x00000F00  }\textcolor{comment}{// PA2 Mask}}
\DoxyCodeLine{2449 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA2\_SSI0CLK   0x00000200  }\textcolor{comment}{// SSI0CLK on PA2}}
\DoxyCodeLine{2450 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA1\_M         0x000000F0  }\textcolor{comment}{// PA1 Mask}}
\DoxyCodeLine{2451 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA1\_U0TX      0x00000010  }\textcolor{comment}{// U0TX on PA1}}
\DoxyCodeLine{2452 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA1\_CAN1TX    0x00000080  }\textcolor{comment}{// CAN1TX on PA1}}
\DoxyCodeLine{2453 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA0\_M         0x0000000F  }\textcolor{comment}{// PA0 Mask}}
\DoxyCodeLine{2454 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA0\_U0RX      0x00000001  }\textcolor{comment}{// U0RX on PA0}}
\DoxyCodeLine{2455 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PA0\_CAN1RX    0x00000008  }\textcolor{comment}{// CAN1RX on PA0}}
\DoxyCodeLine{2456 }
\DoxyCodeLine{2457 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2458 \textcolor{comment}{//}}
\DoxyCodeLine{2459 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_PCTL register for}}
\DoxyCodeLine{2460 \textcolor{comment}{// port B.}}
\DoxyCodeLine{2461 \textcolor{comment}{//}}
\DoxyCodeLine{2462 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2463 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB7\_M         0xF0000000  }\textcolor{comment}{// PB7 Mask}}
\DoxyCodeLine{2464 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB7\_SSI2TX    0x20000000  }\textcolor{comment}{// SSI2TX on PB7}}
\DoxyCodeLine{2465 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB7\_M0PWM1    0x40000000  }\textcolor{comment}{// M0PWM1 on PB7}}
\DoxyCodeLine{2466 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB7\_T0CCP1    0x70000000  }\textcolor{comment}{// T0CCP1 on PB7}}
\DoxyCodeLine{2467 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB6\_M         0x0F000000  }\textcolor{comment}{// PB6 Mask}}
\DoxyCodeLine{2468 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB6\_SSI2RX    0x02000000  }\textcolor{comment}{// SSI2RX on PB6}}
\DoxyCodeLine{2469 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB6\_M0PWM0    0x04000000  }\textcolor{comment}{// M0PWM0 on PB6}}
\DoxyCodeLine{2470 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB6\_T0CCP0    0x07000000  }\textcolor{comment}{// T0CCP0 on PB6}}
\DoxyCodeLine{2471 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB5\_M         0x00F00000  }\textcolor{comment}{// PB5 Mask}}
\DoxyCodeLine{2472 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB5\_SSI2FSS   0x00200000  }\textcolor{comment}{// SSI2FSS on PB5}}
\DoxyCodeLine{2473 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB5\_M0PWM3    0x00400000  }\textcolor{comment}{// M0PWM3 on PB5}}
\DoxyCodeLine{2474 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB5\_T1CCP1    0x00700000  }\textcolor{comment}{// T1CCP1 on PB5}}
\DoxyCodeLine{2475 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB5\_CAN0TX    0x00800000  }\textcolor{comment}{// CAN0TX on PB5}}
\DoxyCodeLine{2476 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB4\_M         0x000F0000  }\textcolor{comment}{// PB4 Mask}}
\DoxyCodeLine{2477 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB4\_SSI2CLK   0x00020000  }\textcolor{comment}{// SSI2CLK on PB4}}
\DoxyCodeLine{2478 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB4\_M0PWM2    0x00040000  }\textcolor{comment}{// M0PWM2 on PB4}}
\DoxyCodeLine{2479 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB4\_T1CCP0    0x00070000  }\textcolor{comment}{// T1CCP0 on PB4}}
\DoxyCodeLine{2480 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB4\_CAN0RX    0x00080000  }\textcolor{comment}{// CAN0RX on PB4}}
\DoxyCodeLine{2481 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB3\_M         0x0000F000  }\textcolor{comment}{// PB3 Mask}}
\DoxyCodeLine{2482 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB3\_I2C0SDA   0x00003000  }\textcolor{comment}{// I2C0SDA on PB3}}
\DoxyCodeLine{2483 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB3\_T3CCP1    0x00007000  }\textcolor{comment}{// T3CCP1 on PB3}}
\DoxyCodeLine{2484 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB2\_M         0x00000F00  }\textcolor{comment}{// PB2 Mask}}
\DoxyCodeLine{2485 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB2\_I2C0SCL   0x00000300  }\textcolor{comment}{// I2C0SCL on PB2}}
\DoxyCodeLine{2486 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB2\_T3CCP0    0x00000700  }\textcolor{comment}{// T3CCP0 on PB2}}
\DoxyCodeLine{2487 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB1\_M         0x000000F0  }\textcolor{comment}{// PB1 Mask}}
\DoxyCodeLine{2488 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB1\_USB0VBUS  0x00000000  }\textcolor{comment}{// USB0VBUS on PB1}}
\DoxyCodeLine{2489 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB1\_U1TX      0x00000010  }\textcolor{comment}{// U1TX on PB1}}
\DoxyCodeLine{2490 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB1\_T2CCP1    0x00000070  }\textcolor{comment}{// T2CCP1 on PB1}}
\DoxyCodeLine{2491 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB0\_M         0x0000000F  }\textcolor{comment}{// PB0 Mask}}
\DoxyCodeLine{2492 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB0\_USB0ID    0x00000000  }\textcolor{comment}{// USB0ID on PB0}}
\DoxyCodeLine{2493 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB0\_U1RX      0x00000001  }\textcolor{comment}{// U1RX on PB0}}
\DoxyCodeLine{2494 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PB0\_T2CCP0    0x00000007  }\textcolor{comment}{// T2CCP0 on PB0}}
\DoxyCodeLine{2495 }
\DoxyCodeLine{2496 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2497 \textcolor{comment}{//}}
\DoxyCodeLine{2498 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_PCTL register for}}
\DoxyCodeLine{2499 \textcolor{comment}{// port C.}}
\DoxyCodeLine{2500 \textcolor{comment}{//}}
\DoxyCodeLine{2501 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2502 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC7\_M         0xF0000000  }\textcolor{comment}{// PC7 Mask}}
\DoxyCodeLine{2503 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC7\_U3TX      0x10000000  }\textcolor{comment}{// U3TX on PC7}}
\DoxyCodeLine{2504 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC7\_WT1CCP1   0x70000000  }\textcolor{comment}{// WT1CCP1 on PC7}}
\DoxyCodeLine{2505 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC7\_USB0PFLT  0x80000000  }\textcolor{comment}{// USB0PFLT on PC7}}
\DoxyCodeLine{2506 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC6\_M         0x0F000000  }\textcolor{comment}{// PC6 Mask}}
\DoxyCodeLine{2507 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC6\_U3RX      0x01000000  }\textcolor{comment}{// U3RX on PC6}}
\DoxyCodeLine{2508 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC6\_PHB1      0x06000000  }\textcolor{comment}{// PHB1 on PC6}}
\DoxyCodeLine{2509 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC6\_WT1CCP0   0x07000000  }\textcolor{comment}{// WT1CCP0 on PC6}}
\DoxyCodeLine{2510 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC6\_USB0EPEN  0x08000000  }\textcolor{comment}{// USB0EPEN on PC6}}
\DoxyCodeLine{2511 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC5\_M         0x00F00000  }\textcolor{comment}{// PC5 Mask}}
\DoxyCodeLine{2512 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC5\_U4TX      0x00100000  }\textcolor{comment}{// U4TX on PC5}}
\DoxyCodeLine{2513 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC5\_U1TX      0x00200000  }\textcolor{comment}{// U1TX on PC5}}
\DoxyCodeLine{2514 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC5\_M0PWM7    0x00400000  }\textcolor{comment}{// M0PWM7 on PC5}}
\DoxyCodeLine{2515 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC5\_PHA1      0x00600000  }\textcolor{comment}{// PHA1 on PC5}}
\DoxyCodeLine{2516 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC5\_WT0CCP1   0x00700000  }\textcolor{comment}{// WT0CCP1 on PC5}}
\DoxyCodeLine{2517 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC5\_U1CTS     0x00800000  }\textcolor{comment}{// U1CTS on PC5}}
\DoxyCodeLine{2518 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC4\_M         0x000F0000  }\textcolor{comment}{// PC4 Mask}}
\DoxyCodeLine{2519 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC4\_U4RX      0x00010000  }\textcolor{comment}{// U4RX on PC4}}
\DoxyCodeLine{2520 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC4\_U1RX      0x00020000  }\textcolor{comment}{// U1RX on PC4}}
\DoxyCodeLine{2521 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC4\_M0PWM6    0x00040000  }\textcolor{comment}{// M0PWM6 on PC4}}
\DoxyCodeLine{2522 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC4\_IDX1      0x00060000  }\textcolor{comment}{// IDX1 on PC4}}
\DoxyCodeLine{2523 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC4\_WT0CCP0   0x00070000  }\textcolor{comment}{// WT0CCP0 on PC4}}
\DoxyCodeLine{2524 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC4\_U1RTS     0x00080000  }\textcolor{comment}{// U1RTS on PC4}}
\DoxyCodeLine{2525 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC3\_M         0x0000F000  }\textcolor{comment}{// PC3 Mask}}
\DoxyCodeLine{2526 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC3\_TDO       0x00001000  }\textcolor{comment}{// TDO on PC3}}
\DoxyCodeLine{2527 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC3\_T5CCP1    0x00007000  }\textcolor{comment}{// T5CCP1 on PC3}}
\DoxyCodeLine{2528 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC2\_M         0x00000F00  }\textcolor{comment}{// PC2 Mask}}
\DoxyCodeLine{2529 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC2\_TDI       0x00000100  }\textcolor{comment}{// TDI on PC2}}
\DoxyCodeLine{2530 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC2\_T5CCP0    0x00000700  }\textcolor{comment}{// T5CCP0 on PC2}}
\DoxyCodeLine{2531 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC1\_M         0x000000F0  }\textcolor{comment}{// PC1 Mask}}
\DoxyCodeLine{2532 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC1\_TMS       0x00000010  }\textcolor{comment}{// TMS on PC1}}
\DoxyCodeLine{2533 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC1\_T4CCP1    0x00000070  }\textcolor{comment}{// T4CCP1 on PC1}}
\DoxyCodeLine{2534 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC0\_M         0x0000000F  }\textcolor{comment}{// PC0 Mask}}
\DoxyCodeLine{2535 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC0\_TCK       0x00000001  }\textcolor{comment}{// TCK on PC0}}
\DoxyCodeLine{2536 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PC0\_T4CCP0    0x00000007  }\textcolor{comment}{// T4CCP0 on PC0}}
\DoxyCodeLine{2537 }
\DoxyCodeLine{2538 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2539 \textcolor{comment}{//}}
\DoxyCodeLine{2540 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_PCTL register for}}
\DoxyCodeLine{2541 \textcolor{comment}{// port D.}}
\DoxyCodeLine{2542 \textcolor{comment}{//}}
\DoxyCodeLine{2543 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2544 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD7\_M         0xF0000000  }\textcolor{comment}{// PD7 Mask}}
\DoxyCodeLine{2545 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD7\_U2TX      0x10000000  }\textcolor{comment}{// U2TX on PD7}}
\DoxyCodeLine{2546 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD7\_PHB0      0x60000000  }\textcolor{comment}{// PHB0 on PD7}}
\DoxyCodeLine{2547 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD7\_WT5CCP1   0x70000000  }\textcolor{comment}{// WT5CCP1 on PD7}}
\DoxyCodeLine{2548 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD7\_NMI       0x80000000  }\textcolor{comment}{// NMI on PD7}}
\DoxyCodeLine{2549 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD6\_M         0x0F000000  }\textcolor{comment}{// PD6 Mask}}
\DoxyCodeLine{2550 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD6\_U2RX      0x01000000  }\textcolor{comment}{// U2RX on PD6}}
\DoxyCodeLine{2551 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD6\_M0FAULT0  0x04000000  }\textcolor{comment}{// M0FAULT0 on PD6}}
\DoxyCodeLine{2552 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD6\_PHA0      0x06000000  }\textcolor{comment}{// PHA0 on PD6}}
\DoxyCodeLine{2553 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD6\_WT5CCP0   0x07000000  }\textcolor{comment}{// WT5CCP0 on PD6}}
\DoxyCodeLine{2554 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD5\_M         0x00F00000  }\textcolor{comment}{// PD5 Mask}}
\DoxyCodeLine{2555 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD5\_USB0DP    0x00000000  }\textcolor{comment}{// USB0DP on PD5}}
\DoxyCodeLine{2556 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD5\_U6TX      0x00100000  }\textcolor{comment}{// U6TX on PD5}}
\DoxyCodeLine{2557 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD5\_WT4CCP1   0x00700000  }\textcolor{comment}{// WT4CCP1 on PD5}}
\DoxyCodeLine{2558 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD4\_M         0x000F0000  }\textcolor{comment}{// PD4 Mask}}
\DoxyCodeLine{2559 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD4\_USB0DM    0x00000000  }\textcolor{comment}{// USB0DM on PD4}}
\DoxyCodeLine{2560 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD4\_U6RX      0x00010000  }\textcolor{comment}{// U6RX on PD4}}
\DoxyCodeLine{2561 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD4\_WT4CCP0   0x00070000  }\textcolor{comment}{// WT4CCP0 on PD4}}
\DoxyCodeLine{2562 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD3\_M         0x0000F000  }\textcolor{comment}{// PD3 Mask}}
\DoxyCodeLine{2563 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD3\_AIN4      0x00000000  }\textcolor{comment}{// AIN4 on PD3}}
\DoxyCodeLine{2564 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD3\_SSI3TX    0x00001000  }\textcolor{comment}{// SSI3TX on PD3}}
\DoxyCodeLine{2565 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD3\_SSI1TX    0x00002000  }\textcolor{comment}{// SSI1TX on PD3}}
\DoxyCodeLine{2566 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD3\_IDX0      0x00006000  }\textcolor{comment}{// IDX0 on PD3}}
\DoxyCodeLine{2567 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD3\_WT3CCP1   0x00007000  }\textcolor{comment}{// WT3CCP1 on PD3}}
\DoxyCodeLine{2568 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD3\_USB0PFLT  0x00008000  }\textcolor{comment}{// USB0PFLT on PD3}}
\DoxyCodeLine{2569 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD2\_M         0x00000F00  }\textcolor{comment}{// PD2 Mask}}
\DoxyCodeLine{2570 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD2\_AIN5      0x00000000  }\textcolor{comment}{// AIN5 on PD2}}
\DoxyCodeLine{2571 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD2\_SSI3RX    0x00000100  }\textcolor{comment}{// SSI3RX on PD2}}
\DoxyCodeLine{2572 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD2\_SSI1RX    0x00000200  }\textcolor{comment}{// SSI1RX on PD2}}
\DoxyCodeLine{2573 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD2\_M0FAULT0  0x00000400  }\textcolor{comment}{// M0FAULT0 on PD2}}
\DoxyCodeLine{2574 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD2\_WT3CCP0   0x00000700  }\textcolor{comment}{// WT3CCP0 on PD2}}
\DoxyCodeLine{2575 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD2\_USB0EPEN  0x00000800  }\textcolor{comment}{// USB0EPEN on PD2}}
\DoxyCodeLine{2576 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_M         0x000000F0  }\textcolor{comment}{// PD1 Mask}}
\DoxyCodeLine{2577 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_AIN6      0x00000000  }\textcolor{comment}{// AIN6 on PD1}}
\DoxyCodeLine{2578 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_SSI3FSS   0x00000010  }\textcolor{comment}{// SSI3FSS on PD1}}
\DoxyCodeLine{2579 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_SSI1FSS   0x00000020  }\textcolor{comment}{// SSI1FSS on PD1}}
\DoxyCodeLine{2580 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_I2C3SDA   0x00000030  }\textcolor{comment}{// I2C3SDA on PD1}}
\DoxyCodeLine{2581 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_M0PWM7    0x00000040  }\textcolor{comment}{// M0PWM7 on PD1}}
\DoxyCodeLine{2582 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_M1PWM1    0x00000050  }\textcolor{comment}{// M1PWM1 on PD1}}
\DoxyCodeLine{2583 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD1\_WT2CCP1   0x00000070  }\textcolor{comment}{// WT2CCP1 on PD1}}
\DoxyCodeLine{2584 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_M         0x0000000F  }\textcolor{comment}{// PD0 Mask}}
\DoxyCodeLine{2585 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_AIN7      0x00000000  }\textcolor{comment}{// AIN7 on PD0}}
\DoxyCodeLine{2586 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_SSI3CLK   0x00000001  }\textcolor{comment}{// SSI3CLK on PD0}}
\DoxyCodeLine{2587 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_SSI1CLK   0x00000002  }\textcolor{comment}{// SSI1CLK on PD0}}
\DoxyCodeLine{2588 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_I2C3SCL   0x00000003  }\textcolor{comment}{// I2C3SCL on PD0}}
\DoxyCodeLine{2589 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_M0PWM6    0x00000004  }\textcolor{comment}{// M0PWM6 on PD0}}
\DoxyCodeLine{2590 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_M1PWM0    0x00000005  }\textcolor{comment}{// M1PWM0 on PD0}}
\DoxyCodeLine{2591 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PD0\_WT2CCP0   0x00000007  }\textcolor{comment}{// WT2CCP0 on PD0}}
\DoxyCodeLine{2592 }
\DoxyCodeLine{2593 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2594 \textcolor{comment}{//}}
\DoxyCodeLine{2595 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_PCTL register for}}
\DoxyCodeLine{2596 \textcolor{comment}{// port E.}}
\DoxyCodeLine{2597 \textcolor{comment}{//}}
\DoxyCodeLine{2598 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2599 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE5\_M         0x00F00000  }\textcolor{comment}{// PE5 Mask}}
\DoxyCodeLine{2600 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE5\_AIN8      0x00000000  }\textcolor{comment}{// AIN8 on PE5}}
\DoxyCodeLine{2601 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE5\_U5TX      0x00100000  }\textcolor{comment}{// U5TX on PE5}}
\DoxyCodeLine{2602 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE5\_I2C2SDA   0x00300000  }\textcolor{comment}{// I2C2SDA on PE5}}
\DoxyCodeLine{2603 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE5\_M0PWM5    0x00400000  }\textcolor{comment}{// M0PWM5 on PE5}}
\DoxyCodeLine{2604 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE5\_M1PWM3    0x00500000  }\textcolor{comment}{// M1PWM3 on PE5}}
\DoxyCodeLine{2605 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE5\_CAN0TX    0x00800000  }\textcolor{comment}{// CAN0TX on PE5}}
\DoxyCodeLine{2606 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE4\_M         0x000F0000  }\textcolor{comment}{// PE4 Mask}}
\DoxyCodeLine{2607 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE4\_AIN9      0x00000000  }\textcolor{comment}{// AIN9 on PE4}}
\DoxyCodeLine{2608 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE4\_U5RX      0x00010000  }\textcolor{comment}{// U5RX on PE4}}
\DoxyCodeLine{2609 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE4\_I2C2SCL   0x00030000  }\textcolor{comment}{// I2C2SCL on PE4}}
\DoxyCodeLine{2610 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE4\_M0PWM4    0x00040000  }\textcolor{comment}{// M0PWM4 on PE4}}
\DoxyCodeLine{2611 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE4\_M1PWM2    0x00050000  }\textcolor{comment}{// M1PWM2 on PE4}}
\DoxyCodeLine{2612 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE4\_CAN0RX    0x00080000  }\textcolor{comment}{// CAN0RX on PE4}}
\DoxyCodeLine{2613 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE3\_M         0x0000F000  }\textcolor{comment}{// PE3 Mask}}
\DoxyCodeLine{2614 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE3\_AIN0      0x00000000  }\textcolor{comment}{// AIN0 on PE3}}
\DoxyCodeLine{2615 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE2\_M         0x00000F00  }\textcolor{comment}{// PE2 Mask}}
\DoxyCodeLine{2616 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE2\_AIN1      0x00000000  }\textcolor{comment}{// AIN1 on PE2}}
\DoxyCodeLine{2617 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE1\_M         0x000000F0  }\textcolor{comment}{// PE1 Mask}}
\DoxyCodeLine{2618 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE1\_AIN2      0x00000000  }\textcolor{comment}{// AIN2 on PE1}}
\DoxyCodeLine{2619 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE1\_U7TX      0x00000010  }\textcolor{comment}{// U7TX on PE1}}
\DoxyCodeLine{2620 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE0\_M         0x0000000F  }\textcolor{comment}{// PE0 Mask}}
\DoxyCodeLine{2621 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE0\_AIN3      0x00000000  }\textcolor{comment}{// AIN3 on PE0}}
\DoxyCodeLine{2622 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PE0\_U7RX      0x00000001  }\textcolor{comment}{// U7RX on PE0}}
\DoxyCodeLine{2623 }
\DoxyCodeLine{2624 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2625 \textcolor{comment}{//}}
\DoxyCodeLine{2626 \textcolor{comment}{// The following are defines for the bit fields in the GPIO\_PCTL register for}}
\DoxyCodeLine{2627 \textcolor{comment}{// port F.}}
\DoxyCodeLine{2628 \textcolor{comment}{//}}
\DoxyCodeLine{2629 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2630 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF4\_M         0x000F0000  }\textcolor{comment}{// PF4 Mask}}
\DoxyCodeLine{2631 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF4\_M1FAULT0  0x00050000  }\textcolor{comment}{// M1FAULT0 on PF4}}
\DoxyCodeLine{2632 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF4\_IDX0      0x00060000  }\textcolor{comment}{// IDX0 on PF4}}
\DoxyCodeLine{2633 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF4\_T2CCP0    0x00070000  }\textcolor{comment}{// T2CCP0 on PF4}}
\DoxyCodeLine{2634 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF4\_USB0EPEN  0x00080000  }\textcolor{comment}{// USB0EPEN on PF4}}
\DoxyCodeLine{2635 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF3\_M         0x0000F000  }\textcolor{comment}{// PF3 Mask}}
\DoxyCodeLine{2636 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF3\_SSI1FSS   0x00002000  }\textcolor{comment}{// SSI1FSS on PF3}}
\DoxyCodeLine{2637 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF3\_CAN0TX    0x00003000  }\textcolor{comment}{// CAN0TX on PF3}}
\DoxyCodeLine{2638 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF3\_M1PWM7    0x00005000  }\textcolor{comment}{// M1PWM7 on PF3}}
\DoxyCodeLine{2639 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF3\_T1CCP1    0x00007000  }\textcolor{comment}{// T1CCP1 on PF3}}
\DoxyCodeLine{2640 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF3\_TRCLK     0x0000E000  }\textcolor{comment}{// TRCLK on PF3}}
\DoxyCodeLine{2641 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF2\_M         0x00000F00  }\textcolor{comment}{// PF2 Mask}}
\DoxyCodeLine{2642 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF2\_SSI1CLK   0x00000200  }\textcolor{comment}{// SSI1CLK on PF2}}
\DoxyCodeLine{2643 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF2\_M0FAULT0  0x00000400  }\textcolor{comment}{// M0FAULT0 on PF2}}
\DoxyCodeLine{2644 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF2\_M1PWM6    0x00000500  }\textcolor{comment}{// M1PWM6 on PF2}}
\DoxyCodeLine{2645 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF2\_T1CCP0    0x00000700  }\textcolor{comment}{// T1CCP0 on PF2}}
\DoxyCodeLine{2646 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF2\_TRD0      0x00000E00  }\textcolor{comment}{// TRD0 on PF2}}
\DoxyCodeLine{2647 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_M         0x000000F0  }\textcolor{comment}{// PF1 Mask}}
\DoxyCodeLine{2648 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_U1CTS     0x00000010  }\textcolor{comment}{// U1CTS on PF1}}
\DoxyCodeLine{2649 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_SSI1TX    0x00000020  }\textcolor{comment}{// SSI1TX on PF1}}
\DoxyCodeLine{2650 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_M1PWM5    0x00000050  }\textcolor{comment}{// M1PWM5 on PF1}}
\DoxyCodeLine{2651 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_PHB0      0x00000060  }\textcolor{comment}{// PHB0 on PF1}}
\DoxyCodeLine{2652 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_T0CCP1    0x00000070  }\textcolor{comment}{// T0CCP1 on PF1}}
\DoxyCodeLine{2653 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_C1O       0x00000090  }\textcolor{comment}{// C1O on PF1}}
\DoxyCodeLine{2654 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF1\_TRD1      0x000000E0  }\textcolor{comment}{// TRD1 on PF1}}
\DoxyCodeLine{2655 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_M         0x0000000F  }\textcolor{comment}{// PF0 Mask}}
\DoxyCodeLine{2656 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_U1RTS     0x00000001  }\textcolor{comment}{// U1RTS on PF0}}
\DoxyCodeLine{2657 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_SSI1RX    0x00000002  }\textcolor{comment}{// SSI1RX on PF0}}
\DoxyCodeLine{2658 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_CAN0RX    0x00000003  }\textcolor{comment}{// CAN0RX on PF0}}
\DoxyCodeLine{2659 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_M1PWM4    0x00000005  }\textcolor{comment}{// M1PWM4 on PF0}}
\DoxyCodeLine{2660 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_PHA0      0x00000006  }\textcolor{comment}{// PHA0 on PF0}}
\DoxyCodeLine{2661 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_T0CCP0    0x00000007  }\textcolor{comment}{// T0CCP0 on PF0}}
\DoxyCodeLine{2662 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_NMI       0x00000008  }\textcolor{comment}{// NMI on PF0}}
\DoxyCodeLine{2663 \textcolor{preprocessor}{\#define GPIO\_PCTL\_PF0\_C0O       0x00000009  }\textcolor{comment}{// C0O on PF0}}
\DoxyCodeLine{2664 }
\DoxyCodeLine{2665 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2666 \textcolor{comment}{//}}
\DoxyCodeLine{2667 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_CR0 register.}}
\DoxyCodeLine{2668 \textcolor{comment}{//}}
\DoxyCodeLine{2669 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2670 \textcolor{preprocessor}{\#define SSI\_CR0\_SCR\_M           0x0000FF00  }\textcolor{comment}{// SSI Serial Clock Rate}}
\DoxyCodeLine{2671 \textcolor{preprocessor}{\#define SSI\_CR0\_SPH             0x00000080  }\textcolor{comment}{// SSI Serial Clock Phase}}
\DoxyCodeLine{2672 \textcolor{preprocessor}{\#define SSI\_CR0\_SPO             0x00000040  }\textcolor{comment}{// SSI Serial Clock Polarity}}
\DoxyCodeLine{2673 \textcolor{preprocessor}{\#define SSI\_CR0\_FRF\_M           0x00000030  }\textcolor{comment}{// SSI Frame Format Select}}
\DoxyCodeLine{2674 \textcolor{preprocessor}{\#define SSI\_CR0\_FRF\_MOTO        0x00000000  }\textcolor{comment}{// Freescale SPI Frame Format}}
\DoxyCodeLine{2675 \textcolor{preprocessor}{\#define SSI\_CR0\_FRF\_TI          0x00000010  }\textcolor{comment}{// Synchronous Serial Frame Format}}
\DoxyCodeLine{2676 \textcolor{preprocessor}{\#define SSI\_CR0\_FRF\_NMW         0x00000020  }\textcolor{comment}{// MICROWIRE Frame Format}}
\DoxyCodeLine{2677 \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_M           0x0000000F  }\textcolor{comment}{// SSI Data Size Select}}
\DoxyCodeLine{2678 \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_4           0x00000003  }\textcolor{comment}{// 4-\/bit data}}
\DoxyCodeLine{2679 \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_5           0x00000004  }\textcolor{comment}{// 5-\/bit data}}
\DoxyCodeLine{2680 \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_6           0x00000005  }\textcolor{comment}{// 6-\/bit data}}
\DoxyCodeLine{2681 \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_7           0x00000006  }\textcolor{comment}{// 7-\/bit data}}
\DoxyCodeLine{2682 \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_8           0x00000007  }\textcolor{comment}{// 8-\/bit data}}
\DoxyCodeLine{2683 \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_9           0x00000008  }\textcolor{comment}{// 9-\/bit data}}
\DoxyCodeLine{2684 \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_10          0x00000009  }\textcolor{comment}{// 10-\/bit data}}
\DoxyCodeLine{2685 \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_11          0x0000000A  }\textcolor{comment}{// 11-\/bit data}}
\DoxyCodeLine{2686 \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_12          0x0000000B  }\textcolor{comment}{// 12-\/bit data}}
\DoxyCodeLine{2687 \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_13          0x0000000C  }\textcolor{comment}{// 13-\/bit data}}
\DoxyCodeLine{2688 \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_14          0x0000000D  }\textcolor{comment}{// 14-\/bit data}}
\DoxyCodeLine{2689 \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_15          0x0000000E  }\textcolor{comment}{// 15-\/bit data}}
\DoxyCodeLine{2690 \textcolor{preprocessor}{\#define SSI\_CR0\_DSS\_16          0x0000000F  }\textcolor{comment}{// 16-\/bit data}}
\DoxyCodeLine{2691 \textcolor{preprocessor}{\#define SSI\_CR0\_SCR\_S           8}}
\DoxyCodeLine{2692 }
\DoxyCodeLine{2693 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2694 \textcolor{comment}{//}}
\DoxyCodeLine{2695 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_CR1 register.}}
\DoxyCodeLine{2696 \textcolor{comment}{//}}
\DoxyCodeLine{2697 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2698 \textcolor{preprocessor}{\#define SSI\_CR1\_EOT             0x00000010  }\textcolor{comment}{// End of Transmission}}
\DoxyCodeLine{2699 \textcolor{preprocessor}{\#define SSI\_CR1\_MS              0x00000004  }\textcolor{comment}{// SSI Master/Slave Select}}
\DoxyCodeLine{2700 \textcolor{preprocessor}{\#define SSI\_CR1\_SSE             0x00000002  }\textcolor{comment}{// SSI Synchronous Serial Port}}
\DoxyCodeLine{2701                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{2702 \textcolor{preprocessor}{\#define SSI\_CR1\_LBM             0x00000001  }\textcolor{comment}{// SSI Loopback Mode}}
\DoxyCodeLine{2703 }
\DoxyCodeLine{2704 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2705 \textcolor{comment}{//}}
\DoxyCodeLine{2706 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_DR register.}}
\DoxyCodeLine{2707 \textcolor{comment}{//}}
\DoxyCodeLine{2708 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2709 \textcolor{preprocessor}{\#define SSI\_DR\_DATA\_M           0x0000FFFF  }\textcolor{comment}{// SSI Receive/Transmit Data}}
\DoxyCodeLine{2710 \textcolor{preprocessor}{\#define SSI\_DR\_DATA\_S           0}}
\DoxyCodeLine{2711 }
\DoxyCodeLine{2712 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2713 \textcolor{comment}{//}}
\DoxyCodeLine{2714 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_SR register.}}
\DoxyCodeLine{2715 \textcolor{comment}{//}}
\DoxyCodeLine{2716 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2717 \textcolor{preprocessor}{\#define SSI\_SR\_BSY              0x00000010  }\textcolor{comment}{// SSI Busy Bit}}
\DoxyCodeLine{2718 \textcolor{preprocessor}{\#define SSI\_SR\_RFF              0x00000008  }\textcolor{comment}{// SSI Receive FIFO Full}}
\DoxyCodeLine{2719 \textcolor{preprocessor}{\#define SSI\_SR\_RNE              0x00000004  }\textcolor{comment}{// SSI Receive FIFO Not Empty}}
\DoxyCodeLine{2720 \textcolor{preprocessor}{\#define SSI\_SR\_TNF              0x00000002  }\textcolor{comment}{// SSI Transmit FIFO Not Full}}
\DoxyCodeLine{2721 \textcolor{preprocessor}{\#define SSI\_SR\_TFE              0x00000001  }\textcolor{comment}{// SSI Transmit FIFO Empty}}
\DoxyCodeLine{2722 }
\DoxyCodeLine{2723 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2724 \textcolor{comment}{//}}
\DoxyCodeLine{2725 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_CPSR register.}}
\DoxyCodeLine{2726 \textcolor{comment}{//}}
\DoxyCodeLine{2727 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2728 \textcolor{preprocessor}{\#define SSI\_CPSR\_CPSDVSR\_M      0x000000FF  }\textcolor{comment}{// SSI Clock Prescale Divisor}}
\DoxyCodeLine{2729 \textcolor{preprocessor}{\#define SSI\_CPSR\_CPSDVSR\_S      0}}
\DoxyCodeLine{2730 }
\DoxyCodeLine{2731 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2732 \textcolor{comment}{//}}
\DoxyCodeLine{2733 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_IM register.}}
\DoxyCodeLine{2734 \textcolor{comment}{//}}
\DoxyCodeLine{2735 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2736 \textcolor{preprocessor}{\#define SSI\_IM\_TXIM             0x00000008  }\textcolor{comment}{// SSI Transmit FIFO Interrupt Mask}}
\DoxyCodeLine{2737 \textcolor{preprocessor}{\#define SSI\_IM\_RXIM             0x00000004  }\textcolor{comment}{// SSI Receive FIFO Interrupt Mask}}
\DoxyCodeLine{2738 \textcolor{preprocessor}{\#define SSI\_IM\_RTIM             0x00000002  }\textcolor{comment}{// SSI Receive Time-\/Out Interrupt}}
\DoxyCodeLine{2739                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{2740 \textcolor{preprocessor}{\#define SSI\_IM\_RORIM            0x00000001  }\textcolor{comment}{// SSI Receive Overrun Interrupt}}
\DoxyCodeLine{2741                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{2742 }
\DoxyCodeLine{2743 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2744 \textcolor{comment}{//}}
\DoxyCodeLine{2745 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_RIS register.}}
\DoxyCodeLine{2746 \textcolor{comment}{//}}
\DoxyCodeLine{2747 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2748 \textcolor{preprocessor}{\#define SSI\_RIS\_TXRIS           0x00000008  }\textcolor{comment}{// SSI Transmit FIFO Raw Interrupt}}
\DoxyCodeLine{2749                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{2750 \textcolor{preprocessor}{\#define SSI\_RIS\_RXRIS           0x00000004  }\textcolor{comment}{// SSI Receive FIFO Raw Interrupt}}
\DoxyCodeLine{2751                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{2752 \textcolor{preprocessor}{\#define SSI\_RIS\_RTRIS           0x00000002  }\textcolor{comment}{// SSI Receive Time-\/Out Raw}}
\DoxyCodeLine{2753                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{2754 \textcolor{preprocessor}{\#define SSI\_RIS\_RORRIS          0x00000001  }\textcolor{comment}{// SSI Receive Overrun Raw}}
\DoxyCodeLine{2755                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{2756 }
\DoxyCodeLine{2757 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2758 \textcolor{comment}{//}}
\DoxyCodeLine{2759 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_MIS register.}}
\DoxyCodeLine{2760 \textcolor{comment}{//}}
\DoxyCodeLine{2761 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2762 \textcolor{preprocessor}{\#define SSI\_MIS\_TXMIS           0x00000008  }\textcolor{comment}{// SSI Transmit FIFO Masked}}
\DoxyCodeLine{2763                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{2764 \textcolor{preprocessor}{\#define SSI\_MIS\_RXMIS           0x00000004  }\textcolor{comment}{// SSI Receive FIFO Masked}}
\DoxyCodeLine{2765                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{2766 \textcolor{preprocessor}{\#define SSI\_MIS\_RTMIS           0x00000002  }\textcolor{comment}{// SSI Receive Time-\/Out Masked}}
\DoxyCodeLine{2767                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{2768 \textcolor{preprocessor}{\#define SSI\_MIS\_RORMIS          0x00000001  }\textcolor{comment}{// SSI Receive Overrun Masked}}
\DoxyCodeLine{2769                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{2770 }
\DoxyCodeLine{2771 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2772 \textcolor{comment}{//}}
\DoxyCodeLine{2773 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_ICR register.}}
\DoxyCodeLine{2774 \textcolor{comment}{//}}
\DoxyCodeLine{2775 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2776 \textcolor{preprocessor}{\#define SSI\_ICR\_RTIC            0x00000002  }\textcolor{comment}{// SSI Receive Time-\/Out Interrupt}}
\DoxyCodeLine{2777                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{2778 \textcolor{preprocessor}{\#define SSI\_ICR\_RORIC           0x00000001  }\textcolor{comment}{// SSI Receive Overrun Interrupt}}
\DoxyCodeLine{2779                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{2780 }
\DoxyCodeLine{2781 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2782 \textcolor{comment}{//}}
\DoxyCodeLine{2783 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_DMACTL register.}}
\DoxyCodeLine{2784 \textcolor{comment}{//}}
\DoxyCodeLine{2785 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2786 \textcolor{preprocessor}{\#define SSI\_DMACTL\_TXDMAE       0x00000002  }\textcolor{comment}{// Transmit DMA Enable}}
\DoxyCodeLine{2787 \textcolor{preprocessor}{\#define SSI\_DMACTL\_RXDMAE       0x00000001  }\textcolor{comment}{// Receive DMA Enable}}
\DoxyCodeLine{2788 }
\DoxyCodeLine{2789 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2790 \textcolor{comment}{//}}
\DoxyCodeLine{2791 \textcolor{comment}{// The following are defines for the bit fields in the SSI\_O\_CC register.}}
\DoxyCodeLine{2792 \textcolor{comment}{//}}
\DoxyCodeLine{2793 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2794 \textcolor{preprocessor}{\#define SSI\_CC\_CS\_M             0x0000000F  }\textcolor{comment}{// SSI Baud Clock Source}}
\DoxyCodeLine{2795 \textcolor{preprocessor}{\#define SSI\_CC\_CS\_SYSPLL        0x00000000  }\textcolor{comment}{// System clock (based on clock}}
\DoxyCodeLine{2796                                             \textcolor{comment}{// source and divisor factor)}}
\DoxyCodeLine{2797 \textcolor{preprocessor}{\#define SSI\_CC\_CS\_PIOSC         0x00000005  }\textcolor{comment}{// PIOSC}}
\DoxyCodeLine{2798 }
\DoxyCodeLine{2799 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2800 \textcolor{comment}{//}}
\DoxyCodeLine{2801 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_DR register.}}
\DoxyCodeLine{2802 \textcolor{comment}{//}}
\DoxyCodeLine{2803 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2804 \textcolor{preprocessor}{\#define UART\_DR\_OE              0x00000800  }\textcolor{comment}{// UART Overrun Error}}
\DoxyCodeLine{2805 \textcolor{preprocessor}{\#define UART\_DR\_BE              0x00000400  }\textcolor{comment}{// UART Break Error}}
\DoxyCodeLine{2806 \textcolor{preprocessor}{\#define UART\_DR\_PE              0x00000200  }\textcolor{comment}{// UART Parity Error}}
\DoxyCodeLine{2807 \textcolor{preprocessor}{\#define UART\_DR\_FE              0x00000100  }\textcolor{comment}{// UART Framing Error}}
\DoxyCodeLine{2808 \textcolor{preprocessor}{\#define UART\_DR\_DATA\_M          0x000000FF  }\textcolor{comment}{// Data Transmitted or Received}}
\DoxyCodeLine{2809 \textcolor{preprocessor}{\#define UART\_DR\_DATA\_S          0}}
\DoxyCodeLine{2810 }
\DoxyCodeLine{2811 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2812 \textcolor{comment}{//}}
\DoxyCodeLine{2813 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_RSR register.}}
\DoxyCodeLine{2814 \textcolor{comment}{//}}
\DoxyCodeLine{2815 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2816 \textcolor{preprocessor}{\#define UART\_RSR\_OE             0x00000008  }\textcolor{comment}{// UART Overrun Error}}
\DoxyCodeLine{2817 \textcolor{preprocessor}{\#define UART\_RSR\_BE             0x00000004  }\textcolor{comment}{// UART Break Error}}
\DoxyCodeLine{2818 \textcolor{preprocessor}{\#define UART\_RSR\_PE             0x00000002  }\textcolor{comment}{// UART Parity Error}}
\DoxyCodeLine{2819 \textcolor{preprocessor}{\#define UART\_RSR\_FE             0x00000001  }\textcolor{comment}{// UART Framing Error}}
\DoxyCodeLine{2820 }
\DoxyCodeLine{2821 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2822 \textcolor{comment}{//}}
\DoxyCodeLine{2823 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_ECR register.}}
\DoxyCodeLine{2824 \textcolor{comment}{//}}
\DoxyCodeLine{2825 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2826 \textcolor{preprocessor}{\#define UART\_ECR\_DATA\_M         0x000000FF  }\textcolor{comment}{// Error Clear}}
\DoxyCodeLine{2827 \textcolor{preprocessor}{\#define UART\_ECR\_DATA\_S         0}}
\DoxyCodeLine{2828 }
\DoxyCodeLine{2829 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2830 \textcolor{comment}{//}}
\DoxyCodeLine{2831 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_FR register.}}
\DoxyCodeLine{2832 \textcolor{comment}{//}}
\DoxyCodeLine{2833 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2834 \textcolor{preprocessor}{\#define UART\_FR\_TXFE            0x00000080  }\textcolor{comment}{// UART Transmit FIFO Empty}}
\DoxyCodeLine{2835 \textcolor{preprocessor}{\#define UART\_FR\_RXFF            0x00000040  }\textcolor{comment}{// UART Receive FIFO Full}}
\DoxyCodeLine{2836 \textcolor{preprocessor}{\#define UART\_FR\_TXFF            0x00000020  }\textcolor{comment}{// UART Transmit FIFO Full}}
\DoxyCodeLine{2837 \textcolor{preprocessor}{\#define UART\_FR\_RXFE            0x00000010  }\textcolor{comment}{// UART Receive FIFO Empty}}
\DoxyCodeLine{2838 \textcolor{preprocessor}{\#define UART\_FR\_BUSY            0x00000008  }\textcolor{comment}{// UART Busy}}
\DoxyCodeLine{2839 \textcolor{preprocessor}{\#define UART\_FR\_CTS             0x00000001  }\textcolor{comment}{// Clear To Send}}
\DoxyCodeLine{2840 }
\DoxyCodeLine{2841 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2842 \textcolor{comment}{//}}
\DoxyCodeLine{2843 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_ILPR register.}}
\DoxyCodeLine{2844 \textcolor{comment}{//}}
\DoxyCodeLine{2845 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2846 \textcolor{preprocessor}{\#define UART\_ILPR\_ILPDVSR\_M     0x000000FF  }\textcolor{comment}{// IrDA Low-\/Power Divisor}}
\DoxyCodeLine{2847 \textcolor{preprocessor}{\#define UART\_ILPR\_ILPDVSR\_S     0}}
\DoxyCodeLine{2848 }
\DoxyCodeLine{2849 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2850 \textcolor{comment}{//}}
\DoxyCodeLine{2851 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_IBRD register.}}
\DoxyCodeLine{2852 \textcolor{comment}{//}}
\DoxyCodeLine{2853 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2854 \textcolor{preprocessor}{\#define UART\_IBRD\_DIVINT\_M      0x0000FFFF  }\textcolor{comment}{// Integer Baud-\/Rate Divisor}}
\DoxyCodeLine{2855 \textcolor{preprocessor}{\#define UART\_IBRD\_DIVINT\_S      0}}
\DoxyCodeLine{2856 }
\DoxyCodeLine{2857 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2858 \textcolor{comment}{//}}
\DoxyCodeLine{2859 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_FBRD register.}}
\DoxyCodeLine{2860 \textcolor{comment}{//}}
\DoxyCodeLine{2861 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2862 \textcolor{preprocessor}{\#define UART\_FBRD\_DIVFRAC\_M     0x0000003F  }\textcolor{comment}{// Fractional Baud-\/Rate Divisor}}
\DoxyCodeLine{2863 \textcolor{preprocessor}{\#define UART\_FBRD\_DIVFRAC\_S     0}}
\DoxyCodeLine{2864 }
\DoxyCodeLine{2865 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2866 \textcolor{comment}{//}}
\DoxyCodeLine{2867 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_LCRH register.}}
\DoxyCodeLine{2868 \textcolor{comment}{//}}
\DoxyCodeLine{2869 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2870 \textcolor{preprocessor}{\#define UART\_LCRH\_SPS           0x00000080  }\textcolor{comment}{// UART Stick Parity Select}}
\DoxyCodeLine{2871 \textcolor{preprocessor}{\#define UART\_LCRH\_WLEN\_M        0x00000060  }\textcolor{comment}{// UART Word Length}}
\DoxyCodeLine{2872 \textcolor{preprocessor}{\#define UART\_LCRH\_WLEN\_5        0x00000000  }\textcolor{comment}{// 5 bits (default)}}
\DoxyCodeLine{2873 \textcolor{preprocessor}{\#define UART\_LCRH\_WLEN\_6        0x00000020  }\textcolor{comment}{// 6 bits}}
\DoxyCodeLine{2874 \textcolor{preprocessor}{\#define UART\_LCRH\_WLEN\_7        0x00000040  }\textcolor{comment}{// 7 bits}}
\DoxyCodeLine{2875 \textcolor{preprocessor}{\#define UART\_LCRH\_WLEN\_8        0x00000060  }\textcolor{comment}{// 8 bits}}
\DoxyCodeLine{2876 \textcolor{preprocessor}{\#define UART\_LCRH\_FEN           0x00000010  }\textcolor{comment}{// UART Enable FIFOs}}
\DoxyCodeLine{2877 \textcolor{preprocessor}{\#define UART\_LCRH\_STP2          0x00000008  }\textcolor{comment}{// UART Two Stop Bits Select}}
\DoxyCodeLine{2878 \textcolor{preprocessor}{\#define UART\_LCRH\_EPS           0x00000004  }\textcolor{comment}{// UART Even Parity Select}}
\DoxyCodeLine{2879 \textcolor{preprocessor}{\#define UART\_LCRH\_PEN           0x00000002  }\textcolor{comment}{// UART Parity Enable}}
\DoxyCodeLine{2880 \textcolor{preprocessor}{\#define UART\_LCRH\_BRK           0x00000001  }\textcolor{comment}{// UART Send Break}}
\DoxyCodeLine{2881 }
\DoxyCodeLine{2882 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2883 \textcolor{comment}{//}}
\DoxyCodeLine{2884 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_CTL register.}}
\DoxyCodeLine{2885 \textcolor{comment}{//}}
\DoxyCodeLine{2886 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2887 \textcolor{preprocessor}{\#define UART\_CTL\_CTSEN          0x00008000  }\textcolor{comment}{// Enable Clear To Send}}
\DoxyCodeLine{2888 \textcolor{preprocessor}{\#define UART\_CTL\_RTSEN          0x00004000  }\textcolor{comment}{// Enable Request to Send}}
\DoxyCodeLine{2889 \textcolor{preprocessor}{\#define UART\_CTL\_RTS            0x00000800  }\textcolor{comment}{// Request to Send}}
\DoxyCodeLine{2890 \textcolor{preprocessor}{\#define UART\_CTL\_RXE            0x00000200  }\textcolor{comment}{// UART Receive Enable}}
\DoxyCodeLine{2891 \textcolor{preprocessor}{\#define UART\_CTL\_TXE            0x00000100  }\textcolor{comment}{// UART Transmit Enable}}
\DoxyCodeLine{2892 \textcolor{preprocessor}{\#define UART\_CTL\_LBE            0x00000080  }\textcolor{comment}{// UART Loop Back Enable}}
\DoxyCodeLine{2893 \textcolor{preprocessor}{\#define UART\_CTL\_HSE            0x00000020  }\textcolor{comment}{// High-\/Speed Enable}}
\DoxyCodeLine{2894 \textcolor{preprocessor}{\#define UART\_CTL\_EOT            0x00000010  }\textcolor{comment}{// End of Transmission}}
\DoxyCodeLine{2895 \textcolor{preprocessor}{\#define UART\_CTL\_SMART          0x00000008  }\textcolor{comment}{// ISO 7816 Smart Card Support}}
\DoxyCodeLine{2896 \textcolor{preprocessor}{\#define UART\_CTL\_SIRLP          0x00000004  }\textcolor{comment}{// UART SIR Low-\/Power Mode}}
\DoxyCodeLine{2897 \textcolor{preprocessor}{\#define UART\_CTL\_SIREN          0x00000002  }\textcolor{comment}{// UART SIR Enable}}
\DoxyCodeLine{2898 \textcolor{preprocessor}{\#define UART\_CTL\_UARTEN         0x00000001  }\textcolor{comment}{// UART Enable}}
\DoxyCodeLine{2899 }
\DoxyCodeLine{2900 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2901 \textcolor{comment}{//}}
\DoxyCodeLine{2902 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_IFLS register.}}
\DoxyCodeLine{2903 \textcolor{comment}{//}}
\DoxyCodeLine{2904 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2905 \textcolor{preprocessor}{\#define UART\_IFLS\_RX\_M          0x00000038  }\textcolor{comment}{// UART Receive Interrupt FIFO}}
\DoxyCodeLine{2906                                             \textcolor{comment}{// Level Select}}
\DoxyCodeLine{2907 \textcolor{preprocessor}{\#define UART\_IFLS\_RX1\_8         0x00000000  }\textcolor{comment}{// RX FIFO >= 1/8 full}}
\DoxyCodeLine{2908 \textcolor{preprocessor}{\#define UART\_IFLS\_RX2\_8         0x00000008  }\textcolor{comment}{// RX FIFO >= 1/4 full}}
\DoxyCodeLine{2909 \textcolor{preprocessor}{\#define UART\_IFLS\_RX4\_8         0x00000010  }\textcolor{comment}{// RX FIFO >= 1/2 full (default)}}
\DoxyCodeLine{2910 \textcolor{preprocessor}{\#define UART\_IFLS\_RX6\_8         0x00000018  }\textcolor{comment}{// RX FIFO >= 3/4 full}}
\DoxyCodeLine{2911 \textcolor{preprocessor}{\#define UART\_IFLS\_RX7\_8         0x00000020  }\textcolor{comment}{// RX FIFO >= 7/8 full}}
\DoxyCodeLine{2912 \textcolor{preprocessor}{\#define UART\_IFLS\_TX\_M          0x00000007  }\textcolor{comment}{// UART Transmit Interrupt FIFO}}
\DoxyCodeLine{2913                                             \textcolor{comment}{// Level Select}}
\DoxyCodeLine{2914 \textcolor{preprocessor}{\#define UART\_IFLS\_TX1\_8         0x00000000  }\textcolor{comment}{// TX FIFO <= 1/8 full}}
\DoxyCodeLine{2915 \textcolor{preprocessor}{\#define UART\_IFLS\_TX2\_8         0x00000001  }\textcolor{comment}{// TX FIFO <= 1/4 full}}
\DoxyCodeLine{2916 \textcolor{preprocessor}{\#define UART\_IFLS\_TX4\_8         0x00000002  }\textcolor{comment}{// TX FIFO <= 1/2 full (default)}}
\DoxyCodeLine{2917 \textcolor{preprocessor}{\#define UART\_IFLS\_TX6\_8         0x00000003  }\textcolor{comment}{// TX FIFO <= 3/4 full}}
\DoxyCodeLine{2918 \textcolor{preprocessor}{\#define UART\_IFLS\_TX7\_8         0x00000004  }\textcolor{comment}{// TX FIFO <= 7/8 full}}
\DoxyCodeLine{2919 }
\DoxyCodeLine{2920 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2921 \textcolor{comment}{//}}
\DoxyCodeLine{2922 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_IM register.}}
\DoxyCodeLine{2923 \textcolor{comment}{//}}
\DoxyCodeLine{2924 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2925 \textcolor{preprocessor}{\#define UART\_IM\_9BITIM          0x00001000  }\textcolor{comment}{// 9-\/Bit Mode Interrupt Mask}}
\DoxyCodeLine{2926 \textcolor{preprocessor}{\#define UART\_IM\_OEIM            0x00000400  }\textcolor{comment}{// UART Overrun Error Interrupt}}
\DoxyCodeLine{2927                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{2928 \textcolor{preprocessor}{\#define UART\_IM\_BEIM            0x00000200  }\textcolor{comment}{// UART Break Error Interrupt Mask}}
\DoxyCodeLine{2929 \textcolor{preprocessor}{\#define UART\_IM\_PEIM            0x00000100  }\textcolor{comment}{// UART Parity Error Interrupt Mask}}
\DoxyCodeLine{2930 \textcolor{preprocessor}{\#define UART\_IM\_FEIM            0x00000080  }\textcolor{comment}{// UART Framing Error Interrupt}}
\DoxyCodeLine{2931                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{2932 \textcolor{preprocessor}{\#define UART\_IM\_RTIM            0x00000040  }\textcolor{comment}{// UART Receive Time-\/Out Interrupt}}
\DoxyCodeLine{2933                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{2934 \textcolor{preprocessor}{\#define UART\_IM\_TXIM            0x00000020  }\textcolor{comment}{// UART Transmit Interrupt Mask}}
\DoxyCodeLine{2935 \textcolor{preprocessor}{\#define UART\_IM\_RXIM            0x00000010  }\textcolor{comment}{// UART Receive Interrupt Mask}}
\DoxyCodeLine{2936 \textcolor{preprocessor}{\#define UART\_IM\_CTSMIM          0x00000002  }\textcolor{comment}{// UART Clear to Send Modem}}
\DoxyCodeLine{2937                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{2938 }
\DoxyCodeLine{2939 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2940 \textcolor{comment}{//}}
\DoxyCodeLine{2941 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_RIS register.}}
\DoxyCodeLine{2942 \textcolor{comment}{//}}
\DoxyCodeLine{2943 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2944 \textcolor{preprocessor}{\#define UART\_RIS\_9BITRIS        0x00001000  }\textcolor{comment}{// 9-\/Bit Mode Raw Interrupt Status}}
\DoxyCodeLine{2945 \textcolor{preprocessor}{\#define UART\_RIS\_OERIS          0x00000400  }\textcolor{comment}{// UART Overrun Error Raw Interrupt}}
\DoxyCodeLine{2946                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{2947 \textcolor{preprocessor}{\#define UART\_RIS\_BERIS          0x00000200  }\textcolor{comment}{// UART Break Error Raw Interrupt}}
\DoxyCodeLine{2948                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{2949 \textcolor{preprocessor}{\#define UART\_RIS\_PERIS          0x00000100  }\textcolor{comment}{// UART Parity Error Raw Interrupt}}
\DoxyCodeLine{2950                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{2951 \textcolor{preprocessor}{\#define UART\_RIS\_FERIS          0x00000080  }\textcolor{comment}{// UART Framing Error Raw Interrupt}}
\DoxyCodeLine{2952                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{2953 \textcolor{preprocessor}{\#define UART\_RIS\_RTRIS          0x00000040  }\textcolor{comment}{// UART Receive Time-\/Out Raw}}
\DoxyCodeLine{2954                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{2955 \textcolor{preprocessor}{\#define UART\_RIS\_TXRIS          0x00000020  }\textcolor{comment}{// UART Transmit Raw Interrupt}}
\DoxyCodeLine{2956                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{2957 \textcolor{preprocessor}{\#define UART\_RIS\_RXRIS          0x00000010  }\textcolor{comment}{// UART Receive Raw Interrupt}}
\DoxyCodeLine{2958                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{2959 \textcolor{preprocessor}{\#define UART\_RIS\_CTSRIS         0x00000002  }\textcolor{comment}{// UART Clear to Send Modem Raw}}
\DoxyCodeLine{2960                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{2961 }
\DoxyCodeLine{2962 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2963 \textcolor{comment}{//}}
\DoxyCodeLine{2964 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_MIS register.}}
\DoxyCodeLine{2965 \textcolor{comment}{//}}
\DoxyCodeLine{2966 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2967 \textcolor{preprocessor}{\#define UART\_MIS\_9BITMIS        0x00001000  }\textcolor{comment}{// 9-\/Bit Mode Masked Interrupt}}
\DoxyCodeLine{2968                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{2969 \textcolor{preprocessor}{\#define UART\_MIS\_OEMIS          0x00000400  }\textcolor{comment}{// UART Overrun Error Masked}}
\DoxyCodeLine{2970                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{2971 \textcolor{preprocessor}{\#define UART\_MIS\_BEMIS          0x00000200  }\textcolor{comment}{// UART Break Error Masked}}
\DoxyCodeLine{2972                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{2973 \textcolor{preprocessor}{\#define UART\_MIS\_PEMIS          0x00000100  }\textcolor{comment}{// UART Parity Error Masked}}
\DoxyCodeLine{2974                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{2975 \textcolor{preprocessor}{\#define UART\_MIS\_FEMIS          0x00000080  }\textcolor{comment}{// UART Framing Error Masked}}
\DoxyCodeLine{2976                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{2977 \textcolor{preprocessor}{\#define UART\_MIS\_RTMIS          0x00000040  }\textcolor{comment}{// UART Receive Time-\/Out Masked}}
\DoxyCodeLine{2978                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{2979 \textcolor{preprocessor}{\#define UART\_MIS\_TXMIS          0x00000020  }\textcolor{comment}{// UART Transmit Masked Interrupt}}
\DoxyCodeLine{2980                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{2981 \textcolor{preprocessor}{\#define UART\_MIS\_RXMIS          0x00000010  }\textcolor{comment}{// UART Receive Masked Interrupt}}
\DoxyCodeLine{2982                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{2983 \textcolor{preprocessor}{\#define UART\_MIS\_CTSMIS         0x00000002  }\textcolor{comment}{// UART Clear to Send Modem Masked}}
\DoxyCodeLine{2984                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{2985 }
\DoxyCodeLine{2986 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2987 \textcolor{comment}{//}}
\DoxyCodeLine{2988 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_ICR register.}}
\DoxyCodeLine{2989 \textcolor{comment}{//}}
\DoxyCodeLine{2990 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{2991 \textcolor{preprocessor}{\#define UART\_ICR\_9BITIC         0x00001000  }\textcolor{comment}{// 9-\/Bit Mode Interrupt Clear}}
\DoxyCodeLine{2992 \textcolor{preprocessor}{\#define UART\_ICR\_OEIC           0x00000400  }\textcolor{comment}{// Overrun Error Interrupt Clear}}
\DoxyCodeLine{2993 \textcolor{preprocessor}{\#define UART\_ICR\_BEIC           0x00000200  }\textcolor{comment}{// Break Error Interrupt Clear}}
\DoxyCodeLine{2994 \textcolor{preprocessor}{\#define UART\_ICR\_PEIC           0x00000100  }\textcolor{comment}{// Parity Error Interrupt Clear}}
\DoxyCodeLine{2995 \textcolor{preprocessor}{\#define UART\_ICR\_FEIC           0x00000080  }\textcolor{comment}{// Framing Error Interrupt Clear}}
\DoxyCodeLine{2996 \textcolor{preprocessor}{\#define UART\_ICR\_RTIC           0x00000040  }\textcolor{comment}{// Receive Time-\/Out Interrupt Clear}}
\DoxyCodeLine{2997 \textcolor{preprocessor}{\#define UART\_ICR\_TXIC           0x00000020  }\textcolor{comment}{// Transmit Interrupt Clear}}
\DoxyCodeLine{2998 \textcolor{preprocessor}{\#define UART\_ICR\_RXIC           0x00000010  }\textcolor{comment}{// Receive Interrupt Clear}}
\DoxyCodeLine{2999 \textcolor{preprocessor}{\#define UART\_ICR\_CTSMIC         0x00000002  }\textcolor{comment}{// UART Clear to Send Modem}}
\DoxyCodeLine{3000                                             \textcolor{comment}{// Interrupt Clear}}
\DoxyCodeLine{3001 }
\DoxyCodeLine{3002 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3003 \textcolor{comment}{//}}
\DoxyCodeLine{3004 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_DMACTL register.}}
\DoxyCodeLine{3005 \textcolor{comment}{//}}
\DoxyCodeLine{3006 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3007 \textcolor{preprocessor}{\#define UART\_DMACTL\_DMAERR      0x00000004  }\textcolor{comment}{// DMA on Error}}
\DoxyCodeLine{3008 \textcolor{preprocessor}{\#define UART\_DMACTL\_TXDMAE      0x00000002  }\textcolor{comment}{// Transmit DMA Enable}}
\DoxyCodeLine{3009 \textcolor{preprocessor}{\#define UART\_DMACTL\_RXDMAE      0x00000001  }\textcolor{comment}{// Receive DMA Enable}}
\DoxyCodeLine{3010 }
\DoxyCodeLine{3011 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3012 \textcolor{comment}{//}}
\DoxyCodeLine{3013 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_9BITADDR}}
\DoxyCodeLine{3014 \textcolor{comment}{// register.}}
\DoxyCodeLine{3015 \textcolor{comment}{//}}
\DoxyCodeLine{3016 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3017 \textcolor{preprocessor}{\#define UART\_9BITADDR\_9BITEN    0x00008000  }\textcolor{comment}{// Enable 9-\/Bit Mode}}
\DoxyCodeLine{3018 \textcolor{preprocessor}{\#define UART\_9BITADDR\_ADDR\_M    0x000000FF  }\textcolor{comment}{// Self Address for 9-\/Bit Mode}}
\DoxyCodeLine{3019 \textcolor{preprocessor}{\#define UART\_9BITADDR\_ADDR\_S    0}}
\DoxyCodeLine{3020 }
\DoxyCodeLine{3021 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3022 \textcolor{comment}{//}}
\DoxyCodeLine{3023 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_9BITAMASK}}
\DoxyCodeLine{3024 \textcolor{comment}{// register.}}
\DoxyCodeLine{3025 \textcolor{comment}{//}}
\DoxyCodeLine{3026 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3027 \textcolor{preprocessor}{\#define UART\_9BITAMASK\_MASK\_M   0x000000FF  }\textcolor{comment}{// Self Address Mask for 9-\/Bit Mode}}
\DoxyCodeLine{3028 \textcolor{preprocessor}{\#define UART\_9BITAMASK\_MASK\_S   0}}
\DoxyCodeLine{3029 }
\DoxyCodeLine{3030 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3031 \textcolor{comment}{//}}
\DoxyCodeLine{3032 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_PP register.}}
\DoxyCodeLine{3033 \textcolor{comment}{//}}
\DoxyCodeLine{3034 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3035 \textcolor{preprocessor}{\#define UART\_PP\_NB              0x00000002  }\textcolor{comment}{// 9-\/Bit Support}}
\DoxyCodeLine{3036 \textcolor{preprocessor}{\#define UART\_PP\_SC              0x00000001  }\textcolor{comment}{// Smart Card Support}}
\DoxyCodeLine{3037 }
\DoxyCodeLine{3038 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3039 \textcolor{comment}{//}}
\DoxyCodeLine{3040 \textcolor{comment}{// The following are defines for the bit fields in the UART\_O\_CC register.}}
\DoxyCodeLine{3041 \textcolor{comment}{//}}
\DoxyCodeLine{3042 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3043 \textcolor{preprocessor}{\#define UART\_CC\_CS\_M            0x0000000F  }\textcolor{comment}{// UART Baud Clock Source}}
\DoxyCodeLine{3044 \textcolor{preprocessor}{\#define UART\_CC\_CS\_SYSCLK       0x00000000  }\textcolor{comment}{// System clock (based on clock}}
\DoxyCodeLine{3045                                             \textcolor{comment}{// source and divisor factor)}}
\DoxyCodeLine{3046 \textcolor{preprocessor}{\#define UART\_CC\_CS\_PIOSC        0x00000005  }\textcolor{comment}{// PIOSC}}
\DoxyCodeLine{3047 }
\DoxyCodeLine{3048 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3049 \textcolor{comment}{//}}
\DoxyCodeLine{3050 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MSA register.}}
\DoxyCodeLine{3051 \textcolor{comment}{//}}
\DoxyCodeLine{3052 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3053 \textcolor{preprocessor}{\#define I2C\_MSA\_SA\_M            0x000000FE  }\textcolor{comment}{// I2C Slave Address}}
\DoxyCodeLine{3054 \textcolor{preprocessor}{\#define I2C\_MSA\_RS              0x00000001  }\textcolor{comment}{// Receive not send}}
\DoxyCodeLine{3055 \textcolor{preprocessor}{\#define I2C\_MSA\_SA\_S            1}}
\DoxyCodeLine{3056 }
\DoxyCodeLine{3057 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3058 \textcolor{comment}{//}}
\DoxyCodeLine{3059 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MCS register.}}
\DoxyCodeLine{3060 \textcolor{comment}{//}}
\DoxyCodeLine{3061 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3062 \textcolor{preprocessor}{\#define I2C\_MCS\_CLKTO           0x00000080  }\textcolor{comment}{// Clock Timeout Error}}
\DoxyCodeLine{3063 \textcolor{preprocessor}{\#define I2C\_MCS\_BUSBSY          0x00000040  }\textcolor{comment}{// Bus Busy}}
\DoxyCodeLine{3064 \textcolor{preprocessor}{\#define I2C\_MCS\_IDLE            0x00000020  }\textcolor{comment}{// I2C Idle}}
\DoxyCodeLine{3065 \textcolor{preprocessor}{\#define I2C\_MCS\_ARBLST          0x00000010  }\textcolor{comment}{// Arbitration Lost}}
\DoxyCodeLine{3066 \textcolor{preprocessor}{\#define I2C\_MCS\_HS              0x00000010  }\textcolor{comment}{// High-\/Speed Enable}}
\DoxyCodeLine{3067 \textcolor{preprocessor}{\#define I2C\_MCS\_ACK             0x00000008  }\textcolor{comment}{// Data Acknowledge Enable}}
\DoxyCodeLine{3068 \textcolor{preprocessor}{\#define I2C\_MCS\_DATACK          0x00000008  }\textcolor{comment}{// Acknowledge Data}}
\DoxyCodeLine{3069 \textcolor{preprocessor}{\#define I2C\_MCS\_ADRACK          0x00000004  }\textcolor{comment}{// Acknowledge Address}}
\DoxyCodeLine{3070 \textcolor{preprocessor}{\#define I2C\_MCS\_STOP            0x00000004  }\textcolor{comment}{// Generate STOP}}
\DoxyCodeLine{3071 \textcolor{preprocessor}{\#define I2C\_MCS\_ERROR           0x00000002  }\textcolor{comment}{// Error}}
\DoxyCodeLine{3072 \textcolor{preprocessor}{\#define I2C\_MCS\_START           0x00000002  }\textcolor{comment}{// Generate START}}
\DoxyCodeLine{3073 \textcolor{preprocessor}{\#define I2C\_MCS\_RUN             0x00000001  }\textcolor{comment}{// I2C Master Enable}}
\DoxyCodeLine{3074 \textcolor{preprocessor}{\#define I2C\_MCS\_BUSY            0x00000001  }\textcolor{comment}{// I2C Busy}}
\DoxyCodeLine{3075 }
\DoxyCodeLine{3076 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3077 \textcolor{comment}{//}}
\DoxyCodeLine{3078 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MDR register.}}
\DoxyCodeLine{3079 \textcolor{comment}{//}}
\DoxyCodeLine{3080 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3081 \textcolor{preprocessor}{\#define I2C\_MDR\_DATA\_M          0x000000FF  }\textcolor{comment}{// This byte contains the data}}
\DoxyCodeLine{3082                                             \textcolor{comment}{// transferred during a transaction}}
\DoxyCodeLine{3083 \textcolor{preprocessor}{\#define I2C\_MDR\_DATA\_S          0}}
\DoxyCodeLine{3084 }
\DoxyCodeLine{3085 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3086 \textcolor{comment}{//}}
\DoxyCodeLine{3087 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MTPR register.}}
\DoxyCodeLine{3088 \textcolor{comment}{//}}
\DoxyCodeLine{3089 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3090 \textcolor{preprocessor}{\#define I2C\_MTPR\_HS             0x00000080  }\textcolor{comment}{// High-\/Speed Enable}}
\DoxyCodeLine{3091 \textcolor{preprocessor}{\#define I2C\_MTPR\_TPR\_M          0x0000007F  }\textcolor{comment}{// Timer Period}}
\DoxyCodeLine{3092 \textcolor{preprocessor}{\#define I2C\_MTPR\_TPR\_S          0}}
\DoxyCodeLine{3093 }
\DoxyCodeLine{3094 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3095 \textcolor{comment}{//}}
\DoxyCodeLine{3096 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MIMR register.}}
\DoxyCodeLine{3097 \textcolor{comment}{//}}
\DoxyCodeLine{3098 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3099 \textcolor{preprocessor}{\#define I2C\_MIMR\_CLKIM          0x00000002  }\textcolor{comment}{// Clock Timeout Interrupt Mask}}
\DoxyCodeLine{3100 \textcolor{preprocessor}{\#define I2C\_MIMR\_IM             0x00000001  }\textcolor{comment}{// Master Interrupt Mask}}
\DoxyCodeLine{3101 }
\DoxyCodeLine{3102 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3103 \textcolor{comment}{//}}
\DoxyCodeLine{3104 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MRIS register.}}
\DoxyCodeLine{3105 \textcolor{comment}{//}}
\DoxyCodeLine{3106 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3107 \textcolor{preprocessor}{\#define I2C\_MRIS\_CLKRIS         0x00000002  }\textcolor{comment}{// Clock Timeout Raw Interrupt}}
\DoxyCodeLine{3108                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{3109 \textcolor{preprocessor}{\#define I2C\_MRIS\_RIS            0x00000001  }\textcolor{comment}{// Master Raw Interrupt Status}}
\DoxyCodeLine{3110 }
\DoxyCodeLine{3111 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3112 \textcolor{comment}{//}}
\DoxyCodeLine{3113 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MMIS register.}}
\DoxyCodeLine{3114 \textcolor{comment}{//}}
\DoxyCodeLine{3115 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3116 \textcolor{preprocessor}{\#define I2C\_MMIS\_CLKMIS         0x00000002  }\textcolor{comment}{// Clock Timeout Masked Interrupt}}
\DoxyCodeLine{3117                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{3118 \textcolor{preprocessor}{\#define I2C\_MMIS\_MIS            0x00000001  }\textcolor{comment}{// Masked Interrupt Status}}
\DoxyCodeLine{3119 }
\DoxyCodeLine{3120 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3121 \textcolor{comment}{//}}
\DoxyCodeLine{3122 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MICR register.}}
\DoxyCodeLine{3123 \textcolor{comment}{//}}
\DoxyCodeLine{3124 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3125 \textcolor{preprocessor}{\#define I2C\_MICR\_CLKIC          0x00000002  }\textcolor{comment}{// Clock Timeout Interrupt Clear}}
\DoxyCodeLine{3126 \textcolor{preprocessor}{\#define I2C\_MICR\_IC             0x00000001  }\textcolor{comment}{// Master Interrupt Clear}}
\DoxyCodeLine{3127 }
\DoxyCodeLine{3128 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3129 \textcolor{comment}{//}}
\DoxyCodeLine{3130 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MCR register.}}
\DoxyCodeLine{3131 \textcolor{comment}{//}}
\DoxyCodeLine{3132 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3133 \textcolor{preprocessor}{\#define I2C\_MCR\_GFE             0x00000040  }\textcolor{comment}{// I2C Glitch Filter Enable}}
\DoxyCodeLine{3134 \textcolor{preprocessor}{\#define I2C\_MCR\_SFE             0x00000020  }\textcolor{comment}{// I2C Slave Function Enable}}
\DoxyCodeLine{3135 \textcolor{preprocessor}{\#define I2C\_MCR\_MFE             0x00000010  }\textcolor{comment}{// I2C Master Function Enable}}
\DoxyCodeLine{3136 \textcolor{preprocessor}{\#define I2C\_MCR\_LPBK            0x00000001  }\textcolor{comment}{// I2C Loopback}}
\DoxyCodeLine{3137 }
\DoxyCodeLine{3138 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3139 \textcolor{comment}{//}}
\DoxyCodeLine{3140 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MCLKOCNT register.}}
\DoxyCodeLine{3141 \textcolor{comment}{//}}
\DoxyCodeLine{3142 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3143 \textcolor{preprocessor}{\#define I2C\_MCLKOCNT\_CNTL\_M     0x000000FF  }\textcolor{comment}{// I2C Master Count}}
\DoxyCodeLine{3144 \textcolor{preprocessor}{\#define I2C\_MCLKOCNT\_CNTL\_S     0}}
\DoxyCodeLine{3145 }
\DoxyCodeLine{3146 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3147 \textcolor{comment}{//}}
\DoxyCodeLine{3148 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MBMON register.}}
\DoxyCodeLine{3149 \textcolor{comment}{//}}
\DoxyCodeLine{3150 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3151 \textcolor{preprocessor}{\#define I2C\_MBMON\_SDA           0x00000002  }\textcolor{comment}{// I2C SDA Status}}
\DoxyCodeLine{3152 \textcolor{preprocessor}{\#define I2C\_MBMON\_SCL           0x00000001  }\textcolor{comment}{// I2C SCL Status}}
\DoxyCodeLine{3153 }
\DoxyCodeLine{3154 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3155 \textcolor{comment}{//}}
\DoxyCodeLine{3156 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_MCR2 register.}}
\DoxyCodeLine{3157 \textcolor{comment}{//}}
\DoxyCodeLine{3158 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3159 \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_M         0x00000070  }\textcolor{comment}{// I2C Glitch Filter Pulse Width}}
\DoxyCodeLine{3160 \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_BYPASS    0x00000000  }\textcolor{comment}{// Bypass}}
\DoxyCodeLine{3161 \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_1         0x00000010  }\textcolor{comment}{// 1 clock}}
\DoxyCodeLine{3162 \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_2         0x00000020  }\textcolor{comment}{// 2 clocks}}
\DoxyCodeLine{3163 \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_3         0x00000030  }\textcolor{comment}{// 3 clocks}}
\DoxyCodeLine{3164 \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_4         0x00000040  }\textcolor{comment}{// 4 clocks}}
\DoxyCodeLine{3165 \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_8         0x00000050  }\textcolor{comment}{// 8 clocks}}
\DoxyCodeLine{3166 \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_16        0x00000060  }\textcolor{comment}{// 16 clocks}}
\DoxyCodeLine{3167 \textcolor{preprocessor}{\#define I2C\_MCR2\_GFPW\_31        0x00000070  }\textcolor{comment}{// 31 clocks}}
\DoxyCodeLine{3168 }
\DoxyCodeLine{3169 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3170 \textcolor{comment}{//}}
\DoxyCodeLine{3171 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SOAR register.}}
\DoxyCodeLine{3172 \textcolor{comment}{//}}
\DoxyCodeLine{3173 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3174 \textcolor{preprocessor}{\#define I2C\_SOAR\_OAR\_M          0x0000007F  }\textcolor{comment}{// I2C Slave Own Address}}
\DoxyCodeLine{3175 \textcolor{preprocessor}{\#define I2C\_SOAR\_OAR\_S          0}}
\DoxyCodeLine{3176 }
\DoxyCodeLine{3177 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3178 \textcolor{comment}{//}}
\DoxyCodeLine{3179 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SCSR register.}}
\DoxyCodeLine{3180 \textcolor{comment}{//}}
\DoxyCodeLine{3181 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3182 \textcolor{preprocessor}{\#define I2C\_SCSR\_OAR2SEL        0x00000008  }\textcolor{comment}{// OAR2 Address Matched}}
\DoxyCodeLine{3183 \textcolor{preprocessor}{\#define I2C\_SCSR\_FBR            0x00000004  }\textcolor{comment}{// First Byte Received}}
\DoxyCodeLine{3184 \textcolor{preprocessor}{\#define I2C\_SCSR\_TREQ           0x00000002  }\textcolor{comment}{// Transmit Request}}
\DoxyCodeLine{3185 \textcolor{preprocessor}{\#define I2C\_SCSR\_DA             0x00000001  }\textcolor{comment}{// Device Active}}
\DoxyCodeLine{3186 \textcolor{preprocessor}{\#define I2C\_SCSR\_RREQ           0x00000001  }\textcolor{comment}{// Receive Request}}
\DoxyCodeLine{3187 }
\DoxyCodeLine{3188 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3189 \textcolor{comment}{//}}
\DoxyCodeLine{3190 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SDR register.}}
\DoxyCodeLine{3191 \textcolor{comment}{//}}
\DoxyCodeLine{3192 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3193 \textcolor{preprocessor}{\#define I2C\_SDR\_DATA\_M          0x000000FF  }\textcolor{comment}{// Data for Transfer}}
\DoxyCodeLine{3194 \textcolor{preprocessor}{\#define I2C\_SDR\_DATA\_S          0}}
\DoxyCodeLine{3195 }
\DoxyCodeLine{3196 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3197 \textcolor{comment}{//}}
\DoxyCodeLine{3198 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SIMR register.}}
\DoxyCodeLine{3199 \textcolor{comment}{//}}
\DoxyCodeLine{3200 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3201 \textcolor{preprocessor}{\#define I2C\_SIMR\_STOPIM         0x00000004  }\textcolor{comment}{// Stop Condition Interrupt Mask}}
\DoxyCodeLine{3202 \textcolor{preprocessor}{\#define I2C\_SIMR\_STARTIM        0x00000002  }\textcolor{comment}{// Start Condition Interrupt Mask}}
\DoxyCodeLine{3203 \textcolor{preprocessor}{\#define I2C\_SIMR\_DATAIM         0x00000001  }\textcolor{comment}{// Data Interrupt Mask}}
\DoxyCodeLine{3204 }
\DoxyCodeLine{3205 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3206 \textcolor{comment}{//}}
\DoxyCodeLine{3207 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SRIS register.}}
\DoxyCodeLine{3208 \textcolor{comment}{//}}
\DoxyCodeLine{3209 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3210 \textcolor{preprocessor}{\#define I2C\_SRIS\_STOPRIS        0x00000004  }\textcolor{comment}{// Stop Condition Raw Interrupt}}
\DoxyCodeLine{3211                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{3212 \textcolor{preprocessor}{\#define I2C\_SRIS\_STARTRIS       0x00000002  }\textcolor{comment}{// Start Condition Raw Interrupt}}
\DoxyCodeLine{3213                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{3214 \textcolor{preprocessor}{\#define I2C\_SRIS\_DATARIS        0x00000001  }\textcolor{comment}{// Data Raw Interrupt Status}}
\DoxyCodeLine{3215 }
\DoxyCodeLine{3216 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3217 \textcolor{comment}{//}}
\DoxyCodeLine{3218 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SMIS register.}}
\DoxyCodeLine{3219 \textcolor{comment}{//}}
\DoxyCodeLine{3220 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3221 \textcolor{preprocessor}{\#define I2C\_SMIS\_STOPMIS        0x00000004  }\textcolor{comment}{// Stop Condition Masked Interrupt}}
\DoxyCodeLine{3222                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{3223 \textcolor{preprocessor}{\#define I2C\_SMIS\_STARTMIS       0x00000002  }\textcolor{comment}{// Start Condition Masked Interrupt}}
\DoxyCodeLine{3224                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{3225 \textcolor{preprocessor}{\#define I2C\_SMIS\_DATAMIS        0x00000001  }\textcolor{comment}{// Data Masked Interrupt Status}}
\DoxyCodeLine{3226 }
\DoxyCodeLine{3227 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3228 \textcolor{comment}{//}}
\DoxyCodeLine{3229 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SICR register.}}
\DoxyCodeLine{3230 \textcolor{comment}{//}}
\DoxyCodeLine{3231 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3232 \textcolor{preprocessor}{\#define I2C\_SICR\_STOPIC         0x00000004  }\textcolor{comment}{// Stop Condition Interrupt Clear}}
\DoxyCodeLine{3233 \textcolor{preprocessor}{\#define I2C\_SICR\_STARTIC        0x00000002  }\textcolor{comment}{// Start Condition Interrupt Clear}}
\DoxyCodeLine{3234 \textcolor{preprocessor}{\#define I2C\_SICR\_DATAIC         0x00000001  }\textcolor{comment}{// Data Interrupt Clear}}
\DoxyCodeLine{3235 }
\DoxyCodeLine{3236 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3237 \textcolor{comment}{//}}
\DoxyCodeLine{3238 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SOAR2 register.}}
\DoxyCodeLine{3239 \textcolor{comment}{//}}
\DoxyCodeLine{3240 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3241 \textcolor{preprocessor}{\#define I2C\_SOAR2\_OAR2EN        0x00000080  }\textcolor{comment}{// I2C Slave Own Address 2 Enable}}
\DoxyCodeLine{3242 \textcolor{preprocessor}{\#define I2C\_SOAR2\_OAR2\_M        0x0000007F  }\textcolor{comment}{// I2C Slave Own Address 2}}
\DoxyCodeLine{3243 \textcolor{preprocessor}{\#define I2C\_SOAR2\_OAR2\_S        0}}
\DoxyCodeLine{3244 }
\DoxyCodeLine{3245 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3246 \textcolor{comment}{//}}
\DoxyCodeLine{3247 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_SACKCTL register.}}
\DoxyCodeLine{3248 \textcolor{comment}{//}}
\DoxyCodeLine{3249 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3250 \textcolor{preprocessor}{\#define I2C\_SACKCTL\_ACKOVAL     0x00000002  }\textcolor{comment}{// I2C Slave ACK Override Value}}
\DoxyCodeLine{3251 \textcolor{preprocessor}{\#define I2C\_SACKCTL\_ACKOEN      0x00000001  }\textcolor{comment}{// I2C Slave ACK Override Enable}}
\DoxyCodeLine{3252 }
\DoxyCodeLine{3253 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3254 \textcolor{comment}{//}}
\DoxyCodeLine{3255 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_PP register.}}
\DoxyCodeLine{3256 \textcolor{comment}{//}}
\DoxyCodeLine{3257 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3258 \textcolor{preprocessor}{\#define I2C\_PP\_HS               0x00000001  }\textcolor{comment}{// High-\/Speed Capable}}
\DoxyCodeLine{3259 }
\DoxyCodeLine{3260 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3261 \textcolor{comment}{//}}
\DoxyCodeLine{3262 \textcolor{comment}{// The following are defines for the bit fields in the I2C\_O\_PC register.}}
\DoxyCodeLine{3263 \textcolor{comment}{//}}
\DoxyCodeLine{3264 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3265 \textcolor{preprocessor}{\#define I2C\_PC\_HS               0x00000001  }\textcolor{comment}{// High-\/Speed Capable}}
\DoxyCodeLine{3266 }
\DoxyCodeLine{3267 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3268 \textcolor{comment}{//}}
\DoxyCodeLine{3269 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_CTL register.}}
\DoxyCodeLine{3270 \textcolor{comment}{//}}
\DoxyCodeLine{3271 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3272 \textcolor{preprocessor}{\#define PWM\_CTL\_GLOBALSYNC3     0x00000008  }\textcolor{comment}{// Update PWM Generator 3}}
\DoxyCodeLine{3273 \textcolor{preprocessor}{\#define PWM\_CTL\_GLOBALSYNC2     0x00000004  }\textcolor{comment}{// Update PWM Generator 2}}
\DoxyCodeLine{3274 \textcolor{preprocessor}{\#define PWM\_CTL\_GLOBALSYNC1     0x00000002  }\textcolor{comment}{// Update PWM Generator 1}}
\DoxyCodeLine{3275 \textcolor{preprocessor}{\#define PWM\_CTL\_GLOBALSYNC0     0x00000001  }\textcolor{comment}{// Update PWM Generator 0}}
\DoxyCodeLine{3276 }
\DoxyCodeLine{3277 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3278 \textcolor{comment}{//}}
\DoxyCodeLine{3279 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_SYNC register.}}
\DoxyCodeLine{3280 \textcolor{comment}{//}}
\DoxyCodeLine{3281 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3282 \textcolor{preprocessor}{\#define PWM\_SYNC\_SYNC3          0x00000008  }\textcolor{comment}{// Reset Generator 3 Counter}}
\DoxyCodeLine{3283 \textcolor{preprocessor}{\#define PWM\_SYNC\_SYNC2          0x00000004  }\textcolor{comment}{// Reset Generator 2 Counter}}
\DoxyCodeLine{3284 \textcolor{preprocessor}{\#define PWM\_SYNC\_SYNC1          0x00000002  }\textcolor{comment}{// Reset Generator 1 Counter}}
\DoxyCodeLine{3285 \textcolor{preprocessor}{\#define PWM\_SYNC\_SYNC0          0x00000001  }\textcolor{comment}{// Reset Generator 0 Counter}}
\DoxyCodeLine{3286 }
\DoxyCodeLine{3287 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3288 \textcolor{comment}{//}}
\DoxyCodeLine{3289 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_ENABLE register.}}
\DoxyCodeLine{3290 \textcolor{comment}{//}}
\DoxyCodeLine{3291 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3292 \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM7EN       0x00000080  }\textcolor{comment}{// MnPWM7 Output Enable}}
\DoxyCodeLine{3293 \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM6EN       0x00000040  }\textcolor{comment}{// MnPWM6 Output Enable}}
\DoxyCodeLine{3294 \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM5EN       0x00000020  }\textcolor{comment}{// MnPWM5 Output Enable}}
\DoxyCodeLine{3295 \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM4EN       0x00000010  }\textcolor{comment}{// MnPWM4 Output Enable}}
\DoxyCodeLine{3296 \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM3EN       0x00000008  }\textcolor{comment}{// MnPWM3 Output Enable}}
\DoxyCodeLine{3297 \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM2EN       0x00000004  }\textcolor{comment}{// MnPWM2 Output Enable}}
\DoxyCodeLine{3298 \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM1EN       0x00000002  }\textcolor{comment}{// MnPWM1 Output Enable}}
\DoxyCodeLine{3299 \textcolor{preprocessor}{\#define PWM\_ENABLE\_PWM0EN       0x00000001  }\textcolor{comment}{// MnPWM0 Output Enable}}
\DoxyCodeLine{3300 }
\DoxyCodeLine{3301 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3302 \textcolor{comment}{//}}
\DoxyCodeLine{3303 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_INVERT register.}}
\DoxyCodeLine{3304 \textcolor{comment}{//}}
\DoxyCodeLine{3305 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3306 \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM7INV      0x00000080  }\textcolor{comment}{// Invert MnPWM7 Signal}}
\DoxyCodeLine{3307 \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM6INV      0x00000040  }\textcolor{comment}{// Invert MnPWM6 Signal}}
\DoxyCodeLine{3308 \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM5INV      0x00000020  }\textcolor{comment}{// Invert MnPWM5 Signal}}
\DoxyCodeLine{3309 \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM4INV      0x00000010  }\textcolor{comment}{// Invert MnPWM4 Signal}}
\DoxyCodeLine{3310 \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM3INV      0x00000008  }\textcolor{comment}{// Invert MnPWM3 Signal}}
\DoxyCodeLine{3311 \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM2INV      0x00000004  }\textcolor{comment}{// Invert MnPWM2 Signal}}
\DoxyCodeLine{3312 \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM1INV      0x00000002  }\textcolor{comment}{// Invert MnPWM1 Signal}}
\DoxyCodeLine{3313 \textcolor{preprocessor}{\#define PWM\_INVERT\_PWM0INV      0x00000001  }\textcolor{comment}{// Invert MnPWM0 Signal}}
\DoxyCodeLine{3314 }
\DoxyCodeLine{3315 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3316 \textcolor{comment}{//}}
\DoxyCodeLine{3317 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_FAULT register.}}
\DoxyCodeLine{3318 \textcolor{comment}{//}}
\DoxyCodeLine{3319 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3320 \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT7        0x00000080  }\textcolor{comment}{// MnPWM7 Fault}}
\DoxyCodeLine{3321 \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT6        0x00000040  }\textcolor{comment}{// MnPWM6 Fault}}
\DoxyCodeLine{3322 \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT5        0x00000020  }\textcolor{comment}{// MnPWM5 Fault}}
\DoxyCodeLine{3323 \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT4        0x00000010  }\textcolor{comment}{// MnPWM4 Fault}}
\DoxyCodeLine{3324 \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT3        0x00000008  }\textcolor{comment}{// MnPWM3 Fault}}
\DoxyCodeLine{3325 \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT2        0x00000004  }\textcolor{comment}{// MnPWM2 Fault}}
\DoxyCodeLine{3326 \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT1        0x00000002  }\textcolor{comment}{// MnPWM1 Fault}}
\DoxyCodeLine{3327 \textcolor{preprocessor}{\#define PWM\_FAULT\_FAULT0        0x00000001  }\textcolor{comment}{// MnPWM0 Fault}}
\DoxyCodeLine{3328 }
\DoxyCodeLine{3329 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3330 \textcolor{comment}{//}}
\DoxyCodeLine{3331 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_INTEN register.}}
\DoxyCodeLine{3332 \textcolor{comment}{//}}
\DoxyCodeLine{3333 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3334 \textcolor{preprocessor}{\#define PWM\_INTEN\_INTFAULT1     0x00020000  }\textcolor{comment}{// Interrupt Fault 1}}
\DoxyCodeLine{3335 \textcolor{preprocessor}{\#define PWM\_INTEN\_INTFAULT0     0x00010000  }\textcolor{comment}{// Interrupt Fault 0}}
\DoxyCodeLine{3336 \textcolor{preprocessor}{\#define PWM\_INTEN\_INTPWM3       0x00000008  }\textcolor{comment}{// PWM3 Interrupt Enable}}
\DoxyCodeLine{3337 \textcolor{preprocessor}{\#define PWM\_INTEN\_INTPWM2       0x00000004  }\textcolor{comment}{// PWM2 Interrupt Enable}}
\DoxyCodeLine{3338 \textcolor{preprocessor}{\#define PWM\_INTEN\_INTPWM1       0x00000002  }\textcolor{comment}{// PWM1 Interrupt Enable}}
\DoxyCodeLine{3339 \textcolor{preprocessor}{\#define PWM\_INTEN\_INTPWM0       0x00000001  }\textcolor{comment}{// PWM0 Interrupt Enable}}
\DoxyCodeLine{3340 }
\DoxyCodeLine{3341 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3342 \textcolor{comment}{//}}
\DoxyCodeLine{3343 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_RIS register.}}
\DoxyCodeLine{3344 \textcolor{comment}{//}}
\DoxyCodeLine{3345 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3346 \textcolor{preprocessor}{\#define PWM\_RIS\_INTFAULT1       0x00020000  }\textcolor{comment}{// Interrupt Fault PWM 1}}
\DoxyCodeLine{3347 \textcolor{preprocessor}{\#define PWM\_RIS\_INTFAULT0       0x00010000  }\textcolor{comment}{// Interrupt Fault PWM 0}}
\DoxyCodeLine{3348 \textcolor{preprocessor}{\#define PWM\_RIS\_INTPWM3         0x00000008  }\textcolor{comment}{// PWM3 Interrupt Asserted}}
\DoxyCodeLine{3349 \textcolor{preprocessor}{\#define PWM\_RIS\_INTPWM2         0x00000004  }\textcolor{comment}{// PWM2 Interrupt Asserted}}
\DoxyCodeLine{3350 \textcolor{preprocessor}{\#define PWM\_RIS\_INTPWM1         0x00000002  }\textcolor{comment}{// PWM1 Interrupt Asserted}}
\DoxyCodeLine{3351 \textcolor{preprocessor}{\#define PWM\_RIS\_INTPWM0         0x00000001  }\textcolor{comment}{// PWM0 Interrupt Asserted}}
\DoxyCodeLine{3352 }
\DoxyCodeLine{3353 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3354 \textcolor{comment}{//}}
\DoxyCodeLine{3355 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_ISC register.}}
\DoxyCodeLine{3356 \textcolor{comment}{//}}
\DoxyCodeLine{3357 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3358 \textcolor{preprocessor}{\#define PWM\_ISC\_INTFAULT1       0x00020000  }\textcolor{comment}{// FAULT1 Interrupt Asserted}}
\DoxyCodeLine{3359 \textcolor{preprocessor}{\#define PWM\_ISC\_INTFAULT0       0x00010000  }\textcolor{comment}{// FAULT0 Interrupt Asserted}}
\DoxyCodeLine{3360 \textcolor{preprocessor}{\#define PWM\_ISC\_INTPWM3         0x00000008  }\textcolor{comment}{// PWM3 Interrupt Status}}
\DoxyCodeLine{3361 \textcolor{preprocessor}{\#define PWM\_ISC\_INTPWM2         0x00000004  }\textcolor{comment}{// PWM2 Interrupt Status}}
\DoxyCodeLine{3362 \textcolor{preprocessor}{\#define PWM\_ISC\_INTPWM1         0x00000002  }\textcolor{comment}{// PWM1 Interrupt Status}}
\DoxyCodeLine{3363 \textcolor{preprocessor}{\#define PWM\_ISC\_INTPWM0         0x00000001  }\textcolor{comment}{// PWM0 Interrupt Status}}
\DoxyCodeLine{3364 }
\DoxyCodeLine{3365 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3366 \textcolor{comment}{//}}
\DoxyCodeLine{3367 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_STATUS register.}}
\DoxyCodeLine{3368 \textcolor{comment}{//}}
\DoxyCodeLine{3369 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3370 \textcolor{preprocessor}{\#define PWM\_STATUS\_FAULT1       0x00000002  }\textcolor{comment}{// Generator 1 Fault Status}}
\DoxyCodeLine{3371 \textcolor{preprocessor}{\#define PWM\_STATUS\_FAULT0       0x00000001  }\textcolor{comment}{// Generator 0 Fault Status}}
\DoxyCodeLine{3372 }
\DoxyCodeLine{3373 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3374 \textcolor{comment}{//}}
\DoxyCodeLine{3375 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_FAULTVAL register.}}
\DoxyCodeLine{3376 \textcolor{comment}{//}}
\DoxyCodeLine{3377 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3378 \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM7       0x00000080  }\textcolor{comment}{// MnPWM7 Fault Value}}
\DoxyCodeLine{3379 \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM6       0x00000040  }\textcolor{comment}{// MnPWM6 Fault Value}}
\DoxyCodeLine{3380 \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM5       0x00000020  }\textcolor{comment}{// MnPWM5 Fault Value}}
\DoxyCodeLine{3381 \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM4       0x00000010  }\textcolor{comment}{// MnPWM4 Fault Value}}
\DoxyCodeLine{3382 \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM3       0x00000008  }\textcolor{comment}{// MnPWM3 Fault Value}}
\DoxyCodeLine{3383 \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM2       0x00000004  }\textcolor{comment}{// MnPWM2 Fault Value}}
\DoxyCodeLine{3384 \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM1       0x00000002  }\textcolor{comment}{// MnPWM1 Fault Value}}
\DoxyCodeLine{3385 \textcolor{preprocessor}{\#define PWM\_FAULTVAL\_PWM0       0x00000001  }\textcolor{comment}{// MnPWM0 Fault Value}}
\DoxyCodeLine{3386 }
\DoxyCodeLine{3387 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3388 \textcolor{comment}{//}}
\DoxyCodeLine{3389 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_ENUPD register.}}
\DoxyCodeLine{3390 \textcolor{comment}{//}}
\DoxyCodeLine{3391 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3392 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD7\_M      0x0000C000  }\textcolor{comment}{// MnPWM7 Enable Update Mode}}
\DoxyCodeLine{3393 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD7\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3394 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD7\_LSYNC  0x00008000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3395 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD7\_GSYNC  0x0000C000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3396 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD6\_M      0x00003000  }\textcolor{comment}{// MnPWM6 Enable Update Mode}}
\DoxyCodeLine{3397 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD6\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3398 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD6\_LSYNC  0x00002000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3399 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD6\_GSYNC  0x00003000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3400 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD5\_M      0x00000C00  }\textcolor{comment}{// MnPWM5 Enable Update Mode}}
\DoxyCodeLine{3401 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD5\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3402 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD5\_LSYNC  0x00000800  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3403 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD5\_GSYNC  0x00000C00  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3404 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD4\_M      0x00000300  }\textcolor{comment}{// MnPWM4 Enable Update Mode}}
\DoxyCodeLine{3405 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD4\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3406 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD4\_LSYNC  0x00000200  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3407 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD4\_GSYNC  0x00000300  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3408 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD3\_M      0x000000C0  }\textcolor{comment}{// MnPWM3 Enable Update Mode}}
\DoxyCodeLine{3409 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD3\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3410 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD3\_LSYNC  0x00000080  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3411 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD3\_GSYNC  0x000000C0  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3412 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD2\_M      0x00000030  }\textcolor{comment}{// MnPWM2 Enable Update Mode}}
\DoxyCodeLine{3413 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD2\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3414 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD2\_LSYNC  0x00000020  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3415 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD2\_GSYNC  0x00000030  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3416 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD1\_M      0x0000000C  }\textcolor{comment}{// MnPWM1 Enable Update Mode}}
\DoxyCodeLine{3417 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD1\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3418 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD1\_LSYNC  0x00000008  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3419 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD1\_GSYNC  0x0000000C  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3420 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD0\_M      0x00000003  }\textcolor{comment}{// MnPWM0 Enable Update Mode}}
\DoxyCodeLine{3421 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD0\_IMM    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3422 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD0\_LSYNC  0x00000002  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3423 \textcolor{preprocessor}{\#define PWM\_ENUPD\_ENUPD0\_GSYNC  0x00000003  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3424 }
\DoxyCodeLine{3425 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3426 \textcolor{comment}{//}}
\DoxyCodeLine{3427 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_CTL register.}}
\DoxyCodeLine{3428 \textcolor{comment}{//}}
\DoxyCodeLine{3429 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3430 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_LATCH         0x00040000  }\textcolor{comment}{// Latch Fault Input}}
\DoxyCodeLine{3431 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_MINFLTPER     0x00020000  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{3432 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_FLTSRC        0x00010000  }\textcolor{comment}{// Fault Condition Source}}
\DoxyCodeLine{3433 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBFALLUPD\_M   0x0000C000  }\textcolor{comment}{// PWMnDBFALL Update Mode}}
\DoxyCodeLine{3434 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBFALLUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3435 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBFALLUPD\_LS  0x00008000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3436 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBFALLUPD\_GS  0x0000C000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3437 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBRISEUPD\_M   0x00003000  }\textcolor{comment}{// PWMnDBRISE Update Mode}}
\DoxyCodeLine{3438 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBRISEUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3439 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBRISEUPD\_LS  0x00002000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3440 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBRISEUPD\_GS  0x00003000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3441 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBCTLUPD\_M    0x00000C00  }\textcolor{comment}{// PWMnDBCTL Update Mode}}
\DoxyCodeLine{3442 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBCTLUPD\_I    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3443 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBCTLUPD\_LS   0x00000800  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3444 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DBCTLUPD\_GS   0x00000C00  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3445 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENBUPD\_M     0x00000300  }\textcolor{comment}{// PWMnGENB Update Mode}}
\DoxyCodeLine{3446 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENBUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3447 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENBUPD\_LS    0x00000200  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3448 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENBUPD\_GS    0x00000300  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3449 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENAUPD\_M     0x000000C0  }\textcolor{comment}{// PWMnGENA Update Mode}}
\DoxyCodeLine{3450 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENAUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3451 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENAUPD\_LS    0x00000080  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3452 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_GENAUPD\_GS    0x000000C0  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3453 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_CMPBUPD       0x00000020  }\textcolor{comment}{// Comparator B Update Mode}}
\DoxyCodeLine{3454 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_CMPAUPD       0x00000010  }\textcolor{comment}{// Comparator A Update Mode}}
\DoxyCodeLine{3455 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_LOADUPD       0x00000008  }\textcolor{comment}{// Load Register Update Mode}}
\DoxyCodeLine{3456 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_DEBUG         0x00000004  }\textcolor{comment}{// Debug Mode}}
\DoxyCodeLine{3457 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_MODE          0x00000002  }\textcolor{comment}{// Counter Mode}}
\DoxyCodeLine{3458 \textcolor{preprocessor}{\#define PWM\_0\_CTL\_ENABLE        0x00000001  }\textcolor{comment}{// PWM Block Enable}}
\DoxyCodeLine{3459 }
\DoxyCodeLine{3460 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3461 \textcolor{comment}{//}}
\DoxyCodeLine{3462 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_INTEN register.}}
\DoxyCodeLine{3463 \textcolor{comment}{//}}
\DoxyCodeLine{3464 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3465 \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_TRCMPBD     0x00002000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB}}
\DoxyCodeLine{3466                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{3467 \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_TRCMPBU     0x00001000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB Up}}
\DoxyCodeLine{3468 \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_TRCMPAD     0x00000800  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA}}
\DoxyCodeLine{3469                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{3470 \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_TRCMPAU     0x00000400  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA Up}}
\DoxyCodeLine{3471 \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_TRCNTLOAD   0x00000200  }\textcolor{comment}{// Trigger for Counter=PWMnLOAD}}
\DoxyCodeLine{3472 \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_TRCNTZERO   0x00000100  }\textcolor{comment}{// Trigger for Counter=0}}
\DoxyCodeLine{3473 \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_INTCMPBD    0x00000020  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{3474                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{3475 \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_INTCMPBU    0x00000010  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{3476                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{3477 \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_INTCMPAD    0x00000008  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{3478                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{3479 \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_INTCMPAU    0x00000004  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{3480                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{3481 \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_INTCNTLOAD  0x00000002  }\textcolor{comment}{// Interrupt for Counter=PWMnLOAD}}
\DoxyCodeLine{3482 \textcolor{preprocessor}{\#define PWM\_0\_INTEN\_INTCNTZERO  0x00000001  }\textcolor{comment}{// Interrupt for Counter=0}}
\DoxyCodeLine{3483 }
\DoxyCodeLine{3484 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3485 \textcolor{comment}{//}}
\DoxyCodeLine{3486 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_RIS register.}}
\DoxyCodeLine{3487 \textcolor{comment}{//}}
\DoxyCodeLine{3488 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3489 \textcolor{preprocessor}{\#define PWM\_0\_RIS\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{3490                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{3491 \textcolor{preprocessor}{\#define PWM\_0\_RIS\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt Status}}
\DoxyCodeLine{3492 \textcolor{preprocessor}{\#define PWM\_0\_RIS\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{3493                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{3494 \textcolor{preprocessor}{\#define PWM\_0\_RIS\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt Status}}
\DoxyCodeLine{3495 \textcolor{preprocessor}{\#define PWM\_0\_RIS\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt Status}}
\DoxyCodeLine{3496 \textcolor{preprocessor}{\#define PWM\_0\_RIS\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt Status}}
\DoxyCodeLine{3497 }
\DoxyCodeLine{3498 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3499 \textcolor{comment}{//}}
\DoxyCodeLine{3500 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_ISC register.}}
\DoxyCodeLine{3501 \textcolor{comment}{//}}
\DoxyCodeLine{3502 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3503 \textcolor{preprocessor}{\#define PWM\_0\_ISC\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{3504 \textcolor{preprocessor}{\#define PWM\_0\_ISC\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt}}
\DoxyCodeLine{3505 \textcolor{preprocessor}{\#define PWM\_0\_ISC\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{3506 \textcolor{preprocessor}{\#define PWM\_0\_ISC\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt}}
\DoxyCodeLine{3507 \textcolor{preprocessor}{\#define PWM\_0\_ISC\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt}}
\DoxyCodeLine{3508 \textcolor{preprocessor}{\#define PWM\_0\_ISC\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt}}
\DoxyCodeLine{3509 }
\DoxyCodeLine{3510 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3511 \textcolor{comment}{//}}
\DoxyCodeLine{3512 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_LOAD register.}}
\DoxyCodeLine{3513 \textcolor{comment}{//}}
\DoxyCodeLine{3514 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3515 \textcolor{preprocessor}{\#define PWM\_0\_LOAD\_M            0x0000FFFF  }\textcolor{comment}{// Counter Load Value}}
\DoxyCodeLine{3516 \textcolor{preprocessor}{\#define PWM\_0\_LOAD\_S            0}}
\DoxyCodeLine{3517 }
\DoxyCodeLine{3518 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3519 \textcolor{comment}{//}}
\DoxyCodeLine{3520 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_COUNT register.}}
\DoxyCodeLine{3521 \textcolor{comment}{//}}
\DoxyCodeLine{3522 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3523 \textcolor{preprocessor}{\#define PWM\_0\_COUNT\_M           0x0000FFFF  }\textcolor{comment}{// Counter Value}}
\DoxyCodeLine{3524 \textcolor{preprocessor}{\#define PWM\_0\_COUNT\_S           0}}
\DoxyCodeLine{3525 }
\DoxyCodeLine{3526 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3527 \textcolor{comment}{//}}
\DoxyCodeLine{3528 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_CMPA register.}}
\DoxyCodeLine{3529 \textcolor{comment}{//}}
\DoxyCodeLine{3530 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3531 \textcolor{preprocessor}{\#define PWM\_0\_CMPA\_M            0x0000FFFF  }\textcolor{comment}{// Comparator A Value}}
\DoxyCodeLine{3532 \textcolor{preprocessor}{\#define PWM\_0\_CMPA\_S            0}}
\DoxyCodeLine{3533 }
\DoxyCodeLine{3534 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3535 \textcolor{comment}{//}}
\DoxyCodeLine{3536 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_CMPB register.}}
\DoxyCodeLine{3537 \textcolor{comment}{//}}
\DoxyCodeLine{3538 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3539 \textcolor{preprocessor}{\#define PWM\_0\_CMPB\_M            0x0000FFFF  }\textcolor{comment}{// Comparator B Value}}
\DoxyCodeLine{3540 \textcolor{preprocessor}{\#define PWM\_0\_CMPB\_S            0}}
\DoxyCodeLine{3541 }
\DoxyCodeLine{3542 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3543 \textcolor{comment}{//}}
\DoxyCodeLine{3544 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_GENA register.}}
\DoxyCodeLine{3545 \textcolor{comment}{//}}
\DoxyCodeLine{3546 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3547 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{3548 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3549 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3550 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{3551 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3552 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{3553 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{3554 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{3555 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3556 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3557 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{3558 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3559 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{3560 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{3561 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{3562 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3563 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3564 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{3565 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3566 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{3567 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{3568 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{3569 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3570 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3571 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{3572 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3573 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{3574 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{3575 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{3576 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3577 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{3578 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{3579 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{3580 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{3581 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3582 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{3583 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{3584 \textcolor{preprocessor}{\#define PWM\_0\_GENA\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{3585 }
\DoxyCodeLine{3586 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3587 \textcolor{comment}{//}}
\DoxyCodeLine{3588 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_GENB register.}}
\DoxyCodeLine{3589 \textcolor{comment}{//}}
\DoxyCodeLine{3590 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3591 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{3592 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3593 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3594 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{3595 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3596 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{3597 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{3598 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{3599 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3600 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3601 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{3602 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3603 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{3604 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{3605 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{3606 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3607 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3608 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{3609 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3610 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{3611 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{3612 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{3613 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3614 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3615 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{3616 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3617 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{3618 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{3619 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{3620 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3621 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{3622 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{3623 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{3624 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{3625 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3626 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{3627 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{3628 \textcolor{preprocessor}{\#define PWM\_0\_GENB\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{3629 }
\DoxyCodeLine{3630 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3631 \textcolor{comment}{//}}
\DoxyCodeLine{3632 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_DBCTL register.}}
\DoxyCodeLine{3633 \textcolor{comment}{//}}
\DoxyCodeLine{3634 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3635 \textcolor{preprocessor}{\#define PWM\_0\_DBCTL\_ENABLE      0x00000001  }\textcolor{comment}{// Dead-\/Band Generator Enable}}
\DoxyCodeLine{3636 }
\DoxyCodeLine{3637 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3638 \textcolor{comment}{//}}
\DoxyCodeLine{3639 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_DBRISE register.}}
\DoxyCodeLine{3640 \textcolor{comment}{//}}
\DoxyCodeLine{3641 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3642 \textcolor{preprocessor}{\#define PWM\_0\_DBRISE\_DELAY\_M    0x00000FFF  }\textcolor{comment}{// Dead-\/Band Rise Delay}}
\DoxyCodeLine{3643 \textcolor{preprocessor}{\#define PWM\_0\_DBRISE\_DELAY\_S    0}}
\DoxyCodeLine{3644 }
\DoxyCodeLine{3645 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3646 \textcolor{comment}{//}}
\DoxyCodeLine{3647 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_DBFALL register.}}
\DoxyCodeLine{3648 \textcolor{comment}{//}}
\DoxyCodeLine{3649 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3650 \textcolor{preprocessor}{\#define PWM\_0\_DBFALL\_DELAY\_M    0x00000FFF  }\textcolor{comment}{// Dead-\/Band Fall Delay}}
\DoxyCodeLine{3651 \textcolor{preprocessor}{\#define PWM\_0\_DBFALL\_DELAY\_S    0}}
\DoxyCodeLine{3652 }
\DoxyCodeLine{3653 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3654 \textcolor{comment}{//}}
\DoxyCodeLine{3655 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_FLTSRC0}}
\DoxyCodeLine{3656 \textcolor{comment}{// register.}}
\DoxyCodeLine{3657 \textcolor{comment}{//}}
\DoxyCodeLine{3658 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3659 \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC0\_FAULT1    0x00000002  }\textcolor{comment}{// Fault1 Input}}
\DoxyCodeLine{3660 \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC0\_FAULT0    0x00000001  }\textcolor{comment}{// Fault0 Input}}
\DoxyCodeLine{3661 }
\DoxyCodeLine{3662 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3663 \textcolor{comment}{//}}
\DoxyCodeLine{3664 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_FLTSRC1}}
\DoxyCodeLine{3665 \textcolor{comment}{// register.}}
\DoxyCodeLine{3666 \textcolor{comment}{//}}
\DoxyCodeLine{3667 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3668 \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP7     0x00000080  }\textcolor{comment}{// Digital Comparator 7}}
\DoxyCodeLine{3669 \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP6     0x00000040  }\textcolor{comment}{// Digital Comparator 6}}
\DoxyCodeLine{3670 \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP5     0x00000020  }\textcolor{comment}{// Digital Comparator 5}}
\DoxyCodeLine{3671 \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP4     0x00000010  }\textcolor{comment}{// Digital Comparator 4}}
\DoxyCodeLine{3672 \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP3     0x00000008  }\textcolor{comment}{// Digital Comparator 3}}
\DoxyCodeLine{3673 \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP2     0x00000004  }\textcolor{comment}{// Digital Comparator 2}}
\DoxyCodeLine{3674 \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP1     0x00000002  }\textcolor{comment}{// Digital Comparator 1}}
\DoxyCodeLine{3675 \textcolor{preprocessor}{\#define PWM\_0\_FLTSRC1\_DCMP0     0x00000001  }\textcolor{comment}{// Digital Comparator 0}}
\DoxyCodeLine{3676 }
\DoxyCodeLine{3677 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3678 \textcolor{comment}{//}}
\DoxyCodeLine{3679 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_MINFLTPER}}
\DoxyCodeLine{3680 \textcolor{comment}{// register.}}
\DoxyCodeLine{3681 \textcolor{comment}{//}}
\DoxyCodeLine{3682 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3683 \textcolor{preprocessor}{\#define PWM\_0\_MINFLTPER\_M       0x0000FFFF  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{3684 \textcolor{preprocessor}{\#define PWM\_0\_MINFLTPER\_S       0}}
\DoxyCodeLine{3685 }
\DoxyCodeLine{3686 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3687 \textcolor{comment}{//}}
\DoxyCodeLine{3688 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_CTL register.}}
\DoxyCodeLine{3689 \textcolor{comment}{//}}
\DoxyCodeLine{3690 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3691 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_LATCH         0x00040000  }\textcolor{comment}{// Latch Fault Input}}
\DoxyCodeLine{3692 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_MINFLTPER     0x00020000  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{3693 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_FLTSRC        0x00010000  }\textcolor{comment}{// Fault Condition Source}}
\DoxyCodeLine{3694 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBFALLUPD\_M   0x0000C000  }\textcolor{comment}{// PWMnDBFALL Update Mode}}
\DoxyCodeLine{3695 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBFALLUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3696 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBFALLUPD\_LS  0x00008000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3697 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBFALLUPD\_GS  0x0000C000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3698 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBRISEUPD\_M   0x00003000  }\textcolor{comment}{// PWMnDBRISE Update Mode}}
\DoxyCodeLine{3699 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBRISEUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3700 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBRISEUPD\_LS  0x00002000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3701 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBRISEUPD\_GS  0x00003000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3702 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBCTLUPD\_M    0x00000C00  }\textcolor{comment}{// PWMnDBCTL Update Mode}}
\DoxyCodeLine{3703 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBCTLUPD\_I    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3704 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBCTLUPD\_LS   0x00000800  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3705 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DBCTLUPD\_GS   0x00000C00  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3706 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENBUPD\_M     0x00000300  }\textcolor{comment}{// PWMnGENB Update Mode}}
\DoxyCodeLine{3707 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENBUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3708 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENBUPD\_LS    0x00000200  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3709 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENBUPD\_GS    0x00000300  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3710 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENAUPD\_M     0x000000C0  }\textcolor{comment}{// PWMnGENA Update Mode}}
\DoxyCodeLine{3711 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENAUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3712 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENAUPD\_LS    0x00000080  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3713 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_GENAUPD\_GS    0x000000C0  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3714 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_CMPBUPD       0x00000020  }\textcolor{comment}{// Comparator B Update Mode}}
\DoxyCodeLine{3715 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_CMPAUPD       0x00000010  }\textcolor{comment}{// Comparator A Update Mode}}
\DoxyCodeLine{3716 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_LOADUPD       0x00000008  }\textcolor{comment}{// Load Register Update Mode}}
\DoxyCodeLine{3717 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_DEBUG         0x00000004  }\textcolor{comment}{// Debug Mode}}
\DoxyCodeLine{3718 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_MODE          0x00000002  }\textcolor{comment}{// Counter Mode}}
\DoxyCodeLine{3719 \textcolor{preprocessor}{\#define PWM\_1\_CTL\_ENABLE        0x00000001  }\textcolor{comment}{// PWM Block Enable}}
\DoxyCodeLine{3720 }
\DoxyCodeLine{3721 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3722 \textcolor{comment}{//}}
\DoxyCodeLine{3723 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_INTEN register.}}
\DoxyCodeLine{3724 \textcolor{comment}{//}}
\DoxyCodeLine{3725 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3726 \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_TRCMPBD     0x00002000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB}}
\DoxyCodeLine{3727                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{3728 \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_TRCMPBU     0x00001000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB Up}}
\DoxyCodeLine{3729 \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_TRCMPAD     0x00000800  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA}}
\DoxyCodeLine{3730                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{3731 \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_TRCMPAU     0x00000400  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA Up}}
\DoxyCodeLine{3732 \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_TRCNTLOAD   0x00000200  }\textcolor{comment}{// Trigger for Counter=PWMnLOAD}}
\DoxyCodeLine{3733 \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_TRCNTZERO   0x00000100  }\textcolor{comment}{// Trigger for Counter=0}}
\DoxyCodeLine{3734 \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_INTCMPBD    0x00000020  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{3735                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{3736 \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_INTCMPBU    0x00000010  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{3737                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{3738 \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_INTCMPAD    0x00000008  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{3739                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{3740 \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_INTCMPAU    0x00000004  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{3741                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{3742 \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_INTCNTLOAD  0x00000002  }\textcolor{comment}{// Interrupt for Counter=PWMnLOAD}}
\DoxyCodeLine{3743 \textcolor{preprocessor}{\#define PWM\_1\_INTEN\_INTCNTZERO  0x00000001  }\textcolor{comment}{// Interrupt for Counter=0}}
\DoxyCodeLine{3744 }
\DoxyCodeLine{3745 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3746 \textcolor{comment}{//}}
\DoxyCodeLine{3747 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_RIS register.}}
\DoxyCodeLine{3748 \textcolor{comment}{//}}
\DoxyCodeLine{3749 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3750 \textcolor{preprocessor}{\#define PWM\_1\_RIS\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{3751                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{3752 \textcolor{preprocessor}{\#define PWM\_1\_RIS\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt Status}}
\DoxyCodeLine{3753 \textcolor{preprocessor}{\#define PWM\_1\_RIS\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{3754                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{3755 \textcolor{preprocessor}{\#define PWM\_1\_RIS\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt Status}}
\DoxyCodeLine{3756 \textcolor{preprocessor}{\#define PWM\_1\_RIS\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt Status}}
\DoxyCodeLine{3757 \textcolor{preprocessor}{\#define PWM\_1\_RIS\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt Status}}
\DoxyCodeLine{3758 }
\DoxyCodeLine{3759 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3760 \textcolor{comment}{//}}
\DoxyCodeLine{3761 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_ISC register.}}
\DoxyCodeLine{3762 \textcolor{comment}{//}}
\DoxyCodeLine{3763 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3764 \textcolor{preprocessor}{\#define PWM\_1\_ISC\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{3765 \textcolor{preprocessor}{\#define PWM\_1\_ISC\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt}}
\DoxyCodeLine{3766 \textcolor{preprocessor}{\#define PWM\_1\_ISC\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{3767 \textcolor{preprocessor}{\#define PWM\_1\_ISC\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt}}
\DoxyCodeLine{3768 \textcolor{preprocessor}{\#define PWM\_1\_ISC\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt}}
\DoxyCodeLine{3769 \textcolor{preprocessor}{\#define PWM\_1\_ISC\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt}}
\DoxyCodeLine{3770 }
\DoxyCodeLine{3771 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3772 \textcolor{comment}{//}}
\DoxyCodeLine{3773 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_LOAD register.}}
\DoxyCodeLine{3774 \textcolor{comment}{//}}
\DoxyCodeLine{3775 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3776 \textcolor{preprocessor}{\#define PWM\_1\_LOAD\_LOAD\_M       0x0000FFFF  }\textcolor{comment}{// Counter Load Value}}
\DoxyCodeLine{3777 \textcolor{preprocessor}{\#define PWM\_1\_LOAD\_LOAD\_S       0}}
\DoxyCodeLine{3778 }
\DoxyCodeLine{3779 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3780 \textcolor{comment}{//}}
\DoxyCodeLine{3781 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_COUNT register.}}
\DoxyCodeLine{3782 \textcolor{comment}{//}}
\DoxyCodeLine{3783 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3784 \textcolor{preprocessor}{\#define PWM\_1\_COUNT\_COUNT\_M     0x0000FFFF  }\textcolor{comment}{// Counter Value}}
\DoxyCodeLine{3785 \textcolor{preprocessor}{\#define PWM\_1\_COUNT\_COUNT\_S     0}}
\DoxyCodeLine{3786 }
\DoxyCodeLine{3787 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3788 \textcolor{comment}{//}}
\DoxyCodeLine{3789 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_CMPA register.}}
\DoxyCodeLine{3790 \textcolor{comment}{//}}
\DoxyCodeLine{3791 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3792 \textcolor{preprocessor}{\#define PWM\_1\_CMPA\_COMPA\_M      0x0000FFFF  }\textcolor{comment}{// Comparator A Value}}
\DoxyCodeLine{3793 \textcolor{preprocessor}{\#define PWM\_1\_CMPA\_COMPA\_S      0}}
\DoxyCodeLine{3794 }
\DoxyCodeLine{3795 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3796 \textcolor{comment}{//}}
\DoxyCodeLine{3797 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_CMPB register.}}
\DoxyCodeLine{3798 \textcolor{comment}{//}}
\DoxyCodeLine{3799 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3800 \textcolor{preprocessor}{\#define PWM\_1\_CMPB\_COMPB\_M      0x0000FFFF  }\textcolor{comment}{// Comparator B Value}}
\DoxyCodeLine{3801 \textcolor{preprocessor}{\#define PWM\_1\_CMPB\_COMPB\_S      0}}
\DoxyCodeLine{3802 }
\DoxyCodeLine{3803 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3804 \textcolor{comment}{//}}
\DoxyCodeLine{3805 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_GENA register.}}
\DoxyCodeLine{3806 \textcolor{comment}{//}}
\DoxyCodeLine{3807 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3808 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{3809 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3810 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3811 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{3812 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3813 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{3814 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{3815 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{3816 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3817 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3818 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{3819 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3820 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{3821 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{3822 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{3823 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3824 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3825 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{3826 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3827 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{3828 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{3829 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{3830 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3831 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3832 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{3833 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3834 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{3835 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{3836 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{3837 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3838 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{3839 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{3840 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{3841 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{3842 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3843 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{3844 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{3845 \textcolor{preprocessor}{\#define PWM\_1\_GENA\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{3846 }
\DoxyCodeLine{3847 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3848 \textcolor{comment}{//}}
\DoxyCodeLine{3849 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_GENB register.}}
\DoxyCodeLine{3850 \textcolor{comment}{//}}
\DoxyCodeLine{3851 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3852 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{3853 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3854 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3855 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{3856 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3857 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{3858 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{3859 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{3860 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3861 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3862 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{3863 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3864 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{3865 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{3866 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{3867 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3868 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3869 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{3870 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3871 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{3872 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{3873 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{3874 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{3875 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3876 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{3877 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{3878 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{3879 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{3880 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{3881 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3882 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{3883 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{3884 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{3885 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{3886 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{3887 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{3888 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{3889 \textcolor{preprocessor}{\#define PWM\_1\_GENB\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{3890 }
\DoxyCodeLine{3891 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3892 \textcolor{comment}{//}}
\DoxyCodeLine{3893 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_DBCTL register.}}
\DoxyCodeLine{3894 \textcolor{comment}{//}}
\DoxyCodeLine{3895 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3896 \textcolor{preprocessor}{\#define PWM\_1\_DBCTL\_ENABLE      0x00000001  }\textcolor{comment}{// Dead-\/Band Generator Enable}}
\DoxyCodeLine{3897 }
\DoxyCodeLine{3898 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3899 \textcolor{comment}{//}}
\DoxyCodeLine{3900 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_DBRISE register.}}
\DoxyCodeLine{3901 \textcolor{comment}{//}}
\DoxyCodeLine{3902 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3903 \textcolor{preprocessor}{\#define PWM\_1\_DBRISE\_RISEDELAY\_M                                              \(\backslash\)}}
\DoxyCodeLine{3904 \textcolor{preprocessor}{                                0x00000FFF  }\textcolor{comment}{// Dead-\/Band Rise Delay}}
\DoxyCodeLine{3905 \textcolor{preprocessor}{\#define PWM\_1\_DBRISE\_RISEDELAY\_S                                              \(\backslash\)}}
\DoxyCodeLine{3906 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{3907 }
\DoxyCodeLine{3908 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3909 \textcolor{comment}{//}}
\DoxyCodeLine{3910 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_DBFALL register.}}
\DoxyCodeLine{3911 \textcolor{comment}{//}}
\DoxyCodeLine{3912 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3913 \textcolor{preprocessor}{\#define PWM\_1\_DBFALL\_FALLDELAY\_M                                              \(\backslash\)}}
\DoxyCodeLine{3914 \textcolor{preprocessor}{                                0x00000FFF  }\textcolor{comment}{// Dead-\/Band Fall Delay}}
\DoxyCodeLine{3915 \textcolor{preprocessor}{\#define PWM\_1\_DBFALL\_FALLDELAY\_S                                              \(\backslash\)}}
\DoxyCodeLine{3916 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{3917 }
\DoxyCodeLine{3918 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3919 \textcolor{comment}{//}}
\DoxyCodeLine{3920 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_FLTSRC0}}
\DoxyCodeLine{3921 \textcolor{comment}{// register.}}
\DoxyCodeLine{3922 \textcolor{comment}{//}}
\DoxyCodeLine{3923 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3924 \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC0\_FAULT1    0x00000002  }\textcolor{comment}{// Fault1 Input}}
\DoxyCodeLine{3925 \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC0\_FAULT0    0x00000001  }\textcolor{comment}{// Fault0 Input}}
\DoxyCodeLine{3926 }
\DoxyCodeLine{3927 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3928 \textcolor{comment}{//}}
\DoxyCodeLine{3929 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_FLTSRC1}}
\DoxyCodeLine{3930 \textcolor{comment}{// register.}}
\DoxyCodeLine{3931 \textcolor{comment}{//}}
\DoxyCodeLine{3932 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3933 \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP7     0x00000080  }\textcolor{comment}{// Digital Comparator 7}}
\DoxyCodeLine{3934 \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP6     0x00000040  }\textcolor{comment}{// Digital Comparator 6}}
\DoxyCodeLine{3935 \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP5     0x00000020  }\textcolor{comment}{// Digital Comparator 5}}
\DoxyCodeLine{3936 \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP4     0x00000010  }\textcolor{comment}{// Digital Comparator 4}}
\DoxyCodeLine{3937 \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP3     0x00000008  }\textcolor{comment}{// Digital Comparator 3}}
\DoxyCodeLine{3938 \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP2     0x00000004  }\textcolor{comment}{// Digital Comparator 2}}
\DoxyCodeLine{3939 \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP1     0x00000002  }\textcolor{comment}{// Digital Comparator 1}}
\DoxyCodeLine{3940 \textcolor{preprocessor}{\#define PWM\_1\_FLTSRC1\_DCMP0     0x00000001  }\textcolor{comment}{// Digital Comparator 0}}
\DoxyCodeLine{3941 }
\DoxyCodeLine{3942 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3943 \textcolor{comment}{//}}
\DoxyCodeLine{3944 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_MINFLTPER}}
\DoxyCodeLine{3945 \textcolor{comment}{// register.}}
\DoxyCodeLine{3946 \textcolor{comment}{//}}
\DoxyCodeLine{3947 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3948 \textcolor{preprocessor}{\#define PWM\_1\_MINFLTPER\_MFP\_M   0x0000FFFF  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{3949 \textcolor{preprocessor}{\#define PWM\_1\_MINFLTPER\_MFP\_S   0}}
\DoxyCodeLine{3950 }
\DoxyCodeLine{3951 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3952 \textcolor{comment}{//}}
\DoxyCodeLine{3953 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_CTL register.}}
\DoxyCodeLine{3954 \textcolor{comment}{//}}
\DoxyCodeLine{3955 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3956 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_LATCH         0x00040000  }\textcolor{comment}{// Latch Fault Input}}
\DoxyCodeLine{3957 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_MINFLTPER     0x00020000  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{3958 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_FLTSRC        0x00010000  }\textcolor{comment}{// Fault Condition Source}}
\DoxyCodeLine{3959 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBFALLUPD\_M   0x0000C000  }\textcolor{comment}{// PWMnDBFALL Update Mode}}
\DoxyCodeLine{3960 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBFALLUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3961 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBFALLUPD\_LS  0x00008000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3962 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBFALLUPD\_GS  0x0000C000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3963 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBRISEUPD\_M   0x00003000  }\textcolor{comment}{// PWMnDBRISE Update Mode}}
\DoxyCodeLine{3964 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBRISEUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3965 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBRISEUPD\_LS  0x00002000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3966 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBRISEUPD\_GS  0x00003000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3967 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBCTLUPD\_M    0x00000C00  }\textcolor{comment}{// PWMnDBCTL Update Mode}}
\DoxyCodeLine{3968 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBCTLUPD\_I    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3969 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBCTLUPD\_LS   0x00000800  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3970 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DBCTLUPD\_GS   0x00000C00  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3971 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENBUPD\_M     0x00000300  }\textcolor{comment}{// PWMnGENB Update Mode}}
\DoxyCodeLine{3972 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENBUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3973 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENBUPD\_LS    0x00000200  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3974 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENBUPD\_GS    0x00000300  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3975 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENAUPD\_M     0x000000C0  }\textcolor{comment}{// PWMnGENA Update Mode}}
\DoxyCodeLine{3976 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENAUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{3977 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENAUPD\_LS    0x00000080  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{3978 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_GENAUPD\_GS    0x000000C0  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{3979 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_CMPBUPD       0x00000020  }\textcolor{comment}{// Comparator B Update Mode}}
\DoxyCodeLine{3980 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_CMPAUPD       0x00000010  }\textcolor{comment}{// Comparator A Update Mode}}
\DoxyCodeLine{3981 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_LOADUPD       0x00000008  }\textcolor{comment}{// Load Register Update Mode}}
\DoxyCodeLine{3982 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_DEBUG         0x00000004  }\textcolor{comment}{// Debug Mode}}
\DoxyCodeLine{3983 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_MODE          0x00000002  }\textcolor{comment}{// Counter Mode}}
\DoxyCodeLine{3984 \textcolor{preprocessor}{\#define PWM\_2\_CTL\_ENABLE        0x00000001  }\textcolor{comment}{// PWM Block Enable}}
\DoxyCodeLine{3985 }
\DoxyCodeLine{3986 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3987 \textcolor{comment}{//}}
\DoxyCodeLine{3988 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_INTEN register.}}
\DoxyCodeLine{3989 \textcolor{comment}{//}}
\DoxyCodeLine{3990 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{3991 \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_TRCMPBD     0x00002000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB}}
\DoxyCodeLine{3992                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{3993 \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_TRCMPBU     0x00001000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB Up}}
\DoxyCodeLine{3994 \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_TRCMPAD     0x00000800  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA}}
\DoxyCodeLine{3995                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{3996 \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_TRCMPAU     0x00000400  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA Up}}
\DoxyCodeLine{3997 \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_TRCNTLOAD   0x00000200  }\textcolor{comment}{// Trigger for Counter=PWMnLOAD}}
\DoxyCodeLine{3998 \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_TRCNTZERO   0x00000100  }\textcolor{comment}{// Trigger for Counter=0}}
\DoxyCodeLine{3999 \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_INTCMPBD    0x00000020  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{4000                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{4001 \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_INTCMPBU    0x00000010  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{4002                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{4003 \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_INTCMPAD    0x00000008  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{4004                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{4005 \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_INTCMPAU    0x00000004  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{4006                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{4007 \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_INTCNTLOAD  0x00000002  }\textcolor{comment}{// Interrupt for Counter=PWMnLOAD}}
\DoxyCodeLine{4008 \textcolor{preprocessor}{\#define PWM\_2\_INTEN\_INTCNTZERO  0x00000001  }\textcolor{comment}{// Interrupt for Counter=0}}
\DoxyCodeLine{4009 }
\DoxyCodeLine{4010 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4011 \textcolor{comment}{//}}
\DoxyCodeLine{4012 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_RIS register.}}
\DoxyCodeLine{4013 \textcolor{comment}{//}}
\DoxyCodeLine{4014 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4015 \textcolor{preprocessor}{\#define PWM\_2\_RIS\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{4016                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{4017 \textcolor{preprocessor}{\#define PWM\_2\_RIS\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt Status}}
\DoxyCodeLine{4018 \textcolor{preprocessor}{\#define PWM\_2\_RIS\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{4019                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{4020 \textcolor{preprocessor}{\#define PWM\_2\_RIS\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt Status}}
\DoxyCodeLine{4021 \textcolor{preprocessor}{\#define PWM\_2\_RIS\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt Status}}
\DoxyCodeLine{4022 \textcolor{preprocessor}{\#define PWM\_2\_RIS\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt Status}}
\DoxyCodeLine{4023 }
\DoxyCodeLine{4024 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4025 \textcolor{comment}{//}}
\DoxyCodeLine{4026 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_ISC register.}}
\DoxyCodeLine{4027 \textcolor{comment}{//}}
\DoxyCodeLine{4028 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4029 \textcolor{preprocessor}{\#define PWM\_2\_ISC\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{4030 \textcolor{preprocessor}{\#define PWM\_2\_ISC\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt}}
\DoxyCodeLine{4031 \textcolor{preprocessor}{\#define PWM\_2\_ISC\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{4032 \textcolor{preprocessor}{\#define PWM\_2\_ISC\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt}}
\DoxyCodeLine{4033 \textcolor{preprocessor}{\#define PWM\_2\_ISC\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt}}
\DoxyCodeLine{4034 \textcolor{preprocessor}{\#define PWM\_2\_ISC\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt}}
\DoxyCodeLine{4035 }
\DoxyCodeLine{4036 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4037 \textcolor{comment}{//}}
\DoxyCodeLine{4038 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_LOAD register.}}
\DoxyCodeLine{4039 \textcolor{comment}{//}}
\DoxyCodeLine{4040 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4041 \textcolor{preprocessor}{\#define PWM\_2\_LOAD\_LOAD\_M       0x0000FFFF  }\textcolor{comment}{// Counter Load Value}}
\DoxyCodeLine{4042 \textcolor{preprocessor}{\#define PWM\_2\_LOAD\_LOAD\_S       0}}
\DoxyCodeLine{4043 }
\DoxyCodeLine{4044 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4045 \textcolor{comment}{//}}
\DoxyCodeLine{4046 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_COUNT register.}}
\DoxyCodeLine{4047 \textcolor{comment}{//}}
\DoxyCodeLine{4048 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4049 \textcolor{preprocessor}{\#define PWM\_2\_COUNT\_COUNT\_M     0x0000FFFF  }\textcolor{comment}{// Counter Value}}
\DoxyCodeLine{4050 \textcolor{preprocessor}{\#define PWM\_2\_COUNT\_COUNT\_S     0}}
\DoxyCodeLine{4051 }
\DoxyCodeLine{4052 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4053 \textcolor{comment}{//}}
\DoxyCodeLine{4054 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_CMPA register.}}
\DoxyCodeLine{4055 \textcolor{comment}{//}}
\DoxyCodeLine{4056 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4057 \textcolor{preprocessor}{\#define PWM\_2\_CMPA\_COMPA\_M      0x0000FFFF  }\textcolor{comment}{// Comparator A Value}}
\DoxyCodeLine{4058 \textcolor{preprocessor}{\#define PWM\_2\_CMPA\_COMPA\_S      0}}
\DoxyCodeLine{4059 }
\DoxyCodeLine{4060 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4061 \textcolor{comment}{//}}
\DoxyCodeLine{4062 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_CMPB register.}}
\DoxyCodeLine{4063 \textcolor{comment}{//}}
\DoxyCodeLine{4064 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4065 \textcolor{preprocessor}{\#define PWM\_2\_CMPB\_COMPB\_M      0x0000FFFF  }\textcolor{comment}{// Comparator B Value}}
\DoxyCodeLine{4066 \textcolor{preprocessor}{\#define PWM\_2\_CMPB\_COMPB\_S      0}}
\DoxyCodeLine{4067 }
\DoxyCodeLine{4068 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4069 \textcolor{comment}{//}}
\DoxyCodeLine{4070 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_GENA register.}}
\DoxyCodeLine{4071 \textcolor{comment}{//}}
\DoxyCodeLine{4072 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4073 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{4074 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4075 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4076 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{4077 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4078 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{4079 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{4080 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{4081 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4082 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4083 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{4084 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4085 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{4086 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{4087 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{4088 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4089 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4090 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{4091 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4092 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{4093 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{4094 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{4095 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4096 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4097 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{4098 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4099 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{4100 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{4101 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{4102 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4103 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{4104 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{4105 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{4106 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{4107 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4108 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{4109 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{4110 \textcolor{preprocessor}{\#define PWM\_2\_GENA\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{4111 }
\DoxyCodeLine{4112 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4113 \textcolor{comment}{//}}
\DoxyCodeLine{4114 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_GENB register.}}
\DoxyCodeLine{4115 \textcolor{comment}{//}}
\DoxyCodeLine{4116 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4117 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{4118 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4119 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4120 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{4121 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4122 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{4123 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{4124 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{4125 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4126 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4127 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{4128 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4129 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{4130 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{4131 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{4132 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4133 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4134 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{4135 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4136 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{4137 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{4138 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{4139 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4140 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4141 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{4142 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4143 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{4144 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{4145 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{4146 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4147 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{4148 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{4149 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{4150 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{4151 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4152 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{4153 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{4154 \textcolor{preprocessor}{\#define PWM\_2\_GENB\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{4155 }
\DoxyCodeLine{4156 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4157 \textcolor{comment}{//}}
\DoxyCodeLine{4158 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_DBCTL register.}}
\DoxyCodeLine{4159 \textcolor{comment}{//}}
\DoxyCodeLine{4160 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4161 \textcolor{preprocessor}{\#define PWM\_2\_DBCTL\_ENABLE      0x00000001  }\textcolor{comment}{// Dead-\/Band Generator Enable}}
\DoxyCodeLine{4162 }
\DoxyCodeLine{4163 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4164 \textcolor{comment}{//}}
\DoxyCodeLine{4165 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_DBRISE register.}}
\DoxyCodeLine{4166 \textcolor{comment}{//}}
\DoxyCodeLine{4167 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4168 \textcolor{preprocessor}{\#define PWM\_2\_DBRISE\_RISEDELAY\_M                                              \(\backslash\)}}
\DoxyCodeLine{4169 \textcolor{preprocessor}{                                0x00000FFF  }\textcolor{comment}{// Dead-\/Band Rise Delay}}
\DoxyCodeLine{4170 \textcolor{preprocessor}{\#define PWM\_2\_DBRISE\_RISEDELAY\_S                                              \(\backslash\)}}
\DoxyCodeLine{4171 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{4172 }
\DoxyCodeLine{4173 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4174 \textcolor{comment}{//}}
\DoxyCodeLine{4175 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_DBFALL register.}}
\DoxyCodeLine{4176 \textcolor{comment}{//}}
\DoxyCodeLine{4177 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4178 \textcolor{preprocessor}{\#define PWM\_2\_DBFALL\_FALLDELAY\_M                                              \(\backslash\)}}
\DoxyCodeLine{4179 \textcolor{preprocessor}{                                0x00000FFF  }\textcolor{comment}{// Dead-\/Band Fall Delay}}
\DoxyCodeLine{4180 \textcolor{preprocessor}{\#define PWM\_2\_DBFALL\_FALLDELAY\_S                                              \(\backslash\)}}
\DoxyCodeLine{4181 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{4182 }
\DoxyCodeLine{4183 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4184 \textcolor{comment}{//}}
\DoxyCodeLine{4185 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_FLTSRC0}}
\DoxyCodeLine{4186 \textcolor{comment}{// register.}}
\DoxyCodeLine{4187 \textcolor{comment}{//}}
\DoxyCodeLine{4188 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4189 \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC0\_FAULT1    0x00000002  }\textcolor{comment}{// Fault1 Input}}
\DoxyCodeLine{4190 \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC0\_FAULT0    0x00000001  }\textcolor{comment}{// Fault0 Input}}
\DoxyCodeLine{4191 }
\DoxyCodeLine{4192 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4193 \textcolor{comment}{//}}
\DoxyCodeLine{4194 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_FLTSRC1}}
\DoxyCodeLine{4195 \textcolor{comment}{// register.}}
\DoxyCodeLine{4196 \textcolor{comment}{//}}
\DoxyCodeLine{4197 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4198 \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP7     0x00000080  }\textcolor{comment}{// Digital Comparator 7}}
\DoxyCodeLine{4199 \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP6     0x00000040  }\textcolor{comment}{// Digital Comparator 6}}
\DoxyCodeLine{4200 \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP5     0x00000020  }\textcolor{comment}{// Digital Comparator 5}}
\DoxyCodeLine{4201 \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP4     0x00000010  }\textcolor{comment}{// Digital Comparator 4}}
\DoxyCodeLine{4202 \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP3     0x00000008  }\textcolor{comment}{// Digital Comparator 3}}
\DoxyCodeLine{4203 \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP2     0x00000004  }\textcolor{comment}{// Digital Comparator 2}}
\DoxyCodeLine{4204 \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP1     0x00000002  }\textcolor{comment}{// Digital Comparator 1}}
\DoxyCodeLine{4205 \textcolor{preprocessor}{\#define PWM\_2\_FLTSRC1\_DCMP0     0x00000001  }\textcolor{comment}{// Digital Comparator 0}}
\DoxyCodeLine{4206 }
\DoxyCodeLine{4207 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4208 \textcolor{comment}{//}}
\DoxyCodeLine{4209 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_MINFLTPER}}
\DoxyCodeLine{4210 \textcolor{comment}{// register.}}
\DoxyCodeLine{4211 \textcolor{comment}{//}}
\DoxyCodeLine{4212 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4213 \textcolor{preprocessor}{\#define PWM\_2\_MINFLTPER\_MFP\_M   0x0000FFFF  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{4214 \textcolor{preprocessor}{\#define PWM\_2\_MINFLTPER\_MFP\_S   0}}
\DoxyCodeLine{4215 }
\DoxyCodeLine{4216 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4217 \textcolor{comment}{//}}
\DoxyCodeLine{4218 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_CTL register.}}
\DoxyCodeLine{4219 \textcolor{comment}{//}}
\DoxyCodeLine{4220 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4221 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_LATCH         0x00040000  }\textcolor{comment}{// Latch Fault Input}}
\DoxyCodeLine{4222 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_MINFLTPER     0x00020000  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{4223 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_FLTSRC        0x00010000  }\textcolor{comment}{// Fault Condition Source}}
\DoxyCodeLine{4224 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBFALLUPD\_M   0x0000C000  }\textcolor{comment}{// PWMnDBFALL Update Mode}}
\DoxyCodeLine{4225 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBFALLUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{4226 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBFALLUPD\_LS  0x00008000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{4227 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBFALLUPD\_GS  0x0000C000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{4228 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBRISEUPD\_M   0x00003000  }\textcolor{comment}{// PWMnDBRISE Update Mode}}
\DoxyCodeLine{4229 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBRISEUPD\_I   0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{4230 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBRISEUPD\_LS  0x00002000  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{4231 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBRISEUPD\_GS  0x00003000  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{4232 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBCTLUPD\_M    0x00000C00  }\textcolor{comment}{// PWMnDBCTL Update Mode}}
\DoxyCodeLine{4233 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBCTLUPD\_I    0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{4234 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBCTLUPD\_LS   0x00000800  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{4235 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DBCTLUPD\_GS   0x00000C00  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{4236 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENBUPD\_M     0x00000300  }\textcolor{comment}{// PWMnGENB Update Mode}}
\DoxyCodeLine{4237 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENBUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{4238 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENBUPD\_LS    0x00000200  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{4239 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENBUPD\_GS    0x00000300  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{4240 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENAUPD\_M     0x000000C0  }\textcolor{comment}{// PWMnGENA Update Mode}}
\DoxyCodeLine{4241 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENAUPD\_I     0x00000000  }\textcolor{comment}{// Immediate}}
\DoxyCodeLine{4242 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENAUPD\_LS    0x00000080  }\textcolor{comment}{// Locally Synchronized}}
\DoxyCodeLine{4243 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_GENAUPD\_GS    0x000000C0  }\textcolor{comment}{// Globally Synchronized}}
\DoxyCodeLine{4244 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_CMPBUPD       0x00000020  }\textcolor{comment}{// Comparator B Update Mode}}
\DoxyCodeLine{4245 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_CMPAUPD       0x00000010  }\textcolor{comment}{// Comparator A Update Mode}}
\DoxyCodeLine{4246 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_LOADUPD       0x00000008  }\textcolor{comment}{// Load Register Update Mode}}
\DoxyCodeLine{4247 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_DEBUG         0x00000004  }\textcolor{comment}{// Debug Mode}}
\DoxyCodeLine{4248 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_MODE          0x00000002  }\textcolor{comment}{// Counter Mode}}
\DoxyCodeLine{4249 \textcolor{preprocessor}{\#define PWM\_3\_CTL\_ENABLE        0x00000001  }\textcolor{comment}{// PWM Block Enable}}
\DoxyCodeLine{4250 }
\DoxyCodeLine{4251 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4252 \textcolor{comment}{//}}
\DoxyCodeLine{4253 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_INTEN register.}}
\DoxyCodeLine{4254 \textcolor{comment}{//}}
\DoxyCodeLine{4255 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4256 \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_TRCMPBD     0x00002000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB}}
\DoxyCodeLine{4257                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{4258 \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_TRCMPBU     0x00001000  }\textcolor{comment}{// Trigger for Counter=PWMnCMPB Up}}
\DoxyCodeLine{4259 \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_TRCMPAD     0x00000800  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA}}
\DoxyCodeLine{4260                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{4261 \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_TRCMPAU     0x00000400  }\textcolor{comment}{// Trigger for Counter=PWMnCMPA Up}}
\DoxyCodeLine{4262 \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_TRCNTLOAD   0x00000200  }\textcolor{comment}{// Trigger for Counter=PWMnLOAD}}
\DoxyCodeLine{4263 \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_TRCNTZERO   0x00000100  }\textcolor{comment}{// Trigger for Counter=0}}
\DoxyCodeLine{4264 \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_INTCMPBD    0x00000020  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{4265                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{4266 \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_INTCMPBU    0x00000010  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPB}}
\DoxyCodeLine{4267                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{4268 \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_INTCMPAD    0x00000008  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{4269                                             \textcolor{comment}{// Down}}
\DoxyCodeLine{4270 \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_INTCMPAU    0x00000004  }\textcolor{comment}{// Interrupt for Counter=PWMnCMPA}}
\DoxyCodeLine{4271                                             \textcolor{comment}{// Up}}
\DoxyCodeLine{4272 \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_INTCNTLOAD  0x00000002  }\textcolor{comment}{// Interrupt for Counter=PWMnLOAD}}
\DoxyCodeLine{4273 \textcolor{preprocessor}{\#define PWM\_3\_INTEN\_INTCNTZERO  0x00000001  }\textcolor{comment}{// Interrupt for Counter=0}}
\DoxyCodeLine{4274 }
\DoxyCodeLine{4275 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4276 \textcolor{comment}{//}}
\DoxyCodeLine{4277 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_RIS register.}}
\DoxyCodeLine{4278 \textcolor{comment}{//}}
\DoxyCodeLine{4279 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4280 \textcolor{preprocessor}{\#define PWM\_3\_RIS\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{4281                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{4282 \textcolor{preprocessor}{\#define PWM\_3\_RIS\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt Status}}
\DoxyCodeLine{4283 \textcolor{preprocessor}{\#define PWM\_3\_RIS\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{4284                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{4285 \textcolor{preprocessor}{\#define PWM\_3\_RIS\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt Status}}
\DoxyCodeLine{4286 \textcolor{preprocessor}{\#define PWM\_3\_RIS\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt Status}}
\DoxyCodeLine{4287 \textcolor{preprocessor}{\#define PWM\_3\_RIS\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt Status}}
\DoxyCodeLine{4288 }
\DoxyCodeLine{4289 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4290 \textcolor{comment}{//}}
\DoxyCodeLine{4291 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_ISC register.}}
\DoxyCodeLine{4292 \textcolor{comment}{//}}
\DoxyCodeLine{4293 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4294 \textcolor{preprocessor}{\#define PWM\_3\_ISC\_INTCMPBD      0x00000020  }\textcolor{comment}{// Comparator B Down Interrupt}}
\DoxyCodeLine{4295 \textcolor{preprocessor}{\#define PWM\_3\_ISC\_INTCMPBU      0x00000010  }\textcolor{comment}{// Comparator B Up Interrupt}}
\DoxyCodeLine{4296 \textcolor{preprocessor}{\#define PWM\_3\_ISC\_INTCMPAD      0x00000008  }\textcolor{comment}{// Comparator A Down Interrupt}}
\DoxyCodeLine{4297 \textcolor{preprocessor}{\#define PWM\_3\_ISC\_INTCMPAU      0x00000004  }\textcolor{comment}{// Comparator A Up Interrupt}}
\DoxyCodeLine{4298 \textcolor{preprocessor}{\#define PWM\_3\_ISC\_INTCNTLOAD    0x00000002  }\textcolor{comment}{// Counter=Load Interrupt}}
\DoxyCodeLine{4299 \textcolor{preprocessor}{\#define PWM\_3\_ISC\_INTCNTZERO    0x00000001  }\textcolor{comment}{// Counter=0 Interrupt}}
\DoxyCodeLine{4300 }
\DoxyCodeLine{4301 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4302 \textcolor{comment}{//}}
\DoxyCodeLine{4303 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_LOAD register.}}
\DoxyCodeLine{4304 \textcolor{comment}{//}}
\DoxyCodeLine{4305 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4306 \textcolor{preprocessor}{\#define PWM\_3\_LOAD\_LOAD\_M       0x0000FFFF  }\textcolor{comment}{// Counter Load Value}}
\DoxyCodeLine{4307 \textcolor{preprocessor}{\#define PWM\_3\_LOAD\_LOAD\_S       0}}
\DoxyCodeLine{4308 }
\DoxyCodeLine{4309 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4310 \textcolor{comment}{//}}
\DoxyCodeLine{4311 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_COUNT register.}}
\DoxyCodeLine{4312 \textcolor{comment}{//}}
\DoxyCodeLine{4313 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4314 \textcolor{preprocessor}{\#define PWM\_3\_COUNT\_COUNT\_M     0x0000FFFF  }\textcolor{comment}{// Counter Value}}
\DoxyCodeLine{4315 \textcolor{preprocessor}{\#define PWM\_3\_COUNT\_COUNT\_S     0}}
\DoxyCodeLine{4316 }
\DoxyCodeLine{4317 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4318 \textcolor{comment}{//}}
\DoxyCodeLine{4319 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_CMPA register.}}
\DoxyCodeLine{4320 \textcolor{comment}{//}}
\DoxyCodeLine{4321 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4322 \textcolor{preprocessor}{\#define PWM\_3\_CMPA\_COMPA\_M      0x0000FFFF  }\textcolor{comment}{// Comparator A Value}}
\DoxyCodeLine{4323 \textcolor{preprocessor}{\#define PWM\_3\_CMPA\_COMPA\_S      0}}
\DoxyCodeLine{4324 }
\DoxyCodeLine{4325 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4326 \textcolor{comment}{//}}
\DoxyCodeLine{4327 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_CMPB register.}}
\DoxyCodeLine{4328 \textcolor{comment}{//}}
\DoxyCodeLine{4329 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4330 \textcolor{preprocessor}{\#define PWM\_3\_CMPB\_COMPB\_M      0x0000FFFF  }\textcolor{comment}{// Comparator B Value}}
\DoxyCodeLine{4331 \textcolor{preprocessor}{\#define PWM\_3\_CMPB\_COMPB\_S      0}}
\DoxyCodeLine{4332 }
\DoxyCodeLine{4333 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4334 \textcolor{comment}{//}}
\DoxyCodeLine{4335 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_GENA register.}}
\DoxyCodeLine{4336 \textcolor{comment}{//}}
\DoxyCodeLine{4337 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4338 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{4339 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4340 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4341 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{4342 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4343 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{4344 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{4345 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{4346 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4347 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4348 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{4349 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4350 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{4351 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{4352 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{4353 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4354 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4355 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{4356 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4357 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{4358 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{4359 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{4360 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4361 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4362 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{4363 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4364 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{4365 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{4366 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{4367 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4368 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{4369 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{4370 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{4371 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{4372 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4373 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmA}}
\DoxyCodeLine{4374 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmA Low}}
\DoxyCodeLine{4375 \textcolor{preprocessor}{\#define PWM\_3\_GENA\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmA High}}
\DoxyCodeLine{4376 }
\DoxyCodeLine{4377 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4378 \textcolor{comment}{//}}
\DoxyCodeLine{4379 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_GENB register.}}
\DoxyCodeLine{4380 \textcolor{comment}{//}}
\DoxyCodeLine{4381 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4382 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBD\_M   0x00000C00  }\textcolor{comment}{// Action for Comparator B Down}}
\DoxyCodeLine{4383 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4384 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4385 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBD\_INV 0x00000400  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{4386 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4387 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{4388 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBD\_ONE 0x00000C00  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{4389 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBU\_M   0x00000300  }\textcolor{comment}{// Action for Comparator B Up}}
\DoxyCodeLine{4390 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4391 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4392 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBU\_INV 0x00000100  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{4393 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4394 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{4395 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPBU\_ONE 0x00000300  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{4396 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAD\_M   0x000000C0  }\textcolor{comment}{// Action for Comparator A Down}}
\DoxyCodeLine{4397 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAD\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4398 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4399 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAD\_INV 0x00000040  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{4400 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAD\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4401 \textcolor{preprocessor}{                                0x00000080  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{4402 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAD\_ONE 0x000000C0  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{4403 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAU\_M   0x00000030  }\textcolor{comment}{// Action for Comparator A Up}}
\DoxyCodeLine{4404 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAU\_NONE                                              \(\backslash\)}}
\DoxyCodeLine{4405 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4406 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAU\_INV 0x00000010  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{4407 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAU\_ZERO                                              \(\backslash\)}}
\DoxyCodeLine{4408 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{4409 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTCMPAU\_ONE 0x00000030  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{4410 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTLOAD\_M    0x0000000C  }\textcolor{comment}{// Action for Counter=LOAD}}
\DoxyCodeLine{4411 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTLOAD\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4412 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTLOAD\_INV  0x00000004  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{4413 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTLOAD\_ZERO 0x00000008  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{4414 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTLOAD\_ONE  0x0000000C  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{4415 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTZERO\_M    0x00000003  }\textcolor{comment}{// Action for Counter=0}}
\DoxyCodeLine{4416 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTZERO\_NONE 0x00000000  }\textcolor{comment}{// Do nothing}}
\DoxyCodeLine{4417 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTZERO\_INV  0x00000001  }\textcolor{comment}{// Invert pwmB}}
\DoxyCodeLine{4418 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTZERO\_ZERO 0x00000002  }\textcolor{comment}{// Drive pwmB Low}}
\DoxyCodeLine{4419 \textcolor{preprocessor}{\#define PWM\_3\_GENB\_ACTZERO\_ONE  0x00000003  }\textcolor{comment}{// Drive pwmB High}}
\DoxyCodeLine{4420 }
\DoxyCodeLine{4421 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4422 \textcolor{comment}{//}}
\DoxyCodeLine{4423 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_DBCTL register.}}
\DoxyCodeLine{4424 \textcolor{comment}{//}}
\DoxyCodeLine{4425 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4426 \textcolor{preprocessor}{\#define PWM\_3\_DBCTL\_ENABLE      0x00000001  }\textcolor{comment}{// Dead-\/Band Generator Enable}}
\DoxyCodeLine{4427 }
\DoxyCodeLine{4428 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4429 \textcolor{comment}{//}}
\DoxyCodeLine{4430 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_DBRISE register.}}
\DoxyCodeLine{4431 \textcolor{comment}{//}}
\DoxyCodeLine{4432 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4433 \textcolor{preprocessor}{\#define PWM\_3\_DBRISE\_RISEDELAY\_M                                              \(\backslash\)}}
\DoxyCodeLine{4434 \textcolor{preprocessor}{                                0x00000FFF  }\textcolor{comment}{// Dead-\/Band Rise Delay}}
\DoxyCodeLine{4435 \textcolor{preprocessor}{\#define PWM\_3\_DBRISE\_RISEDELAY\_S                                              \(\backslash\)}}
\DoxyCodeLine{4436 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{4437 }
\DoxyCodeLine{4438 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4439 \textcolor{comment}{//}}
\DoxyCodeLine{4440 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_DBFALL register.}}
\DoxyCodeLine{4441 \textcolor{comment}{//}}
\DoxyCodeLine{4442 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4443 \textcolor{preprocessor}{\#define PWM\_3\_DBFALL\_FALLDELAY\_M                                              \(\backslash\)}}
\DoxyCodeLine{4444 \textcolor{preprocessor}{                                0x00000FFF  }\textcolor{comment}{// Dead-\/Band Fall Delay}}
\DoxyCodeLine{4445 \textcolor{preprocessor}{\#define PWM\_3\_DBFALL\_FALLDELAY\_S                                              \(\backslash\)}}
\DoxyCodeLine{4446 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{4447 }
\DoxyCodeLine{4448 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4449 \textcolor{comment}{//}}
\DoxyCodeLine{4450 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_FLTSRC0}}
\DoxyCodeLine{4451 \textcolor{comment}{// register.}}
\DoxyCodeLine{4452 \textcolor{comment}{//}}
\DoxyCodeLine{4453 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4454 \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC0\_FAULT1    0x00000002  }\textcolor{comment}{// Fault1 Input}}
\DoxyCodeLine{4455 \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC0\_FAULT0    0x00000001  }\textcolor{comment}{// Fault0 Input}}
\DoxyCodeLine{4456 }
\DoxyCodeLine{4457 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4458 \textcolor{comment}{//}}
\DoxyCodeLine{4459 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_FLTSRC1}}
\DoxyCodeLine{4460 \textcolor{comment}{// register.}}
\DoxyCodeLine{4461 \textcolor{comment}{//}}
\DoxyCodeLine{4462 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4463 \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP7     0x00000080  }\textcolor{comment}{// Digital Comparator 7}}
\DoxyCodeLine{4464 \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP6     0x00000040  }\textcolor{comment}{// Digital Comparator 6}}
\DoxyCodeLine{4465 \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP5     0x00000020  }\textcolor{comment}{// Digital Comparator 5}}
\DoxyCodeLine{4466 \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP4     0x00000010  }\textcolor{comment}{// Digital Comparator 4}}
\DoxyCodeLine{4467 \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP3     0x00000008  }\textcolor{comment}{// Digital Comparator 3}}
\DoxyCodeLine{4468 \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP2     0x00000004  }\textcolor{comment}{// Digital Comparator 2}}
\DoxyCodeLine{4469 \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP1     0x00000002  }\textcolor{comment}{// Digital Comparator 1}}
\DoxyCodeLine{4470 \textcolor{preprocessor}{\#define PWM\_3\_FLTSRC1\_DCMP0     0x00000001  }\textcolor{comment}{// Digital Comparator 0}}
\DoxyCodeLine{4471 }
\DoxyCodeLine{4472 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4473 \textcolor{comment}{//}}
\DoxyCodeLine{4474 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_MINFLTPER}}
\DoxyCodeLine{4475 \textcolor{comment}{// register.}}
\DoxyCodeLine{4476 \textcolor{comment}{//}}
\DoxyCodeLine{4477 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4478 \textcolor{preprocessor}{\#define PWM\_3\_MINFLTPER\_MFP\_M   0x0000FFFF  }\textcolor{comment}{// Minimum Fault Period}}
\DoxyCodeLine{4479 \textcolor{preprocessor}{\#define PWM\_3\_MINFLTPER\_MFP\_S   0}}
\DoxyCodeLine{4480 }
\DoxyCodeLine{4481 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4482 \textcolor{comment}{//}}
\DoxyCodeLine{4483 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_FLTSEN register.}}
\DoxyCodeLine{4484 \textcolor{comment}{//}}
\DoxyCodeLine{4485 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4486 \textcolor{preprocessor}{\#define PWM\_0\_FLTSEN\_FAULT1     0x00000002  }\textcolor{comment}{// Fault1 Sense}}
\DoxyCodeLine{4487 \textcolor{preprocessor}{\#define PWM\_0\_FLTSEN\_FAULT0     0x00000001  }\textcolor{comment}{// Fault0 Sense}}
\DoxyCodeLine{4488 }
\DoxyCodeLine{4489 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4490 \textcolor{comment}{//}}
\DoxyCodeLine{4491 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_FLTSTAT0}}
\DoxyCodeLine{4492 \textcolor{comment}{// register.}}
\DoxyCodeLine{4493 \textcolor{comment}{//}}
\DoxyCodeLine{4494 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4495 \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT0\_FAULT1   0x00000002  }\textcolor{comment}{// Fault Input 1}}
\DoxyCodeLine{4496 \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT0\_FAULT0   0x00000001  }\textcolor{comment}{// Fault Input 0}}
\DoxyCodeLine{4497 }
\DoxyCodeLine{4498 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4499 \textcolor{comment}{//}}
\DoxyCodeLine{4500 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_0\_FLTSTAT1}}
\DoxyCodeLine{4501 \textcolor{comment}{// register.}}
\DoxyCodeLine{4502 \textcolor{comment}{//}}
\DoxyCodeLine{4503 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4504 \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP7    0x00000080  }\textcolor{comment}{// Digital Comparator 7 Trigger}}
\DoxyCodeLine{4505 \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP6    0x00000040  }\textcolor{comment}{// Digital Comparator 6 Trigger}}
\DoxyCodeLine{4506 \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP5    0x00000020  }\textcolor{comment}{// Digital Comparator 5 Trigger}}
\DoxyCodeLine{4507 \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP4    0x00000010  }\textcolor{comment}{// Digital Comparator 4 Trigger}}
\DoxyCodeLine{4508 \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP3    0x00000008  }\textcolor{comment}{// Digital Comparator 3 Trigger}}
\DoxyCodeLine{4509 \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP2    0x00000004  }\textcolor{comment}{// Digital Comparator 2 Trigger}}
\DoxyCodeLine{4510 \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP1    0x00000002  }\textcolor{comment}{// Digital Comparator 1 Trigger}}
\DoxyCodeLine{4511 \textcolor{preprocessor}{\#define PWM\_0\_FLTSTAT1\_DCMP0    0x00000001  }\textcolor{comment}{// Digital Comparator 0 Trigger}}
\DoxyCodeLine{4512 }
\DoxyCodeLine{4513 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4514 \textcolor{comment}{//}}
\DoxyCodeLine{4515 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_FLTSEN register.}}
\DoxyCodeLine{4516 \textcolor{comment}{//}}
\DoxyCodeLine{4517 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4518 \textcolor{preprocessor}{\#define PWM\_1\_FLTSEN\_FAULT1     0x00000002  }\textcolor{comment}{// Fault1 Sense}}
\DoxyCodeLine{4519 \textcolor{preprocessor}{\#define PWM\_1\_FLTSEN\_FAULT0     0x00000001  }\textcolor{comment}{// Fault0 Sense}}
\DoxyCodeLine{4520 }
\DoxyCodeLine{4521 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4522 \textcolor{comment}{//}}
\DoxyCodeLine{4523 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_FLTSTAT0}}
\DoxyCodeLine{4524 \textcolor{comment}{// register.}}
\DoxyCodeLine{4525 \textcolor{comment}{//}}
\DoxyCodeLine{4526 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4527 \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT0\_FAULT1   0x00000002  }\textcolor{comment}{// Fault Input 1}}
\DoxyCodeLine{4528 \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT0\_FAULT0   0x00000001  }\textcolor{comment}{// Fault Input 0}}
\DoxyCodeLine{4529 }
\DoxyCodeLine{4530 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4531 \textcolor{comment}{//}}
\DoxyCodeLine{4532 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_1\_FLTSTAT1}}
\DoxyCodeLine{4533 \textcolor{comment}{// register.}}
\DoxyCodeLine{4534 \textcolor{comment}{//}}
\DoxyCodeLine{4535 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4536 \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP7    0x00000080  }\textcolor{comment}{// Digital Comparator 7 Trigger}}
\DoxyCodeLine{4537 \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP6    0x00000040  }\textcolor{comment}{// Digital Comparator 6 Trigger}}
\DoxyCodeLine{4538 \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP5    0x00000020  }\textcolor{comment}{// Digital Comparator 5 Trigger}}
\DoxyCodeLine{4539 \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP4    0x00000010  }\textcolor{comment}{// Digital Comparator 4 Trigger}}
\DoxyCodeLine{4540 \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP3    0x00000008  }\textcolor{comment}{// Digital Comparator 3 Trigger}}
\DoxyCodeLine{4541 \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP2    0x00000004  }\textcolor{comment}{// Digital Comparator 2 Trigger}}
\DoxyCodeLine{4542 \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP1    0x00000002  }\textcolor{comment}{// Digital Comparator 1 Trigger}}
\DoxyCodeLine{4543 \textcolor{preprocessor}{\#define PWM\_1\_FLTSTAT1\_DCMP0    0x00000001  }\textcolor{comment}{// Digital Comparator 0 Trigger}}
\DoxyCodeLine{4544 }
\DoxyCodeLine{4545 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4546 \textcolor{comment}{//}}
\DoxyCodeLine{4547 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_FLTSTAT0}}
\DoxyCodeLine{4548 \textcolor{comment}{// register.}}
\DoxyCodeLine{4549 \textcolor{comment}{//}}
\DoxyCodeLine{4550 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4551 \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT0\_FAULT1   0x00000002  }\textcolor{comment}{// Fault Input 1}}
\DoxyCodeLine{4552 \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT0\_FAULT0   0x00000001  }\textcolor{comment}{// Fault Input 0}}
\DoxyCodeLine{4553 }
\DoxyCodeLine{4554 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4555 \textcolor{comment}{//}}
\DoxyCodeLine{4556 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_2\_FLTSTAT1}}
\DoxyCodeLine{4557 \textcolor{comment}{// register.}}
\DoxyCodeLine{4558 \textcolor{comment}{//}}
\DoxyCodeLine{4559 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4560 \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP7    0x00000080  }\textcolor{comment}{// Digital Comparator 7 Trigger}}
\DoxyCodeLine{4561 \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP6    0x00000040  }\textcolor{comment}{// Digital Comparator 6 Trigger}}
\DoxyCodeLine{4562 \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP5    0x00000020  }\textcolor{comment}{// Digital Comparator 5 Trigger}}
\DoxyCodeLine{4563 \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP4    0x00000010  }\textcolor{comment}{// Digital Comparator 4 Trigger}}
\DoxyCodeLine{4564 \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP3    0x00000008  }\textcolor{comment}{// Digital Comparator 3 Trigger}}
\DoxyCodeLine{4565 \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP2    0x00000004  }\textcolor{comment}{// Digital Comparator 2 Trigger}}
\DoxyCodeLine{4566 \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP1    0x00000002  }\textcolor{comment}{// Digital Comparator 1 Trigger}}
\DoxyCodeLine{4567 \textcolor{preprocessor}{\#define PWM\_2\_FLTSTAT1\_DCMP0    0x00000001  }\textcolor{comment}{// Digital Comparator 0 Trigger}}
\DoxyCodeLine{4568 }
\DoxyCodeLine{4569 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4570 \textcolor{comment}{//}}
\DoxyCodeLine{4571 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_FLTSTAT0}}
\DoxyCodeLine{4572 \textcolor{comment}{// register.}}
\DoxyCodeLine{4573 \textcolor{comment}{//}}
\DoxyCodeLine{4574 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4575 \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT0\_FAULT1   0x00000002  }\textcolor{comment}{// Fault Input 1}}
\DoxyCodeLine{4576 \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT0\_FAULT0   0x00000001  }\textcolor{comment}{// Fault Input 0}}
\DoxyCodeLine{4577 }
\DoxyCodeLine{4578 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4579 \textcolor{comment}{//}}
\DoxyCodeLine{4580 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_3\_FLTSTAT1}}
\DoxyCodeLine{4581 \textcolor{comment}{// register.}}
\DoxyCodeLine{4582 \textcolor{comment}{//}}
\DoxyCodeLine{4583 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4584 \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP7    0x00000080  }\textcolor{comment}{// Digital Comparator 7 Trigger}}
\DoxyCodeLine{4585 \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP6    0x00000040  }\textcolor{comment}{// Digital Comparator 6 Trigger}}
\DoxyCodeLine{4586 \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP5    0x00000020  }\textcolor{comment}{// Digital Comparator 5 Trigger}}
\DoxyCodeLine{4587 \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP4    0x00000010  }\textcolor{comment}{// Digital Comparator 4 Trigger}}
\DoxyCodeLine{4588 \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP3    0x00000008  }\textcolor{comment}{// Digital Comparator 3 Trigger}}
\DoxyCodeLine{4589 \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP2    0x00000004  }\textcolor{comment}{// Digital Comparator 2 Trigger}}
\DoxyCodeLine{4590 \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP1    0x00000002  }\textcolor{comment}{// Digital Comparator 1 Trigger}}
\DoxyCodeLine{4591 \textcolor{preprocessor}{\#define PWM\_3\_FLTSTAT1\_DCMP0    0x00000001  }\textcolor{comment}{// Digital Comparator 0 Trigger}}
\DoxyCodeLine{4592 }
\DoxyCodeLine{4593 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4594 \textcolor{comment}{//}}
\DoxyCodeLine{4595 \textcolor{comment}{// The following are defines for the bit fields in the PWM\_O\_PP register.}}
\DoxyCodeLine{4596 \textcolor{comment}{//}}
\DoxyCodeLine{4597 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4598 \textcolor{preprocessor}{\#define PWM\_PP\_ONE              0x00000400  }\textcolor{comment}{// One-\/Shot Mode}}
\DoxyCodeLine{4599 \textcolor{preprocessor}{\#define PWM\_PP\_EFAULT           0x00000200  }\textcolor{comment}{// Extended Fault}}
\DoxyCodeLine{4600 \textcolor{preprocessor}{\#define PWM\_PP\_ESYNC            0x00000100  }\textcolor{comment}{// Extended Synchronization}}
\DoxyCodeLine{4601 \textcolor{preprocessor}{\#define PWM\_PP\_FCNT\_M           0x000000F0  }\textcolor{comment}{// Fault Inputs (per PWM unit)}}
\DoxyCodeLine{4602 \textcolor{preprocessor}{\#define PWM\_PP\_GCNT\_M           0x0000000F  }\textcolor{comment}{// Generators}}
\DoxyCodeLine{4603 \textcolor{preprocessor}{\#define PWM\_PP\_FCNT\_S           4}}
\DoxyCodeLine{4604 \textcolor{preprocessor}{\#define PWM\_PP\_GCNT\_S           0}}
\DoxyCodeLine{4605 }
\DoxyCodeLine{4606 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4607 \textcolor{comment}{//}}
\DoxyCodeLine{4608 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_CTL register.}}
\DoxyCodeLine{4609 \textcolor{comment}{//}}
\DoxyCodeLine{4610 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4611 \textcolor{preprocessor}{\#define QEI\_CTL\_FILTCNT\_M       0x000F0000  }\textcolor{comment}{// Input Filter Prescale Count}}
\DoxyCodeLine{4612 \textcolor{preprocessor}{\#define QEI\_CTL\_FILTEN          0x00002000  }\textcolor{comment}{// Enable Input Filter}}
\DoxyCodeLine{4613 \textcolor{preprocessor}{\#define QEI\_CTL\_STALLEN         0x00001000  }\textcolor{comment}{// Stall QEI}}
\DoxyCodeLine{4614 \textcolor{preprocessor}{\#define QEI\_CTL\_INVI            0x00000800  }\textcolor{comment}{// Invert Index Pulse}}
\DoxyCodeLine{4615 \textcolor{preprocessor}{\#define QEI\_CTL\_INVB            0x00000400  }\textcolor{comment}{// Invert PhB}}
\DoxyCodeLine{4616 \textcolor{preprocessor}{\#define QEI\_CTL\_INVA            0x00000200  }\textcolor{comment}{// Invert PhA}}
\DoxyCodeLine{4617 \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_M        0x000001C0  }\textcolor{comment}{// Predivide Velocity}}
\DoxyCodeLine{4618 \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_1        0x00000000  }\textcolor{comment}{// QEI clock /1}}
\DoxyCodeLine{4619 \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_2        0x00000040  }\textcolor{comment}{// QEI clock /2}}
\DoxyCodeLine{4620 \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_4        0x00000080  }\textcolor{comment}{// QEI clock /4}}
\DoxyCodeLine{4621 \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_8        0x000000C0  }\textcolor{comment}{// QEI clock /8}}
\DoxyCodeLine{4622 \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_16       0x00000100  }\textcolor{comment}{// QEI clock /16}}
\DoxyCodeLine{4623 \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_32       0x00000140  }\textcolor{comment}{// QEI clock /32}}
\DoxyCodeLine{4624 \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_64       0x00000180  }\textcolor{comment}{// QEI clock /64}}
\DoxyCodeLine{4625 \textcolor{preprocessor}{\#define QEI\_CTL\_VELDIV\_128      0x000001C0  }\textcolor{comment}{// QEI clock /128}}
\DoxyCodeLine{4626 \textcolor{preprocessor}{\#define QEI\_CTL\_VELEN           0x00000020  }\textcolor{comment}{// Capture Velocity}}
\DoxyCodeLine{4627 \textcolor{preprocessor}{\#define QEI\_CTL\_RESMODE         0x00000010  }\textcolor{comment}{// Reset Mode}}
\DoxyCodeLine{4628 \textcolor{preprocessor}{\#define QEI\_CTL\_CAPMODE         0x00000008  }\textcolor{comment}{// Capture Mode}}
\DoxyCodeLine{4629 \textcolor{preprocessor}{\#define QEI\_CTL\_SIGMODE         0x00000004  }\textcolor{comment}{// Signal Mode}}
\DoxyCodeLine{4630 \textcolor{preprocessor}{\#define QEI\_CTL\_SWAP            0x00000002  }\textcolor{comment}{// Swap Signals}}
\DoxyCodeLine{4631 \textcolor{preprocessor}{\#define QEI\_CTL\_ENABLE          0x00000001  }\textcolor{comment}{// Enable QEI}}
\DoxyCodeLine{4632 \textcolor{preprocessor}{\#define QEI\_CTL\_FILTCNT\_S       16}}
\DoxyCodeLine{4633 }
\DoxyCodeLine{4634 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4635 \textcolor{comment}{//}}
\DoxyCodeLine{4636 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_STAT register.}}
\DoxyCodeLine{4637 \textcolor{comment}{//}}
\DoxyCodeLine{4638 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4639 \textcolor{preprocessor}{\#define QEI\_STAT\_DIRECTION      0x00000002  }\textcolor{comment}{// Direction of Rotation}}
\DoxyCodeLine{4640 \textcolor{preprocessor}{\#define QEI\_STAT\_ERROR          0x00000001  }\textcolor{comment}{// Error Detected}}
\DoxyCodeLine{4641 }
\DoxyCodeLine{4642 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4643 \textcolor{comment}{//}}
\DoxyCodeLine{4644 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_POS register.}}
\DoxyCodeLine{4645 \textcolor{comment}{//}}
\DoxyCodeLine{4646 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4647 \textcolor{preprocessor}{\#define QEI\_POS\_M               0xFFFFFFFF  }\textcolor{comment}{// Current Position Integrator}}
\DoxyCodeLine{4648                                             \textcolor{comment}{// Value}}
\DoxyCodeLine{4649 \textcolor{preprocessor}{\#define QEI\_POS\_S               0}}
\DoxyCodeLine{4650 }
\DoxyCodeLine{4651 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4652 \textcolor{comment}{//}}
\DoxyCodeLine{4653 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_MAXPOS register.}}
\DoxyCodeLine{4654 \textcolor{comment}{//}}
\DoxyCodeLine{4655 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4656 \textcolor{preprocessor}{\#define QEI\_MAXPOS\_M            0xFFFFFFFF  }\textcolor{comment}{// Maximum Position Integrator}}
\DoxyCodeLine{4657                                             \textcolor{comment}{// Value}}
\DoxyCodeLine{4658 \textcolor{preprocessor}{\#define QEI\_MAXPOS\_S            0}}
\DoxyCodeLine{4659 }
\DoxyCodeLine{4660 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4661 \textcolor{comment}{//}}
\DoxyCodeLine{4662 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_LOAD register.}}
\DoxyCodeLine{4663 \textcolor{comment}{//}}
\DoxyCodeLine{4664 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4665 \textcolor{preprocessor}{\#define QEI\_LOAD\_M              0xFFFFFFFF  }\textcolor{comment}{// Velocity Timer Load Value}}
\DoxyCodeLine{4666 \textcolor{preprocessor}{\#define QEI\_LOAD\_S              0}}
\DoxyCodeLine{4667 }
\DoxyCodeLine{4668 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4669 \textcolor{comment}{//}}
\DoxyCodeLine{4670 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_TIME register.}}
\DoxyCodeLine{4671 \textcolor{comment}{//}}
\DoxyCodeLine{4672 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4673 \textcolor{preprocessor}{\#define QEI\_TIME\_M              0xFFFFFFFF  }\textcolor{comment}{// Velocity Timer Current Value}}
\DoxyCodeLine{4674 \textcolor{preprocessor}{\#define QEI\_TIME\_S              0}}
\DoxyCodeLine{4675 }
\DoxyCodeLine{4676 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4677 \textcolor{comment}{//}}
\DoxyCodeLine{4678 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_COUNT register.}}
\DoxyCodeLine{4679 \textcolor{comment}{//}}
\DoxyCodeLine{4680 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4681 \textcolor{preprocessor}{\#define QEI\_COUNT\_M             0xFFFFFFFF  }\textcolor{comment}{// Velocity Pulse Count}}
\DoxyCodeLine{4682 \textcolor{preprocessor}{\#define QEI\_COUNT\_S             0}}
\DoxyCodeLine{4683 }
\DoxyCodeLine{4684 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4685 \textcolor{comment}{//}}
\DoxyCodeLine{4686 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_SPEED register.}}
\DoxyCodeLine{4687 \textcolor{comment}{//}}
\DoxyCodeLine{4688 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4689 \textcolor{preprocessor}{\#define QEI\_SPEED\_M             0xFFFFFFFF  }\textcolor{comment}{// Velocity}}
\DoxyCodeLine{4690 \textcolor{preprocessor}{\#define QEI\_SPEED\_S             0}}
\DoxyCodeLine{4691 }
\DoxyCodeLine{4692 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4693 \textcolor{comment}{//}}
\DoxyCodeLine{4694 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_INTEN register.}}
\DoxyCodeLine{4695 \textcolor{comment}{//}}
\DoxyCodeLine{4696 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4697 \textcolor{preprocessor}{\#define QEI\_INTEN\_ERROR         0x00000008  }\textcolor{comment}{// Phase Error Interrupt Enable}}
\DoxyCodeLine{4698 \textcolor{preprocessor}{\#define QEI\_INTEN\_DIR           0x00000004  }\textcolor{comment}{// Direction Change Interrupt}}
\DoxyCodeLine{4699                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{4700 \textcolor{preprocessor}{\#define QEI\_INTEN\_TIMER         0x00000002  }\textcolor{comment}{// Timer Expires Interrupt Enable}}
\DoxyCodeLine{4701 \textcolor{preprocessor}{\#define QEI\_INTEN\_INDEX         0x00000001  }\textcolor{comment}{// Index Pulse Detected Interrupt}}
\DoxyCodeLine{4702                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{4703 }
\DoxyCodeLine{4704 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4705 \textcolor{comment}{//}}
\DoxyCodeLine{4706 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_RIS register.}}
\DoxyCodeLine{4707 \textcolor{comment}{//}}
\DoxyCodeLine{4708 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4709 \textcolor{preprocessor}{\#define QEI\_RIS\_ERROR           0x00000008  }\textcolor{comment}{// Phase Error Detected}}
\DoxyCodeLine{4710 \textcolor{preprocessor}{\#define QEI\_RIS\_DIR             0x00000004  }\textcolor{comment}{// Direction Change Detected}}
\DoxyCodeLine{4711 \textcolor{preprocessor}{\#define QEI\_RIS\_TIMER           0x00000002  }\textcolor{comment}{// Velocity Timer Expired}}
\DoxyCodeLine{4712 \textcolor{preprocessor}{\#define QEI\_RIS\_INDEX           0x00000001  }\textcolor{comment}{// Index Pulse Asserted}}
\DoxyCodeLine{4713 }
\DoxyCodeLine{4714 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4715 \textcolor{comment}{//}}
\DoxyCodeLine{4716 \textcolor{comment}{// The following are defines for the bit fields in the QEI\_O\_ISC register.}}
\DoxyCodeLine{4717 \textcolor{comment}{//}}
\DoxyCodeLine{4718 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4719 \textcolor{preprocessor}{\#define QEI\_ISC\_ERROR           0x00000008  }\textcolor{comment}{// Phase Error Interrupt}}
\DoxyCodeLine{4720 \textcolor{preprocessor}{\#define QEI\_ISC\_DIR             0x00000004  }\textcolor{comment}{// Direction Change Interrupt}}
\DoxyCodeLine{4721 \textcolor{preprocessor}{\#define QEI\_ISC\_TIMER           0x00000002  }\textcolor{comment}{// Velocity Timer Expired Interrupt}}
\DoxyCodeLine{4722 \textcolor{preprocessor}{\#define QEI\_ISC\_INDEX           0x00000001  }\textcolor{comment}{// Index Pulse Interrupt}}
\DoxyCodeLine{4723 }
\DoxyCodeLine{4724 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4725 \textcolor{comment}{//}}
\DoxyCodeLine{4726 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_CFG register.}}
\DoxyCodeLine{4727 \textcolor{comment}{//}}
\DoxyCodeLine{4728 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4729 \textcolor{preprocessor}{\#define TIMER\_CFG\_M             0x00000007  }\textcolor{comment}{// GPTM Configuration}}
\DoxyCodeLine{4730 \textcolor{preprocessor}{\#define TIMER\_CFG\_32\_BIT\_TIMER  0x00000000  }\textcolor{comment}{// For a 16/32-\/bit timer, this}}
\DoxyCodeLine{4731                                             \textcolor{comment}{// value selects the 32-\/bit timer}}
\DoxyCodeLine{4732                                             \textcolor{comment}{// configuration}}
\DoxyCodeLine{4733 \textcolor{preprocessor}{\#define TIMER\_CFG\_32\_BIT\_RTC    0x00000001  }\textcolor{comment}{// For a 16/32-\/bit timer, this}}
\DoxyCodeLine{4734                                             \textcolor{comment}{// value selects the 32-\/bit}}
\DoxyCodeLine{4735                                             \textcolor{comment}{// real-\/time clock (RTC) counter}}
\DoxyCodeLine{4736                                             \textcolor{comment}{// configuration}}
\DoxyCodeLine{4737 \textcolor{preprocessor}{\#define TIMER\_CFG\_16\_BIT        0x00000004  }\textcolor{comment}{// For a 16/32-\/bit timer, this}}
\DoxyCodeLine{4738                                             \textcolor{comment}{// value selects the 16-\/bit timer}}
\DoxyCodeLine{4739                                             \textcolor{comment}{// configuration}}
\DoxyCodeLine{4740 }
\DoxyCodeLine{4741 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4742 \textcolor{comment}{//}}
\DoxyCodeLine{4743 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAMR register.}}
\DoxyCodeLine{4744 \textcolor{comment}{//}}
\DoxyCodeLine{4745 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4746 \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAPLO        0x00000800  }\textcolor{comment}{// GPTM Timer A PWM Legacy}}
\DoxyCodeLine{4747                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{4748 \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAMRSU       0x00000400  }\textcolor{comment}{// GPTM Timer A Match Register}}
\DoxyCodeLine{4749                                             \textcolor{comment}{// Update}}
\DoxyCodeLine{4750 \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAPWMIE      0x00000200  }\textcolor{comment}{// GPTM Timer A PWM Interrupt}}
\DoxyCodeLine{4751                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{4752 \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAILD        0x00000100  }\textcolor{comment}{// GPTM Timer A Interval Load Write}}
\DoxyCodeLine{4753 \textcolor{preprocessor}{\#define TIMER\_TAMR\_TASNAPS      0x00000080  }\textcolor{comment}{// GPTM Timer A Snap-\/Shot Mode}}
\DoxyCodeLine{4754 \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAWOT        0x00000040  }\textcolor{comment}{// GPTM Timer A Wait-\/on-\/Trigger}}
\DoxyCodeLine{4755 \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAMIE        0x00000020  }\textcolor{comment}{// GPTM Timer A Match Interrupt}}
\DoxyCodeLine{4756                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{4757 \textcolor{preprocessor}{\#define TIMER\_TAMR\_TACDIR       0x00000010  }\textcolor{comment}{// GPTM Timer A Count Direction}}
\DoxyCodeLine{4758 \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAAMS        0x00000008  }\textcolor{comment}{// GPTM Timer A Alternate Mode}}
\DoxyCodeLine{4759                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{4760 \textcolor{preprocessor}{\#define TIMER\_TAMR\_TACMR        0x00000004  }\textcolor{comment}{// GPTM Timer A Capture Mode}}
\DoxyCodeLine{4761 \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAMR\_M       0x00000003  }\textcolor{comment}{// GPTM Timer A Mode}}
\DoxyCodeLine{4762 \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAMR\_1\_SHOT  0x00000001  }\textcolor{comment}{// One-\/Shot Timer mode}}
\DoxyCodeLine{4763 \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAMR\_PERIOD  0x00000002  }\textcolor{comment}{// Periodic Timer mode}}
\DoxyCodeLine{4764 \textcolor{preprocessor}{\#define TIMER\_TAMR\_TAMR\_CAP     0x00000003  }\textcolor{comment}{// Capture mode}}
\DoxyCodeLine{4765 }
\DoxyCodeLine{4766 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4767 \textcolor{comment}{//}}
\DoxyCodeLine{4768 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBMR register.}}
\DoxyCodeLine{4769 \textcolor{comment}{//}}
\DoxyCodeLine{4770 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4771 \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBPLO        0x00000800  }\textcolor{comment}{// GPTM Timer B PWM Legacy}}
\DoxyCodeLine{4772                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{4773 \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBMRSU       0x00000400  }\textcolor{comment}{// GPTM Timer B Match Register}}
\DoxyCodeLine{4774                                             \textcolor{comment}{// Update}}
\DoxyCodeLine{4775 \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBPWMIE      0x00000200  }\textcolor{comment}{// GPTM Timer B PWM Interrupt}}
\DoxyCodeLine{4776                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{4777 \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBILD        0x00000100  }\textcolor{comment}{// GPTM Timer B Interval Load Write}}
\DoxyCodeLine{4778 \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBSNAPS      0x00000080  }\textcolor{comment}{// GPTM Timer B Snap-\/Shot Mode}}
\DoxyCodeLine{4779 \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBWOT        0x00000040  }\textcolor{comment}{// GPTM Timer B Wait-\/on-\/Trigger}}
\DoxyCodeLine{4780 \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBMIE        0x00000020  }\textcolor{comment}{// GPTM Timer B Match Interrupt}}
\DoxyCodeLine{4781                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{4782 \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBCDIR       0x00000010  }\textcolor{comment}{// GPTM Timer B Count Direction}}
\DoxyCodeLine{4783 \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBAMS        0x00000008  }\textcolor{comment}{// GPTM Timer B Alternate Mode}}
\DoxyCodeLine{4784                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{4785 \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBCMR        0x00000004  }\textcolor{comment}{// GPTM Timer B Capture Mode}}
\DoxyCodeLine{4786 \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBMR\_M       0x00000003  }\textcolor{comment}{// GPTM Timer B Mode}}
\DoxyCodeLine{4787 \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBMR\_1\_SHOT  0x00000001  }\textcolor{comment}{// One-\/Shot Timer mode}}
\DoxyCodeLine{4788 \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBMR\_PERIOD  0x00000002  }\textcolor{comment}{// Periodic Timer mode}}
\DoxyCodeLine{4789 \textcolor{preprocessor}{\#define TIMER\_TBMR\_TBMR\_CAP     0x00000003  }\textcolor{comment}{// Capture mode}}
\DoxyCodeLine{4790 }
\DoxyCodeLine{4791 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4792 \textcolor{comment}{//}}
\DoxyCodeLine{4793 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_CTL register.}}
\DoxyCodeLine{4794 \textcolor{comment}{//}}
\DoxyCodeLine{4795 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4796 \textcolor{preprocessor}{\#define TIMER\_CTL\_TBPWML        0x00004000  }\textcolor{comment}{// GPTM Timer B PWM Output Level}}
\DoxyCodeLine{4797 \textcolor{preprocessor}{\#define TIMER\_CTL\_TBOTE         0x00002000  }\textcolor{comment}{// GPTM Timer B Output Trigger}}
\DoxyCodeLine{4798                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{4799 \textcolor{preprocessor}{\#define TIMER\_CTL\_TBEVENT\_M     0x00000C00  }\textcolor{comment}{// GPTM Timer B Event Mode}}
\DoxyCodeLine{4800 \textcolor{preprocessor}{\#define TIMER\_CTL\_TBEVENT\_POS   0x00000000  }\textcolor{comment}{// Positive edge}}
\DoxyCodeLine{4801 \textcolor{preprocessor}{\#define TIMER\_CTL\_TBEVENT\_NEG   0x00000400  }\textcolor{comment}{// Negative edge}}
\DoxyCodeLine{4802 \textcolor{preprocessor}{\#define TIMER\_CTL\_TBEVENT\_BOTH  0x00000C00  }\textcolor{comment}{// Both edges}}
\DoxyCodeLine{4803 \textcolor{preprocessor}{\#define TIMER\_CTL\_TBSTALL       0x00000200  }\textcolor{comment}{// GPTM Timer B Stall Enable}}
\DoxyCodeLine{4804 \textcolor{preprocessor}{\#define TIMER\_CTL\_TBEN          0x00000100  }\textcolor{comment}{// GPTM Timer B Enable}}
\DoxyCodeLine{4805 \textcolor{preprocessor}{\#define TIMER\_CTL\_TAPWML        0x00000040  }\textcolor{comment}{// GPTM Timer A PWM Output Level}}
\DoxyCodeLine{4806 \textcolor{preprocessor}{\#define TIMER\_CTL\_TAOTE         0x00000020  }\textcolor{comment}{// GPTM Timer A Output Trigger}}
\DoxyCodeLine{4807                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{4808 \textcolor{preprocessor}{\#define TIMER\_CTL\_RTCEN         0x00000010  }\textcolor{comment}{// GPTM RTC Stall Enable}}
\DoxyCodeLine{4809 \textcolor{preprocessor}{\#define TIMER\_CTL\_TAEVENT\_M     0x0000000C  }\textcolor{comment}{// GPTM Timer A Event Mode}}
\DoxyCodeLine{4810 \textcolor{preprocessor}{\#define TIMER\_CTL\_TAEVENT\_POS   0x00000000  }\textcolor{comment}{// Positive edge}}
\DoxyCodeLine{4811 \textcolor{preprocessor}{\#define TIMER\_CTL\_TAEVENT\_NEG   0x00000004  }\textcolor{comment}{// Negative edge}}
\DoxyCodeLine{4812 \textcolor{preprocessor}{\#define TIMER\_CTL\_TAEVENT\_BOTH  0x0000000C  }\textcolor{comment}{// Both edges}}
\DoxyCodeLine{4813 \textcolor{preprocessor}{\#define TIMER\_CTL\_TASTALL       0x00000002  }\textcolor{comment}{// GPTM Timer A Stall Enable}}
\DoxyCodeLine{4814 \textcolor{preprocessor}{\#define TIMER\_CTL\_TAEN          0x00000001  }\textcolor{comment}{// GPTM Timer A Enable}}
\DoxyCodeLine{4815 }
\DoxyCodeLine{4816 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4817 \textcolor{comment}{//}}
\DoxyCodeLine{4818 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_SYNC register.}}
\DoxyCodeLine{4819 \textcolor{comment}{//}}
\DoxyCodeLine{4820 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4821 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT5\_M    0x00C00000  }\textcolor{comment}{// Synchronize GPTM 32/64-\/Bit Timer}}
\DoxyCodeLine{4822                                             \textcolor{comment}{// 5}}
\DoxyCodeLine{4823 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT5\_NONE 0x00000000  }\textcolor{comment}{// GPTM 32/64-\/Bit Timer 5 is not}}
\DoxyCodeLine{4824                                             \textcolor{comment}{// affected}}
\DoxyCodeLine{4825 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT5\_TA   0x00400000  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{4826                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 5 is}}
\DoxyCodeLine{4827                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4828 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT5\_TB   0x00800000  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{4829                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 5 is}}
\DoxyCodeLine{4830                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4831 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT5\_TATB 0x00C00000  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{4832                                             \textcolor{comment}{// and Timer B of GPTM 32/64-\/Bit}}
\DoxyCodeLine{4833                                             \textcolor{comment}{// Timer 5 is triggered}}
\DoxyCodeLine{4834 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT4\_M    0x00300000  }\textcolor{comment}{// Synchronize GPTM 32/64-\/Bit Timer}}
\DoxyCodeLine{4835                                             \textcolor{comment}{// 4}}
\DoxyCodeLine{4836 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT4\_NONE 0x00000000  }\textcolor{comment}{// GPTM 32/64-\/Bit Timer 4 is not}}
\DoxyCodeLine{4837                                             \textcolor{comment}{// affected}}
\DoxyCodeLine{4838 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT4\_TA   0x00100000  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{4839                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 4 is}}
\DoxyCodeLine{4840                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4841 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT4\_TB   0x00200000  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{4842                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 4 is}}
\DoxyCodeLine{4843                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4844 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT4\_TATB 0x00300000  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{4845                                             \textcolor{comment}{// and Timer B of GPTM 32/64-\/Bit}}
\DoxyCodeLine{4846                                             \textcolor{comment}{// Timer 4 is triggered}}
\DoxyCodeLine{4847 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT3\_M    0x000C0000  }\textcolor{comment}{// Synchronize GPTM 32/64-\/Bit Timer}}
\DoxyCodeLine{4848                                             \textcolor{comment}{// 3}}
\DoxyCodeLine{4849 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT3\_NONE 0x00000000  }\textcolor{comment}{// GPTM 32/64-\/Bit Timer 3 is not}}
\DoxyCodeLine{4850                                             \textcolor{comment}{// affected}}
\DoxyCodeLine{4851 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT3\_TA   0x00040000  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{4852                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 3 is}}
\DoxyCodeLine{4853                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4854 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT3\_TB   0x00080000  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{4855                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 3 is}}
\DoxyCodeLine{4856                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4857 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT3\_TATB 0x000C0000  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{4858                                             \textcolor{comment}{// and Timer B of GPTM 32/64-\/Bit}}
\DoxyCodeLine{4859                                             \textcolor{comment}{// Timer 3 is triggered}}
\DoxyCodeLine{4860 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT2\_M    0x00030000  }\textcolor{comment}{// Synchronize GPTM 32/64-\/Bit Timer}}
\DoxyCodeLine{4861                                             \textcolor{comment}{// 2}}
\DoxyCodeLine{4862 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT2\_NONE 0x00000000  }\textcolor{comment}{// GPTM 32/64-\/Bit Timer 2 is not}}
\DoxyCodeLine{4863                                             \textcolor{comment}{// affected}}
\DoxyCodeLine{4864 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT2\_TA   0x00010000  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{4865                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 2 is}}
\DoxyCodeLine{4866                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4867 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT2\_TB   0x00020000  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{4868                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 2 is}}
\DoxyCodeLine{4869                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4870 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT2\_TATB 0x00030000  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{4871                                             \textcolor{comment}{// and Timer B of GPTM 32/64-\/Bit}}
\DoxyCodeLine{4872                                             \textcolor{comment}{// Timer 2 is triggered}}
\DoxyCodeLine{4873 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT1\_M    0x0000C000  }\textcolor{comment}{// Synchronize GPTM 32/64-\/Bit Timer}}
\DoxyCodeLine{4874                                             \textcolor{comment}{// 1}}
\DoxyCodeLine{4875 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT1\_NONE 0x00000000  }\textcolor{comment}{// GPTM 32/64-\/Bit Timer 1 is not}}
\DoxyCodeLine{4876                                             \textcolor{comment}{// affected}}
\DoxyCodeLine{4877 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT1\_TA   0x00004000  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{4878                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 1 is}}
\DoxyCodeLine{4879                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4880 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT1\_TB   0x00008000  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{4881                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 1 is}}
\DoxyCodeLine{4882                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4883 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT1\_TATB 0x0000C000  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{4884                                             \textcolor{comment}{// and Timer B of GPTM 32/64-\/Bit}}
\DoxyCodeLine{4885                                             \textcolor{comment}{// Timer 1 is triggered}}
\DoxyCodeLine{4886 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT0\_M    0x00003000  }\textcolor{comment}{// Synchronize GPTM 32/64-\/Bit Timer}}
\DoxyCodeLine{4887                                             \textcolor{comment}{// 0}}
\DoxyCodeLine{4888 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT0\_NONE 0x00000000  }\textcolor{comment}{// GPTM 32/64-\/Bit Timer 0 is not}}
\DoxyCodeLine{4889                                             \textcolor{comment}{// affected}}
\DoxyCodeLine{4890 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT0\_TA   0x00001000  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{4891                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 0 is}}
\DoxyCodeLine{4892                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4893 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT0\_TB   0x00002000  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{4894                                             \textcolor{comment}{// GPTM 32/64-\/Bit Timer 0 is}}
\DoxyCodeLine{4895                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4896 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCWT0\_TATB 0x00003000  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{4897                                             \textcolor{comment}{// and Timer B of GPTM 32/64-\/Bit}}
\DoxyCodeLine{4898                                             \textcolor{comment}{// Timer 0 is triggered}}
\DoxyCodeLine{4899 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT5\_M     0x00000C00  }\textcolor{comment}{// Synchronize GPTM Timer 5}}
\DoxyCodeLine{4900 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT5\_NONE  0x00000000  }\textcolor{comment}{// GPTM5 is not affected}}
\DoxyCodeLine{4901 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT5\_TA    0x00000400  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{4902                                             \textcolor{comment}{// GPTM5 is triggered}}
\DoxyCodeLine{4903 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT5\_TB    0x00000800  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{4904                                             \textcolor{comment}{// GPTM5 is triggered}}
\DoxyCodeLine{4905 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT5\_TATB  0x00000C00  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{4906                                             \textcolor{comment}{// and Timer B of GPTM5 is}}
\DoxyCodeLine{4907                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4908 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT4\_M     0x00000300  }\textcolor{comment}{// Synchronize GPTM Timer 4}}
\DoxyCodeLine{4909 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT4\_NONE  0x00000000  }\textcolor{comment}{// GPTM4 is not affected}}
\DoxyCodeLine{4910 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT4\_TA    0x00000100  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{4911                                             \textcolor{comment}{// GPTM4 is triggered}}
\DoxyCodeLine{4912 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT4\_TB    0x00000200  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{4913                                             \textcolor{comment}{// GPTM4 is triggered}}
\DoxyCodeLine{4914 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT4\_TATB  0x00000300  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{4915                                             \textcolor{comment}{// and Timer B of GPTM4 is}}
\DoxyCodeLine{4916                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4917 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT3\_M     0x000000C0  }\textcolor{comment}{// Synchronize GPTM Timer 3}}
\DoxyCodeLine{4918 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT3\_NONE  0x00000000  }\textcolor{comment}{// GPTM3 is not affected}}
\DoxyCodeLine{4919 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT3\_TA    0x00000040  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{4920                                             \textcolor{comment}{// GPTM3 is triggered}}
\DoxyCodeLine{4921 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT3\_TB    0x00000080  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{4922                                             \textcolor{comment}{// GPTM3 is triggered}}
\DoxyCodeLine{4923 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT3\_TATB  0x000000C0  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{4924                                             \textcolor{comment}{// and Timer B of GPTM3 is}}
\DoxyCodeLine{4925                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4926 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT2\_M     0x00000030  }\textcolor{comment}{// Synchronize GPTM Timer 2}}
\DoxyCodeLine{4927 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT2\_NONE  0x00000000  }\textcolor{comment}{// GPTM2 is not affected}}
\DoxyCodeLine{4928 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT2\_TA    0x00000010  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{4929                                             \textcolor{comment}{// GPTM2 is triggered}}
\DoxyCodeLine{4930 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT2\_TB    0x00000020  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{4931                                             \textcolor{comment}{// GPTM2 is triggered}}
\DoxyCodeLine{4932 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT2\_TATB  0x00000030  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{4933                                             \textcolor{comment}{// and Timer B of GPTM2 is}}
\DoxyCodeLine{4934                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4935 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT1\_M     0x0000000C  }\textcolor{comment}{// Synchronize GPTM Timer 1}}
\DoxyCodeLine{4936 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT1\_NONE  0x00000000  }\textcolor{comment}{// GPTM1 is not affected}}
\DoxyCodeLine{4937 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT1\_TA    0x00000004  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{4938                                             \textcolor{comment}{// GPTM1 is triggered}}
\DoxyCodeLine{4939 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT1\_TB    0x00000008  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{4940                                             \textcolor{comment}{// GPTM1 is triggered}}
\DoxyCodeLine{4941 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT1\_TATB  0x0000000C  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{4942                                             \textcolor{comment}{// and Timer B of GPTM1 is}}
\DoxyCodeLine{4943                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4944 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT0\_M     0x00000003  }\textcolor{comment}{// Synchronize GPTM Timer 0}}
\DoxyCodeLine{4945 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT0\_NONE  0x00000000  }\textcolor{comment}{// GPTM0 is not affected}}
\DoxyCodeLine{4946 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT0\_TA    0x00000001  }\textcolor{comment}{// A timeout event for Timer A of}}
\DoxyCodeLine{4947                                             \textcolor{comment}{// GPTM0 is triggered}}
\DoxyCodeLine{4948 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT0\_TB    0x00000002  }\textcolor{comment}{// A timeout event for Timer B of}}
\DoxyCodeLine{4949                                             \textcolor{comment}{// GPTM0 is triggered}}
\DoxyCodeLine{4950 \textcolor{preprocessor}{\#define TIMER\_SYNC\_SYNCT0\_TATB  0x00000003  }\textcolor{comment}{// A timeout event for both Timer A}}
\DoxyCodeLine{4951                                             \textcolor{comment}{// and Timer B of GPTM0 is}}
\DoxyCodeLine{4952                                             \textcolor{comment}{// triggered}}
\DoxyCodeLine{4953 }
\DoxyCodeLine{4954 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4955 \textcolor{comment}{//}}
\DoxyCodeLine{4956 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_IMR register.}}
\DoxyCodeLine{4957 \textcolor{comment}{//}}
\DoxyCodeLine{4958 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4959 \textcolor{preprocessor}{\#define TIMER\_IMR\_WUEIM         0x00010000  }\textcolor{comment}{// 32/64-\/Bit Wide GPTM Write Update}}
\DoxyCodeLine{4960                                             \textcolor{comment}{// Error Interrupt Mask}}
\DoxyCodeLine{4961 \textcolor{preprocessor}{\#define TIMER\_IMR\_TBMIM         0x00000800  }\textcolor{comment}{// GPTM Timer B Match Interrupt}}
\DoxyCodeLine{4962                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{4963 \textcolor{preprocessor}{\#define TIMER\_IMR\_CBEIM         0x00000400  }\textcolor{comment}{// GPTM Timer B Capture Mode Event}}
\DoxyCodeLine{4964                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{4965 \textcolor{preprocessor}{\#define TIMER\_IMR\_CBMIM         0x00000200  }\textcolor{comment}{// GPTM Timer B Capture Mode Match}}
\DoxyCodeLine{4966                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{4967 \textcolor{preprocessor}{\#define TIMER\_IMR\_TBTOIM        0x00000100  }\textcolor{comment}{// GPTM Timer B Time-\/Out Interrupt}}
\DoxyCodeLine{4968                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{4969 \textcolor{preprocessor}{\#define TIMER\_IMR\_TAMIM         0x00000010  }\textcolor{comment}{// GPTM Timer A Match Interrupt}}
\DoxyCodeLine{4970                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{4971 \textcolor{preprocessor}{\#define TIMER\_IMR\_RTCIM         0x00000008  }\textcolor{comment}{// GPTM RTC Interrupt Mask}}
\DoxyCodeLine{4972 \textcolor{preprocessor}{\#define TIMER\_IMR\_CAEIM         0x00000004  }\textcolor{comment}{// GPTM Timer A Capture Mode Event}}
\DoxyCodeLine{4973                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{4974 \textcolor{preprocessor}{\#define TIMER\_IMR\_CAMIM         0x00000002  }\textcolor{comment}{// GPTM Timer A Capture Mode Match}}
\DoxyCodeLine{4975                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{4976 \textcolor{preprocessor}{\#define TIMER\_IMR\_TATOIM        0x00000001  }\textcolor{comment}{// GPTM Timer A Time-\/Out Interrupt}}
\DoxyCodeLine{4977                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{4978 }
\DoxyCodeLine{4979 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4980 \textcolor{comment}{//}}
\DoxyCodeLine{4981 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_RIS register.}}
\DoxyCodeLine{4982 \textcolor{comment}{//}}
\DoxyCodeLine{4983 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{4984 \textcolor{preprocessor}{\#define TIMER\_RIS\_WUERIS        0x00010000  }\textcolor{comment}{// 32/64-\/Bit Wide GPTM Write Update}}
\DoxyCodeLine{4985                                             \textcolor{comment}{// Error Raw Interrupt Status}}
\DoxyCodeLine{4986 \textcolor{preprocessor}{\#define TIMER\_RIS\_TBMRIS        0x00000800  }\textcolor{comment}{// GPTM Timer B Match Raw Interrupt}}
\DoxyCodeLine{4987 \textcolor{preprocessor}{\#define TIMER\_RIS\_CBERIS        0x00000400  }\textcolor{comment}{// GPTM Timer B Capture Mode Event}}
\DoxyCodeLine{4988                                             \textcolor{comment}{// Raw Interrupt}}
\DoxyCodeLine{4989 \textcolor{preprocessor}{\#define TIMER\_RIS\_CBMRIS        0x00000200  }\textcolor{comment}{// GPTM Timer B Capture Mode Match}}
\DoxyCodeLine{4990                                             \textcolor{comment}{// Raw Interrupt}}
\DoxyCodeLine{4991 \textcolor{preprocessor}{\#define TIMER\_RIS\_TBTORIS       0x00000100  }\textcolor{comment}{// GPTM Timer B Time-\/Out Raw}}
\DoxyCodeLine{4992                                             \textcolor{comment}{// Interrupt}}
\DoxyCodeLine{4993 \textcolor{preprocessor}{\#define TIMER\_RIS\_TAMRIS        0x00000010  }\textcolor{comment}{// GPTM Timer A Match Raw Interrupt}}
\DoxyCodeLine{4994 \textcolor{preprocessor}{\#define TIMER\_RIS\_RTCRIS        0x00000008  }\textcolor{comment}{// GPTM RTC Raw Interrupt}}
\DoxyCodeLine{4995 \textcolor{preprocessor}{\#define TIMER\_RIS\_CAERIS        0x00000004  }\textcolor{comment}{// GPTM Timer A Capture Mode Event}}
\DoxyCodeLine{4996                                             \textcolor{comment}{// Raw Interrupt}}
\DoxyCodeLine{4997 \textcolor{preprocessor}{\#define TIMER\_RIS\_CAMRIS        0x00000002  }\textcolor{comment}{// GPTM Timer A Capture Mode Match}}
\DoxyCodeLine{4998                                             \textcolor{comment}{// Raw Interrupt}}
\DoxyCodeLine{4999 \textcolor{preprocessor}{\#define TIMER\_RIS\_TATORIS       0x00000001  }\textcolor{comment}{// GPTM Timer A Time-\/Out Raw}}
\DoxyCodeLine{5000                                             \textcolor{comment}{// Interrupt}}
\DoxyCodeLine{5001 }
\DoxyCodeLine{5002 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5003 \textcolor{comment}{//}}
\DoxyCodeLine{5004 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_MIS register.}}
\DoxyCodeLine{5005 \textcolor{comment}{//}}
\DoxyCodeLine{5006 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5007 \textcolor{preprocessor}{\#define TIMER\_MIS\_WUEMIS        0x00010000  }\textcolor{comment}{// 32/64-\/Bit Wide GPTM Write Update}}
\DoxyCodeLine{5008                                             \textcolor{comment}{// Error Masked Interrupt Status}}
\DoxyCodeLine{5009 \textcolor{preprocessor}{\#define TIMER\_MIS\_TBMMIS        0x00000800  }\textcolor{comment}{// GPTM Timer B Match Masked}}
\DoxyCodeLine{5010                                             \textcolor{comment}{// Interrupt}}
\DoxyCodeLine{5011 \textcolor{preprocessor}{\#define TIMER\_MIS\_CBEMIS        0x00000400  }\textcolor{comment}{// GPTM Timer B Capture Mode Event}}
\DoxyCodeLine{5012                                             \textcolor{comment}{// Masked Interrupt}}
\DoxyCodeLine{5013 \textcolor{preprocessor}{\#define TIMER\_MIS\_CBMMIS        0x00000200  }\textcolor{comment}{// GPTM Timer B Capture Mode Match}}
\DoxyCodeLine{5014                                             \textcolor{comment}{// Masked Interrupt}}
\DoxyCodeLine{5015 \textcolor{preprocessor}{\#define TIMER\_MIS\_TBTOMIS       0x00000100  }\textcolor{comment}{// GPTM Timer B Time-\/Out Masked}}
\DoxyCodeLine{5016                                             \textcolor{comment}{// Interrupt}}
\DoxyCodeLine{5017 \textcolor{preprocessor}{\#define TIMER\_MIS\_TAMMIS        0x00000010  }\textcolor{comment}{// GPTM Timer A Match Masked}}
\DoxyCodeLine{5018                                             \textcolor{comment}{// Interrupt}}
\DoxyCodeLine{5019 \textcolor{preprocessor}{\#define TIMER\_MIS\_RTCMIS        0x00000008  }\textcolor{comment}{// GPTM RTC Masked Interrupt}}
\DoxyCodeLine{5020 \textcolor{preprocessor}{\#define TIMER\_MIS\_CAEMIS        0x00000004  }\textcolor{comment}{// GPTM Timer A Capture Mode Event}}
\DoxyCodeLine{5021                                             \textcolor{comment}{// Masked Interrupt}}
\DoxyCodeLine{5022 \textcolor{preprocessor}{\#define TIMER\_MIS\_CAMMIS        0x00000002  }\textcolor{comment}{// GPTM Timer A Capture Mode Match}}
\DoxyCodeLine{5023                                             \textcolor{comment}{// Masked Interrupt}}
\DoxyCodeLine{5024 \textcolor{preprocessor}{\#define TIMER\_MIS\_TATOMIS       0x00000001  }\textcolor{comment}{// GPTM Timer A Time-\/Out Masked}}
\DoxyCodeLine{5025                                             \textcolor{comment}{// Interrupt}}
\DoxyCodeLine{5026 }
\DoxyCodeLine{5027 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5028 \textcolor{comment}{//}}
\DoxyCodeLine{5029 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_ICR register.}}
\DoxyCodeLine{5030 \textcolor{comment}{//}}
\DoxyCodeLine{5031 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5032 \textcolor{preprocessor}{\#define TIMER\_ICR\_WUECINT       0x00010000  }\textcolor{comment}{// 32/64-\/Bit Wide GPTM Write Update}}
\DoxyCodeLine{5033                                             \textcolor{comment}{// Error Interrupt Clear}}
\DoxyCodeLine{5034 \textcolor{preprocessor}{\#define TIMER\_ICR\_TBMCINT       0x00000800  }\textcolor{comment}{// GPTM Timer B Match Interrupt}}
\DoxyCodeLine{5035                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{5036 \textcolor{preprocessor}{\#define TIMER\_ICR\_CBECINT       0x00000400  }\textcolor{comment}{// GPTM Timer B Capture Mode Event}}
\DoxyCodeLine{5037                                             \textcolor{comment}{// Interrupt Clear}}
\DoxyCodeLine{5038 \textcolor{preprocessor}{\#define TIMER\_ICR\_CBMCINT       0x00000200  }\textcolor{comment}{// GPTM Timer B Capture Mode Match}}
\DoxyCodeLine{5039                                             \textcolor{comment}{// Interrupt Clear}}
\DoxyCodeLine{5040 \textcolor{preprocessor}{\#define TIMER\_ICR\_TBTOCINT      0x00000100  }\textcolor{comment}{// GPTM Timer B Time-\/Out Interrupt}}
\DoxyCodeLine{5041                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{5042 \textcolor{preprocessor}{\#define TIMER\_ICR\_TAMCINT       0x00000010  }\textcolor{comment}{// GPTM Timer A Match Interrupt}}
\DoxyCodeLine{5043                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{5044 \textcolor{preprocessor}{\#define TIMER\_ICR\_RTCCINT       0x00000008  }\textcolor{comment}{// GPTM RTC Interrupt Clear}}
\DoxyCodeLine{5045 \textcolor{preprocessor}{\#define TIMER\_ICR\_CAECINT       0x00000004  }\textcolor{comment}{// GPTM Timer A Capture Mode Event}}
\DoxyCodeLine{5046                                             \textcolor{comment}{// Interrupt Clear}}
\DoxyCodeLine{5047 \textcolor{preprocessor}{\#define TIMER\_ICR\_CAMCINT       0x00000002  }\textcolor{comment}{// GPTM Timer A Capture Mode Match}}
\DoxyCodeLine{5048                                             \textcolor{comment}{// Interrupt Clear}}
\DoxyCodeLine{5049 \textcolor{preprocessor}{\#define TIMER\_ICR\_TATOCINT      0x00000001  }\textcolor{comment}{// GPTM Timer A Time-\/Out Raw}}
\DoxyCodeLine{5050                                             \textcolor{comment}{// Interrupt}}
\DoxyCodeLine{5051 }
\DoxyCodeLine{5052 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5053 \textcolor{comment}{//}}
\DoxyCodeLine{5054 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAILR register.}}
\DoxyCodeLine{5055 \textcolor{comment}{//}}
\DoxyCodeLine{5056 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5057 \textcolor{preprocessor}{\#define TIMER\_TAILR\_M           0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer A Interval Load}}
\DoxyCodeLine{5058                                             \textcolor{comment}{// Register}}
\DoxyCodeLine{5059 \textcolor{preprocessor}{\#define TIMER\_TAILR\_S           0}}
\DoxyCodeLine{5060 }
\DoxyCodeLine{5061 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5062 \textcolor{comment}{//}}
\DoxyCodeLine{5063 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBILR register.}}
\DoxyCodeLine{5064 \textcolor{comment}{//}}
\DoxyCodeLine{5065 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5066 \textcolor{preprocessor}{\#define TIMER\_TBILR\_M           0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer B Interval Load}}
\DoxyCodeLine{5067                                             \textcolor{comment}{// Register}}
\DoxyCodeLine{5068 \textcolor{preprocessor}{\#define TIMER\_TBILR\_S           0}}
\DoxyCodeLine{5069 }
\DoxyCodeLine{5070 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5071 \textcolor{comment}{//}}
\DoxyCodeLine{5072 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAMATCHR}}
\DoxyCodeLine{5073 \textcolor{comment}{// register.}}
\DoxyCodeLine{5074 \textcolor{comment}{//}}
\DoxyCodeLine{5075 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5076 \textcolor{preprocessor}{\#define TIMER\_TAMATCHR\_TAMR\_M   0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer A Match Register}}
\DoxyCodeLine{5077 \textcolor{preprocessor}{\#define TIMER\_TAMATCHR\_TAMR\_S   0}}
\DoxyCodeLine{5078 }
\DoxyCodeLine{5079 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5080 \textcolor{comment}{//}}
\DoxyCodeLine{5081 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBMATCHR}}
\DoxyCodeLine{5082 \textcolor{comment}{// register.}}
\DoxyCodeLine{5083 \textcolor{comment}{//}}
\DoxyCodeLine{5084 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5085 \textcolor{preprocessor}{\#define TIMER\_TBMATCHR\_TBMR\_M   0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer B Match Register}}
\DoxyCodeLine{5086 \textcolor{preprocessor}{\#define TIMER\_TBMATCHR\_TBMR\_S   0}}
\DoxyCodeLine{5087 }
\DoxyCodeLine{5088 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5089 \textcolor{comment}{//}}
\DoxyCodeLine{5090 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAPR register.}}
\DoxyCodeLine{5091 \textcolor{comment}{//}}
\DoxyCodeLine{5092 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5093 \textcolor{preprocessor}{\#define TIMER\_TAPR\_TAPSRH\_M     0x0000FF00  }\textcolor{comment}{// GPTM Timer A Prescale High Byte}}
\DoxyCodeLine{5094 \textcolor{preprocessor}{\#define TIMER\_TAPR\_TAPSR\_M      0x000000FF  }\textcolor{comment}{// GPTM Timer A Prescale}}
\DoxyCodeLine{5095 \textcolor{preprocessor}{\#define TIMER\_TAPR\_TAPSRH\_S     8}}
\DoxyCodeLine{5096 \textcolor{preprocessor}{\#define TIMER\_TAPR\_TAPSR\_S      0}}
\DoxyCodeLine{5097 }
\DoxyCodeLine{5098 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5099 \textcolor{comment}{//}}
\DoxyCodeLine{5100 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBPR register.}}
\DoxyCodeLine{5101 \textcolor{comment}{//}}
\DoxyCodeLine{5102 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5103 \textcolor{preprocessor}{\#define TIMER\_TBPR\_TBPSRH\_M     0x0000FF00  }\textcolor{comment}{// GPTM Timer B Prescale High Byte}}
\DoxyCodeLine{5104 \textcolor{preprocessor}{\#define TIMER\_TBPR\_TBPSR\_M      0x000000FF  }\textcolor{comment}{// GPTM Timer B Prescale}}
\DoxyCodeLine{5105 \textcolor{preprocessor}{\#define TIMER\_TBPR\_TBPSRH\_S     8}}
\DoxyCodeLine{5106 \textcolor{preprocessor}{\#define TIMER\_TBPR\_TBPSR\_S      0}}
\DoxyCodeLine{5107 }
\DoxyCodeLine{5108 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5109 \textcolor{comment}{//}}
\DoxyCodeLine{5110 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAPMR register.}}
\DoxyCodeLine{5111 \textcolor{comment}{//}}
\DoxyCodeLine{5112 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5113 \textcolor{preprocessor}{\#define TIMER\_TAPMR\_TAPSMRH\_M   0x0000FF00  }\textcolor{comment}{// GPTM Timer A Prescale Match High}}
\DoxyCodeLine{5114                                             \textcolor{comment}{// Byte}}
\DoxyCodeLine{5115 \textcolor{preprocessor}{\#define TIMER\_TAPMR\_TAPSMR\_M    0x000000FF  }\textcolor{comment}{// GPTM TimerA Prescale Match}}
\DoxyCodeLine{5116 \textcolor{preprocessor}{\#define TIMER\_TAPMR\_TAPSMRH\_S   8}}
\DoxyCodeLine{5117 \textcolor{preprocessor}{\#define TIMER\_TAPMR\_TAPSMR\_S    0}}
\DoxyCodeLine{5118 }
\DoxyCodeLine{5119 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5120 \textcolor{comment}{//}}
\DoxyCodeLine{5121 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBPMR register.}}
\DoxyCodeLine{5122 \textcolor{comment}{//}}
\DoxyCodeLine{5123 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5124 \textcolor{preprocessor}{\#define TIMER\_TBPMR\_TBPSMRH\_M   0x0000FF00  }\textcolor{comment}{// GPTM Timer B Prescale Match High}}
\DoxyCodeLine{5125                                             \textcolor{comment}{// Byte}}
\DoxyCodeLine{5126 \textcolor{preprocessor}{\#define TIMER\_TBPMR\_TBPSMR\_M    0x000000FF  }\textcolor{comment}{// GPTM TimerB Prescale Match}}
\DoxyCodeLine{5127 \textcolor{preprocessor}{\#define TIMER\_TBPMR\_TBPSMRH\_S   8}}
\DoxyCodeLine{5128 \textcolor{preprocessor}{\#define TIMER\_TBPMR\_TBPSMR\_S    0}}
\DoxyCodeLine{5129 }
\DoxyCodeLine{5130 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5131 \textcolor{comment}{//}}
\DoxyCodeLine{5132 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAR register.}}
\DoxyCodeLine{5133 \textcolor{comment}{//}}
\DoxyCodeLine{5134 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5135 \textcolor{preprocessor}{\#define TIMER\_TAR\_M             0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer A Register}}
\DoxyCodeLine{5136 \textcolor{preprocessor}{\#define TIMER\_TAR\_S             0}}
\DoxyCodeLine{5137 }
\DoxyCodeLine{5138 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5139 \textcolor{comment}{//}}
\DoxyCodeLine{5140 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBR register.}}
\DoxyCodeLine{5141 \textcolor{comment}{//}}
\DoxyCodeLine{5142 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5143 \textcolor{preprocessor}{\#define TIMER\_TBR\_M             0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer B Register}}
\DoxyCodeLine{5144 \textcolor{preprocessor}{\#define TIMER\_TBR\_S             0}}
\DoxyCodeLine{5145 }
\DoxyCodeLine{5146 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5147 \textcolor{comment}{//}}
\DoxyCodeLine{5148 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAV register.}}
\DoxyCodeLine{5149 \textcolor{comment}{//}}
\DoxyCodeLine{5150 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5151 \textcolor{preprocessor}{\#define TIMER\_TAV\_M             0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer A Value}}
\DoxyCodeLine{5152 \textcolor{preprocessor}{\#define TIMER\_TAV\_S             0}}
\DoxyCodeLine{5153 }
\DoxyCodeLine{5154 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5155 \textcolor{comment}{//}}
\DoxyCodeLine{5156 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBV register.}}
\DoxyCodeLine{5157 \textcolor{comment}{//}}
\DoxyCodeLine{5158 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5159 \textcolor{preprocessor}{\#define TIMER\_TBV\_M             0xFFFFFFFF  }\textcolor{comment}{// GPTM Timer B Value}}
\DoxyCodeLine{5160 \textcolor{preprocessor}{\#define TIMER\_TBV\_S             0}}
\DoxyCodeLine{5161 }
\DoxyCodeLine{5162 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5163 \textcolor{comment}{//}}
\DoxyCodeLine{5164 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_RTCPD register.}}
\DoxyCodeLine{5165 \textcolor{comment}{//}}
\DoxyCodeLine{5166 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5167 \textcolor{preprocessor}{\#define TIMER\_RTCPD\_RTCPD\_M     0x0000FFFF  }\textcolor{comment}{// RTC Predivide Counter Value}}
\DoxyCodeLine{5168 \textcolor{preprocessor}{\#define TIMER\_RTCPD\_RTCPD\_S     0}}
\DoxyCodeLine{5169 }
\DoxyCodeLine{5170 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5171 \textcolor{comment}{//}}
\DoxyCodeLine{5172 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAPS register.}}
\DoxyCodeLine{5173 \textcolor{comment}{//}}
\DoxyCodeLine{5174 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5175 \textcolor{preprocessor}{\#define TIMER\_TAPS\_PSS\_M        0x0000FFFF  }\textcolor{comment}{// GPTM Timer A Prescaler Snapshot}}
\DoxyCodeLine{5176 \textcolor{preprocessor}{\#define TIMER\_TAPS\_PSS\_S        0}}
\DoxyCodeLine{5177 }
\DoxyCodeLine{5178 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5179 \textcolor{comment}{//}}
\DoxyCodeLine{5180 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBPS register.}}
\DoxyCodeLine{5181 \textcolor{comment}{//}}
\DoxyCodeLine{5182 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5183 \textcolor{preprocessor}{\#define TIMER\_TBPS\_PSS\_M        0x0000FFFF  }\textcolor{comment}{// GPTM Timer A Prescaler Value}}
\DoxyCodeLine{5184 \textcolor{preprocessor}{\#define TIMER\_TBPS\_PSS\_S        0}}
\DoxyCodeLine{5185 }
\DoxyCodeLine{5186 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5187 \textcolor{comment}{//}}
\DoxyCodeLine{5188 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TAPV register.}}
\DoxyCodeLine{5189 \textcolor{comment}{//}}
\DoxyCodeLine{5190 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5191 \textcolor{preprocessor}{\#define TIMER\_TAPV\_PSV\_M        0x0000FFFF  }\textcolor{comment}{// GPTM Timer A Prescaler Value}}
\DoxyCodeLine{5192 \textcolor{preprocessor}{\#define TIMER\_TAPV\_PSV\_S        0}}
\DoxyCodeLine{5193 }
\DoxyCodeLine{5194 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5195 \textcolor{comment}{//}}
\DoxyCodeLine{5196 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_TBPV register.}}
\DoxyCodeLine{5197 \textcolor{comment}{//}}
\DoxyCodeLine{5198 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5199 \textcolor{preprocessor}{\#define TIMER\_TBPV\_PSV\_M        0x0000FFFF  }\textcolor{comment}{// GPTM Timer B Prescaler Value}}
\DoxyCodeLine{5200 \textcolor{preprocessor}{\#define TIMER\_TBPV\_PSV\_S        0}}
\DoxyCodeLine{5201 }
\DoxyCodeLine{5202 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5203 \textcolor{comment}{//}}
\DoxyCodeLine{5204 \textcolor{comment}{// The following are defines for the bit fields in the TIMER\_O\_PP register.}}
\DoxyCodeLine{5205 \textcolor{comment}{//}}
\DoxyCodeLine{5206 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5207 \textcolor{preprocessor}{\#define TIMER\_PP\_SIZE\_M         0x0000000F  }\textcolor{comment}{// Count Size}}
\DoxyCodeLine{5208 \textcolor{preprocessor}{\#define TIMER\_PP\_SIZE\_16        0x00000000  }\textcolor{comment}{// Timer A and Timer B counters are}}
\DoxyCodeLine{5209                                             \textcolor{comment}{// 16 bits each with an 8-\/bit}}
\DoxyCodeLine{5210                                             \textcolor{comment}{// prescale counter}}
\DoxyCodeLine{5211 \textcolor{preprocessor}{\#define TIMER\_PP\_SIZE\_32        0x00000001  }\textcolor{comment}{// Timer A and Timer B counters are}}
\DoxyCodeLine{5212                                             \textcolor{comment}{// 32 bits each with a 16-\/bit}}
\DoxyCodeLine{5213                                             \textcolor{comment}{// prescale counter}}
\DoxyCodeLine{5214 }
\DoxyCodeLine{5215 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5216 \textcolor{comment}{//}}
\DoxyCodeLine{5217 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_ACTSS register.}}
\DoxyCodeLine{5218 \textcolor{comment}{//}}
\DoxyCodeLine{5219 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5220 \textcolor{preprocessor}{\#define ADC\_ACTSS\_BUSY          0x00010000  }\textcolor{comment}{// ADC Busy}}
\DoxyCodeLine{5221 \textcolor{preprocessor}{\#define ADC\_ACTSS\_ASEN3         0x00000008  }\textcolor{comment}{// ADC SS3 Enable}}
\DoxyCodeLine{5222 \textcolor{preprocessor}{\#define ADC\_ACTSS\_ASEN2         0x00000004  }\textcolor{comment}{// ADC SS2 Enable}}
\DoxyCodeLine{5223 \textcolor{preprocessor}{\#define ADC\_ACTSS\_ASEN1         0x00000002  }\textcolor{comment}{// ADC SS1 Enable}}
\DoxyCodeLine{5224 \textcolor{preprocessor}{\#define ADC\_ACTSS\_ASEN0         0x00000001  }\textcolor{comment}{// ADC SS0 Enable}}
\DoxyCodeLine{5225 }
\DoxyCodeLine{5226 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5227 \textcolor{comment}{//}}
\DoxyCodeLine{5228 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_RIS register.}}
\DoxyCodeLine{5229 \textcolor{comment}{//}}
\DoxyCodeLine{5230 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5231 \textcolor{preprocessor}{\#define ADC\_RIS\_INRDC           0x00010000  }\textcolor{comment}{// Digital Comparator Raw Interrupt}}
\DoxyCodeLine{5232                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{5233 \textcolor{preprocessor}{\#define ADC\_RIS\_INR3            0x00000008  }\textcolor{comment}{// SS3 Raw Interrupt Status}}
\DoxyCodeLine{5234 \textcolor{preprocessor}{\#define ADC\_RIS\_INR2            0x00000004  }\textcolor{comment}{// SS2 Raw Interrupt Status}}
\DoxyCodeLine{5235 \textcolor{preprocessor}{\#define ADC\_RIS\_INR1            0x00000002  }\textcolor{comment}{// SS1 Raw Interrupt Status}}
\DoxyCodeLine{5236 \textcolor{preprocessor}{\#define ADC\_RIS\_INR0            0x00000001  }\textcolor{comment}{// SS0 Raw Interrupt Status}}
\DoxyCodeLine{5237 }
\DoxyCodeLine{5238 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5239 \textcolor{comment}{//}}
\DoxyCodeLine{5240 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_IM register.}}
\DoxyCodeLine{5241 \textcolor{comment}{//}}
\DoxyCodeLine{5242 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5243 \textcolor{preprocessor}{\#define ADC\_IM\_DCONSS3          0x00080000  }\textcolor{comment}{// Digital Comparator Interrupt on}}
\DoxyCodeLine{5244                                             \textcolor{comment}{// SS3}}
\DoxyCodeLine{5245 \textcolor{preprocessor}{\#define ADC\_IM\_DCONSS2          0x00040000  }\textcolor{comment}{// Digital Comparator Interrupt on}}
\DoxyCodeLine{5246                                             \textcolor{comment}{// SS2}}
\DoxyCodeLine{5247 \textcolor{preprocessor}{\#define ADC\_IM\_DCONSS1          0x00020000  }\textcolor{comment}{// Digital Comparator Interrupt on}}
\DoxyCodeLine{5248                                             \textcolor{comment}{// SS1}}
\DoxyCodeLine{5249 \textcolor{preprocessor}{\#define ADC\_IM\_DCONSS0          0x00010000  }\textcolor{comment}{// Digital Comparator Interrupt on}}
\DoxyCodeLine{5250                                             \textcolor{comment}{// SS0}}
\DoxyCodeLine{5251 \textcolor{preprocessor}{\#define ADC\_IM\_MASK3            0x00000008  }\textcolor{comment}{// SS3 Interrupt Mask}}
\DoxyCodeLine{5252 \textcolor{preprocessor}{\#define ADC\_IM\_MASK2            0x00000004  }\textcolor{comment}{// SS2 Interrupt Mask}}
\DoxyCodeLine{5253 \textcolor{preprocessor}{\#define ADC\_IM\_MASK1            0x00000002  }\textcolor{comment}{// SS1 Interrupt Mask}}
\DoxyCodeLine{5254 \textcolor{preprocessor}{\#define ADC\_IM\_MASK0            0x00000001  }\textcolor{comment}{// SS0 Interrupt Mask}}
\DoxyCodeLine{5255 }
\DoxyCodeLine{5256 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5257 \textcolor{comment}{//}}
\DoxyCodeLine{5258 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_ISC register.}}
\DoxyCodeLine{5259 \textcolor{comment}{//}}
\DoxyCodeLine{5260 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5261 \textcolor{preprocessor}{\#define ADC\_ISC\_DCINSS3         0x00080000  }\textcolor{comment}{// Digital Comparator Interrupt}}
\DoxyCodeLine{5262                                             \textcolor{comment}{// Status on SS3}}
\DoxyCodeLine{5263 \textcolor{preprocessor}{\#define ADC\_ISC\_DCINSS2         0x00040000  }\textcolor{comment}{// Digital Comparator Interrupt}}
\DoxyCodeLine{5264                                             \textcolor{comment}{// Status on SS2}}
\DoxyCodeLine{5265 \textcolor{preprocessor}{\#define ADC\_ISC\_DCINSS1         0x00020000  }\textcolor{comment}{// Digital Comparator Interrupt}}
\DoxyCodeLine{5266                                             \textcolor{comment}{// Status on SS1}}
\DoxyCodeLine{5267 \textcolor{preprocessor}{\#define ADC\_ISC\_DCINSS0         0x00010000  }\textcolor{comment}{// Digital Comparator Interrupt}}
\DoxyCodeLine{5268                                             \textcolor{comment}{// Status on SS0}}
\DoxyCodeLine{5269 \textcolor{preprocessor}{\#define ADC\_ISC\_IN3             0x00000008  }\textcolor{comment}{// SS3 Interrupt Status and Clear}}
\DoxyCodeLine{5270 \textcolor{preprocessor}{\#define ADC\_ISC\_IN2             0x00000004  }\textcolor{comment}{// SS2 Interrupt Status and Clear}}
\DoxyCodeLine{5271 \textcolor{preprocessor}{\#define ADC\_ISC\_IN1             0x00000002  }\textcolor{comment}{// SS1 Interrupt Status and Clear}}
\DoxyCodeLine{5272 \textcolor{preprocessor}{\#define ADC\_ISC\_IN0             0x00000001  }\textcolor{comment}{// SS0 Interrupt Status and Clear}}
\DoxyCodeLine{5273 }
\DoxyCodeLine{5274 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5275 \textcolor{comment}{//}}
\DoxyCodeLine{5276 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_OSTAT register.}}
\DoxyCodeLine{5277 \textcolor{comment}{//}}
\DoxyCodeLine{5278 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5279 \textcolor{preprocessor}{\#define ADC\_OSTAT\_OV3           0x00000008  }\textcolor{comment}{// SS3 FIFO Overflow}}
\DoxyCodeLine{5280 \textcolor{preprocessor}{\#define ADC\_OSTAT\_OV2           0x00000004  }\textcolor{comment}{// SS2 FIFO Overflow}}
\DoxyCodeLine{5281 \textcolor{preprocessor}{\#define ADC\_OSTAT\_OV1           0x00000002  }\textcolor{comment}{// SS1 FIFO Overflow}}
\DoxyCodeLine{5282 \textcolor{preprocessor}{\#define ADC\_OSTAT\_OV0           0x00000001  }\textcolor{comment}{// SS0 FIFO Overflow}}
\DoxyCodeLine{5283 }
\DoxyCodeLine{5284 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5285 \textcolor{comment}{//}}
\DoxyCodeLine{5286 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_EMUX register.}}
\DoxyCodeLine{5287 \textcolor{comment}{//}}
\DoxyCodeLine{5288 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5289 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_M          0x0000F000  }\textcolor{comment}{// SS3 Trigger Select}}
\DoxyCodeLine{5290 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_PROCESSOR  0x00000000  }\textcolor{comment}{// Processor (default)}}
\DoxyCodeLine{5291 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_COMP0      0x00001000  }\textcolor{comment}{// Analog Comparator 0}}
\DoxyCodeLine{5292 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_COMP1      0x00002000  }\textcolor{comment}{// Analog Comparator 1}}
\DoxyCodeLine{5293 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_EXTERNAL   0x00004000  }\textcolor{comment}{// External (GPIO Pins)}}
\DoxyCodeLine{5294 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_TIMER      0x00005000  }\textcolor{comment}{// Timer}}
\DoxyCodeLine{5295 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_PWM0       0x00006000  }\textcolor{comment}{// PWM generator 0}}
\DoxyCodeLine{5296 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_PWM1       0x00007000  }\textcolor{comment}{// PWM generator 1}}
\DoxyCodeLine{5297 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_PWM2       0x00008000  }\textcolor{comment}{// PWM generator 2}}
\DoxyCodeLine{5298 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_PWM3       0x00009000  }\textcolor{comment}{// PWM generator 3}}
\DoxyCodeLine{5299 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM3\_ALWAYS     0x0000F000  }\textcolor{comment}{// Always (continuously sample)}}
\DoxyCodeLine{5300 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_M          0x00000F00  }\textcolor{comment}{// SS2 Trigger Select}}
\DoxyCodeLine{5301 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_PROCESSOR  0x00000000  }\textcolor{comment}{// Processor (default)}}
\DoxyCodeLine{5302 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_COMP0      0x00000100  }\textcolor{comment}{// Analog Comparator 0}}
\DoxyCodeLine{5303 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_COMP1      0x00000200  }\textcolor{comment}{// Analog Comparator 1}}
\DoxyCodeLine{5304 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_EXTERNAL   0x00000400  }\textcolor{comment}{// External (GPIO Pins)}}
\DoxyCodeLine{5305 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_TIMER      0x00000500  }\textcolor{comment}{// Timer}}
\DoxyCodeLine{5306 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_PWM0       0x00000600  }\textcolor{comment}{// PWM generator 0}}
\DoxyCodeLine{5307 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_PWM1       0x00000700  }\textcolor{comment}{// PWM generator 1}}
\DoxyCodeLine{5308 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_PWM2       0x00000800  }\textcolor{comment}{// PWM generator 2}}
\DoxyCodeLine{5309 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_PWM3       0x00000900  }\textcolor{comment}{// PWM generator 3}}
\DoxyCodeLine{5310 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM2\_ALWAYS     0x00000F00  }\textcolor{comment}{// Always (continuously sample)}}
\DoxyCodeLine{5311 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_M          0x000000F0  }\textcolor{comment}{// SS1 Trigger Select}}
\DoxyCodeLine{5312 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_PROCESSOR  0x00000000  }\textcolor{comment}{// Processor (default)}}
\DoxyCodeLine{5313 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_COMP0      0x00000010  }\textcolor{comment}{// Analog Comparator 0}}
\DoxyCodeLine{5314 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_COMP1      0x00000020  }\textcolor{comment}{// Analog Comparator 1}}
\DoxyCodeLine{5315 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_EXTERNAL   0x00000040  }\textcolor{comment}{// External (GPIO Pins)}}
\DoxyCodeLine{5316 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_TIMER      0x00000050  }\textcolor{comment}{// Timer}}
\DoxyCodeLine{5317 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_PWM0       0x00000060  }\textcolor{comment}{// PWM generator 0}}
\DoxyCodeLine{5318 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_PWM1       0x00000070  }\textcolor{comment}{// PWM generator 1}}
\DoxyCodeLine{5319 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_PWM2       0x00000080  }\textcolor{comment}{// PWM generator 2}}
\DoxyCodeLine{5320 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_PWM3       0x00000090  }\textcolor{comment}{// PWM generator 3}}
\DoxyCodeLine{5321 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM1\_ALWAYS     0x000000F0  }\textcolor{comment}{// Always (continuously sample)}}
\DoxyCodeLine{5322 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_M          0x0000000F  }\textcolor{comment}{// SS0 Trigger Select}}
\DoxyCodeLine{5323 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_PROCESSOR  0x00000000  }\textcolor{comment}{// Processor (default)}}
\DoxyCodeLine{5324 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_COMP0      0x00000001  }\textcolor{comment}{// Analog Comparator 0}}
\DoxyCodeLine{5325 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_COMP1      0x00000002  }\textcolor{comment}{// Analog Comparator 1}}
\DoxyCodeLine{5326 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_EXTERNAL   0x00000004  }\textcolor{comment}{// External (GPIO Pins)}}
\DoxyCodeLine{5327 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_TIMER      0x00000005  }\textcolor{comment}{// Timer}}
\DoxyCodeLine{5328 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_PWM0       0x00000006  }\textcolor{comment}{// PWM generator 0}}
\DoxyCodeLine{5329 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_PWM1       0x00000007  }\textcolor{comment}{// PWM generator 1}}
\DoxyCodeLine{5330 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_PWM2       0x00000008  }\textcolor{comment}{// PWM generator 2}}
\DoxyCodeLine{5331 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_PWM3       0x00000009  }\textcolor{comment}{// PWM generator 3}}
\DoxyCodeLine{5332 \textcolor{preprocessor}{\#define ADC\_EMUX\_EM0\_ALWAYS     0x0000000F  }\textcolor{comment}{// Always (continuously sample)}}
\DoxyCodeLine{5333 }
\DoxyCodeLine{5334 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5335 \textcolor{comment}{//}}
\DoxyCodeLine{5336 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_USTAT register.}}
\DoxyCodeLine{5337 \textcolor{comment}{//}}
\DoxyCodeLine{5338 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5339 \textcolor{preprocessor}{\#define ADC\_USTAT\_UV3           0x00000008  }\textcolor{comment}{// SS3 FIFO Underflow}}
\DoxyCodeLine{5340 \textcolor{preprocessor}{\#define ADC\_USTAT\_UV2           0x00000004  }\textcolor{comment}{// SS2 FIFO Underflow}}
\DoxyCodeLine{5341 \textcolor{preprocessor}{\#define ADC\_USTAT\_UV1           0x00000002  }\textcolor{comment}{// SS1 FIFO Underflow}}
\DoxyCodeLine{5342 \textcolor{preprocessor}{\#define ADC\_USTAT\_UV0           0x00000001  }\textcolor{comment}{// SS0 FIFO Underflow}}
\DoxyCodeLine{5343 }
\DoxyCodeLine{5344 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5345 \textcolor{comment}{//}}
\DoxyCodeLine{5346 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_TSSEL register.}}
\DoxyCodeLine{5347 \textcolor{comment}{//}}
\DoxyCodeLine{5348 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5349 \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS3\_M         0x30000000  }\textcolor{comment}{// Generator 3 PWM Module Trigger}}
\DoxyCodeLine{5350                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5351 \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS3\_0         0x00000000  }\textcolor{comment}{// Use Generator 3 (and its}}
\DoxyCodeLine{5352                                             \textcolor{comment}{// trigger) in PWM module 0}}
\DoxyCodeLine{5353 \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS3\_1         0x10000000  }\textcolor{comment}{// Use Generator 3 (and its}}
\DoxyCodeLine{5354                                             \textcolor{comment}{// trigger) in PWM module 1}}
\DoxyCodeLine{5355 \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS2\_M         0x00300000  }\textcolor{comment}{// Generator 2 PWM Module Trigger}}
\DoxyCodeLine{5356                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5357 \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS2\_0         0x00000000  }\textcolor{comment}{// Use Generator 2 (and its}}
\DoxyCodeLine{5358                                             \textcolor{comment}{// trigger) in PWM module 0}}
\DoxyCodeLine{5359 \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS2\_1         0x00100000  }\textcolor{comment}{// Use Generator 2 (and its}}
\DoxyCodeLine{5360                                             \textcolor{comment}{// trigger) in PWM module 1}}
\DoxyCodeLine{5361 \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS1\_M         0x00003000  }\textcolor{comment}{// Generator 1 PWM Module Trigger}}
\DoxyCodeLine{5362                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5363 \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS1\_0         0x00000000  }\textcolor{comment}{// Use Generator 1 (and its}}
\DoxyCodeLine{5364                                             \textcolor{comment}{// trigger) in PWM module 0}}
\DoxyCodeLine{5365 \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS1\_1         0x00001000  }\textcolor{comment}{// Use Generator 1 (and its}}
\DoxyCodeLine{5366                                             \textcolor{comment}{// trigger) in PWM module 1}}
\DoxyCodeLine{5367 \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS0\_M         0x00000030  }\textcolor{comment}{// Generator 0 PWM Module Trigger}}
\DoxyCodeLine{5368                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5369 \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS0\_0         0x00000000  }\textcolor{comment}{// Use Generator 0 (and its}}
\DoxyCodeLine{5370                                             \textcolor{comment}{// trigger) in PWM module 0}}
\DoxyCodeLine{5371 \textcolor{preprocessor}{\#define ADC\_TSSEL\_PS0\_1         0x00000010  }\textcolor{comment}{// Use Generator 0 (and its}}
\DoxyCodeLine{5372                                             \textcolor{comment}{// trigger) in PWM module 1}}
\DoxyCodeLine{5373 }
\DoxyCodeLine{5374 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5375 \textcolor{comment}{//}}
\DoxyCodeLine{5376 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSPRI register.}}
\DoxyCodeLine{5377 \textcolor{comment}{//}}
\DoxyCodeLine{5378 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5379 \textcolor{preprocessor}{\#define ADC\_SSPRI\_SS3\_M         0x00003000  }\textcolor{comment}{// SS3 Priority}}
\DoxyCodeLine{5380 \textcolor{preprocessor}{\#define ADC\_SSPRI\_SS2\_M         0x00000300  }\textcolor{comment}{// SS2 Priority}}
\DoxyCodeLine{5381 \textcolor{preprocessor}{\#define ADC\_SSPRI\_SS1\_M         0x00000030  }\textcolor{comment}{// SS1 Priority}}
\DoxyCodeLine{5382 \textcolor{preprocessor}{\#define ADC\_SSPRI\_SS0\_M         0x00000003  }\textcolor{comment}{// SS0 Priority}}
\DoxyCodeLine{5383 }
\DoxyCodeLine{5384 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5385 \textcolor{comment}{//}}
\DoxyCodeLine{5386 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SPC register.}}
\DoxyCodeLine{5387 \textcolor{comment}{//}}
\DoxyCodeLine{5388 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5389 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_M         0x0000000F  }\textcolor{comment}{// Phase Difference}}
\DoxyCodeLine{5390 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_0         0x00000000  }\textcolor{comment}{// ADC sample lags by 0.0}}
\DoxyCodeLine{5391 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_22\_5      0x00000001  }\textcolor{comment}{// ADC sample lags by 22.5}}
\DoxyCodeLine{5392 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_45        0x00000002  }\textcolor{comment}{// ADC sample lags by 45.0}}
\DoxyCodeLine{5393 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_67\_5      0x00000003  }\textcolor{comment}{// ADC sample lags by 67.5}}
\DoxyCodeLine{5394 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_90        0x00000004  }\textcolor{comment}{// ADC sample lags by 90.0}}
\DoxyCodeLine{5395 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_112\_5     0x00000005  }\textcolor{comment}{// ADC sample lags by 112.5}}
\DoxyCodeLine{5396 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_135       0x00000006  }\textcolor{comment}{// ADC sample lags by 135.0}}
\DoxyCodeLine{5397 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_157\_5     0x00000007  }\textcolor{comment}{// ADC sample lags by 157.5}}
\DoxyCodeLine{5398 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_180       0x00000008  }\textcolor{comment}{// ADC sample lags by 180.0}}
\DoxyCodeLine{5399 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_202\_5     0x00000009  }\textcolor{comment}{// ADC sample lags by 202.5}}
\DoxyCodeLine{5400 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_225       0x0000000A  }\textcolor{comment}{// ADC sample lags by 225.0}}
\DoxyCodeLine{5401 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_247\_5     0x0000000B  }\textcolor{comment}{// ADC sample lags by 247.5}}
\DoxyCodeLine{5402 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_270       0x0000000C  }\textcolor{comment}{// ADC sample lags by 270.0}}
\DoxyCodeLine{5403 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_292\_5     0x0000000D  }\textcolor{comment}{// ADC sample lags by 292.5}}
\DoxyCodeLine{5404 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_315       0x0000000E  }\textcolor{comment}{// ADC sample lags by 315.0}}
\DoxyCodeLine{5405 \textcolor{preprocessor}{\#define ADC\_SPC\_PHASE\_337\_5     0x0000000F  }\textcolor{comment}{// ADC sample lags by 337.5}}
\DoxyCodeLine{5406 }
\DoxyCodeLine{5407 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5408 \textcolor{comment}{//}}
\DoxyCodeLine{5409 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_PSSI register.}}
\DoxyCodeLine{5410 \textcolor{comment}{//}}
\DoxyCodeLine{5411 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5412 \textcolor{preprocessor}{\#define ADC\_PSSI\_GSYNC          0x80000000  }\textcolor{comment}{// Global Synchronize}}
\DoxyCodeLine{5413 \textcolor{preprocessor}{\#define ADC\_PSSI\_SYNCWAIT       0x08000000  }\textcolor{comment}{// Synchronize Wait}}
\DoxyCodeLine{5414 \textcolor{preprocessor}{\#define ADC\_PSSI\_SS3            0x00000008  }\textcolor{comment}{// SS3 Initiate}}
\DoxyCodeLine{5415 \textcolor{preprocessor}{\#define ADC\_PSSI\_SS2            0x00000004  }\textcolor{comment}{// SS2 Initiate}}
\DoxyCodeLine{5416 \textcolor{preprocessor}{\#define ADC\_PSSI\_SS1            0x00000002  }\textcolor{comment}{// SS1 Initiate}}
\DoxyCodeLine{5417 \textcolor{preprocessor}{\#define ADC\_PSSI\_SS0            0x00000001  }\textcolor{comment}{// SS0 Initiate}}
\DoxyCodeLine{5418 }
\DoxyCodeLine{5419 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5420 \textcolor{comment}{//}}
\DoxyCodeLine{5421 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SAC register.}}
\DoxyCodeLine{5422 \textcolor{comment}{//}}
\DoxyCodeLine{5423 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5424 \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_M           0x00000007  }\textcolor{comment}{// Hardware Averaging Control}}
\DoxyCodeLine{5425 \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_OFF         0x00000000  }\textcolor{comment}{// No hardware oversampling}}
\DoxyCodeLine{5426 \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_2X          0x00000001  }\textcolor{comment}{// 2x hardware oversampling}}
\DoxyCodeLine{5427 \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_4X          0x00000002  }\textcolor{comment}{// 4x hardware oversampling}}
\DoxyCodeLine{5428 \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_8X          0x00000003  }\textcolor{comment}{// 8x hardware oversampling}}
\DoxyCodeLine{5429 \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_16X         0x00000004  }\textcolor{comment}{// 16x hardware oversampling}}
\DoxyCodeLine{5430 \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_32X         0x00000005  }\textcolor{comment}{// 32x hardware oversampling}}
\DoxyCodeLine{5431 \textcolor{preprocessor}{\#define ADC\_SAC\_AVG\_64X         0x00000006  }\textcolor{comment}{// 64x hardware oversampling}}
\DoxyCodeLine{5432 }
\DoxyCodeLine{5433 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5434 \textcolor{comment}{//}}
\DoxyCodeLine{5435 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCISC register.}}
\DoxyCodeLine{5436 \textcolor{comment}{//}}
\DoxyCodeLine{5437 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5438 \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT7        0x00000080  }\textcolor{comment}{// Digital Comparator 7 Interrupt}}
\DoxyCodeLine{5439                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{5440 \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT6        0x00000040  }\textcolor{comment}{// Digital Comparator 6 Interrupt}}
\DoxyCodeLine{5441                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{5442 \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT5        0x00000020  }\textcolor{comment}{// Digital Comparator 5 Interrupt}}
\DoxyCodeLine{5443                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{5444 \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT4        0x00000010  }\textcolor{comment}{// Digital Comparator 4 Interrupt}}
\DoxyCodeLine{5445                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{5446 \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT3        0x00000008  }\textcolor{comment}{// Digital Comparator 3 Interrupt}}
\DoxyCodeLine{5447                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{5448 \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT2        0x00000004  }\textcolor{comment}{// Digital Comparator 2 Interrupt}}
\DoxyCodeLine{5449                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{5450 \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT1        0x00000002  }\textcolor{comment}{// Digital Comparator 1 Interrupt}}
\DoxyCodeLine{5451                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{5452 \textcolor{preprocessor}{\#define ADC\_DCISC\_DCINT0        0x00000001  }\textcolor{comment}{// Digital Comparator 0 Interrupt}}
\DoxyCodeLine{5453                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{5454 }
\DoxyCodeLine{5455 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5456 \textcolor{comment}{//}}
\DoxyCodeLine{5457 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_CTL register.}}
\DoxyCodeLine{5458 \textcolor{comment}{//}}
\DoxyCodeLine{5459 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5460 \textcolor{preprocessor}{\#define ADC\_CTL\_VREF\_M          0x00000001  }\textcolor{comment}{// Voltage Reference Select}}
\DoxyCodeLine{5461 \textcolor{preprocessor}{\#define ADC\_CTL\_VREF\_INTERNAL   0x00000000  }\textcolor{comment}{// VDDA and GNDA are the voltage}}
\DoxyCodeLine{5462                                             \textcolor{comment}{// references}}
\DoxyCodeLine{5463 }
\DoxyCodeLine{5464 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5465 \textcolor{comment}{//}}
\DoxyCodeLine{5466 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSMUX0 register.}}
\DoxyCodeLine{5467 \textcolor{comment}{//}}
\DoxyCodeLine{5468 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5469 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX7\_M       0xF0000000  }\textcolor{comment}{// 8th Sample Input Select}}
\DoxyCodeLine{5470 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX6\_M       0x0F000000  }\textcolor{comment}{// 7th Sample Input Select}}
\DoxyCodeLine{5471 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX5\_M       0x00F00000  }\textcolor{comment}{// 6th Sample Input Select}}
\DoxyCodeLine{5472 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX4\_M       0x000F0000  }\textcolor{comment}{// 5th Sample Input Select}}
\DoxyCodeLine{5473 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX3\_M       0x0000F000  }\textcolor{comment}{// 4th Sample Input Select}}
\DoxyCodeLine{5474 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX2\_M       0x00000F00  }\textcolor{comment}{// 3rd Sample Input Select}}
\DoxyCodeLine{5475 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX1\_M       0x000000F0  }\textcolor{comment}{// 2nd Sample Input Select}}
\DoxyCodeLine{5476 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX0\_M       0x0000000F  }\textcolor{comment}{// 1st Sample Input Select}}
\DoxyCodeLine{5477 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX7\_S       28}}
\DoxyCodeLine{5478 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX6\_S       24}}
\DoxyCodeLine{5479 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX5\_S       20}}
\DoxyCodeLine{5480 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX4\_S       16}}
\DoxyCodeLine{5481 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX3\_S       12}}
\DoxyCodeLine{5482 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX2\_S       8}}
\DoxyCodeLine{5483 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX1\_S       4}}
\DoxyCodeLine{5484 \textcolor{preprocessor}{\#define ADC\_SSMUX0\_MUX0\_S       0}}
\DoxyCodeLine{5485 }
\DoxyCodeLine{5486 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5487 \textcolor{comment}{//}}
\DoxyCodeLine{5488 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSCTL0 register.}}
\DoxyCodeLine{5489 \textcolor{comment}{//}}
\DoxyCodeLine{5490 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5491 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS7          0x80000000  }\textcolor{comment}{// 8th Sample Temp Sensor Select}}
\DoxyCodeLine{5492 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE7          0x40000000  }\textcolor{comment}{// 8th Sample Interrupt Enable}}
\DoxyCodeLine{5493 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END7         0x20000000  }\textcolor{comment}{// 8th Sample is End of Sequence}}
\DoxyCodeLine{5494 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D7           0x10000000  }\textcolor{comment}{// 8th Sample Differential Input}}
\DoxyCodeLine{5495                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5496 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS6          0x08000000  }\textcolor{comment}{// 7th Sample Temp Sensor Select}}
\DoxyCodeLine{5497 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE6          0x04000000  }\textcolor{comment}{// 7th Sample Interrupt Enable}}
\DoxyCodeLine{5498 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END6         0x02000000  }\textcolor{comment}{// 7th Sample is End of Sequence}}
\DoxyCodeLine{5499 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D6           0x01000000  }\textcolor{comment}{// 7th Sample Differential Input}}
\DoxyCodeLine{5500                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5501 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS5          0x00800000  }\textcolor{comment}{// 6th Sample Temp Sensor Select}}
\DoxyCodeLine{5502 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE5          0x00400000  }\textcolor{comment}{// 6th Sample Interrupt Enable}}
\DoxyCodeLine{5503 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END5         0x00200000  }\textcolor{comment}{// 6th Sample is End of Sequence}}
\DoxyCodeLine{5504 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D5           0x00100000  }\textcolor{comment}{// 6th Sample Differential Input}}
\DoxyCodeLine{5505                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5506 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS4          0x00080000  }\textcolor{comment}{// 5th Sample Temp Sensor Select}}
\DoxyCodeLine{5507 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE4          0x00040000  }\textcolor{comment}{// 5th Sample Interrupt Enable}}
\DoxyCodeLine{5508 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END4         0x00020000  }\textcolor{comment}{// 5th Sample is End of Sequence}}
\DoxyCodeLine{5509 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D4           0x00010000  }\textcolor{comment}{// 5th Sample Differential Input}}
\DoxyCodeLine{5510                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5511 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS3          0x00008000  }\textcolor{comment}{// 4th Sample Temp Sensor Select}}
\DoxyCodeLine{5512 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE3          0x00004000  }\textcolor{comment}{// 4th Sample Interrupt Enable}}
\DoxyCodeLine{5513 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END3         0x00002000  }\textcolor{comment}{// 4th Sample is End of Sequence}}
\DoxyCodeLine{5514 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D3           0x00001000  }\textcolor{comment}{// 4th Sample Differential Input}}
\DoxyCodeLine{5515                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5516 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS2          0x00000800  }\textcolor{comment}{// 3rd Sample Temp Sensor Select}}
\DoxyCodeLine{5517 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE2          0x00000400  }\textcolor{comment}{// 3rd Sample Interrupt Enable}}
\DoxyCodeLine{5518 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END2         0x00000200  }\textcolor{comment}{// 3rd Sample is End of Sequence}}
\DoxyCodeLine{5519 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D2           0x00000100  }\textcolor{comment}{// 3rd Sample Differential Input}}
\DoxyCodeLine{5520                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5521 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS1          0x00000080  }\textcolor{comment}{// 2nd Sample Temp Sensor Select}}
\DoxyCodeLine{5522 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE1          0x00000040  }\textcolor{comment}{// 2nd Sample Interrupt Enable}}
\DoxyCodeLine{5523 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END1         0x00000020  }\textcolor{comment}{// 2nd Sample is End of Sequence}}
\DoxyCodeLine{5524 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D1           0x00000010  }\textcolor{comment}{// 2nd Sample Differential Input}}
\DoxyCodeLine{5525                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5526 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_TS0          0x00000008  }\textcolor{comment}{// 1st Sample Temp Sensor Select}}
\DoxyCodeLine{5527 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_IE0          0x00000004  }\textcolor{comment}{// 1st Sample Interrupt Enable}}
\DoxyCodeLine{5528 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_END0         0x00000002  }\textcolor{comment}{// 1st Sample is End of Sequence}}
\DoxyCodeLine{5529 \textcolor{preprocessor}{\#define ADC\_SSCTL0\_D0           0x00000001  }\textcolor{comment}{// 1st Sample Differential Input}}
\DoxyCodeLine{5530                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5531 }
\DoxyCodeLine{5532 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5533 \textcolor{comment}{//}}
\DoxyCodeLine{5534 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFIFO0 register.}}
\DoxyCodeLine{5535 \textcolor{comment}{//}}
\DoxyCodeLine{5536 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5537 \textcolor{preprocessor}{\#define ADC\_SSFIFO0\_DATA\_M      0x00000FFF  }\textcolor{comment}{// Conversion Result Data}}
\DoxyCodeLine{5538 \textcolor{preprocessor}{\#define ADC\_SSFIFO0\_DATA\_S      0}}
\DoxyCodeLine{5539 }
\DoxyCodeLine{5540 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5541 \textcolor{comment}{//}}
\DoxyCodeLine{5542 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFSTAT0 register.}}
\DoxyCodeLine{5543 \textcolor{comment}{//}}
\DoxyCodeLine{5544 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5545 \textcolor{preprocessor}{\#define ADC\_SSFSTAT0\_FULL       0x00001000  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{5546 \textcolor{preprocessor}{\#define ADC\_SSFSTAT0\_EMPTY      0x00000100  }\textcolor{comment}{// FIFO Empty}}
\DoxyCodeLine{5547 \textcolor{preprocessor}{\#define ADC\_SSFSTAT0\_HPTR\_M     0x000000F0  }\textcolor{comment}{// FIFO Head Pointer}}
\DoxyCodeLine{5548 \textcolor{preprocessor}{\#define ADC\_SSFSTAT0\_TPTR\_M     0x0000000F  }\textcolor{comment}{// FIFO Tail Pointer}}
\DoxyCodeLine{5549 \textcolor{preprocessor}{\#define ADC\_SSFSTAT0\_HPTR\_S     4}}
\DoxyCodeLine{5550 \textcolor{preprocessor}{\#define ADC\_SSFSTAT0\_TPTR\_S     0}}
\DoxyCodeLine{5551 }
\DoxyCodeLine{5552 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5553 \textcolor{comment}{//}}
\DoxyCodeLine{5554 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSOP0 register.}}
\DoxyCodeLine{5555 \textcolor{comment}{//}}
\DoxyCodeLine{5556 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5557 \textcolor{preprocessor}{\#define ADC\_SSOP0\_S7DCOP        0x10000000  }\textcolor{comment}{// Sample 7 Digital Comparator}}
\DoxyCodeLine{5558                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5559 \textcolor{preprocessor}{\#define ADC\_SSOP0\_S6DCOP        0x01000000  }\textcolor{comment}{// Sample 6 Digital Comparator}}
\DoxyCodeLine{5560                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5561 \textcolor{preprocessor}{\#define ADC\_SSOP0\_S5DCOP        0x00100000  }\textcolor{comment}{// Sample 5 Digital Comparator}}
\DoxyCodeLine{5562                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5563 \textcolor{preprocessor}{\#define ADC\_SSOP0\_S4DCOP        0x00010000  }\textcolor{comment}{// Sample 4 Digital Comparator}}
\DoxyCodeLine{5564                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5565 \textcolor{preprocessor}{\#define ADC\_SSOP0\_S3DCOP        0x00001000  }\textcolor{comment}{// Sample 3 Digital Comparator}}
\DoxyCodeLine{5566                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5567 \textcolor{preprocessor}{\#define ADC\_SSOP0\_S2DCOP        0x00000100  }\textcolor{comment}{// Sample 2 Digital Comparator}}
\DoxyCodeLine{5568                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5569 \textcolor{preprocessor}{\#define ADC\_SSOP0\_S1DCOP        0x00000010  }\textcolor{comment}{// Sample 1 Digital Comparator}}
\DoxyCodeLine{5570                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5571 \textcolor{preprocessor}{\#define ADC\_SSOP0\_S0DCOP        0x00000001  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{5572                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5573 }
\DoxyCodeLine{5574 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5575 \textcolor{comment}{//}}
\DoxyCodeLine{5576 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSDC0 register.}}
\DoxyCodeLine{5577 \textcolor{comment}{//}}
\DoxyCodeLine{5578 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5579 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S7DCSEL\_M     0xF0000000  }\textcolor{comment}{// Sample 7 Digital Comparator}}
\DoxyCodeLine{5580                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5581 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S6DCSEL\_M     0x0F000000  }\textcolor{comment}{// Sample 6 Digital Comparator}}
\DoxyCodeLine{5582                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5583 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S5DCSEL\_M     0x00F00000  }\textcolor{comment}{// Sample 5 Digital Comparator}}
\DoxyCodeLine{5584                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5585 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S4DCSEL\_M     0x000F0000  }\textcolor{comment}{// Sample 4 Digital Comparator}}
\DoxyCodeLine{5586                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5587 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S3DCSEL\_M     0x0000F000  }\textcolor{comment}{// Sample 3 Digital Comparator}}
\DoxyCodeLine{5588                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5589 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S2DCSEL\_M     0x00000F00  }\textcolor{comment}{// Sample 2 Digital Comparator}}
\DoxyCodeLine{5590                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5591 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S1DCSEL\_M     0x000000F0  }\textcolor{comment}{// Sample 1 Digital Comparator}}
\DoxyCodeLine{5592                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5593 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S0DCSEL\_M     0x0000000F  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{5594                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5595 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S6DCSEL\_S     24}}
\DoxyCodeLine{5596 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S5DCSEL\_S     20}}
\DoxyCodeLine{5597 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S4DCSEL\_S     16}}
\DoxyCodeLine{5598 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S3DCSEL\_S     12}}
\DoxyCodeLine{5599 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S2DCSEL\_S     8}}
\DoxyCodeLine{5600 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S1DCSEL\_S     4}}
\DoxyCodeLine{5601 \textcolor{preprocessor}{\#define ADC\_SSDC0\_S0DCSEL\_S     0}}
\DoxyCodeLine{5602 }
\DoxyCodeLine{5603 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5604 \textcolor{comment}{//}}
\DoxyCodeLine{5605 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSMUX1 register.}}
\DoxyCodeLine{5606 \textcolor{comment}{//}}
\DoxyCodeLine{5607 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5608 \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX3\_M       0x0000F000  }\textcolor{comment}{// 4th Sample Input Select}}
\DoxyCodeLine{5609 \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX2\_M       0x00000F00  }\textcolor{comment}{// 3rd Sample Input Select}}
\DoxyCodeLine{5610 \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX1\_M       0x000000F0  }\textcolor{comment}{// 2nd Sample Input Select}}
\DoxyCodeLine{5611 \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX0\_M       0x0000000F  }\textcolor{comment}{// 1st Sample Input Select}}
\DoxyCodeLine{5612 \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX3\_S       12}}
\DoxyCodeLine{5613 \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX2\_S       8}}
\DoxyCodeLine{5614 \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX1\_S       4}}
\DoxyCodeLine{5615 \textcolor{preprocessor}{\#define ADC\_SSMUX1\_MUX0\_S       0}}
\DoxyCodeLine{5616 }
\DoxyCodeLine{5617 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5618 \textcolor{comment}{//}}
\DoxyCodeLine{5619 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSCTL1 register.}}
\DoxyCodeLine{5620 \textcolor{comment}{//}}
\DoxyCodeLine{5621 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5622 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_TS3          0x00008000  }\textcolor{comment}{// 4th Sample Temp Sensor Select}}
\DoxyCodeLine{5623 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_IE3          0x00004000  }\textcolor{comment}{// 4th Sample Interrupt Enable}}
\DoxyCodeLine{5624 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_END3         0x00002000  }\textcolor{comment}{// 4th Sample is End of Sequence}}
\DoxyCodeLine{5625 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_D3           0x00001000  }\textcolor{comment}{// 4th Sample Differential Input}}
\DoxyCodeLine{5626                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5627 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_TS2          0x00000800  }\textcolor{comment}{// 3rd Sample Temp Sensor Select}}
\DoxyCodeLine{5628 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_IE2          0x00000400  }\textcolor{comment}{// 3rd Sample Interrupt Enable}}
\DoxyCodeLine{5629 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_END2         0x00000200  }\textcolor{comment}{// 3rd Sample is End of Sequence}}
\DoxyCodeLine{5630 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_D2           0x00000100  }\textcolor{comment}{// 3rd Sample Differential Input}}
\DoxyCodeLine{5631                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5632 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_TS1          0x00000080  }\textcolor{comment}{// 2nd Sample Temp Sensor Select}}
\DoxyCodeLine{5633 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_IE1          0x00000040  }\textcolor{comment}{// 2nd Sample Interrupt Enable}}
\DoxyCodeLine{5634 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_END1         0x00000020  }\textcolor{comment}{// 2nd Sample is End of Sequence}}
\DoxyCodeLine{5635 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_D1           0x00000010  }\textcolor{comment}{// 2nd Sample Differential Input}}
\DoxyCodeLine{5636                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5637 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_TS0          0x00000008  }\textcolor{comment}{// 1st Sample Temp Sensor Select}}
\DoxyCodeLine{5638 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_IE0          0x00000004  }\textcolor{comment}{// 1st Sample Interrupt Enable}}
\DoxyCodeLine{5639 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_END0         0x00000002  }\textcolor{comment}{// 1st Sample is End of Sequence}}
\DoxyCodeLine{5640 \textcolor{preprocessor}{\#define ADC\_SSCTL1\_D0           0x00000001  }\textcolor{comment}{// 1st Sample Differential Input}}
\DoxyCodeLine{5641                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5642 }
\DoxyCodeLine{5643 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5644 \textcolor{comment}{//}}
\DoxyCodeLine{5645 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFIFO1 register.}}
\DoxyCodeLine{5646 \textcolor{comment}{//}}
\DoxyCodeLine{5647 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5648 \textcolor{preprocessor}{\#define ADC\_SSFIFO1\_DATA\_M      0x00000FFF  }\textcolor{comment}{// Conversion Result Data}}
\DoxyCodeLine{5649 \textcolor{preprocessor}{\#define ADC\_SSFIFO1\_DATA\_S      0}}
\DoxyCodeLine{5650 }
\DoxyCodeLine{5651 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5652 \textcolor{comment}{//}}
\DoxyCodeLine{5653 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFSTAT1 register.}}
\DoxyCodeLine{5654 \textcolor{comment}{//}}
\DoxyCodeLine{5655 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5656 \textcolor{preprocessor}{\#define ADC\_SSFSTAT1\_FULL       0x00001000  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{5657 \textcolor{preprocessor}{\#define ADC\_SSFSTAT1\_EMPTY      0x00000100  }\textcolor{comment}{// FIFO Empty}}
\DoxyCodeLine{5658 \textcolor{preprocessor}{\#define ADC\_SSFSTAT1\_HPTR\_M     0x000000F0  }\textcolor{comment}{// FIFO Head Pointer}}
\DoxyCodeLine{5659 \textcolor{preprocessor}{\#define ADC\_SSFSTAT1\_TPTR\_M     0x0000000F  }\textcolor{comment}{// FIFO Tail Pointer}}
\DoxyCodeLine{5660 \textcolor{preprocessor}{\#define ADC\_SSFSTAT1\_HPTR\_S     4}}
\DoxyCodeLine{5661 \textcolor{preprocessor}{\#define ADC\_SSFSTAT1\_TPTR\_S     0}}
\DoxyCodeLine{5662 }
\DoxyCodeLine{5663 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5664 \textcolor{comment}{//}}
\DoxyCodeLine{5665 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSOP1 register.}}
\DoxyCodeLine{5666 \textcolor{comment}{//}}
\DoxyCodeLine{5667 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5668 \textcolor{preprocessor}{\#define ADC\_SSOP1\_S3DCOP        0x00001000  }\textcolor{comment}{// Sample 3 Digital Comparator}}
\DoxyCodeLine{5669                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5670 \textcolor{preprocessor}{\#define ADC\_SSOP1\_S2DCOP        0x00000100  }\textcolor{comment}{// Sample 2 Digital Comparator}}
\DoxyCodeLine{5671                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5672 \textcolor{preprocessor}{\#define ADC\_SSOP1\_S1DCOP        0x00000010  }\textcolor{comment}{// Sample 1 Digital Comparator}}
\DoxyCodeLine{5673                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5674 \textcolor{preprocessor}{\#define ADC\_SSOP1\_S0DCOP        0x00000001  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{5675                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5676 }
\DoxyCodeLine{5677 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5678 \textcolor{comment}{//}}
\DoxyCodeLine{5679 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSDC1 register.}}
\DoxyCodeLine{5680 \textcolor{comment}{//}}
\DoxyCodeLine{5681 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5682 \textcolor{preprocessor}{\#define ADC\_SSDC1\_S3DCSEL\_M     0x0000F000  }\textcolor{comment}{// Sample 3 Digital Comparator}}
\DoxyCodeLine{5683                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5684 \textcolor{preprocessor}{\#define ADC\_SSDC1\_S2DCSEL\_M     0x00000F00  }\textcolor{comment}{// Sample 2 Digital Comparator}}
\DoxyCodeLine{5685                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5686 \textcolor{preprocessor}{\#define ADC\_SSDC1\_S1DCSEL\_M     0x000000F0  }\textcolor{comment}{// Sample 1 Digital Comparator}}
\DoxyCodeLine{5687                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5688 \textcolor{preprocessor}{\#define ADC\_SSDC1\_S0DCSEL\_M     0x0000000F  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{5689                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5690 \textcolor{preprocessor}{\#define ADC\_SSDC1\_S2DCSEL\_S     8}}
\DoxyCodeLine{5691 \textcolor{preprocessor}{\#define ADC\_SSDC1\_S1DCSEL\_S     4}}
\DoxyCodeLine{5692 \textcolor{preprocessor}{\#define ADC\_SSDC1\_S0DCSEL\_S     0}}
\DoxyCodeLine{5693 }
\DoxyCodeLine{5694 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5695 \textcolor{comment}{//}}
\DoxyCodeLine{5696 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSMUX2 register.}}
\DoxyCodeLine{5697 \textcolor{comment}{//}}
\DoxyCodeLine{5698 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5699 \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX3\_M       0x0000F000  }\textcolor{comment}{// 4th Sample Input Select}}
\DoxyCodeLine{5700 \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX2\_M       0x00000F00  }\textcolor{comment}{// 3rd Sample Input Select}}
\DoxyCodeLine{5701 \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX1\_M       0x000000F0  }\textcolor{comment}{// 2nd Sample Input Select}}
\DoxyCodeLine{5702 \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX0\_M       0x0000000F  }\textcolor{comment}{// 1st Sample Input Select}}
\DoxyCodeLine{5703 \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX3\_S       12}}
\DoxyCodeLine{5704 \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX2\_S       8}}
\DoxyCodeLine{5705 \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX1\_S       4}}
\DoxyCodeLine{5706 \textcolor{preprocessor}{\#define ADC\_SSMUX2\_MUX0\_S       0}}
\DoxyCodeLine{5707 }
\DoxyCodeLine{5708 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5709 \textcolor{comment}{//}}
\DoxyCodeLine{5710 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSCTL2 register.}}
\DoxyCodeLine{5711 \textcolor{comment}{//}}
\DoxyCodeLine{5712 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5713 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_TS3          0x00008000  }\textcolor{comment}{// 4th Sample Temp Sensor Select}}
\DoxyCodeLine{5714 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_IE3          0x00004000  }\textcolor{comment}{// 4th Sample Interrupt Enable}}
\DoxyCodeLine{5715 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_END3         0x00002000  }\textcolor{comment}{// 4th Sample is End of Sequence}}
\DoxyCodeLine{5716 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_D3           0x00001000  }\textcolor{comment}{// 4th Sample Differential Input}}
\DoxyCodeLine{5717                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5718 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_TS2          0x00000800  }\textcolor{comment}{// 3rd Sample Temp Sensor Select}}
\DoxyCodeLine{5719 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_IE2          0x00000400  }\textcolor{comment}{// 3rd Sample Interrupt Enable}}
\DoxyCodeLine{5720 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_END2         0x00000200  }\textcolor{comment}{// 3rd Sample is End of Sequence}}
\DoxyCodeLine{5721 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_D2           0x00000100  }\textcolor{comment}{// 3rd Sample Differential Input}}
\DoxyCodeLine{5722                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5723 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_TS1          0x00000080  }\textcolor{comment}{// 2nd Sample Temp Sensor Select}}
\DoxyCodeLine{5724 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_IE1          0x00000040  }\textcolor{comment}{// 2nd Sample Interrupt Enable}}
\DoxyCodeLine{5725 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_END1         0x00000020  }\textcolor{comment}{// 2nd Sample is End of Sequence}}
\DoxyCodeLine{5726 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_D1           0x00000010  }\textcolor{comment}{// 2nd Sample Differential Input}}
\DoxyCodeLine{5727                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5728 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_TS0          0x00000008  }\textcolor{comment}{// 1st Sample Temp Sensor Select}}
\DoxyCodeLine{5729 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_IE0          0x00000004  }\textcolor{comment}{// 1st Sample Interrupt Enable}}
\DoxyCodeLine{5730 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_END0         0x00000002  }\textcolor{comment}{// 1st Sample is End of Sequence}}
\DoxyCodeLine{5731 \textcolor{preprocessor}{\#define ADC\_SSCTL2\_D0           0x00000001  }\textcolor{comment}{// 1st Sample Differential Input}}
\DoxyCodeLine{5732                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5733 }
\DoxyCodeLine{5734 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5735 \textcolor{comment}{//}}
\DoxyCodeLine{5736 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFIFO2 register.}}
\DoxyCodeLine{5737 \textcolor{comment}{//}}
\DoxyCodeLine{5738 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5739 \textcolor{preprocessor}{\#define ADC\_SSFIFO2\_DATA\_M      0x00000FFF  }\textcolor{comment}{// Conversion Result Data}}
\DoxyCodeLine{5740 \textcolor{preprocessor}{\#define ADC\_SSFIFO2\_DATA\_S      0}}
\DoxyCodeLine{5741 }
\DoxyCodeLine{5742 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5743 \textcolor{comment}{//}}
\DoxyCodeLine{5744 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFSTAT2 register.}}
\DoxyCodeLine{5745 \textcolor{comment}{//}}
\DoxyCodeLine{5746 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5747 \textcolor{preprocessor}{\#define ADC\_SSFSTAT2\_FULL       0x00001000  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{5748 \textcolor{preprocessor}{\#define ADC\_SSFSTAT2\_EMPTY      0x00000100  }\textcolor{comment}{// FIFO Empty}}
\DoxyCodeLine{5749 \textcolor{preprocessor}{\#define ADC\_SSFSTAT2\_HPTR\_M     0x000000F0  }\textcolor{comment}{// FIFO Head Pointer}}
\DoxyCodeLine{5750 \textcolor{preprocessor}{\#define ADC\_SSFSTAT2\_TPTR\_M     0x0000000F  }\textcolor{comment}{// FIFO Tail Pointer}}
\DoxyCodeLine{5751 \textcolor{preprocessor}{\#define ADC\_SSFSTAT2\_HPTR\_S     4}}
\DoxyCodeLine{5752 \textcolor{preprocessor}{\#define ADC\_SSFSTAT2\_TPTR\_S     0}}
\DoxyCodeLine{5753 }
\DoxyCodeLine{5754 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5755 \textcolor{comment}{//}}
\DoxyCodeLine{5756 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSOP2 register.}}
\DoxyCodeLine{5757 \textcolor{comment}{//}}
\DoxyCodeLine{5758 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5759 \textcolor{preprocessor}{\#define ADC\_SSOP2\_S3DCOP        0x00001000  }\textcolor{comment}{// Sample 3 Digital Comparator}}
\DoxyCodeLine{5760                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5761 \textcolor{preprocessor}{\#define ADC\_SSOP2\_S2DCOP        0x00000100  }\textcolor{comment}{// Sample 2 Digital Comparator}}
\DoxyCodeLine{5762                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5763 \textcolor{preprocessor}{\#define ADC\_SSOP2\_S1DCOP        0x00000010  }\textcolor{comment}{// Sample 1 Digital Comparator}}
\DoxyCodeLine{5764                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5765 \textcolor{preprocessor}{\#define ADC\_SSOP2\_S0DCOP        0x00000001  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{5766                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5767 }
\DoxyCodeLine{5768 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5769 \textcolor{comment}{//}}
\DoxyCodeLine{5770 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSDC2 register.}}
\DoxyCodeLine{5771 \textcolor{comment}{//}}
\DoxyCodeLine{5772 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5773 \textcolor{preprocessor}{\#define ADC\_SSDC2\_S3DCSEL\_M     0x0000F000  }\textcolor{comment}{// Sample 3 Digital Comparator}}
\DoxyCodeLine{5774                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5775 \textcolor{preprocessor}{\#define ADC\_SSDC2\_S2DCSEL\_M     0x00000F00  }\textcolor{comment}{// Sample 2 Digital Comparator}}
\DoxyCodeLine{5776                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5777 \textcolor{preprocessor}{\#define ADC\_SSDC2\_S1DCSEL\_M     0x000000F0  }\textcolor{comment}{// Sample 1 Digital Comparator}}
\DoxyCodeLine{5778                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5779 \textcolor{preprocessor}{\#define ADC\_SSDC2\_S0DCSEL\_M     0x0000000F  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{5780                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5781 \textcolor{preprocessor}{\#define ADC\_SSDC2\_S2DCSEL\_S     8}}
\DoxyCodeLine{5782 \textcolor{preprocessor}{\#define ADC\_SSDC2\_S1DCSEL\_S     4}}
\DoxyCodeLine{5783 \textcolor{preprocessor}{\#define ADC\_SSDC2\_S0DCSEL\_S     0}}
\DoxyCodeLine{5784 }
\DoxyCodeLine{5785 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5786 \textcolor{comment}{//}}
\DoxyCodeLine{5787 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSMUX3 register.}}
\DoxyCodeLine{5788 \textcolor{comment}{//}}
\DoxyCodeLine{5789 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5790 \textcolor{preprocessor}{\#define ADC\_SSMUX3\_MUX0\_M       0x0000000F  }\textcolor{comment}{// 1st Sample Input Select}}
\DoxyCodeLine{5791 \textcolor{preprocessor}{\#define ADC\_SSMUX3\_MUX0\_S       0}}
\DoxyCodeLine{5792 }
\DoxyCodeLine{5793 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5794 \textcolor{comment}{//}}
\DoxyCodeLine{5795 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSCTL3 register.}}
\DoxyCodeLine{5796 \textcolor{comment}{//}}
\DoxyCodeLine{5797 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5798 \textcolor{preprocessor}{\#define ADC\_SSCTL3\_TS0          0x00000008  }\textcolor{comment}{// 1st Sample Temp Sensor Select}}
\DoxyCodeLine{5799 \textcolor{preprocessor}{\#define ADC\_SSCTL3\_IE0          0x00000004  }\textcolor{comment}{// Sample Interrupt Enable}}
\DoxyCodeLine{5800 \textcolor{preprocessor}{\#define ADC\_SSCTL3\_END0         0x00000002  }\textcolor{comment}{// End of Sequence}}
\DoxyCodeLine{5801 \textcolor{preprocessor}{\#define ADC\_SSCTL3\_D0           0x00000001  }\textcolor{comment}{// Sample Differential Input Select}}
\DoxyCodeLine{5802 }
\DoxyCodeLine{5803 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5804 \textcolor{comment}{//}}
\DoxyCodeLine{5805 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFIFO3 register.}}
\DoxyCodeLine{5806 \textcolor{comment}{//}}
\DoxyCodeLine{5807 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5808 \textcolor{preprocessor}{\#define ADC\_SSFIFO3\_DATA\_M      0x00000FFF  }\textcolor{comment}{// Conversion Result Data}}
\DoxyCodeLine{5809 \textcolor{preprocessor}{\#define ADC\_SSFIFO3\_DATA\_S      0}}
\DoxyCodeLine{5810 }
\DoxyCodeLine{5811 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5812 \textcolor{comment}{//}}
\DoxyCodeLine{5813 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSFSTAT3 register.}}
\DoxyCodeLine{5814 \textcolor{comment}{//}}
\DoxyCodeLine{5815 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5816 \textcolor{preprocessor}{\#define ADC\_SSFSTAT3\_FULL       0x00001000  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{5817 \textcolor{preprocessor}{\#define ADC\_SSFSTAT3\_EMPTY      0x00000100  }\textcolor{comment}{// FIFO Empty}}
\DoxyCodeLine{5818 \textcolor{preprocessor}{\#define ADC\_SSFSTAT3\_HPTR\_M     0x000000F0  }\textcolor{comment}{// FIFO Head Pointer}}
\DoxyCodeLine{5819 \textcolor{preprocessor}{\#define ADC\_SSFSTAT3\_TPTR\_M     0x0000000F  }\textcolor{comment}{// FIFO Tail Pointer}}
\DoxyCodeLine{5820 \textcolor{preprocessor}{\#define ADC\_SSFSTAT3\_HPTR\_S     4}}
\DoxyCodeLine{5821 \textcolor{preprocessor}{\#define ADC\_SSFSTAT3\_TPTR\_S     0}}
\DoxyCodeLine{5822 }
\DoxyCodeLine{5823 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5824 \textcolor{comment}{//}}
\DoxyCodeLine{5825 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSOP3 register.}}
\DoxyCodeLine{5826 \textcolor{comment}{//}}
\DoxyCodeLine{5827 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5828 \textcolor{preprocessor}{\#define ADC\_SSOP3\_S0DCOP        0x00000001  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{5829                                             \textcolor{comment}{// Operation}}
\DoxyCodeLine{5830 }
\DoxyCodeLine{5831 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5832 \textcolor{comment}{//}}
\DoxyCodeLine{5833 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_SSDC3 register.}}
\DoxyCodeLine{5834 \textcolor{comment}{//}}
\DoxyCodeLine{5835 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5836 \textcolor{preprocessor}{\#define ADC\_SSDC3\_S0DCSEL\_M     0x0000000F  }\textcolor{comment}{// Sample 0 Digital Comparator}}
\DoxyCodeLine{5837                                             \textcolor{comment}{// Select}}
\DoxyCodeLine{5838 }
\DoxyCodeLine{5839 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5840 \textcolor{comment}{//}}
\DoxyCodeLine{5841 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCRIC register.}}
\DoxyCodeLine{5842 \textcolor{comment}{//}}
\DoxyCodeLine{5843 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5844 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG7       0x00800000  }\textcolor{comment}{// Digital Comparator Trigger 7}}
\DoxyCodeLine{5845 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG6       0x00400000  }\textcolor{comment}{// Digital Comparator Trigger 6}}
\DoxyCodeLine{5846 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG5       0x00200000  }\textcolor{comment}{// Digital Comparator Trigger 5}}
\DoxyCodeLine{5847 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG4       0x00100000  }\textcolor{comment}{// Digital Comparator Trigger 4}}
\DoxyCodeLine{5848 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG3       0x00080000  }\textcolor{comment}{// Digital Comparator Trigger 3}}
\DoxyCodeLine{5849 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG2       0x00040000  }\textcolor{comment}{// Digital Comparator Trigger 2}}
\DoxyCodeLine{5850 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG1       0x00020000  }\textcolor{comment}{// Digital Comparator Trigger 1}}
\DoxyCodeLine{5851 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCTRIG0       0x00010000  }\textcolor{comment}{// Digital Comparator Trigger 0}}
\DoxyCodeLine{5852 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT7        0x00000080  }\textcolor{comment}{// Digital Comparator Interrupt 7}}
\DoxyCodeLine{5853 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT6        0x00000040  }\textcolor{comment}{// Digital Comparator Interrupt 6}}
\DoxyCodeLine{5854 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT5        0x00000020  }\textcolor{comment}{// Digital Comparator Interrupt 5}}
\DoxyCodeLine{5855 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT4        0x00000010  }\textcolor{comment}{// Digital Comparator Interrupt 4}}
\DoxyCodeLine{5856 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT3        0x00000008  }\textcolor{comment}{// Digital Comparator Interrupt 3}}
\DoxyCodeLine{5857 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT2        0x00000004  }\textcolor{comment}{// Digital Comparator Interrupt 2}}
\DoxyCodeLine{5858 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT1        0x00000002  }\textcolor{comment}{// Digital Comparator Interrupt 1}}
\DoxyCodeLine{5859 \textcolor{preprocessor}{\#define ADC\_DCRIC\_DCINT0        0x00000001  }\textcolor{comment}{// Digital Comparator Interrupt 0}}
\DoxyCodeLine{5860 }
\DoxyCodeLine{5861 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5862 \textcolor{comment}{//}}
\DoxyCodeLine{5863 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL0 register.}}
\DoxyCodeLine{5864 \textcolor{comment}{//}}
\DoxyCodeLine{5865 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5866 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{5867 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{5868 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{5869 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{5870 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{5871 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{5872 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{5873 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{5874 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{5875 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{5876 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{5877 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{5878 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{5879 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{5880 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{5881 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{5882 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{5883 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{5884 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{5885 \textcolor{preprocessor}{\#define ADC\_DCCTL0\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{5886 }
\DoxyCodeLine{5887 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5888 \textcolor{comment}{//}}
\DoxyCodeLine{5889 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL1 register.}}
\DoxyCodeLine{5890 \textcolor{comment}{//}}
\DoxyCodeLine{5891 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5892 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{5893 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{5894 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{5895 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{5896 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{5897 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{5898 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{5899 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{5900 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{5901 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{5902 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{5903 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{5904 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{5905 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{5906 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{5907 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{5908 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{5909 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{5910 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{5911 \textcolor{preprocessor}{\#define ADC\_DCCTL1\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{5912 }
\DoxyCodeLine{5913 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5914 \textcolor{comment}{//}}
\DoxyCodeLine{5915 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL2 register.}}
\DoxyCodeLine{5916 \textcolor{comment}{//}}
\DoxyCodeLine{5917 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5918 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{5919 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{5920 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{5921 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{5922 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{5923 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{5924 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{5925 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{5926 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{5927 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{5928 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{5929 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{5930 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{5931 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{5932 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{5933 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{5934 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{5935 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{5936 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{5937 \textcolor{preprocessor}{\#define ADC\_DCCTL2\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{5938 }
\DoxyCodeLine{5939 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5940 \textcolor{comment}{//}}
\DoxyCodeLine{5941 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL3 register.}}
\DoxyCodeLine{5942 \textcolor{comment}{//}}
\DoxyCodeLine{5943 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5944 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{5945 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{5946 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{5947 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{5948 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{5949 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{5950 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{5951 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{5952 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{5953 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{5954 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{5955 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{5956 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{5957 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{5958 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{5959 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{5960 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{5961 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{5962 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{5963 \textcolor{preprocessor}{\#define ADC\_DCCTL3\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{5964 }
\DoxyCodeLine{5965 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5966 \textcolor{comment}{//}}
\DoxyCodeLine{5967 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL4 register.}}
\DoxyCodeLine{5968 \textcolor{comment}{//}}
\DoxyCodeLine{5969 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5970 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{5971 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{5972 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{5973 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{5974 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{5975 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{5976 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{5977 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{5978 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{5979 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{5980 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{5981 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{5982 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{5983 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{5984 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{5985 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{5986 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{5987 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{5988 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{5989 \textcolor{preprocessor}{\#define ADC\_DCCTL4\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{5990 }
\DoxyCodeLine{5991 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5992 \textcolor{comment}{//}}
\DoxyCodeLine{5993 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL5 register.}}
\DoxyCodeLine{5994 \textcolor{comment}{//}}
\DoxyCodeLine{5995 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{5996 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{5997 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{5998 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{5999 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{6000 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{6001 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{6002 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{6003 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{6004 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{6005 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{6006 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{6007 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{6008 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{6009 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{6010 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{6011 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{6012 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{6013 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{6014 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{6015 \textcolor{preprocessor}{\#define ADC\_DCCTL5\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{6016 }
\DoxyCodeLine{6017 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6018 \textcolor{comment}{//}}
\DoxyCodeLine{6019 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL6 register.}}
\DoxyCodeLine{6020 \textcolor{comment}{//}}
\DoxyCodeLine{6021 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6022 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{6023 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{6024 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{6025 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{6026 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{6027 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{6028 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{6029 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{6030 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{6031 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{6032 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{6033 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{6034 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{6035 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{6036 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{6037 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{6038 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{6039 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{6040 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{6041 \textcolor{preprocessor}{\#define ADC\_DCCTL6\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{6042 }
\DoxyCodeLine{6043 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6044 \textcolor{comment}{//}}
\DoxyCodeLine{6045 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCTL7 register.}}
\DoxyCodeLine{6046 \textcolor{comment}{//}}
\DoxyCodeLine{6047 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6048 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTE          0x00001000  }\textcolor{comment}{// Comparison Trigger Enable}}
\DoxyCodeLine{6049 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTC\_M        0x00000C00  }\textcolor{comment}{// Comparison Trigger Condition}}
\DoxyCodeLine{6050 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{6051 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTC\_MID      0x00000400  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{6052 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTC\_HIGH     0x00000C00  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{6053 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTM\_M        0x00000300  }\textcolor{comment}{// Comparison Trigger Mode}}
\DoxyCodeLine{6054 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{6055 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTM\_ONCE     0x00000100  }\textcolor{comment}{// Once}}
\DoxyCodeLine{6056 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTM\_HALWAYS  0x00000200  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{6057 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CTM\_HONCE    0x00000300  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{6058 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIE          0x00000010  }\textcolor{comment}{// Comparison Interrupt Enable}}
\DoxyCodeLine{6059 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIC\_M        0x0000000C  }\textcolor{comment}{// Comparison Interrupt Condition}}
\DoxyCodeLine{6060 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIC\_LOW      0x00000000  }\textcolor{comment}{// Low Band}}
\DoxyCodeLine{6061 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIC\_MID      0x00000004  }\textcolor{comment}{// Mid Band}}
\DoxyCodeLine{6062 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIC\_HIGH     0x0000000C  }\textcolor{comment}{// High Band}}
\DoxyCodeLine{6063 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIM\_M        0x00000003  }\textcolor{comment}{// Comparison Interrupt Mode}}
\DoxyCodeLine{6064 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIM\_ALWAYS   0x00000000  }\textcolor{comment}{// Always}}
\DoxyCodeLine{6065 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIM\_ONCE     0x00000001  }\textcolor{comment}{// Once}}
\DoxyCodeLine{6066 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIM\_HALWAYS  0x00000002  }\textcolor{comment}{// Hysteresis Always}}
\DoxyCodeLine{6067 \textcolor{preprocessor}{\#define ADC\_DCCTL7\_CIM\_HONCE    0x00000003  }\textcolor{comment}{// Hysteresis Once}}
\DoxyCodeLine{6068 }
\DoxyCodeLine{6069 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6070 \textcolor{comment}{//}}
\DoxyCodeLine{6071 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP0 register.}}
\DoxyCodeLine{6072 \textcolor{comment}{//}}
\DoxyCodeLine{6073 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6074 \textcolor{preprocessor}{\#define ADC\_DCCMP0\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{6075 \textcolor{preprocessor}{\#define ADC\_DCCMP0\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{6076 \textcolor{preprocessor}{\#define ADC\_DCCMP0\_COMP1\_S      16}}
\DoxyCodeLine{6077 \textcolor{preprocessor}{\#define ADC\_DCCMP0\_COMP0\_S      0}}
\DoxyCodeLine{6078 }
\DoxyCodeLine{6079 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6080 \textcolor{comment}{//}}
\DoxyCodeLine{6081 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP1 register.}}
\DoxyCodeLine{6082 \textcolor{comment}{//}}
\DoxyCodeLine{6083 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6084 \textcolor{preprocessor}{\#define ADC\_DCCMP1\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{6085 \textcolor{preprocessor}{\#define ADC\_DCCMP1\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{6086 \textcolor{preprocessor}{\#define ADC\_DCCMP1\_COMP1\_S      16}}
\DoxyCodeLine{6087 \textcolor{preprocessor}{\#define ADC\_DCCMP1\_COMP0\_S      0}}
\DoxyCodeLine{6088 }
\DoxyCodeLine{6089 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6090 \textcolor{comment}{//}}
\DoxyCodeLine{6091 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP2 register.}}
\DoxyCodeLine{6092 \textcolor{comment}{//}}
\DoxyCodeLine{6093 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6094 \textcolor{preprocessor}{\#define ADC\_DCCMP2\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{6095 \textcolor{preprocessor}{\#define ADC\_DCCMP2\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{6096 \textcolor{preprocessor}{\#define ADC\_DCCMP2\_COMP1\_S      16}}
\DoxyCodeLine{6097 \textcolor{preprocessor}{\#define ADC\_DCCMP2\_COMP0\_S      0}}
\DoxyCodeLine{6098 }
\DoxyCodeLine{6099 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6100 \textcolor{comment}{//}}
\DoxyCodeLine{6101 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP3 register.}}
\DoxyCodeLine{6102 \textcolor{comment}{//}}
\DoxyCodeLine{6103 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6104 \textcolor{preprocessor}{\#define ADC\_DCCMP3\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{6105 \textcolor{preprocessor}{\#define ADC\_DCCMP3\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{6106 \textcolor{preprocessor}{\#define ADC\_DCCMP3\_COMP1\_S      16}}
\DoxyCodeLine{6107 \textcolor{preprocessor}{\#define ADC\_DCCMP3\_COMP0\_S      0}}
\DoxyCodeLine{6108 }
\DoxyCodeLine{6109 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6110 \textcolor{comment}{//}}
\DoxyCodeLine{6111 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP4 register.}}
\DoxyCodeLine{6112 \textcolor{comment}{//}}
\DoxyCodeLine{6113 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6114 \textcolor{preprocessor}{\#define ADC\_DCCMP4\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{6115 \textcolor{preprocessor}{\#define ADC\_DCCMP4\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{6116 \textcolor{preprocessor}{\#define ADC\_DCCMP4\_COMP1\_S      16}}
\DoxyCodeLine{6117 \textcolor{preprocessor}{\#define ADC\_DCCMP4\_COMP0\_S      0}}
\DoxyCodeLine{6118 }
\DoxyCodeLine{6119 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6120 \textcolor{comment}{//}}
\DoxyCodeLine{6121 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP5 register.}}
\DoxyCodeLine{6122 \textcolor{comment}{//}}
\DoxyCodeLine{6123 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6124 \textcolor{preprocessor}{\#define ADC\_DCCMP5\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{6125 \textcolor{preprocessor}{\#define ADC\_DCCMP5\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{6126 \textcolor{preprocessor}{\#define ADC\_DCCMP5\_COMP1\_S      16}}
\DoxyCodeLine{6127 \textcolor{preprocessor}{\#define ADC\_DCCMP5\_COMP0\_S      0}}
\DoxyCodeLine{6128 }
\DoxyCodeLine{6129 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6130 \textcolor{comment}{//}}
\DoxyCodeLine{6131 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP6 register.}}
\DoxyCodeLine{6132 \textcolor{comment}{//}}
\DoxyCodeLine{6133 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6134 \textcolor{preprocessor}{\#define ADC\_DCCMP6\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{6135 \textcolor{preprocessor}{\#define ADC\_DCCMP6\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{6136 \textcolor{preprocessor}{\#define ADC\_DCCMP6\_COMP1\_S      16}}
\DoxyCodeLine{6137 \textcolor{preprocessor}{\#define ADC\_DCCMP6\_COMP0\_S      0}}
\DoxyCodeLine{6138 }
\DoxyCodeLine{6139 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6140 \textcolor{comment}{//}}
\DoxyCodeLine{6141 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_DCCMP7 register.}}
\DoxyCodeLine{6142 \textcolor{comment}{//}}
\DoxyCodeLine{6143 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6144 \textcolor{preprocessor}{\#define ADC\_DCCMP7\_COMP1\_M      0x0FFF0000  }\textcolor{comment}{// Compare 1}}
\DoxyCodeLine{6145 \textcolor{preprocessor}{\#define ADC\_DCCMP7\_COMP0\_M      0x00000FFF  }\textcolor{comment}{// Compare 0}}
\DoxyCodeLine{6146 \textcolor{preprocessor}{\#define ADC\_DCCMP7\_COMP1\_S      16}}
\DoxyCodeLine{6147 \textcolor{preprocessor}{\#define ADC\_DCCMP7\_COMP0\_S      0}}
\DoxyCodeLine{6148 }
\DoxyCodeLine{6149 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6150 \textcolor{comment}{//}}
\DoxyCodeLine{6151 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_PP register.}}
\DoxyCodeLine{6152 \textcolor{comment}{//}}
\DoxyCodeLine{6153 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6154 \textcolor{preprocessor}{\#define ADC\_PP\_TS               0x00800000  }\textcolor{comment}{// Temperature Sensor}}
\DoxyCodeLine{6155 \textcolor{preprocessor}{\#define ADC\_PP\_RSL\_M            0x007C0000  }\textcolor{comment}{// Resolution}}
\DoxyCodeLine{6156 \textcolor{preprocessor}{\#define ADC\_PP\_TYPE\_M           0x00030000  }\textcolor{comment}{// ADC Architecture}}
\DoxyCodeLine{6157 \textcolor{preprocessor}{\#define ADC\_PP\_TYPE\_SAR         0x00000000  }\textcolor{comment}{// SAR}}
\DoxyCodeLine{6158 \textcolor{preprocessor}{\#define ADC\_PP\_DC\_M             0x0000FC00  }\textcolor{comment}{// Digital Comparator Count}}
\DoxyCodeLine{6159 \textcolor{preprocessor}{\#define ADC\_PP\_CH\_M             0x000003F0  }\textcolor{comment}{// ADC Channel Count}}
\DoxyCodeLine{6160 \textcolor{preprocessor}{\#define ADC\_PP\_MSR\_M            0x0000000F  }\textcolor{comment}{// Maximum ADC Sample Rate}}
\DoxyCodeLine{6161 \textcolor{preprocessor}{\#define ADC\_PP\_MSR\_125K         0x00000001  }\textcolor{comment}{// 125 ksps}}
\DoxyCodeLine{6162 \textcolor{preprocessor}{\#define ADC\_PP\_MSR\_250K         0x00000003  }\textcolor{comment}{// 250 ksps}}
\DoxyCodeLine{6163 \textcolor{preprocessor}{\#define ADC\_PP\_MSR\_500K         0x00000005  }\textcolor{comment}{// 500 ksps}}
\DoxyCodeLine{6164 \textcolor{preprocessor}{\#define ADC\_PP\_MSR\_1M           0x00000007  }\textcolor{comment}{// 1 Msps}}
\DoxyCodeLine{6165 \textcolor{preprocessor}{\#define ADC\_PP\_RSL\_S            18}}
\DoxyCodeLine{6166 \textcolor{preprocessor}{\#define ADC\_PP\_DC\_S             10}}
\DoxyCodeLine{6167 \textcolor{preprocessor}{\#define ADC\_PP\_CH\_S             4}}
\DoxyCodeLine{6168 }
\DoxyCodeLine{6169 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6170 \textcolor{comment}{//}}
\DoxyCodeLine{6171 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_PC register.}}
\DoxyCodeLine{6172 \textcolor{comment}{//}}
\DoxyCodeLine{6173 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6174 \textcolor{preprocessor}{\#define ADC\_PC\_SR\_M             0x0000000F  }\textcolor{comment}{// ADC Sample Rate}}
\DoxyCodeLine{6175 \textcolor{preprocessor}{\#define ADC\_PC\_SR\_125K          0x00000001  }\textcolor{comment}{// 125 ksps}}
\DoxyCodeLine{6176 \textcolor{preprocessor}{\#define ADC\_PC\_SR\_250K          0x00000003  }\textcolor{comment}{// 250 ksps}}
\DoxyCodeLine{6177 \textcolor{preprocessor}{\#define ADC\_PC\_SR\_500K          0x00000005  }\textcolor{comment}{// 500 ksps}}
\DoxyCodeLine{6178 \textcolor{preprocessor}{\#define ADC\_PC\_SR\_1M            0x00000007  }\textcolor{comment}{// 1 Msps}}
\DoxyCodeLine{6179 }
\DoxyCodeLine{6180 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6181 \textcolor{comment}{//}}
\DoxyCodeLine{6182 \textcolor{comment}{// The following are defines for the bit fields in the ADC\_O\_CC register.}}
\DoxyCodeLine{6183 \textcolor{comment}{//}}
\DoxyCodeLine{6184 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6185 \textcolor{preprocessor}{\#define ADC\_CC\_CS\_M             0x0000000F  }\textcolor{comment}{// ADC Clock Source}}
\DoxyCodeLine{6186 \textcolor{preprocessor}{\#define ADC\_CC\_CS\_SYSPLL        0x00000000  }\textcolor{comment}{// PLL VCO divided by CLKDIV}}
\DoxyCodeLine{6187 \textcolor{preprocessor}{\#define ADC\_CC\_CS\_PIOSC         0x00000001  }\textcolor{comment}{// PIOSC}}
\DoxyCodeLine{6188 }
\DoxyCodeLine{6189 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6190 \textcolor{comment}{//}}
\DoxyCodeLine{6191 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACMIS register.}}
\DoxyCodeLine{6192 \textcolor{comment}{//}}
\DoxyCodeLine{6193 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6194 \textcolor{preprocessor}{\#define COMP\_ACMIS\_IN1          0x00000002  }\textcolor{comment}{// Comparator 1 Masked Interrupt}}
\DoxyCodeLine{6195                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{6196 \textcolor{preprocessor}{\#define COMP\_ACMIS\_IN0          0x00000001  }\textcolor{comment}{// Comparator 0 Masked Interrupt}}
\DoxyCodeLine{6197                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{6198 }
\DoxyCodeLine{6199 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6200 \textcolor{comment}{//}}
\DoxyCodeLine{6201 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACRIS register.}}
\DoxyCodeLine{6202 \textcolor{comment}{//}}
\DoxyCodeLine{6203 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6204 \textcolor{preprocessor}{\#define COMP\_ACRIS\_IN1          0x00000002  }\textcolor{comment}{// Comparator 1 Interrupt Status}}
\DoxyCodeLine{6205 \textcolor{preprocessor}{\#define COMP\_ACRIS\_IN0          0x00000001  }\textcolor{comment}{// Comparator 0 Interrupt Status}}
\DoxyCodeLine{6206 }
\DoxyCodeLine{6207 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6208 \textcolor{comment}{//}}
\DoxyCodeLine{6209 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACINTEN register.}}
\DoxyCodeLine{6210 \textcolor{comment}{//}}
\DoxyCodeLine{6211 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6212 \textcolor{preprocessor}{\#define COMP\_ACINTEN\_IN1        0x00000002  }\textcolor{comment}{// Comparator 1 Interrupt Enable}}
\DoxyCodeLine{6213 \textcolor{preprocessor}{\#define COMP\_ACINTEN\_IN0        0x00000001  }\textcolor{comment}{// Comparator 0 Interrupt Enable}}
\DoxyCodeLine{6214 }
\DoxyCodeLine{6215 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6216 \textcolor{comment}{//}}
\DoxyCodeLine{6217 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACREFCTL}}
\DoxyCodeLine{6218 \textcolor{comment}{// register.}}
\DoxyCodeLine{6219 \textcolor{comment}{//}}
\DoxyCodeLine{6220 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6221 \textcolor{preprocessor}{\#define COMP\_ACREFCTL\_EN        0x00000200  }\textcolor{comment}{// Resistor Ladder Enable}}
\DoxyCodeLine{6222 \textcolor{preprocessor}{\#define COMP\_ACREFCTL\_RNG       0x00000100  }\textcolor{comment}{// Resistor Ladder Range}}
\DoxyCodeLine{6223 \textcolor{preprocessor}{\#define COMP\_ACREFCTL\_VREF\_M    0x0000000F  }\textcolor{comment}{// Resistor Ladder Voltage Ref}}
\DoxyCodeLine{6224 \textcolor{preprocessor}{\#define COMP\_ACREFCTL\_VREF\_S    0}}
\DoxyCodeLine{6225 }
\DoxyCodeLine{6226 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6227 \textcolor{comment}{//}}
\DoxyCodeLine{6228 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACSTAT0 register.}}
\DoxyCodeLine{6229 \textcolor{comment}{//}}
\DoxyCodeLine{6230 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6231 \textcolor{preprocessor}{\#define COMP\_ACSTAT0\_OVAL       0x00000002  }\textcolor{comment}{// Comparator Output Value}}
\DoxyCodeLine{6232 }
\DoxyCodeLine{6233 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6234 \textcolor{comment}{//}}
\DoxyCodeLine{6235 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACCTL0 register.}}
\DoxyCodeLine{6236 \textcolor{comment}{//}}
\DoxyCodeLine{6237 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6238 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_TOEN        0x00000800  }\textcolor{comment}{// Trigger Output Enable}}
\DoxyCodeLine{6239 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ASRCP\_M     0x00000600  }\textcolor{comment}{// Analog Source Positive}}
\DoxyCodeLine{6240 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ASRCP\_PIN   0x00000000  }\textcolor{comment}{// Pin value of Cn+}}
\DoxyCodeLine{6241 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ASRCP\_PIN0  0x00000200  }\textcolor{comment}{// Pin value of C0+}}
\DoxyCodeLine{6242 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ASRCP\_REF   0x00000400  }\textcolor{comment}{// Internal voltage reference}}
\DoxyCodeLine{6243 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_TSLVAL      0x00000080  }\textcolor{comment}{// Trigger Sense Level Value}}
\DoxyCodeLine{6244 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_TSEN\_M      0x00000060  }\textcolor{comment}{// Trigger Sense}}
\DoxyCodeLine{6245 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_TSEN\_LEVEL  0x00000000  }\textcolor{comment}{// Level sense, see TSLVAL}}
\DoxyCodeLine{6246 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_TSEN\_FALL   0x00000020  }\textcolor{comment}{// Falling edge}}
\DoxyCodeLine{6247 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_TSEN\_RISE   0x00000040  }\textcolor{comment}{// Rising edge}}
\DoxyCodeLine{6248 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_TSEN\_BOTH   0x00000060  }\textcolor{comment}{// Either edge}}
\DoxyCodeLine{6249 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ISLVAL      0x00000010  }\textcolor{comment}{// Interrupt Sense Level Value}}
\DoxyCodeLine{6250 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ISEN\_M      0x0000000C  }\textcolor{comment}{// Interrupt Sense}}
\DoxyCodeLine{6251 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ISEN\_LEVEL  0x00000000  }\textcolor{comment}{// Level sense, see ISLVAL}}
\DoxyCodeLine{6252 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ISEN\_FALL   0x00000004  }\textcolor{comment}{// Falling edge}}
\DoxyCodeLine{6253 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ISEN\_RISE   0x00000008  }\textcolor{comment}{// Rising edge}}
\DoxyCodeLine{6254 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_ISEN\_BOTH   0x0000000C  }\textcolor{comment}{// Either edge}}
\DoxyCodeLine{6255 \textcolor{preprocessor}{\#define COMP\_ACCTL0\_CINV        0x00000002  }\textcolor{comment}{// Comparator Output Invert}}
\DoxyCodeLine{6256 }
\DoxyCodeLine{6257 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6258 \textcolor{comment}{//}}
\DoxyCodeLine{6259 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACSTAT1 register.}}
\DoxyCodeLine{6260 \textcolor{comment}{//}}
\DoxyCodeLine{6261 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6262 \textcolor{preprocessor}{\#define COMP\_ACSTAT1\_OVAL       0x00000002  }\textcolor{comment}{// Comparator Output Value}}
\DoxyCodeLine{6263 }
\DoxyCodeLine{6264 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6265 \textcolor{comment}{//}}
\DoxyCodeLine{6266 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_ACCTL1 register.}}
\DoxyCodeLine{6267 \textcolor{comment}{//}}
\DoxyCodeLine{6268 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6269 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_TOEN        0x00000800  }\textcolor{comment}{// Trigger Output Enable}}
\DoxyCodeLine{6270 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ASRCP\_M     0x00000600  }\textcolor{comment}{// Analog Source Positive}}
\DoxyCodeLine{6271 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ASRCP\_PIN   0x00000000  }\textcolor{comment}{// Pin value of Cn+}}
\DoxyCodeLine{6272 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ASRCP\_PIN0  0x00000200  }\textcolor{comment}{// Pin value of C0+}}
\DoxyCodeLine{6273 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ASRCP\_REF   0x00000400  }\textcolor{comment}{// Internal voltage reference}}
\DoxyCodeLine{6274 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_TSLVAL      0x00000080  }\textcolor{comment}{// Trigger Sense Level Value}}
\DoxyCodeLine{6275 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_TSEN\_M      0x00000060  }\textcolor{comment}{// Trigger Sense}}
\DoxyCodeLine{6276 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_TSEN\_LEVEL  0x00000000  }\textcolor{comment}{// Level sense, see TSLVAL}}
\DoxyCodeLine{6277 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_TSEN\_FALL   0x00000020  }\textcolor{comment}{// Falling edge}}
\DoxyCodeLine{6278 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_TSEN\_RISE   0x00000040  }\textcolor{comment}{// Rising edge}}
\DoxyCodeLine{6279 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_TSEN\_BOTH   0x00000060  }\textcolor{comment}{// Either edge}}
\DoxyCodeLine{6280 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ISLVAL      0x00000010  }\textcolor{comment}{// Interrupt Sense Level Value}}
\DoxyCodeLine{6281 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ISEN\_M      0x0000000C  }\textcolor{comment}{// Interrupt Sense}}
\DoxyCodeLine{6282 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ISEN\_LEVEL  0x00000000  }\textcolor{comment}{// Level sense, see ISLVAL}}
\DoxyCodeLine{6283 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ISEN\_FALL   0x00000004  }\textcolor{comment}{// Falling edge}}
\DoxyCodeLine{6284 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ISEN\_RISE   0x00000008  }\textcolor{comment}{// Rising edge}}
\DoxyCodeLine{6285 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_ISEN\_BOTH   0x0000000C  }\textcolor{comment}{// Either edge}}
\DoxyCodeLine{6286 \textcolor{preprocessor}{\#define COMP\_ACCTL1\_CINV        0x00000002  }\textcolor{comment}{// Comparator Output Invert}}
\DoxyCodeLine{6287 }
\DoxyCodeLine{6288 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6289 \textcolor{comment}{//}}
\DoxyCodeLine{6290 \textcolor{comment}{// The following are defines for the bit fields in the COMP\_O\_PP register.}}
\DoxyCodeLine{6291 \textcolor{comment}{//}}
\DoxyCodeLine{6292 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6293 \textcolor{preprocessor}{\#define COMP\_PP\_C1O             0x00020000  }\textcolor{comment}{// Comparator Output 1 Present}}
\DoxyCodeLine{6294 \textcolor{preprocessor}{\#define COMP\_PP\_C0O             0x00010000  }\textcolor{comment}{// Comparator Output 0 Present}}
\DoxyCodeLine{6295 \textcolor{preprocessor}{\#define COMP\_PP\_CMP1            0x00000002  }\textcolor{comment}{// Comparator 1 Present}}
\DoxyCodeLine{6296 \textcolor{preprocessor}{\#define COMP\_PP\_CMP0            0x00000001  }\textcolor{comment}{// Comparator 0 Present}}
\DoxyCodeLine{6297 }
\DoxyCodeLine{6298 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6299 \textcolor{comment}{//}}
\DoxyCodeLine{6300 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_CTL register.}}
\DoxyCodeLine{6301 \textcolor{comment}{//}}
\DoxyCodeLine{6302 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6303 \textcolor{preprocessor}{\#define CAN\_CTL\_TEST            0x00000080  }\textcolor{comment}{// Test Mode Enable}}
\DoxyCodeLine{6304 \textcolor{preprocessor}{\#define CAN\_CTL\_CCE             0x00000040  }\textcolor{comment}{// Configuration Change Enable}}
\DoxyCodeLine{6305 \textcolor{preprocessor}{\#define CAN\_CTL\_DAR             0x00000020  }\textcolor{comment}{// Disable Automatic-\/Retransmission}}
\DoxyCodeLine{6306 \textcolor{preprocessor}{\#define CAN\_CTL\_EIE             0x00000008  }\textcolor{comment}{// Error Interrupt Enable}}
\DoxyCodeLine{6307 \textcolor{preprocessor}{\#define CAN\_CTL\_SIE             0x00000004  }\textcolor{comment}{// Status Interrupt Enable}}
\DoxyCodeLine{6308 \textcolor{preprocessor}{\#define CAN\_CTL\_IE              0x00000002  }\textcolor{comment}{// CAN Interrupt Enable}}
\DoxyCodeLine{6309 \textcolor{preprocessor}{\#define CAN\_CTL\_INIT            0x00000001  }\textcolor{comment}{// Initialization}}
\DoxyCodeLine{6310 }
\DoxyCodeLine{6311 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6312 \textcolor{comment}{//}}
\DoxyCodeLine{6313 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_STS register.}}
\DoxyCodeLine{6314 \textcolor{comment}{//}}
\DoxyCodeLine{6315 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6316 \textcolor{preprocessor}{\#define CAN\_STS\_BOFF            0x00000080  }\textcolor{comment}{// Bus-\/Off Status}}
\DoxyCodeLine{6317 \textcolor{preprocessor}{\#define CAN\_STS\_EWARN           0x00000040  }\textcolor{comment}{// Warning Status}}
\DoxyCodeLine{6318 \textcolor{preprocessor}{\#define CAN\_STS\_EPASS           0x00000020  }\textcolor{comment}{// Error Passive}}
\DoxyCodeLine{6319 \textcolor{preprocessor}{\#define CAN\_STS\_RXOK            0x00000010  }\textcolor{comment}{// Received a Message Successfully}}
\DoxyCodeLine{6320 \textcolor{preprocessor}{\#define CAN\_STS\_TXOK            0x00000008  }\textcolor{comment}{// Transmitted a Message}}
\DoxyCodeLine{6321                                             \textcolor{comment}{// Successfully}}
\DoxyCodeLine{6322 \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_M           0x00000007  }\textcolor{comment}{// Last Error Code}}
\DoxyCodeLine{6323 \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_NONE        0x00000000  }\textcolor{comment}{// No Error}}
\DoxyCodeLine{6324 \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_STUFF       0x00000001  }\textcolor{comment}{// Stuff Error}}
\DoxyCodeLine{6325 \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_FORM        0x00000002  }\textcolor{comment}{// Format Error}}
\DoxyCodeLine{6326 \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_ACK         0x00000003  }\textcolor{comment}{// ACK Error}}
\DoxyCodeLine{6327 \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_BIT1        0x00000004  }\textcolor{comment}{// Bit 1 Error}}
\DoxyCodeLine{6328 \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_BIT0        0x00000005  }\textcolor{comment}{// Bit 0 Error}}
\DoxyCodeLine{6329 \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_CRC         0x00000006  }\textcolor{comment}{// CRC Error}}
\DoxyCodeLine{6330 \textcolor{preprocessor}{\#define CAN\_STS\_LEC\_NOEVENT     0x00000007  }\textcolor{comment}{// No Event}}
\DoxyCodeLine{6331 }
\DoxyCodeLine{6332 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6333 \textcolor{comment}{//}}
\DoxyCodeLine{6334 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_ERR register.}}
\DoxyCodeLine{6335 \textcolor{comment}{//}}
\DoxyCodeLine{6336 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6337 \textcolor{preprocessor}{\#define CAN\_ERR\_RP              0x00008000  }\textcolor{comment}{// Received Error Passive}}
\DoxyCodeLine{6338 \textcolor{preprocessor}{\#define CAN\_ERR\_REC\_M           0x00007F00  }\textcolor{comment}{// Receive Error Counter}}
\DoxyCodeLine{6339 \textcolor{preprocessor}{\#define CAN\_ERR\_TEC\_M           0x000000FF  }\textcolor{comment}{// Transmit Error Counter}}
\DoxyCodeLine{6340 \textcolor{preprocessor}{\#define CAN\_ERR\_REC\_S           8}}
\DoxyCodeLine{6341 \textcolor{preprocessor}{\#define CAN\_ERR\_TEC\_S           0}}
\DoxyCodeLine{6342 }
\DoxyCodeLine{6343 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6344 \textcolor{comment}{//}}
\DoxyCodeLine{6345 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_BIT register.}}
\DoxyCodeLine{6346 \textcolor{comment}{//}}
\DoxyCodeLine{6347 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6348 \textcolor{preprocessor}{\#define CAN\_BIT\_TSEG2\_M         0x00007000  }\textcolor{comment}{// Time Segment after Sample Point}}
\DoxyCodeLine{6349 \textcolor{preprocessor}{\#define CAN\_BIT\_TSEG1\_M         0x00000F00  }\textcolor{comment}{// Time Segment Before Sample Point}}
\DoxyCodeLine{6350 \textcolor{preprocessor}{\#define CAN\_BIT\_SJW\_M           0x000000C0  }\textcolor{comment}{// (Re)Synchronization Jump Width}}
\DoxyCodeLine{6351 \textcolor{preprocessor}{\#define CAN\_BIT\_BRP\_M           0x0000003F  }\textcolor{comment}{// Baud Rate Prescaler}}
\DoxyCodeLine{6352 \textcolor{preprocessor}{\#define CAN\_BIT\_TSEG2\_S         12}}
\DoxyCodeLine{6353 \textcolor{preprocessor}{\#define CAN\_BIT\_TSEG1\_S         8}}
\DoxyCodeLine{6354 \textcolor{preprocessor}{\#define CAN\_BIT\_SJW\_S           6}}
\DoxyCodeLine{6355 \textcolor{preprocessor}{\#define CAN\_BIT\_BRP\_S           0}}
\DoxyCodeLine{6356 }
\DoxyCodeLine{6357 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6358 \textcolor{comment}{//}}
\DoxyCodeLine{6359 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_INT register.}}
\DoxyCodeLine{6360 \textcolor{comment}{//}}
\DoxyCodeLine{6361 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6362 \textcolor{preprocessor}{\#define CAN\_INT\_INTID\_M         0x0000FFFF  }\textcolor{comment}{// Interrupt Identifier}}
\DoxyCodeLine{6363 \textcolor{preprocessor}{\#define CAN\_INT\_INTID\_NONE      0x00000000  }\textcolor{comment}{// No interrupt pending}}
\DoxyCodeLine{6364 \textcolor{preprocessor}{\#define CAN\_INT\_INTID\_STATUS    0x00008000  }\textcolor{comment}{// Status Interrupt}}
\DoxyCodeLine{6365 }
\DoxyCodeLine{6366 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6367 \textcolor{comment}{//}}
\DoxyCodeLine{6368 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_TST register.}}
\DoxyCodeLine{6369 \textcolor{comment}{//}}
\DoxyCodeLine{6370 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6371 \textcolor{preprocessor}{\#define CAN\_TST\_RX              0x00000080  }\textcolor{comment}{// Receive Observation}}
\DoxyCodeLine{6372 \textcolor{preprocessor}{\#define CAN\_TST\_TX\_M            0x00000060  }\textcolor{comment}{// Transmit Control}}
\DoxyCodeLine{6373 \textcolor{preprocessor}{\#define CAN\_TST\_TX\_CANCTL       0x00000000  }\textcolor{comment}{// CAN Module Control}}
\DoxyCodeLine{6374 \textcolor{preprocessor}{\#define CAN\_TST\_TX\_SAMPLE       0x00000020  }\textcolor{comment}{// Sample Point}}
\DoxyCodeLine{6375 \textcolor{preprocessor}{\#define CAN\_TST\_TX\_DOMINANT     0x00000040  }\textcolor{comment}{// Driven Low}}
\DoxyCodeLine{6376 \textcolor{preprocessor}{\#define CAN\_TST\_TX\_RECESSIVE    0x00000060  }\textcolor{comment}{// Driven High}}
\DoxyCodeLine{6377 \textcolor{preprocessor}{\#define CAN\_TST\_LBACK           0x00000010  }\textcolor{comment}{// Loopback Mode}}
\DoxyCodeLine{6378 \textcolor{preprocessor}{\#define CAN\_TST\_SILENT          0x00000008  }\textcolor{comment}{// Silent Mode}}
\DoxyCodeLine{6379 \textcolor{preprocessor}{\#define CAN\_TST\_BASIC           0x00000004  }\textcolor{comment}{// Basic Mode}}
\DoxyCodeLine{6380 }
\DoxyCodeLine{6381 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6382 \textcolor{comment}{//}}
\DoxyCodeLine{6383 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_BRPE register.}}
\DoxyCodeLine{6384 \textcolor{comment}{//}}
\DoxyCodeLine{6385 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6386 \textcolor{preprocessor}{\#define CAN\_BRPE\_BRPE\_M         0x0000000F  }\textcolor{comment}{// Baud Rate Prescaler Extension}}
\DoxyCodeLine{6387 \textcolor{preprocessor}{\#define CAN\_BRPE\_BRPE\_S         0}}
\DoxyCodeLine{6388 }
\DoxyCodeLine{6389 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6390 \textcolor{comment}{//}}
\DoxyCodeLine{6391 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1CRQ register.}}
\DoxyCodeLine{6392 \textcolor{comment}{//}}
\DoxyCodeLine{6393 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6394 \textcolor{preprocessor}{\#define CAN\_IF1CRQ\_BUSY         0x00008000  }\textcolor{comment}{// Busy Flag}}
\DoxyCodeLine{6395 \textcolor{preprocessor}{\#define CAN\_IF1CRQ\_MNUM\_M       0x0000003F  }\textcolor{comment}{// Message Number}}
\DoxyCodeLine{6396 \textcolor{preprocessor}{\#define CAN\_IF1CRQ\_MNUM\_S       0}}
\DoxyCodeLine{6397 }
\DoxyCodeLine{6398 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6399 \textcolor{comment}{//}}
\DoxyCodeLine{6400 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1CMSK register.}}
\DoxyCodeLine{6401 \textcolor{comment}{//}}
\DoxyCodeLine{6402 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6403 \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_WRNRD       0x00000080  }\textcolor{comment}{// Write, Not Read}}
\DoxyCodeLine{6404 \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_MASK        0x00000040  }\textcolor{comment}{// Access Mask Bits}}
\DoxyCodeLine{6405 \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_ARB         0x00000020  }\textcolor{comment}{// Access Arbitration Bits}}
\DoxyCodeLine{6406 \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_CONTROL     0x00000010  }\textcolor{comment}{// Access Control Bits}}
\DoxyCodeLine{6407 \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_CLRINTPND   0x00000008  }\textcolor{comment}{// Clear Interrupt Pending Bit}}
\DoxyCodeLine{6408 \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_NEWDAT      0x00000004  }\textcolor{comment}{// Access New Data}}
\DoxyCodeLine{6409 \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_TXRQST      0x00000004  }\textcolor{comment}{// Access Transmission Request}}
\DoxyCodeLine{6410 \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_DATAA       0x00000002  }\textcolor{comment}{// Access Data Byte 0 to 3}}
\DoxyCodeLine{6411 \textcolor{preprocessor}{\#define CAN\_IF1CMSK\_DATAB       0x00000001  }\textcolor{comment}{// Access Data Byte 4 to 7}}
\DoxyCodeLine{6412 }
\DoxyCodeLine{6413 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6414 \textcolor{comment}{//}}
\DoxyCodeLine{6415 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1MSK1 register.}}
\DoxyCodeLine{6416 \textcolor{comment}{//}}
\DoxyCodeLine{6417 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6418 \textcolor{preprocessor}{\#define CAN\_IF1MSK1\_IDMSK\_M     0x0000FFFF  }\textcolor{comment}{// Identifier Mask}}
\DoxyCodeLine{6419 \textcolor{preprocessor}{\#define CAN\_IF1MSK1\_IDMSK\_S     0}}
\DoxyCodeLine{6420 }
\DoxyCodeLine{6421 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6422 \textcolor{comment}{//}}
\DoxyCodeLine{6423 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1MSK2 register.}}
\DoxyCodeLine{6424 \textcolor{comment}{//}}
\DoxyCodeLine{6425 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6426 \textcolor{preprocessor}{\#define CAN\_IF1MSK2\_MXTD        0x00008000  }\textcolor{comment}{// Mask Extended Identifier}}
\DoxyCodeLine{6427 \textcolor{preprocessor}{\#define CAN\_IF1MSK2\_MDIR        0x00004000  }\textcolor{comment}{// Mask Message Direction}}
\DoxyCodeLine{6428 \textcolor{preprocessor}{\#define CAN\_IF1MSK2\_IDMSK\_M     0x00001FFF  }\textcolor{comment}{// Identifier Mask}}
\DoxyCodeLine{6429 \textcolor{preprocessor}{\#define CAN\_IF1MSK2\_IDMSK\_S     0}}
\DoxyCodeLine{6430 }
\DoxyCodeLine{6431 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6432 \textcolor{comment}{//}}
\DoxyCodeLine{6433 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1ARB1 register.}}
\DoxyCodeLine{6434 \textcolor{comment}{//}}
\DoxyCodeLine{6435 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6436 \textcolor{preprocessor}{\#define CAN\_IF1ARB1\_ID\_M        0x0000FFFF  }\textcolor{comment}{// Message Identifier}}
\DoxyCodeLine{6437 \textcolor{preprocessor}{\#define CAN\_IF1ARB1\_ID\_S        0}}
\DoxyCodeLine{6438 }
\DoxyCodeLine{6439 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6440 \textcolor{comment}{//}}
\DoxyCodeLine{6441 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1ARB2 register.}}
\DoxyCodeLine{6442 \textcolor{comment}{//}}
\DoxyCodeLine{6443 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6444 \textcolor{preprocessor}{\#define CAN\_IF1ARB2\_MSGVAL      0x00008000  }\textcolor{comment}{// Message Valid}}
\DoxyCodeLine{6445 \textcolor{preprocessor}{\#define CAN\_IF1ARB2\_XTD         0x00004000  }\textcolor{comment}{// Extended Identifier}}
\DoxyCodeLine{6446 \textcolor{preprocessor}{\#define CAN\_IF1ARB2\_DIR         0x00002000  }\textcolor{comment}{// Message Direction}}
\DoxyCodeLine{6447 \textcolor{preprocessor}{\#define CAN\_IF1ARB2\_ID\_M        0x00001FFF  }\textcolor{comment}{// Message Identifier}}
\DoxyCodeLine{6448 \textcolor{preprocessor}{\#define CAN\_IF1ARB2\_ID\_S        0}}
\DoxyCodeLine{6449 }
\DoxyCodeLine{6450 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6451 \textcolor{comment}{//}}
\DoxyCodeLine{6452 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1MCTL register.}}
\DoxyCodeLine{6453 \textcolor{comment}{//}}
\DoxyCodeLine{6454 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6455 \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_NEWDAT      0x00008000  }\textcolor{comment}{// New Data}}
\DoxyCodeLine{6456 \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_MSGLST      0x00004000  }\textcolor{comment}{// Message Lost}}
\DoxyCodeLine{6457 \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_INTPND      0x00002000  }\textcolor{comment}{// Interrupt Pending}}
\DoxyCodeLine{6458 \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_UMASK       0x00001000  }\textcolor{comment}{// Use Acceptance Mask}}
\DoxyCodeLine{6459 \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_TXIE        0x00000800  }\textcolor{comment}{// Transmit Interrupt Enable}}
\DoxyCodeLine{6460 \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_RXIE        0x00000400  }\textcolor{comment}{// Receive Interrupt Enable}}
\DoxyCodeLine{6461 \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_RMTEN       0x00000200  }\textcolor{comment}{// Remote Enable}}
\DoxyCodeLine{6462 \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_TXRQST      0x00000100  }\textcolor{comment}{// Transmit Request}}
\DoxyCodeLine{6463 \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_EOB         0x00000080  }\textcolor{comment}{// End of Buffer}}
\DoxyCodeLine{6464 \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_DLC\_M       0x0000000F  }\textcolor{comment}{// Data Length Code}}
\DoxyCodeLine{6465 \textcolor{preprocessor}{\#define CAN\_IF1MCTL\_DLC\_S       0}}
\DoxyCodeLine{6466 }
\DoxyCodeLine{6467 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6468 \textcolor{comment}{//}}
\DoxyCodeLine{6469 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1DA1 register.}}
\DoxyCodeLine{6470 \textcolor{comment}{//}}
\DoxyCodeLine{6471 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6472 \textcolor{preprocessor}{\#define CAN\_IF1DA1\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{6473 \textcolor{preprocessor}{\#define CAN\_IF1DA1\_DATA\_S       0}}
\DoxyCodeLine{6474 }
\DoxyCodeLine{6475 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6476 \textcolor{comment}{//}}
\DoxyCodeLine{6477 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1DA2 register.}}
\DoxyCodeLine{6478 \textcolor{comment}{//}}
\DoxyCodeLine{6479 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6480 \textcolor{preprocessor}{\#define CAN\_IF1DA2\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{6481 \textcolor{preprocessor}{\#define CAN\_IF1DA2\_DATA\_S       0}}
\DoxyCodeLine{6482 }
\DoxyCodeLine{6483 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6484 \textcolor{comment}{//}}
\DoxyCodeLine{6485 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1DB1 register.}}
\DoxyCodeLine{6486 \textcolor{comment}{//}}
\DoxyCodeLine{6487 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6488 \textcolor{preprocessor}{\#define CAN\_IF1DB1\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{6489 \textcolor{preprocessor}{\#define CAN\_IF1DB1\_DATA\_S       0}}
\DoxyCodeLine{6490 }
\DoxyCodeLine{6491 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6492 \textcolor{comment}{//}}
\DoxyCodeLine{6493 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF1DB2 register.}}
\DoxyCodeLine{6494 \textcolor{comment}{//}}
\DoxyCodeLine{6495 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6496 \textcolor{preprocessor}{\#define CAN\_IF1DB2\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{6497 \textcolor{preprocessor}{\#define CAN\_IF1DB2\_DATA\_S       0}}
\DoxyCodeLine{6498 }
\DoxyCodeLine{6499 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6500 \textcolor{comment}{//}}
\DoxyCodeLine{6501 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2CRQ register.}}
\DoxyCodeLine{6502 \textcolor{comment}{//}}
\DoxyCodeLine{6503 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6504 \textcolor{preprocessor}{\#define CAN\_IF2CRQ\_BUSY         0x00008000  }\textcolor{comment}{// Busy Flag}}
\DoxyCodeLine{6505 \textcolor{preprocessor}{\#define CAN\_IF2CRQ\_MNUM\_M       0x0000003F  }\textcolor{comment}{// Message Number}}
\DoxyCodeLine{6506 \textcolor{preprocessor}{\#define CAN\_IF2CRQ\_MNUM\_S       0}}
\DoxyCodeLine{6507 }
\DoxyCodeLine{6508 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6509 \textcolor{comment}{//}}
\DoxyCodeLine{6510 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2CMSK register.}}
\DoxyCodeLine{6511 \textcolor{comment}{//}}
\DoxyCodeLine{6512 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6513 \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_WRNRD       0x00000080  }\textcolor{comment}{// Write, Not Read}}
\DoxyCodeLine{6514 \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_MASK        0x00000040  }\textcolor{comment}{// Access Mask Bits}}
\DoxyCodeLine{6515 \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_ARB         0x00000020  }\textcolor{comment}{// Access Arbitration Bits}}
\DoxyCodeLine{6516 \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_CONTROL     0x00000010  }\textcolor{comment}{// Access Control Bits}}
\DoxyCodeLine{6517 \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_CLRINTPND   0x00000008  }\textcolor{comment}{// Clear Interrupt Pending Bit}}
\DoxyCodeLine{6518 \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_NEWDAT      0x00000004  }\textcolor{comment}{// Access New Data}}
\DoxyCodeLine{6519 \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_TXRQST      0x00000004  }\textcolor{comment}{// Access Transmission Request}}
\DoxyCodeLine{6520 \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_DATAA       0x00000002  }\textcolor{comment}{// Access Data Byte 0 to 3}}
\DoxyCodeLine{6521 \textcolor{preprocessor}{\#define CAN\_IF2CMSK\_DATAB       0x00000001  }\textcolor{comment}{// Access Data Byte 4 to 7}}
\DoxyCodeLine{6522 }
\DoxyCodeLine{6523 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6524 \textcolor{comment}{//}}
\DoxyCodeLine{6525 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2MSK1 register.}}
\DoxyCodeLine{6526 \textcolor{comment}{//}}
\DoxyCodeLine{6527 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6528 \textcolor{preprocessor}{\#define CAN\_IF2MSK1\_IDMSK\_M     0x0000FFFF  }\textcolor{comment}{// Identifier Mask}}
\DoxyCodeLine{6529 \textcolor{preprocessor}{\#define CAN\_IF2MSK1\_IDMSK\_S     0}}
\DoxyCodeLine{6530 }
\DoxyCodeLine{6531 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6532 \textcolor{comment}{//}}
\DoxyCodeLine{6533 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2MSK2 register.}}
\DoxyCodeLine{6534 \textcolor{comment}{//}}
\DoxyCodeLine{6535 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6536 \textcolor{preprocessor}{\#define CAN\_IF2MSK2\_MXTD        0x00008000  }\textcolor{comment}{// Mask Extended Identifier}}
\DoxyCodeLine{6537 \textcolor{preprocessor}{\#define CAN\_IF2MSK2\_MDIR        0x00004000  }\textcolor{comment}{// Mask Message Direction}}
\DoxyCodeLine{6538 \textcolor{preprocessor}{\#define CAN\_IF2MSK2\_IDMSK\_M     0x00001FFF  }\textcolor{comment}{// Identifier Mask}}
\DoxyCodeLine{6539 \textcolor{preprocessor}{\#define CAN\_IF2MSK2\_IDMSK\_S     0}}
\DoxyCodeLine{6540 }
\DoxyCodeLine{6541 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6542 \textcolor{comment}{//}}
\DoxyCodeLine{6543 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2ARB1 register.}}
\DoxyCodeLine{6544 \textcolor{comment}{//}}
\DoxyCodeLine{6545 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6546 \textcolor{preprocessor}{\#define CAN\_IF2ARB1\_ID\_M        0x0000FFFF  }\textcolor{comment}{// Message Identifier}}
\DoxyCodeLine{6547 \textcolor{preprocessor}{\#define CAN\_IF2ARB1\_ID\_S        0}}
\DoxyCodeLine{6548 }
\DoxyCodeLine{6549 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6550 \textcolor{comment}{//}}
\DoxyCodeLine{6551 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2ARB2 register.}}
\DoxyCodeLine{6552 \textcolor{comment}{//}}
\DoxyCodeLine{6553 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6554 \textcolor{preprocessor}{\#define CAN\_IF2ARB2\_MSGVAL      0x00008000  }\textcolor{comment}{// Message Valid}}
\DoxyCodeLine{6555 \textcolor{preprocessor}{\#define CAN\_IF2ARB2\_XTD         0x00004000  }\textcolor{comment}{// Extended Identifier}}
\DoxyCodeLine{6556 \textcolor{preprocessor}{\#define CAN\_IF2ARB2\_DIR         0x00002000  }\textcolor{comment}{// Message Direction}}
\DoxyCodeLine{6557 \textcolor{preprocessor}{\#define CAN\_IF2ARB2\_ID\_M        0x00001FFF  }\textcolor{comment}{// Message Identifier}}
\DoxyCodeLine{6558 \textcolor{preprocessor}{\#define CAN\_IF2ARB2\_ID\_S        0}}
\DoxyCodeLine{6559 }
\DoxyCodeLine{6560 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6561 \textcolor{comment}{//}}
\DoxyCodeLine{6562 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2MCTL register.}}
\DoxyCodeLine{6563 \textcolor{comment}{//}}
\DoxyCodeLine{6564 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6565 \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_NEWDAT      0x00008000  }\textcolor{comment}{// New Data}}
\DoxyCodeLine{6566 \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_MSGLST      0x00004000  }\textcolor{comment}{// Message Lost}}
\DoxyCodeLine{6567 \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_INTPND      0x00002000  }\textcolor{comment}{// Interrupt Pending}}
\DoxyCodeLine{6568 \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_UMASK       0x00001000  }\textcolor{comment}{// Use Acceptance Mask}}
\DoxyCodeLine{6569 \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_TXIE        0x00000800  }\textcolor{comment}{// Transmit Interrupt Enable}}
\DoxyCodeLine{6570 \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_RXIE        0x00000400  }\textcolor{comment}{// Receive Interrupt Enable}}
\DoxyCodeLine{6571 \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_RMTEN       0x00000200  }\textcolor{comment}{// Remote Enable}}
\DoxyCodeLine{6572 \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_TXRQST      0x00000100  }\textcolor{comment}{// Transmit Request}}
\DoxyCodeLine{6573 \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_EOB         0x00000080  }\textcolor{comment}{// End of Buffer}}
\DoxyCodeLine{6574 \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_DLC\_M       0x0000000F  }\textcolor{comment}{// Data Length Code}}
\DoxyCodeLine{6575 \textcolor{preprocessor}{\#define CAN\_IF2MCTL\_DLC\_S       0}}
\DoxyCodeLine{6576 }
\DoxyCodeLine{6577 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6578 \textcolor{comment}{//}}
\DoxyCodeLine{6579 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2DA1 register.}}
\DoxyCodeLine{6580 \textcolor{comment}{//}}
\DoxyCodeLine{6581 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6582 \textcolor{preprocessor}{\#define CAN\_IF2DA1\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{6583 \textcolor{preprocessor}{\#define CAN\_IF2DA1\_DATA\_S       0}}
\DoxyCodeLine{6584 }
\DoxyCodeLine{6585 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6586 \textcolor{comment}{//}}
\DoxyCodeLine{6587 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2DA2 register.}}
\DoxyCodeLine{6588 \textcolor{comment}{//}}
\DoxyCodeLine{6589 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6590 \textcolor{preprocessor}{\#define CAN\_IF2DA2\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{6591 \textcolor{preprocessor}{\#define CAN\_IF2DA2\_DATA\_S       0}}
\DoxyCodeLine{6592 }
\DoxyCodeLine{6593 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6594 \textcolor{comment}{//}}
\DoxyCodeLine{6595 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2DB1 register.}}
\DoxyCodeLine{6596 \textcolor{comment}{//}}
\DoxyCodeLine{6597 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6598 \textcolor{preprocessor}{\#define CAN\_IF2DB1\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{6599 \textcolor{preprocessor}{\#define CAN\_IF2DB1\_DATA\_S       0}}
\DoxyCodeLine{6600 }
\DoxyCodeLine{6601 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6602 \textcolor{comment}{//}}
\DoxyCodeLine{6603 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_IF2DB2 register.}}
\DoxyCodeLine{6604 \textcolor{comment}{//}}
\DoxyCodeLine{6605 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6606 \textcolor{preprocessor}{\#define CAN\_IF2DB2\_DATA\_M       0x0000FFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{6607 \textcolor{preprocessor}{\#define CAN\_IF2DB2\_DATA\_S       0}}
\DoxyCodeLine{6608 }
\DoxyCodeLine{6609 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6610 \textcolor{comment}{//}}
\DoxyCodeLine{6611 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_TXRQ1 register.}}
\DoxyCodeLine{6612 \textcolor{comment}{//}}
\DoxyCodeLine{6613 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6614 \textcolor{preprocessor}{\#define CAN\_TXRQ1\_TXRQST\_M      0x0000FFFF  }\textcolor{comment}{// Transmission Request Bits}}
\DoxyCodeLine{6615 \textcolor{preprocessor}{\#define CAN\_TXRQ1\_TXRQST\_S      0}}
\DoxyCodeLine{6616 }
\DoxyCodeLine{6617 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6618 \textcolor{comment}{//}}
\DoxyCodeLine{6619 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_TXRQ2 register.}}
\DoxyCodeLine{6620 \textcolor{comment}{//}}
\DoxyCodeLine{6621 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6622 \textcolor{preprocessor}{\#define CAN\_TXRQ2\_TXRQST\_M      0x0000FFFF  }\textcolor{comment}{// Transmission Request Bits}}
\DoxyCodeLine{6623 \textcolor{preprocessor}{\#define CAN\_TXRQ2\_TXRQST\_S      0}}
\DoxyCodeLine{6624 }
\DoxyCodeLine{6625 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6626 \textcolor{comment}{//}}
\DoxyCodeLine{6627 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_NWDA1 register.}}
\DoxyCodeLine{6628 \textcolor{comment}{//}}
\DoxyCodeLine{6629 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6630 \textcolor{preprocessor}{\#define CAN\_NWDA1\_NEWDAT\_M      0x0000FFFF  }\textcolor{comment}{// New Data Bits}}
\DoxyCodeLine{6631 \textcolor{preprocessor}{\#define CAN\_NWDA1\_NEWDAT\_S      0}}
\DoxyCodeLine{6632 }
\DoxyCodeLine{6633 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6634 \textcolor{comment}{//}}
\DoxyCodeLine{6635 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_NWDA2 register.}}
\DoxyCodeLine{6636 \textcolor{comment}{//}}
\DoxyCodeLine{6637 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6638 \textcolor{preprocessor}{\#define CAN\_NWDA2\_NEWDAT\_M      0x0000FFFF  }\textcolor{comment}{// New Data Bits}}
\DoxyCodeLine{6639 \textcolor{preprocessor}{\#define CAN\_NWDA2\_NEWDAT\_S      0}}
\DoxyCodeLine{6640 }
\DoxyCodeLine{6641 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6642 \textcolor{comment}{//}}
\DoxyCodeLine{6643 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_MSG1INT register.}}
\DoxyCodeLine{6644 \textcolor{comment}{//}}
\DoxyCodeLine{6645 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6646 \textcolor{preprocessor}{\#define CAN\_MSG1INT\_INTPND\_M    0x0000FFFF  }\textcolor{comment}{// Interrupt Pending Bits}}
\DoxyCodeLine{6647 \textcolor{preprocessor}{\#define CAN\_MSG1INT\_INTPND\_S    0}}
\DoxyCodeLine{6648 }
\DoxyCodeLine{6649 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6650 \textcolor{comment}{//}}
\DoxyCodeLine{6651 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_MSG2INT register.}}
\DoxyCodeLine{6652 \textcolor{comment}{//}}
\DoxyCodeLine{6653 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6654 \textcolor{preprocessor}{\#define CAN\_MSG2INT\_INTPND\_M    0x0000FFFF  }\textcolor{comment}{// Interrupt Pending Bits}}
\DoxyCodeLine{6655 \textcolor{preprocessor}{\#define CAN\_MSG2INT\_INTPND\_S    0}}
\DoxyCodeLine{6656 }
\DoxyCodeLine{6657 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6658 \textcolor{comment}{//}}
\DoxyCodeLine{6659 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_MSG1VAL register.}}
\DoxyCodeLine{6660 \textcolor{comment}{//}}
\DoxyCodeLine{6661 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6662 \textcolor{preprocessor}{\#define CAN\_MSG1VAL\_MSGVAL\_M    0x0000FFFF  }\textcolor{comment}{// Message Valid Bits}}
\DoxyCodeLine{6663 \textcolor{preprocessor}{\#define CAN\_MSG1VAL\_MSGVAL\_S    0}}
\DoxyCodeLine{6664 }
\DoxyCodeLine{6665 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6666 \textcolor{comment}{//}}
\DoxyCodeLine{6667 \textcolor{comment}{// The following are defines for the bit fields in the CAN\_O\_MSG2VAL register.}}
\DoxyCodeLine{6668 \textcolor{comment}{//}}
\DoxyCodeLine{6669 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6670 \textcolor{preprocessor}{\#define CAN\_MSG2VAL\_MSGVAL\_M    0x0000FFFF  }\textcolor{comment}{// Message Valid Bits}}
\DoxyCodeLine{6671 \textcolor{preprocessor}{\#define CAN\_MSG2VAL\_MSGVAL\_S    0}}
\DoxyCodeLine{6672 }
\DoxyCodeLine{6673 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6674 \textcolor{comment}{//}}
\DoxyCodeLine{6675 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FADDR register.}}
\DoxyCodeLine{6676 \textcolor{comment}{//}}
\DoxyCodeLine{6677 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6678 \textcolor{preprocessor}{\#define USB\_FADDR\_M             0x0000007F  }\textcolor{comment}{// Function Address}}
\DoxyCodeLine{6679 \textcolor{preprocessor}{\#define USB\_FADDR\_S             0}}
\DoxyCodeLine{6680 }
\DoxyCodeLine{6681 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6682 \textcolor{comment}{//}}
\DoxyCodeLine{6683 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_POWER register.}}
\DoxyCodeLine{6684 \textcolor{comment}{//}}
\DoxyCodeLine{6685 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6686 \textcolor{preprocessor}{\#define USB\_POWER\_ISOUP         0x00000080  }\textcolor{comment}{// Isochronous Update}}
\DoxyCodeLine{6687 \textcolor{preprocessor}{\#define USB\_POWER\_SOFTCONN      0x00000040  }\textcolor{comment}{// Soft Connect/Disconnect}}
\DoxyCodeLine{6688 \textcolor{preprocessor}{\#define USB\_POWER\_RESET         0x00000008  }\textcolor{comment}{// RESET Signaling}}
\DoxyCodeLine{6689 \textcolor{preprocessor}{\#define USB\_POWER\_RESUME        0x00000004  }\textcolor{comment}{// RESUME Signaling}}
\DoxyCodeLine{6690 \textcolor{preprocessor}{\#define USB\_POWER\_SUSPEND       0x00000002  }\textcolor{comment}{// SUSPEND Mode}}
\DoxyCodeLine{6691 \textcolor{preprocessor}{\#define USB\_POWER\_PWRDNPHY      0x00000001  }\textcolor{comment}{// Power Down PHY}}
\DoxyCodeLine{6692 }
\DoxyCodeLine{6693 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6694 \textcolor{comment}{//}}
\DoxyCodeLine{6695 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXIS register.}}
\DoxyCodeLine{6696 \textcolor{comment}{//}}
\DoxyCodeLine{6697 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6698 \textcolor{preprocessor}{\#define USB\_TXIS\_EP7            0x00000080  }\textcolor{comment}{// TX Endpoint 7 Interrupt}}
\DoxyCodeLine{6699 \textcolor{preprocessor}{\#define USB\_TXIS\_EP6            0x00000040  }\textcolor{comment}{// TX Endpoint 6 Interrupt}}
\DoxyCodeLine{6700 \textcolor{preprocessor}{\#define USB\_TXIS\_EP5            0x00000020  }\textcolor{comment}{// TX Endpoint 5 Interrupt}}
\DoxyCodeLine{6701 \textcolor{preprocessor}{\#define USB\_TXIS\_EP4            0x00000010  }\textcolor{comment}{// TX Endpoint 4 Interrupt}}
\DoxyCodeLine{6702 \textcolor{preprocessor}{\#define USB\_TXIS\_EP3            0x00000008  }\textcolor{comment}{// TX Endpoint 3 Interrupt}}
\DoxyCodeLine{6703 \textcolor{preprocessor}{\#define USB\_TXIS\_EP2            0x00000004  }\textcolor{comment}{// TX Endpoint 2 Interrupt}}
\DoxyCodeLine{6704 \textcolor{preprocessor}{\#define USB\_TXIS\_EP1            0x00000002  }\textcolor{comment}{// TX Endpoint 1 Interrupt}}
\DoxyCodeLine{6705 \textcolor{preprocessor}{\#define USB\_TXIS\_EP0            0x00000001  }\textcolor{comment}{// TX and RX Endpoint 0 Interrupt}}
\DoxyCodeLine{6706 }
\DoxyCodeLine{6707 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6708 \textcolor{comment}{//}}
\DoxyCodeLine{6709 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXIS register.}}
\DoxyCodeLine{6710 \textcolor{comment}{//}}
\DoxyCodeLine{6711 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6712 \textcolor{preprocessor}{\#define USB\_RXIS\_EP7            0x00000080  }\textcolor{comment}{// RX Endpoint 7 Interrupt}}
\DoxyCodeLine{6713 \textcolor{preprocessor}{\#define USB\_RXIS\_EP6            0x00000040  }\textcolor{comment}{// RX Endpoint 6 Interrupt}}
\DoxyCodeLine{6714 \textcolor{preprocessor}{\#define USB\_RXIS\_EP5            0x00000020  }\textcolor{comment}{// RX Endpoint 5 Interrupt}}
\DoxyCodeLine{6715 \textcolor{preprocessor}{\#define USB\_RXIS\_EP4            0x00000010  }\textcolor{comment}{// RX Endpoint 4 Interrupt}}
\DoxyCodeLine{6716 \textcolor{preprocessor}{\#define USB\_RXIS\_EP3            0x00000008  }\textcolor{comment}{// RX Endpoint 3 Interrupt}}
\DoxyCodeLine{6717 \textcolor{preprocessor}{\#define USB\_RXIS\_EP2            0x00000004  }\textcolor{comment}{// RX Endpoint 2 Interrupt}}
\DoxyCodeLine{6718 \textcolor{preprocessor}{\#define USB\_RXIS\_EP1            0x00000002  }\textcolor{comment}{// RX Endpoint 1 Interrupt}}
\DoxyCodeLine{6719 }
\DoxyCodeLine{6720 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6721 \textcolor{comment}{//}}
\DoxyCodeLine{6722 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXIE register.}}
\DoxyCodeLine{6723 \textcolor{comment}{//}}
\DoxyCodeLine{6724 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6725 \textcolor{preprocessor}{\#define USB\_TXIE\_EP7            0x00000080  }\textcolor{comment}{// TX Endpoint 7 Interrupt Enable}}
\DoxyCodeLine{6726 \textcolor{preprocessor}{\#define USB\_TXIE\_EP6            0x00000040  }\textcolor{comment}{// TX Endpoint 6 Interrupt Enable}}
\DoxyCodeLine{6727 \textcolor{preprocessor}{\#define USB\_TXIE\_EP5            0x00000020  }\textcolor{comment}{// TX Endpoint 5 Interrupt Enable}}
\DoxyCodeLine{6728 \textcolor{preprocessor}{\#define USB\_TXIE\_EP4            0x00000010  }\textcolor{comment}{// TX Endpoint 4 Interrupt Enable}}
\DoxyCodeLine{6729 \textcolor{preprocessor}{\#define USB\_TXIE\_EP3            0x00000008  }\textcolor{comment}{// TX Endpoint 3 Interrupt Enable}}
\DoxyCodeLine{6730 \textcolor{preprocessor}{\#define USB\_TXIE\_EP2            0x00000004  }\textcolor{comment}{// TX Endpoint 2 Interrupt Enable}}
\DoxyCodeLine{6731 \textcolor{preprocessor}{\#define USB\_TXIE\_EP1            0x00000002  }\textcolor{comment}{// TX Endpoint 1 Interrupt Enable}}
\DoxyCodeLine{6732 \textcolor{preprocessor}{\#define USB\_TXIE\_EP0            0x00000001  }\textcolor{comment}{// TX and RX Endpoint 0 Interrupt}}
\DoxyCodeLine{6733                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{6734 }
\DoxyCodeLine{6735 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6736 \textcolor{comment}{//}}
\DoxyCodeLine{6737 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXIE register.}}
\DoxyCodeLine{6738 \textcolor{comment}{//}}
\DoxyCodeLine{6739 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6740 \textcolor{preprocessor}{\#define USB\_RXIE\_EP7            0x00000080  }\textcolor{comment}{// RX Endpoint 7 Interrupt Enable}}
\DoxyCodeLine{6741 \textcolor{preprocessor}{\#define USB\_RXIE\_EP6            0x00000040  }\textcolor{comment}{// RX Endpoint 6 Interrupt Enable}}
\DoxyCodeLine{6742 \textcolor{preprocessor}{\#define USB\_RXIE\_EP5            0x00000020  }\textcolor{comment}{// RX Endpoint 5 Interrupt Enable}}
\DoxyCodeLine{6743 \textcolor{preprocessor}{\#define USB\_RXIE\_EP4            0x00000010  }\textcolor{comment}{// RX Endpoint 4 Interrupt Enable}}
\DoxyCodeLine{6744 \textcolor{preprocessor}{\#define USB\_RXIE\_EP3            0x00000008  }\textcolor{comment}{// RX Endpoint 3 Interrupt Enable}}
\DoxyCodeLine{6745 \textcolor{preprocessor}{\#define USB\_RXIE\_EP2            0x00000004  }\textcolor{comment}{// RX Endpoint 2 Interrupt Enable}}
\DoxyCodeLine{6746 \textcolor{preprocessor}{\#define USB\_RXIE\_EP1            0x00000002  }\textcolor{comment}{// RX Endpoint 1 Interrupt Enable}}
\DoxyCodeLine{6747 }
\DoxyCodeLine{6748 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6749 \textcolor{comment}{//}}
\DoxyCodeLine{6750 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_IS register.}}
\DoxyCodeLine{6751 \textcolor{comment}{//}}
\DoxyCodeLine{6752 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6753 \textcolor{preprocessor}{\#define USB\_IS\_VBUSERR          0x00000080  }\textcolor{comment}{// VBUS Error (OTG only)}}
\DoxyCodeLine{6754 \textcolor{preprocessor}{\#define USB\_IS\_SESREQ           0x00000040  }\textcolor{comment}{// SESSION REQUEST (OTG only)}}
\DoxyCodeLine{6755 \textcolor{preprocessor}{\#define USB\_IS\_DISCON           0x00000020  }\textcolor{comment}{// Session Disconnect (OTG only)}}
\DoxyCodeLine{6756 \textcolor{preprocessor}{\#define USB\_IS\_CONN             0x00000010  }\textcolor{comment}{// Session Connect}}
\DoxyCodeLine{6757 \textcolor{preprocessor}{\#define USB\_IS\_SOF              0x00000008  }\textcolor{comment}{// Start of Frame}}
\DoxyCodeLine{6758 \textcolor{preprocessor}{\#define USB\_IS\_BABBLE           0x00000004  }\textcolor{comment}{// Babble Detected}}
\DoxyCodeLine{6759 \textcolor{preprocessor}{\#define USB\_IS\_RESET            0x00000004  }\textcolor{comment}{// RESET Signaling Detected}}
\DoxyCodeLine{6760 \textcolor{preprocessor}{\#define USB\_IS\_RESUME           0x00000002  }\textcolor{comment}{// RESUME Signaling Detected}}
\DoxyCodeLine{6761 \textcolor{preprocessor}{\#define USB\_IS\_SUSPEND          0x00000001  }\textcolor{comment}{// SUSPEND Signaling Detected}}
\DoxyCodeLine{6762 }
\DoxyCodeLine{6763 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6764 \textcolor{comment}{//}}
\DoxyCodeLine{6765 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_IE register.}}
\DoxyCodeLine{6766 \textcolor{comment}{//}}
\DoxyCodeLine{6767 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6768 \textcolor{preprocessor}{\#define USB\_IE\_VBUSERR          0x00000080  }\textcolor{comment}{// Enable VBUS Error Interrupt (OTG}}
\DoxyCodeLine{6769                                             \textcolor{comment}{// only)}}
\DoxyCodeLine{6770 \textcolor{preprocessor}{\#define USB\_IE\_SESREQ           0x00000040  }\textcolor{comment}{// Enable Session Request (OTG}}
\DoxyCodeLine{6771                                             \textcolor{comment}{// only)}}
\DoxyCodeLine{6772 \textcolor{preprocessor}{\#define USB\_IE\_DISCON           0x00000020  }\textcolor{comment}{// Enable Disconnect Interrupt}}
\DoxyCodeLine{6773 \textcolor{preprocessor}{\#define USB\_IE\_CONN             0x00000010  }\textcolor{comment}{// Enable Connect Interrupt}}
\DoxyCodeLine{6774 \textcolor{preprocessor}{\#define USB\_IE\_SOF              0x00000008  }\textcolor{comment}{// Enable Start-\/of-\/Frame Interrupt}}
\DoxyCodeLine{6775 \textcolor{preprocessor}{\#define USB\_IE\_BABBLE           0x00000004  }\textcolor{comment}{// Enable Babble Interrupt}}
\DoxyCodeLine{6776 \textcolor{preprocessor}{\#define USB\_IE\_RESET            0x00000004  }\textcolor{comment}{// Enable RESET Interrupt}}
\DoxyCodeLine{6777 \textcolor{preprocessor}{\#define USB\_IE\_RESUME           0x00000002  }\textcolor{comment}{// Enable RESUME Interrupt}}
\DoxyCodeLine{6778 \textcolor{preprocessor}{\#define USB\_IE\_SUSPND           0x00000001  }\textcolor{comment}{// Enable SUSPEND Interrupt}}
\DoxyCodeLine{6779 }
\DoxyCodeLine{6780 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6781 \textcolor{comment}{//}}
\DoxyCodeLine{6782 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FRAME register.}}
\DoxyCodeLine{6783 \textcolor{comment}{//}}
\DoxyCodeLine{6784 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6785 \textcolor{preprocessor}{\#define USB\_FRAME\_M             0x000007FF  }\textcolor{comment}{// Frame Number}}
\DoxyCodeLine{6786 \textcolor{preprocessor}{\#define USB\_FRAME\_S             0}}
\DoxyCodeLine{6787 }
\DoxyCodeLine{6788 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6789 \textcolor{comment}{//}}
\DoxyCodeLine{6790 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_EPIDX register.}}
\DoxyCodeLine{6791 \textcolor{comment}{//}}
\DoxyCodeLine{6792 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6793 \textcolor{preprocessor}{\#define USB\_EPIDX\_EPIDX\_M       0x0000000F  }\textcolor{comment}{// Endpoint Index}}
\DoxyCodeLine{6794 \textcolor{preprocessor}{\#define USB\_EPIDX\_EPIDX\_S       0}}
\DoxyCodeLine{6795 }
\DoxyCodeLine{6796 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6797 \textcolor{comment}{//}}
\DoxyCodeLine{6798 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TEST register.}}
\DoxyCodeLine{6799 \textcolor{comment}{//}}
\DoxyCodeLine{6800 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6801 \textcolor{preprocessor}{\#define USB\_TEST\_FORCEH         0x00000080  }\textcolor{comment}{// Force Host Mode}}
\DoxyCodeLine{6802 \textcolor{preprocessor}{\#define USB\_TEST\_FIFOACC        0x00000040  }\textcolor{comment}{// FIFO Access}}
\DoxyCodeLine{6803 \textcolor{preprocessor}{\#define USB\_TEST\_FORCEFS        0x00000020  }\textcolor{comment}{// Force Full-\/Speed Mode}}
\DoxyCodeLine{6804 }
\DoxyCodeLine{6805 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6806 \textcolor{comment}{//}}
\DoxyCodeLine{6807 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO0 register.}}
\DoxyCodeLine{6808 \textcolor{comment}{//}}
\DoxyCodeLine{6809 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6810 \textcolor{preprocessor}{\#define USB\_FIFO0\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{6811 \textcolor{preprocessor}{\#define USB\_FIFO0\_EPDATA\_S      0}}
\DoxyCodeLine{6812 }
\DoxyCodeLine{6813 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6814 \textcolor{comment}{//}}
\DoxyCodeLine{6815 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO1 register.}}
\DoxyCodeLine{6816 \textcolor{comment}{//}}
\DoxyCodeLine{6817 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6818 \textcolor{preprocessor}{\#define USB\_FIFO1\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{6819 \textcolor{preprocessor}{\#define USB\_FIFO1\_EPDATA\_S      0}}
\DoxyCodeLine{6820 }
\DoxyCodeLine{6821 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6822 \textcolor{comment}{//}}
\DoxyCodeLine{6823 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO2 register.}}
\DoxyCodeLine{6824 \textcolor{comment}{//}}
\DoxyCodeLine{6825 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6826 \textcolor{preprocessor}{\#define USB\_FIFO2\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{6827 \textcolor{preprocessor}{\#define USB\_FIFO2\_EPDATA\_S      0}}
\DoxyCodeLine{6828 }
\DoxyCodeLine{6829 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6830 \textcolor{comment}{//}}
\DoxyCodeLine{6831 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO3 register.}}
\DoxyCodeLine{6832 \textcolor{comment}{//}}
\DoxyCodeLine{6833 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6834 \textcolor{preprocessor}{\#define USB\_FIFO3\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{6835 \textcolor{preprocessor}{\#define USB\_FIFO3\_EPDATA\_S      0}}
\DoxyCodeLine{6836 }
\DoxyCodeLine{6837 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6838 \textcolor{comment}{//}}
\DoxyCodeLine{6839 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO4 register.}}
\DoxyCodeLine{6840 \textcolor{comment}{//}}
\DoxyCodeLine{6841 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6842 \textcolor{preprocessor}{\#define USB\_FIFO4\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{6843 \textcolor{preprocessor}{\#define USB\_FIFO4\_EPDATA\_S      0}}
\DoxyCodeLine{6844 }
\DoxyCodeLine{6845 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6846 \textcolor{comment}{//}}
\DoxyCodeLine{6847 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO5 register.}}
\DoxyCodeLine{6848 \textcolor{comment}{//}}
\DoxyCodeLine{6849 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6850 \textcolor{preprocessor}{\#define USB\_FIFO5\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{6851 \textcolor{preprocessor}{\#define USB\_FIFO5\_EPDATA\_S      0}}
\DoxyCodeLine{6852 }
\DoxyCodeLine{6853 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6854 \textcolor{comment}{//}}
\DoxyCodeLine{6855 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO6 register.}}
\DoxyCodeLine{6856 \textcolor{comment}{//}}
\DoxyCodeLine{6857 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6858 \textcolor{preprocessor}{\#define USB\_FIFO6\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{6859 \textcolor{preprocessor}{\#define USB\_FIFO6\_EPDATA\_S      0}}
\DoxyCodeLine{6860 }
\DoxyCodeLine{6861 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6862 \textcolor{comment}{//}}
\DoxyCodeLine{6863 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FIFO7 register.}}
\DoxyCodeLine{6864 \textcolor{comment}{//}}
\DoxyCodeLine{6865 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6866 \textcolor{preprocessor}{\#define USB\_FIFO7\_EPDATA\_M      0xFFFFFFFF  }\textcolor{comment}{// Endpoint Data}}
\DoxyCodeLine{6867 \textcolor{preprocessor}{\#define USB\_FIFO7\_EPDATA\_S      0}}
\DoxyCodeLine{6868 }
\DoxyCodeLine{6869 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6870 \textcolor{comment}{//}}
\DoxyCodeLine{6871 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_DEVCTL register.}}
\DoxyCodeLine{6872 \textcolor{comment}{//}}
\DoxyCodeLine{6873 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6874 \textcolor{preprocessor}{\#define USB\_DEVCTL\_DEV          0x00000080  }\textcolor{comment}{// Device Mode (OTG only)}}
\DoxyCodeLine{6875 \textcolor{preprocessor}{\#define USB\_DEVCTL\_FSDEV        0x00000040  }\textcolor{comment}{// Full-\/Speed Device Detected}}
\DoxyCodeLine{6876 \textcolor{preprocessor}{\#define USB\_DEVCTL\_LSDEV        0x00000020  }\textcolor{comment}{// Low-\/Speed Device Detected}}
\DoxyCodeLine{6877 \textcolor{preprocessor}{\#define USB\_DEVCTL\_VBUS\_M       0x00000018  }\textcolor{comment}{// VBUS Level (OTG only)}}
\DoxyCodeLine{6878 \textcolor{preprocessor}{\#define USB\_DEVCTL\_VBUS\_NONE    0x00000000  }\textcolor{comment}{// Below SessionEnd}}
\DoxyCodeLine{6879 \textcolor{preprocessor}{\#define USB\_DEVCTL\_VBUS\_SEND    0x00000008  }\textcolor{comment}{// Above SessionEnd, below AValid}}
\DoxyCodeLine{6880 \textcolor{preprocessor}{\#define USB\_DEVCTL\_VBUS\_AVALID  0x00000010  }\textcolor{comment}{// Above AValid, below VBUSValid}}
\DoxyCodeLine{6881 \textcolor{preprocessor}{\#define USB\_DEVCTL\_VBUS\_VALID   0x00000018  }\textcolor{comment}{// Above VBUSValid}}
\DoxyCodeLine{6882 \textcolor{preprocessor}{\#define USB\_DEVCTL\_HOST         0x00000004  }\textcolor{comment}{// Host Mode}}
\DoxyCodeLine{6883 \textcolor{preprocessor}{\#define USB\_DEVCTL\_HOSTREQ      0x00000002  }\textcolor{comment}{// Host Request (OTG only)}}
\DoxyCodeLine{6884 \textcolor{preprocessor}{\#define USB\_DEVCTL\_SESSION      0x00000001  }\textcolor{comment}{// Session Start/End (OTG only)}}
\DoxyCodeLine{6885 }
\DoxyCodeLine{6886 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6887 \textcolor{comment}{//}}
\DoxyCodeLine{6888 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFIFOSZ register.}}
\DoxyCodeLine{6889 \textcolor{comment}{//}}
\DoxyCodeLine{6890 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6891 \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_DPB        0x00000010  }\textcolor{comment}{// Double Packet Buffer Support}}
\DoxyCodeLine{6892 \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_M     0x0000000F  }\textcolor{comment}{// Max Packet Size}}
\DoxyCodeLine{6893 \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_8     0x00000000  }\textcolor{comment}{// 8}}
\DoxyCodeLine{6894 \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_16    0x00000001  }\textcolor{comment}{// 16}}
\DoxyCodeLine{6895 \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_32    0x00000002  }\textcolor{comment}{// 32}}
\DoxyCodeLine{6896 \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_64    0x00000003  }\textcolor{comment}{// 64}}
\DoxyCodeLine{6897 \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_128   0x00000004  }\textcolor{comment}{// 128}}
\DoxyCodeLine{6898 \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_256   0x00000005  }\textcolor{comment}{// 256}}
\DoxyCodeLine{6899 \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_512   0x00000006  }\textcolor{comment}{// 512}}
\DoxyCodeLine{6900 \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_1024  0x00000007  }\textcolor{comment}{// 1024}}
\DoxyCodeLine{6901 \textcolor{preprocessor}{\#define USB\_TXFIFOSZ\_SIZE\_2048  0x00000008  }\textcolor{comment}{// 2048}}
\DoxyCodeLine{6902 }
\DoxyCodeLine{6903 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6904 \textcolor{comment}{//}}
\DoxyCodeLine{6905 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFIFOSZ register.}}
\DoxyCodeLine{6906 \textcolor{comment}{//}}
\DoxyCodeLine{6907 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6908 \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_DPB        0x00000010  }\textcolor{comment}{// Double Packet Buffer Support}}
\DoxyCodeLine{6909 \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_M     0x0000000F  }\textcolor{comment}{// Max Packet Size}}
\DoxyCodeLine{6910 \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_8     0x00000000  }\textcolor{comment}{// 8}}
\DoxyCodeLine{6911 \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_16    0x00000001  }\textcolor{comment}{// 16}}
\DoxyCodeLine{6912 \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_32    0x00000002  }\textcolor{comment}{// 32}}
\DoxyCodeLine{6913 \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_64    0x00000003  }\textcolor{comment}{// 64}}
\DoxyCodeLine{6914 \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_128   0x00000004  }\textcolor{comment}{// 128}}
\DoxyCodeLine{6915 \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_256   0x00000005  }\textcolor{comment}{// 256}}
\DoxyCodeLine{6916 \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_512   0x00000006  }\textcolor{comment}{// 512}}
\DoxyCodeLine{6917 \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_1024  0x00000007  }\textcolor{comment}{// 1024}}
\DoxyCodeLine{6918 \textcolor{preprocessor}{\#define USB\_RXFIFOSZ\_SIZE\_2048  0x00000008  }\textcolor{comment}{// 2048}}
\DoxyCodeLine{6919 }
\DoxyCodeLine{6920 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6921 \textcolor{comment}{//}}
\DoxyCodeLine{6922 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFIFOADD}}
\DoxyCodeLine{6923 \textcolor{comment}{// register.}}
\DoxyCodeLine{6924 \textcolor{comment}{//}}
\DoxyCodeLine{6925 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6926 \textcolor{preprocessor}{\#define USB\_TXFIFOADD\_ADDR\_M    0x000001FF  }\textcolor{comment}{// Transmit/Receive Start Address}}
\DoxyCodeLine{6927 \textcolor{preprocessor}{\#define USB\_TXFIFOADD\_ADDR\_S    0}}
\DoxyCodeLine{6928 }
\DoxyCodeLine{6929 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6930 \textcolor{comment}{//}}
\DoxyCodeLine{6931 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFIFOADD}}
\DoxyCodeLine{6932 \textcolor{comment}{// register.}}
\DoxyCodeLine{6933 \textcolor{comment}{//}}
\DoxyCodeLine{6934 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6935 \textcolor{preprocessor}{\#define USB\_RXFIFOADD\_ADDR\_M    0x000001FF  }\textcolor{comment}{// Transmit/Receive Start Address}}
\DoxyCodeLine{6936 \textcolor{preprocessor}{\#define USB\_RXFIFOADD\_ADDR\_S    0}}
\DoxyCodeLine{6937 }
\DoxyCodeLine{6938 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6939 \textcolor{comment}{//}}
\DoxyCodeLine{6940 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_CONTIM register.}}
\DoxyCodeLine{6941 \textcolor{comment}{//}}
\DoxyCodeLine{6942 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6943 \textcolor{preprocessor}{\#define USB\_CONTIM\_WTCON\_M      0x000000F0  }\textcolor{comment}{// Connect Wait}}
\DoxyCodeLine{6944 \textcolor{preprocessor}{\#define USB\_CONTIM\_WTID\_M       0x0000000F  }\textcolor{comment}{// Wait ID}}
\DoxyCodeLine{6945 \textcolor{preprocessor}{\#define USB\_CONTIM\_WTCON\_S      4}}
\DoxyCodeLine{6946 \textcolor{preprocessor}{\#define USB\_CONTIM\_WTID\_S       0}}
\DoxyCodeLine{6947 }
\DoxyCodeLine{6948 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6949 \textcolor{comment}{//}}
\DoxyCodeLine{6950 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_VPLEN register.}}
\DoxyCodeLine{6951 \textcolor{comment}{//}}
\DoxyCodeLine{6952 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6953 \textcolor{preprocessor}{\#define USB\_VPLEN\_VPLEN\_M       0x000000FF  }\textcolor{comment}{// VBUS Pulse Length}}
\DoxyCodeLine{6954 \textcolor{preprocessor}{\#define USB\_VPLEN\_VPLEN\_S       0}}
\DoxyCodeLine{6955 }
\DoxyCodeLine{6956 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6957 \textcolor{comment}{//}}
\DoxyCodeLine{6958 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_FSEOF register.}}
\DoxyCodeLine{6959 \textcolor{comment}{//}}
\DoxyCodeLine{6960 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6961 \textcolor{preprocessor}{\#define USB\_FSEOF\_FSEOFG\_M      0x000000FF  }\textcolor{comment}{// Full-\/Speed End-\/of-\/Frame Gap}}
\DoxyCodeLine{6962 \textcolor{preprocessor}{\#define USB\_FSEOF\_FSEOFG\_S      0}}
\DoxyCodeLine{6963 }
\DoxyCodeLine{6964 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6965 \textcolor{comment}{//}}
\DoxyCodeLine{6966 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_LSEOF register.}}
\DoxyCodeLine{6967 \textcolor{comment}{//}}
\DoxyCodeLine{6968 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6969 \textcolor{preprocessor}{\#define USB\_LSEOF\_LSEOFG\_M      0x000000FF  }\textcolor{comment}{// Low-\/Speed End-\/of-\/Frame Gap}}
\DoxyCodeLine{6970 \textcolor{preprocessor}{\#define USB\_LSEOF\_LSEOFG\_S      0}}
\DoxyCodeLine{6971 }
\DoxyCodeLine{6972 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6973 \textcolor{comment}{//}}
\DoxyCodeLine{6974 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR0}}
\DoxyCodeLine{6975 \textcolor{comment}{// register.}}
\DoxyCodeLine{6976 \textcolor{comment}{//}}
\DoxyCodeLine{6977 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6978 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR0\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{6979 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR0\_ADDR\_S  0}}
\DoxyCodeLine{6980 }
\DoxyCodeLine{6981 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6982 \textcolor{comment}{//}}
\DoxyCodeLine{6983 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR0}}
\DoxyCodeLine{6984 \textcolor{comment}{// register.}}
\DoxyCodeLine{6985 \textcolor{comment}{//}}
\DoxyCodeLine{6986 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6987 \textcolor{preprocessor}{\#define USB\_TXHUBADDR0\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{6988 \textcolor{preprocessor}{\#define USB\_TXHUBADDR0\_ADDR\_S   0}}
\DoxyCodeLine{6989 }
\DoxyCodeLine{6990 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6991 \textcolor{comment}{//}}
\DoxyCodeLine{6992 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT0}}
\DoxyCodeLine{6993 \textcolor{comment}{// register.}}
\DoxyCodeLine{6994 \textcolor{comment}{//}}
\DoxyCodeLine{6995 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{6996 \textcolor{preprocessor}{\#define USB\_TXHUBPORT0\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{6997 \textcolor{preprocessor}{\#define USB\_TXHUBPORT0\_PORT\_S   0}}
\DoxyCodeLine{6998 }
\DoxyCodeLine{6999 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7000 \textcolor{comment}{//}}
\DoxyCodeLine{7001 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR1}}
\DoxyCodeLine{7002 \textcolor{comment}{// register.}}
\DoxyCodeLine{7003 \textcolor{comment}{//}}
\DoxyCodeLine{7004 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7005 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR1\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{7006 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR1\_ADDR\_S  0}}
\DoxyCodeLine{7007 }
\DoxyCodeLine{7008 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7009 \textcolor{comment}{//}}
\DoxyCodeLine{7010 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR1}}
\DoxyCodeLine{7011 \textcolor{comment}{// register.}}
\DoxyCodeLine{7012 \textcolor{comment}{//}}
\DoxyCodeLine{7013 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7014 \textcolor{preprocessor}{\#define USB\_TXHUBADDR1\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{7015 \textcolor{preprocessor}{\#define USB\_TXHUBADDR1\_ADDR\_S   0}}
\DoxyCodeLine{7016 }
\DoxyCodeLine{7017 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7018 \textcolor{comment}{//}}
\DoxyCodeLine{7019 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT1}}
\DoxyCodeLine{7020 \textcolor{comment}{// register.}}
\DoxyCodeLine{7021 \textcolor{comment}{//}}
\DoxyCodeLine{7022 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7023 \textcolor{preprocessor}{\#define USB\_TXHUBPORT1\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{7024 \textcolor{preprocessor}{\#define USB\_TXHUBPORT1\_PORT\_S   0}}
\DoxyCodeLine{7025 }
\DoxyCodeLine{7026 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7027 \textcolor{comment}{//}}
\DoxyCodeLine{7028 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFUNCADDR1}}
\DoxyCodeLine{7029 \textcolor{comment}{// register.}}
\DoxyCodeLine{7030 \textcolor{comment}{//}}
\DoxyCodeLine{7031 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7032 \textcolor{preprocessor}{\#define USB\_RXFUNCADDR1\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{7033 \textcolor{preprocessor}{\#define USB\_RXFUNCADDR1\_ADDR\_S  0}}
\DoxyCodeLine{7034 }
\DoxyCodeLine{7035 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7036 \textcolor{comment}{//}}
\DoxyCodeLine{7037 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBADDR1}}
\DoxyCodeLine{7038 \textcolor{comment}{// register.}}
\DoxyCodeLine{7039 \textcolor{comment}{//}}
\DoxyCodeLine{7040 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7041 \textcolor{preprocessor}{\#define USB\_RXHUBADDR1\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{7042 \textcolor{preprocessor}{\#define USB\_RXHUBADDR1\_ADDR\_S   0}}
\DoxyCodeLine{7043 }
\DoxyCodeLine{7044 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7045 \textcolor{comment}{//}}
\DoxyCodeLine{7046 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBPORT1}}
\DoxyCodeLine{7047 \textcolor{comment}{// register.}}
\DoxyCodeLine{7048 \textcolor{comment}{//}}
\DoxyCodeLine{7049 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7050 \textcolor{preprocessor}{\#define USB\_RXHUBPORT1\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{7051 \textcolor{preprocessor}{\#define USB\_RXHUBPORT1\_PORT\_S   0}}
\DoxyCodeLine{7052 }
\DoxyCodeLine{7053 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7054 \textcolor{comment}{//}}
\DoxyCodeLine{7055 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR2}}
\DoxyCodeLine{7056 \textcolor{comment}{// register.}}
\DoxyCodeLine{7057 \textcolor{comment}{//}}
\DoxyCodeLine{7058 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7059 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR2\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{7060 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR2\_ADDR\_S  0}}
\DoxyCodeLine{7061 }
\DoxyCodeLine{7062 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7063 \textcolor{comment}{//}}
\DoxyCodeLine{7064 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR2}}
\DoxyCodeLine{7065 \textcolor{comment}{// register.}}
\DoxyCodeLine{7066 \textcolor{comment}{//}}
\DoxyCodeLine{7067 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7068 \textcolor{preprocessor}{\#define USB\_TXHUBADDR2\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{7069 \textcolor{preprocessor}{\#define USB\_TXHUBADDR2\_ADDR\_S   0}}
\DoxyCodeLine{7070 }
\DoxyCodeLine{7071 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7072 \textcolor{comment}{//}}
\DoxyCodeLine{7073 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT2}}
\DoxyCodeLine{7074 \textcolor{comment}{// register.}}
\DoxyCodeLine{7075 \textcolor{comment}{//}}
\DoxyCodeLine{7076 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7077 \textcolor{preprocessor}{\#define USB\_TXHUBPORT2\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{7078 \textcolor{preprocessor}{\#define USB\_TXHUBPORT2\_PORT\_S   0}}
\DoxyCodeLine{7079 }
\DoxyCodeLine{7080 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7081 \textcolor{comment}{//}}
\DoxyCodeLine{7082 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFUNCADDR2}}
\DoxyCodeLine{7083 \textcolor{comment}{// register.}}
\DoxyCodeLine{7084 \textcolor{comment}{//}}
\DoxyCodeLine{7085 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7086 \textcolor{preprocessor}{\#define USB\_RXFUNCADDR2\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{7087 \textcolor{preprocessor}{\#define USB\_RXFUNCADDR2\_ADDR\_S  0}}
\DoxyCodeLine{7088 }
\DoxyCodeLine{7089 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7090 \textcolor{comment}{//}}
\DoxyCodeLine{7091 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBADDR2}}
\DoxyCodeLine{7092 \textcolor{comment}{// register.}}
\DoxyCodeLine{7093 \textcolor{comment}{//}}
\DoxyCodeLine{7094 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7095 \textcolor{preprocessor}{\#define USB\_RXHUBADDR2\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{7096 \textcolor{preprocessor}{\#define USB\_RXHUBADDR2\_ADDR\_S   0}}
\DoxyCodeLine{7097 }
\DoxyCodeLine{7098 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7099 \textcolor{comment}{//}}
\DoxyCodeLine{7100 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBPORT2}}
\DoxyCodeLine{7101 \textcolor{comment}{// register.}}
\DoxyCodeLine{7102 \textcolor{comment}{//}}
\DoxyCodeLine{7103 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7104 \textcolor{preprocessor}{\#define USB\_RXHUBPORT2\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{7105 \textcolor{preprocessor}{\#define USB\_RXHUBPORT2\_PORT\_S   0}}
\DoxyCodeLine{7106 }
\DoxyCodeLine{7107 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7108 \textcolor{comment}{//}}
\DoxyCodeLine{7109 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR3}}
\DoxyCodeLine{7110 \textcolor{comment}{// register.}}
\DoxyCodeLine{7111 \textcolor{comment}{//}}
\DoxyCodeLine{7112 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7113 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR3\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{7114 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR3\_ADDR\_S  0}}
\DoxyCodeLine{7115 }
\DoxyCodeLine{7116 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7117 \textcolor{comment}{//}}
\DoxyCodeLine{7118 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR3}}
\DoxyCodeLine{7119 \textcolor{comment}{// register.}}
\DoxyCodeLine{7120 \textcolor{comment}{//}}
\DoxyCodeLine{7121 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7122 \textcolor{preprocessor}{\#define USB\_TXHUBADDR3\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{7123 \textcolor{preprocessor}{\#define USB\_TXHUBADDR3\_ADDR\_S   0}}
\DoxyCodeLine{7124 }
\DoxyCodeLine{7125 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7126 \textcolor{comment}{//}}
\DoxyCodeLine{7127 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT3}}
\DoxyCodeLine{7128 \textcolor{comment}{// register.}}
\DoxyCodeLine{7129 \textcolor{comment}{//}}
\DoxyCodeLine{7130 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7131 \textcolor{preprocessor}{\#define USB\_TXHUBPORT3\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{7132 \textcolor{preprocessor}{\#define USB\_TXHUBPORT3\_PORT\_S   0}}
\DoxyCodeLine{7133 }
\DoxyCodeLine{7134 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7135 \textcolor{comment}{//}}
\DoxyCodeLine{7136 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFUNCADDR3}}
\DoxyCodeLine{7137 \textcolor{comment}{// register.}}
\DoxyCodeLine{7138 \textcolor{comment}{//}}
\DoxyCodeLine{7139 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7140 \textcolor{preprocessor}{\#define USB\_RXFUNCADDR3\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{7141 \textcolor{preprocessor}{\#define USB\_RXFUNCADDR3\_ADDR\_S  0}}
\DoxyCodeLine{7142 }
\DoxyCodeLine{7143 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7144 \textcolor{comment}{//}}
\DoxyCodeLine{7145 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBADDR3}}
\DoxyCodeLine{7146 \textcolor{comment}{// register.}}
\DoxyCodeLine{7147 \textcolor{comment}{//}}
\DoxyCodeLine{7148 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7149 \textcolor{preprocessor}{\#define USB\_RXHUBADDR3\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{7150 \textcolor{preprocessor}{\#define USB\_RXHUBADDR3\_ADDR\_S   0}}
\DoxyCodeLine{7151 }
\DoxyCodeLine{7152 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7153 \textcolor{comment}{//}}
\DoxyCodeLine{7154 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBPORT3}}
\DoxyCodeLine{7155 \textcolor{comment}{// register.}}
\DoxyCodeLine{7156 \textcolor{comment}{//}}
\DoxyCodeLine{7157 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7158 \textcolor{preprocessor}{\#define USB\_RXHUBPORT3\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{7159 \textcolor{preprocessor}{\#define USB\_RXHUBPORT3\_PORT\_S   0}}
\DoxyCodeLine{7160 }
\DoxyCodeLine{7161 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7162 \textcolor{comment}{//}}
\DoxyCodeLine{7163 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR4}}
\DoxyCodeLine{7164 \textcolor{comment}{// register.}}
\DoxyCodeLine{7165 \textcolor{comment}{//}}
\DoxyCodeLine{7166 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7167 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR4\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{7168 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR4\_ADDR\_S  0}}
\DoxyCodeLine{7169 }
\DoxyCodeLine{7170 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7171 \textcolor{comment}{//}}
\DoxyCodeLine{7172 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR4}}
\DoxyCodeLine{7173 \textcolor{comment}{// register.}}
\DoxyCodeLine{7174 \textcolor{comment}{//}}
\DoxyCodeLine{7175 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7176 \textcolor{preprocessor}{\#define USB\_TXHUBADDR4\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{7177 \textcolor{preprocessor}{\#define USB\_TXHUBADDR4\_ADDR\_S   0}}
\DoxyCodeLine{7178 }
\DoxyCodeLine{7179 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7180 \textcolor{comment}{//}}
\DoxyCodeLine{7181 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT4}}
\DoxyCodeLine{7182 \textcolor{comment}{// register.}}
\DoxyCodeLine{7183 \textcolor{comment}{//}}
\DoxyCodeLine{7184 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7185 \textcolor{preprocessor}{\#define USB\_TXHUBPORT4\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{7186 \textcolor{preprocessor}{\#define USB\_TXHUBPORT4\_PORT\_S   0}}
\DoxyCodeLine{7187 }
\DoxyCodeLine{7188 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7189 \textcolor{comment}{//}}
\DoxyCodeLine{7190 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFUNCADDR4}}
\DoxyCodeLine{7191 \textcolor{comment}{// register.}}
\DoxyCodeLine{7192 \textcolor{comment}{//}}
\DoxyCodeLine{7193 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7194 \textcolor{preprocessor}{\#define USB\_RXFUNCADDR4\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{7195 \textcolor{preprocessor}{\#define USB\_RXFUNCADDR4\_ADDR\_S  0}}
\DoxyCodeLine{7196 }
\DoxyCodeLine{7197 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7198 \textcolor{comment}{//}}
\DoxyCodeLine{7199 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBADDR4}}
\DoxyCodeLine{7200 \textcolor{comment}{// register.}}
\DoxyCodeLine{7201 \textcolor{comment}{//}}
\DoxyCodeLine{7202 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7203 \textcolor{preprocessor}{\#define USB\_RXHUBADDR4\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{7204 \textcolor{preprocessor}{\#define USB\_RXHUBADDR4\_ADDR\_S   0}}
\DoxyCodeLine{7205 }
\DoxyCodeLine{7206 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7207 \textcolor{comment}{//}}
\DoxyCodeLine{7208 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBPORT4}}
\DoxyCodeLine{7209 \textcolor{comment}{// register.}}
\DoxyCodeLine{7210 \textcolor{comment}{//}}
\DoxyCodeLine{7211 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7212 \textcolor{preprocessor}{\#define USB\_RXHUBPORT4\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{7213 \textcolor{preprocessor}{\#define USB\_RXHUBPORT4\_PORT\_S   0}}
\DoxyCodeLine{7214 }
\DoxyCodeLine{7215 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7216 \textcolor{comment}{//}}
\DoxyCodeLine{7217 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR5}}
\DoxyCodeLine{7218 \textcolor{comment}{// register.}}
\DoxyCodeLine{7219 \textcolor{comment}{//}}
\DoxyCodeLine{7220 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7221 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR5\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{7222 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR5\_ADDR\_S  0}}
\DoxyCodeLine{7223 }
\DoxyCodeLine{7224 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7225 \textcolor{comment}{//}}
\DoxyCodeLine{7226 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR5}}
\DoxyCodeLine{7227 \textcolor{comment}{// register.}}
\DoxyCodeLine{7228 \textcolor{comment}{//}}
\DoxyCodeLine{7229 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7230 \textcolor{preprocessor}{\#define USB\_TXHUBADDR5\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{7231 \textcolor{preprocessor}{\#define USB\_TXHUBADDR5\_ADDR\_S   0}}
\DoxyCodeLine{7232 }
\DoxyCodeLine{7233 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7234 \textcolor{comment}{//}}
\DoxyCodeLine{7235 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT5}}
\DoxyCodeLine{7236 \textcolor{comment}{// register.}}
\DoxyCodeLine{7237 \textcolor{comment}{//}}
\DoxyCodeLine{7238 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7239 \textcolor{preprocessor}{\#define USB\_TXHUBPORT5\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{7240 \textcolor{preprocessor}{\#define USB\_TXHUBPORT5\_PORT\_S   0}}
\DoxyCodeLine{7241 }
\DoxyCodeLine{7242 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7243 \textcolor{comment}{//}}
\DoxyCodeLine{7244 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFUNCADDR5}}
\DoxyCodeLine{7245 \textcolor{comment}{// register.}}
\DoxyCodeLine{7246 \textcolor{comment}{//}}
\DoxyCodeLine{7247 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7248 \textcolor{preprocessor}{\#define USB\_RXFUNCADDR5\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{7249 \textcolor{preprocessor}{\#define USB\_RXFUNCADDR5\_ADDR\_S  0}}
\DoxyCodeLine{7250 }
\DoxyCodeLine{7251 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7252 \textcolor{comment}{//}}
\DoxyCodeLine{7253 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBADDR5}}
\DoxyCodeLine{7254 \textcolor{comment}{// register.}}
\DoxyCodeLine{7255 \textcolor{comment}{//}}
\DoxyCodeLine{7256 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7257 \textcolor{preprocessor}{\#define USB\_RXHUBADDR5\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{7258 \textcolor{preprocessor}{\#define USB\_RXHUBADDR5\_ADDR\_S   0}}
\DoxyCodeLine{7259 }
\DoxyCodeLine{7260 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7261 \textcolor{comment}{//}}
\DoxyCodeLine{7262 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBPORT5}}
\DoxyCodeLine{7263 \textcolor{comment}{// register.}}
\DoxyCodeLine{7264 \textcolor{comment}{//}}
\DoxyCodeLine{7265 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7266 \textcolor{preprocessor}{\#define USB\_RXHUBPORT5\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{7267 \textcolor{preprocessor}{\#define USB\_RXHUBPORT5\_PORT\_S   0}}
\DoxyCodeLine{7268 }
\DoxyCodeLine{7269 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7270 \textcolor{comment}{//}}
\DoxyCodeLine{7271 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR6}}
\DoxyCodeLine{7272 \textcolor{comment}{// register.}}
\DoxyCodeLine{7273 \textcolor{comment}{//}}
\DoxyCodeLine{7274 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7275 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR6\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{7276 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR6\_ADDR\_S  0}}
\DoxyCodeLine{7277 }
\DoxyCodeLine{7278 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7279 \textcolor{comment}{//}}
\DoxyCodeLine{7280 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR6}}
\DoxyCodeLine{7281 \textcolor{comment}{// register.}}
\DoxyCodeLine{7282 \textcolor{comment}{//}}
\DoxyCodeLine{7283 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7284 \textcolor{preprocessor}{\#define USB\_TXHUBADDR6\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{7285 \textcolor{preprocessor}{\#define USB\_TXHUBADDR6\_ADDR\_S   0}}
\DoxyCodeLine{7286 }
\DoxyCodeLine{7287 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7288 \textcolor{comment}{//}}
\DoxyCodeLine{7289 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT6}}
\DoxyCodeLine{7290 \textcolor{comment}{// register.}}
\DoxyCodeLine{7291 \textcolor{comment}{//}}
\DoxyCodeLine{7292 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7293 \textcolor{preprocessor}{\#define USB\_TXHUBPORT6\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{7294 \textcolor{preprocessor}{\#define USB\_TXHUBPORT6\_PORT\_S   0}}
\DoxyCodeLine{7295 }
\DoxyCodeLine{7296 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7297 \textcolor{comment}{//}}
\DoxyCodeLine{7298 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFUNCADDR6}}
\DoxyCodeLine{7299 \textcolor{comment}{// register.}}
\DoxyCodeLine{7300 \textcolor{comment}{//}}
\DoxyCodeLine{7301 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7302 \textcolor{preprocessor}{\#define USB\_RXFUNCADDR6\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{7303 \textcolor{preprocessor}{\#define USB\_RXFUNCADDR6\_ADDR\_S  0}}
\DoxyCodeLine{7304 }
\DoxyCodeLine{7305 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7306 \textcolor{comment}{//}}
\DoxyCodeLine{7307 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBADDR6}}
\DoxyCodeLine{7308 \textcolor{comment}{// register.}}
\DoxyCodeLine{7309 \textcolor{comment}{//}}
\DoxyCodeLine{7310 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7311 \textcolor{preprocessor}{\#define USB\_RXHUBADDR6\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{7312 \textcolor{preprocessor}{\#define USB\_RXHUBADDR6\_ADDR\_S   0}}
\DoxyCodeLine{7313 }
\DoxyCodeLine{7314 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7315 \textcolor{comment}{//}}
\DoxyCodeLine{7316 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBPORT6}}
\DoxyCodeLine{7317 \textcolor{comment}{// register.}}
\DoxyCodeLine{7318 \textcolor{comment}{//}}
\DoxyCodeLine{7319 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7320 \textcolor{preprocessor}{\#define USB\_RXHUBPORT6\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{7321 \textcolor{preprocessor}{\#define USB\_RXHUBPORT6\_PORT\_S   0}}
\DoxyCodeLine{7322 }
\DoxyCodeLine{7323 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7324 \textcolor{comment}{//}}
\DoxyCodeLine{7325 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXFUNCADDR7}}
\DoxyCodeLine{7326 \textcolor{comment}{// register.}}
\DoxyCodeLine{7327 \textcolor{comment}{//}}
\DoxyCodeLine{7328 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7329 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR7\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{7330 \textcolor{preprocessor}{\#define USB\_TXFUNCADDR7\_ADDR\_S  0}}
\DoxyCodeLine{7331 }
\DoxyCodeLine{7332 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7333 \textcolor{comment}{//}}
\DoxyCodeLine{7334 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBADDR7}}
\DoxyCodeLine{7335 \textcolor{comment}{// register.}}
\DoxyCodeLine{7336 \textcolor{comment}{//}}
\DoxyCodeLine{7337 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7338 \textcolor{preprocessor}{\#define USB\_TXHUBADDR7\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{7339 \textcolor{preprocessor}{\#define USB\_TXHUBADDR7\_ADDR\_S   0}}
\DoxyCodeLine{7340 }
\DoxyCodeLine{7341 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7342 \textcolor{comment}{//}}
\DoxyCodeLine{7343 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXHUBPORT7}}
\DoxyCodeLine{7344 \textcolor{comment}{// register.}}
\DoxyCodeLine{7345 \textcolor{comment}{//}}
\DoxyCodeLine{7346 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7347 \textcolor{preprocessor}{\#define USB\_TXHUBPORT7\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{7348 \textcolor{preprocessor}{\#define USB\_TXHUBPORT7\_PORT\_S   0}}
\DoxyCodeLine{7349 }
\DoxyCodeLine{7350 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7351 \textcolor{comment}{//}}
\DoxyCodeLine{7352 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXFUNCADDR7}}
\DoxyCodeLine{7353 \textcolor{comment}{// register.}}
\DoxyCodeLine{7354 \textcolor{comment}{//}}
\DoxyCodeLine{7355 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7356 \textcolor{preprocessor}{\#define USB\_RXFUNCADDR7\_ADDR\_M  0x0000007F  }\textcolor{comment}{// Device Address}}
\DoxyCodeLine{7357 \textcolor{preprocessor}{\#define USB\_RXFUNCADDR7\_ADDR\_S  0}}
\DoxyCodeLine{7358 }
\DoxyCodeLine{7359 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7360 \textcolor{comment}{//}}
\DoxyCodeLine{7361 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBADDR7}}
\DoxyCodeLine{7362 \textcolor{comment}{// register.}}
\DoxyCodeLine{7363 \textcolor{comment}{//}}
\DoxyCodeLine{7364 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7365 \textcolor{preprocessor}{\#define USB\_RXHUBADDR7\_ADDR\_M   0x0000007F  }\textcolor{comment}{// Hub Address}}
\DoxyCodeLine{7366 \textcolor{preprocessor}{\#define USB\_RXHUBADDR7\_ADDR\_S   0}}
\DoxyCodeLine{7367 }
\DoxyCodeLine{7368 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7369 \textcolor{comment}{//}}
\DoxyCodeLine{7370 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXHUBPORT7}}
\DoxyCodeLine{7371 \textcolor{comment}{// register.}}
\DoxyCodeLine{7372 \textcolor{comment}{//}}
\DoxyCodeLine{7373 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7374 \textcolor{preprocessor}{\#define USB\_RXHUBPORT7\_PORT\_M   0x0000007F  }\textcolor{comment}{// Hub Port}}
\DoxyCodeLine{7375 \textcolor{preprocessor}{\#define USB\_RXHUBPORT7\_PORT\_S   0}}
\DoxyCodeLine{7376 }
\DoxyCodeLine{7377 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7378 \textcolor{comment}{//}}
\DoxyCodeLine{7379 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_CSRL0 register.}}
\DoxyCodeLine{7380 \textcolor{comment}{//}}
\DoxyCodeLine{7381 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7382 \textcolor{preprocessor}{\#define USB\_CSRL0\_NAKTO         0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{7383 \textcolor{preprocessor}{\#define USB\_CSRL0\_SETENDC       0x00000080  }\textcolor{comment}{// Setup End Clear}}
\DoxyCodeLine{7384 \textcolor{preprocessor}{\#define USB\_CSRL0\_STATUS        0x00000040  }\textcolor{comment}{// STATUS Packet}}
\DoxyCodeLine{7385 \textcolor{preprocessor}{\#define USB\_CSRL0\_RXRDYC        0x00000040  }\textcolor{comment}{// RXRDY Clear}}
\DoxyCodeLine{7386 \textcolor{preprocessor}{\#define USB\_CSRL0\_REQPKT        0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{7387 \textcolor{preprocessor}{\#define USB\_CSRL0\_STALL         0x00000020  }\textcolor{comment}{// Send Stall}}
\DoxyCodeLine{7388 \textcolor{preprocessor}{\#define USB\_CSRL0\_SETEND        0x00000010  }\textcolor{comment}{// Setup End}}
\DoxyCodeLine{7389 \textcolor{preprocessor}{\#define USB\_CSRL0\_ERROR         0x00000010  }\textcolor{comment}{// Error}}
\DoxyCodeLine{7390 \textcolor{preprocessor}{\#define USB\_CSRL0\_DATAEND       0x00000008  }\textcolor{comment}{// Data End}}
\DoxyCodeLine{7391 \textcolor{preprocessor}{\#define USB\_CSRL0\_SETUP         0x00000008  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{7392 \textcolor{preprocessor}{\#define USB\_CSRL0\_STALLED       0x00000004  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{7393 \textcolor{preprocessor}{\#define USB\_CSRL0\_TXRDY         0x00000002  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{7394 \textcolor{preprocessor}{\#define USB\_CSRL0\_RXRDY         0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{7395 }
\DoxyCodeLine{7396 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7397 \textcolor{comment}{//}}
\DoxyCodeLine{7398 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_CSRH0 register.}}
\DoxyCodeLine{7399 \textcolor{comment}{//}}
\DoxyCodeLine{7400 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7401 \textcolor{preprocessor}{\#define USB\_CSRH0\_DTWE          0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{7402 \textcolor{preprocessor}{\#define USB\_CSRH0\_DT            0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{7403 \textcolor{preprocessor}{\#define USB\_CSRH0\_FLUSH         0x00000001  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{7404 }
\DoxyCodeLine{7405 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7406 \textcolor{comment}{//}}
\DoxyCodeLine{7407 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_COUNT0 register.}}
\DoxyCodeLine{7408 \textcolor{comment}{//}}
\DoxyCodeLine{7409 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7410 \textcolor{preprocessor}{\#define USB\_COUNT0\_COUNT\_M      0x0000007F  }\textcolor{comment}{// FIFO Count}}
\DoxyCodeLine{7411 \textcolor{preprocessor}{\#define USB\_COUNT0\_COUNT\_S      0}}
\DoxyCodeLine{7412 }
\DoxyCodeLine{7413 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7414 \textcolor{comment}{//}}
\DoxyCodeLine{7415 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TYPE0 register.}}
\DoxyCodeLine{7416 \textcolor{comment}{//}}
\DoxyCodeLine{7417 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7418 \textcolor{preprocessor}{\#define USB\_TYPE0\_SPEED\_M       0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{7419 \textcolor{preprocessor}{\#define USB\_TYPE0\_SPEED\_FULL    0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{7420 \textcolor{preprocessor}{\#define USB\_TYPE0\_SPEED\_LOW     0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{7421 }
\DoxyCodeLine{7422 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7423 \textcolor{comment}{//}}
\DoxyCodeLine{7424 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_NAKLMT register.}}
\DoxyCodeLine{7425 \textcolor{comment}{//}}
\DoxyCodeLine{7426 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7427 \textcolor{preprocessor}{\#define USB\_NAKLMT\_NAKLMT\_M     0x0000001F  }\textcolor{comment}{// EP0 NAK Limit}}
\DoxyCodeLine{7428 \textcolor{preprocessor}{\#define USB\_NAKLMT\_NAKLMT\_S     0}}
\DoxyCodeLine{7429 }
\DoxyCodeLine{7430 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7431 \textcolor{comment}{//}}
\DoxyCodeLine{7432 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXMAXP1 register.}}
\DoxyCodeLine{7433 \textcolor{comment}{//}}
\DoxyCodeLine{7434 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7435 \textcolor{preprocessor}{\#define USB\_TXMAXP1\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{7436 \textcolor{preprocessor}{\#define USB\_TXMAXP1\_MAXLOAD\_S   0}}
\DoxyCodeLine{7437 }
\DoxyCodeLine{7438 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7439 \textcolor{comment}{//}}
\DoxyCodeLine{7440 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRL1 register.}}
\DoxyCodeLine{7441 \textcolor{comment}{//}}
\DoxyCodeLine{7442 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7443 \textcolor{preprocessor}{\#define USB\_TXCSRL1\_NAKTO       0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{7444 \textcolor{preprocessor}{\#define USB\_TXCSRL1\_CLRDT       0x00000040  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{7445 \textcolor{preprocessor}{\#define USB\_TXCSRL1\_STALLED     0x00000020  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{7446 \textcolor{preprocessor}{\#define USB\_TXCSRL1\_STALL       0x00000010  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{7447 \textcolor{preprocessor}{\#define USB\_TXCSRL1\_SETUP       0x00000010  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{7448 \textcolor{preprocessor}{\#define USB\_TXCSRL1\_FLUSH       0x00000008  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{7449 \textcolor{preprocessor}{\#define USB\_TXCSRL1\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{7450 \textcolor{preprocessor}{\#define USB\_TXCSRL1\_UNDRN       0x00000004  }\textcolor{comment}{// Underrun}}
\DoxyCodeLine{7451 \textcolor{preprocessor}{\#define USB\_TXCSRL1\_FIFONE      0x00000002  }\textcolor{comment}{// FIFO Not Empty}}
\DoxyCodeLine{7452 \textcolor{preprocessor}{\#define USB\_TXCSRL1\_TXRDY       0x00000001  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{7453 }
\DoxyCodeLine{7454 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7455 \textcolor{comment}{//}}
\DoxyCodeLine{7456 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRH1 register.}}
\DoxyCodeLine{7457 \textcolor{comment}{//}}
\DoxyCodeLine{7458 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7459 \textcolor{preprocessor}{\#define USB\_TXCSRH1\_AUTOSET     0x00000080  }\textcolor{comment}{// Auto Set}}
\DoxyCodeLine{7460 \textcolor{preprocessor}{\#define USB\_TXCSRH1\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{7461 \textcolor{preprocessor}{\#define USB\_TXCSRH1\_MODE        0x00000020  }\textcolor{comment}{// Mode}}
\DoxyCodeLine{7462 \textcolor{preprocessor}{\#define USB\_TXCSRH1\_DMAEN       0x00000010  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{7463 \textcolor{preprocessor}{\#define USB\_TXCSRH1\_FDT         0x00000008  }\textcolor{comment}{// Force Data Toggle}}
\DoxyCodeLine{7464 \textcolor{preprocessor}{\#define USB\_TXCSRH1\_DMAMOD      0x00000004  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{7465 \textcolor{preprocessor}{\#define USB\_TXCSRH1\_DTWE        0x00000002  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{7466 \textcolor{preprocessor}{\#define USB\_TXCSRH1\_DT          0x00000001  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{7467 }
\DoxyCodeLine{7468 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7469 \textcolor{comment}{//}}
\DoxyCodeLine{7470 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXMAXP1 register.}}
\DoxyCodeLine{7471 \textcolor{comment}{//}}
\DoxyCodeLine{7472 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7473 \textcolor{preprocessor}{\#define USB\_RXMAXP1\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{7474 \textcolor{preprocessor}{\#define USB\_RXMAXP1\_MAXLOAD\_S   0}}
\DoxyCodeLine{7475 }
\DoxyCodeLine{7476 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7477 \textcolor{comment}{//}}
\DoxyCodeLine{7478 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRL1 register.}}
\DoxyCodeLine{7479 \textcolor{comment}{//}}
\DoxyCodeLine{7480 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7481 \textcolor{preprocessor}{\#define USB\_RXCSRL1\_CLRDT       0x00000080  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{7482 \textcolor{preprocessor}{\#define USB\_RXCSRL1\_STALLED     0x00000040  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{7483 \textcolor{preprocessor}{\#define USB\_RXCSRL1\_STALL       0x00000020  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{7484 \textcolor{preprocessor}{\#define USB\_RXCSRL1\_REQPKT      0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{7485 \textcolor{preprocessor}{\#define USB\_RXCSRL1\_FLUSH       0x00000010  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{7486 \textcolor{preprocessor}{\#define USB\_RXCSRL1\_DATAERR     0x00000008  }\textcolor{comment}{// Data Error}}
\DoxyCodeLine{7487 \textcolor{preprocessor}{\#define USB\_RXCSRL1\_NAKTO       0x00000008  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{7488 \textcolor{preprocessor}{\#define USB\_RXCSRL1\_OVER        0x00000004  }\textcolor{comment}{// Overrun}}
\DoxyCodeLine{7489 \textcolor{preprocessor}{\#define USB\_RXCSRL1\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{7490 \textcolor{preprocessor}{\#define USB\_RXCSRL1\_FULL        0x00000002  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{7491 \textcolor{preprocessor}{\#define USB\_RXCSRL1\_RXRDY       0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{7492 }
\DoxyCodeLine{7493 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7494 \textcolor{comment}{//}}
\DoxyCodeLine{7495 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRH1 register.}}
\DoxyCodeLine{7496 \textcolor{comment}{//}}
\DoxyCodeLine{7497 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7498 \textcolor{preprocessor}{\#define USB\_RXCSRH1\_AUTOCL      0x00000080  }\textcolor{comment}{// Auto Clear}}
\DoxyCodeLine{7499 \textcolor{preprocessor}{\#define USB\_RXCSRH1\_AUTORQ      0x00000040  }\textcolor{comment}{// Auto Request}}
\DoxyCodeLine{7500 \textcolor{preprocessor}{\#define USB\_RXCSRH1\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{7501 \textcolor{preprocessor}{\#define USB\_RXCSRH1\_DMAEN       0x00000020  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{7502 \textcolor{preprocessor}{\#define USB\_RXCSRH1\_DISNYET     0x00000010  }\textcolor{comment}{// Disable NYET}}
\DoxyCodeLine{7503 \textcolor{preprocessor}{\#define USB\_RXCSRH1\_PIDERR      0x00000010  }\textcolor{comment}{// PID Error}}
\DoxyCodeLine{7504 \textcolor{preprocessor}{\#define USB\_RXCSRH1\_DMAMOD      0x00000008  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{7505 \textcolor{preprocessor}{\#define USB\_RXCSRH1\_DTWE        0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{7506 \textcolor{preprocessor}{\#define USB\_RXCSRH1\_DT          0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{7507 }
\DoxyCodeLine{7508 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7509 \textcolor{comment}{//}}
\DoxyCodeLine{7510 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCOUNT1 register.}}
\DoxyCodeLine{7511 \textcolor{comment}{//}}
\DoxyCodeLine{7512 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7513 \textcolor{preprocessor}{\#define USB\_RXCOUNT1\_COUNT\_M    0x00001FFF  }\textcolor{comment}{// Receive Packet Count}}
\DoxyCodeLine{7514 \textcolor{preprocessor}{\#define USB\_RXCOUNT1\_COUNT\_S    0}}
\DoxyCodeLine{7515 }
\DoxyCodeLine{7516 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7517 \textcolor{comment}{//}}
\DoxyCodeLine{7518 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXTYPE1 register.}}
\DoxyCodeLine{7519 \textcolor{comment}{//}}
\DoxyCodeLine{7520 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7521 \textcolor{preprocessor}{\#define USB\_TXTYPE1\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{7522 \textcolor{preprocessor}{\#define USB\_TXTYPE1\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{7523 \textcolor{preprocessor}{\#define USB\_TXTYPE1\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{7524 \textcolor{preprocessor}{\#define USB\_TXTYPE1\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{7525 \textcolor{preprocessor}{\#define USB\_TXTYPE1\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{7526 \textcolor{preprocessor}{\#define USB\_TXTYPE1\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{7527 \textcolor{preprocessor}{\#define USB\_TXTYPE1\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{7528 \textcolor{preprocessor}{\#define USB\_TXTYPE1\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{7529 \textcolor{preprocessor}{\#define USB\_TXTYPE1\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{7530 \textcolor{preprocessor}{\#define USB\_TXTYPE1\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{7531 \textcolor{preprocessor}{\#define USB\_TXTYPE1\_TEP\_S       0}}
\DoxyCodeLine{7532 }
\DoxyCodeLine{7533 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7534 \textcolor{comment}{//}}
\DoxyCodeLine{7535 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXINTERVAL1}}
\DoxyCodeLine{7536 \textcolor{comment}{// register.}}
\DoxyCodeLine{7537 \textcolor{comment}{//}}
\DoxyCodeLine{7538 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7539 \textcolor{preprocessor}{\#define USB\_TXINTERVAL1\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{7540 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{7541 \textcolor{preprocessor}{\#define USB\_TXINTERVAL1\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{7542 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// TX Polling}}
\DoxyCodeLine{7543 \textcolor{preprocessor}{\#define USB\_TXINTERVAL1\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{7544 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{7545 \textcolor{preprocessor}{\#define USB\_TXINTERVAL1\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{7546 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{7547 }
\DoxyCodeLine{7548 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7549 \textcolor{comment}{//}}
\DoxyCodeLine{7550 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXTYPE1 register.}}
\DoxyCodeLine{7551 \textcolor{comment}{//}}
\DoxyCodeLine{7552 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7553 \textcolor{preprocessor}{\#define USB\_RXTYPE1\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{7554 \textcolor{preprocessor}{\#define USB\_RXTYPE1\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{7555 \textcolor{preprocessor}{\#define USB\_RXTYPE1\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{7556 \textcolor{preprocessor}{\#define USB\_RXTYPE1\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{7557 \textcolor{preprocessor}{\#define USB\_RXTYPE1\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{7558 \textcolor{preprocessor}{\#define USB\_RXTYPE1\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{7559 \textcolor{preprocessor}{\#define USB\_RXTYPE1\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{7560 \textcolor{preprocessor}{\#define USB\_RXTYPE1\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{7561 \textcolor{preprocessor}{\#define USB\_RXTYPE1\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{7562 \textcolor{preprocessor}{\#define USB\_RXTYPE1\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{7563 \textcolor{preprocessor}{\#define USB\_RXTYPE1\_TEP\_S       0}}
\DoxyCodeLine{7564 }
\DoxyCodeLine{7565 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7566 \textcolor{comment}{//}}
\DoxyCodeLine{7567 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXINTERVAL1}}
\DoxyCodeLine{7568 \textcolor{comment}{// register.}}
\DoxyCodeLine{7569 \textcolor{comment}{//}}
\DoxyCodeLine{7570 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7571 \textcolor{preprocessor}{\#define USB\_RXINTERVAL1\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{7572 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// RX Polling}}
\DoxyCodeLine{7573 \textcolor{preprocessor}{\#define USB\_RXINTERVAL1\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{7574 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{7575 \textcolor{preprocessor}{\#define USB\_RXINTERVAL1\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{7576 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{7577 \textcolor{preprocessor}{\#define USB\_RXINTERVAL1\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{7578 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{7579 }
\DoxyCodeLine{7580 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7581 \textcolor{comment}{//}}
\DoxyCodeLine{7582 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXMAXP2 register.}}
\DoxyCodeLine{7583 \textcolor{comment}{//}}
\DoxyCodeLine{7584 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7585 \textcolor{preprocessor}{\#define USB\_TXMAXP2\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{7586 \textcolor{preprocessor}{\#define USB\_TXMAXP2\_MAXLOAD\_S   0}}
\DoxyCodeLine{7587 }
\DoxyCodeLine{7588 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7589 \textcolor{comment}{//}}
\DoxyCodeLine{7590 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRL2 register.}}
\DoxyCodeLine{7591 \textcolor{comment}{//}}
\DoxyCodeLine{7592 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7593 \textcolor{preprocessor}{\#define USB\_TXCSRL2\_NAKTO       0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{7594 \textcolor{preprocessor}{\#define USB\_TXCSRL2\_CLRDT       0x00000040  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{7595 \textcolor{preprocessor}{\#define USB\_TXCSRL2\_STALLED     0x00000020  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{7596 \textcolor{preprocessor}{\#define USB\_TXCSRL2\_SETUP       0x00000010  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{7597 \textcolor{preprocessor}{\#define USB\_TXCSRL2\_STALL       0x00000010  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{7598 \textcolor{preprocessor}{\#define USB\_TXCSRL2\_FLUSH       0x00000008  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{7599 \textcolor{preprocessor}{\#define USB\_TXCSRL2\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{7600 \textcolor{preprocessor}{\#define USB\_TXCSRL2\_UNDRN       0x00000004  }\textcolor{comment}{// Underrun}}
\DoxyCodeLine{7601 \textcolor{preprocessor}{\#define USB\_TXCSRL2\_FIFONE      0x00000002  }\textcolor{comment}{// FIFO Not Empty}}
\DoxyCodeLine{7602 \textcolor{preprocessor}{\#define USB\_TXCSRL2\_TXRDY       0x00000001  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{7603 }
\DoxyCodeLine{7604 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7605 \textcolor{comment}{//}}
\DoxyCodeLine{7606 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRH2 register.}}
\DoxyCodeLine{7607 \textcolor{comment}{//}}
\DoxyCodeLine{7608 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7609 \textcolor{preprocessor}{\#define USB\_TXCSRH2\_AUTOSET     0x00000080  }\textcolor{comment}{// Auto Set}}
\DoxyCodeLine{7610 \textcolor{preprocessor}{\#define USB\_TXCSRH2\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{7611 \textcolor{preprocessor}{\#define USB\_TXCSRH2\_MODE        0x00000020  }\textcolor{comment}{// Mode}}
\DoxyCodeLine{7612 \textcolor{preprocessor}{\#define USB\_TXCSRH2\_DMAEN       0x00000010  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{7613 \textcolor{preprocessor}{\#define USB\_TXCSRH2\_FDT         0x00000008  }\textcolor{comment}{// Force Data Toggle}}
\DoxyCodeLine{7614 \textcolor{preprocessor}{\#define USB\_TXCSRH2\_DMAMOD      0x00000004  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{7615 \textcolor{preprocessor}{\#define USB\_TXCSRH2\_DTWE        0x00000002  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{7616 \textcolor{preprocessor}{\#define USB\_TXCSRH2\_DT          0x00000001  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{7617 }
\DoxyCodeLine{7618 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7619 \textcolor{comment}{//}}
\DoxyCodeLine{7620 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXMAXP2 register.}}
\DoxyCodeLine{7621 \textcolor{comment}{//}}
\DoxyCodeLine{7622 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7623 \textcolor{preprocessor}{\#define USB\_RXMAXP2\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{7624 \textcolor{preprocessor}{\#define USB\_RXMAXP2\_MAXLOAD\_S   0}}
\DoxyCodeLine{7625 }
\DoxyCodeLine{7626 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7627 \textcolor{comment}{//}}
\DoxyCodeLine{7628 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRL2 register.}}
\DoxyCodeLine{7629 \textcolor{comment}{//}}
\DoxyCodeLine{7630 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7631 \textcolor{preprocessor}{\#define USB\_RXCSRL2\_CLRDT       0x00000080  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{7632 \textcolor{preprocessor}{\#define USB\_RXCSRL2\_STALLED     0x00000040  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{7633 \textcolor{preprocessor}{\#define USB\_RXCSRL2\_REQPKT      0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{7634 \textcolor{preprocessor}{\#define USB\_RXCSRL2\_STALL       0x00000020  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{7635 \textcolor{preprocessor}{\#define USB\_RXCSRL2\_FLUSH       0x00000010  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{7636 \textcolor{preprocessor}{\#define USB\_RXCSRL2\_DATAERR     0x00000008  }\textcolor{comment}{// Data Error}}
\DoxyCodeLine{7637 \textcolor{preprocessor}{\#define USB\_RXCSRL2\_NAKTO       0x00000008  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{7638 \textcolor{preprocessor}{\#define USB\_RXCSRL2\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{7639 \textcolor{preprocessor}{\#define USB\_RXCSRL2\_OVER        0x00000004  }\textcolor{comment}{// Overrun}}
\DoxyCodeLine{7640 \textcolor{preprocessor}{\#define USB\_RXCSRL2\_FULL        0x00000002  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{7641 \textcolor{preprocessor}{\#define USB\_RXCSRL2\_RXRDY       0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{7642 }
\DoxyCodeLine{7643 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7644 \textcolor{comment}{//}}
\DoxyCodeLine{7645 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRH2 register.}}
\DoxyCodeLine{7646 \textcolor{comment}{//}}
\DoxyCodeLine{7647 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7648 \textcolor{preprocessor}{\#define USB\_RXCSRH2\_AUTOCL      0x00000080  }\textcolor{comment}{// Auto Clear}}
\DoxyCodeLine{7649 \textcolor{preprocessor}{\#define USB\_RXCSRH2\_AUTORQ      0x00000040  }\textcolor{comment}{// Auto Request}}
\DoxyCodeLine{7650 \textcolor{preprocessor}{\#define USB\_RXCSRH2\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{7651 \textcolor{preprocessor}{\#define USB\_RXCSRH2\_DMAEN       0x00000020  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{7652 \textcolor{preprocessor}{\#define USB\_RXCSRH2\_DISNYET     0x00000010  }\textcolor{comment}{// Disable NYET}}
\DoxyCodeLine{7653 \textcolor{preprocessor}{\#define USB\_RXCSRH2\_PIDERR      0x00000010  }\textcolor{comment}{// PID Error}}
\DoxyCodeLine{7654 \textcolor{preprocessor}{\#define USB\_RXCSRH2\_DMAMOD      0x00000008  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{7655 \textcolor{preprocessor}{\#define USB\_RXCSRH2\_DTWE        0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{7656 \textcolor{preprocessor}{\#define USB\_RXCSRH2\_DT          0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{7657 }
\DoxyCodeLine{7658 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7659 \textcolor{comment}{//}}
\DoxyCodeLine{7660 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCOUNT2 register.}}
\DoxyCodeLine{7661 \textcolor{comment}{//}}
\DoxyCodeLine{7662 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7663 \textcolor{preprocessor}{\#define USB\_RXCOUNT2\_COUNT\_M    0x00001FFF  }\textcolor{comment}{// Receive Packet Count}}
\DoxyCodeLine{7664 \textcolor{preprocessor}{\#define USB\_RXCOUNT2\_COUNT\_S    0}}
\DoxyCodeLine{7665 }
\DoxyCodeLine{7666 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7667 \textcolor{comment}{//}}
\DoxyCodeLine{7668 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXTYPE2 register.}}
\DoxyCodeLine{7669 \textcolor{comment}{//}}
\DoxyCodeLine{7670 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7671 \textcolor{preprocessor}{\#define USB\_TXTYPE2\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{7672 \textcolor{preprocessor}{\#define USB\_TXTYPE2\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{7673 \textcolor{preprocessor}{\#define USB\_TXTYPE2\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{7674 \textcolor{preprocessor}{\#define USB\_TXTYPE2\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{7675 \textcolor{preprocessor}{\#define USB\_TXTYPE2\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{7676 \textcolor{preprocessor}{\#define USB\_TXTYPE2\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{7677 \textcolor{preprocessor}{\#define USB\_TXTYPE2\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{7678 \textcolor{preprocessor}{\#define USB\_TXTYPE2\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{7679 \textcolor{preprocessor}{\#define USB\_TXTYPE2\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{7680 \textcolor{preprocessor}{\#define USB\_TXTYPE2\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{7681 \textcolor{preprocessor}{\#define USB\_TXTYPE2\_TEP\_S       0}}
\DoxyCodeLine{7682 }
\DoxyCodeLine{7683 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7684 \textcolor{comment}{//}}
\DoxyCodeLine{7685 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXINTERVAL2}}
\DoxyCodeLine{7686 \textcolor{comment}{// register.}}
\DoxyCodeLine{7687 \textcolor{comment}{//}}
\DoxyCodeLine{7688 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7689 \textcolor{preprocessor}{\#define USB\_TXINTERVAL2\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{7690 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// TX Polling}}
\DoxyCodeLine{7691 \textcolor{preprocessor}{\#define USB\_TXINTERVAL2\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{7692 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{7693 \textcolor{preprocessor}{\#define USB\_TXINTERVAL2\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{7694 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{7695 \textcolor{preprocessor}{\#define USB\_TXINTERVAL2\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{7696 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{7697 }
\DoxyCodeLine{7698 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7699 \textcolor{comment}{//}}
\DoxyCodeLine{7700 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXTYPE2 register.}}
\DoxyCodeLine{7701 \textcolor{comment}{//}}
\DoxyCodeLine{7702 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7703 \textcolor{preprocessor}{\#define USB\_RXTYPE2\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{7704 \textcolor{preprocessor}{\#define USB\_RXTYPE2\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{7705 \textcolor{preprocessor}{\#define USB\_RXTYPE2\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{7706 \textcolor{preprocessor}{\#define USB\_RXTYPE2\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{7707 \textcolor{preprocessor}{\#define USB\_RXTYPE2\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{7708 \textcolor{preprocessor}{\#define USB\_RXTYPE2\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{7709 \textcolor{preprocessor}{\#define USB\_RXTYPE2\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{7710 \textcolor{preprocessor}{\#define USB\_RXTYPE2\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{7711 \textcolor{preprocessor}{\#define USB\_RXTYPE2\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{7712 \textcolor{preprocessor}{\#define USB\_RXTYPE2\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{7713 \textcolor{preprocessor}{\#define USB\_RXTYPE2\_TEP\_S       0}}
\DoxyCodeLine{7714 }
\DoxyCodeLine{7715 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7716 \textcolor{comment}{//}}
\DoxyCodeLine{7717 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXINTERVAL2}}
\DoxyCodeLine{7718 \textcolor{comment}{// register.}}
\DoxyCodeLine{7719 \textcolor{comment}{//}}
\DoxyCodeLine{7720 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7721 \textcolor{preprocessor}{\#define USB\_RXINTERVAL2\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{7722 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// RX Polling}}
\DoxyCodeLine{7723 \textcolor{preprocessor}{\#define USB\_RXINTERVAL2\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{7724 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{7725 \textcolor{preprocessor}{\#define USB\_RXINTERVAL2\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{7726 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{7727 \textcolor{preprocessor}{\#define USB\_RXINTERVAL2\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{7728 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{7729 }
\DoxyCodeLine{7730 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7731 \textcolor{comment}{//}}
\DoxyCodeLine{7732 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXMAXP3 register.}}
\DoxyCodeLine{7733 \textcolor{comment}{//}}
\DoxyCodeLine{7734 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7735 \textcolor{preprocessor}{\#define USB\_TXMAXP3\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{7736 \textcolor{preprocessor}{\#define USB\_TXMAXP3\_MAXLOAD\_S   0}}
\DoxyCodeLine{7737 }
\DoxyCodeLine{7738 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7739 \textcolor{comment}{//}}
\DoxyCodeLine{7740 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRL3 register.}}
\DoxyCodeLine{7741 \textcolor{comment}{//}}
\DoxyCodeLine{7742 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7743 \textcolor{preprocessor}{\#define USB\_TXCSRL3\_NAKTO       0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{7744 \textcolor{preprocessor}{\#define USB\_TXCSRL3\_CLRDT       0x00000040  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{7745 \textcolor{preprocessor}{\#define USB\_TXCSRL3\_STALLED     0x00000020  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{7746 \textcolor{preprocessor}{\#define USB\_TXCSRL3\_SETUP       0x00000010  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{7747 \textcolor{preprocessor}{\#define USB\_TXCSRL3\_STALL       0x00000010  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{7748 \textcolor{preprocessor}{\#define USB\_TXCSRL3\_FLUSH       0x00000008  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{7749 \textcolor{preprocessor}{\#define USB\_TXCSRL3\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{7750 \textcolor{preprocessor}{\#define USB\_TXCSRL3\_UNDRN       0x00000004  }\textcolor{comment}{// Underrun}}
\DoxyCodeLine{7751 \textcolor{preprocessor}{\#define USB\_TXCSRL3\_FIFONE      0x00000002  }\textcolor{comment}{// FIFO Not Empty}}
\DoxyCodeLine{7752 \textcolor{preprocessor}{\#define USB\_TXCSRL3\_TXRDY       0x00000001  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{7753 }
\DoxyCodeLine{7754 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7755 \textcolor{comment}{//}}
\DoxyCodeLine{7756 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRH3 register.}}
\DoxyCodeLine{7757 \textcolor{comment}{//}}
\DoxyCodeLine{7758 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7759 \textcolor{preprocessor}{\#define USB\_TXCSRH3\_AUTOSET     0x00000080  }\textcolor{comment}{// Auto Set}}
\DoxyCodeLine{7760 \textcolor{preprocessor}{\#define USB\_TXCSRH3\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{7761 \textcolor{preprocessor}{\#define USB\_TXCSRH3\_MODE        0x00000020  }\textcolor{comment}{// Mode}}
\DoxyCodeLine{7762 \textcolor{preprocessor}{\#define USB\_TXCSRH3\_DMAEN       0x00000010  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{7763 \textcolor{preprocessor}{\#define USB\_TXCSRH3\_FDT         0x00000008  }\textcolor{comment}{// Force Data Toggle}}
\DoxyCodeLine{7764 \textcolor{preprocessor}{\#define USB\_TXCSRH3\_DMAMOD      0x00000004  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{7765 \textcolor{preprocessor}{\#define USB\_TXCSRH3\_DTWE        0x00000002  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{7766 \textcolor{preprocessor}{\#define USB\_TXCSRH3\_DT          0x00000001  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{7767 }
\DoxyCodeLine{7768 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7769 \textcolor{comment}{//}}
\DoxyCodeLine{7770 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXMAXP3 register.}}
\DoxyCodeLine{7771 \textcolor{comment}{//}}
\DoxyCodeLine{7772 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7773 \textcolor{preprocessor}{\#define USB\_RXMAXP3\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{7774 \textcolor{preprocessor}{\#define USB\_RXMAXP3\_MAXLOAD\_S   0}}
\DoxyCodeLine{7775 }
\DoxyCodeLine{7776 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7777 \textcolor{comment}{//}}
\DoxyCodeLine{7778 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRL3 register.}}
\DoxyCodeLine{7779 \textcolor{comment}{//}}
\DoxyCodeLine{7780 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7781 \textcolor{preprocessor}{\#define USB\_RXCSRL3\_CLRDT       0x00000080  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{7782 \textcolor{preprocessor}{\#define USB\_RXCSRL3\_STALLED     0x00000040  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{7783 \textcolor{preprocessor}{\#define USB\_RXCSRL3\_STALL       0x00000020  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{7784 \textcolor{preprocessor}{\#define USB\_RXCSRL3\_REQPKT      0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{7785 \textcolor{preprocessor}{\#define USB\_RXCSRL3\_FLUSH       0x00000010  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{7786 \textcolor{preprocessor}{\#define USB\_RXCSRL3\_DATAERR     0x00000008  }\textcolor{comment}{// Data Error}}
\DoxyCodeLine{7787 \textcolor{preprocessor}{\#define USB\_RXCSRL3\_NAKTO       0x00000008  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{7788 \textcolor{preprocessor}{\#define USB\_RXCSRL3\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{7789 \textcolor{preprocessor}{\#define USB\_RXCSRL3\_OVER        0x00000004  }\textcolor{comment}{// Overrun}}
\DoxyCodeLine{7790 \textcolor{preprocessor}{\#define USB\_RXCSRL3\_FULL        0x00000002  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{7791 \textcolor{preprocessor}{\#define USB\_RXCSRL3\_RXRDY       0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{7792 }
\DoxyCodeLine{7793 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7794 \textcolor{comment}{//}}
\DoxyCodeLine{7795 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRH3 register.}}
\DoxyCodeLine{7796 \textcolor{comment}{//}}
\DoxyCodeLine{7797 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7798 \textcolor{preprocessor}{\#define USB\_RXCSRH3\_AUTOCL      0x00000080  }\textcolor{comment}{// Auto Clear}}
\DoxyCodeLine{7799 \textcolor{preprocessor}{\#define USB\_RXCSRH3\_AUTORQ      0x00000040  }\textcolor{comment}{// Auto Request}}
\DoxyCodeLine{7800 \textcolor{preprocessor}{\#define USB\_RXCSRH3\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{7801 \textcolor{preprocessor}{\#define USB\_RXCSRH3\_DMAEN       0x00000020  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{7802 \textcolor{preprocessor}{\#define USB\_RXCSRH3\_DISNYET     0x00000010  }\textcolor{comment}{// Disable NYET}}
\DoxyCodeLine{7803 \textcolor{preprocessor}{\#define USB\_RXCSRH3\_PIDERR      0x00000010  }\textcolor{comment}{// PID Error}}
\DoxyCodeLine{7804 \textcolor{preprocessor}{\#define USB\_RXCSRH3\_DMAMOD      0x00000008  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{7805 \textcolor{preprocessor}{\#define USB\_RXCSRH3\_DTWE        0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{7806 \textcolor{preprocessor}{\#define USB\_RXCSRH3\_DT          0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{7807 }
\DoxyCodeLine{7808 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7809 \textcolor{comment}{//}}
\DoxyCodeLine{7810 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCOUNT3 register.}}
\DoxyCodeLine{7811 \textcolor{comment}{//}}
\DoxyCodeLine{7812 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7813 \textcolor{preprocessor}{\#define USB\_RXCOUNT3\_COUNT\_M    0x00001FFF  }\textcolor{comment}{// Receive Packet Count}}
\DoxyCodeLine{7814 \textcolor{preprocessor}{\#define USB\_RXCOUNT3\_COUNT\_S    0}}
\DoxyCodeLine{7815 }
\DoxyCodeLine{7816 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7817 \textcolor{comment}{//}}
\DoxyCodeLine{7818 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXTYPE3 register.}}
\DoxyCodeLine{7819 \textcolor{comment}{//}}
\DoxyCodeLine{7820 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7821 \textcolor{preprocessor}{\#define USB\_TXTYPE3\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{7822 \textcolor{preprocessor}{\#define USB\_TXTYPE3\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{7823 \textcolor{preprocessor}{\#define USB\_TXTYPE3\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{7824 \textcolor{preprocessor}{\#define USB\_TXTYPE3\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{7825 \textcolor{preprocessor}{\#define USB\_TXTYPE3\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{7826 \textcolor{preprocessor}{\#define USB\_TXTYPE3\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{7827 \textcolor{preprocessor}{\#define USB\_TXTYPE3\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{7828 \textcolor{preprocessor}{\#define USB\_TXTYPE3\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{7829 \textcolor{preprocessor}{\#define USB\_TXTYPE3\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{7830 \textcolor{preprocessor}{\#define USB\_TXTYPE3\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{7831 \textcolor{preprocessor}{\#define USB\_TXTYPE3\_TEP\_S       0}}
\DoxyCodeLine{7832 }
\DoxyCodeLine{7833 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7834 \textcolor{comment}{//}}
\DoxyCodeLine{7835 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXINTERVAL3}}
\DoxyCodeLine{7836 \textcolor{comment}{// register.}}
\DoxyCodeLine{7837 \textcolor{comment}{//}}
\DoxyCodeLine{7838 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7839 \textcolor{preprocessor}{\#define USB\_TXINTERVAL3\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{7840 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// TX Polling}}
\DoxyCodeLine{7841 \textcolor{preprocessor}{\#define USB\_TXINTERVAL3\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{7842 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{7843 \textcolor{preprocessor}{\#define USB\_TXINTERVAL3\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{7844 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{7845 \textcolor{preprocessor}{\#define USB\_TXINTERVAL3\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{7846 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{7847 }
\DoxyCodeLine{7848 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7849 \textcolor{comment}{//}}
\DoxyCodeLine{7850 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXTYPE3 register.}}
\DoxyCodeLine{7851 \textcolor{comment}{//}}
\DoxyCodeLine{7852 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7853 \textcolor{preprocessor}{\#define USB\_RXTYPE3\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{7854 \textcolor{preprocessor}{\#define USB\_RXTYPE3\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{7855 \textcolor{preprocessor}{\#define USB\_RXTYPE3\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{7856 \textcolor{preprocessor}{\#define USB\_RXTYPE3\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{7857 \textcolor{preprocessor}{\#define USB\_RXTYPE3\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{7858 \textcolor{preprocessor}{\#define USB\_RXTYPE3\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{7859 \textcolor{preprocessor}{\#define USB\_RXTYPE3\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{7860 \textcolor{preprocessor}{\#define USB\_RXTYPE3\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{7861 \textcolor{preprocessor}{\#define USB\_RXTYPE3\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{7862 \textcolor{preprocessor}{\#define USB\_RXTYPE3\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{7863 \textcolor{preprocessor}{\#define USB\_RXTYPE3\_TEP\_S       0}}
\DoxyCodeLine{7864 }
\DoxyCodeLine{7865 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7866 \textcolor{comment}{//}}
\DoxyCodeLine{7867 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXINTERVAL3}}
\DoxyCodeLine{7868 \textcolor{comment}{// register.}}
\DoxyCodeLine{7869 \textcolor{comment}{//}}
\DoxyCodeLine{7870 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7871 \textcolor{preprocessor}{\#define USB\_RXINTERVAL3\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{7872 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// RX Polling}}
\DoxyCodeLine{7873 \textcolor{preprocessor}{\#define USB\_RXINTERVAL3\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{7874 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{7875 \textcolor{preprocessor}{\#define USB\_RXINTERVAL3\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{7876 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{7877 \textcolor{preprocessor}{\#define USB\_RXINTERVAL3\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{7878 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{7879 }
\DoxyCodeLine{7880 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7881 \textcolor{comment}{//}}
\DoxyCodeLine{7882 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXMAXP4 register.}}
\DoxyCodeLine{7883 \textcolor{comment}{//}}
\DoxyCodeLine{7884 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7885 \textcolor{preprocessor}{\#define USB\_TXMAXP4\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{7886 \textcolor{preprocessor}{\#define USB\_TXMAXP4\_MAXLOAD\_S   0}}
\DoxyCodeLine{7887 }
\DoxyCodeLine{7888 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7889 \textcolor{comment}{//}}
\DoxyCodeLine{7890 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRL4 register.}}
\DoxyCodeLine{7891 \textcolor{comment}{//}}
\DoxyCodeLine{7892 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7893 \textcolor{preprocessor}{\#define USB\_TXCSRL4\_NAKTO       0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{7894 \textcolor{preprocessor}{\#define USB\_TXCSRL4\_CLRDT       0x00000040  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{7895 \textcolor{preprocessor}{\#define USB\_TXCSRL4\_STALLED     0x00000020  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{7896 \textcolor{preprocessor}{\#define USB\_TXCSRL4\_SETUP       0x00000010  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{7897 \textcolor{preprocessor}{\#define USB\_TXCSRL4\_STALL       0x00000010  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{7898 \textcolor{preprocessor}{\#define USB\_TXCSRL4\_FLUSH       0x00000008  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{7899 \textcolor{preprocessor}{\#define USB\_TXCSRL4\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{7900 \textcolor{preprocessor}{\#define USB\_TXCSRL4\_UNDRN       0x00000004  }\textcolor{comment}{// Underrun}}
\DoxyCodeLine{7901 \textcolor{preprocessor}{\#define USB\_TXCSRL4\_FIFONE      0x00000002  }\textcolor{comment}{// FIFO Not Empty}}
\DoxyCodeLine{7902 \textcolor{preprocessor}{\#define USB\_TXCSRL4\_TXRDY       0x00000001  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{7903 }
\DoxyCodeLine{7904 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7905 \textcolor{comment}{//}}
\DoxyCodeLine{7906 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRH4 register.}}
\DoxyCodeLine{7907 \textcolor{comment}{//}}
\DoxyCodeLine{7908 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7909 \textcolor{preprocessor}{\#define USB\_TXCSRH4\_AUTOSET     0x00000080  }\textcolor{comment}{// Auto Set}}
\DoxyCodeLine{7910 \textcolor{preprocessor}{\#define USB\_TXCSRH4\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{7911 \textcolor{preprocessor}{\#define USB\_TXCSRH4\_MODE        0x00000020  }\textcolor{comment}{// Mode}}
\DoxyCodeLine{7912 \textcolor{preprocessor}{\#define USB\_TXCSRH4\_DMAEN       0x00000010  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{7913 \textcolor{preprocessor}{\#define USB\_TXCSRH4\_FDT         0x00000008  }\textcolor{comment}{// Force Data Toggle}}
\DoxyCodeLine{7914 \textcolor{preprocessor}{\#define USB\_TXCSRH4\_DMAMOD      0x00000004  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{7915 \textcolor{preprocessor}{\#define USB\_TXCSRH4\_DTWE        0x00000002  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{7916 \textcolor{preprocessor}{\#define USB\_TXCSRH4\_DT          0x00000001  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{7917 }
\DoxyCodeLine{7918 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7919 \textcolor{comment}{//}}
\DoxyCodeLine{7920 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXMAXP4 register.}}
\DoxyCodeLine{7921 \textcolor{comment}{//}}
\DoxyCodeLine{7922 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7923 \textcolor{preprocessor}{\#define USB\_RXMAXP4\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{7924 \textcolor{preprocessor}{\#define USB\_RXMAXP4\_MAXLOAD\_S   0}}
\DoxyCodeLine{7925 }
\DoxyCodeLine{7926 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7927 \textcolor{comment}{//}}
\DoxyCodeLine{7928 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRL4 register.}}
\DoxyCodeLine{7929 \textcolor{comment}{//}}
\DoxyCodeLine{7930 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7931 \textcolor{preprocessor}{\#define USB\_RXCSRL4\_CLRDT       0x00000080  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{7932 \textcolor{preprocessor}{\#define USB\_RXCSRL4\_STALLED     0x00000040  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{7933 \textcolor{preprocessor}{\#define USB\_RXCSRL4\_STALL       0x00000020  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{7934 \textcolor{preprocessor}{\#define USB\_RXCSRL4\_REQPKT      0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{7935 \textcolor{preprocessor}{\#define USB\_RXCSRL4\_FLUSH       0x00000010  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{7936 \textcolor{preprocessor}{\#define USB\_RXCSRL4\_NAKTO       0x00000008  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{7937 \textcolor{preprocessor}{\#define USB\_RXCSRL4\_DATAERR     0x00000008  }\textcolor{comment}{// Data Error}}
\DoxyCodeLine{7938 \textcolor{preprocessor}{\#define USB\_RXCSRL4\_OVER        0x00000004  }\textcolor{comment}{// Overrun}}
\DoxyCodeLine{7939 \textcolor{preprocessor}{\#define USB\_RXCSRL4\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{7940 \textcolor{preprocessor}{\#define USB\_RXCSRL4\_FULL        0x00000002  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{7941 \textcolor{preprocessor}{\#define USB\_RXCSRL4\_RXRDY       0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{7942 }
\DoxyCodeLine{7943 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7944 \textcolor{comment}{//}}
\DoxyCodeLine{7945 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRH4 register.}}
\DoxyCodeLine{7946 \textcolor{comment}{//}}
\DoxyCodeLine{7947 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7948 \textcolor{preprocessor}{\#define USB\_RXCSRH4\_AUTOCL      0x00000080  }\textcolor{comment}{// Auto Clear}}
\DoxyCodeLine{7949 \textcolor{preprocessor}{\#define USB\_RXCSRH4\_AUTORQ      0x00000040  }\textcolor{comment}{// Auto Request}}
\DoxyCodeLine{7950 \textcolor{preprocessor}{\#define USB\_RXCSRH4\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{7951 \textcolor{preprocessor}{\#define USB\_RXCSRH4\_DMAEN       0x00000020  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{7952 \textcolor{preprocessor}{\#define USB\_RXCSRH4\_DISNYET     0x00000010  }\textcolor{comment}{// Disable NYET}}
\DoxyCodeLine{7953 \textcolor{preprocessor}{\#define USB\_RXCSRH4\_PIDERR      0x00000010  }\textcolor{comment}{// PID Error}}
\DoxyCodeLine{7954 \textcolor{preprocessor}{\#define USB\_RXCSRH4\_DMAMOD      0x00000008  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{7955 \textcolor{preprocessor}{\#define USB\_RXCSRH4\_DTWE        0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{7956 \textcolor{preprocessor}{\#define USB\_RXCSRH4\_DT          0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{7957 }
\DoxyCodeLine{7958 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7959 \textcolor{comment}{//}}
\DoxyCodeLine{7960 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCOUNT4 register.}}
\DoxyCodeLine{7961 \textcolor{comment}{//}}
\DoxyCodeLine{7962 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7963 \textcolor{preprocessor}{\#define USB\_RXCOUNT4\_COUNT\_M    0x00001FFF  }\textcolor{comment}{// Receive Packet Count}}
\DoxyCodeLine{7964 \textcolor{preprocessor}{\#define USB\_RXCOUNT4\_COUNT\_S    0}}
\DoxyCodeLine{7965 }
\DoxyCodeLine{7966 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7967 \textcolor{comment}{//}}
\DoxyCodeLine{7968 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXTYPE4 register.}}
\DoxyCodeLine{7969 \textcolor{comment}{//}}
\DoxyCodeLine{7970 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7971 \textcolor{preprocessor}{\#define USB\_TXTYPE4\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{7972 \textcolor{preprocessor}{\#define USB\_TXTYPE4\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{7973 \textcolor{preprocessor}{\#define USB\_TXTYPE4\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{7974 \textcolor{preprocessor}{\#define USB\_TXTYPE4\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{7975 \textcolor{preprocessor}{\#define USB\_TXTYPE4\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{7976 \textcolor{preprocessor}{\#define USB\_TXTYPE4\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{7977 \textcolor{preprocessor}{\#define USB\_TXTYPE4\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{7978 \textcolor{preprocessor}{\#define USB\_TXTYPE4\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{7979 \textcolor{preprocessor}{\#define USB\_TXTYPE4\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{7980 \textcolor{preprocessor}{\#define USB\_TXTYPE4\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{7981 \textcolor{preprocessor}{\#define USB\_TXTYPE4\_TEP\_S       0}}
\DoxyCodeLine{7982 }
\DoxyCodeLine{7983 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7984 \textcolor{comment}{//}}
\DoxyCodeLine{7985 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXINTERVAL4}}
\DoxyCodeLine{7986 \textcolor{comment}{// register.}}
\DoxyCodeLine{7987 \textcolor{comment}{//}}
\DoxyCodeLine{7988 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7989 \textcolor{preprocessor}{\#define USB\_TXINTERVAL4\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{7990 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// TX Polling}}
\DoxyCodeLine{7991 \textcolor{preprocessor}{\#define USB\_TXINTERVAL4\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{7992 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{7993 \textcolor{preprocessor}{\#define USB\_TXINTERVAL4\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{7994 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{7995 \textcolor{preprocessor}{\#define USB\_TXINTERVAL4\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{7996 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{7997 }
\DoxyCodeLine{7998 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{7999 \textcolor{comment}{//}}
\DoxyCodeLine{8000 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXTYPE4 register.}}
\DoxyCodeLine{8001 \textcolor{comment}{//}}
\DoxyCodeLine{8002 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8003 \textcolor{preprocessor}{\#define USB\_RXTYPE4\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{8004 \textcolor{preprocessor}{\#define USB\_RXTYPE4\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{8005 \textcolor{preprocessor}{\#define USB\_RXTYPE4\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{8006 \textcolor{preprocessor}{\#define USB\_RXTYPE4\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{8007 \textcolor{preprocessor}{\#define USB\_RXTYPE4\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{8008 \textcolor{preprocessor}{\#define USB\_RXTYPE4\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{8009 \textcolor{preprocessor}{\#define USB\_RXTYPE4\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{8010 \textcolor{preprocessor}{\#define USB\_RXTYPE4\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{8011 \textcolor{preprocessor}{\#define USB\_RXTYPE4\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{8012 \textcolor{preprocessor}{\#define USB\_RXTYPE4\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{8013 \textcolor{preprocessor}{\#define USB\_RXTYPE4\_TEP\_S       0}}
\DoxyCodeLine{8014 }
\DoxyCodeLine{8015 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8016 \textcolor{comment}{//}}
\DoxyCodeLine{8017 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXINTERVAL4}}
\DoxyCodeLine{8018 \textcolor{comment}{// register.}}
\DoxyCodeLine{8019 \textcolor{comment}{//}}
\DoxyCodeLine{8020 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8021 \textcolor{preprocessor}{\#define USB\_RXINTERVAL4\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{8022 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// RX Polling}}
\DoxyCodeLine{8023 \textcolor{preprocessor}{\#define USB\_RXINTERVAL4\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{8024 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{8025 \textcolor{preprocessor}{\#define USB\_RXINTERVAL4\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{8026 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8027 \textcolor{preprocessor}{\#define USB\_RXINTERVAL4\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{8028 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8029 }
\DoxyCodeLine{8030 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8031 \textcolor{comment}{//}}
\DoxyCodeLine{8032 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXMAXP5 register.}}
\DoxyCodeLine{8033 \textcolor{comment}{//}}
\DoxyCodeLine{8034 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8035 \textcolor{preprocessor}{\#define USB\_TXMAXP5\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{8036 \textcolor{preprocessor}{\#define USB\_TXMAXP5\_MAXLOAD\_S   0}}
\DoxyCodeLine{8037 }
\DoxyCodeLine{8038 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8039 \textcolor{comment}{//}}
\DoxyCodeLine{8040 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRL5 register.}}
\DoxyCodeLine{8041 \textcolor{comment}{//}}
\DoxyCodeLine{8042 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8043 \textcolor{preprocessor}{\#define USB\_TXCSRL5\_NAKTO       0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{8044 \textcolor{preprocessor}{\#define USB\_TXCSRL5\_CLRDT       0x00000040  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{8045 \textcolor{preprocessor}{\#define USB\_TXCSRL5\_STALLED     0x00000020  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{8046 \textcolor{preprocessor}{\#define USB\_TXCSRL5\_SETUP       0x00000010  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{8047 \textcolor{preprocessor}{\#define USB\_TXCSRL5\_STALL       0x00000010  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{8048 \textcolor{preprocessor}{\#define USB\_TXCSRL5\_FLUSH       0x00000008  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{8049 \textcolor{preprocessor}{\#define USB\_TXCSRL5\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{8050 \textcolor{preprocessor}{\#define USB\_TXCSRL5\_UNDRN       0x00000004  }\textcolor{comment}{// Underrun}}
\DoxyCodeLine{8051 \textcolor{preprocessor}{\#define USB\_TXCSRL5\_FIFONE      0x00000002  }\textcolor{comment}{// FIFO Not Empty}}
\DoxyCodeLine{8052 \textcolor{preprocessor}{\#define USB\_TXCSRL5\_TXRDY       0x00000001  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{8053 }
\DoxyCodeLine{8054 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8055 \textcolor{comment}{//}}
\DoxyCodeLine{8056 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRH5 register.}}
\DoxyCodeLine{8057 \textcolor{comment}{//}}
\DoxyCodeLine{8058 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8059 \textcolor{preprocessor}{\#define USB\_TXCSRH5\_AUTOSET     0x00000080  }\textcolor{comment}{// Auto Set}}
\DoxyCodeLine{8060 \textcolor{preprocessor}{\#define USB\_TXCSRH5\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{8061 \textcolor{preprocessor}{\#define USB\_TXCSRH5\_MODE        0x00000020  }\textcolor{comment}{// Mode}}
\DoxyCodeLine{8062 \textcolor{preprocessor}{\#define USB\_TXCSRH5\_DMAEN       0x00000010  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{8063 \textcolor{preprocessor}{\#define USB\_TXCSRH5\_FDT         0x00000008  }\textcolor{comment}{// Force Data Toggle}}
\DoxyCodeLine{8064 \textcolor{preprocessor}{\#define USB\_TXCSRH5\_DMAMOD      0x00000004  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{8065 \textcolor{preprocessor}{\#define USB\_TXCSRH5\_DTWE        0x00000002  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{8066 \textcolor{preprocessor}{\#define USB\_TXCSRH5\_DT          0x00000001  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{8067 }
\DoxyCodeLine{8068 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8069 \textcolor{comment}{//}}
\DoxyCodeLine{8070 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXMAXP5 register.}}
\DoxyCodeLine{8071 \textcolor{comment}{//}}
\DoxyCodeLine{8072 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8073 \textcolor{preprocessor}{\#define USB\_RXMAXP5\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{8074 \textcolor{preprocessor}{\#define USB\_RXMAXP5\_MAXLOAD\_S   0}}
\DoxyCodeLine{8075 }
\DoxyCodeLine{8076 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8077 \textcolor{comment}{//}}
\DoxyCodeLine{8078 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRL5 register.}}
\DoxyCodeLine{8079 \textcolor{comment}{//}}
\DoxyCodeLine{8080 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8081 \textcolor{preprocessor}{\#define USB\_RXCSRL5\_CLRDT       0x00000080  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{8082 \textcolor{preprocessor}{\#define USB\_RXCSRL5\_STALLED     0x00000040  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{8083 \textcolor{preprocessor}{\#define USB\_RXCSRL5\_STALL       0x00000020  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{8084 \textcolor{preprocessor}{\#define USB\_RXCSRL5\_REQPKT      0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{8085 \textcolor{preprocessor}{\#define USB\_RXCSRL5\_FLUSH       0x00000010  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{8086 \textcolor{preprocessor}{\#define USB\_RXCSRL5\_NAKTO       0x00000008  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{8087 \textcolor{preprocessor}{\#define USB\_RXCSRL5\_DATAERR     0x00000008  }\textcolor{comment}{// Data Error}}
\DoxyCodeLine{8088 \textcolor{preprocessor}{\#define USB\_RXCSRL5\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{8089 \textcolor{preprocessor}{\#define USB\_RXCSRL5\_OVER        0x00000004  }\textcolor{comment}{// Overrun}}
\DoxyCodeLine{8090 \textcolor{preprocessor}{\#define USB\_RXCSRL5\_FULL        0x00000002  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{8091 \textcolor{preprocessor}{\#define USB\_RXCSRL5\_RXRDY       0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{8092 }
\DoxyCodeLine{8093 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8094 \textcolor{comment}{//}}
\DoxyCodeLine{8095 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRH5 register.}}
\DoxyCodeLine{8096 \textcolor{comment}{//}}
\DoxyCodeLine{8097 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8098 \textcolor{preprocessor}{\#define USB\_RXCSRH5\_AUTOCL      0x00000080  }\textcolor{comment}{// Auto Clear}}
\DoxyCodeLine{8099 \textcolor{preprocessor}{\#define USB\_RXCSRH5\_AUTORQ      0x00000040  }\textcolor{comment}{// Auto Request}}
\DoxyCodeLine{8100 \textcolor{preprocessor}{\#define USB\_RXCSRH5\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{8101 \textcolor{preprocessor}{\#define USB\_RXCSRH5\_DMAEN       0x00000020  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{8102 \textcolor{preprocessor}{\#define USB\_RXCSRH5\_DISNYET     0x00000010  }\textcolor{comment}{// Disable NYET}}
\DoxyCodeLine{8103 \textcolor{preprocessor}{\#define USB\_RXCSRH5\_PIDERR      0x00000010  }\textcolor{comment}{// PID Error}}
\DoxyCodeLine{8104 \textcolor{preprocessor}{\#define USB\_RXCSRH5\_DMAMOD      0x00000008  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{8105 \textcolor{preprocessor}{\#define USB\_RXCSRH5\_DTWE        0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{8106 \textcolor{preprocessor}{\#define USB\_RXCSRH5\_DT          0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{8107 }
\DoxyCodeLine{8108 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8109 \textcolor{comment}{//}}
\DoxyCodeLine{8110 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCOUNT5 register.}}
\DoxyCodeLine{8111 \textcolor{comment}{//}}
\DoxyCodeLine{8112 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8113 \textcolor{preprocessor}{\#define USB\_RXCOUNT5\_COUNT\_M    0x00001FFF  }\textcolor{comment}{// Receive Packet Count}}
\DoxyCodeLine{8114 \textcolor{preprocessor}{\#define USB\_RXCOUNT5\_COUNT\_S    0}}
\DoxyCodeLine{8115 }
\DoxyCodeLine{8116 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8117 \textcolor{comment}{//}}
\DoxyCodeLine{8118 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXTYPE5 register.}}
\DoxyCodeLine{8119 \textcolor{comment}{//}}
\DoxyCodeLine{8120 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8121 \textcolor{preprocessor}{\#define USB\_TXTYPE5\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{8122 \textcolor{preprocessor}{\#define USB\_TXTYPE5\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{8123 \textcolor{preprocessor}{\#define USB\_TXTYPE5\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{8124 \textcolor{preprocessor}{\#define USB\_TXTYPE5\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{8125 \textcolor{preprocessor}{\#define USB\_TXTYPE5\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{8126 \textcolor{preprocessor}{\#define USB\_TXTYPE5\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{8127 \textcolor{preprocessor}{\#define USB\_TXTYPE5\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{8128 \textcolor{preprocessor}{\#define USB\_TXTYPE5\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{8129 \textcolor{preprocessor}{\#define USB\_TXTYPE5\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{8130 \textcolor{preprocessor}{\#define USB\_TXTYPE5\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{8131 \textcolor{preprocessor}{\#define USB\_TXTYPE5\_TEP\_S       0}}
\DoxyCodeLine{8132 }
\DoxyCodeLine{8133 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8134 \textcolor{comment}{//}}
\DoxyCodeLine{8135 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXINTERVAL5}}
\DoxyCodeLine{8136 \textcolor{comment}{// register.}}
\DoxyCodeLine{8137 \textcolor{comment}{//}}
\DoxyCodeLine{8138 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8139 \textcolor{preprocessor}{\#define USB\_TXINTERVAL5\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{8140 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// TX Polling}}
\DoxyCodeLine{8141 \textcolor{preprocessor}{\#define USB\_TXINTERVAL5\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{8142 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{8143 \textcolor{preprocessor}{\#define USB\_TXINTERVAL5\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{8144 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8145 \textcolor{preprocessor}{\#define USB\_TXINTERVAL5\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{8146 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8147 }
\DoxyCodeLine{8148 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8149 \textcolor{comment}{//}}
\DoxyCodeLine{8150 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXTYPE5 register.}}
\DoxyCodeLine{8151 \textcolor{comment}{//}}
\DoxyCodeLine{8152 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8153 \textcolor{preprocessor}{\#define USB\_RXTYPE5\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{8154 \textcolor{preprocessor}{\#define USB\_RXTYPE5\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{8155 \textcolor{preprocessor}{\#define USB\_RXTYPE5\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{8156 \textcolor{preprocessor}{\#define USB\_RXTYPE5\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{8157 \textcolor{preprocessor}{\#define USB\_RXTYPE5\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{8158 \textcolor{preprocessor}{\#define USB\_RXTYPE5\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{8159 \textcolor{preprocessor}{\#define USB\_RXTYPE5\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{8160 \textcolor{preprocessor}{\#define USB\_RXTYPE5\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{8161 \textcolor{preprocessor}{\#define USB\_RXTYPE5\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{8162 \textcolor{preprocessor}{\#define USB\_RXTYPE5\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{8163 \textcolor{preprocessor}{\#define USB\_RXTYPE5\_TEP\_S       0}}
\DoxyCodeLine{8164 }
\DoxyCodeLine{8165 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8166 \textcolor{comment}{//}}
\DoxyCodeLine{8167 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXINTERVAL5}}
\DoxyCodeLine{8168 \textcolor{comment}{// register.}}
\DoxyCodeLine{8169 \textcolor{comment}{//}}
\DoxyCodeLine{8170 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8171 \textcolor{preprocessor}{\#define USB\_RXINTERVAL5\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{8172 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// RX Polling}}
\DoxyCodeLine{8173 \textcolor{preprocessor}{\#define USB\_RXINTERVAL5\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{8174 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{8175 \textcolor{preprocessor}{\#define USB\_RXINTERVAL5\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{8176 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8177 \textcolor{preprocessor}{\#define USB\_RXINTERVAL5\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{8178 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8179 }
\DoxyCodeLine{8180 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8181 \textcolor{comment}{//}}
\DoxyCodeLine{8182 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXMAXP6 register.}}
\DoxyCodeLine{8183 \textcolor{comment}{//}}
\DoxyCodeLine{8184 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8185 \textcolor{preprocessor}{\#define USB\_TXMAXP6\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{8186 \textcolor{preprocessor}{\#define USB\_TXMAXP6\_MAXLOAD\_S   0}}
\DoxyCodeLine{8187 }
\DoxyCodeLine{8188 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8189 \textcolor{comment}{//}}
\DoxyCodeLine{8190 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRL6 register.}}
\DoxyCodeLine{8191 \textcolor{comment}{//}}
\DoxyCodeLine{8192 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8193 \textcolor{preprocessor}{\#define USB\_TXCSRL6\_NAKTO       0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{8194 \textcolor{preprocessor}{\#define USB\_TXCSRL6\_CLRDT       0x00000040  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{8195 \textcolor{preprocessor}{\#define USB\_TXCSRL6\_STALLED     0x00000020  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{8196 \textcolor{preprocessor}{\#define USB\_TXCSRL6\_STALL       0x00000010  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{8197 \textcolor{preprocessor}{\#define USB\_TXCSRL6\_SETUP       0x00000010  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{8198 \textcolor{preprocessor}{\#define USB\_TXCSRL6\_FLUSH       0x00000008  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{8199 \textcolor{preprocessor}{\#define USB\_TXCSRL6\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{8200 \textcolor{preprocessor}{\#define USB\_TXCSRL6\_UNDRN       0x00000004  }\textcolor{comment}{// Underrun}}
\DoxyCodeLine{8201 \textcolor{preprocessor}{\#define USB\_TXCSRL6\_FIFONE      0x00000002  }\textcolor{comment}{// FIFO Not Empty}}
\DoxyCodeLine{8202 \textcolor{preprocessor}{\#define USB\_TXCSRL6\_TXRDY       0x00000001  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{8203 }
\DoxyCodeLine{8204 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8205 \textcolor{comment}{//}}
\DoxyCodeLine{8206 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRH6 register.}}
\DoxyCodeLine{8207 \textcolor{comment}{//}}
\DoxyCodeLine{8208 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8209 \textcolor{preprocessor}{\#define USB\_TXCSRH6\_AUTOSET     0x00000080  }\textcolor{comment}{// Auto Set}}
\DoxyCodeLine{8210 \textcolor{preprocessor}{\#define USB\_TXCSRH6\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{8211 \textcolor{preprocessor}{\#define USB\_TXCSRH6\_MODE        0x00000020  }\textcolor{comment}{// Mode}}
\DoxyCodeLine{8212 \textcolor{preprocessor}{\#define USB\_TXCSRH6\_DMAEN       0x00000010  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{8213 \textcolor{preprocessor}{\#define USB\_TXCSRH6\_FDT         0x00000008  }\textcolor{comment}{// Force Data Toggle}}
\DoxyCodeLine{8214 \textcolor{preprocessor}{\#define USB\_TXCSRH6\_DMAMOD      0x00000004  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{8215 \textcolor{preprocessor}{\#define USB\_TXCSRH6\_DTWE        0x00000002  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{8216 \textcolor{preprocessor}{\#define USB\_TXCSRH6\_DT          0x00000001  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{8217 }
\DoxyCodeLine{8218 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8219 \textcolor{comment}{//}}
\DoxyCodeLine{8220 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXMAXP6 register.}}
\DoxyCodeLine{8221 \textcolor{comment}{//}}
\DoxyCodeLine{8222 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8223 \textcolor{preprocessor}{\#define USB\_RXMAXP6\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{8224 \textcolor{preprocessor}{\#define USB\_RXMAXP6\_MAXLOAD\_S   0}}
\DoxyCodeLine{8225 }
\DoxyCodeLine{8226 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8227 \textcolor{comment}{//}}
\DoxyCodeLine{8228 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRL6 register.}}
\DoxyCodeLine{8229 \textcolor{comment}{//}}
\DoxyCodeLine{8230 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8231 \textcolor{preprocessor}{\#define USB\_RXCSRL6\_CLRDT       0x00000080  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{8232 \textcolor{preprocessor}{\#define USB\_RXCSRL6\_STALLED     0x00000040  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{8233 \textcolor{preprocessor}{\#define USB\_RXCSRL6\_REQPKT      0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{8234 \textcolor{preprocessor}{\#define USB\_RXCSRL6\_STALL       0x00000020  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{8235 \textcolor{preprocessor}{\#define USB\_RXCSRL6\_FLUSH       0x00000010  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{8236 \textcolor{preprocessor}{\#define USB\_RXCSRL6\_NAKTO       0x00000008  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{8237 \textcolor{preprocessor}{\#define USB\_RXCSRL6\_DATAERR     0x00000008  }\textcolor{comment}{// Data Error}}
\DoxyCodeLine{8238 \textcolor{preprocessor}{\#define USB\_RXCSRL6\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{8239 \textcolor{preprocessor}{\#define USB\_RXCSRL6\_OVER        0x00000004  }\textcolor{comment}{// Overrun}}
\DoxyCodeLine{8240 \textcolor{preprocessor}{\#define USB\_RXCSRL6\_FULL        0x00000002  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{8241 \textcolor{preprocessor}{\#define USB\_RXCSRL6\_RXRDY       0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{8242 }
\DoxyCodeLine{8243 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8244 \textcolor{comment}{//}}
\DoxyCodeLine{8245 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRH6 register.}}
\DoxyCodeLine{8246 \textcolor{comment}{//}}
\DoxyCodeLine{8247 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8248 \textcolor{preprocessor}{\#define USB\_RXCSRH6\_AUTOCL      0x00000080  }\textcolor{comment}{// Auto Clear}}
\DoxyCodeLine{8249 \textcolor{preprocessor}{\#define USB\_RXCSRH6\_AUTORQ      0x00000040  }\textcolor{comment}{// Auto Request}}
\DoxyCodeLine{8250 \textcolor{preprocessor}{\#define USB\_RXCSRH6\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{8251 \textcolor{preprocessor}{\#define USB\_RXCSRH6\_DMAEN       0x00000020  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{8252 \textcolor{preprocessor}{\#define USB\_RXCSRH6\_DISNYET     0x00000010  }\textcolor{comment}{// Disable NYET}}
\DoxyCodeLine{8253 \textcolor{preprocessor}{\#define USB\_RXCSRH6\_PIDERR      0x00000010  }\textcolor{comment}{// PID Error}}
\DoxyCodeLine{8254 \textcolor{preprocessor}{\#define USB\_RXCSRH6\_DMAMOD      0x00000008  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{8255 \textcolor{preprocessor}{\#define USB\_RXCSRH6\_DTWE        0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{8256 \textcolor{preprocessor}{\#define USB\_RXCSRH6\_DT          0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{8257 }
\DoxyCodeLine{8258 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8259 \textcolor{comment}{//}}
\DoxyCodeLine{8260 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCOUNT6 register.}}
\DoxyCodeLine{8261 \textcolor{comment}{//}}
\DoxyCodeLine{8262 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8263 \textcolor{preprocessor}{\#define USB\_RXCOUNT6\_COUNT\_M    0x00001FFF  }\textcolor{comment}{// Receive Packet Count}}
\DoxyCodeLine{8264 \textcolor{preprocessor}{\#define USB\_RXCOUNT6\_COUNT\_S    0}}
\DoxyCodeLine{8265 }
\DoxyCodeLine{8266 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8267 \textcolor{comment}{//}}
\DoxyCodeLine{8268 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXTYPE6 register.}}
\DoxyCodeLine{8269 \textcolor{comment}{//}}
\DoxyCodeLine{8270 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8271 \textcolor{preprocessor}{\#define USB\_TXTYPE6\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{8272 \textcolor{preprocessor}{\#define USB\_TXTYPE6\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{8273 \textcolor{preprocessor}{\#define USB\_TXTYPE6\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{8274 \textcolor{preprocessor}{\#define USB\_TXTYPE6\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{8275 \textcolor{preprocessor}{\#define USB\_TXTYPE6\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{8276 \textcolor{preprocessor}{\#define USB\_TXTYPE6\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{8277 \textcolor{preprocessor}{\#define USB\_TXTYPE6\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{8278 \textcolor{preprocessor}{\#define USB\_TXTYPE6\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{8279 \textcolor{preprocessor}{\#define USB\_TXTYPE6\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{8280 \textcolor{preprocessor}{\#define USB\_TXTYPE6\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{8281 \textcolor{preprocessor}{\#define USB\_TXTYPE6\_TEP\_S       0}}
\DoxyCodeLine{8282 }
\DoxyCodeLine{8283 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8284 \textcolor{comment}{//}}
\DoxyCodeLine{8285 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXINTERVAL6}}
\DoxyCodeLine{8286 \textcolor{comment}{// register.}}
\DoxyCodeLine{8287 \textcolor{comment}{//}}
\DoxyCodeLine{8288 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8289 \textcolor{preprocessor}{\#define USB\_TXINTERVAL6\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{8290 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// TX Polling}}
\DoxyCodeLine{8291 \textcolor{preprocessor}{\#define USB\_TXINTERVAL6\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{8292 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{8293 \textcolor{preprocessor}{\#define USB\_TXINTERVAL6\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{8294 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8295 \textcolor{preprocessor}{\#define USB\_TXINTERVAL6\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{8296 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8297 }
\DoxyCodeLine{8298 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8299 \textcolor{comment}{//}}
\DoxyCodeLine{8300 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXTYPE6 register.}}
\DoxyCodeLine{8301 \textcolor{comment}{//}}
\DoxyCodeLine{8302 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8303 \textcolor{preprocessor}{\#define USB\_RXTYPE6\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{8304 \textcolor{preprocessor}{\#define USB\_RXTYPE6\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{8305 \textcolor{preprocessor}{\#define USB\_RXTYPE6\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{8306 \textcolor{preprocessor}{\#define USB\_RXTYPE6\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{8307 \textcolor{preprocessor}{\#define USB\_RXTYPE6\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{8308 \textcolor{preprocessor}{\#define USB\_RXTYPE6\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{8309 \textcolor{preprocessor}{\#define USB\_RXTYPE6\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{8310 \textcolor{preprocessor}{\#define USB\_RXTYPE6\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{8311 \textcolor{preprocessor}{\#define USB\_RXTYPE6\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{8312 \textcolor{preprocessor}{\#define USB\_RXTYPE6\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{8313 \textcolor{preprocessor}{\#define USB\_RXTYPE6\_TEP\_S       0}}
\DoxyCodeLine{8314 }
\DoxyCodeLine{8315 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8316 \textcolor{comment}{//}}
\DoxyCodeLine{8317 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXINTERVAL6}}
\DoxyCodeLine{8318 \textcolor{comment}{// register.}}
\DoxyCodeLine{8319 \textcolor{comment}{//}}
\DoxyCodeLine{8320 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8321 \textcolor{preprocessor}{\#define USB\_RXINTERVAL6\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{8322 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// RX Polling}}
\DoxyCodeLine{8323 \textcolor{preprocessor}{\#define USB\_RXINTERVAL6\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{8324 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{8325 \textcolor{preprocessor}{\#define USB\_RXINTERVAL6\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{8326 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8327 \textcolor{preprocessor}{\#define USB\_RXINTERVAL6\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{8328 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8329 }
\DoxyCodeLine{8330 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8331 \textcolor{comment}{//}}
\DoxyCodeLine{8332 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXMAXP7 register.}}
\DoxyCodeLine{8333 \textcolor{comment}{//}}
\DoxyCodeLine{8334 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8335 \textcolor{preprocessor}{\#define USB\_TXMAXP7\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{8336 \textcolor{preprocessor}{\#define USB\_TXMAXP7\_MAXLOAD\_S   0}}
\DoxyCodeLine{8337 }
\DoxyCodeLine{8338 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8339 \textcolor{comment}{//}}
\DoxyCodeLine{8340 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRL7 register.}}
\DoxyCodeLine{8341 \textcolor{comment}{//}}
\DoxyCodeLine{8342 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8343 \textcolor{preprocessor}{\#define USB\_TXCSRL7\_NAKTO       0x00000080  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{8344 \textcolor{preprocessor}{\#define USB\_TXCSRL7\_CLRDT       0x00000040  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{8345 \textcolor{preprocessor}{\#define USB\_TXCSRL7\_STALLED     0x00000020  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{8346 \textcolor{preprocessor}{\#define USB\_TXCSRL7\_STALL       0x00000010  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{8347 \textcolor{preprocessor}{\#define USB\_TXCSRL7\_SETUP       0x00000010  }\textcolor{comment}{// Setup Packet}}
\DoxyCodeLine{8348 \textcolor{preprocessor}{\#define USB\_TXCSRL7\_FLUSH       0x00000008  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{8349 \textcolor{preprocessor}{\#define USB\_TXCSRL7\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{8350 \textcolor{preprocessor}{\#define USB\_TXCSRL7\_UNDRN       0x00000004  }\textcolor{comment}{// Underrun}}
\DoxyCodeLine{8351 \textcolor{preprocessor}{\#define USB\_TXCSRL7\_FIFONE      0x00000002  }\textcolor{comment}{// FIFO Not Empty}}
\DoxyCodeLine{8352 \textcolor{preprocessor}{\#define USB\_TXCSRL7\_TXRDY       0x00000001  }\textcolor{comment}{// Transmit Packet Ready}}
\DoxyCodeLine{8353 }
\DoxyCodeLine{8354 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8355 \textcolor{comment}{//}}
\DoxyCodeLine{8356 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXCSRH7 register.}}
\DoxyCodeLine{8357 \textcolor{comment}{//}}
\DoxyCodeLine{8358 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8359 \textcolor{preprocessor}{\#define USB\_TXCSRH7\_AUTOSET     0x00000080  }\textcolor{comment}{// Auto Set}}
\DoxyCodeLine{8360 \textcolor{preprocessor}{\#define USB\_TXCSRH7\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{8361 \textcolor{preprocessor}{\#define USB\_TXCSRH7\_MODE        0x00000020  }\textcolor{comment}{// Mode}}
\DoxyCodeLine{8362 \textcolor{preprocessor}{\#define USB\_TXCSRH7\_DMAEN       0x00000010  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{8363 \textcolor{preprocessor}{\#define USB\_TXCSRH7\_FDT         0x00000008  }\textcolor{comment}{// Force Data Toggle}}
\DoxyCodeLine{8364 \textcolor{preprocessor}{\#define USB\_TXCSRH7\_DMAMOD      0x00000004  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{8365 \textcolor{preprocessor}{\#define USB\_TXCSRH7\_DTWE        0x00000002  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{8366 \textcolor{preprocessor}{\#define USB\_TXCSRH7\_DT          0x00000001  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{8367 }
\DoxyCodeLine{8368 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8369 \textcolor{comment}{//}}
\DoxyCodeLine{8370 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXMAXP7 register.}}
\DoxyCodeLine{8371 \textcolor{comment}{//}}
\DoxyCodeLine{8372 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8373 \textcolor{preprocessor}{\#define USB\_RXMAXP7\_MAXLOAD\_M   0x000007FF  }\textcolor{comment}{// Maximum Payload}}
\DoxyCodeLine{8374 \textcolor{preprocessor}{\#define USB\_RXMAXP7\_MAXLOAD\_S   0}}
\DoxyCodeLine{8375 }
\DoxyCodeLine{8376 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8377 \textcolor{comment}{//}}
\DoxyCodeLine{8378 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRL7 register.}}
\DoxyCodeLine{8379 \textcolor{comment}{//}}
\DoxyCodeLine{8380 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8381 \textcolor{preprocessor}{\#define USB\_RXCSRL7\_CLRDT       0x00000080  }\textcolor{comment}{// Clear Data Toggle}}
\DoxyCodeLine{8382 \textcolor{preprocessor}{\#define USB\_RXCSRL7\_STALLED     0x00000040  }\textcolor{comment}{// Endpoint Stalled}}
\DoxyCodeLine{8383 \textcolor{preprocessor}{\#define USB\_RXCSRL7\_REQPKT      0x00000020  }\textcolor{comment}{// Request Packet}}
\DoxyCodeLine{8384 \textcolor{preprocessor}{\#define USB\_RXCSRL7\_STALL       0x00000020  }\textcolor{comment}{// Send STALL}}
\DoxyCodeLine{8385 \textcolor{preprocessor}{\#define USB\_RXCSRL7\_FLUSH       0x00000010  }\textcolor{comment}{// Flush FIFO}}
\DoxyCodeLine{8386 \textcolor{preprocessor}{\#define USB\_RXCSRL7\_DATAERR     0x00000008  }\textcolor{comment}{// Data Error}}
\DoxyCodeLine{8387 \textcolor{preprocessor}{\#define USB\_RXCSRL7\_NAKTO       0x00000008  }\textcolor{comment}{// NAK Timeout}}
\DoxyCodeLine{8388 \textcolor{preprocessor}{\#define USB\_RXCSRL7\_ERROR       0x00000004  }\textcolor{comment}{// Error}}
\DoxyCodeLine{8389 \textcolor{preprocessor}{\#define USB\_RXCSRL7\_OVER        0x00000004  }\textcolor{comment}{// Overrun}}
\DoxyCodeLine{8390 \textcolor{preprocessor}{\#define USB\_RXCSRL7\_FULL        0x00000002  }\textcolor{comment}{// FIFO Full}}
\DoxyCodeLine{8391 \textcolor{preprocessor}{\#define USB\_RXCSRL7\_RXRDY       0x00000001  }\textcolor{comment}{// Receive Packet Ready}}
\DoxyCodeLine{8392 }
\DoxyCodeLine{8393 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8394 \textcolor{comment}{//}}
\DoxyCodeLine{8395 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCSRH7 register.}}
\DoxyCodeLine{8396 \textcolor{comment}{//}}
\DoxyCodeLine{8397 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8398 \textcolor{preprocessor}{\#define USB\_RXCSRH7\_AUTOCL      0x00000080  }\textcolor{comment}{// Auto Clear}}
\DoxyCodeLine{8399 \textcolor{preprocessor}{\#define USB\_RXCSRH7\_ISO         0x00000040  }\textcolor{comment}{// Isochronous Transfers}}
\DoxyCodeLine{8400 \textcolor{preprocessor}{\#define USB\_RXCSRH7\_AUTORQ      0x00000040  }\textcolor{comment}{// Auto Request}}
\DoxyCodeLine{8401 \textcolor{preprocessor}{\#define USB\_RXCSRH7\_DMAEN       0x00000020  }\textcolor{comment}{// DMA Request Enable}}
\DoxyCodeLine{8402 \textcolor{preprocessor}{\#define USB\_RXCSRH7\_PIDERR      0x00000010  }\textcolor{comment}{// PID Error}}
\DoxyCodeLine{8403 \textcolor{preprocessor}{\#define USB\_RXCSRH7\_DISNYET     0x00000010  }\textcolor{comment}{// Disable NYET}}
\DoxyCodeLine{8404 \textcolor{preprocessor}{\#define USB\_RXCSRH7\_DMAMOD      0x00000008  }\textcolor{comment}{// DMA Request Mode}}
\DoxyCodeLine{8405 \textcolor{preprocessor}{\#define USB\_RXCSRH7\_DTWE        0x00000004  }\textcolor{comment}{// Data Toggle Write Enable}}
\DoxyCodeLine{8406 \textcolor{preprocessor}{\#define USB\_RXCSRH7\_DT          0x00000002  }\textcolor{comment}{// Data Toggle}}
\DoxyCodeLine{8407 }
\DoxyCodeLine{8408 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8409 \textcolor{comment}{//}}
\DoxyCodeLine{8410 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXCOUNT7 register.}}
\DoxyCodeLine{8411 \textcolor{comment}{//}}
\DoxyCodeLine{8412 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8413 \textcolor{preprocessor}{\#define USB\_RXCOUNT7\_COUNT\_M    0x00001FFF  }\textcolor{comment}{// Receive Packet Count}}
\DoxyCodeLine{8414 \textcolor{preprocessor}{\#define USB\_RXCOUNT7\_COUNT\_S    0}}
\DoxyCodeLine{8415 }
\DoxyCodeLine{8416 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8417 \textcolor{comment}{//}}
\DoxyCodeLine{8418 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXTYPE7 register.}}
\DoxyCodeLine{8419 \textcolor{comment}{//}}
\DoxyCodeLine{8420 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8421 \textcolor{preprocessor}{\#define USB\_TXTYPE7\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{8422 \textcolor{preprocessor}{\#define USB\_TXTYPE7\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{8423 \textcolor{preprocessor}{\#define USB\_TXTYPE7\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{8424 \textcolor{preprocessor}{\#define USB\_TXTYPE7\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{8425 \textcolor{preprocessor}{\#define USB\_TXTYPE7\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{8426 \textcolor{preprocessor}{\#define USB\_TXTYPE7\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{8427 \textcolor{preprocessor}{\#define USB\_TXTYPE7\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{8428 \textcolor{preprocessor}{\#define USB\_TXTYPE7\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{8429 \textcolor{preprocessor}{\#define USB\_TXTYPE7\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{8430 \textcolor{preprocessor}{\#define USB\_TXTYPE7\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{8431 \textcolor{preprocessor}{\#define USB\_TXTYPE7\_TEP\_S       0}}
\DoxyCodeLine{8432 }
\DoxyCodeLine{8433 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8434 \textcolor{comment}{//}}
\DoxyCodeLine{8435 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXINTERVAL7}}
\DoxyCodeLine{8436 \textcolor{comment}{// register.}}
\DoxyCodeLine{8437 \textcolor{comment}{//}}
\DoxyCodeLine{8438 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8439 \textcolor{preprocessor}{\#define USB\_TXINTERVAL7\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{8440 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// TX Polling}}
\DoxyCodeLine{8441 \textcolor{preprocessor}{\#define USB\_TXINTERVAL7\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{8442 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{8443 \textcolor{preprocessor}{\#define USB\_TXINTERVAL7\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{8444 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8445 \textcolor{preprocessor}{\#define USB\_TXINTERVAL7\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{8446 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8447 }
\DoxyCodeLine{8448 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8449 \textcolor{comment}{//}}
\DoxyCodeLine{8450 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXTYPE7 register.}}
\DoxyCodeLine{8451 \textcolor{comment}{//}}
\DoxyCodeLine{8452 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8453 \textcolor{preprocessor}{\#define USB\_RXTYPE7\_SPEED\_M     0x000000C0  }\textcolor{comment}{// Operating Speed}}
\DoxyCodeLine{8454 \textcolor{preprocessor}{\#define USB\_RXTYPE7\_SPEED\_DFLT  0x00000000  }\textcolor{comment}{// Default}}
\DoxyCodeLine{8455 \textcolor{preprocessor}{\#define USB\_RXTYPE7\_SPEED\_FULL  0x00000080  }\textcolor{comment}{// Full}}
\DoxyCodeLine{8456 \textcolor{preprocessor}{\#define USB\_RXTYPE7\_SPEED\_LOW   0x000000C0  }\textcolor{comment}{// Low}}
\DoxyCodeLine{8457 \textcolor{preprocessor}{\#define USB\_RXTYPE7\_PROTO\_M     0x00000030  }\textcolor{comment}{// Protocol}}
\DoxyCodeLine{8458 \textcolor{preprocessor}{\#define USB\_RXTYPE7\_PROTO\_CTRL  0x00000000  }\textcolor{comment}{// Control}}
\DoxyCodeLine{8459 \textcolor{preprocessor}{\#define USB\_RXTYPE7\_PROTO\_ISOC  0x00000010  }\textcolor{comment}{// Isochronous}}
\DoxyCodeLine{8460 \textcolor{preprocessor}{\#define USB\_RXTYPE7\_PROTO\_BULK  0x00000020  }\textcolor{comment}{// Bulk}}
\DoxyCodeLine{8461 \textcolor{preprocessor}{\#define USB\_RXTYPE7\_PROTO\_INT   0x00000030  }\textcolor{comment}{// Interrupt}}
\DoxyCodeLine{8462 \textcolor{preprocessor}{\#define USB\_RXTYPE7\_TEP\_M       0x0000000F  }\textcolor{comment}{// Target Endpoint Number}}
\DoxyCodeLine{8463 \textcolor{preprocessor}{\#define USB\_RXTYPE7\_TEP\_S       0}}
\DoxyCodeLine{8464 }
\DoxyCodeLine{8465 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8466 \textcolor{comment}{//}}
\DoxyCodeLine{8467 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXINTERVAL7}}
\DoxyCodeLine{8468 \textcolor{comment}{// register.}}
\DoxyCodeLine{8469 \textcolor{comment}{//}}
\DoxyCodeLine{8470 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8471 \textcolor{preprocessor}{\#define USB\_RXINTERVAL7\_TXPOLL\_M                                              \(\backslash\)}}
\DoxyCodeLine{8472 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// RX Polling}}
\DoxyCodeLine{8473 \textcolor{preprocessor}{\#define USB\_RXINTERVAL7\_NAKLMT\_M                                              \(\backslash\)}}
\DoxyCodeLine{8474 \textcolor{preprocessor}{                                0x000000FF  }\textcolor{comment}{// NAK Limit}}
\DoxyCodeLine{8475 \textcolor{preprocessor}{\#define USB\_RXINTERVAL7\_NAKLMT\_S                                              \(\backslash\)}}
\DoxyCodeLine{8476 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8477 \textcolor{preprocessor}{\#define USB\_RXINTERVAL7\_TXPOLL\_S                                              \(\backslash\)}}
\DoxyCodeLine{8478 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8479 }
\DoxyCodeLine{8480 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8481 \textcolor{comment}{//}}
\DoxyCodeLine{8482 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RQPKTCOUNT1}}
\DoxyCodeLine{8483 \textcolor{comment}{// register.}}
\DoxyCodeLine{8484 \textcolor{comment}{//}}
\DoxyCodeLine{8485 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8486 \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT1\_M       0x0000FFFF  }\textcolor{comment}{// Block Transfer Packet Count}}
\DoxyCodeLine{8487 \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT1\_S       0}}
\DoxyCodeLine{8488 }
\DoxyCodeLine{8489 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8490 \textcolor{comment}{//}}
\DoxyCodeLine{8491 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RQPKTCOUNT2}}
\DoxyCodeLine{8492 \textcolor{comment}{// register.}}
\DoxyCodeLine{8493 \textcolor{comment}{//}}
\DoxyCodeLine{8494 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8495 \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT2\_M       0x0000FFFF  }\textcolor{comment}{// Block Transfer Packet Count}}
\DoxyCodeLine{8496 \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT2\_S       0}}
\DoxyCodeLine{8497 }
\DoxyCodeLine{8498 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8499 \textcolor{comment}{//}}
\DoxyCodeLine{8500 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RQPKTCOUNT3}}
\DoxyCodeLine{8501 \textcolor{comment}{// register.}}
\DoxyCodeLine{8502 \textcolor{comment}{//}}
\DoxyCodeLine{8503 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8504 \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT3\_M       0x0000FFFF  }\textcolor{comment}{// Block Transfer Packet Count}}
\DoxyCodeLine{8505 \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT3\_S       0}}
\DoxyCodeLine{8506 }
\DoxyCodeLine{8507 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8508 \textcolor{comment}{//}}
\DoxyCodeLine{8509 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RQPKTCOUNT4}}
\DoxyCodeLine{8510 \textcolor{comment}{// register.}}
\DoxyCodeLine{8511 \textcolor{comment}{//}}
\DoxyCodeLine{8512 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8513 \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT4\_COUNT\_M 0x0000FFFF  }\textcolor{comment}{// Block Transfer Packet Count}}
\DoxyCodeLine{8514 \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT4\_COUNT\_S 0}}
\DoxyCodeLine{8515 }
\DoxyCodeLine{8516 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8517 \textcolor{comment}{//}}
\DoxyCodeLine{8518 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RQPKTCOUNT5}}
\DoxyCodeLine{8519 \textcolor{comment}{// register.}}
\DoxyCodeLine{8520 \textcolor{comment}{//}}
\DoxyCodeLine{8521 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8522 \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT5\_COUNT\_M 0x0000FFFF  }\textcolor{comment}{// Block Transfer Packet Count}}
\DoxyCodeLine{8523 \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT5\_COUNT\_S 0}}
\DoxyCodeLine{8524 }
\DoxyCodeLine{8525 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8526 \textcolor{comment}{//}}
\DoxyCodeLine{8527 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RQPKTCOUNT6}}
\DoxyCodeLine{8528 \textcolor{comment}{// register.}}
\DoxyCodeLine{8529 \textcolor{comment}{//}}
\DoxyCodeLine{8530 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8531 \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT6\_COUNT\_M 0x0000FFFF  }\textcolor{comment}{// Block Transfer Packet Count}}
\DoxyCodeLine{8532 \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT6\_COUNT\_S 0}}
\DoxyCodeLine{8533 }
\DoxyCodeLine{8534 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8535 \textcolor{comment}{//}}
\DoxyCodeLine{8536 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RQPKTCOUNT7}}
\DoxyCodeLine{8537 \textcolor{comment}{// register.}}
\DoxyCodeLine{8538 \textcolor{comment}{//}}
\DoxyCodeLine{8539 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8540 \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT7\_COUNT\_M 0x0000FFFF  }\textcolor{comment}{// Block Transfer Packet Count}}
\DoxyCodeLine{8541 \textcolor{preprocessor}{\#define USB\_RQPKTCOUNT7\_COUNT\_S 0}}
\DoxyCodeLine{8542 }
\DoxyCodeLine{8543 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8544 \textcolor{comment}{//}}
\DoxyCodeLine{8545 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_RXDPKTBUFDIS}}
\DoxyCodeLine{8546 \textcolor{comment}{// register.}}
\DoxyCodeLine{8547 \textcolor{comment}{//}}
\DoxyCodeLine{8548 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8549 \textcolor{preprocessor}{\#define USB\_RXDPKTBUFDIS\_EP7    0x00000080  }\textcolor{comment}{// EP7 RX Double-\/Packet Buffer}}
\DoxyCodeLine{8550                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{8551 \textcolor{preprocessor}{\#define USB\_RXDPKTBUFDIS\_EP6    0x00000040  }\textcolor{comment}{// EP6 RX Double-\/Packet Buffer}}
\DoxyCodeLine{8552                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{8553 \textcolor{preprocessor}{\#define USB\_RXDPKTBUFDIS\_EP5    0x00000020  }\textcolor{comment}{// EP5 RX Double-\/Packet Buffer}}
\DoxyCodeLine{8554                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{8555 \textcolor{preprocessor}{\#define USB\_RXDPKTBUFDIS\_EP4    0x00000010  }\textcolor{comment}{// EP4 RX Double-\/Packet Buffer}}
\DoxyCodeLine{8556                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{8557 \textcolor{preprocessor}{\#define USB\_RXDPKTBUFDIS\_EP3    0x00000008  }\textcolor{comment}{// EP3 RX Double-\/Packet Buffer}}
\DoxyCodeLine{8558                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{8559 \textcolor{preprocessor}{\#define USB\_RXDPKTBUFDIS\_EP2    0x00000004  }\textcolor{comment}{// EP2 RX Double-\/Packet Buffer}}
\DoxyCodeLine{8560                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{8561 \textcolor{preprocessor}{\#define USB\_RXDPKTBUFDIS\_EP1    0x00000002  }\textcolor{comment}{// EP1 RX Double-\/Packet Buffer}}
\DoxyCodeLine{8562                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{8563 }
\DoxyCodeLine{8564 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8565 \textcolor{comment}{//}}
\DoxyCodeLine{8566 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_TXDPKTBUFDIS}}
\DoxyCodeLine{8567 \textcolor{comment}{// register.}}
\DoxyCodeLine{8568 \textcolor{comment}{//}}
\DoxyCodeLine{8569 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8570 \textcolor{preprocessor}{\#define USB\_TXDPKTBUFDIS\_EP7    0x00000080  }\textcolor{comment}{// EP7 TX Double-\/Packet Buffer}}
\DoxyCodeLine{8571                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{8572 \textcolor{preprocessor}{\#define USB\_TXDPKTBUFDIS\_EP6    0x00000040  }\textcolor{comment}{// EP6 TX Double-\/Packet Buffer}}
\DoxyCodeLine{8573                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{8574 \textcolor{preprocessor}{\#define USB\_TXDPKTBUFDIS\_EP5    0x00000020  }\textcolor{comment}{// EP5 TX Double-\/Packet Buffer}}
\DoxyCodeLine{8575                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{8576 \textcolor{preprocessor}{\#define USB\_TXDPKTBUFDIS\_EP4    0x00000010  }\textcolor{comment}{// EP4 TX Double-\/Packet Buffer}}
\DoxyCodeLine{8577                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{8578 \textcolor{preprocessor}{\#define USB\_TXDPKTBUFDIS\_EP3    0x00000008  }\textcolor{comment}{// EP3 TX Double-\/Packet Buffer}}
\DoxyCodeLine{8579                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{8580 \textcolor{preprocessor}{\#define USB\_TXDPKTBUFDIS\_EP2    0x00000004  }\textcolor{comment}{// EP2 TX Double-\/Packet Buffer}}
\DoxyCodeLine{8581                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{8582 \textcolor{preprocessor}{\#define USB\_TXDPKTBUFDIS\_EP1    0x00000002  }\textcolor{comment}{// EP1 TX Double-\/Packet Buffer}}
\DoxyCodeLine{8583                                             \textcolor{comment}{// Disable}}
\DoxyCodeLine{8584 }
\DoxyCodeLine{8585 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8586 \textcolor{comment}{//}}
\DoxyCodeLine{8587 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_EPC register.}}
\DoxyCodeLine{8588 \textcolor{comment}{//}}
\DoxyCodeLine{8589 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8590 \textcolor{preprocessor}{\#define USB\_EPC\_PFLTACT\_M       0x00000300  }\textcolor{comment}{// Power Fault Action}}
\DoxyCodeLine{8591 \textcolor{preprocessor}{\#define USB\_EPC\_PFLTACT\_UNCHG   0x00000000  }\textcolor{comment}{// Unchanged}}
\DoxyCodeLine{8592 \textcolor{preprocessor}{\#define USB\_EPC\_PFLTACT\_TRIS    0x00000100  }\textcolor{comment}{// Tristate}}
\DoxyCodeLine{8593 \textcolor{preprocessor}{\#define USB\_EPC\_PFLTACT\_LOW     0x00000200  }\textcolor{comment}{// Low}}
\DoxyCodeLine{8594 \textcolor{preprocessor}{\#define USB\_EPC\_PFLTACT\_HIGH    0x00000300  }\textcolor{comment}{// High}}
\DoxyCodeLine{8595 \textcolor{preprocessor}{\#define USB\_EPC\_PFLTAEN         0x00000040  }\textcolor{comment}{// Power Fault Action Enable}}
\DoxyCodeLine{8596 \textcolor{preprocessor}{\#define USB\_EPC\_PFLTSEN\_HIGH    0x00000020  }\textcolor{comment}{// Power Fault Sense}}
\DoxyCodeLine{8597 \textcolor{preprocessor}{\#define USB\_EPC\_PFLTEN          0x00000010  }\textcolor{comment}{// Power Fault Input Enable}}
\DoxyCodeLine{8598 \textcolor{preprocessor}{\#define USB\_EPC\_EPENDE          0x00000004  }\textcolor{comment}{// EPEN Drive Enable}}
\DoxyCodeLine{8599 \textcolor{preprocessor}{\#define USB\_EPC\_EPEN\_M          0x00000003  }\textcolor{comment}{// External Power Supply Enable}}
\DoxyCodeLine{8600                                             \textcolor{comment}{// Configuration}}
\DoxyCodeLine{8601 \textcolor{preprocessor}{\#define USB\_EPC\_EPEN\_LOW        0x00000000  }\textcolor{comment}{// Power Enable Active Low}}
\DoxyCodeLine{8602 \textcolor{preprocessor}{\#define USB\_EPC\_EPEN\_HIGH       0x00000001  }\textcolor{comment}{// Power Enable Active High}}
\DoxyCodeLine{8603 \textcolor{preprocessor}{\#define USB\_EPC\_EPEN\_VBLOW      0x00000002  }\textcolor{comment}{// Power Enable High if VBUS Low}}
\DoxyCodeLine{8604                                             \textcolor{comment}{// (OTG only)}}
\DoxyCodeLine{8605 \textcolor{preprocessor}{\#define USB\_EPC\_EPEN\_VBHIGH     0x00000003  }\textcolor{comment}{// Power Enable High if VBUS High}}
\DoxyCodeLine{8606                                             \textcolor{comment}{// (OTG only)}}
\DoxyCodeLine{8607 }
\DoxyCodeLine{8608 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8609 \textcolor{comment}{//}}
\DoxyCodeLine{8610 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_EPCRIS register.}}
\DoxyCodeLine{8611 \textcolor{comment}{//}}
\DoxyCodeLine{8612 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8613 \textcolor{preprocessor}{\#define USB\_EPCRIS\_PF           0x00000001  }\textcolor{comment}{// USB Power Fault Interrupt Status}}
\DoxyCodeLine{8614 }
\DoxyCodeLine{8615 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8616 \textcolor{comment}{//}}
\DoxyCodeLine{8617 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_EPCIM register.}}
\DoxyCodeLine{8618 \textcolor{comment}{//}}
\DoxyCodeLine{8619 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8620 \textcolor{preprocessor}{\#define USB\_EPCIM\_PF            0x00000001  }\textcolor{comment}{// USB Power Fault Interrupt Mask}}
\DoxyCodeLine{8621 }
\DoxyCodeLine{8622 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8623 \textcolor{comment}{//}}
\DoxyCodeLine{8624 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_EPCISC register.}}
\DoxyCodeLine{8625 \textcolor{comment}{//}}
\DoxyCodeLine{8626 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8627 \textcolor{preprocessor}{\#define USB\_EPCISC\_PF           0x00000001  }\textcolor{comment}{// USB Power Fault Interrupt Status}}
\DoxyCodeLine{8628                                             \textcolor{comment}{// and Clear}}
\DoxyCodeLine{8629 }
\DoxyCodeLine{8630 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8631 \textcolor{comment}{//}}
\DoxyCodeLine{8632 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_DRRIS register.}}
\DoxyCodeLine{8633 \textcolor{comment}{//}}
\DoxyCodeLine{8634 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8635 \textcolor{preprocessor}{\#define USB\_DRRIS\_RESUME        0x00000001  }\textcolor{comment}{// RESUME Interrupt Status}}
\DoxyCodeLine{8636 }
\DoxyCodeLine{8637 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8638 \textcolor{comment}{//}}
\DoxyCodeLine{8639 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_DRIM register.}}
\DoxyCodeLine{8640 \textcolor{comment}{//}}
\DoxyCodeLine{8641 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8642 \textcolor{preprocessor}{\#define USB\_DRIM\_RESUME         0x00000001  }\textcolor{comment}{// RESUME Interrupt Mask}}
\DoxyCodeLine{8643 }
\DoxyCodeLine{8644 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8645 \textcolor{comment}{//}}
\DoxyCodeLine{8646 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_DRISC register.}}
\DoxyCodeLine{8647 \textcolor{comment}{//}}
\DoxyCodeLine{8648 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8649 \textcolor{preprocessor}{\#define USB\_DRISC\_RESUME        0x00000001  }\textcolor{comment}{// RESUME Interrupt Status and}}
\DoxyCodeLine{8650                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{8651 }
\DoxyCodeLine{8652 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8653 \textcolor{comment}{//}}
\DoxyCodeLine{8654 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_GPCS register.}}
\DoxyCodeLine{8655 \textcolor{comment}{//}}
\DoxyCodeLine{8656 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8657 \textcolor{preprocessor}{\#define USB\_GPCS\_DEVMODOTG      0x00000002  }\textcolor{comment}{// Enable Device Mode}}
\DoxyCodeLine{8658 \textcolor{preprocessor}{\#define USB\_GPCS\_DEVMOD         0x00000001  }\textcolor{comment}{// Device Mode}}
\DoxyCodeLine{8659 }
\DoxyCodeLine{8660 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8661 \textcolor{comment}{//}}
\DoxyCodeLine{8662 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_VDC register.}}
\DoxyCodeLine{8663 \textcolor{comment}{//}}
\DoxyCodeLine{8664 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8665 \textcolor{preprocessor}{\#define USB\_VDC\_VBDEN           0x00000001  }\textcolor{comment}{// VBUS Droop Enable}}
\DoxyCodeLine{8666 }
\DoxyCodeLine{8667 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8668 \textcolor{comment}{//}}
\DoxyCodeLine{8669 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_VDCRIS register.}}
\DoxyCodeLine{8670 \textcolor{comment}{//}}
\DoxyCodeLine{8671 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8672 \textcolor{preprocessor}{\#define USB\_VDCRIS\_VD           0x00000001  }\textcolor{comment}{// VBUS Droop Raw Interrupt Status}}
\DoxyCodeLine{8673 }
\DoxyCodeLine{8674 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8675 \textcolor{comment}{//}}
\DoxyCodeLine{8676 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_VDCIM register.}}
\DoxyCodeLine{8677 \textcolor{comment}{//}}
\DoxyCodeLine{8678 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8679 \textcolor{preprocessor}{\#define USB\_VDCIM\_VD            0x00000001  }\textcolor{comment}{// VBUS Droop Interrupt Mask}}
\DoxyCodeLine{8680 }
\DoxyCodeLine{8681 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8682 \textcolor{comment}{//}}
\DoxyCodeLine{8683 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_VDCISC register.}}
\DoxyCodeLine{8684 \textcolor{comment}{//}}
\DoxyCodeLine{8685 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8686 \textcolor{preprocessor}{\#define USB\_VDCISC\_VD           0x00000001  }\textcolor{comment}{// VBUS Droop Interrupt Status and}}
\DoxyCodeLine{8687                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{8688 }
\DoxyCodeLine{8689 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8690 \textcolor{comment}{//}}
\DoxyCodeLine{8691 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_IDVRIS register.}}
\DoxyCodeLine{8692 \textcolor{comment}{//}}
\DoxyCodeLine{8693 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8694 \textcolor{preprocessor}{\#define USB\_IDVRIS\_ID           0x00000001  }\textcolor{comment}{// ID Valid Detect Raw Interrupt}}
\DoxyCodeLine{8695                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{8696 }
\DoxyCodeLine{8697 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8698 \textcolor{comment}{//}}
\DoxyCodeLine{8699 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_IDVIM register.}}
\DoxyCodeLine{8700 \textcolor{comment}{//}}
\DoxyCodeLine{8701 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8702 \textcolor{preprocessor}{\#define USB\_IDVIM\_ID            0x00000001  }\textcolor{comment}{// ID Valid Detect Interrupt Mask}}
\DoxyCodeLine{8703 }
\DoxyCodeLine{8704 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8705 \textcolor{comment}{//}}
\DoxyCodeLine{8706 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_IDVISC register.}}
\DoxyCodeLine{8707 \textcolor{comment}{//}}
\DoxyCodeLine{8708 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8709 \textcolor{preprocessor}{\#define USB\_IDVISC\_ID           0x00000001  }\textcolor{comment}{// ID Valid Detect Interrupt Status}}
\DoxyCodeLine{8710                                             \textcolor{comment}{// and Clear}}
\DoxyCodeLine{8711 }
\DoxyCodeLine{8712 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8713 \textcolor{comment}{//}}
\DoxyCodeLine{8714 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_DMASEL register.}}
\DoxyCodeLine{8715 \textcolor{comment}{//}}
\DoxyCodeLine{8716 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8717 \textcolor{preprocessor}{\#define USB\_DMASEL\_DMACTX\_M     0x00F00000  }\textcolor{comment}{// DMA C TX Select}}
\DoxyCodeLine{8718 \textcolor{preprocessor}{\#define USB\_DMASEL\_DMACRX\_M     0x000F0000  }\textcolor{comment}{// DMA C RX Select}}
\DoxyCodeLine{8719 \textcolor{preprocessor}{\#define USB\_DMASEL\_DMABTX\_M     0x0000F000  }\textcolor{comment}{// DMA B TX Select}}
\DoxyCodeLine{8720 \textcolor{preprocessor}{\#define USB\_DMASEL\_DMABRX\_M     0x00000F00  }\textcolor{comment}{// DMA B RX Select}}
\DoxyCodeLine{8721 \textcolor{preprocessor}{\#define USB\_DMASEL\_DMAATX\_M     0x000000F0  }\textcolor{comment}{// DMA A TX Select}}
\DoxyCodeLine{8722 \textcolor{preprocessor}{\#define USB\_DMASEL\_DMAARX\_M     0x0000000F  }\textcolor{comment}{// DMA A RX Select}}
\DoxyCodeLine{8723 \textcolor{preprocessor}{\#define USB\_DMASEL\_DMACTX\_S     20}}
\DoxyCodeLine{8724 \textcolor{preprocessor}{\#define USB\_DMASEL\_DMACRX\_S     16}}
\DoxyCodeLine{8725 \textcolor{preprocessor}{\#define USB\_DMASEL\_DMABTX\_S     12}}
\DoxyCodeLine{8726 \textcolor{preprocessor}{\#define USB\_DMASEL\_DMABRX\_S     8}}
\DoxyCodeLine{8727 \textcolor{preprocessor}{\#define USB\_DMASEL\_DMAATX\_S     4}}
\DoxyCodeLine{8728 \textcolor{preprocessor}{\#define USB\_DMASEL\_DMAARX\_S     0}}
\DoxyCodeLine{8729 }
\DoxyCodeLine{8730 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8731 \textcolor{comment}{//}}
\DoxyCodeLine{8732 \textcolor{comment}{// The following are defines for the bit fields in the USB\_O\_PP register.}}
\DoxyCodeLine{8733 \textcolor{comment}{//}}
\DoxyCodeLine{8734 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8735 \textcolor{preprocessor}{\#define USB\_PP\_ECNT\_M           0x0000FF00  }\textcolor{comment}{// Endpoint Count}}
\DoxyCodeLine{8736 \textcolor{preprocessor}{\#define USB\_PP\_USB\_M            0x000000C0  }\textcolor{comment}{// USB Capability}}
\DoxyCodeLine{8737 \textcolor{preprocessor}{\#define USB\_PP\_USB\_DEVICE       0x00000040  }\textcolor{comment}{// DEVICE}}
\DoxyCodeLine{8738 \textcolor{preprocessor}{\#define USB\_PP\_USB\_HOSTDEVICE   0x00000080  }\textcolor{comment}{// HOST}}
\DoxyCodeLine{8739 \textcolor{preprocessor}{\#define USB\_PP\_USB\_OTG          0x000000C0  }\textcolor{comment}{// OTG}}
\DoxyCodeLine{8740 \textcolor{preprocessor}{\#define USB\_PP\_PHY              0x00000010  }\textcolor{comment}{// PHY Present}}
\DoxyCodeLine{8741 \textcolor{preprocessor}{\#define USB\_PP\_TYPE\_M           0x0000000F  }\textcolor{comment}{// Controller Type}}
\DoxyCodeLine{8742 \textcolor{preprocessor}{\#define USB\_PP\_TYPE\_0           0x00000000  }\textcolor{comment}{// The first-\/generation USB}}
\DoxyCodeLine{8743                                             \textcolor{comment}{// controller}}
\DoxyCodeLine{8744 \textcolor{preprocessor}{\#define USB\_PP\_ECNT\_S           8}}
\DoxyCodeLine{8745 }
\DoxyCodeLine{8746 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8747 \textcolor{comment}{//}}
\DoxyCodeLine{8748 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EESIZE register.}}
\DoxyCodeLine{8749 \textcolor{comment}{//}}
\DoxyCodeLine{8750 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8751 \textcolor{preprocessor}{\#define EEPROM\_EESIZE\_BLKCNT\_M  0x07FF0000  }\textcolor{comment}{// Number of 16-\/Word Blocks}}
\DoxyCodeLine{8752 \textcolor{preprocessor}{\#define EEPROM\_EESIZE\_WORDCNT\_M 0x0000FFFF  }\textcolor{comment}{// Number of 32-\/Bit Words}}
\DoxyCodeLine{8753 \textcolor{preprocessor}{\#define EEPROM\_EESIZE\_BLKCNT\_S  16}}
\DoxyCodeLine{8754 \textcolor{preprocessor}{\#define EEPROM\_EESIZE\_WORDCNT\_S 0}}
\DoxyCodeLine{8755 }
\DoxyCodeLine{8756 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8757 \textcolor{comment}{//}}
\DoxyCodeLine{8758 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEBLOCK register.}}
\DoxyCodeLine{8759 \textcolor{comment}{//}}
\DoxyCodeLine{8760 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8761 \textcolor{preprocessor}{\#define EEPROM\_EEBLOCK\_BLOCK\_M  0x0000FFFF  }\textcolor{comment}{// Current Block}}
\DoxyCodeLine{8762 \textcolor{preprocessor}{\#define EEPROM\_EEBLOCK\_BLOCK\_S  0}}
\DoxyCodeLine{8763 }
\DoxyCodeLine{8764 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8765 \textcolor{comment}{//}}
\DoxyCodeLine{8766 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEOFFSET}}
\DoxyCodeLine{8767 \textcolor{comment}{// register.}}
\DoxyCodeLine{8768 \textcolor{comment}{//}}
\DoxyCodeLine{8769 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8770 \textcolor{preprocessor}{\#define EEPROM\_EEOFFSET\_OFFSET\_M                                              \(\backslash\)}}
\DoxyCodeLine{8771 \textcolor{preprocessor}{                                0x0000000F  }\textcolor{comment}{// Current Address Offset}}
\DoxyCodeLine{8772 \textcolor{preprocessor}{\#define EEPROM\_EEOFFSET\_OFFSET\_S                                              \(\backslash\)}}
\DoxyCodeLine{8773 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8774 }
\DoxyCodeLine{8775 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8776 \textcolor{comment}{//}}
\DoxyCodeLine{8777 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EERDWR register.}}
\DoxyCodeLine{8778 \textcolor{comment}{//}}
\DoxyCodeLine{8779 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8780 \textcolor{preprocessor}{\#define EEPROM\_EERDWR\_VALUE\_M   0xFFFFFFFF  }\textcolor{comment}{// EEPROM Read or Write Data}}
\DoxyCodeLine{8781 \textcolor{preprocessor}{\#define EEPROM\_EERDWR\_VALUE\_S   0}}
\DoxyCodeLine{8782 }
\DoxyCodeLine{8783 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8784 \textcolor{comment}{//}}
\DoxyCodeLine{8785 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EERDWRINC}}
\DoxyCodeLine{8786 \textcolor{comment}{// register.}}
\DoxyCodeLine{8787 \textcolor{comment}{//}}
\DoxyCodeLine{8788 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8789 \textcolor{preprocessor}{\#define EEPROM\_EERDWRINC\_VALUE\_M                                              \(\backslash\)}}
\DoxyCodeLine{8790 \textcolor{preprocessor}{                                0xFFFFFFFF  }\textcolor{comment}{// EEPROM Read or Write Data with}}
\DoxyCodeLine{8791                                             \textcolor{comment}{// Increment}}
\DoxyCodeLine{8792 \textcolor{preprocessor}{\#define EEPROM\_EERDWRINC\_VALUE\_S                                              \(\backslash\)}}
\DoxyCodeLine{8793 \textcolor{preprocessor}{                                0}}
\DoxyCodeLine{8794 }
\DoxyCodeLine{8795 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8796 \textcolor{comment}{//}}
\DoxyCodeLine{8797 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEDONE register.}}
\DoxyCodeLine{8798 \textcolor{comment}{//}}
\DoxyCodeLine{8799 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8800 \textcolor{preprocessor}{\#define EEPROM\_EEDONE\_WRBUSY    0x00000020  }\textcolor{comment}{// Write Busy}}
\DoxyCodeLine{8801 \textcolor{preprocessor}{\#define EEPROM\_EEDONE\_NOPERM    0x00000010  }\textcolor{comment}{// Write Without Permission}}
\DoxyCodeLine{8802 \textcolor{preprocessor}{\#define EEPROM\_EEDONE\_WKCOPY    0x00000008  }\textcolor{comment}{// Working on a Copy}}
\DoxyCodeLine{8803 \textcolor{preprocessor}{\#define EEPROM\_EEDONE\_WKERASE   0x00000004  }\textcolor{comment}{// Working on an Erase}}
\DoxyCodeLine{8804 \textcolor{preprocessor}{\#define EEPROM\_EEDONE\_WORKING   0x00000001  }\textcolor{comment}{// EEPROM Working}}
\DoxyCodeLine{8805 }
\DoxyCodeLine{8806 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8807 \textcolor{comment}{//}}
\DoxyCodeLine{8808 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EESUPP register.}}
\DoxyCodeLine{8809 \textcolor{comment}{//}}
\DoxyCodeLine{8810 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8811 \textcolor{preprocessor}{\#define EEPROM\_EESUPP\_PRETRY    0x00000008  }\textcolor{comment}{// Programming Must Be Retried}}
\DoxyCodeLine{8812 \textcolor{preprocessor}{\#define EEPROM\_EESUPP\_ERETRY    0x00000004  }\textcolor{comment}{// Erase Must Be Retried}}
\DoxyCodeLine{8813 }
\DoxyCodeLine{8814 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8815 \textcolor{comment}{//}}
\DoxyCodeLine{8816 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEUNLOCK}}
\DoxyCodeLine{8817 \textcolor{comment}{// register.}}
\DoxyCodeLine{8818 \textcolor{comment}{//}}
\DoxyCodeLine{8819 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8820 \textcolor{preprocessor}{\#define EEPROM\_EEUNLOCK\_UNLOCK\_M                                              \(\backslash\)}}
\DoxyCodeLine{8821 \textcolor{preprocessor}{                                0xFFFFFFFF  }\textcolor{comment}{// EEPROM Unlock}}
\DoxyCodeLine{8822 }
\DoxyCodeLine{8823 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8824 \textcolor{comment}{//}}
\DoxyCodeLine{8825 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEPROT register.}}
\DoxyCodeLine{8826 \textcolor{comment}{//}}
\DoxyCodeLine{8827 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8828 \textcolor{preprocessor}{\#define EEPROM\_EEPROT\_ACC       0x00000008  }\textcolor{comment}{// Access Control}}
\DoxyCodeLine{8829 \textcolor{preprocessor}{\#define EEPROM\_EEPROT\_PROT\_M    0x00000007  }\textcolor{comment}{// Protection Control}}
\DoxyCodeLine{8830 \textcolor{preprocessor}{\#define EEPROM\_EEPROT\_PROT\_RWNPW                                              \(\backslash\)}}
\DoxyCodeLine{8831 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// This setting is the default. If}}
\DoxyCodeLine{8832                                             \textcolor{comment}{// there is no password, the block}}
\DoxyCodeLine{8833                                             \textcolor{comment}{// is not protected and is readable}}
\DoxyCodeLine{8834                                             \textcolor{comment}{// and writable}}
\DoxyCodeLine{8835 \textcolor{preprocessor}{\#define EEPROM\_EEPROT\_PROT\_RWPW 0x00000001  }\textcolor{comment}{// If there is a password, the}}
\DoxyCodeLine{8836                                             \textcolor{comment}{// block is readable or writable}}
\DoxyCodeLine{8837                                             \textcolor{comment}{// only when unlocked}}
\DoxyCodeLine{8838 \textcolor{preprocessor}{\#define EEPROM\_EEPROT\_PROT\_RONPW                                              \(\backslash\)}}
\DoxyCodeLine{8839 \textcolor{preprocessor}{                                0x00000002  }\textcolor{comment}{// If there is no password, the}}
\DoxyCodeLine{8840                                             \textcolor{comment}{// block is readable, not writable}}
\DoxyCodeLine{8841 }
\DoxyCodeLine{8842 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8843 \textcolor{comment}{//}}
\DoxyCodeLine{8844 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEPASS0 register.}}
\DoxyCodeLine{8845 \textcolor{comment}{//}}
\DoxyCodeLine{8846 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8847 \textcolor{preprocessor}{\#define EEPROM\_EEPASS0\_PASS\_M   0xFFFFFFFF  }\textcolor{comment}{// Password}}
\DoxyCodeLine{8848 \textcolor{preprocessor}{\#define EEPROM\_EEPASS0\_PASS\_S   0}}
\DoxyCodeLine{8849 }
\DoxyCodeLine{8850 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8851 \textcolor{comment}{//}}
\DoxyCodeLine{8852 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEPASS1 register.}}
\DoxyCodeLine{8853 \textcolor{comment}{//}}
\DoxyCodeLine{8854 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8855 \textcolor{preprocessor}{\#define EEPROM\_EEPASS1\_PASS\_M   0xFFFFFFFF  }\textcolor{comment}{// Password}}
\DoxyCodeLine{8856 \textcolor{preprocessor}{\#define EEPROM\_EEPASS1\_PASS\_S   0}}
\DoxyCodeLine{8857 }
\DoxyCodeLine{8858 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8859 \textcolor{comment}{//}}
\DoxyCodeLine{8860 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEPASS2 register.}}
\DoxyCodeLine{8861 \textcolor{comment}{//}}
\DoxyCodeLine{8862 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8863 \textcolor{preprocessor}{\#define EEPROM\_EEPASS2\_PASS\_M   0xFFFFFFFF  }\textcolor{comment}{// Password}}
\DoxyCodeLine{8864 \textcolor{preprocessor}{\#define EEPROM\_EEPASS2\_PASS\_S   0}}
\DoxyCodeLine{8865 }
\DoxyCodeLine{8866 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8867 \textcolor{comment}{//}}
\DoxyCodeLine{8868 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEINT register.}}
\DoxyCodeLine{8869 \textcolor{comment}{//}}
\DoxyCodeLine{8870 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8871 \textcolor{preprocessor}{\#define EEPROM\_EEINT\_INT        0x00000001  }\textcolor{comment}{// Interrupt Enable}}
\DoxyCodeLine{8872 }
\DoxyCodeLine{8873 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8874 \textcolor{comment}{//}}
\DoxyCodeLine{8875 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEHIDE register.}}
\DoxyCodeLine{8876 \textcolor{comment}{//}}
\DoxyCodeLine{8877 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8878 \textcolor{preprocessor}{\#define EEPROM\_EEHIDE\_HN\_M      0xFFFFFFFE  }\textcolor{comment}{// Hide Block}}
\DoxyCodeLine{8879 }
\DoxyCodeLine{8880 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8881 \textcolor{comment}{//}}
\DoxyCodeLine{8882 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_EEDBGME register.}}
\DoxyCodeLine{8883 \textcolor{comment}{//}}
\DoxyCodeLine{8884 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8885 \textcolor{preprocessor}{\#define EEPROM\_EEDBGME\_KEY\_M    0xFFFF0000  }\textcolor{comment}{// Erase Key}}
\DoxyCodeLine{8886 \textcolor{preprocessor}{\#define EEPROM\_EEDBGME\_ME       0x00000001  }\textcolor{comment}{// Mass Erase}}
\DoxyCodeLine{8887 \textcolor{preprocessor}{\#define EEPROM\_EEDBGME\_KEY\_S    16}}
\DoxyCodeLine{8888 }
\DoxyCodeLine{8889 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8890 \textcolor{comment}{//}}
\DoxyCodeLine{8891 \textcolor{comment}{// The following are defines for the bit fields in the EEPROM\_PP register.}}
\DoxyCodeLine{8892 \textcolor{comment}{//}}
\DoxyCodeLine{8893 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8894 \textcolor{preprocessor}{\#define EEPROM\_PP\_SIZE\_M        0x0000001F  }\textcolor{comment}{// EEPROM Size}}
\DoxyCodeLine{8895 \textcolor{preprocessor}{\#define EEPROM\_PP\_SIZE\_S        0}}
\DoxyCodeLine{8896 }
\DoxyCodeLine{8897 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8898 \textcolor{comment}{//}}
\DoxyCodeLine{8899 \textcolor{comment}{// The following are defines for the bit fields in the SYSEXC\_RIS register.}}
\DoxyCodeLine{8900 \textcolor{comment}{//}}
\DoxyCodeLine{8901 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8902 \textcolor{preprocessor}{\#define SYSEXC\_RIS\_FPIXCRIS     0x00000020  }\textcolor{comment}{// Floating-\/Point Inexact Exception}}
\DoxyCodeLine{8903                                             \textcolor{comment}{// Raw Interrupt Status}}
\DoxyCodeLine{8904 \textcolor{preprocessor}{\#define SYSEXC\_RIS\_FPOFCRIS     0x00000010  }\textcolor{comment}{// Floating-\/Point Overflow}}
\DoxyCodeLine{8905                                             \textcolor{comment}{// Exception Raw Interrupt Status}}
\DoxyCodeLine{8906 \textcolor{preprocessor}{\#define SYSEXC\_RIS\_FPUFCRIS     0x00000008  }\textcolor{comment}{// Floating-\/Point Underflow}}
\DoxyCodeLine{8907                                             \textcolor{comment}{// Exception Raw Interrupt Status}}
\DoxyCodeLine{8908 \textcolor{preprocessor}{\#define SYSEXC\_RIS\_FPIOCRIS     0x00000004  }\textcolor{comment}{// Floating-\/Point Invalid Operation}}
\DoxyCodeLine{8909                                             \textcolor{comment}{// Raw Interrupt Status}}
\DoxyCodeLine{8910 \textcolor{preprocessor}{\#define SYSEXC\_RIS\_FPDZCRIS     0x00000002  }\textcolor{comment}{// Floating-\/Point Divide By 0}}
\DoxyCodeLine{8911                                             \textcolor{comment}{// Exception Raw Interrupt Status}}
\DoxyCodeLine{8912 \textcolor{preprocessor}{\#define SYSEXC\_RIS\_FPIDCRIS     0x00000001  }\textcolor{comment}{// Floating-\/Point Input Denormal}}
\DoxyCodeLine{8913                                             \textcolor{comment}{// Exception Raw Interrupt Status}}
\DoxyCodeLine{8914 }
\DoxyCodeLine{8915 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8916 \textcolor{comment}{//}}
\DoxyCodeLine{8917 \textcolor{comment}{// The following are defines for the bit fields in the SYSEXC\_IM register.}}
\DoxyCodeLine{8918 \textcolor{comment}{//}}
\DoxyCodeLine{8919 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8920 \textcolor{preprocessor}{\#define SYSEXC\_IM\_FPIXCIM       0x00000020  }\textcolor{comment}{// Floating-\/Point Inexact Exception}}
\DoxyCodeLine{8921                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{8922 \textcolor{preprocessor}{\#define SYSEXC\_IM\_FPOFCIM       0x00000010  }\textcolor{comment}{// Floating-\/Point Overflow}}
\DoxyCodeLine{8923                                             \textcolor{comment}{// Exception Interrupt Mask}}
\DoxyCodeLine{8924 \textcolor{preprocessor}{\#define SYSEXC\_IM\_FPUFCIM       0x00000008  }\textcolor{comment}{// Floating-\/Point Underflow}}
\DoxyCodeLine{8925                                             \textcolor{comment}{// Exception Interrupt Mask}}
\DoxyCodeLine{8926 \textcolor{preprocessor}{\#define SYSEXC\_IM\_FPIOCIM       0x00000004  }\textcolor{comment}{// Floating-\/Point Invalid Operation}}
\DoxyCodeLine{8927                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{8928 \textcolor{preprocessor}{\#define SYSEXC\_IM\_FPDZCIM       0x00000002  }\textcolor{comment}{// Floating-\/Point Divide By 0}}
\DoxyCodeLine{8929                                             \textcolor{comment}{// Exception Interrupt Mask}}
\DoxyCodeLine{8930 \textcolor{preprocessor}{\#define SYSEXC\_IM\_FPIDCIM       0x00000001  }\textcolor{comment}{// Floating-\/Point Input Denormal}}
\DoxyCodeLine{8931                                             \textcolor{comment}{// Exception Interrupt Mask}}
\DoxyCodeLine{8932 }
\DoxyCodeLine{8933 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8934 \textcolor{comment}{//}}
\DoxyCodeLine{8935 \textcolor{comment}{// The following are defines for the bit fields in the SYSEXC\_MIS register.}}
\DoxyCodeLine{8936 \textcolor{comment}{//}}
\DoxyCodeLine{8937 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8938 \textcolor{preprocessor}{\#define SYSEXC\_MIS\_FPIXCMIS     0x00000020  }\textcolor{comment}{// Floating-\/Point Inexact Exception}}
\DoxyCodeLine{8939                                             \textcolor{comment}{// Masked Interrupt Status}}
\DoxyCodeLine{8940 \textcolor{preprocessor}{\#define SYSEXC\_MIS\_FPOFCMIS     0x00000010  }\textcolor{comment}{// Floating-\/Point Overflow}}
\DoxyCodeLine{8941                                             \textcolor{comment}{// Exception Masked Interrupt}}
\DoxyCodeLine{8942                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{8943 \textcolor{preprocessor}{\#define SYSEXC\_MIS\_FPUFCMIS     0x00000008  }\textcolor{comment}{// Floating-\/Point Underflow}}
\DoxyCodeLine{8944                                             \textcolor{comment}{// Exception Masked Interrupt}}
\DoxyCodeLine{8945                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{8946 \textcolor{preprocessor}{\#define SYSEXC\_MIS\_FPIOCMIS     0x00000004  }\textcolor{comment}{// Floating-\/Point Invalid Operation}}
\DoxyCodeLine{8947                                             \textcolor{comment}{// Masked Interrupt Status}}
\DoxyCodeLine{8948 \textcolor{preprocessor}{\#define SYSEXC\_MIS\_FPDZCMIS     0x00000002  }\textcolor{comment}{// Floating-\/Point Divide By 0}}
\DoxyCodeLine{8949                                             \textcolor{comment}{// Exception Masked Interrupt}}
\DoxyCodeLine{8950                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{8951 \textcolor{preprocessor}{\#define SYSEXC\_MIS\_FPIDCMIS     0x00000001  }\textcolor{comment}{// Floating-\/Point Input Denormal}}
\DoxyCodeLine{8952                                             \textcolor{comment}{// Exception Masked Interrupt}}
\DoxyCodeLine{8953                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{8954 }
\DoxyCodeLine{8955 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8956 \textcolor{comment}{//}}
\DoxyCodeLine{8957 \textcolor{comment}{// The following are defines for the bit fields in the SYSEXC\_IC register.}}
\DoxyCodeLine{8958 \textcolor{comment}{//}}
\DoxyCodeLine{8959 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8960 \textcolor{preprocessor}{\#define SYSEXC\_IC\_FPIXCIC       0x00000020  }\textcolor{comment}{// Floating-\/Point Inexact Exception}}
\DoxyCodeLine{8961                                             \textcolor{comment}{// Interrupt Clear}}
\DoxyCodeLine{8962 \textcolor{preprocessor}{\#define SYSEXC\_IC\_FPOFCIC       0x00000010  }\textcolor{comment}{// Floating-\/Point Overflow}}
\DoxyCodeLine{8963                                             \textcolor{comment}{// Exception Interrupt Clear}}
\DoxyCodeLine{8964 \textcolor{preprocessor}{\#define SYSEXC\_IC\_FPUFCIC       0x00000008  }\textcolor{comment}{// Floating-\/Point Underflow}}
\DoxyCodeLine{8965                                             \textcolor{comment}{// Exception Interrupt Clear}}
\DoxyCodeLine{8966 \textcolor{preprocessor}{\#define SYSEXC\_IC\_FPIOCIC       0x00000004  }\textcolor{comment}{// Floating-\/Point Invalid Operation}}
\DoxyCodeLine{8967                                             \textcolor{comment}{// Interrupt Clear}}
\DoxyCodeLine{8968 \textcolor{preprocessor}{\#define SYSEXC\_IC\_FPDZCIC       0x00000002  }\textcolor{comment}{// Floating-\/Point Divide By 0}}
\DoxyCodeLine{8969                                             \textcolor{comment}{// Exception Interrupt Clear}}
\DoxyCodeLine{8970 \textcolor{preprocessor}{\#define SYSEXC\_IC\_FPIDCIC       0x00000001  }\textcolor{comment}{// Floating-\/Point Input Denormal}}
\DoxyCodeLine{8971                                             \textcolor{comment}{// Exception Interrupt Clear}}
\DoxyCodeLine{8972 }
\DoxyCodeLine{8973 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8974 \textcolor{comment}{//}}
\DoxyCodeLine{8975 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_RTCC register.}}
\DoxyCodeLine{8976 \textcolor{comment}{//}}
\DoxyCodeLine{8977 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8978 \textcolor{preprocessor}{\#define HIB\_RTCC\_M              0xFFFFFFFF  }\textcolor{comment}{// RTC Counter}}
\DoxyCodeLine{8979 \textcolor{preprocessor}{\#define HIB\_RTCC\_S              0}}
\DoxyCodeLine{8980 }
\DoxyCodeLine{8981 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8982 \textcolor{comment}{//}}
\DoxyCodeLine{8983 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_RTCM0 register.}}
\DoxyCodeLine{8984 \textcolor{comment}{//}}
\DoxyCodeLine{8985 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8986 \textcolor{preprocessor}{\#define HIB\_RTCM0\_M             0xFFFFFFFF  }\textcolor{comment}{// RTC Match 0}}
\DoxyCodeLine{8987 \textcolor{preprocessor}{\#define HIB\_RTCM0\_S             0}}
\DoxyCodeLine{8988 }
\DoxyCodeLine{8989 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8990 \textcolor{comment}{//}}
\DoxyCodeLine{8991 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_RTCLD register.}}
\DoxyCodeLine{8992 \textcolor{comment}{//}}
\DoxyCodeLine{8993 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8994 \textcolor{preprocessor}{\#define HIB\_RTCLD\_M             0xFFFFFFFF  }\textcolor{comment}{// RTC Load}}
\DoxyCodeLine{8995 \textcolor{preprocessor}{\#define HIB\_RTCLD\_S             0}}
\DoxyCodeLine{8996 }
\DoxyCodeLine{8997 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{8998 \textcolor{comment}{//}}
\DoxyCodeLine{8999 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_CTL register.}}
\DoxyCodeLine{9000 \textcolor{comment}{//}}
\DoxyCodeLine{9001 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9002 \textcolor{preprocessor}{\#define HIB\_CTL\_WRC             0x80000000  }\textcolor{comment}{// Write Complete/Capable}}
\DoxyCodeLine{9003 \textcolor{preprocessor}{\#define HIB\_CTL\_OSCDRV          0x00020000  }\textcolor{comment}{// Oscillator Drive Capability}}
\DoxyCodeLine{9004 \textcolor{preprocessor}{\#define HIB\_CTL\_OSCBYP          0x00010000  }\textcolor{comment}{// Oscillator Bypass}}
\DoxyCodeLine{9005 \textcolor{preprocessor}{\#define HIB\_CTL\_VBATSEL\_M       0x00006000  }\textcolor{comment}{// Select for Low-\/Battery}}
\DoxyCodeLine{9006                                             \textcolor{comment}{// Comparator}}
\DoxyCodeLine{9007 \textcolor{preprocessor}{\#define HIB\_CTL\_VBATSEL\_1\_9V    0x00000000  }\textcolor{comment}{// 1.9 Volts}}
\DoxyCodeLine{9008 \textcolor{preprocessor}{\#define HIB\_CTL\_VBATSEL\_2\_1V    0x00002000  }\textcolor{comment}{// 2.1 Volts (default)}}
\DoxyCodeLine{9009 \textcolor{preprocessor}{\#define HIB\_CTL\_VBATSEL\_2\_3V    0x00004000  }\textcolor{comment}{// 2.3 Volts}}
\DoxyCodeLine{9010 \textcolor{preprocessor}{\#define HIB\_CTL\_VBATSEL\_2\_5V    0x00006000  }\textcolor{comment}{// 2.5 Volts}}
\DoxyCodeLine{9011 \textcolor{preprocessor}{\#define HIB\_CTL\_BATCHK          0x00000400  }\textcolor{comment}{// Check Battery Status}}
\DoxyCodeLine{9012 \textcolor{preprocessor}{\#define HIB\_CTL\_BATWKEN         0x00000200  }\textcolor{comment}{// Wake on Low Battery}}
\DoxyCodeLine{9013 \textcolor{preprocessor}{\#define HIB\_CTL\_VDD3ON          0x00000100  }\textcolor{comment}{// VDD Powered}}
\DoxyCodeLine{9014 \textcolor{preprocessor}{\#define HIB\_CTL\_VABORT          0x00000080  }\textcolor{comment}{// Power Cut Abort Enable}}
\DoxyCodeLine{9015 \textcolor{preprocessor}{\#define HIB\_CTL\_CLK32EN         0x00000040  }\textcolor{comment}{// Clocking Enable}}
\DoxyCodeLine{9016 \textcolor{preprocessor}{\#define HIB\_CTL\_PINWEN          0x00000010  }\textcolor{comment}{// External Wake Pin Enable}}
\DoxyCodeLine{9017 \textcolor{preprocessor}{\#define HIB\_CTL\_RTCWEN          0x00000008  }\textcolor{comment}{// RTC Wake-\/up Enable}}
\DoxyCodeLine{9018 \textcolor{preprocessor}{\#define HIB\_CTL\_HIBREQ          0x00000002  }\textcolor{comment}{// Hibernation Request}}
\DoxyCodeLine{9019 \textcolor{preprocessor}{\#define HIB\_CTL\_RTCEN           0x00000001  }\textcolor{comment}{// RTC Timer Enable}}
\DoxyCodeLine{9020 }
\DoxyCodeLine{9021 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9022 \textcolor{comment}{//}}
\DoxyCodeLine{9023 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_IM register.}}
\DoxyCodeLine{9024 \textcolor{comment}{//}}
\DoxyCodeLine{9025 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9026 \textcolor{preprocessor}{\#define HIB\_IM\_WC               0x00000010  }\textcolor{comment}{// External Write Complete/Capable}}
\DoxyCodeLine{9027                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{9028 \textcolor{preprocessor}{\#define HIB\_IM\_EXTW             0x00000008  }\textcolor{comment}{// External Wake-\/Up Interrupt Mask}}
\DoxyCodeLine{9029 \textcolor{preprocessor}{\#define HIB\_IM\_LOWBAT           0x00000004  }\textcolor{comment}{// Low Battery Voltage Interrupt}}
\DoxyCodeLine{9030                                             \textcolor{comment}{// Mask}}
\DoxyCodeLine{9031 \textcolor{preprocessor}{\#define HIB\_IM\_RTCALT0          0x00000001  }\textcolor{comment}{// RTC Alert 0 Interrupt Mask}}
\DoxyCodeLine{9032 }
\DoxyCodeLine{9033 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9034 \textcolor{comment}{//}}
\DoxyCodeLine{9035 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_RIS register.}}
\DoxyCodeLine{9036 \textcolor{comment}{//}}
\DoxyCodeLine{9037 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9038 \textcolor{preprocessor}{\#define HIB\_RIS\_WC              0x00000010  }\textcolor{comment}{// Write Complete/Capable Raw}}
\DoxyCodeLine{9039                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{9040 \textcolor{preprocessor}{\#define HIB\_RIS\_EXTW            0x00000008  }\textcolor{comment}{// External Wake-\/Up Raw Interrupt}}
\DoxyCodeLine{9041                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{9042 \textcolor{preprocessor}{\#define HIB\_RIS\_LOWBAT          0x00000004  }\textcolor{comment}{// Low Battery Voltage Raw}}
\DoxyCodeLine{9043                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{9044 \textcolor{preprocessor}{\#define HIB\_RIS\_RTCALT0         0x00000001  }\textcolor{comment}{// RTC Alert 0 Raw Interrupt Status}}
\DoxyCodeLine{9045 }
\DoxyCodeLine{9046 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9047 \textcolor{comment}{//}}
\DoxyCodeLine{9048 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_MIS register.}}
\DoxyCodeLine{9049 \textcolor{comment}{//}}
\DoxyCodeLine{9050 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9051 \textcolor{preprocessor}{\#define HIB\_MIS\_WC              0x00000010  }\textcolor{comment}{// Write Complete/Capable Masked}}
\DoxyCodeLine{9052                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{9053 \textcolor{preprocessor}{\#define HIB\_MIS\_EXTW            0x00000008  }\textcolor{comment}{// External Wake-\/Up Masked}}
\DoxyCodeLine{9054                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{9055 \textcolor{preprocessor}{\#define HIB\_MIS\_LOWBAT          0x00000004  }\textcolor{comment}{// Low Battery Voltage Masked}}
\DoxyCodeLine{9056                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{9057 \textcolor{preprocessor}{\#define HIB\_MIS\_RTCALT0         0x00000001  }\textcolor{comment}{// RTC Alert 0 Masked Interrupt}}
\DoxyCodeLine{9058                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{9059 }
\DoxyCodeLine{9060 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9061 \textcolor{comment}{//}}
\DoxyCodeLine{9062 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_IC register.}}
\DoxyCodeLine{9063 \textcolor{comment}{//}}
\DoxyCodeLine{9064 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9065 \textcolor{preprocessor}{\#define HIB\_IC\_WC               0x00000010  }\textcolor{comment}{// Write Complete/Capable Interrupt}}
\DoxyCodeLine{9066                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{9067 \textcolor{preprocessor}{\#define HIB\_IC\_EXTW             0x00000008  }\textcolor{comment}{// External Wake-\/Up Interrupt Clear}}
\DoxyCodeLine{9068 \textcolor{preprocessor}{\#define HIB\_IC\_LOWBAT           0x00000004  }\textcolor{comment}{// Low Battery Voltage Interrupt}}
\DoxyCodeLine{9069                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{9070 \textcolor{preprocessor}{\#define HIB\_IC\_RTCALT0          0x00000001  }\textcolor{comment}{// RTC Alert0 Masked Interrupt}}
\DoxyCodeLine{9071                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{9072 }
\DoxyCodeLine{9073 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9074 \textcolor{comment}{//}}
\DoxyCodeLine{9075 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_RTCT register.}}
\DoxyCodeLine{9076 \textcolor{comment}{//}}
\DoxyCodeLine{9077 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9078 \textcolor{preprocessor}{\#define HIB\_RTCT\_TRIM\_M         0x0000FFFF  }\textcolor{comment}{// RTC Trim Value}}
\DoxyCodeLine{9079 \textcolor{preprocessor}{\#define HIB\_RTCT\_TRIM\_S         0}}
\DoxyCodeLine{9080 }
\DoxyCodeLine{9081 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9082 \textcolor{comment}{//}}
\DoxyCodeLine{9083 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_RTCSS register.}}
\DoxyCodeLine{9084 \textcolor{comment}{//}}
\DoxyCodeLine{9085 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9086 \textcolor{preprocessor}{\#define HIB\_RTCSS\_RTCSSM\_M      0x7FFF0000  }\textcolor{comment}{// RTC Sub Seconds Match}}
\DoxyCodeLine{9087 \textcolor{preprocessor}{\#define HIB\_RTCSS\_RTCSSC\_M      0x00007FFF  }\textcolor{comment}{// RTC Sub Seconds Count}}
\DoxyCodeLine{9088 \textcolor{preprocessor}{\#define HIB\_RTCSS\_RTCSSM\_S      16}}
\DoxyCodeLine{9089 \textcolor{preprocessor}{\#define HIB\_RTCSS\_RTCSSC\_S      0}}
\DoxyCodeLine{9090 }
\DoxyCodeLine{9091 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9092 \textcolor{comment}{//}}
\DoxyCodeLine{9093 \textcolor{comment}{// The following are defines for the bit fields in the HIB\_DATA register.}}
\DoxyCodeLine{9094 \textcolor{comment}{//}}
\DoxyCodeLine{9095 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9096 \textcolor{preprocessor}{\#define HIB\_DATA\_RTD\_M          0xFFFFFFFF  }\textcolor{comment}{// Hibernation Module NV Data}}
\DoxyCodeLine{9097 \textcolor{preprocessor}{\#define HIB\_DATA\_RTD\_S          0}}
\DoxyCodeLine{9098 }
\DoxyCodeLine{9099 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9100 \textcolor{comment}{//}}
\DoxyCodeLine{9101 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FMA register.}}
\DoxyCodeLine{9102 \textcolor{comment}{//}}
\DoxyCodeLine{9103 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9104 \textcolor{preprocessor}{\#define FLASH\_FMA\_OFFSET\_M      0x0003FFFF  }\textcolor{comment}{// Address Offset}}
\DoxyCodeLine{9105 \textcolor{preprocessor}{\#define FLASH\_FMA\_OFFSET\_S      0}}
\DoxyCodeLine{9106 }
\DoxyCodeLine{9107 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9108 \textcolor{comment}{//}}
\DoxyCodeLine{9109 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FMD register.}}
\DoxyCodeLine{9110 \textcolor{comment}{//}}
\DoxyCodeLine{9111 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9112 \textcolor{preprocessor}{\#define FLASH\_FMD\_DATA\_M        0xFFFFFFFF  }\textcolor{comment}{// Data Value}}
\DoxyCodeLine{9113 \textcolor{preprocessor}{\#define FLASH\_FMD\_DATA\_S        0}}
\DoxyCodeLine{9114 }
\DoxyCodeLine{9115 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9116 \textcolor{comment}{//}}
\DoxyCodeLine{9117 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FMC register.}}
\DoxyCodeLine{9118 \textcolor{comment}{//}}
\DoxyCodeLine{9119 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9120 \textcolor{preprocessor}{\#define FLASH\_FMC\_WRKEY         0xA4420000  }\textcolor{comment}{// FLASH write key}}
\DoxyCodeLine{9121 \textcolor{preprocessor}{\#define FLASH\_FMC\_COMT          0x00000008  }\textcolor{comment}{// Commit Register Value}}
\DoxyCodeLine{9122 \textcolor{preprocessor}{\#define FLASH\_FMC\_MERASE        0x00000004  }\textcolor{comment}{// Mass Erase Flash Memory}}
\DoxyCodeLine{9123 \textcolor{preprocessor}{\#define FLASH\_FMC\_ERASE         0x00000002  }\textcolor{comment}{// Erase a Page of Flash Memory}}
\DoxyCodeLine{9124 \textcolor{preprocessor}{\#define FLASH\_FMC\_WRITE         0x00000001  }\textcolor{comment}{// Write a Word into Flash Memory}}
\DoxyCodeLine{9125 }
\DoxyCodeLine{9126 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9127 \textcolor{comment}{//}}
\DoxyCodeLine{9128 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FCRIS register.}}
\DoxyCodeLine{9129 \textcolor{comment}{//}}
\DoxyCodeLine{9130 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9131 \textcolor{preprocessor}{\#define FLASH\_FCRIS\_PROGRIS     0x00002000  }\textcolor{comment}{// Program Verify Error Raw}}
\DoxyCodeLine{9132                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{9133 \textcolor{preprocessor}{\#define FLASH\_FCRIS\_ERRIS       0x00000800  }\textcolor{comment}{// Erase Verify Error Raw Interrupt}}
\DoxyCodeLine{9134                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{9135 \textcolor{preprocessor}{\#define FLASH\_FCRIS\_INVDRIS     0x00000400  }\textcolor{comment}{// Invalid Data Raw Interrupt}}
\DoxyCodeLine{9136                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{9137 \textcolor{preprocessor}{\#define FLASH\_FCRIS\_VOLTRIS     0x00000200  }\textcolor{comment}{// Pump Voltage Raw Interrupt}}
\DoxyCodeLine{9138                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{9139 \textcolor{preprocessor}{\#define FLASH\_FCRIS\_ERIS        0x00000004  }\textcolor{comment}{// EEPROM Raw Interrupt Status}}
\DoxyCodeLine{9140 \textcolor{preprocessor}{\#define FLASH\_FCRIS\_PRIS        0x00000002  }\textcolor{comment}{// Programming Raw Interrupt Status}}
\DoxyCodeLine{9141 \textcolor{preprocessor}{\#define FLASH\_FCRIS\_ARIS        0x00000001  }\textcolor{comment}{// Access Raw Interrupt Status}}
\DoxyCodeLine{9142 }
\DoxyCodeLine{9143 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9144 \textcolor{comment}{//}}
\DoxyCodeLine{9145 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FCIM register.}}
\DoxyCodeLine{9146 \textcolor{comment}{//}}
\DoxyCodeLine{9147 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9148 \textcolor{preprocessor}{\#define FLASH\_FCIM\_PROGMASK     0x00002000  }\textcolor{comment}{// PROGVER Interrupt Mask}}
\DoxyCodeLine{9149 \textcolor{preprocessor}{\#define FLASH\_FCIM\_ERMASK       0x00000800  }\textcolor{comment}{// ERVER Interrupt Mask}}
\DoxyCodeLine{9150 \textcolor{preprocessor}{\#define FLASH\_FCIM\_INVDMASK     0x00000400  }\textcolor{comment}{// Invalid Data Interrupt Mask}}
\DoxyCodeLine{9151 \textcolor{preprocessor}{\#define FLASH\_FCIM\_VOLTMASK     0x00000200  }\textcolor{comment}{// VOLT Interrupt Mask}}
\DoxyCodeLine{9152 \textcolor{preprocessor}{\#define FLASH\_FCIM\_EMASK        0x00000004  }\textcolor{comment}{// EEPROM Interrupt Mask}}
\DoxyCodeLine{9153 \textcolor{preprocessor}{\#define FLASH\_FCIM\_PMASK        0x00000002  }\textcolor{comment}{// Programming Interrupt Mask}}
\DoxyCodeLine{9154 \textcolor{preprocessor}{\#define FLASH\_FCIM\_AMASK        0x00000001  }\textcolor{comment}{// Access Interrupt Mask}}
\DoxyCodeLine{9155 }
\DoxyCodeLine{9156 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9157 \textcolor{comment}{//}}
\DoxyCodeLine{9158 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FCMISC register.}}
\DoxyCodeLine{9159 \textcolor{comment}{//}}
\DoxyCodeLine{9160 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9161 \textcolor{preprocessor}{\#define FLASH\_FCMISC\_PROGMISC   0x00002000  }\textcolor{comment}{// PROGVER Masked Interrupt Status}}
\DoxyCodeLine{9162                                             \textcolor{comment}{// and Clear}}
\DoxyCodeLine{9163 \textcolor{preprocessor}{\#define FLASH\_FCMISC\_ERMISC     0x00000800  }\textcolor{comment}{// ERVER Masked Interrupt Status}}
\DoxyCodeLine{9164                                             \textcolor{comment}{// and Clear}}
\DoxyCodeLine{9165 \textcolor{preprocessor}{\#define FLASH\_FCMISC\_INVDMISC   0x00000400  }\textcolor{comment}{// Invalid Data Masked Interrupt}}
\DoxyCodeLine{9166                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{9167 \textcolor{preprocessor}{\#define FLASH\_FCMISC\_VOLTMISC   0x00000200  }\textcolor{comment}{// VOLT Masked Interrupt Status and}}
\DoxyCodeLine{9168                                             \textcolor{comment}{// Clear}}
\DoxyCodeLine{9169 \textcolor{preprocessor}{\#define FLASH\_FCMISC\_EMISC      0x00000004  }\textcolor{comment}{// EEPROM Masked Interrupt Status}}
\DoxyCodeLine{9170                                             \textcolor{comment}{// and Clear}}
\DoxyCodeLine{9171 \textcolor{preprocessor}{\#define FLASH\_FCMISC\_PMISC      0x00000002  }\textcolor{comment}{// Programming Masked Interrupt}}
\DoxyCodeLine{9172                                             \textcolor{comment}{// Status and Clear}}
\DoxyCodeLine{9173 \textcolor{preprocessor}{\#define FLASH\_FCMISC\_AMISC      0x00000001  }\textcolor{comment}{// Access Masked Interrupt Status}}
\DoxyCodeLine{9174                                             \textcolor{comment}{// and Clear}}
\DoxyCodeLine{9175 }
\DoxyCodeLine{9176 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9177 \textcolor{comment}{//}}
\DoxyCodeLine{9178 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FMC2 register.}}
\DoxyCodeLine{9179 \textcolor{comment}{//}}
\DoxyCodeLine{9180 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9181 \textcolor{preprocessor}{\#define FLASH\_FMC2\_WRBUF        0x00000001  }\textcolor{comment}{// Buffered Flash Memory Write}}
\DoxyCodeLine{9182 }
\DoxyCodeLine{9183 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9184 \textcolor{comment}{//}}
\DoxyCodeLine{9185 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FWBVAL register.}}
\DoxyCodeLine{9186 \textcolor{comment}{//}}
\DoxyCodeLine{9187 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9188 \textcolor{preprocessor}{\#define FLASH\_FWBVAL\_FWB\_M      0xFFFFFFFF  }\textcolor{comment}{// Flash Memory Write Buffer}}
\DoxyCodeLine{9189 }
\DoxyCodeLine{9190 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9191 \textcolor{comment}{//}}
\DoxyCodeLine{9192 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FWBN register.}}
\DoxyCodeLine{9193 \textcolor{comment}{//}}
\DoxyCodeLine{9194 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9195 \textcolor{preprocessor}{\#define FLASH\_FWBN\_DATA\_M       0xFFFFFFFF  }\textcolor{comment}{// Data}}
\DoxyCodeLine{9196 }
\DoxyCodeLine{9197 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9198 \textcolor{comment}{//}}
\DoxyCodeLine{9199 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_FSIZE register.}}
\DoxyCodeLine{9200 \textcolor{comment}{//}}
\DoxyCodeLine{9201 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9202 \textcolor{preprocessor}{\#define FLASH\_FSIZE\_SIZE\_M      0x0000FFFF  }\textcolor{comment}{// Flash Size}}
\DoxyCodeLine{9203 \textcolor{preprocessor}{\#define FLASH\_FSIZE\_SIZE\_256KB  0x0000007F  }\textcolor{comment}{// 256 KB of Flash}}
\DoxyCodeLine{9204 }
\DoxyCodeLine{9205 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9206 \textcolor{comment}{//}}
\DoxyCodeLine{9207 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_SSIZE register.}}
\DoxyCodeLine{9208 \textcolor{comment}{//}}
\DoxyCodeLine{9209 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9210 \textcolor{preprocessor}{\#define FLASH\_SSIZE\_SIZE\_M      0x0000FFFF  }\textcolor{comment}{// SRAM Size}}
\DoxyCodeLine{9211 \textcolor{preprocessor}{\#define FLASH\_SSIZE\_SIZE\_32KB   0x0000007F  }\textcolor{comment}{// 32 KB of SRAM}}
\DoxyCodeLine{9212 }
\DoxyCodeLine{9213 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9214 \textcolor{comment}{//}}
\DoxyCodeLine{9215 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_ROMSWMAP register.}}
\DoxyCodeLine{9216 \textcolor{comment}{//}}
\DoxyCodeLine{9217 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9218 \textcolor{preprocessor}{\#define FLASH\_ROMSWMAP\_SAFERTOS 0x00000001  }\textcolor{comment}{// SafeRTOS Present}}
\DoxyCodeLine{9219 }
\DoxyCodeLine{9220 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9221 \textcolor{comment}{//}}
\DoxyCodeLine{9222 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_RMCTL register.}}
\DoxyCodeLine{9223 \textcolor{comment}{//}}
\DoxyCodeLine{9224 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9225 \textcolor{preprocessor}{\#define FLASH\_RMCTL\_BA          0x00000001  }\textcolor{comment}{// Boot Alias}}
\DoxyCodeLine{9226 }
\DoxyCodeLine{9227 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9228 \textcolor{comment}{//}}
\DoxyCodeLine{9229 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_BOOTCFG register.}}
\DoxyCodeLine{9230 \textcolor{comment}{//}}
\DoxyCodeLine{9231 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9232 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_NW        0x80000000  }\textcolor{comment}{// Not Written}}
\DoxyCodeLine{9233 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_M    0x0000E000  }\textcolor{comment}{// Boot GPIO Port}}
\DoxyCodeLine{9234 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_A    0x00000000  }\textcolor{comment}{// Port A}}
\DoxyCodeLine{9235 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_B    0x00002000  }\textcolor{comment}{// Port B}}
\DoxyCodeLine{9236 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_C    0x00004000  }\textcolor{comment}{// Port C}}
\DoxyCodeLine{9237 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_D    0x00006000  }\textcolor{comment}{// Port D}}
\DoxyCodeLine{9238 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_E    0x00008000  }\textcolor{comment}{// Port E}}
\DoxyCodeLine{9239 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_F    0x0000A000  }\textcolor{comment}{// Port F}}
\DoxyCodeLine{9240 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_G    0x0000C000  }\textcolor{comment}{// Port G}}
\DoxyCodeLine{9241 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PORT\_H    0x0000E000  }\textcolor{comment}{// Port H}}
\DoxyCodeLine{9242 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_M     0x00001C00  }\textcolor{comment}{// Boot GPIO Pin}}
\DoxyCodeLine{9243 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_0     0x00000000  }\textcolor{comment}{// Pin 0}}
\DoxyCodeLine{9244 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_1     0x00000400  }\textcolor{comment}{// Pin 1}}
\DoxyCodeLine{9245 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_2     0x00000800  }\textcolor{comment}{// Pin 2}}
\DoxyCodeLine{9246 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_3     0x00000C00  }\textcolor{comment}{// Pin 3}}
\DoxyCodeLine{9247 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_4     0x00001000  }\textcolor{comment}{// Pin 4}}
\DoxyCodeLine{9248 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_5     0x00001400  }\textcolor{comment}{// Pin 5}}
\DoxyCodeLine{9249 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_6     0x00001800  }\textcolor{comment}{// Pin 6}}
\DoxyCodeLine{9250 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_PIN\_7     0x00001C00  }\textcolor{comment}{// Pin 7}}
\DoxyCodeLine{9251 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_POL       0x00000200  }\textcolor{comment}{// Boot GPIO Polarity}}
\DoxyCodeLine{9252 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_EN        0x00000100  }\textcolor{comment}{// Boot GPIO Enable}}
\DoxyCodeLine{9253 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_KEY       0x00000010  }\textcolor{comment}{// KEY Select}}
\DoxyCodeLine{9254 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_DBG1      0x00000002  }\textcolor{comment}{// Debug Control 1}}
\DoxyCodeLine{9255 \textcolor{preprocessor}{\#define FLASH\_BOOTCFG\_DBG0      0x00000001  }\textcolor{comment}{// Debug Control 0}}
\DoxyCodeLine{9256 }
\DoxyCodeLine{9257 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9258 \textcolor{comment}{//}}
\DoxyCodeLine{9259 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_USERREG0 register.}}
\DoxyCodeLine{9260 \textcolor{comment}{//}}
\DoxyCodeLine{9261 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9262 \textcolor{preprocessor}{\#define FLASH\_USERREG0\_DATA\_M   0xFFFFFFFF  }\textcolor{comment}{// User Data}}
\DoxyCodeLine{9263 \textcolor{preprocessor}{\#define FLASH\_USERREG0\_DATA\_S   0}}
\DoxyCodeLine{9264 }
\DoxyCodeLine{9265 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9266 \textcolor{comment}{//}}
\DoxyCodeLine{9267 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_USERREG1 register.}}
\DoxyCodeLine{9268 \textcolor{comment}{//}}
\DoxyCodeLine{9269 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9270 \textcolor{preprocessor}{\#define FLASH\_USERREG1\_DATA\_M   0xFFFFFFFF  }\textcolor{comment}{// User Data}}
\DoxyCodeLine{9271 \textcolor{preprocessor}{\#define FLASH\_USERREG1\_DATA\_S   0}}
\DoxyCodeLine{9272 }
\DoxyCodeLine{9273 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9274 \textcolor{comment}{//}}
\DoxyCodeLine{9275 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_USERREG2 register.}}
\DoxyCodeLine{9276 \textcolor{comment}{//}}
\DoxyCodeLine{9277 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9278 \textcolor{preprocessor}{\#define FLASH\_USERREG2\_DATA\_M   0xFFFFFFFF  }\textcolor{comment}{// User Data}}
\DoxyCodeLine{9279 \textcolor{preprocessor}{\#define FLASH\_USERREG2\_DATA\_S   0}}
\DoxyCodeLine{9280 }
\DoxyCodeLine{9281 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9282 \textcolor{comment}{//}}
\DoxyCodeLine{9283 \textcolor{comment}{// The following are defines for the bit fields in the FLASH\_USERREG3 register.}}
\DoxyCodeLine{9284 \textcolor{comment}{//}}
\DoxyCodeLine{9285 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9286 \textcolor{preprocessor}{\#define FLASH\_USERREG3\_DATA\_M   0xFFFFFFFF  }\textcolor{comment}{// User Data}}
\DoxyCodeLine{9287 \textcolor{preprocessor}{\#define FLASH\_USERREG3\_DATA\_S   0}}
\DoxyCodeLine{9288 }
\DoxyCodeLine{9289 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9290 \textcolor{comment}{//}}
\DoxyCodeLine{9291 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DID0 register.}}
\DoxyCodeLine{9292 \textcolor{comment}{//}}
\DoxyCodeLine{9293 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9294 \textcolor{preprocessor}{\#define SYSCTL\_DID0\_VER\_M       0x70000000  }\textcolor{comment}{// DID0 Version}}
\DoxyCodeLine{9295 \textcolor{preprocessor}{\#define SYSCTL\_DID0\_VER\_1       0x10000000  }\textcolor{comment}{// Second version of the DID0}}
\DoxyCodeLine{9296                                             \textcolor{comment}{// register format.}}
\DoxyCodeLine{9297 \textcolor{preprocessor}{\#define SYSCTL\_DID0\_CLASS\_M     0x00FF0000  }\textcolor{comment}{// Device Class}}
\DoxyCodeLine{9298 \textcolor{preprocessor}{\#define SYSCTL\_DID0\_CLASS\_TM4C123                                             \(\backslash\)}}
\DoxyCodeLine{9299 \textcolor{preprocessor}{                                0x00050000  }\textcolor{comment}{// Tiva TM4C123x and TM4E123x}}
\DoxyCodeLine{9300                                             \textcolor{comment}{// microcontrollers}}
\DoxyCodeLine{9301 \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MAJ\_M       0x0000FF00  }\textcolor{comment}{// Major Revision}}
\DoxyCodeLine{9302 \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MAJ\_REVA    0x00000000  }\textcolor{comment}{// Revision A (initial device)}}
\DoxyCodeLine{9303 \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MAJ\_REVB    0x00000100  }\textcolor{comment}{// Revision B (first base layer}}
\DoxyCodeLine{9304                                             \textcolor{comment}{// revision)}}
\DoxyCodeLine{9305 \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MAJ\_REVC    0x00000200  }\textcolor{comment}{// Revision C (second base layer}}
\DoxyCodeLine{9306                                             \textcolor{comment}{// revision)}}
\DoxyCodeLine{9307 \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MIN\_M       0x000000FF  }\textcolor{comment}{// Minor Revision}}
\DoxyCodeLine{9308 \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MIN\_0       0x00000000  }\textcolor{comment}{// Initial device, or a major}}
\DoxyCodeLine{9309                                             \textcolor{comment}{// revision update}}
\DoxyCodeLine{9310 \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MIN\_1       0x00000001  }\textcolor{comment}{// First metal layer change}}
\DoxyCodeLine{9311 \textcolor{preprocessor}{\#define SYSCTL\_DID0\_MIN\_2       0x00000002  }\textcolor{comment}{// Second metal layer change}}
\DoxyCodeLine{9312 }
\DoxyCodeLine{9313 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9314 \textcolor{comment}{//}}
\DoxyCodeLine{9315 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DID1 register.}}
\DoxyCodeLine{9316 \textcolor{comment}{//}}
\DoxyCodeLine{9317 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9318 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_VER\_M       0xF0000000  }\textcolor{comment}{// DID1 Version}}
\DoxyCodeLine{9319 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_VER\_1       0x10000000  }\textcolor{comment}{// fury\_ib}}
\DoxyCodeLine{9320 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_FAM\_M       0x0F000000  }\textcolor{comment}{// Family}}
\DoxyCodeLine{9321 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_FAM\_TIVA    0x00000000  }\textcolor{comment}{// Tiva family of microcontollers}}
\DoxyCodeLine{9322 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PRTNO\_M     0x00FF0000  }\textcolor{comment}{// Part Number}}
\DoxyCodeLine{9323 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PRTNO\_TM4C123GH6PM                                        \(\backslash\)}}
\DoxyCodeLine{9324 \textcolor{preprocessor}{                                0x00A10000  }\textcolor{comment}{// TM4C123GH6PM}}
\DoxyCodeLine{9325 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PINCNT\_M    0x0000E000  }\textcolor{comment}{// Package Pin Count}}
\DoxyCodeLine{9326 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PINCNT\_100  0x00004000  }\textcolor{comment}{// 100-\/pin LQFP package}}
\DoxyCodeLine{9327 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PINCNT\_64   0x00006000  }\textcolor{comment}{// 64-\/pin LQFP package}}
\DoxyCodeLine{9328 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PINCNT\_144  0x00008000  }\textcolor{comment}{// 144-\/pin LQFP package}}
\DoxyCodeLine{9329 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PINCNT\_157  0x0000A000  }\textcolor{comment}{// 157-\/pin BGA package}}
\DoxyCodeLine{9330 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PINCNT\_128  0x0000C000  }\textcolor{comment}{// 128-\/pin TQFP package}}
\DoxyCodeLine{9331 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_TEMP\_M      0x000000E0  }\textcolor{comment}{// Temperature Range}}
\DoxyCodeLine{9332 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_TEMP\_I      0x00000020  }\textcolor{comment}{// Industrial temperature range}}
\DoxyCodeLine{9333 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_TEMP\_E      0x00000040  }\textcolor{comment}{// Extended temperature range}}
\DoxyCodeLine{9334 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_TEMP\_IE     0x00000060  }\textcolor{comment}{// Available in both industrial}}
\DoxyCodeLine{9335                                             \textcolor{comment}{// temperature range (-\/40C to 85C)}}
\DoxyCodeLine{9336                                             \textcolor{comment}{// and extended temperature range}}
\DoxyCodeLine{9337                                             \textcolor{comment}{// (-\/40C to 105C) devices. See}}
\DoxyCodeLine{9338 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PKG\_M       0x00000018  }\textcolor{comment}{// Package Type}}
\DoxyCodeLine{9339 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PKG\_QFP     0x00000008  }\textcolor{comment}{// QFP package}}
\DoxyCodeLine{9340 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_PKG\_BGA     0x00000010  }\textcolor{comment}{// BGA package}}
\DoxyCodeLine{9341 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_ROHS        0x00000004  }\textcolor{comment}{// RoHS-\/Compliance}}
\DoxyCodeLine{9342 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_QUAL\_M      0x00000003  }\textcolor{comment}{// Qualification Status}}
\DoxyCodeLine{9343 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_QUAL\_ES     0x00000000  }\textcolor{comment}{// Engineering Sample (unqualified)}}
\DoxyCodeLine{9344 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_QUAL\_PP     0x00000001  }\textcolor{comment}{// Pilot Production (unqualified)}}
\DoxyCodeLine{9345 \textcolor{preprocessor}{\#define SYSCTL\_DID1\_QUAL\_FQ     0x00000002  }\textcolor{comment}{// Fully Qualified}}
\DoxyCodeLine{9346 }
\DoxyCodeLine{9347 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9348 \textcolor{comment}{//}}
\DoxyCodeLine{9349 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC0 register.}}
\DoxyCodeLine{9350 \textcolor{comment}{//}}
\DoxyCodeLine{9351 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9352 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_M     0xFFFF0000  }\textcolor{comment}{// SRAM Size}}
\DoxyCodeLine{9353 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_2KB   0x00070000  }\textcolor{comment}{// 2 KB of SRAM}}
\DoxyCodeLine{9354 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_4KB   0x000F0000  }\textcolor{comment}{// 4 KB of SRAM}}
\DoxyCodeLine{9355 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_6KB   0x00170000  }\textcolor{comment}{// 6 KB of SRAM}}
\DoxyCodeLine{9356 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_8KB   0x001F0000  }\textcolor{comment}{// 8 KB of SRAM}}
\DoxyCodeLine{9357 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_12KB  0x002F0000  }\textcolor{comment}{// 12 KB of SRAM}}
\DoxyCodeLine{9358 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_16KB  0x003F0000  }\textcolor{comment}{// 16 KB of SRAM}}
\DoxyCodeLine{9359 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_20KB  0x004F0000  }\textcolor{comment}{// 20 KB of SRAM}}
\DoxyCodeLine{9360 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_24KB  0x005F0000  }\textcolor{comment}{// 24 KB of SRAM}}
\DoxyCodeLine{9361 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_SRAMSZ\_32KB  0x007F0000  }\textcolor{comment}{// 32 KB of SRAM}}
\DoxyCodeLine{9362 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_M    0x0000FFFF  }\textcolor{comment}{// Flash Size}}
\DoxyCodeLine{9363 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_8KB  0x00000003  }\textcolor{comment}{// 8 KB of Flash}}
\DoxyCodeLine{9364 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_16KB 0x00000007  }\textcolor{comment}{// 16 KB of Flash}}
\DoxyCodeLine{9365 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_32KB 0x0000000F  }\textcolor{comment}{// 32 KB of Flash}}
\DoxyCodeLine{9366 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_64KB 0x0000001F  }\textcolor{comment}{// 64 KB of Flash}}
\DoxyCodeLine{9367 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_96KB 0x0000002F  }\textcolor{comment}{// 96 KB of Flash}}
\DoxyCodeLine{9368 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_128K 0x0000003F  }\textcolor{comment}{// 128 KB of Flash}}
\DoxyCodeLine{9369 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_192K 0x0000005F  }\textcolor{comment}{// 192 KB of Flash}}
\DoxyCodeLine{9370 \textcolor{preprocessor}{\#define SYSCTL\_DC0\_FLASHSZ\_256K 0x0000007F  }\textcolor{comment}{// 256 KB of Flash}}
\DoxyCodeLine{9371 }
\DoxyCodeLine{9372 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9373 \textcolor{comment}{//}}
\DoxyCodeLine{9374 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC1 register.}}
\DoxyCodeLine{9375 \textcolor{comment}{//}}
\DoxyCodeLine{9376 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9377 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_WDT1         0x10000000  }\textcolor{comment}{// Watchdog Timer1 Present}}
\DoxyCodeLine{9378 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_CAN1         0x02000000  }\textcolor{comment}{// CAN Module 1 Present}}
\DoxyCodeLine{9379 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_CAN0         0x01000000  }\textcolor{comment}{// CAN Module 0 Present}}
\DoxyCodeLine{9380 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_PWM1         0x00200000  }\textcolor{comment}{// PWM Module 1 Present}}
\DoxyCodeLine{9381 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_PWM0         0x00100000  }\textcolor{comment}{// PWM Module 0 Present}}
\DoxyCodeLine{9382 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC1         0x00020000  }\textcolor{comment}{// ADC Module 1 Present}}
\DoxyCodeLine{9383 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC0         0x00010000  }\textcolor{comment}{// ADC Module 0 Present}}
\DoxyCodeLine{9384 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_MINSYSDIV\_M  0x0000F000  }\textcolor{comment}{// System Clock Divider}}
\DoxyCodeLine{9385 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_MINSYSDIV\_80 0x00002000  }\textcolor{comment}{// Specifies an 80-\/MHz CPU clock}}
\DoxyCodeLine{9386                                             \textcolor{comment}{// with a PLL divider of 2.5}}
\DoxyCodeLine{9387 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_MINSYSDIV\_50 0x00003000  }\textcolor{comment}{// Specifies a 50-\/MHz CPU clock}}
\DoxyCodeLine{9388                                             \textcolor{comment}{// with a PLL divider of 4}}
\DoxyCodeLine{9389 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_MINSYSDIV\_40 0x00004000  }\textcolor{comment}{// Specifies a 40-\/MHz CPU clock}}
\DoxyCodeLine{9390                                             \textcolor{comment}{// with a PLL divider of 5}}
\DoxyCodeLine{9391 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_MINSYSDIV\_25 0x00007000  }\textcolor{comment}{// Specifies a 25-\/MHz clock with a}}
\DoxyCodeLine{9392                                             \textcolor{comment}{// PLL divider of 8}}
\DoxyCodeLine{9393 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_MINSYSDIV\_20 0x00009000  }\textcolor{comment}{// Specifies a 20-\/MHz clock with a}}
\DoxyCodeLine{9394                                             \textcolor{comment}{// PLL divider of 10}}
\DoxyCodeLine{9395 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC1SPD\_M    0x00000C00  }\textcolor{comment}{// Max ADC1 Speed}}
\DoxyCodeLine{9396 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC1SPD\_125K 0x00000000  }\textcolor{comment}{// 125K samples/second}}
\DoxyCodeLine{9397 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC1SPD\_250K 0x00000400  }\textcolor{comment}{// 250K samples/second}}
\DoxyCodeLine{9398 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC1SPD\_500K 0x00000800  }\textcolor{comment}{// 500K samples/second}}
\DoxyCodeLine{9399 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC1SPD\_1M   0x00000C00  }\textcolor{comment}{// 1M samples/second}}
\DoxyCodeLine{9400 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC0SPD\_M    0x00000300  }\textcolor{comment}{// Max ADC0 Speed}}
\DoxyCodeLine{9401 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC0SPD\_125K 0x00000000  }\textcolor{comment}{// 125K samples/second}}
\DoxyCodeLine{9402 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC0SPD\_250K 0x00000100  }\textcolor{comment}{// 250K samples/second}}
\DoxyCodeLine{9403 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC0SPD\_500K 0x00000200  }\textcolor{comment}{// 500K samples/second}}
\DoxyCodeLine{9404 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_ADC0SPD\_1M   0x00000300  }\textcolor{comment}{// 1M samples/second}}
\DoxyCodeLine{9405 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_MPU          0x00000080  }\textcolor{comment}{// MPU Present}}
\DoxyCodeLine{9406 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_HIB          0x00000040  }\textcolor{comment}{// Hibernation Module Present}}
\DoxyCodeLine{9407 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_TEMP         0x00000020  }\textcolor{comment}{// Temp Sensor Present}}
\DoxyCodeLine{9408 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_PLL          0x00000010  }\textcolor{comment}{// PLL Present}}
\DoxyCodeLine{9409 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_WDT0         0x00000008  }\textcolor{comment}{// Watchdog Timer 0 Present}}
\DoxyCodeLine{9410 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_SWO          0x00000004  }\textcolor{comment}{// SWO Trace Port Present}}
\DoxyCodeLine{9411 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_SWD          0x00000002  }\textcolor{comment}{// SWD Present}}
\DoxyCodeLine{9412 \textcolor{preprocessor}{\#define SYSCTL\_DC1\_JTAG         0x00000001  }\textcolor{comment}{// JTAG Present}}
\DoxyCodeLine{9413 }
\DoxyCodeLine{9414 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9415 \textcolor{comment}{//}}
\DoxyCodeLine{9416 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC2 register.}}
\DoxyCodeLine{9417 \textcolor{comment}{//}}
\DoxyCodeLine{9418 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9419 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_EPI0         0x40000000  }\textcolor{comment}{// EPI Module 0 Present}}
\DoxyCodeLine{9420 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_I2S0         0x10000000  }\textcolor{comment}{// I2S Module 0 Present}}
\DoxyCodeLine{9421 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_COMP2        0x04000000  }\textcolor{comment}{// Analog Comparator 2 Present}}
\DoxyCodeLine{9422 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_COMP1        0x02000000  }\textcolor{comment}{// Analog Comparator 1 Present}}
\DoxyCodeLine{9423 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_COMP0        0x01000000  }\textcolor{comment}{// Analog Comparator 0 Present}}
\DoxyCodeLine{9424 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_TIMER3       0x00080000  }\textcolor{comment}{// Timer Module 3 Present}}
\DoxyCodeLine{9425 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_TIMER2       0x00040000  }\textcolor{comment}{// Timer Module 2 Present}}
\DoxyCodeLine{9426 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_TIMER1       0x00020000  }\textcolor{comment}{// Timer Module 1 Present}}
\DoxyCodeLine{9427 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_TIMER0       0x00010000  }\textcolor{comment}{// Timer Module 0 Present}}
\DoxyCodeLine{9428 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_I2C1HS       0x00008000  }\textcolor{comment}{// I2C Module 1 Speed}}
\DoxyCodeLine{9429 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_I2C1         0x00004000  }\textcolor{comment}{// I2C Module 1 Present}}
\DoxyCodeLine{9430 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_I2C0HS       0x00002000  }\textcolor{comment}{// I2C Module 0 Speed}}
\DoxyCodeLine{9431 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_I2C0         0x00001000  }\textcolor{comment}{// I2C Module 0 Present}}
\DoxyCodeLine{9432 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_QEI1         0x00000200  }\textcolor{comment}{// QEI Module 1 Present}}
\DoxyCodeLine{9433 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_QEI0         0x00000100  }\textcolor{comment}{// QEI Module 0 Present}}
\DoxyCodeLine{9434 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_SSI1         0x00000020  }\textcolor{comment}{// SSI Module 1 Present}}
\DoxyCodeLine{9435 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_SSI0         0x00000010  }\textcolor{comment}{// SSI Module 0 Present}}
\DoxyCodeLine{9436 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_UART2        0x00000004  }\textcolor{comment}{// UART Module 2 Present}}
\DoxyCodeLine{9437 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_UART1        0x00000002  }\textcolor{comment}{// UART Module 1 Present}}
\DoxyCodeLine{9438 \textcolor{preprocessor}{\#define SYSCTL\_DC2\_UART0        0x00000001  }\textcolor{comment}{// UART Module 0 Present}}
\DoxyCodeLine{9439 }
\DoxyCodeLine{9440 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9441 \textcolor{comment}{//}}
\DoxyCodeLine{9442 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC3 register.}}
\DoxyCodeLine{9443 \textcolor{comment}{//}}
\DoxyCodeLine{9444 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9445 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_32KHZ        0x80000000  }\textcolor{comment}{// 32KHz Input Clock Available}}
\DoxyCodeLine{9446 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_CCP5         0x20000000  }\textcolor{comment}{// T2CCP1 Pin Present}}
\DoxyCodeLine{9447 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_CCP4         0x10000000  }\textcolor{comment}{// T2CCP0 Pin Present}}
\DoxyCodeLine{9448 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_CCP3         0x08000000  }\textcolor{comment}{// T1CCP1 Pin Present}}
\DoxyCodeLine{9449 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_CCP2         0x04000000  }\textcolor{comment}{// T1CCP0 Pin Present}}
\DoxyCodeLine{9450 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_CCP1         0x02000000  }\textcolor{comment}{// T0CCP1 Pin Present}}
\DoxyCodeLine{9451 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_CCP0         0x01000000  }\textcolor{comment}{// T0CCP0 Pin Present}}
\DoxyCodeLine{9452 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN7     0x00800000  }\textcolor{comment}{// ADC Module 0 AIN7 Pin Present}}
\DoxyCodeLine{9453 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN6     0x00400000  }\textcolor{comment}{// ADC Module 0 AIN6 Pin Present}}
\DoxyCodeLine{9454 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN5     0x00200000  }\textcolor{comment}{// ADC Module 0 AIN5 Pin Present}}
\DoxyCodeLine{9455 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN4     0x00100000  }\textcolor{comment}{// ADC Module 0 AIN4 Pin Present}}
\DoxyCodeLine{9456 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN3     0x00080000  }\textcolor{comment}{// ADC Module 0 AIN3 Pin Present}}
\DoxyCodeLine{9457 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN2     0x00040000  }\textcolor{comment}{// ADC Module 0 AIN2 Pin Present}}
\DoxyCodeLine{9458 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN1     0x00020000  }\textcolor{comment}{// ADC Module 0 AIN1 Pin Present}}
\DoxyCodeLine{9459 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_ADC0AIN0     0x00010000  }\textcolor{comment}{// ADC Module 0 AIN0 Pin Present}}
\DoxyCodeLine{9460 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_PWMFAULT     0x00008000  }\textcolor{comment}{// PWM Fault Pin Present}}
\DoxyCodeLine{9461 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C2O          0x00004000  }\textcolor{comment}{// C2o Pin Present}}
\DoxyCodeLine{9462 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C2PLUS       0x00002000  }\textcolor{comment}{// C2+ Pin Present}}
\DoxyCodeLine{9463 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C2MINUS      0x00001000  }\textcolor{comment}{// C2-\/ Pin Present}}
\DoxyCodeLine{9464 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C1O          0x00000800  }\textcolor{comment}{// C1o Pin Present}}
\DoxyCodeLine{9465 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C1PLUS       0x00000400  }\textcolor{comment}{// C1+ Pin Present}}
\DoxyCodeLine{9466 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C1MINUS      0x00000200  }\textcolor{comment}{// C1-\/ Pin Present}}
\DoxyCodeLine{9467 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C0O          0x00000100  }\textcolor{comment}{// C0o Pin Present}}
\DoxyCodeLine{9468 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C0PLUS       0x00000080  }\textcolor{comment}{// C0+ Pin Present}}
\DoxyCodeLine{9469 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_C0MINUS      0x00000040  }\textcolor{comment}{// C0-\/ Pin Present}}
\DoxyCodeLine{9470 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_PWM5         0x00000020  }\textcolor{comment}{// PWM5 Pin Present}}
\DoxyCodeLine{9471 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_PWM4         0x00000010  }\textcolor{comment}{// PWM4 Pin Present}}
\DoxyCodeLine{9472 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_PWM3         0x00000008  }\textcolor{comment}{// PWM3 Pin Present}}
\DoxyCodeLine{9473 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_PWM2         0x00000004  }\textcolor{comment}{// PWM2 Pin Present}}
\DoxyCodeLine{9474 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_PWM1         0x00000002  }\textcolor{comment}{// PWM1 Pin Present}}
\DoxyCodeLine{9475 \textcolor{preprocessor}{\#define SYSCTL\_DC3\_PWM0         0x00000001  }\textcolor{comment}{// PWM0 Pin Present}}
\DoxyCodeLine{9476 }
\DoxyCodeLine{9477 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9478 \textcolor{comment}{//}}
\DoxyCodeLine{9479 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC4 register.}}
\DoxyCodeLine{9480 \textcolor{comment}{//}}
\DoxyCodeLine{9481 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9482 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_EPHY0        0x40000000  }\textcolor{comment}{// Ethernet PHY Layer 0 Present}}
\DoxyCodeLine{9483 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_EMAC0        0x10000000  }\textcolor{comment}{// Ethernet MAC Layer 0 Present}}
\DoxyCodeLine{9484 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_E1588        0x01000000  }\textcolor{comment}{// 1588 Capable}}
\DoxyCodeLine{9485 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_PICAL        0x00040000  }\textcolor{comment}{// PIOSC Calibrate}}
\DoxyCodeLine{9486 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_CCP7         0x00008000  }\textcolor{comment}{// T3CCP1 Pin Present}}
\DoxyCodeLine{9487 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_CCP6         0x00004000  }\textcolor{comment}{// T3CCP0 Pin Present}}
\DoxyCodeLine{9488 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_UDMA         0x00002000  }\textcolor{comment}{// Micro-\/DMA Module Present}}
\DoxyCodeLine{9489 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_ROM          0x00001000  }\textcolor{comment}{// Internal Code ROM Present}}
\DoxyCodeLine{9490 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOJ        0x00000100  }\textcolor{comment}{// GPIO Port J Present}}
\DoxyCodeLine{9491 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOH        0x00000080  }\textcolor{comment}{// GPIO Port H Present}}
\DoxyCodeLine{9492 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOG        0x00000040  }\textcolor{comment}{// GPIO Port G Present}}
\DoxyCodeLine{9493 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOF        0x00000020  }\textcolor{comment}{// GPIO Port F Present}}
\DoxyCodeLine{9494 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOE        0x00000010  }\textcolor{comment}{// GPIO Port E Present}}
\DoxyCodeLine{9495 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOD        0x00000008  }\textcolor{comment}{// GPIO Port D Present}}
\DoxyCodeLine{9496 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOC        0x00000004  }\textcolor{comment}{// GPIO Port C Present}}
\DoxyCodeLine{9497 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOB        0x00000002  }\textcolor{comment}{// GPIO Port B Present}}
\DoxyCodeLine{9498 \textcolor{preprocessor}{\#define SYSCTL\_DC4\_GPIOA        0x00000001  }\textcolor{comment}{// GPIO Port A Present}}
\DoxyCodeLine{9499 }
\DoxyCodeLine{9500 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9501 \textcolor{comment}{//}}
\DoxyCodeLine{9502 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC5 register.}}
\DoxyCodeLine{9503 \textcolor{comment}{//}}
\DoxyCodeLine{9504 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9505 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWMFAULT3    0x08000000  }\textcolor{comment}{// PWM Fault 3 Pin Present}}
\DoxyCodeLine{9506 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWMFAULT2    0x04000000  }\textcolor{comment}{// PWM Fault 2 Pin Present}}
\DoxyCodeLine{9507 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWMFAULT1    0x02000000  }\textcolor{comment}{// PWM Fault 1 Pin Present}}
\DoxyCodeLine{9508 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWMFAULT0    0x01000000  }\textcolor{comment}{// PWM Fault 0 Pin Present}}
\DoxyCodeLine{9509 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWMEFLT      0x00200000  }\textcolor{comment}{// PWM Extended Fault Active}}
\DoxyCodeLine{9510 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWMESYNC     0x00100000  }\textcolor{comment}{// PWM Extended SYNC Active}}
\DoxyCodeLine{9511 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM7         0x00000080  }\textcolor{comment}{// PWM7 Pin Present}}
\DoxyCodeLine{9512 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM6         0x00000040  }\textcolor{comment}{// PWM6 Pin Present}}
\DoxyCodeLine{9513 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM5         0x00000020  }\textcolor{comment}{// PWM5 Pin Present}}
\DoxyCodeLine{9514 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM4         0x00000010  }\textcolor{comment}{// PWM4 Pin Present}}
\DoxyCodeLine{9515 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM3         0x00000008  }\textcolor{comment}{// PWM3 Pin Present}}
\DoxyCodeLine{9516 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM2         0x00000004  }\textcolor{comment}{// PWM2 Pin Present}}
\DoxyCodeLine{9517 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM1         0x00000002  }\textcolor{comment}{// PWM1 Pin Present}}
\DoxyCodeLine{9518 \textcolor{preprocessor}{\#define SYSCTL\_DC5\_PWM0         0x00000001  }\textcolor{comment}{// PWM0 Pin Present}}
\DoxyCodeLine{9519 }
\DoxyCodeLine{9520 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9521 \textcolor{comment}{//}}
\DoxyCodeLine{9522 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC6 register.}}
\DoxyCodeLine{9523 \textcolor{comment}{//}}
\DoxyCodeLine{9524 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9525 \textcolor{preprocessor}{\#define SYSCTL\_DC6\_USB0PHY      0x00000010  }\textcolor{comment}{// USB Module 0 PHY Present}}
\DoxyCodeLine{9526 \textcolor{preprocessor}{\#define SYSCTL\_DC6\_USB0\_M       0x00000003  }\textcolor{comment}{// USB Module 0 Present}}
\DoxyCodeLine{9527 \textcolor{preprocessor}{\#define SYSCTL\_DC6\_USB0\_DEV     0x00000001  }\textcolor{comment}{// USB0 is Device Only}}
\DoxyCodeLine{9528 \textcolor{preprocessor}{\#define SYSCTL\_DC6\_USB0\_HOSTDEV 0x00000002  }\textcolor{comment}{// USB is Device or Host}}
\DoxyCodeLine{9529 \textcolor{preprocessor}{\#define SYSCTL\_DC6\_USB0\_OTG     0x00000003  }\textcolor{comment}{// USB0 is OTG}}
\DoxyCodeLine{9530 }
\DoxyCodeLine{9531 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9532 \textcolor{comment}{//}}
\DoxyCodeLine{9533 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC7 register.}}
\DoxyCodeLine{9534 \textcolor{comment}{//}}
\DoxyCodeLine{9535 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9536 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH30      0x40000000  }\textcolor{comment}{// DMA Channel 30}}
\DoxyCodeLine{9537 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH29      0x20000000  }\textcolor{comment}{// DMA Channel 29}}
\DoxyCodeLine{9538 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH28      0x10000000  }\textcolor{comment}{// DMA Channel 28}}
\DoxyCodeLine{9539 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH27      0x08000000  }\textcolor{comment}{// DMA Channel 27}}
\DoxyCodeLine{9540 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH26      0x04000000  }\textcolor{comment}{// DMA Channel 26}}
\DoxyCodeLine{9541 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH25      0x02000000  }\textcolor{comment}{// DMA Channel 25}}
\DoxyCodeLine{9542 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH24      0x01000000  }\textcolor{comment}{// DMA Channel 24}}
\DoxyCodeLine{9543 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH23      0x00800000  }\textcolor{comment}{// DMA Channel 23}}
\DoxyCodeLine{9544 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH22      0x00400000  }\textcolor{comment}{// DMA Channel 22}}
\DoxyCodeLine{9545 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH21      0x00200000  }\textcolor{comment}{// DMA Channel 21}}
\DoxyCodeLine{9546 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH20      0x00100000  }\textcolor{comment}{// DMA Channel 20}}
\DoxyCodeLine{9547 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH19      0x00080000  }\textcolor{comment}{// DMA Channel 19}}
\DoxyCodeLine{9548 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH18      0x00040000  }\textcolor{comment}{// DMA Channel 18}}
\DoxyCodeLine{9549 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH17      0x00020000  }\textcolor{comment}{// DMA Channel 17}}
\DoxyCodeLine{9550 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH16      0x00010000  }\textcolor{comment}{// DMA Channel 16}}
\DoxyCodeLine{9551 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH15      0x00008000  }\textcolor{comment}{// DMA Channel 15}}
\DoxyCodeLine{9552 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH14      0x00004000  }\textcolor{comment}{// DMA Channel 14}}
\DoxyCodeLine{9553 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH13      0x00002000  }\textcolor{comment}{// DMA Channel 13}}
\DoxyCodeLine{9554 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH12      0x00001000  }\textcolor{comment}{// DMA Channel 12}}
\DoxyCodeLine{9555 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH11      0x00000800  }\textcolor{comment}{// DMA Channel 11}}
\DoxyCodeLine{9556 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH10      0x00000400  }\textcolor{comment}{// DMA Channel 10}}
\DoxyCodeLine{9557 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH9       0x00000200  }\textcolor{comment}{// DMA Channel 9}}
\DoxyCodeLine{9558 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH8       0x00000100  }\textcolor{comment}{// DMA Channel 8}}
\DoxyCodeLine{9559 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH7       0x00000080  }\textcolor{comment}{// DMA Channel 7}}
\DoxyCodeLine{9560 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH6       0x00000040  }\textcolor{comment}{// DMA Channel 6}}
\DoxyCodeLine{9561 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH5       0x00000020  }\textcolor{comment}{// DMA Channel 5}}
\DoxyCodeLine{9562 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH4       0x00000010  }\textcolor{comment}{// DMA Channel 4}}
\DoxyCodeLine{9563 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH3       0x00000008  }\textcolor{comment}{// DMA Channel 3}}
\DoxyCodeLine{9564 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH2       0x00000004  }\textcolor{comment}{// DMA Channel 2}}
\DoxyCodeLine{9565 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH1       0x00000002  }\textcolor{comment}{// DMA Channel 1}}
\DoxyCodeLine{9566 \textcolor{preprocessor}{\#define SYSCTL\_DC7\_DMACH0       0x00000001  }\textcolor{comment}{// DMA Channel 0}}
\DoxyCodeLine{9567 }
\DoxyCodeLine{9568 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9569 \textcolor{comment}{//}}
\DoxyCodeLine{9570 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC8 register.}}
\DoxyCodeLine{9571 \textcolor{comment}{//}}
\DoxyCodeLine{9572 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9573 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN15    0x80000000  }\textcolor{comment}{// ADC Module 1 AIN15 Pin Present}}
\DoxyCodeLine{9574 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN14    0x40000000  }\textcolor{comment}{// ADC Module 1 AIN14 Pin Present}}
\DoxyCodeLine{9575 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN13    0x20000000  }\textcolor{comment}{// ADC Module 1 AIN13 Pin Present}}
\DoxyCodeLine{9576 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN12    0x10000000  }\textcolor{comment}{// ADC Module 1 AIN12 Pin Present}}
\DoxyCodeLine{9577 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN11    0x08000000  }\textcolor{comment}{// ADC Module 1 AIN11 Pin Present}}
\DoxyCodeLine{9578 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN10    0x04000000  }\textcolor{comment}{// ADC Module 1 AIN10 Pin Present}}
\DoxyCodeLine{9579 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN9     0x02000000  }\textcolor{comment}{// ADC Module 1 AIN9 Pin Present}}
\DoxyCodeLine{9580 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN8     0x01000000  }\textcolor{comment}{// ADC Module 1 AIN8 Pin Present}}
\DoxyCodeLine{9581 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN7     0x00800000  }\textcolor{comment}{// ADC Module 1 AIN7 Pin Present}}
\DoxyCodeLine{9582 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN6     0x00400000  }\textcolor{comment}{// ADC Module 1 AIN6 Pin Present}}
\DoxyCodeLine{9583 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN5     0x00200000  }\textcolor{comment}{// ADC Module 1 AIN5 Pin Present}}
\DoxyCodeLine{9584 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN4     0x00100000  }\textcolor{comment}{// ADC Module 1 AIN4 Pin Present}}
\DoxyCodeLine{9585 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN3     0x00080000  }\textcolor{comment}{// ADC Module 1 AIN3 Pin Present}}
\DoxyCodeLine{9586 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN2     0x00040000  }\textcolor{comment}{// ADC Module 1 AIN2 Pin Present}}
\DoxyCodeLine{9587 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN1     0x00020000  }\textcolor{comment}{// ADC Module 1 AIN1 Pin Present}}
\DoxyCodeLine{9588 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC1AIN0     0x00010000  }\textcolor{comment}{// ADC Module 1 AIN0 Pin Present}}
\DoxyCodeLine{9589 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN15    0x00008000  }\textcolor{comment}{// ADC Module 0 AIN15 Pin Present}}
\DoxyCodeLine{9590 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN14    0x00004000  }\textcolor{comment}{// ADC Module 0 AIN14 Pin Present}}
\DoxyCodeLine{9591 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN13    0x00002000  }\textcolor{comment}{// ADC Module 0 AIN13 Pin Present}}
\DoxyCodeLine{9592 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN12    0x00001000  }\textcolor{comment}{// ADC Module 0 AIN12 Pin Present}}
\DoxyCodeLine{9593 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN11    0x00000800  }\textcolor{comment}{// ADC Module 0 AIN11 Pin Present}}
\DoxyCodeLine{9594 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN10    0x00000400  }\textcolor{comment}{// ADC Module 0 AIN10 Pin Present}}
\DoxyCodeLine{9595 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN9     0x00000200  }\textcolor{comment}{// ADC Module 0 AIN9 Pin Present}}
\DoxyCodeLine{9596 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN8     0x00000100  }\textcolor{comment}{// ADC Module 0 AIN8 Pin Present}}
\DoxyCodeLine{9597 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN7     0x00000080  }\textcolor{comment}{// ADC Module 0 AIN7 Pin Present}}
\DoxyCodeLine{9598 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN6     0x00000040  }\textcolor{comment}{// ADC Module 0 AIN6 Pin Present}}
\DoxyCodeLine{9599 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN5     0x00000020  }\textcolor{comment}{// ADC Module 0 AIN5 Pin Present}}
\DoxyCodeLine{9600 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN4     0x00000010  }\textcolor{comment}{// ADC Module 0 AIN4 Pin Present}}
\DoxyCodeLine{9601 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN3     0x00000008  }\textcolor{comment}{// ADC Module 0 AIN3 Pin Present}}
\DoxyCodeLine{9602 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN2     0x00000004  }\textcolor{comment}{// ADC Module 0 AIN2 Pin Present}}
\DoxyCodeLine{9603 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN1     0x00000002  }\textcolor{comment}{// ADC Module 0 AIN1 Pin Present}}
\DoxyCodeLine{9604 \textcolor{preprocessor}{\#define SYSCTL\_DC8\_ADC0AIN0     0x00000001  }\textcolor{comment}{// ADC Module 0 AIN0 Pin Present}}
\DoxyCodeLine{9605 }
\DoxyCodeLine{9606 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9607 \textcolor{comment}{//}}
\DoxyCodeLine{9608 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PBORCTL register.}}
\DoxyCodeLine{9609 \textcolor{comment}{//}}
\DoxyCodeLine{9610 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9611 \textcolor{preprocessor}{\#define SYSCTL\_PBORCTL\_BOR0     0x00000004  }\textcolor{comment}{// VDD under BOR0 Event Action}}
\DoxyCodeLine{9612 \textcolor{preprocessor}{\#define SYSCTL\_PBORCTL\_BOR1     0x00000002  }\textcolor{comment}{// VDD under BOR1 Event Action}}
\DoxyCodeLine{9613 }
\DoxyCodeLine{9614 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9615 \textcolor{comment}{//}}
\DoxyCodeLine{9616 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRCR0 register.}}
\DoxyCodeLine{9617 \textcolor{comment}{//}}
\DoxyCodeLine{9618 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9619 \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_WDT1       0x10000000  }\textcolor{comment}{// WDT1 Reset Control}}
\DoxyCodeLine{9620 \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_CAN1       0x02000000  }\textcolor{comment}{// CAN1 Reset Control}}
\DoxyCodeLine{9621 \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_CAN0       0x01000000  }\textcolor{comment}{// CAN0 Reset Control}}
\DoxyCodeLine{9622 \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_PWM0       0x00100000  }\textcolor{comment}{// PWM Reset Control}}
\DoxyCodeLine{9623 \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_ADC1       0x00020000  }\textcolor{comment}{// ADC1 Reset Control}}
\DoxyCodeLine{9624 \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_ADC0       0x00010000  }\textcolor{comment}{// ADC0 Reset Control}}
\DoxyCodeLine{9625 \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_HIB        0x00000040  }\textcolor{comment}{// HIB Reset Control}}
\DoxyCodeLine{9626 \textcolor{preprocessor}{\#define SYSCTL\_SRCR0\_WDT0       0x00000008  }\textcolor{comment}{// WDT0 Reset Control}}
\DoxyCodeLine{9627 }
\DoxyCodeLine{9628 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9629 \textcolor{comment}{//}}
\DoxyCodeLine{9630 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRCR1 register.}}
\DoxyCodeLine{9631 \textcolor{comment}{//}}
\DoxyCodeLine{9632 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9633 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_COMP1      0x02000000  }\textcolor{comment}{// Analog Comp 1 Reset Control}}
\DoxyCodeLine{9634 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_COMP0      0x01000000  }\textcolor{comment}{// Analog Comp 0 Reset Control}}
\DoxyCodeLine{9635 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_TIMER3     0x00080000  }\textcolor{comment}{// Timer 3 Reset Control}}
\DoxyCodeLine{9636 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_TIMER2     0x00040000  }\textcolor{comment}{// Timer 2 Reset Control}}
\DoxyCodeLine{9637 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_TIMER1     0x00020000  }\textcolor{comment}{// Timer 1 Reset Control}}
\DoxyCodeLine{9638 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_TIMER0     0x00010000  }\textcolor{comment}{// Timer 0 Reset Control}}
\DoxyCodeLine{9639 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_I2C1       0x00004000  }\textcolor{comment}{// I2C1 Reset Control}}
\DoxyCodeLine{9640 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_I2C0       0x00001000  }\textcolor{comment}{// I2C0 Reset Control}}
\DoxyCodeLine{9641 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_QEI1       0x00000200  }\textcolor{comment}{// QEI1 Reset Control}}
\DoxyCodeLine{9642 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_QEI0       0x00000100  }\textcolor{comment}{// QEI0 Reset Control}}
\DoxyCodeLine{9643 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_SSI1       0x00000020  }\textcolor{comment}{// SSI1 Reset Control}}
\DoxyCodeLine{9644 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_SSI0       0x00000010  }\textcolor{comment}{// SSI0 Reset Control}}
\DoxyCodeLine{9645 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_UART2      0x00000004  }\textcolor{comment}{// UART2 Reset Control}}
\DoxyCodeLine{9646 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_UART1      0x00000002  }\textcolor{comment}{// UART1 Reset Control}}
\DoxyCodeLine{9647 \textcolor{preprocessor}{\#define SYSCTL\_SRCR1\_UART0      0x00000001  }\textcolor{comment}{// UART0 Reset Control}}
\DoxyCodeLine{9648 }
\DoxyCodeLine{9649 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9650 \textcolor{comment}{//}}
\DoxyCodeLine{9651 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRCR2 register.}}
\DoxyCodeLine{9652 \textcolor{comment}{//}}
\DoxyCodeLine{9653 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9654 \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_USB0       0x00010000  }\textcolor{comment}{// USB0 Reset Control}}
\DoxyCodeLine{9655 \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_UDMA       0x00002000  }\textcolor{comment}{// Micro-\/DMA Reset Control}}
\DoxyCodeLine{9656 \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_GPIOF      0x00000020  }\textcolor{comment}{// Port F Reset Control}}
\DoxyCodeLine{9657 \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_GPIOE      0x00000010  }\textcolor{comment}{// Port E Reset Control}}
\DoxyCodeLine{9658 \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_GPIOD      0x00000008  }\textcolor{comment}{// Port D Reset Control}}
\DoxyCodeLine{9659 \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_GPIOC      0x00000004  }\textcolor{comment}{// Port C Reset Control}}
\DoxyCodeLine{9660 \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_GPIOB      0x00000002  }\textcolor{comment}{// Port B Reset Control}}
\DoxyCodeLine{9661 \textcolor{preprocessor}{\#define SYSCTL\_SRCR2\_GPIOA      0x00000001  }\textcolor{comment}{// Port A Reset Control}}
\DoxyCodeLine{9662 }
\DoxyCodeLine{9663 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9664 \textcolor{comment}{//}}
\DoxyCodeLine{9665 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RIS register.}}
\DoxyCodeLine{9666 \textcolor{comment}{//}}
\DoxyCodeLine{9667 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9668 \textcolor{preprocessor}{\#define SYSCTL\_RIS\_BOR0RIS      0x00000800  }\textcolor{comment}{// VDD under BOR0 Raw Interrupt}}
\DoxyCodeLine{9669                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{9670 \textcolor{preprocessor}{\#define SYSCTL\_RIS\_VDDARIS      0x00000400  }\textcolor{comment}{// VDDA Power OK Event Raw}}
\DoxyCodeLine{9671                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{9672 \textcolor{preprocessor}{\#define SYSCTL\_RIS\_MOSCPUPRIS   0x00000100  }\textcolor{comment}{// MOSC Power Up Raw Interrupt}}
\DoxyCodeLine{9673                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{9674 \textcolor{preprocessor}{\#define SYSCTL\_RIS\_USBPLLLRIS   0x00000080  }\textcolor{comment}{// USB PLL Lock Raw Interrupt}}
\DoxyCodeLine{9675                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{9676 \textcolor{preprocessor}{\#define SYSCTL\_RIS\_PLLLRIS      0x00000040  }\textcolor{comment}{// PLL Lock Raw Interrupt Status}}
\DoxyCodeLine{9677 \textcolor{preprocessor}{\#define SYSCTL\_RIS\_MOFRIS       0x00000008  }\textcolor{comment}{// Main Oscillator Failure Raw}}
\DoxyCodeLine{9678                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{9679 \textcolor{preprocessor}{\#define SYSCTL\_RIS\_BOR1RIS      0x00000002  }\textcolor{comment}{// VDD under BOR1 Raw Interrupt}}
\DoxyCodeLine{9680                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{9681 }
\DoxyCodeLine{9682 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9683 \textcolor{comment}{//}}
\DoxyCodeLine{9684 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_IMC register.}}
\DoxyCodeLine{9685 \textcolor{comment}{//}}
\DoxyCodeLine{9686 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9687 \textcolor{preprocessor}{\#define SYSCTL\_IMC\_BOR0IM       0x00000800  }\textcolor{comment}{// VDD under BOR0 Interrupt Mask}}
\DoxyCodeLine{9688 \textcolor{preprocessor}{\#define SYSCTL\_IMC\_VDDAIM       0x00000400  }\textcolor{comment}{// VDDA Power OK Interrupt Mask}}
\DoxyCodeLine{9689 \textcolor{preprocessor}{\#define SYSCTL\_IMC\_MOSCPUPIM    0x00000100  }\textcolor{comment}{// MOSC Power Up Interrupt Mask}}
\DoxyCodeLine{9690 \textcolor{preprocessor}{\#define SYSCTL\_IMC\_USBPLLLIM    0x00000080  }\textcolor{comment}{// USB PLL Lock Interrupt Mask}}
\DoxyCodeLine{9691 \textcolor{preprocessor}{\#define SYSCTL\_IMC\_PLLLIM       0x00000040  }\textcolor{comment}{// PLL Lock Interrupt Mask}}
\DoxyCodeLine{9692 \textcolor{preprocessor}{\#define SYSCTL\_IMC\_MOFIM        0x00000008  }\textcolor{comment}{// Main Oscillator Failure}}
\DoxyCodeLine{9693                                             \textcolor{comment}{// Interrupt Mask}}
\DoxyCodeLine{9694 \textcolor{preprocessor}{\#define SYSCTL\_IMC\_BOR1IM       0x00000002  }\textcolor{comment}{// VDD under BOR1 Interrupt Mask}}
\DoxyCodeLine{9695 }
\DoxyCodeLine{9696 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9697 \textcolor{comment}{//}}
\DoxyCodeLine{9698 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_MISC register.}}
\DoxyCodeLine{9699 \textcolor{comment}{//}}
\DoxyCodeLine{9700 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9701 \textcolor{preprocessor}{\#define SYSCTL\_MISC\_BOR0MIS     0x00000800  }\textcolor{comment}{// VDD under BOR0 Masked Interrupt}}
\DoxyCodeLine{9702                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{9703 \textcolor{preprocessor}{\#define SYSCTL\_MISC\_VDDAMIS     0x00000400  }\textcolor{comment}{// VDDA Power OK Masked Interrupt}}
\DoxyCodeLine{9704                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{9705 \textcolor{preprocessor}{\#define SYSCTL\_MISC\_MOSCPUPMIS  0x00000100  }\textcolor{comment}{// MOSC Power Up Masked Interrupt}}
\DoxyCodeLine{9706                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{9707 \textcolor{preprocessor}{\#define SYSCTL\_MISC\_USBPLLLMIS  0x00000080  }\textcolor{comment}{// USB PLL Lock Masked Interrupt}}
\DoxyCodeLine{9708                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{9709 \textcolor{preprocessor}{\#define SYSCTL\_MISC\_PLLLMIS     0x00000040  }\textcolor{comment}{// PLL Lock Masked Interrupt Status}}
\DoxyCodeLine{9710 \textcolor{preprocessor}{\#define SYSCTL\_MISC\_MOFMIS      0x00000008  }\textcolor{comment}{// Main Oscillator Failure Masked}}
\DoxyCodeLine{9711                                             \textcolor{comment}{// Interrupt Status}}
\DoxyCodeLine{9712 \textcolor{preprocessor}{\#define SYSCTL\_MISC\_BOR1MIS     0x00000002  }\textcolor{comment}{// VDD under BOR1 Masked Interrupt}}
\DoxyCodeLine{9713                                             \textcolor{comment}{// Status}}
\DoxyCodeLine{9714 }
\DoxyCodeLine{9715 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9716 \textcolor{comment}{//}}
\DoxyCodeLine{9717 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RESC register.}}
\DoxyCodeLine{9718 \textcolor{comment}{//}}
\DoxyCodeLine{9719 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9720 \textcolor{preprocessor}{\#define SYSCTL\_RESC\_MOSCFAIL    0x00010000  }\textcolor{comment}{// MOSC Failure Reset}}
\DoxyCodeLine{9721 \textcolor{preprocessor}{\#define SYSCTL\_RESC\_WDT1        0x00000020  }\textcolor{comment}{// Watchdog Timer 1 Reset}}
\DoxyCodeLine{9722 \textcolor{preprocessor}{\#define SYSCTL\_RESC\_SW          0x00000010  }\textcolor{comment}{// Software Reset}}
\DoxyCodeLine{9723 \textcolor{preprocessor}{\#define SYSCTL\_RESC\_WDT0        0x00000008  }\textcolor{comment}{// Watchdog Timer 0 Reset}}
\DoxyCodeLine{9724 \textcolor{preprocessor}{\#define SYSCTL\_RESC\_BOR         0x00000004  }\textcolor{comment}{// Brown-\/Out Reset}}
\DoxyCodeLine{9725 \textcolor{preprocessor}{\#define SYSCTL\_RESC\_POR         0x00000002  }\textcolor{comment}{// Power-\/On Reset}}
\DoxyCodeLine{9726 \textcolor{preprocessor}{\#define SYSCTL\_RESC\_EXT         0x00000001  }\textcolor{comment}{// External Reset}}
\DoxyCodeLine{9727 }
\DoxyCodeLine{9728 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9729 \textcolor{comment}{//}}
\DoxyCodeLine{9730 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCC register.}}
\DoxyCodeLine{9731 \textcolor{comment}{//}}
\DoxyCodeLine{9732 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9733 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_ACG          0x08000000  }\textcolor{comment}{// Auto Clock Gating}}
\DoxyCodeLine{9734 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_SYSDIV\_M     0x07800000  }\textcolor{comment}{// System Clock Divisor}}
\DoxyCodeLine{9735 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_USESYSDIV    0x00400000  }\textcolor{comment}{// Enable System Clock Divider}}
\DoxyCodeLine{9736 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_USEPWMDIV    0x00100000  }\textcolor{comment}{// Enable PWM Clock Divisor}}
\DoxyCodeLine{9737 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWMDIV\_M     0x000E0000  }\textcolor{comment}{// PWM Unit Clock Divisor}}
\DoxyCodeLine{9738 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWMDIV\_2     0x00000000  }\textcolor{comment}{// PWM clock /2}}
\DoxyCodeLine{9739 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWMDIV\_4     0x00020000  }\textcolor{comment}{// PWM clock /4}}
\DoxyCodeLine{9740 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWMDIV\_8     0x00040000  }\textcolor{comment}{// PWM clock /8}}
\DoxyCodeLine{9741 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWMDIV\_16    0x00060000  }\textcolor{comment}{// PWM clock /16}}
\DoxyCodeLine{9742 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWMDIV\_32    0x00080000  }\textcolor{comment}{// PWM clock /32}}
\DoxyCodeLine{9743 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWMDIV\_64    0x000A0000  }\textcolor{comment}{// PWM clock /64}}
\DoxyCodeLine{9744 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_PWRDN        0x00002000  }\textcolor{comment}{// PLL Power Down}}
\DoxyCodeLine{9745 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_BYPASS       0x00000800  }\textcolor{comment}{// PLL Bypass}}
\DoxyCodeLine{9746 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_M       0x000007C0  }\textcolor{comment}{// Crystal Value}}
\DoxyCodeLine{9747 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_4MHZ    0x00000180  }\textcolor{comment}{// 4 MHz}}
\DoxyCodeLine{9748 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_4\_09MHZ 0x000001C0  }\textcolor{comment}{// 4.096 MHz}}
\DoxyCodeLine{9749 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_4\_91MHZ 0x00000200  }\textcolor{comment}{// 4.9152 MHz}}
\DoxyCodeLine{9750 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_5MHZ    0x00000240  }\textcolor{comment}{// 5 MHz}}
\DoxyCodeLine{9751 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_5\_12MHZ 0x00000280  }\textcolor{comment}{// 5.12 MHz}}
\DoxyCodeLine{9752 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_6MHZ    0x000002C0  }\textcolor{comment}{// 6 MHz}}
\DoxyCodeLine{9753 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_6\_14MHZ 0x00000300  }\textcolor{comment}{// 6.144 MHz}}
\DoxyCodeLine{9754 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_7\_37MHZ 0x00000340  }\textcolor{comment}{// 7.3728 MHz}}
\DoxyCodeLine{9755 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_8MHZ    0x00000380  }\textcolor{comment}{// 8 MHz}}
\DoxyCodeLine{9756 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_8\_19MHZ 0x000003C0  }\textcolor{comment}{// 8.192 MHz}}
\DoxyCodeLine{9757 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_10MHZ   0x00000400  }\textcolor{comment}{// 10 MHz}}
\DoxyCodeLine{9758 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_12MHZ   0x00000440  }\textcolor{comment}{// 12 MHz}}
\DoxyCodeLine{9759 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_12\_2MHZ 0x00000480  }\textcolor{comment}{// 12.288 MHz}}
\DoxyCodeLine{9760 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_13\_5MHZ 0x000004C0  }\textcolor{comment}{// 13.56 MHz}}
\DoxyCodeLine{9761 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_14\_3MHZ 0x00000500  }\textcolor{comment}{// 14.31818 MHz}}
\DoxyCodeLine{9762 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_16MHZ   0x00000540  }\textcolor{comment}{// 16 MHz}}
\DoxyCodeLine{9763 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_16\_3MHZ 0x00000580  }\textcolor{comment}{// 16.384 MHz}}
\DoxyCodeLine{9764 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_18MHZ   0x000005C0  }\textcolor{comment}{// 18.0 MHz (USB)}}
\DoxyCodeLine{9765 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_20MHZ   0x00000600  }\textcolor{comment}{// 20.0 MHz (USB)}}
\DoxyCodeLine{9766 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_24MHZ   0x00000640  }\textcolor{comment}{// 24.0 MHz (USB)}}
\DoxyCodeLine{9767 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_XTAL\_25MHZ   0x00000680  }\textcolor{comment}{// 25.0 MHz (USB)}}
\DoxyCodeLine{9768 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_OSCSRC\_M     0x00000030  }\textcolor{comment}{// Oscillator Source}}
\DoxyCodeLine{9769 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_OSCSRC\_MAIN  0x00000000  }\textcolor{comment}{// MOSC}}
\DoxyCodeLine{9770 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_OSCSRC\_INT   0x00000010  }\textcolor{comment}{// IOSC}}
\DoxyCodeLine{9771 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_OSCSRC\_INT4  0x00000020  }\textcolor{comment}{// IOSC/4}}
\DoxyCodeLine{9772 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_OSCSRC\_30    0x00000030  }\textcolor{comment}{// LFIOSC}}
\DoxyCodeLine{9773 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_MOSCDIS      0x00000001  }\textcolor{comment}{// Main Oscillator Disable}}
\DoxyCodeLine{9774 \textcolor{preprocessor}{\#define SYSCTL\_RCC\_SYSDIV\_S     23}}
\DoxyCodeLine{9775 }
\DoxyCodeLine{9776 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9777 \textcolor{comment}{//}}
\DoxyCodeLine{9778 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_GPIOHBCTL}}
\DoxyCodeLine{9779 \textcolor{comment}{// register.}}
\DoxyCodeLine{9780 \textcolor{comment}{//}}
\DoxyCodeLine{9781 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9782 \textcolor{preprocessor}{\#define SYSCTL\_GPIOHBCTL\_PORTF  0x00000020  }\textcolor{comment}{// Port F Advanced High-\/Performance}}
\DoxyCodeLine{9783                                             \textcolor{comment}{// Bus}}
\DoxyCodeLine{9784 \textcolor{preprocessor}{\#define SYSCTL\_GPIOHBCTL\_PORTE  0x00000010  }\textcolor{comment}{// Port E Advanced High-\/Performance}}
\DoxyCodeLine{9785                                             \textcolor{comment}{// Bus}}
\DoxyCodeLine{9786 \textcolor{preprocessor}{\#define SYSCTL\_GPIOHBCTL\_PORTD  0x00000008  }\textcolor{comment}{// Port D Advanced High-\/Performance}}
\DoxyCodeLine{9787                                             \textcolor{comment}{// Bus}}
\DoxyCodeLine{9788 \textcolor{preprocessor}{\#define SYSCTL\_GPIOHBCTL\_PORTC  0x00000004  }\textcolor{comment}{// Port C Advanced High-\/Performance}}
\DoxyCodeLine{9789                                             \textcolor{comment}{// Bus}}
\DoxyCodeLine{9790 \textcolor{preprocessor}{\#define SYSCTL\_GPIOHBCTL\_PORTB  0x00000002  }\textcolor{comment}{// Port B Advanced High-\/Performance}}
\DoxyCodeLine{9791                                             \textcolor{comment}{// Bus}}
\DoxyCodeLine{9792 \textcolor{preprocessor}{\#define SYSCTL\_GPIOHBCTL\_PORTA  0x00000001  }\textcolor{comment}{// Port A Advanced High-\/Performance}}
\DoxyCodeLine{9793                                             \textcolor{comment}{// Bus}}
\DoxyCodeLine{9794 }
\DoxyCodeLine{9795 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9796 \textcolor{comment}{//}}
\DoxyCodeLine{9797 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCC2 register.}}
\DoxyCodeLine{9798 \textcolor{comment}{//}}
\DoxyCodeLine{9799 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9800 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_USERCC2     0x80000000  }\textcolor{comment}{// Use RCC2}}
\DoxyCodeLine{9801 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_DIV400      0x40000000  }\textcolor{comment}{// Divide PLL as 400 MHz vs. 200}}
\DoxyCodeLine{9802                                             \textcolor{comment}{// MHz}}
\DoxyCodeLine{9803 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_SYSDIV2\_M   0x1F800000  }\textcolor{comment}{// System Clock Divisor 2}}
\DoxyCodeLine{9804 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_SYSDIV2LSB  0x00400000  }\textcolor{comment}{// Additional LSB for SYSDIV2}}
\DoxyCodeLine{9805 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_USBPWRDN    0x00004000  }\textcolor{comment}{// Power-\/Down USB PLL}}
\DoxyCodeLine{9806 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_PWRDN2      0x00002000  }\textcolor{comment}{// Power-\/Down PLL 2}}
\DoxyCodeLine{9807 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_BYPASS2     0x00000800  }\textcolor{comment}{// PLL Bypass 2}}
\DoxyCodeLine{9808 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_OSCSRC2\_M   0x00000070  }\textcolor{comment}{// Oscillator Source 2}}
\DoxyCodeLine{9809 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_OSCSRC2\_MO  0x00000000  }\textcolor{comment}{// MOSC}}
\DoxyCodeLine{9810 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_OSCSRC2\_IO  0x00000010  }\textcolor{comment}{// PIOSC}}
\DoxyCodeLine{9811 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_OSCSRC2\_IO4 0x00000020  }\textcolor{comment}{// PIOSC/4}}
\DoxyCodeLine{9812 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_OSCSRC2\_30  0x00000030  }\textcolor{comment}{// LFIOSC}}
\DoxyCodeLine{9813 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_OSCSRC2\_32  0x00000070  }\textcolor{comment}{// 32.768 kHz}}
\DoxyCodeLine{9814 \textcolor{preprocessor}{\#define SYSCTL\_RCC2\_SYSDIV2\_S   23}}
\DoxyCodeLine{9815 }
\DoxyCodeLine{9816 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9817 \textcolor{comment}{//}}
\DoxyCodeLine{9818 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_MOSCCTL register.}}
\DoxyCodeLine{9819 \textcolor{comment}{//}}
\DoxyCodeLine{9820 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9821 \textcolor{preprocessor}{\#define SYSCTL\_MOSCCTL\_NOXTAL   0x00000004  }\textcolor{comment}{// No Crystal Connected}}
\DoxyCodeLine{9822 \textcolor{preprocessor}{\#define SYSCTL\_MOSCCTL\_MOSCIM   0x00000002  }\textcolor{comment}{// MOSC Failure Action}}
\DoxyCodeLine{9823 \textcolor{preprocessor}{\#define SYSCTL\_MOSCCTL\_CVAL     0x00000001  }\textcolor{comment}{// Clock Validation for MOSC}}
\DoxyCodeLine{9824 }
\DoxyCodeLine{9825 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9826 \textcolor{comment}{//}}
\DoxyCodeLine{9827 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGC0 register.}}
\DoxyCodeLine{9828 \textcolor{comment}{//}}
\DoxyCodeLine{9829 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9830 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_WDT1       0x10000000  }\textcolor{comment}{// WDT1 Clock Gating Control}}
\DoxyCodeLine{9831 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_CAN1       0x02000000  }\textcolor{comment}{// CAN1 Clock Gating Control}}
\DoxyCodeLine{9832 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_CAN0       0x01000000  }\textcolor{comment}{// CAN0 Clock Gating Control}}
\DoxyCodeLine{9833 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_PWM0       0x00100000  }\textcolor{comment}{// PWM Clock Gating Control}}
\DoxyCodeLine{9834 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC1       0x00020000  }\textcolor{comment}{// ADC1 Clock Gating Control}}
\DoxyCodeLine{9835 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC0       0x00010000  }\textcolor{comment}{// ADC0 Clock Gating Control}}
\DoxyCodeLine{9836 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC1SPD\_M  0x00000C00  }\textcolor{comment}{// ADC1 Sample Speed}}
\DoxyCodeLine{9837 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC1SPD\_125K                                             \(\backslash\)}}
\DoxyCodeLine{9838 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// 125K samples/second}}
\DoxyCodeLine{9839 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC1SPD\_250K                                             \(\backslash\)}}
\DoxyCodeLine{9840 \textcolor{preprocessor}{                                0x00000400  }\textcolor{comment}{// 250K samples/second}}
\DoxyCodeLine{9841 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC1SPD\_500K                                             \(\backslash\)}}
\DoxyCodeLine{9842 \textcolor{preprocessor}{                                0x00000800  }\textcolor{comment}{// 500K samples/second}}
\DoxyCodeLine{9843 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC1SPD\_1M 0x00000C00  }\textcolor{comment}{// 1M samples/second}}
\DoxyCodeLine{9844 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC0SPD\_M  0x00000300  }\textcolor{comment}{// ADC0 Sample Speed}}
\DoxyCodeLine{9845 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC0SPD\_125K                                             \(\backslash\)}}
\DoxyCodeLine{9846 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// 125K samples/second}}
\DoxyCodeLine{9847 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC0SPD\_250K                                             \(\backslash\)}}
\DoxyCodeLine{9848 \textcolor{preprocessor}{                                0x00000100  }\textcolor{comment}{// 250K samples/second}}
\DoxyCodeLine{9849 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC0SPD\_500K                                             \(\backslash\)}}
\DoxyCodeLine{9850 \textcolor{preprocessor}{                                0x00000200  }\textcolor{comment}{// 500K samples/second}}
\DoxyCodeLine{9851 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_ADC0SPD\_1M 0x00000300  }\textcolor{comment}{// 1M samples/second}}
\DoxyCodeLine{9852 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_HIB        0x00000040  }\textcolor{comment}{// HIB Clock Gating Control}}
\DoxyCodeLine{9853 \textcolor{preprocessor}{\#define SYSCTL\_RCGC0\_WDT0       0x00000008  }\textcolor{comment}{// WDT0 Clock Gating Control}}
\DoxyCodeLine{9854 }
\DoxyCodeLine{9855 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9856 \textcolor{comment}{//}}
\DoxyCodeLine{9857 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGC1 register.}}
\DoxyCodeLine{9858 \textcolor{comment}{//}}
\DoxyCodeLine{9859 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9860 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_COMP1      0x02000000  }\textcolor{comment}{// Analog Comparator 1 Clock Gating}}
\DoxyCodeLine{9861 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_COMP0      0x01000000  }\textcolor{comment}{// Analog Comparator 0 Clock Gating}}
\DoxyCodeLine{9862 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_TIMER3     0x00080000  }\textcolor{comment}{// Timer 3 Clock Gating Control}}
\DoxyCodeLine{9863 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_TIMER2     0x00040000  }\textcolor{comment}{// Timer 2 Clock Gating Control}}
\DoxyCodeLine{9864 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_TIMER1     0x00020000  }\textcolor{comment}{// Timer 1 Clock Gating Control}}
\DoxyCodeLine{9865 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_TIMER0     0x00010000  }\textcolor{comment}{// Timer 0 Clock Gating Control}}
\DoxyCodeLine{9866 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_I2C1       0x00004000  }\textcolor{comment}{// I2C1 Clock Gating Control}}
\DoxyCodeLine{9867 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_I2C0       0x00001000  }\textcolor{comment}{// I2C0 Clock Gating Control}}
\DoxyCodeLine{9868 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_QEI1       0x00000200  }\textcolor{comment}{// QEI1 Clock Gating Control}}
\DoxyCodeLine{9869 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_QEI0       0x00000100  }\textcolor{comment}{// QEI0 Clock Gating Control}}
\DoxyCodeLine{9870 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_SSI1       0x00000020  }\textcolor{comment}{// SSI1 Clock Gating Control}}
\DoxyCodeLine{9871 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_SSI0       0x00000010  }\textcolor{comment}{// SSI0 Clock Gating Control}}
\DoxyCodeLine{9872 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_UART2      0x00000004  }\textcolor{comment}{// UART2 Clock Gating Control}}
\DoxyCodeLine{9873 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_UART1      0x00000002  }\textcolor{comment}{// UART1 Clock Gating Control}}
\DoxyCodeLine{9874 \textcolor{preprocessor}{\#define SYSCTL\_RCGC1\_UART0      0x00000001  }\textcolor{comment}{// UART0 Clock Gating Control}}
\DoxyCodeLine{9875 }
\DoxyCodeLine{9876 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9877 \textcolor{comment}{//}}
\DoxyCodeLine{9878 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGC2 register.}}
\DoxyCodeLine{9879 \textcolor{comment}{//}}
\DoxyCodeLine{9880 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9881 \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_USB0       0x00010000  }\textcolor{comment}{// USB0 Clock Gating Control}}
\DoxyCodeLine{9882 \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_UDMA       0x00002000  }\textcolor{comment}{// Micro-\/DMA Clock Gating Control}}
\DoxyCodeLine{9883 \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_GPIOF      0x00000020  }\textcolor{comment}{// Port F Clock Gating Control}}
\DoxyCodeLine{9884 \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_GPIOE      0x00000010  }\textcolor{comment}{// Port E Clock Gating Control}}
\DoxyCodeLine{9885 \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_GPIOD      0x00000008  }\textcolor{comment}{// Port D Clock Gating Control}}
\DoxyCodeLine{9886 \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_GPIOC      0x00000004  }\textcolor{comment}{// Port C Clock Gating Control}}
\DoxyCodeLine{9887 \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_GPIOB      0x00000002  }\textcolor{comment}{// Port B Clock Gating Control}}
\DoxyCodeLine{9888 \textcolor{preprocessor}{\#define SYSCTL\_RCGC2\_GPIOA      0x00000001  }\textcolor{comment}{// Port A Clock Gating Control}}
\DoxyCodeLine{9889 }
\DoxyCodeLine{9890 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9891 \textcolor{comment}{//}}
\DoxyCodeLine{9892 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGC0 register.}}
\DoxyCodeLine{9893 \textcolor{comment}{//}}
\DoxyCodeLine{9894 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9895 \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_WDT1       0x10000000  }\textcolor{comment}{// WDT1 Clock Gating Control}}
\DoxyCodeLine{9896 \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_CAN1       0x02000000  }\textcolor{comment}{// CAN1 Clock Gating Control}}
\DoxyCodeLine{9897 \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_CAN0       0x01000000  }\textcolor{comment}{// CAN0 Clock Gating Control}}
\DoxyCodeLine{9898 \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_PWM0       0x00100000  }\textcolor{comment}{// PWM Clock Gating Control}}
\DoxyCodeLine{9899 \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_ADC1       0x00020000  }\textcolor{comment}{// ADC1 Clock Gating Control}}
\DoxyCodeLine{9900 \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_ADC0       0x00010000  }\textcolor{comment}{// ADC0 Clock Gating Control}}
\DoxyCodeLine{9901 \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_HIB        0x00000040  }\textcolor{comment}{// HIB Clock Gating Control}}
\DoxyCodeLine{9902 \textcolor{preprocessor}{\#define SYSCTL\_SCGC0\_WDT0       0x00000008  }\textcolor{comment}{// WDT0 Clock Gating Control}}
\DoxyCodeLine{9903 }
\DoxyCodeLine{9904 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9905 \textcolor{comment}{//}}
\DoxyCodeLine{9906 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGC1 register.}}
\DoxyCodeLine{9907 \textcolor{comment}{//}}
\DoxyCodeLine{9908 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9909 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_COMP1      0x02000000  }\textcolor{comment}{// Analog Comparator 1 Clock Gating}}
\DoxyCodeLine{9910 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_COMP0      0x01000000  }\textcolor{comment}{// Analog Comparator 0 Clock Gating}}
\DoxyCodeLine{9911 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_TIMER3     0x00080000  }\textcolor{comment}{// Timer 3 Clock Gating Control}}
\DoxyCodeLine{9912 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_TIMER2     0x00040000  }\textcolor{comment}{// Timer 2 Clock Gating Control}}
\DoxyCodeLine{9913 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_TIMER1     0x00020000  }\textcolor{comment}{// Timer 1 Clock Gating Control}}
\DoxyCodeLine{9914 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_TIMER0     0x00010000  }\textcolor{comment}{// Timer 0 Clock Gating Control}}
\DoxyCodeLine{9915 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_I2C1       0x00004000  }\textcolor{comment}{// I2C1 Clock Gating Control}}
\DoxyCodeLine{9916 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_I2C0       0x00001000  }\textcolor{comment}{// I2C0 Clock Gating Control}}
\DoxyCodeLine{9917 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_QEI1       0x00000200  }\textcolor{comment}{// QEI1 Clock Gating Control}}
\DoxyCodeLine{9918 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_QEI0       0x00000100  }\textcolor{comment}{// QEI0 Clock Gating Control}}
\DoxyCodeLine{9919 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_SSI1       0x00000020  }\textcolor{comment}{// SSI1 Clock Gating Control}}
\DoxyCodeLine{9920 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_SSI0       0x00000010  }\textcolor{comment}{// SSI0 Clock Gating Control}}
\DoxyCodeLine{9921 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_UART2      0x00000004  }\textcolor{comment}{// UART2 Clock Gating Control}}
\DoxyCodeLine{9922 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_UART1      0x00000002  }\textcolor{comment}{// UART1 Clock Gating Control}}
\DoxyCodeLine{9923 \textcolor{preprocessor}{\#define SYSCTL\_SCGC1\_UART0      0x00000001  }\textcolor{comment}{// UART0 Clock Gating Control}}
\DoxyCodeLine{9924 }
\DoxyCodeLine{9925 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9926 \textcolor{comment}{//}}
\DoxyCodeLine{9927 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGC2 register.}}
\DoxyCodeLine{9928 \textcolor{comment}{//}}
\DoxyCodeLine{9929 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9930 \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_USB0       0x00010000  }\textcolor{comment}{// USB0 Clock Gating Control}}
\DoxyCodeLine{9931 \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_UDMA       0x00002000  }\textcolor{comment}{// Micro-\/DMA Clock Gating Control}}
\DoxyCodeLine{9932 \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_GPIOF      0x00000020  }\textcolor{comment}{// Port F Clock Gating Control}}
\DoxyCodeLine{9933 \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_GPIOE      0x00000010  }\textcolor{comment}{// Port E Clock Gating Control}}
\DoxyCodeLine{9934 \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_GPIOD      0x00000008  }\textcolor{comment}{// Port D Clock Gating Control}}
\DoxyCodeLine{9935 \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_GPIOC      0x00000004  }\textcolor{comment}{// Port C Clock Gating Control}}
\DoxyCodeLine{9936 \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_GPIOB      0x00000002  }\textcolor{comment}{// Port B Clock Gating Control}}
\DoxyCodeLine{9937 \textcolor{preprocessor}{\#define SYSCTL\_SCGC2\_GPIOA      0x00000001  }\textcolor{comment}{// Port A Clock Gating Control}}
\DoxyCodeLine{9938 }
\DoxyCodeLine{9939 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9940 \textcolor{comment}{//}}
\DoxyCodeLine{9941 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGC0 register.}}
\DoxyCodeLine{9942 \textcolor{comment}{//}}
\DoxyCodeLine{9943 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9944 \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_WDT1       0x10000000  }\textcolor{comment}{// WDT1 Clock Gating Control}}
\DoxyCodeLine{9945 \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_CAN1       0x02000000  }\textcolor{comment}{// CAN1 Clock Gating Control}}
\DoxyCodeLine{9946 \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_CAN0       0x01000000  }\textcolor{comment}{// CAN0 Clock Gating Control}}
\DoxyCodeLine{9947 \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_PWM0       0x00100000  }\textcolor{comment}{// PWM Clock Gating Control}}
\DoxyCodeLine{9948 \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_ADC1       0x00020000  }\textcolor{comment}{// ADC1 Clock Gating Control}}
\DoxyCodeLine{9949 \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_ADC0       0x00010000  }\textcolor{comment}{// ADC0 Clock Gating Control}}
\DoxyCodeLine{9950 \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_HIB        0x00000040  }\textcolor{comment}{// HIB Clock Gating Control}}
\DoxyCodeLine{9951 \textcolor{preprocessor}{\#define SYSCTL\_DCGC0\_WDT0       0x00000008  }\textcolor{comment}{// WDT0 Clock Gating Control}}
\DoxyCodeLine{9952 }
\DoxyCodeLine{9953 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9954 \textcolor{comment}{//}}
\DoxyCodeLine{9955 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGC1 register.}}
\DoxyCodeLine{9956 \textcolor{comment}{//}}
\DoxyCodeLine{9957 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9958 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_COMP1      0x02000000  }\textcolor{comment}{// Analog Comparator 1 Clock Gating}}
\DoxyCodeLine{9959 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_COMP0      0x01000000  }\textcolor{comment}{// Analog Comparator 0 Clock Gating}}
\DoxyCodeLine{9960 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_TIMER3     0x00080000  }\textcolor{comment}{// Timer 3 Clock Gating Control}}
\DoxyCodeLine{9961 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_TIMER2     0x00040000  }\textcolor{comment}{// Timer 2 Clock Gating Control}}
\DoxyCodeLine{9962 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_TIMER1     0x00020000  }\textcolor{comment}{// Timer 1 Clock Gating Control}}
\DoxyCodeLine{9963 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_TIMER0     0x00010000  }\textcolor{comment}{// Timer 0 Clock Gating Control}}
\DoxyCodeLine{9964 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_I2C1       0x00004000  }\textcolor{comment}{// I2C1 Clock Gating Control}}
\DoxyCodeLine{9965 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_I2C0       0x00001000  }\textcolor{comment}{// I2C0 Clock Gating Control}}
\DoxyCodeLine{9966 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_QEI1       0x00000200  }\textcolor{comment}{// QEI1 Clock Gating Control}}
\DoxyCodeLine{9967 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_QEI0       0x00000100  }\textcolor{comment}{// QEI0 Clock Gating Control}}
\DoxyCodeLine{9968 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_SSI1       0x00000020  }\textcolor{comment}{// SSI1 Clock Gating Control}}
\DoxyCodeLine{9969 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_SSI0       0x00000010  }\textcolor{comment}{// SSI0 Clock Gating Control}}
\DoxyCodeLine{9970 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_UART2      0x00000004  }\textcolor{comment}{// UART2 Clock Gating Control}}
\DoxyCodeLine{9971 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_UART1      0x00000002  }\textcolor{comment}{// UART1 Clock Gating Control}}
\DoxyCodeLine{9972 \textcolor{preprocessor}{\#define SYSCTL\_DCGC1\_UART0      0x00000001  }\textcolor{comment}{// UART0 Clock Gating Control}}
\DoxyCodeLine{9973 }
\DoxyCodeLine{9974 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9975 \textcolor{comment}{//}}
\DoxyCodeLine{9976 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGC2 register.}}
\DoxyCodeLine{9977 \textcolor{comment}{//}}
\DoxyCodeLine{9978 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9979 \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_USB0       0x00010000  }\textcolor{comment}{// USB0 Clock Gating Control}}
\DoxyCodeLine{9980 \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_UDMA       0x00002000  }\textcolor{comment}{// Micro-\/DMA Clock Gating Control}}
\DoxyCodeLine{9981 \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_GPIOF      0x00000020  }\textcolor{comment}{// Port F Clock Gating Control}}
\DoxyCodeLine{9982 \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_GPIOE      0x00000010  }\textcolor{comment}{// Port E Clock Gating Control}}
\DoxyCodeLine{9983 \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_GPIOD      0x00000008  }\textcolor{comment}{// Port D Clock Gating Control}}
\DoxyCodeLine{9984 \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_GPIOC      0x00000004  }\textcolor{comment}{// Port C Clock Gating Control}}
\DoxyCodeLine{9985 \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_GPIOB      0x00000002  }\textcolor{comment}{// Port B Clock Gating Control}}
\DoxyCodeLine{9986 \textcolor{preprocessor}{\#define SYSCTL\_DCGC2\_GPIOA      0x00000001  }\textcolor{comment}{// Port A Clock Gating Control}}
\DoxyCodeLine{9987 }
\DoxyCodeLine{9988 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9989 \textcolor{comment}{//}}
\DoxyCodeLine{9990 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DSLPCLKCFG}}
\DoxyCodeLine{9991 \textcolor{comment}{// register.}}
\DoxyCodeLine{9992 \textcolor{comment}{//}}
\DoxyCodeLine{9993 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{9994 \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_D\_M   0x1F800000  }\textcolor{comment}{// Divider Field Override}}
\DoxyCodeLine{9995 \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_O\_M   0x00000070  }\textcolor{comment}{// Clock Source}}
\DoxyCodeLine{9996 \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_O\_IGN 0x00000000  }\textcolor{comment}{// MOSC}}
\DoxyCodeLine{9997 \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_O\_IO  0x00000010  }\textcolor{comment}{// PIOSC}}
\DoxyCodeLine{9998 \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_O\_30  0x00000030  }\textcolor{comment}{// LFIOSC}}
\DoxyCodeLine{9999 \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_O\_32  0x00000070  }\textcolor{comment}{// 32.768 kHz}}
\DoxyCodeLine{10000 \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_PIOSCPD                                             \(\backslash\)}}
\DoxyCodeLine{10001 \textcolor{preprocessor}{                                0x00000002  }\textcolor{comment}{// PIOSC Power Down Request}}
\DoxyCodeLine{10002 \textcolor{preprocessor}{\#define SYSCTL\_DSLPCLKCFG\_D\_S   23}}
\DoxyCodeLine{10003 }
\DoxyCodeLine{10004 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10005 \textcolor{comment}{//}}
\DoxyCodeLine{10006 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SYSPROP register.}}
\DoxyCodeLine{10007 \textcolor{comment}{//}}
\DoxyCodeLine{10008 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10009 \textcolor{preprocessor}{\#define SYSCTL\_SYSPROP\_FPU      0x00000001  }\textcolor{comment}{// FPU Present}}
\DoxyCodeLine{10010 }
\DoxyCodeLine{10011 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10012 \textcolor{comment}{//}}
\DoxyCodeLine{10013 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PIOSCCAL}}
\DoxyCodeLine{10014 \textcolor{comment}{// register.}}
\DoxyCodeLine{10015 \textcolor{comment}{//}}
\DoxyCodeLine{10016 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10017 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCCAL\_UTEN    0x80000000  }\textcolor{comment}{// Use User Trim Value}}
\DoxyCodeLine{10018 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCCAL\_CAL     0x00000200  }\textcolor{comment}{// Start Calibration}}
\DoxyCodeLine{10019 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCCAL\_UPDATE  0x00000100  }\textcolor{comment}{// Update Trim}}
\DoxyCodeLine{10020 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCCAL\_UT\_M    0x0000007F  }\textcolor{comment}{// User Trim Value}}
\DoxyCodeLine{10021 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCCAL\_UT\_S    0}}
\DoxyCodeLine{10022 }
\DoxyCodeLine{10023 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10024 \textcolor{comment}{//}}
\DoxyCodeLine{10025 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PIOSCSTAT}}
\DoxyCodeLine{10026 \textcolor{comment}{// register.}}
\DoxyCodeLine{10027 \textcolor{comment}{//}}
\DoxyCodeLine{10028 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10029 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_DT\_M   0x007F0000  }\textcolor{comment}{// Default Trim Value}}
\DoxyCodeLine{10030 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_CR\_M   0x00000300  }\textcolor{comment}{// Calibration Result}}
\DoxyCodeLine{10031 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_CRNONE 0x00000000  }\textcolor{comment}{// Calibration has not been}}
\DoxyCodeLine{10032                                             \textcolor{comment}{// attempted}}
\DoxyCodeLine{10033 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_CRPASS 0x00000100  }\textcolor{comment}{// The last calibration operation}}
\DoxyCodeLine{10034                                             \textcolor{comment}{// completed to meet 1\% accuracy}}
\DoxyCodeLine{10035 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_CRFAIL 0x00000200  }\textcolor{comment}{// The last calibration operation}}
\DoxyCodeLine{10036                                             \textcolor{comment}{// failed to meet 1\% accuracy}}
\DoxyCodeLine{10037 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_CT\_M   0x0000007F  }\textcolor{comment}{// Calibration Trim Value}}
\DoxyCodeLine{10038 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_DT\_S   16}}
\DoxyCodeLine{10039 \textcolor{preprocessor}{\#define SYSCTL\_PIOSCSTAT\_CT\_S   0}}
\DoxyCodeLine{10040 }
\DoxyCodeLine{10041 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10042 \textcolor{comment}{//}}
\DoxyCodeLine{10043 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PLLFREQ0}}
\DoxyCodeLine{10044 \textcolor{comment}{// register.}}
\DoxyCodeLine{10045 \textcolor{comment}{//}}
\DoxyCodeLine{10046 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10047 \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ0\_MFRAC\_M 0x000FFC00  }\textcolor{comment}{// PLL M Fractional Value}}
\DoxyCodeLine{10048 \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ0\_MINT\_M  0x000003FF  }\textcolor{comment}{// PLL M Integer Value}}
\DoxyCodeLine{10049 \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ0\_MFRAC\_S 10}}
\DoxyCodeLine{10050 \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ0\_MINT\_S  0}}
\DoxyCodeLine{10051 }
\DoxyCodeLine{10052 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10053 \textcolor{comment}{//}}
\DoxyCodeLine{10054 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PLLFREQ1}}
\DoxyCodeLine{10055 \textcolor{comment}{// register.}}
\DoxyCodeLine{10056 \textcolor{comment}{//}}
\DoxyCodeLine{10057 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10058 \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ1\_Q\_M     0x00001F00  }\textcolor{comment}{// PLL Q Value}}
\DoxyCodeLine{10059 \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ1\_N\_M     0x0000001F  }\textcolor{comment}{// PLL N Value}}
\DoxyCodeLine{10060 \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ1\_Q\_S     8}}
\DoxyCodeLine{10061 \textcolor{preprocessor}{\#define SYSCTL\_PLLFREQ1\_N\_S     0}}
\DoxyCodeLine{10062 }
\DoxyCodeLine{10063 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10064 \textcolor{comment}{//}}
\DoxyCodeLine{10065 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PLLSTAT register.}}
\DoxyCodeLine{10066 \textcolor{comment}{//}}
\DoxyCodeLine{10067 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10068 \textcolor{preprocessor}{\#define SYSCTL\_PLLSTAT\_LOCK     0x00000001  }\textcolor{comment}{// PLL Lock}}
\DoxyCodeLine{10069 }
\DoxyCodeLine{10070 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10071 \textcolor{comment}{//}}
\DoxyCodeLine{10072 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SLPPWRCFG}}
\DoxyCodeLine{10073 \textcolor{comment}{// register.}}
\DoxyCodeLine{10074 \textcolor{comment}{//}}
\DoxyCodeLine{10075 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10076 \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_FLASHPM\_M                                            \(\backslash\)}}
\DoxyCodeLine{10077 \textcolor{preprocessor}{                                0x00000030  }\textcolor{comment}{// Flash Power Modes}}
\DoxyCodeLine{10078 \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_FLASHPM\_NRM                                          \(\backslash\)}}
\DoxyCodeLine{10079 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Active Mode}}
\DoxyCodeLine{10080 \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_FLASHPM\_SLP                                          \(\backslash\)}}
\DoxyCodeLine{10081 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Low Power Mode}}
\DoxyCodeLine{10082 \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_SRAMPM\_M                                             \(\backslash\)}}
\DoxyCodeLine{10083 \textcolor{preprocessor}{                                0x00000003  }\textcolor{comment}{// SRAM Power Modes}}
\DoxyCodeLine{10084 \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_SRAMPM\_NRM                                           \(\backslash\)}}
\DoxyCodeLine{10085 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Active Mode}}
\DoxyCodeLine{10086 \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_SRAMPM\_SBY                                           \(\backslash\)}}
\DoxyCodeLine{10087 \textcolor{preprocessor}{                                0x00000001  }\textcolor{comment}{// Standby Mode}}
\DoxyCodeLine{10088 \textcolor{preprocessor}{\#define SYSCTL\_SLPPWRCFG\_SRAMPM\_LP                                            \(\backslash\)}}
\DoxyCodeLine{10089 \textcolor{preprocessor}{                                0x00000003  }\textcolor{comment}{// Low Power Mode}}
\DoxyCodeLine{10090 }
\DoxyCodeLine{10091 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10092 \textcolor{comment}{//}}
\DoxyCodeLine{10093 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DSLPPWRCFG}}
\DoxyCodeLine{10094 \textcolor{comment}{// register.}}
\DoxyCodeLine{10095 \textcolor{comment}{//}}
\DoxyCodeLine{10096 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10097 \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_FLASHPM\_M                                           \(\backslash\)}}
\DoxyCodeLine{10098 \textcolor{preprocessor}{                                0x00000030  }\textcolor{comment}{// Flash Power Modes}}
\DoxyCodeLine{10099 \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_FLASHPM\_NRM                                         \(\backslash\)}}
\DoxyCodeLine{10100 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Active Mode}}
\DoxyCodeLine{10101 \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_FLASHPM\_SLP                                         \(\backslash\)}}
\DoxyCodeLine{10102 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Low Power Mode}}
\DoxyCodeLine{10103 \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_SRAMPM\_M                                            \(\backslash\)}}
\DoxyCodeLine{10104 \textcolor{preprocessor}{                                0x00000003  }\textcolor{comment}{// SRAM Power Modes}}
\DoxyCodeLine{10105 \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_SRAMPM\_NRM                                          \(\backslash\)}}
\DoxyCodeLine{10106 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Active Mode}}
\DoxyCodeLine{10107 \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_SRAMPM\_SBY                                          \(\backslash\)}}
\DoxyCodeLine{10108 \textcolor{preprocessor}{                                0x00000001  }\textcolor{comment}{// Standby Mode}}
\DoxyCodeLine{10109 \textcolor{preprocessor}{\#define SYSCTL\_DSLPPWRCFG\_SRAMPM\_LP                                           \(\backslash\)}}
\DoxyCodeLine{10110 \textcolor{preprocessor}{                                0x00000003  }\textcolor{comment}{// Low Power Mode}}
\DoxyCodeLine{10111 }
\DoxyCodeLine{10112 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10113 \textcolor{comment}{//}}
\DoxyCodeLine{10114 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DC9 register.}}
\DoxyCodeLine{10115 \textcolor{comment}{//}}
\DoxyCodeLine{10116 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10117 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC7      0x00800000  }\textcolor{comment}{// ADC1 DC7 Present}}
\DoxyCodeLine{10118 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC6      0x00400000  }\textcolor{comment}{// ADC1 DC6 Present}}
\DoxyCodeLine{10119 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC5      0x00200000  }\textcolor{comment}{// ADC1 DC5 Present}}
\DoxyCodeLine{10120 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC4      0x00100000  }\textcolor{comment}{// ADC1 DC4 Present}}
\DoxyCodeLine{10121 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC3      0x00080000  }\textcolor{comment}{// ADC1 DC3 Present}}
\DoxyCodeLine{10122 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC2      0x00040000  }\textcolor{comment}{// ADC1 DC2 Present}}
\DoxyCodeLine{10123 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC1      0x00020000  }\textcolor{comment}{// ADC1 DC1 Present}}
\DoxyCodeLine{10124 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC1DC0      0x00010000  }\textcolor{comment}{// ADC1 DC0 Present}}
\DoxyCodeLine{10125 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC7      0x00000080  }\textcolor{comment}{// ADC0 DC7 Present}}
\DoxyCodeLine{10126 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC6      0x00000040  }\textcolor{comment}{// ADC0 DC6 Present}}
\DoxyCodeLine{10127 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC5      0x00000020  }\textcolor{comment}{// ADC0 DC5 Present}}
\DoxyCodeLine{10128 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC4      0x00000010  }\textcolor{comment}{// ADC0 DC4 Present}}
\DoxyCodeLine{10129 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC3      0x00000008  }\textcolor{comment}{// ADC0 DC3 Present}}
\DoxyCodeLine{10130 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC2      0x00000004  }\textcolor{comment}{// ADC0 DC2 Present}}
\DoxyCodeLine{10131 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC1      0x00000002  }\textcolor{comment}{// ADC0 DC1 Present}}
\DoxyCodeLine{10132 \textcolor{preprocessor}{\#define SYSCTL\_DC9\_ADC0DC0      0x00000001  }\textcolor{comment}{// ADC0 DC0 Present}}
\DoxyCodeLine{10133 }
\DoxyCodeLine{10134 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10135 \textcolor{comment}{//}}
\DoxyCodeLine{10136 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_NVMSTAT register.}}
\DoxyCodeLine{10137 \textcolor{comment}{//}}
\DoxyCodeLine{10138 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10139 \textcolor{preprocessor}{\#define SYSCTL\_NVMSTAT\_FWB      0x00000001  }\textcolor{comment}{// 32 Word Flash Write Buffer}}
\DoxyCodeLine{10140                                             \textcolor{comment}{// Available}}
\DoxyCodeLine{10141 }
\DoxyCodeLine{10142 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10143 \textcolor{comment}{//}}
\DoxyCodeLine{10144 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_LDOSPCTL}}
\DoxyCodeLine{10145 \textcolor{comment}{// register.}}
\DoxyCodeLine{10146 \textcolor{comment}{//}}
\DoxyCodeLine{10147 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10148 \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VADJEN  0x80000000  }\textcolor{comment}{// Voltage Adjust Enable}}
\DoxyCodeLine{10149 \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_M  0x000000FF  }\textcolor{comment}{// LDO Output Voltage}}
\DoxyCodeLine{10150 \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_0\_90V                                            \(\backslash\)}}
\DoxyCodeLine{10151 \textcolor{preprocessor}{                                0x00000012  }\textcolor{comment}{// 0.90 V}}
\DoxyCodeLine{10152 \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_0\_95V                                            \(\backslash\)}}
\DoxyCodeLine{10153 \textcolor{preprocessor}{                                0x00000013  }\textcolor{comment}{// 0.95 V}}
\DoxyCodeLine{10154 \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_1\_00V                                            \(\backslash\)}}
\DoxyCodeLine{10155 \textcolor{preprocessor}{                                0x00000014  }\textcolor{comment}{// 1.00 V}}
\DoxyCodeLine{10156 \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_1\_05V                                            \(\backslash\)}}
\DoxyCodeLine{10157 \textcolor{preprocessor}{                                0x00000015  }\textcolor{comment}{// 1.05 V}}
\DoxyCodeLine{10158 \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_1\_10V                                            \(\backslash\)}}
\DoxyCodeLine{10159 \textcolor{preprocessor}{                                0x00000016  }\textcolor{comment}{// 1.10 V}}
\DoxyCodeLine{10160 \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_1\_15V                                            \(\backslash\)}}
\DoxyCodeLine{10161 \textcolor{preprocessor}{                                0x00000017  }\textcolor{comment}{// 1.15 V}}
\DoxyCodeLine{10162 \textcolor{preprocessor}{\#define SYSCTL\_LDOSPCTL\_VLDO\_1\_20V                                            \(\backslash\)}}
\DoxyCodeLine{10163 \textcolor{preprocessor}{                                0x00000018  }\textcolor{comment}{// 1.20 V}}
\DoxyCodeLine{10164 }
\DoxyCodeLine{10165 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10166 \textcolor{comment}{//}}
\DoxyCodeLine{10167 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_LDODPCTL}}
\DoxyCodeLine{10168 \textcolor{comment}{// register.}}
\DoxyCodeLine{10169 \textcolor{comment}{//}}
\DoxyCodeLine{10170 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10171 \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VADJEN  0x80000000  }\textcolor{comment}{// Voltage Adjust Enable}}
\DoxyCodeLine{10172 \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_M  0x000000FF  }\textcolor{comment}{// LDO Output Voltage}}
\DoxyCodeLine{10173 \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_0\_90V                                            \(\backslash\)}}
\DoxyCodeLine{10174 \textcolor{preprocessor}{                                0x00000012  }\textcolor{comment}{// 0.90 V}}
\DoxyCodeLine{10175 \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_0\_95V                                            \(\backslash\)}}
\DoxyCodeLine{10176 \textcolor{preprocessor}{                                0x00000013  }\textcolor{comment}{// 0.95 V}}
\DoxyCodeLine{10177 \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_1\_00V                                            \(\backslash\)}}
\DoxyCodeLine{10178 \textcolor{preprocessor}{                                0x00000014  }\textcolor{comment}{// 1.00 V}}
\DoxyCodeLine{10179 \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_1\_05V                                            \(\backslash\)}}
\DoxyCodeLine{10180 \textcolor{preprocessor}{                                0x00000015  }\textcolor{comment}{// 1.05 V}}
\DoxyCodeLine{10181 \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_1\_10V                                            \(\backslash\)}}
\DoxyCodeLine{10182 \textcolor{preprocessor}{                                0x00000016  }\textcolor{comment}{// 1.10 V}}
\DoxyCodeLine{10183 \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_1\_15V                                            \(\backslash\)}}
\DoxyCodeLine{10184 \textcolor{preprocessor}{                                0x00000017  }\textcolor{comment}{// 1.15 V}}
\DoxyCodeLine{10185 \textcolor{preprocessor}{\#define SYSCTL\_LDODPCTL\_VLDO\_1\_20V                                            \(\backslash\)}}
\DoxyCodeLine{10186 \textcolor{preprocessor}{                                0x00000018  }\textcolor{comment}{// 1.20 V}}
\DoxyCodeLine{10187 }
\DoxyCodeLine{10188 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10189 \textcolor{comment}{//}}
\DoxyCodeLine{10190 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPWD register.}}
\DoxyCodeLine{10191 \textcolor{comment}{//}}
\DoxyCodeLine{10192 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10193 \textcolor{preprocessor}{\#define SYSCTL\_PPWD\_P1          0x00000002  }\textcolor{comment}{// Watchdog Timer 1 Present}}
\DoxyCodeLine{10194 \textcolor{preprocessor}{\#define SYSCTL\_PPWD\_P0          0x00000001  }\textcolor{comment}{// Watchdog Timer 0 Present}}
\DoxyCodeLine{10195 }
\DoxyCodeLine{10196 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10197 \textcolor{comment}{//}}
\DoxyCodeLine{10198 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPTIMER register.}}
\DoxyCodeLine{10199 \textcolor{comment}{//}}
\DoxyCodeLine{10200 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10201 \textcolor{preprocessor}{\#define SYSCTL\_PPTIMER\_P5       0x00000020  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10202                                             \textcolor{comment}{// 5 Present}}
\DoxyCodeLine{10203 \textcolor{preprocessor}{\#define SYSCTL\_PPTIMER\_P4       0x00000010  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10204                                             \textcolor{comment}{// 4 Present}}
\DoxyCodeLine{10205 \textcolor{preprocessor}{\#define SYSCTL\_PPTIMER\_P3       0x00000008  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10206                                             \textcolor{comment}{// 3 Present}}
\DoxyCodeLine{10207 \textcolor{preprocessor}{\#define SYSCTL\_PPTIMER\_P2       0x00000004  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10208                                             \textcolor{comment}{// 2 Present}}
\DoxyCodeLine{10209 \textcolor{preprocessor}{\#define SYSCTL\_PPTIMER\_P1       0x00000002  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10210                                             \textcolor{comment}{// 1 Present}}
\DoxyCodeLine{10211 \textcolor{preprocessor}{\#define SYSCTL\_PPTIMER\_P0       0x00000001  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10212                                             \textcolor{comment}{// 0 Present}}
\DoxyCodeLine{10213 }
\DoxyCodeLine{10214 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10215 \textcolor{comment}{//}}
\DoxyCodeLine{10216 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPGPIO register.}}
\DoxyCodeLine{10217 \textcolor{comment}{//}}
\DoxyCodeLine{10218 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10219 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P14       0x00004000  }\textcolor{comment}{// GPIO Port Q Present}}
\DoxyCodeLine{10220 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P13       0x00002000  }\textcolor{comment}{// GPIO Port P Present}}
\DoxyCodeLine{10221 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P12       0x00001000  }\textcolor{comment}{// GPIO Port N Present}}
\DoxyCodeLine{10222 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P11       0x00000800  }\textcolor{comment}{// GPIO Port M Present}}
\DoxyCodeLine{10223 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P10       0x00000400  }\textcolor{comment}{// GPIO Port L Present}}
\DoxyCodeLine{10224 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P9        0x00000200  }\textcolor{comment}{// GPIO Port K Present}}
\DoxyCodeLine{10225 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P8        0x00000100  }\textcolor{comment}{// GPIO Port J Present}}
\DoxyCodeLine{10226 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P7        0x00000080  }\textcolor{comment}{// GPIO Port H Present}}
\DoxyCodeLine{10227 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P6        0x00000040  }\textcolor{comment}{// GPIO Port G Present}}
\DoxyCodeLine{10228 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P5        0x00000020  }\textcolor{comment}{// GPIO Port F Present}}
\DoxyCodeLine{10229 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P4        0x00000010  }\textcolor{comment}{// GPIO Port E Present}}
\DoxyCodeLine{10230 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P3        0x00000008  }\textcolor{comment}{// GPIO Port D Present}}
\DoxyCodeLine{10231 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P2        0x00000004  }\textcolor{comment}{// GPIO Port C Present}}
\DoxyCodeLine{10232 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P1        0x00000002  }\textcolor{comment}{// GPIO Port B Present}}
\DoxyCodeLine{10233 \textcolor{preprocessor}{\#define SYSCTL\_PPGPIO\_P0        0x00000001  }\textcolor{comment}{// GPIO Port A Present}}
\DoxyCodeLine{10234 }
\DoxyCodeLine{10235 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10236 \textcolor{comment}{//}}
\DoxyCodeLine{10237 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPDMA register.}}
\DoxyCodeLine{10238 \textcolor{comment}{//}}
\DoxyCodeLine{10239 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10240 \textcolor{preprocessor}{\#define SYSCTL\_PPDMA\_P0         0x00000001  }\textcolor{comment}{// uDMA Module Present}}
\DoxyCodeLine{10241 }
\DoxyCodeLine{10242 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10243 \textcolor{comment}{//}}
\DoxyCodeLine{10244 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPHIB register.}}
\DoxyCodeLine{10245 \textcolor{comment}{//}}
\DoxyCodeLine{10246 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10247 \textcolor{preprocessor}{\#define SYSCTL\_PPHIB\_P0         0x00000001  }\textcolor{comment}{// Hibernation Module Present}}
\DoxyCodeLine{10248 }
\DoxyCodeLine{10249 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10250 \textcolor{comment}{//}}
\DoxyCodeLine{10251 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPUART register.}}
\DoxyCodeLine{10252 \textcolor{comment}{//}}
\DoxyCodeLine{10253 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10254 \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P7        0x00000080  }\textcolor{comment}{// UART Module 7 Present}}
\DoxyCodeLine{10255 \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P6        0x00000040  }\textcolor{comment}{// UART Module 6 Present}}
\DoxyCodeLine{10256 \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P5        0x00000020  }\textcolor{comment}{// UART Module 5 Present}}
\DoxyCodeLine{10257 \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P4        0x00000010  }\textcolor{comment}{// UART Module 4 Present}}
\DoxyCodeLine{10258 \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P3        0x00000008  }\textcolor{comment}{// UART Module 3 Present}}
\DoxyCodeLine{10259 \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P2        0x00000004  }\textcolor{comment}{// UART Module 2 Present}}
\DoxyCodeLine{10260 \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P1        0x00000002  }\textcolor{comment}{// UART Module 1 Present}}
\DoxyCodeLine{10261 \textcolor{preprocessor}{\#define SYSCTL\_PPUART\_P0        0x00000001  }\textcolor{comment}{// UART Module 0 Present}}
\DoxyCodeLine{10262 }
\DoxyCodeLine{10263 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10264 \textcolor{comment}{//}}
\DoxyCodeLine{10265 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPSSI register.}}
\DoxyCodeLine{10266 \textcolor{comment}{//}}
\DoxyCodeLine{10267 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10268 \textcolor{preprocessor}{\#define SYSCTL\_PPSSI\_P3         0x00000008  }\textcolor{comment}{// SSI Module 3 Present}}
\DoxyCodeLine{10269 \textcolor{preprocessor}{\#define SYSCTL\_PPSSI\_P2         0x00000004  }\textcolor{comment}{// SSI Module 2 Present}}
\DoxyCodeLine{10270 \textcolor{preprocessor}{\#define SYSCTL\_PPSSI\_P1         0x00000002  }\textcolor{comment}{// SSI Module 1 Present}}
\DoxyCodeLine{10271 \textcolor{preprocessor}{\#define SYSCTL\_PPSSI\_P0         0x00000001  }\textcolor{comment}{// SSI Module 0 Present}}
\DoxyCodeLine{10272 }
\DoxyCodeLine{10273 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10274 \textcolor{comment}{//}}
\DoxyCodeLine{10275 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPI2C register.}}
\DoxyCodeLine{10276 \textcolor{comment}{//}}
\DoxyCodeLine{10277 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10278 \textcolor{preprocessor}{\#define SYSCTL\_PPI2C\_P5         0x00000020  }\textcolor{comment}{// I2C Module 5 Present}}
\DoxyCodeLine{10279 \textcolor{preprocessor}{\#define SYSCTL\_PPI2C\_P4         0x00000010  }\textcolor{comment}{// I2C Module 4 Present}}
\DoxyCodeLine{10280 \textcolor{preprocessor}{\#define SYSCTL\_PPI2C\_P3         0x00000008  }\textcolor{comment}{// I2C Module 3 Present}}
\DoxyCodeLine{10281 \textcolor{preprocessor}{\#define SYSCTL\_PPI2C\_P2         0x00000004  }\textcolor{comment}{// I2C Module 2 Present}}
\DoxyCodeLine{10282 \textcolor{preprocessor}{\#define SYSCTL\_PPI2C\_P1         0x00000002  }\textcolor{comment}{// I2C Module 1 Present}}
\DoxyCodeLine{10283 \textcolor{preprocessor}{\#define SYSCTL\_PPI2C\_P0         0x00000001  }\textcolor{comment}{// I2C Module 0 Present}}
\DoxyCodeLine{10284 }
\DoxyCodeLine{10285 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10286 \textcolor{comment}{//}}
\DoxyCodeLine{10287 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPUSB register.}}
\DoxyCodeLine{10288 \textcolor{comment}{//}}
\DoxyCodeLine{10289 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10290 \textcolor{preprocessor}{\#define SYSCTL\_PPUSB\_P0         0x00000001  }\textcolor{comment}{// USB Module Present}}
\DoxyCodeLine{10291 }
\DoxyCodeLine{10292 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10293 \textcolor{comment}{//}}
\DoxyCodeLine{10294 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPCAN register.}}
\DoxyCodeLine{10295 \textcolor{comment}{//}}
\DoxyCodeLine{10296 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10297 \textcolor{preprocessor}{\#define SYSCTL\_PPCAN\_P1         0x00000002  }\textcolor{comment}{// CAN Module 1 Present}}
\DoxyCodeLine{10298 \textcolor{preprocessor}{\#define SYSCTL\_PPCAN\_P0         0x00000001  }\textcolor{comment}{// CAN Module 0 Present}}
\DoxyCodeLine{10299 }
\DoxyCodeLine{10300 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10301 \textcolor{comment}{//}}
\DoxyCodeLine{10302 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPADC register.}}
\DoxyCodeLine{10303 \textcolor{comment}{//}}
\DoxyCodeLine{10304 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10305 \textcolor{preprocessor}{\#define SYSCTL\_PPADC\_P1         0x00000002  }\textcolor{comment}{// ADC Module 1 Present}}
\DoxyCodeLine{10306 \textcolor{preprocessor}{\#define SYSCTL\_PPADC\_P0         0x00000001  }\textcolor{comment}{// ADC Module 0 Present}}
\DoxyCodeLine{10307 }
\DoxyCodeLine{10308 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10309 \textcolor{comment}{//}}
\DoxyCodeLine{10310 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPACMP register.}}
\DoxyCodeLine{10311 \textcolor{comment}{//}}
\DoxyCodeLine{10312 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10313 \textcolor{preprocessor}{\#define SYSCTL\_PPACMP\_P0        0x00000001  }\textcolor{comment}{// Analog Comparator Module Present}}
\DoxyCodeLine{10314 }
\DoxyCodeLine{10315 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10316 \textcolor{comment}{//}}
\DoxyCodeLine{10317 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPPWM register.}}
\DoxyCodeLine{10318 \textcolor{comment}{//}}
\DoxyCodeLine{10319 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10320 \textcolor{preprocessor}{\#define SYSCTL\_PPPWM\_P1         0x00000002  }\textcolor{comment}{// PWM Module 1 Present}}
\DoxyCodeLine{10321 \textcolor{preprocessor}{\#define SYSCTL\_PPPWM\_P0         0x00000001  }\textcolor{comment}{// PWM Module 0 Present}}
\DoxyCodeLine{10322 }
\DoxyCodeLine{10323 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10324 \textcolor{comment}{//}}
\DoxyCodeLine{10325 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPQEI register.}}
\DoxyCodeLine{10326 \textcolor{comment}{//}}
\DoxyCodeLine{10327 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10328 \textcolor{preprocessor}{\#define SYSCTL\_PPQEI\_P1         0x00000002  }\textcolor{comment}{// QEI Module 1 Present}}
\DoxyCodeLine{10329 \textcolor{preprocessor}{\#define SYSCTL\_PPQEI\_P0         0x00000001  }\textcolor{comment}{// QEI Module 0 Present}}
\DoxyCodeLine{10330 }
\DoxyCodeLine{10331 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10332 \textcolor{comment}{//}}
\DoxyCodeLine{10333 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPEEPROM}}
\DoxyCodeLine{10334 \textcolor{comment}{// register.}}
\DoxyCodeLine{10335 \textcolor{comment}{//}}
\DoxyCodeLine{10336 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10337 \textcolor{preprocessor}{\#define SYSCTL\_PPEEPROM\_P0      0x00000001  }\textcolor{comment}{// EEPROM Module Present}}
\DoxyCodeLine{10338 }
\DoxyCodeLine{10339 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10340 \textcolor{comment}{//}}
\DoxyCodeLine{10341 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PPWTIMER}}
\DoxyCodeLine{10342 \textcolor{comment}{// register.}}
\DoxyCodeLine{10343 \textcolor{comment}{//}}
\DoxyCodeLine{10344 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10345 \textcolor{preprocessor}{\#define SYSCTL\_PPWTIMER\_P5      0x00000020  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10346                                             \textcolor{comment}{// Timer 5 Present}}
\DoxyCodeLine{10347 \textcolor{preprocessor}{\#define SYSCTL\_PPWTIMER\_P4      0x00000010  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10348                                             \textcolor{comment}{// Timer 4 Present}}
\DoxyCodeLine{10349 \textcolor{preprocessor}{\#define SYSCTL\_PPWTIMER\_P3      0x00000008  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10350                                             \textcolor{comment}{// Timer 3 Present}}
\DoxyCodeLine{10351 \textcolor{preprocessor}{\#define SYSCTL\_PPWTIMER\_P2      0x00000004  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10352                                             \textcolor{comment}{// Timer 2 Present}}
\DoxyCodeLine{10353 \textcolor{preprocessor}{\#define SYSCTL\_PPWTIMER\_P1      0x00000002  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10354                                             \textcolor{comment}{// Timer 1 Present}}
\DoxyCodeLine{10355 \textcolor{preprocessor}{\#define SYSCTL\_PPWTIMER\_P0      0x00000001  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10356                                             \textcolor{comment}{// Timer 0 Present}}
\DoxyCodeLine{10357 }
\DoxyCodeLine{10358 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10359 \textcolor{comment}{//}}
\DoxyCodeLine{10360 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRWD register.}}
\DoxyCodeLine{10361 \textcolor{comment}{//}}
\DoxyCodeLine{10362 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10363 \textcolor{preprocessor}{\#define SYSCTL\_SRWD\_R1          0x00000002  }\textcolor{comment}{// Watchdog Timer 1 Software Reset}}
\DoxyCodeLine{10364 \textcolor{preprocessor}{\#define SYSCTL\_SRWD\_R0          0x00000001  }\textcolor{comment}{// Watchdog Timer 0 Software Reset}}
\DoxyCodeLine{10365 }
\DoxyCodeLine{10366 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10367 \textcolor{comment}{//}}
\DoxyCodeLine{10368 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRTIMER register.}}
\DoxyCodeLine{10369 \textcolor{comment}{//}}
\DoxyCodeLine{10370 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10371 \textcolor{preprocessor}{\#define SYSCTL\_SRTIMER\_R5       0x00000020  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10372                                             \textcolor{comment}{// 5 Software Reset}}
\DoxyCodeLine{10373 \textcolor{preprocessor}{\#define SYSCTL\_SRTIMER\_R4       0x00000010  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10374                                             \textcolor{comment}{// 4 Software Reset}}
\DoxyCodeLine{10375 \textcolor{preprocessor}{\#define SYSCTL\_SRTIMER\_R3       0x00000008  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10376                                             \textcolor{comment}{// 3 Software Reset}}
\DoxyCodeLine{10377 \textcolor{preprocessor}{\#define SYSCTL\_SRTIMER\_R2       0x00000004  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10378                                             \textcolor{comment}{// 2 Software Reset}}
\DoxyCodeLine{10379 \textcolor{preprocessor}{\#define SYSCTL\_SRTIMER\_R1       0x00000002  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10380                                             \textcolor{comment}{// 1 Software Reset}}
\DoxyCodeLine{10381 \textcolor{preprocessor}{\#define SYSCTL\_SRTIMER\_R0       0x00000001  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10382                                             \textcolor{comment}{// 0 Software Reset}}
\DoxyCodeLine{10383 }
\DoxyCodeLine{10384 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10385 \textcolor{comment}{//}}
\DoxyCodeLine{10386 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRGPIO register.}}
\DoxyCodeLine{10387 \textcolor{comment}{//}}
\DoxyCodeLine{10388 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10389 \textcolor{preprocessor}{\#define SYSCTL\_SRGPIO\_R5        0x00000020  }\textcolor{comment}{// GPIO Port F Software Reset}}
\DoxyCodeLine{10390 \textcolor{preprocessor}{\#define SYSCTL\_SRGPIO\_R4        0x00000010  }\textcolor{comment}{// GPIO Port E Software Reset}}
\DoxyCodeLine{10391 \textcolor{preprocessor}{\#define SYSCTL\_SRGPIO\_R3        0x00000008  }\textcolor{comment}{// GPIO Port D Software Reset}}
\DoxyCodeLine{10392 \textcolor{preprocessor}{\#define SYSCTL\_SRGPIO\_R2        0x00000004  }\textcolor{comment}{// GPIO Port C Software Reset}}
\DoxyCodeLine{10393 \textcolor{preprocessor}{\#define SYSCTL\_SRGPIO\_R1        0x00000002  }\textcolor{comment}{// GPIO Port B Software Reset}}
\DoxyCodeLine{10394 \textcolor{preprocessor}{\#define SYSCTL\_SRGPIO\_R0        0x00000001  }\textcolor{comment}{// GPIO Port A Software Reset}}
\DoxyCodeLine{10395 }
\DoxyCodeLine{10396 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10397 \textcolor{comment}{//}}
\DoxyCodeLine{10398 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRDMA register.}}
\DoxyCodeLine{10399 \textcolor{comment}{//}}
\DoxyCodeLine{10400 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10401 \textcolor{preprocessor}{\#define SYSCTL\_SRDMA\_R0         0x00000001  }\textcolor{comment}{// uDMA Module Software Reset}}
\DoxyCodeLine{10402 }
\DoxyCodeLine{10403 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10404 \textcolor{comment}{//}}
\DoxyCodeLine{10405 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRHIB register.}}
\DoxyCodeLine{10406 \textcolor{comment}{//}}
\DoxyCodeLine{10407 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10408 \textcolor{preprocessor}{\#define SYSCTL\_SRHIB\_R0         0x00000001  }\textcolor{comment}{// Hibernation Module Software}}
\DoxyCodeLine{10409                                             \textcolor{comment}{// Reset}}
\DoxyCodeLine{10410 }
\DoxyCodeLine{10411 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10412 \textcolor{comment}{//}}
\DoxyCodeLine{10413 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRUART register.}}
\DoxyCodeLine{10414 \textcolor{comment}{//}}
\DoxyCodeLine{10415 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10416 \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R7        0x00000080  }\textcolor{comment}{// UART Module 7 Software Reset}}
\DoxyCodeLine{10417 \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R6        0x00000040  }\textcolor{comment}{// UART Module 6 Software Reset}}
\DoxyCodeLine{10418 \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R5        0x00000020  }\textcolor{comment}{// UART Module 5 Software Reset}}
\DoxyCodeLine{10419 \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R4        0x00000010  }\textcolor{comment}{// UART Module 4 Software Reset}}
\DoxyCodeLine{10420 \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R3        0x00000008  }\textcolor{comment}{// UART Module 3 Software Reset}}
\DoxyCodeLine{10421 \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R2        0x00000004  }\textcolor{comment}{// UART Module 2 Software Reset}}
\DoxyCodeLine{10422 \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R1        0x00000002  }\textcolor{comment}{// UART Module 1 Software Reset}}
\DoxyCodeLine{10423 \textcolor{preprocessor}{\#define SYSCTL\_SRUART\_R0        0x00000001  }\textcolor{comment}{// UART Module 0 Software Reset}}
\DoxyCodeLine{10424 }
\DoxyCodeLine{10425 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10426 \textcolor{comment}{//}}
\DoxyCodeLine{10427 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRSSI register.}}
\DoxyCodeLine{10428 \textcolor{comment}{//}}
\DoxyCodeLine{10429 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10430 \textcolor{preprocessor}{\#define SYSCTL\_SRSSI\_R3         0x00000008  }\textcolor{comment}{// SSI Module 3 Software Reset}}
\DoxyCodeLine{10431 \textcolor{preprocessor}{\#define SYSCTL\_SRSSI\_R2         0x00000004  }\textcolor{comment}{// SSI Module 2 Software Reset}}
\DoxyCodeLine{10432 \textcolor{preprocessor}{\#define SYSCTL\_SRSSI\_R1         0x00000002  }\textcolor{comment}{// SSI Module 1 Software Reset}}
\DoxyCodeLine{10433 \textcolor{preprocessor}{\#define SYSCTL\_SRSSI\_R0         0x00000001  }\textcolor{comment}{// SSI Module 0 Software Reset}}
\DoxyCodeLine{10434 }
\DoxyCodeLine{10435 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10436 \textcolor{comment}{//}}
\DoxyCodeLine{10437 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRI2C register.}}
\DoxyCodeLine{10438 \textcolor{comment}{//}}
\DoxyCodeLine{10439 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10440 \textcolor{preprocessor}{\#define SYSCTL\_SRI2C\_R3         0x00000008  }\textcolor{comment}{// I2C Module 3 Software Reset}}
\DoxyCodeLine{10441 \textcolor{preprocessor}{\#define SYSCTL\_SRI2C\_R2         0x00000004  }\textcolor{comment}{// I2C Module 2 Software Reset}}
\DoxyCodeLine{10442 \textcolor{preprocessor}{\#define SYSCTL\_SRI2C\_R1         0x00000002  }\textcolor{comment}{// I2C Module 1 Software Reset}}
\DoxyCodeLine{10443 \textcolor{preprocessor}{\#define SYSCTL\_SRI2C\_R0         0x00000001  }\textcolor{comment}{// I2C Module 0 Software Reset}}
\DoxyCodeLine{10444 }
\DoxyCodeLine{10445 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10446 \textcolor{comment}{//}}
\DoxyCodeLine{10447 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRUSB register.}}
\DoxyCodeLine{10448 \textcolor{comment}{//}}
\DoxyCodeLine{10449 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10450 \textcolor{preprocessor}{\#define SYSCTL\_SRUSB\_R0         0x00000001  }\textcolor{comment}{// USB Module Software Reset}}
\DoxyCodeLine{10451 }
\DoxyCodeLine{10452 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10453 \textcolor{comment}{//}}
\DoxyCodeLine{10454 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRCAN register.}}
\DoxyCodeLine{10455 \textcolor{comment}{//}}
\DoxyCodeLine{10456 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10457 \textcolor{preprocessor}{\#define SYSCTL\_SRCAN\_R1         0x00000002  }\textcolor{comment}{// CAN Module 1 Software Reset}}
\DoxyCodeLine{10458 \textcolor{preprocessor}{\#define SYSCTL\_SRCAN\_R0         0x00000001  }\textcolor{comment}{// CAN Module 0 Software Reset}}
\DoxyCodeLine{10459 }
\DoxyCodeLine{10460 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10461 \textcolor{comment}{//}}
\DoxyCodeLine{10462 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRADC register.}}
\DoxyCodeLine{10463 \textcolor{comment}{//}}
\DoxyCodeLine{10464 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10465 \textcolor{preprocessor}{\#define SYSCTL\_SRADC\_R1         0x00000002  }\textcolor{comment}{// ADC Module 1 Software Reset}}
\DoxyCodeLine{10466 \textcolor{preprocessor}{\#define SYSCTL\_SRADC\_R0         0x00000001  }\textcolor{comment}{// ADC Module 0 Software Reset}}
\DoxyCodeLine{10467 }
\DoxyCodeLine{10468 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10469 \textcolor{comment}{//}}
\DoxyCodeLine{10470 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRACMP register.}}
\DoxyCodeLine{10471 \textcolor{comment}{//}}
\DoxyCodeLine{10472 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10473 \textcolor{preprocessor}{\#define SYSCTL\_SRACMP\_R0        0x00000001  }\textcolor{comment}{// Analog Comparator Module 0}}
\DoxyCodeLine{10474                                             \textcolor{comment}{// Software Reset}}
\DoxyCodeLine{10475 }
\DoxyCodeLine{10476 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10477 \textcolor{comment}{//}}
\DoxyCodeLine{10478 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRPWM register.}}
\DoxyCodeLine{10479 \textcolor{comment}{//}}
\DoxyCodeLine{10480 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10481 \textcolor{preprocessor}{\#define SYSCTL\_SRPWM\_R1         0x00000002  }\textcolor{comment}{// PWM Module 1 Software Reset}}
\DoxyCodeLine{10482 \textcolor{preprocessor}{\#define SYSCTL\_SRPWM\_R0         0x00000001  }\textcolor{comment}{// PWM Module 0 Software Reset}}
\DoxyCodeLine{10483 }
\DoxyCodeLine{10484 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10485 \textcolor{comment}{//}}
\DoxyCodeLine{10486 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRQEI register.}}
\DoxyCodeLine{10487 \textcolor{comment}{//}}
\DoxyCodeLine{10488 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10489 \textcolor{preprocessor}{\#define SYSCTL\_SRQEI\_R1         0x00000002  }\textcolor{comment}{// QEI Module 1 Software Reset}}
\DoxyCodeLine{10490 \textcolor{preprocessor}{\#define SYSCTL\_SRQEI\_R0         0x00000001  }\textcolor{comment}{// QEI Module 0 Software Reset}}
\DoxyCodeLine{10491 }
\DoxyCodeLine{10492 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10493 \textcolor{comment}{//}}
\DoxyCodeLine{10494 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SREEPROM}}
\DoxyCodeLine{10495 \textcolor{comment}{// register.}}
\DoxyCodeLine{10496 \textcolor{comment}{//}}
\DoxyCodeLine{10497 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10498 \textcolor{preprocessor}{\#define SYSCTL\_SREEPROM\_R0      0x00000001  }\textcolor{comment}{// EEPROM Module Software Reset}}
\DoxyCodeLine{10499 }
\DoxyCodeLine{10500 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10501 \textcolor{comment}{//}}
\DoxyCodeLine{10502 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SRWTIMER}}
\DoxyCodeLine{10503 \textcolor{comment}{// register.}}
\DoxyCodeLine{10504 \textcolor{comment}{//}}
\DoxyCodeLine{10505 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10506 \textcolor{preprocessor}{\#define SYSCTL\_SRWTIMER\_R5      0x00000020  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10507                                             \textcolor{comment}{// Timer 5 Software Reset}}
\DoxyCodeLine{10508 \textcolor{preprocessor}{\#define SYSCTL\_SRWTIMER\_R4      0x00000010  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10509                                             \textcolor{comment}{// Timer 4 Software Reset}}
\DoxyCodeLine{10510 \textcolor{preprocessor}{\#define SYSCTL\_SRWTIMER\_R3      0x00000008  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10511                                             \textcolor{comment}{// Timer 3 Software Reset}}
\DoxyCodeLine{10512 \textcolor{preprocessor}{\#define SYSCTL\_SRWTIMER\_R2      0x00000004  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10513                                             \textcolor{comment}{// Timer 2 Software Reset}}
\DoxyCodeLine{10514 \textcolor{preprocessor}{\#define SYSCTL\_SRWTIMER\_R1      0x00000002  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10515                                             \textcolor{comment}{// Timer 1 Software Reset}}
\DoxyCodeLine{10516 \textcolor{preprocessor}{\#define SYSCTL\_SRWTIMER\_R0      0x00000001  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10517                                             \textcolor{comment}{// Timer 0 Software Reset}}
\DoxyCodeLine{10518 }
\DoxyCodeLine{10519 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10520 \textcolor{comment}{//}}
\DoxyCodeLine{10521 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCWD register.}}
\DoxyCodeLine{10522 \textcolor{comment}{//}}
\DoxyCodeLine{10523 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10524 \textcolor{preprocessor}{\#define SYSCTL\_RCGCWD\_R1        0x00000002  }\textcolor{comment}{// Watchdog Timer 1 Run Mode Clock}}
\DoxyCodeLine{10525                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10526 \textcolor{preprocessor}{\#define SYSCTL\_RCGCWD\_R0        0x00000001  }\textcolor{comment}{// Watchdog Timer 0 Run Mode Clock}}
\DoxyCodeLine{10527                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10528 }
\DoxyCodeLine{10529 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10530 \textcolor{comment}{//}}
\DoxyCodeLine{10531 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCTIMER}}
\DoxyCodeLine{10532 \textcolor{comment}{// register.}}
\DoxyCodeLine{10533 \textcolor{comment}{//}}
\DoxyCodeLine{10534 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10535 \textcolor{preprocessor}{\#define SYSCTL\_RCGCTIMER\_R5     0x00000020  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10536                                             \textcolor{comment}{// 5 Run Mode Clock Gating Control}}
\DoxyCodeLine{10537 \textcolor{preprocessor}{\#define SYSCTL\_RCGCTIMER\_R4     0x00000010  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10538                                             \textcolor{comment}{// 4 Run Mode Clock Gating Control}}
\DoxyCodeLine{10539 \textcolor{preprocessor}{\#define SYSCTL\_RCGCTIMER\_R3     0x00000008  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10540                                             \textcolor{comment}{// 3 Run Mode Clock Gating Control}}
\DoxyCodeLine{10541 \textcolor{preprocessor}{\#define SYSCTL\_RCGCTIMER\_R2     0x00000004  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10542                                             \textcolor{comment}{// 2 Run Mode Clock Gating Control}}
\DoxyCodeLine{10543 \textcolor{preprocessor}{\#define SYSCTL\_RCGCTIMER\_R1     0x00000002  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10544                                             \textcolor{comment}{// 1 Run Mode Clock Gating Control}}
\DoxyCodeLine{10545 \textcolor{preprocessor}{\#define SYSCTL\_RCGCTIMER\_R0     0x00000001  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10546                                             \textcolor{comment}{// 0 Run Mode Clock Gating Control}}
\DoxyCodeLine{10547 }
\DoxyCodeLine{10548 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10549 \textcolor{comment}{//}}
\DoxyCodeLine{10550 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCGPIO}}
\DoxyCodeLine{10551 \textcolor{comment}{// register.}}
\DoxyCodeLine{10552 \textcolor{comment}{//}}
\DoxyCodeLine{10553 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10554 \textcolor{preprocessor}{\#define SYSCTL\_RCGCGPIO\_R5      0x00000020  }\textcolor{comment}{// GPIO Port F Run Mode Clock}}
\DoxyCodeLine{10555                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10556 \textcolor{preprocessor}{\#define SYSCTL\_RCGCGPIO\_R4      0x00000010  }\textcolor{comment}{// GPIO Port E Run Mode Clock}}
\DoxyCodeLine{10557                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10558 \textcolor{preprocessor}{\#define SYSCTL\_RCGCGPIO\_R3      0x00000008  }\textcolor{comment}{// GPIO Port D Run Mode Clock}}
\DoxyCodeLine{10559                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10560 \textcolor{preprocessor}{\#define SYSCTL\_RCGCGPIO\_R2      0x00000004  }\textcolor{comment}{// GPIO Port C Run Mode Clock}}
\DoxyCodeLine{10561                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10562 \textcolor{preprocessor}{\#define SYSCTL\_RCGCGPIO\_R1      0x00000002  }\textcolor{comment}{// GPIO Port B Run Mode Clock}}
\DoxyCodeLine{10563                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10564 \textcolor{preprocessor}{\#define SYSCTL\_RCGCGPIO\_R0      0x00000001  }\textcolor{comment}{// GPIO Port A Run Mode Clock}}
\DoxyCodeLine{10565                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10566 }
\DoxyCodeLine{10567 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10568 \textcolor{comment}{//}}
\DoxyCodeLine{10569 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCDMA register.}}
\DoxyCodeLine{10570 \textcolor{comment}{//}}
\DoxyCodeLine{10571 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10572 \textcolor{preprocessor}{\#define SYSCTL\_RCGCDMA\_R0       0x00000001  }\textcolor{comment}{// uDMA Module Run Mode Clock}}
\DoxyCodeLine{10573                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10574 }
\DoxyCodeLine{10575 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10576 \textcolor{comment}{//}}
\DoxyCodeLine{10577 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCHIB register.}}
\DoxyCodeLine{10578 \textcolor{comment}{//}}
\DoxyCodeLine{10579 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10580 \textcolor{preprocessor}{\#define SYSCTL\_RCGCHIB\_R0       0x00000001  }\textcolor{comment}{// Hibernation Module Run Mode}}
\DoxyCodeLine{10581                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{10582 }
\DoxyCodeLine{10583 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10584 \textcolor{comment}{//}}
\DoxyCodeLine{10585 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCUART}}
\DoxyCodeLine{10586 \textcolor{comment}{// register.}}
\DoxyCodeLine{10587 \textcolor{comment}{//}}
\DoxyCodeLine{10588 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10589 \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R7      0x00000080  }\textcolor{comment}{// UART Module 7 Run Mode Clock}}
\DoxyCodeLine{10590                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10591 \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R6      0x00000040  }\textcolor{comment}{// UART Module 6 Run Mode Clock}}
\DoxyCodeLine{10592                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10593 \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R5      0x00000020  }\textcolor{comment}{// UART Module 5 Run Mode Clock}}
\DoxyCodeLine{10594                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10595 \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R4      0x00000010  }\textcolor{comment}{// UART Module 4 Run Mode Clock}}
\DoxyCodeLine{10596                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10597 \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R3      0x00000008  }\textcolor{comment}{// UART Module 3 Run Mode Clock}}
\DoxyCodeLine{10598                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10599 \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R2      0x00000004  }\textcolor{comment}{// UART Module 2 Run Mode Clock}}
\DoxyCodeLine{10600                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10601 \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R1      0x00000002  }\textcolor{comment}{// UART Module 1 Run Mode Clock}}
\DoxyCodeLine{10602                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10603 \textcolor{preprocessor}{\#define SYSCTL\_RCGCUART\_R0      0x00000001  }\textcolor{comment}{// UART Module 0 Run Mode Clock}}
\DoxyCodeLine{10604                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10605 }
\DoxyCodeLine{10606 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10607 \textcolor{comment}{//}}
\DoxyCodeLine{10608 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCSSI register.}}
\DoxyCodeLine{10609 \textcolor{comment}{//}}
\DoxyCodeLine{10610 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10611 \textcolor{preprocessor}{\#define SYSCTL\_RCGCSSI\_R3       0x00000008  }\textcolor{comment}{// SSI Module 3 Run Mode Clock}}
\DoxyCodeLine{10612                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10613 \textcolor{preprocessor}{\#define SYSCTL\_RCGCSSI\_R2       0x00000004  }\textcolor{comment}{// SSI Module 2 Run Mode Clock}}
\DoxyCodeLine{10614                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10615 \textcolor{preprocessor}{\#define SYSCTL\_RCGCSSI\_R1       0x00000002  }\textcolor{comment}{// SSI Module 1 Run Mode Clock}}
\DoxyCodeLine{10616                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10617 \textcolor{preprocessor}{\#define SYSCTL\_RCGCSSI\_R0       0x00000001  }\textcolor{comment}{// SSI Module 0 Run Mode Clock}}
\DoxyCodeLine{10618                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10619 }
\DoxyCodeLine{10620 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10621 \textcolor{comment}{//}}
\DoxyCodeLine{10622 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCI2C register.}}
\DoxyCodeLine{10623 \textcolor{comment}{//}}
\DoxyCodeLine{10624 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10625 \textcolor{preprocessor}{\#define SYSCTL\_RCGCI2C\_R3       0x00000008  }\textcolor{comment}{// I2C Module 3 Run Mode Clock}}
\DoxyCodeLine{10626                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10627 \textcolor{preprocessor}{\#define SYSCTL\_RCGCI2C\_R2       0x00000004  }\textcolor{comment}{// I2C Module 2 Run Mode Clock}}
\DoxyCodeLine{10628                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10629 \textcolor{preprocessor}{\#define SYSCTL\_RCGCI2C\_R1       0x00000002  }\textcolor{comment}{// I2C Module 1 Run Mode Clock}}
\DoxyCodeLine{10630                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10631 \textcolor{preprocessor}{\#define SYSCTL\_RCGCI2C\_R0       0x00000001  }\textcolor{comment}{// I2C Module 0 Run Mode Clock}}
\DoxyCodeLine{10632                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10633 }
\DoxyCodeLine{10634 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10635 \textcolor{comment}{//}}
\DoxyCodeLine{10636 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCUSB register.}}
\DoxyCodeLine{10637 \textcolor{comment}{//}}
\DoxyCodeLine{10638 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10639 \textcolor{preprocessor}{\#define SYSCTL\_RCGCUSB\_R0       0x00000001  }\textcolor{comment}{// USB Module Run Mode Clock Gating}}
\DoxyCodeLine{10640                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10641 }
\DoxyCodeLine{10642 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10643 \textcolor{comment}{//}}
\DoxyCodeLine{10644 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCCAN register.}}
\DoxyCodeLine{10645 \textcolor{comment}{//}}
\DoxyCodeLine{10646 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10647 \textcolor{preprocessor}{\#define SYSCTL\_RCGCCAN\_R1       0x00000002  }\textcolor{comment}{// CAN Module 1 Run Mode Clock}}
\DoxyCodeLine{10648                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10649 \textcolor{preprocessor}{\#define SYSCTL\_RCGCCAN\_R0       0x00000001  }\textcolor{comment}{// CAN Module 0 Run Mode Clock}}
\DoxyCodeLine{10650                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10651 }
\DoxyCodeLine{10652 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10653 \textcolor{comment}{//}}
\DoxyCodeLine{10654 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCADC register.}}
\DoxyCodeLine{10655 \textcolor{comment}{//}}
\DoxyCodeLine{10656 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10657 \textcolor{preprocessor}{\#define SYSCTL\_RCGCADC\_R1       0x00000002  }\textcolor{comment}{// ADC Module 1 Run Mode Clock}}
\DoxyCodeLine{10658                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10659 \textcolor{preprocessor}{\#define SYSCTL\_RCGCADC\_R0       0x00000001  }\textcolor{comment}{// ADC Module 0 Run Mode Clock}}
\DoxyCodeLine{10660                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10661 }
\DoxyCodeLine{10662 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10663 \textcolor{comment}{//}}
\DoxyCodeLine{10664 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCACMP}}
\DoxyCodeLine{10665 \textcolor{comment}{// register.}}
\DoxyCodeLine{10666 \textcolor{comment}{//}}
\DoxyCodeLine{10667 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10668 \textcolor{preprocessor}{\#define SYSCTL\_RCGCACMP\_R0      0x00000001  }\textcolor{comment}{// Analog Comparator Module 0 Run}}
\DoxyCodeLine{10669                                             \textcolor{comment}{// Mode Clock Gating Control}}
\DoxyCodeLine{10670 }
\DoxyCodeLine{10671 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10672 \textcolor{comment}{//}}
\DoxyCodeLine{10673 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCPWM register.}}
\DoxyCodeLine{10674 \textcolor{comment}{//}}
\DoxyCodeLine{10675 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10676 \textcolor{preprocessor}{\#define SYSCTL\_RCGCPWM\_R1       0x00000002  }\textcolor{comment}{// PWM Module 1 Run Mode Clock}}
\DoxyCodeLine{10677                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10678 \textcolor{preprocessor}{\#define SYSCTL\_RCGCPWM\_R0       0x00000001  }\textcolor{comment}{// PWM Module 0 Run Mode Clock}}
\DoxyCodeLine{10679                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10680 }
\DoxyCodeLine{10681 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10682 \textcolor{comment}{//}}
\DoxyCodeLine{10683 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCQEI register.}}
\DoxyCodeLine{10684 \textcolor{comment}{//}}
\DoxyCodeLine{10685 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10686 \textcolor{preprocessor}{\#define SYSCTL\_RCGCQEI\_R1       0x00000002  }\textcolor{comment}{// QEI Module 1 Run Mode Clock}}
\DoxyCodeLine{10687                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10688 \textcolor{preprocessor}{\#define SYSCTL\_RCGCQEI\_R0       0x00000001  }\textcolor{comment}{// QEI Module 0 Run Mode Clock}}
\DoxyCodeLine{10689                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10690 }
\DoxyCodeLine{10691 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10692 \textcolor{comment}{//}}
\DoxyCodeLine{10693 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCEEPROM}}
\DoxyCodeLine{10694 \textcolor{comment}{// register.}}
\DoxyCodeLine{10695 \textcolor{comment}{//}}
\DoxyCodeLine{10696 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10697 \textcolor{preprocessor}{\#define SYSCTL\_RCGCEEPROM\_R0    0x00000001  }\textcolor{comment}{// EEPROM Module Run Mode Clock}}
\DoxyCodeLine{10698                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10699 }
\DoxyCodeLine{10700 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10701 \textcolor{comment}{//}}
\DoxyCodeLine{10702 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_RCGCWTIMER}}
\DoxyCodeLine{10703 \textcolor{comment}{// register.}}
\DoxyCodeLine{10704 \textcolor{comment}{//}}
\DoxyCodeLine{10705 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10706 \textcolor{preprocessor}{\#define SYSCTL\_RCGCWTIMER\_R5    0x00000020  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10707                                             \textcolor{comment}{// Timer 5 Run Mode Clock Gating}}
\DoxyCodeLine{10708                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10709 \textcolor{preprocessor}{\#define SYSCTL\_RCGCWTIMER\_R4    0x00000010  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10710                                             \textcolor{comment}{// Timer 4 Run Mode Clock Gating}}
\DoxyCodeLine{10711                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10712 \textcolor{preprocessor}{\#define SYSCTL\_RCGCWTIMER\_R3    0x00000008  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10713                                             \textcolor{comment}{// Timer 3 Run Mode Clock Gating}}
\DoxyCodeLine{10714                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10715 \textcolor{preprocessor}{\#define SYSCTL\_RCGCWTIMER\_R2    0x00000004  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10716                                             \textcolor{comment}{// Timer 2 Run Mode Clock Gating}}
\DoxyCodeLine{10717                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10718 \textcolor{preprocessor}{\#define SYSCTL\_RCGCWTIMER\_R1    0x00000002  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10719                                             \textcolor{comment}{// Timer 1 Run Mode Clock Gating}}
\DoxyCodeLine{10720                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10721 \textcolor{preprocessor}{\#define SYSCTL\_RCGCWTIMER\_R0    0x00000001  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10722                                             \textcolor{comment}{// Timer 0 Run Mode Clock Gating}}
\DoxyCodeLine{10723                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10724 }
\DoxyCodeLine{10725 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10726 \textcolor{comment}{//}}
\DoxyCodeLine{10727 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCWD register.}}
\DoxyCodeLine{10728 \textcolor{comment}{//}}
\DoxyCodeLine{10729 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10730 \textcolor{preprocessor}{\#define SYSCTL\_SCGCWD\_S1        0x00000002  }\textcolor{comment}{// Watchdog Timer 1 Sleep Mode}}
\DoxyCodeLine{10731                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{10732 \textcolor{preprocessor}{\#define SYSCTL\_SCGCWD\_S0        0x00000001  }\textcolor{comment}{// Watchdog Timer 0 Sleep Mode}}
\DoxyCodeLine{10733                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{10734 }
\DoxyCodeLine{10735 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10736 \textcolor{comment}{//}}
\DoxyCodeLine{10737 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCTIMER}}
\DoxyCodeLine{10738 \textcolor{comment}{// register.}}
\DoxyCodeLine{10739 \textcolor{comment}{//}}
\DoxyCodeLine{10740 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10741 \textcolor{preprocessor}{\#define SYSCTL\_SCGCTIMER\_S5     0x00000020  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10742                                             \textcolor{comment}{// 5 Sleep Mode Clock Gating}}
\DoxyCodeLine{10743                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10744 \textcolor{preprocessor}{\#define SYSCTL\_SCGCTIMER\_S4     0x00000010  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10745                                             \textcolor{comment}{// 4 Sleep Mode Clock Gating}}
\DoxyCodeLine{10746                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10747 \textcolor{preprocessor}{\#define SYSCTL\_SCGCTIMER\_S3     0x00000008  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10748                                             \textcolor{comment}{// 3 Sleep Mode Clock Gating}}
\DoxyCodeLine{10749                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10750 \textcolor{preprocessor}{\#define SYSCTL\_SCGCTIMER\_S2     0x00000004  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10751                                             \textcolor{comment}{// 2 Sleep Mode Clock Gating}}
\DoxyCodeLine{10752                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10753 \textcolor{preprocessor}{\#define SYSCTL\_SCGCTIMER\_S1     0x00000002  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10754                                             \textcolor{comment}{// 1 Sleep Mode Clock Gating}}
\DoxyCodeLine{10755                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10756 \textcolor{preprocessor}{\#define SYSCTL\_SCGCTIMER\_S0     0x00000001  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10757                                             \textcolor{comment}{// 0 Sleep Mode Clock Gating}}
\DoxyCodeLine{10758                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10759 }
\DoxyCodeLine{10760 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10761 \textcolor{comment}{//}}
\DoxyCodeLine{10762 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCGPIO}}
\DoxyCodeLine{10763 \textcolor{comment}{// register.}}
\DoxyCodeLine{10764 \textcolor{comment}{//}}
\DoxyCodeLine{10765 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10766 \textcolor{preprocessor}{\#define SYSCTL\_SCGCGPIO\_S5      0x00000020  }\textcolor{comment}{// GPIO Port F Sleep Mode Clock}}
\DoxyCodeLine{10767                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10768 \textcolor{preprocessor}{\#define SYSCTL\_SCGCGPIO\_S4      0x00000010  }\textcolor{comment}{// GPIO Port E Sleep Mode Clock}}
\DoxyCodeLine{10769                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10770 \textcolor{preprocessor}{\#define SYSCTL\_SCGCGPIO\_S3      0x00000008  }\textcolor{comment}{// GPIO Port D Sleep Mode Clock}}
\DoxyCodeLine{10771                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10772 \textcolor{preprocessor}{\#define SYSCTL\_SCGCGPIO\_S2      0x00000004  }\textcolor{comment}{// GPIO Port C Sleep Mode Clock}}
\DoxyCodeLine{10773                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10774 \textcolor{preprocessor}{\#define SYSCTL\_SCGCGPIO\_S1      0x00000002  }\textcolor{comment}{// GPIO Port B Sleep Mode Clock}}
\DoxyCodeLine{10775                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10776 \textcolor{preprocessor}{\#define SYSCTL\_SCGCGPIO\_S0      0x00000001  }\textcolor{comment}{// GPIO Port A Sleep Mode Clock}}
\DoxyCodeLine{10777                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10778 }
\DoxyCodeLine{10779 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10780 \textcolor{comment}{//}}
\DoxyCodeLine{10781 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCDMA register.}}
\DoxyCodeLine{10782 \textcolor{comment}{//}}
\DoxyCodeLine{10783 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10784 \textcolor{preprocessor}{\#define SYSCTL\_SCGCDMA\_S0       0x00000001  }\textcolor{comment}{// uDMA Module Sleep Mode Clock}}
\DoxyCodeLine{10785                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10786 }
\DoxyCodeLine{10787 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10788 \textcolor{comment}{//}}
\DoxyCodeLine{10789 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCHIB register.}}
\DoxyCodeLine{10790 \textcolor{comment}{//}}
\DoxyCodeLine{10791 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10792 \textcolor{preprocessor}{\#define SYSCTL\_SCGCHIB\_S0       0x00000001  }\textcolor{comment}{// Hibernation Module Sleep Mode}}
\DoxyCodeLine{10793                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{10794 }
\DoxyCodeLine{10795 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10796 \textcolor{comment}{//}}
\DoxyCodeLine{10797 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCUART}}
\DoxyCodeLine{10798 \textcolor{comment}{// register.}}
\DoxyCodeLine{10799 \textcolor{comment}{//}}
\DoxyCodeLine{10800 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10801 \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S7      0x00000080  }\textcolor{comment}{// UART Module 7 Sleep Mode Clock}}
\DoxyCodeLine{10802                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10803 \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S6      0x00000040  }\textcolor{comment}{// UART Module 6 Sleep Mode Clock}}
\DoxyCodeLine{10804                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10805 \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S5      0x00000020  }\textcolor{comment}{// UART Module 5 Sleep Mode Clock}}
\DoxyCodeLine{10806                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10807 \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S4      0x00000010  }\textcolor{comment}{// UART Module 4 Sleep Mode Clock}}
\DoxyCodeLine{10808                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10809 \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S3      0x00000008  }\textcolor{comment}{// UART Module 3 Sleep Mode Clock}}
\DoxyCodeLine{10810                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10811 \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S2      0x00000004  }\textcolor{comment}{// UART Module 2 Sleep Mode Clock}}
\DoxyCodeLine{10812                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10813 \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S1      0x00000002  }\textcolor{comment}{// UART Module 1 Sleep Mode Clock}}
\DoxyCodeLine{10814                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10815 \textcolor{preprocessor}{\#define SYSCTL\_SCGCUART\_S0      0x00000001  }\textcolor{comment}{// UART Module 0 Sleep Mode Clock}}
\DoxyCodeLine{10816                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10817 }
\DoxyCodeLine{10818 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10819 \textcolor{comment}{//}}
\DoxyCodeLine{10820 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCSSI register.}}
\DoxyCodeLine{10821 \textcolor{comment}{//}}
\DoxyCodeLine{10822 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10823 \textcolor{preprocessor}{\#define SYSCTL\_SCGCSSI\_S3       0x00000008  }\textcolor{comment}{// SSI Module 3 Sleep Mode Clock}}
\DoxyCodeLine{10824                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10825 \textcolor{preprocessor}{\#define SYSCTL\_SCGCSSI\_S2       0x00000004  }\textcolor{comment}{// SSI Module 2 Sleep Mode Clock}}
\DoxyCodeLine{10826                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10827 \textcolor{preprocessor}{\#define SYSCTL\_SCGCSSI\_S1       0x00000002  }\textcolor{comment}{// SSI Module 1 Sleep Mode Clock}}
\DoxyCodeLine{10828                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10829 \textcolor{preprocessor}{\#define SYSCTL\_SCGCSSI\_S0       0x00000001  }\textcolor{comment}{// SSI Module 0 Sleep Mode Clock}}
\DoxyCodeLine{10830                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10831 }
\DoxyCodeLine{10832 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10833 \textcolor{comment}{//}}
\DoxyCodeLine{10834 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCI2C register.}}
\DoxyCodeLine{10835 \textcolor{comment}{//}}
\DoxyCodeLine{10836 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10837 \textcolor{preprocessor}{\#define SYSCTL\_SCGCI2C\_S3       0x00000008  }\textcolor{comment}{// I2C Module 3 Sleep Mode Clock}}
\DoxyCodeLine{10838                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10839 \textcolor{preprocessor}{\#define SYSCTL\_SCGCI2C\_S2       0x00000004  }\textcolor{comment}{// I2C Module 2 Sleep Mode Clock}}
\DoxyCodeLine{10840                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10841 \textcolor{preprocessor}{\#define SYSCTL\_SCGCI2C\_S1       0x00000002  }\textcolor{comment}{// I2C Module 1 Sleep Mode Clock}}
\DoxyCodeLine{10842                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10843 \textcolor{preprocessor}{\#define SYSCTL\_SCGCI2C\_S0       0x00000001  }\textcolor{comment}{// I2C Module 0 Sleep Mode Clock}}
\DoxyCodeLine{10844                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10845 }
\DoxyCodeLine{10846 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10847 \textcolor{comment}{//}}
\DoxyCodeLine{10848 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCUSB register.}}
\DoxyCodeLine{10849 \textcolor{comment}{//}}
\DoxyCodeLine{10850 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10851 \textcolor{preprocessor}{\#define SYSCTL\_SCGCUSB\_S0       0x00000001  }\textcolor{comment}{// USB Module Sleep Mode Clock}}
\DoxyCodeLine{10852                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10853 }
\DoxyCodeLine{10854 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10855 \textcolor{comment}{//}}
\DoxyCodeLine{10856 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCCAN register.}}
\DoxyCodeLine{10857 \textcolor{comment}{//}}
\DoxyCodeLine{10858 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10859 \textcolor{preprocessor}{\#define SYSCTL\_SCGCCAN\_S1       0x00000002  }\textcolor{comment}{// CAN Module 1 Sleep Mode Clock}}
\DoxyCodeLine{10860                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10861 \textcolor{preprocessor}{\#define SYSCTL\_SCGCCAN\_S0       0x00000001  }\textcolor{comment}{// CAN Module 0 Sleep Mode Clock}}
\DoxyCodeLine{10862                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10863 }
\DoxyCodeLine{10864 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10865 \textcolor{comment}{//}}
\DoxyCodeLine{10866 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCADC register.}}
\DoxyCodeLine{10867 \textcolor{comment}{//}}
\DoxyCodeLine{10868 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10869 \textcolor{preprocessor}{\#define SYSCTL\_SCGCADC\_S1       0x00000002  }\textcolor{comment}{// ADC Module 1 Sleep Mode Clock}}
\DoxyCodeLine{10870                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10871 \textcolor{preprocessor}{\#define SYSCTL\_SCGCADC\_S0       0x00000001  }\textcolor{comment}{// ADC Module 0 Sleep Mode Clock}}
\DoxyCodeLine{10872                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10873 }
\DoxyCodeLine{10874 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10875 \textcolor{comment}{//}}
\DoxyCodeLine{10876 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCACMP}}
\DoxyCodeLine{10877 \textcolor{comment}{// register.}}
\DoxyCodeLine{10878 \textcolor{comment}{//}}
\DoxyCodeLine{10879 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10880 \textcolor{preprocessor}{\#define SYSCTL\_SCGCACMP\_S0      0x00000001  }\textcolor{comment}{// Analog Comparator Module 0 Sleep}}
\DoxyCodeLine{10881                                             \textcolor{comment}{// Mode Clock Gating Control}}
\DoxyCodeLine{10882 }
\DoxyCodeLine{10883 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10884 \textcolor{comment}{//}}
\DoxyCodeLine{10885 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCPWM register.}}
\DoxyCodeLine{10886 \textcolor{comment}{//}}
\DoxyCodeLine{10887 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10888 \textcolor{preprocessor}{\#define SYSCTL\_SCGCPWM\_S1       0x00000002  }\textcolor{comment}{// PWM Module 1 Sleep Mode Clock}}
\DoxyCodeLine{10889                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10890 \textcolor{preprocessor}{\#define SYSCTL\_SCGCPWM\_S0       0x00000001  }\textcolor{comment}{// PWM Module 0 Sleep Mode Clock}}
\DoxyCodeLine{10891                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10892 }
\DoxyCodeLine{10893 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10894 \textcolor{comment}{//}}
\DoxyCodeLine{10895 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCQEI register.}}
\DoxyCodeLine{10896 \textcolor{comment}{//}}
\DoxyCodeLine{10897 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10898 \textcolor{preprocessor}{\#define SYSCTL\_SCGCQEI\_S1       0x00000002  }\textcolor{comment}{// QEI Module 1 Sleep Mode Clock}}
\DoxyCodeLine{10899                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10900 \textcolor{preprocessor}{\#define SYSCTL\_SCGCQEI\_S0       0x00000001  }\textcolor{comment}{// QEI Module 0 Sleep Mode Clock}}
\DoxyCodeLine{10901                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10902 }
\DoxyCodeLine{10903 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10904 \textcolor{comment}{//}}
\DoxyCodeLine{10905 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCEEPROM}}
\DoxyCodeLine{10906 \textcolor{comment}{// register.}}
\DoxyCodeLine{10907 \textcolor{comment}{//}}
\DoxyCodeLine{10908 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10909 \textcolor{preprocessor}{\#define SYSCTL\_SCGCEEPROM\_S0    0x00000001  }\textcolor{comment}{// EEPROM Module Sleep Mode Clock}}
\DoxyCodeLine{10910                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{10911 }
\DoxyCodeLine{10912 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10913 \textcolor{comment}{//}}
\DoxyCodeLine{10914 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_SCGCWTIMER}}
\DoxyCodeLine{10915 \textcolor{comment}{// register.}}
\DoxyCodeLine{10916 \textcolor{comment}{//}}
\DoxyCodeLine{10917 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10918 \textcolor{preprocessor}{\#define SYSCTL\_SCGCWTIMER\_S5    0x00000020  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10919                                             \textcolor{comment}{// Timer 5 Sleep Mode Clock Gating}}
\DoxyCodeLine{10920                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10921 \textcolor{preprocessor}{\#define SYSCTL\_SCGCWTIMER\_S4    0x00000010  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10922                                             \textcolor{comment}{// Timer 4 Sleep Mode Clock Gating}}
\DoxyCodeLine{10923                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10924 \textcolor{preprocessor}{\#define SYSCTL\_SCGCWTIMER\_S3    0x00000008  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10925                                             \textcolor{comment}{// Timer 3 Sleep Mode Clock Gating}}
\DoxyCodeLine{10926                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10927 \textcolor{preprocessor}{\#define SYSCTL\_SCGCWTIMER\_S2    0x00000004  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10928                                             \textcolor{comment}{// Timer 2 Sleep Mode Clock Gating}}
\DoxyCodeLine{10929                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10930 \textcolor{preprocessor}{\#define SYSCTL\_SCGCWTIMER\_S1    0x00000002  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10931                                             \textcolor{comment}{// Timer 1 Sleep Mode Clock Gating}}
\DoxyCodeLine{10932                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10933 \textcolor{preprocessor}{\#define SYSCTL\_SCGCWTIMER\_S0    0x00000001  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{10934                                             \textcolor{comment}{// Timer 0 Sleep Mode Clock Gating}}
\DoxyCodeLine{10935                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10936 }
\DoxyCodeLine{10937 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10938 \textcolor{comment}{//}}
\DoxyCodeLine{10939 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCWD register.}}
\DoxyCodeLine{10940 \textcolor{comment}{//}}
\DoxyCodeLine{10941 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10942 \textcolor{preprocessor}{\#define SYSCTL\_DCGCWD\_D1        0x00000002  }\textcolor{comment}{// Watchdog Timer 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{10943                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{10944 \textcolor{preprocessor}{\#define SYSCTL\_DCGCWD\_D0        0x00000001  }\textcolor{comment}{// Watchdog Timer 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{10945                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{10946 }
\DoxyCodeLine{10947 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10948 \textcolor{comment}{//}}
\DoxyCodeLine{10949 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCTIMER}}
\DoxyCodeLine{10950 \textcolor{comment}{// register.}}
\DoxyCodeLine{10951 \textcolor{comment}{//}}
\DoxyCodeLine{10952 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10953 \textcolor{preprocessor}{\#define SYSCTL\_DCGCTIMER\_D5     0x00000020  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10954                                             \textcolor{comment}{// 5 Deep-\/Sleep Mode Clock Gating}}
\DoxyCodeLine{10955                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10956 \textcolor{preprocessor}{\#define SYSCTL\_DCGCTIMER\_D4     0x00000010  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10957                                             \textcolor{comment}{// 4 Deep-\/Sleep Mode Clock Gating}}
\DoxyCodeLine{10958                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10959 \textcolor{preprocessor}{\#define SYSCTL\_DCGCTIMER\_D3     0x00000008  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10960                                             \textcolor{comment}{// 3 Deep-\/Sleep Mode Clock Gating}}
\DoxyCodeLine{10961                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10962 \textcolor{preprocessor}{\#define SYSCTL\_DCGCTIMER\_D2     0x00000004  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10963                                             \textcolor{comment}{// 2 Deep-\/Sleep Mode Clock Gating}}
\DoxyCodeLine{10964                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10965 \textcolor{preprocessor}{\#define SYSCTL\_DCGCTIMER\_D1     0x00000002  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10966                                             \textcolor{comment}{// 1 Deep-\/Sleep Mode Clock Gating}}
\DoxyCodeLine{10967                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10968 \textcolor{preprocessor}{\#define SYSCTL\_DCGCTIMER\_D0     0x00000001  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{10969                                             \textcolor{comment}{// 0 Deep-\/Sleep Mode Clock Gating}}
\DoxyCodeLine{10970                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{10971 }
\DoxyCodeLine{10972 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10973 \textcolor{comment}{//}}
\DoxyCodeLine{10974 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCGPIO}}
\DoxyCodeLine{10975 \textcolor{comment}{// register.}}
\DoxyCodeLine{10976 \textcolor{comment}{//}}
\DoxyCodeLine{10977 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10978 \textcolor{preprocessor}{\#define SYSCTL\_DCGCGPIO\_D5      0x00000020  }\textcolor{comment}{// GPIO Port F Deep-\/Sleep Mode}}
\DoxyCodeLine{10979                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{10980 \textcolor{preprocessor}{\#define SYSCTL\_DCGCGPIO\_D4      0x00000010  }\textcolor{comment}{// GPIO Port E Deep-\/Sleep Mode}}
\DoxyCodeLine{10981                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{10982 \textcolor{preprocessor}{\#define SYSCTL\_DCGCGPIO\_D3      0x00000008  }\textcolor{comment}{// GPIO Port D Deep-\/Sleep Mode}}
\DoxyCodeLine{10983                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{10984 \textcolor{preprocessor}{\#define SYSCTL\_DCGCGPIO\_D2      0x00000004  }\textcolor{comment}{// GPIO Port C Deep-\/Sleep Mode}}
\DoxyCodeLine{10985                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{10986 \textcolor{preprocessor}{\#define SYSCTL\_DCGCGPIO\_D1      0x00000002  }\textcolor{comment}{// GPIO Port B Deep-\/Sleep Mode}}
\DoxyCodeLine{10987                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{10988 \textcolor{preprocessor}{\#define SYSCTL\_DCGCGPIO\_D0      0x00000001  }\textcolor{comment}{// GPIO Port A Deep-\/Sleep Mode}}
\DoxyCodeLine{10989                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{10990 }
\DoxyCodeLine{10991 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10992 \textcolor{comment}{//}}
\DoxyCodeLine{10993 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCDMA register.}}
\DoxyCodeLine{10994 \textcolor{comment}{//}}
\DoxyCodeLine{10995 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{10996 \textcolor{preprocessor}{\#define SYSCTL\_DCGCDMA\_D0       0x00000001  }\textcolor{comment}{// uDMA Module Deep-\/Sleep Mode}}
\DoxyCodeLine{10997                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{10998 }
\DoxyCodeLine{10999 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11000 \textcolor{comment}{//}}
\DoxyCodeLine{11001 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCHIB register.}}
\DoxyCodeLine{11002 \textcolor{comment}{//}}
\DoxyCodeLine{11003 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11004 \textcolor{preprocessor}{\#define SYSCTL\_DCGCHIB\_D0       0x00000001  }\textcolor{comment}{// Hibernation Module Deep-\/Sleep}}
\DoxyCodeLine{11005                                             \textcolor{comment}{// Mode Clock Gating Control}}
\DoxyCodeLine{11006 }
\DoxyCodeLine{11007 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11008 \textcolor{comment}{//}}
\DoxyCodeLine{11009 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCUART}}
\DoxyCodeLine{11010 \textcolor{comment}{// register.}}
\DoxyCodeLine{11011 \textcolor{comment}{//}}
\DoxyCodeLine{11012 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11013 \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D7      0x00000080  }\textcolor{comment}{// UART Module 7 Deep-\/Sleep Mode}}
\DoxyCodeLine{11014                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11015 \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D6      0x00000040  }\textcolor{comment}{// UART Module 6 Deep-\/Sleep Mode}}
\DoxyCodeLine{11016                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11017 \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D5      0x00000020  }\textcolor{comment}{// UART Module 5 Deep-\/Sleep Mode}}
\DoxyCodeLine{11018                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11019 \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D4      0x00000010  }\textcolor{comment}{// UART Module 4 Deep-\/Sleep Mode}}
\DoxyCodeLine{11020                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11021 \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D3      0x00000008  }\textcolor{comment}{// UART Module 3 Deep-\/Sleep Mode}}
\DoxyCodeLine{11022                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11023 \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D2      0x00000004  }\textcolor{comment}{// UART Module 2 Deep-\/Sleep Mode}}
\DoxyCodeLine{11024                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11025 \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D1      0x00000002  }\textcolor{comment}{// UART Module 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{11026                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11027 \textcolor{preprocessor}{\#define SYSCTL\_DCGCUART\_D0      0x00000001  }\textcolor{comment}{// UART Module 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{11028                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11029 }
\DoxyCodeLine{11030 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11031 \textcolor{comment}{//}}
\DoxyCodeLine{11032 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCSSI register.}}
\DoxyCodeLine{11033 \textcolor{comment}{//}}
\DoxyCodeLine{11034 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11035 \textcolor{preprocessor}{\#define SYSCTL\_DCGCSSI\_D3       0x00000008  }\textcolor{comment}{// SSI Module 3 Deep-\/Sleep Mode}}
\DoxyCodeLine{11036                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11037 \textcolor{preprocessor}{\#define SYSCTL\_DCGCSSI\_D2       0x00000004  }\textcolor{comment}{// SSI Module 2 Deep-\/Sleep Mode}}
\DoxyCodeLine{11038                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11039 \textcolor{preprocessor}{\#define SYSCTL\_DCGCSSI\_D1       0x00000002  }\textcolor{comment}{// SSI Module 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{11040                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11041 \textcolor{preprocessor}{\#define SYSCTL\_DCGCSSI\_D0       0x00000001  }\textcolor{comment}{// SSI Module 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{11042                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11043 }
\DoxyCodeLine{11044 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11045 \textcolor{comment}{//}}
\DoxyCodeLine{11046 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCI2C register.}}
\DoxyCodeLine{11047 \textcolor{comment}{//}}
\DoxyCodeLine{11048 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11049 \textcolor{preprocessor}{\#define SYSCTL\_DCGCI2C\_D3       0x00000008  }\textcolor{comment}{// I2C Module 3 Deep-\/Sleep Mode}}
\DoxyCodeLine{11050                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11051 \textcolor{preprocessor}{\#define SYSCTL\_DCGCI2C\_D2       0x00000004  }\textcolor{comment}{// I2C Module 2 Deep-\/Sleep Mode}}
\DoxyCodeLine{11052                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11053 \textcolor{preprocessor}{\#define SYSCTL\_DCGCI2C\_D1       0x00000002  }\textcolor{comment}{// I2C Module 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{11054                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11055 \textcolor{preprocessor}{\#define SYSCTL\_DCGCI2C\_D0       0x00000001  }\textcolor{comment}{// I2C Module 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{11056                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11057 }
\DoxyCodeLine{11058 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11059 \textcolor{comment}{//}}
\DoxyCodeLine{11060 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCUSB register.}}
\DoxyCodeLine{11061 \textcolor{comment}{//}}
\DoxyCodeLine{11062 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11063 \textcolor{preprocessor}{\#define SYSCTL\_DCGCUSB\_D0       0x00000001  }\textcolor{comment}{// USB Module Deep-\/Sleep Mode Clock}}
\DoxyCodeLine{11064                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{11065 }
\DoxyCodeLine{11066 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11067 \textcolor{comment}{//}}
\DoxyCodeLine{11068 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCCAN register.}}
\DoxyCodeLine{11069 \textcolor{comment}{//}}
\DoxyCodeLine{11070 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11071 \textcolor{preprocessor}{\#define SYSCTL\_DCGCCAN\_D1       0x00000002  }\textcolor{comment}{// CAN Module 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{11072                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11073 \textcolor{preprocessor}{\#define SYSCTL\_DCGCCAN\_D0       0x00000001  }\textcolor{comment}{// CAN Module 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{11074                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11075 }
\DoxyCodeLine{11076 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11077 \textcolor{comment}{//}}
\DoxyCodeLine{11078 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCADC register.}}
\DoxyCodeLine{11079 \textcolor{comment}{//}}
\DoxyCodeLine{11080 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11081 \textcolor{preprocessor}{\#define SYSCTL\_DCGCADC\_D1       0x00000002  }\textcolor{comment}{// ADC Module 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{11082                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11083 \textcolor{preprocessor}{\#define SYSCTL\_DCGCADC\_D0       0x00000001  }\textcolor{comment}{// ADC Module 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{11084                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11085 }
\DoxyCodeLine{11086 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11087 \textcolor{comment}{//}}
\DoxyCodeLine{11088 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCACMP}}
\DoxyCodeLine{11089 \textcolor{comment}{// register.}}
\DoxyCodeLine{11090 \textcolor{comment}{//}}
\DoxyCodeLine{11091 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11092 \textcolor{preprocessor}{\#define SYSCTL\_DCGCACMP\_D0      0x00000001  }\textcolor{comment}{// Analog Comparator Module 0}}
\DoxyCodeLine{11093                                             \textcolor{comment}{// Deep-\/Sleep Mode Clock Gating}}
\DoxyCodeLine{11094                                             \textcolor{comment}{// Control}}
\DoxyCodeLine{11095 }
\DoxyCodeLine{11096 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11097 \textcolor{comment}{//}}
\DoxyCodeLine{11098 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCPWM register.}}
\DoxyCodeLine{11099 \textcolor{comment}{//}}
\DoxyCodeLine{11100 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11101 \textcolor{preprocessor}{\#define SYSCTL\_DCGCPWM\_D1       0x00000002  }\textcolor{comment}{// PWM Module 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{11102                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11103 \textcolor{preprocessor}{\#define SYSCTL\_DCGCPWM\_D0       0x00000001  }\textcolor{comment}{// PWM Module 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{11104                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11105 }
\DoxyCodeLine{11106 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11107 \textcolor{comment}{//}}
\DoxyCodeLine{11108 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCQEI register.}}
\DoxyCodeLine{11109 \textcolor{comment}{//}}
\DoxyCodeLine{11110 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11111 \textcolor{preprocessor}{\#define SYSCTL\_DCGCQEI\_D1       0x00000002  }\textcolor{comment}{// QEI Module 1 Deep-\/Sleep Mode}}
\DoxyCodeLine{11112                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11113 \textcolor{preprocessor}{\#define SYSCTL\_DCGCQEI\_D0       0x00000001  }\textcolor{comment}{// QEI Module 0 Deep-\/Sleep Mode}}
\DoxyCodeLine{11114                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11115 }
\DoxyCodeLine{11116 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11117 \textcolor{comment}{//}}
\DoxyCodeLine{11118 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCEEPROM}}
\DoxyCodeLine{11119 \textcolor{comment}{// register.}}
\DoxyCodeLine{11120 \textcolor{comment}{//}}
\DoxyCodeLine{11121 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11122 \textcolor{preprocessor}{\#define SYSCTL\_DCGCEEPROM\_D0    0x00000001  }\textcolor{comment}{// EEPROM Module Deep-\/Sleep Mode}}
\DoxyCodeLine{11123                                             \textcolor{comment}{// Clock Gating Control}}
\DoxyCodeLine{11124 }
\DoxyCodeLine{11125 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11126 \textcolor{comment}{//}}
\DoxyCodeLine{11127 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_DCGCWTIMER}}
\DoxyCodeLine{11128 \textcolor{comment}{// register.}}
\DoxyCodeLine{11129 \textcolor{comment}{//}}
\DoxyCodeLine{11130 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11131 \textcolor{preprocessor}{\#define SYSCTL\_DCGCWTIMER\_D5    0x00000020  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{11132                                             \textcolor{comment}{// Timer 5 Deep-\/Sleep Mode Clock}}
\DoxyCodeLine{11133                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{11134 \textcolor{preprocessor}{\#define SYSCTL\_DCGCWTIMER\_D4    0x00000010  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{11135                                             \textcolor{comment}{// Timer 4 Deep-\/Sleep Mode Clock}}
\DoxyCodeLine{11136                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{11137 \textcolor{preprocessor}{\#define SYSCTL\_DCGCWTIMER\_D3    0x00000008  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{11138                                             \textcolor{comment}{// Timer 3 Deep-\/Sleep Mode Clock}}
\DoxyCodeLine{11139                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{11140 \textcolor{preprocessor}{\#define SYSCTL\_DCGCWTIMER\_D2    0x00000004  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{11141                                             \textcolor{comment}{// Timer 2 Deep-\/Sleep Mode Clock}}
\DoxyCodeLine{11142                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{11143 \textcolor{preprocessor}{\#define SYSCTL\_DCGCWTIMER\_D1    0x00000002  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{11144                                             \textcolor{comment}{// Timer 1 Deep-\/Sleep Mode Clock}}
\DoxyCodeLine{11145                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{11146 \textcolor{preprocessor}{\#define SYSCTL\_DCGCWTIMER\_D0    0x00000001  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{11147                                             \textcolor{comment}{// Timer 0 Deep-\/Sleep Mode Clock}}
\DoxyCodeLine{11148                                             \textcolor{comment}{// Gating Control}}
\DoxyCodeLine{11149 }
\DoxyCodeLine{11150 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11151 \textcolor{comment}{//}}
\DoxyCodeLine{11152 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRWD register.}}
\DoxyCodeLine{11153 \textcolor{comment}{//}}
\DoxyCodeLine{11154 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11155 \textcolor{preprocessor}{\#define SYSCTL\_PRWD\_R1          0x00000002  }\textcolor{comment}{// Watchdog Timer 1 Peripheral}}
\DoxyCodeLine{11156                                             \textcolor{comment}{// Ready}}
\DoxyCodeLine{11157 \textcolor{preprocessor}{\#define SYSCTL\_PRWD\_R0          0x00000001  }\textcolor{comment}{// Watchdog Timer 0 Peripheral}}
\DoxyCodeLine{11158                                             \textcolor{comment}{// Ready}}
\DoxyCodeLine{11159 }
\DoxyCodeLine{11160 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11161 \textcolor{comment}{//}}
\DoxyCodeLine{11162 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRTIMER register.}}
\DoxyCodeLine{11163 \textcolor{comment}{//}}
\DoxyCodeLine{11164 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11165 \textcolor{preprocessor}{\#define SYSCTL\_PRTIMER\_R5       0x00000020  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{11166                                             \textcolor{comment}{// 5 Peripheral Ready}}
\DoxyCodeLine{11167 \textcolor{preprocessor}{\#define SYSCTL\_PRTIMER\_R4       0x00000010  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{11168                                             \textcolor{comment}{// 4 Peripheral Ready}}
\DoxyCodeLine{11169 \textcolor{preprocessor}{\#define SYSCTL\_PRTIMER\_R3       0x00000008  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{11170                                             \textcolor{comment}{// 3 Peripheral Ready}}
\DoxyCodeLine{11171 \textcolor{preprocessor}{\#define SYSCTL\_PRTIMER\_R2       0x00000004  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{11172                                             \textcolor{comment}{// 2 Peripheral Ready}}
\DoxyCodeLine{11173 \textcolor{preprocessor}{\#define SYSCTL\_PRTIMER\_R1       0x00000002  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{11174                                             \textcolor{comment}{// 1 Peripheral Ready}}
\DoxyCodeLine{11175 \textcolor{preprocessor}{\#define SYSCTL\_PRTIMER\_R0       0x00000001  }\textcolor{comment}{// 16/32-\/Bit General-\/Purpose Timer}}
\DoxyCodeLine{11176                                             \textcolor{comment}{// 0 Peripheral Ready}}
\DoxyCodeLine{11177 }
\DoxyCodeLine{11178 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11179 \textcolor{comment}{//}}
\DoxyCodeLine{11180 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRGPIO register.}}
\DoxyCodeLine{11181 \textcolor{comment}{//}}
\DoxyCodeLine{11182 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11183 \textcolor{preprocessor}{\#define SYSCTL\_PRGPIO\_R5        0x00000020  }\textcolor{comment}{// GPIO Port F Peripheral Ready}}
\DoxyCodeLine{11184 \textcolor{preprocessor}{\#define SYSCTL\_PRGPIO\_R4        0x00000010  }\textcolor{comment}{// GPIO Port E Peripheral Ready}}
\DoxyCodeLine{11185 \textcolor{preprocessor}{\#define SYSCTL\_PRGPIO\_R3        0x00000008  }\textcolor{comment}{// GPIO Port D Peripheral Ready}}
\DoxyCodeLine{11186 \textcolor{preprocessor}{\#define SYSCTL\_PRGPIO\_R2        0x00000004  }\textcolor{comment}{// GPIO Port C Peripheral Ready}}
\DoxyCodeLine{11187 \textcolor{preprocessor}{\#define SYSCTL\_PRGPIO\_R1        0x00000002  }\textcolor{comment}{// GPIO Port B Peripheral Ready}}
\DoxyCodeLine{11188 \textcolor{preprocessor}{\#define SYSCTL\_PRGPIO\_R0        0x00000001  }\textcolor{comment}{// GPIO Port A Peripheral Ready}}
\DoxyCodeLine{11189 }
\DoxyCodeLine{11190 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11191 \textcolor{comment}{//}}
\DoxyCodeLine{11192 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRDMA register.}}
\DoxyCodeLine{11193 \textcolor{comment}{//}}
\DoxyCodeLine{11194 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11195 \textcolor{preprocessor}{\#define SYSCTL\_PRDMA\_R0         0x00000001  }\textcolor{comment}{// uDMA Module Peripheral Ready}}
\DoxyCodeLine{11196 }
\DoxyCodeLine{11197 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11198 \textcolor{comment}{//}}
\DoxyCodeLine{11199 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRHIB register.}}
\DoxyCodeLine{11200 \textcolor{comment}{//}}
\DoxyCodeLine{11201 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11202 \textcolor{preprocessor}{\#define SYSCTL\_PRHIB\_R0         0x00000001  }\textcolor{comment}{// Hibernation Module Peripheral}}
\DoxyCodeLine{11203                                             \textcolor{comment}{// Ready}}
\DoxyCodeLine{11204 }
\DoxyCodeLine{11205 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11206 \textcolor{comment}{//}}
\DoxyCodeLine{11207 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRUART register.}}
\DoxyCodeLine{11208 \textcolor{comment}{//}}
\DoxyCodeLine{11209 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11210 \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R7        0x00000080  }\textcolor{comment}{// UART Module 7 Peripheral Ready}}
\DoxyCodeLine{11211 \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R6        0x00000040  }\textcolor{comment}{// UART Module 6 Peripheral Ready}}
\DoxyCodeLine{11212 \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R5        0x00000020  }\textcolor{comment}{// UART Module 5 Peripheral Ready}}
\DoxyCodeLine{11213 \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R4        0x00000010  }\textcolor{comment}{// UART Module 4 Peripheral Ready}}
\DoxyCodeLine{11214 \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R3        0x00000008  }\textcolor{comment}{// UART Module 3 Peripheral Ready}}
\DoxyCodeLine{11215 \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R2        0x00000004  }\textcolor{comment}{// UART Module 2 Peripheral Ready}}
\DoxyCodeLine{11216 \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R1        0x00000002  }\textcolor{comment}{// UART Module 1 Peripheral Ready}}
\DoxyCodeLine{11217 \textcolor{preprocessor}{\#define SYSCTL\_PRUART\_R0        0x00000001  }\textcolor{comment}{// UART Module 0 Peripheral Ready}}
\DoxyCodeLine{11218 }
\DoxyCodeLine{11219 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11220 \textcolor{comment}{//}}
\DoxyCodeLine{11221 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRSSI register.}}
\DoxyCodeLine{11222 \textcolor{comment}{//}}
\DoxyCodeLine{11223 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11224 \textcolor{preprocessor}{\#define SYSCTL\_PRSSI\_R3         0x00000008  }\textcolor{comment}{// SSI Module 3 Peripheral Ready}}
\DoxyCodeLine{11225 \textcolor{preprocessor}{\#define SYSCTL\_PRSSI\_R2         0x00000004  }\textcolor{comment}{// SSI Module 2 Peripheral Ready}}
\DoxyCodeLine{11226 \textcolor{preprocessor}{\#define SYSCTL\_PRSSI\_R1         0x00000002  }\textcolor{comment}{// SSI Module 1 Peripheral Ready}}
\DoxyCodeLine{11227 \textcolor{preprocessor}{\#define SYSCTL\_PRSSI\_R0         0x00000001  }\textcolor{comment}{// SSI Module 0 Peripheral Ready}}
\DoxyCodeLine{11228 }
\DoxyCodeLine{11229 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11230 \textcolor{comment}{//}}
\DoxyCodeLine{11231 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRI2C register.}}
\DoxyCodeLine{11232 \textcolor{comment}{//}}
\DoxyCodeLine{11233 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11234 \textcolor{preprocessor}{\#define SYSCTL\_PRI2C\_R3         0x00000008  }\textcolor{comment}{// I2C Module 3 Peripheral Ready}}
\DoxyCodeLine{11235 \textcolor{preprocessor}{\#define SYSCTL\_PRI2C\_R2         0x00000004  }\textcolor{comment}{// I2C Module 2 Peripheral Ready}}
\DoxyCodeLine{11236 \textcolor{preprocessor}{\#define SYSCTL\_PRI2C\_R1         0x00000002  }\textcolor{comment}{// I2C Module 1 Peripheral Ready}}
\DoxyCodeLine{11237 \textcolor{preprocessor}{\#define SYSCTL\_PRI2C\_R0         0x00000001  }\textcolor{comment}{// I2C Module 0 Peripheral Ready}}
\DoxyCodeLine{11238 }
\DoxyCodeLine{11239 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11240 \textcolor{comment}{//}}
\DoxyCodeLine{11241 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRUSB register.}}
\DoxyCodeLine{11242 \textcolor{comment}{//}}
\DoxyCodeLine{11243 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11244 \textcolor{preprocessor}{\#define SYSCTL\_PRUSB\_R0         0x00000001  }\textcolor{comment}{// USB Module Peripheral Ready}}
\DoxyCodeLine{11245 }
\DoxyCodeLine{11246 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11247 \textcolor{comment}{//}}
\DoxyCodeLine{11248 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRCAN register.}}
\DoxyCodeLine{11249 \textcolor{comment}{//}}
\DoxyCodeLine{11250 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11251 \textcolor{preprocessor}{\#define SYSCTL\_PRCAN\_R1         0x00000002  }\textcolor{comment}{// CAN Module 1 Peripheral Ready}}
\DoxyCodeLine{11252 \textcolor{preprocessor}{\#define SYSCTL\_PRCAN\_R0         0x00000001  }\textcolor{comment}{// CAN Module 0 Peripheral Ready}}
\DoxyCodeLine{11253 }
\DoxyCodeLine{11254 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11255 \textcolor{comment}{//}}
\DoxyCodeLine{11256 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRADC register.}}
\DoxyCodeLine{11257 \textcolor{comment}{//}}
\DoxyCodeLine{11258 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11259 \textcolor{preprocessor}{\#define SYSCTL\_PRADC\_R1         0x00000002  }\textcolor{comment}{// ADC Module 1 Peripheral Ready}}
\DoxyCodeLine{11260 \textcolor{preprocessor}{\#define SYSCTL\_PRADC\_R0         0x00000001  }\textcolor{comment}{// ADC Module 0 Peripheral Ready}}
\DoxyCodeLine{11261 }
\DoxyCodeLine{11262 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11263 \textcolor{comment}{//}}
\DoxyCodeLine{11264 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRACMP register.}}
\DoxyCodeLine{11265 \textcolor{comment}{//}}
\DoxyCodeLine{11266 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11267 \textcolor{preprocessor}{\#define SYSCTL\_PRACMP\_R0        0x00000001  }\textcolor{comment}{// Analog Comparator Module 0}}
\DoxyCodeLine{11268                                             \textcolor{comment}{// Peripheral Ready}}
\DoxyCodeLine{11269 }
\DoxyCodeLine{11270 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11271 \textcolor{comment}{//}}
\DoxyCodeLine{11272 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRPWM register.}}
\DoxyCodeLine{11273 \textcolor{comment}{//}}
\DoxyCodeLine{11274 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11275 \textcolor{preprocessor}{\#define SYSCTL\_PRPWM\_R1         0x00000002  }\textcolor{comment}{// PWM Module 1 Peripheral Ready}}
\DoxyCodeLine{11276 \textcolor{preprocessor}{\#define SYSCTL\_PRPWM\_R0         0x00000001  }\textcolor{comment}{// PWM Module 0 Peripheral Ready}}
\DoxyCodeLine{11277 }
\DoxyCodeLine{11278 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11279 \textcolor{comment}{//}}
\DoxyCodeLine{11280 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRQEI register.}}
\DoxyCodeLine{11281 \textcolor{comment}{//}}
\DoxyCodeLine{11282 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11283 \textcolor{preprocessor}{\#define SYSCTL\_PRQEI\_R1         0x00000002  }\textcolor{comment}{// QEI Module 1 Peripheral Ready}}
\DoxyCodeLine{11284 \textcolor{preprocessor}{\#define SYSCTL\_PRQEI\_R0         0x00000001  }\textcolor{comment}{// QEI Module 0 Peripheral Ready}}
\DoxyCodeLine{11285 }
\DoxyCodeLine{11286 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11287 \textcolor{comment}{//}}
\DoxyCodeLine{11288 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PREEPROM}}
\DoxyCodeLine{11289 \textcolor{comment}{// register.}}
\DoxyCodeLine{11290 \textcolor{comment}{//}}
\DoxyCodeLine{11291 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11292 \textcolor{preprocessor}{\#define SYSCTL\_PREEPROM\_R0      0x00000001  }\textcolor{comment}{// EEPROM Module Peripheral Ready}}
\DoxyCodeLine{11293 }
\DoxyCodeLine{11294 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11295 \textcolor{comment}{//}}
\DoxyCodeLine{11296 \textcolor{comment}{// The following are defines for the bit fields in the SYSCTL\_PRWTIMER}}
\DoxyCodeLine{11297 \textcolor{comment}{// register.}}
\DoxyCodeLine{11298 \textcolor{comment}{//}}
\DoxyCodeLine{11299 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11300 \textcolor{preprocessor}{\#define SYSCTL\_PRWTIMER\_R5      0x00000020  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{11301                                             \textcolor{comment}{// Timer 5 Peripheral Ready}}
\DoxyCodeLine{11302 \textcolor{preprocessor}{\#define SYSCTL\_PRWTIMER\_R4      0x00000010  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{11303                                             \textcolor{comment}{// Timer 4 Peripheral Ready}}
\DoxyCodeLine{11304 \textcolor{preprocessor}{\#define SYSCTL\_PRWTIMER\_R3      0x00000008  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{11305                                             \textcolor{comment}{// Timer 3 Peripheral Ready}}
\DoxyCodeLine{11306 \textcolor{preprocessor}{\#define SYSCTL\_PRWTIMER\_R2      0x00000004  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{11307                                             \textcolor{comment}{// Timer 2 Peripheral Ready}}
\DoxyCodeLine{11308 \textcolor{preprocessor}{\#define SYSCTL\_PRWTIMER\_R1      0x00000002  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{11309                                             \textcolor{comment}{// Timer 1 Peripheral Ready}}
\DoxyCodeLine{11310 \textcolor{preprocessor}{\#define SYSCTL\_PRWTIMER\_R0      0x00000001  }\textcolor{comment}{// 32/64-\/Bit Wide General-\/Purpose}}
\DoxyCodeLine{11311                                             \textcolor{comment}{// Timer 0 Peripheral Ready}}
\DoxyCodeLine{11312 }
\DoxyCodeLine{11313 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11314 \textcolor{comment}{//}}
\DoxyCodeLine{11315 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_STAT register.}}
\DoxyCodeLine{11316 \textcolor{comment}{//}}
\DoxyCodeLine{11317 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11318 \textcolor{preprocessor}{\#define UDMA\_STAT\_DMACHANS\_M    0x001F0000  }\textcolor{comment}{// Available uDMA Channels Minus 1}}
\DoxyCodeLine{11319 \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_M       0x000000F0  }\textcolor{comment}{// Control State Machine Status}}
\DoxyCodeLine{11320 \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_IDLE    0x00000000  }\textcolor{comment}{// Idle}}
\DoxyCodeLine{11321 \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_RD\_CTRL 0x00000010  }\textcolor{comment}{// Reading channel controller data}}
\DoxyCodeLine{11322 \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_RD\_SRCENDP                                            \(\backslash\)}}
\DoxyCodeLine{11323 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Reading source end pointer}}
\DoxyCodeLine{11324 \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_RD\_DSTENDP                                            \(\backslash\)}}
\DoxyCodeLine{11325 \textcolor{preprocessor}{                                0x00000030  }\textcolor{comment}{// Reading destination end pointer}}
\DoxyCodeLine{11326 \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_RD\_SRCDAT                                             \(\backslash\)}}
\DoxyCodeLine{11327 \textcolor{preprocessor}{                                0x00000040  }\textcolor{comment}{// Reading source data}}
\DoxyCodeLine{11328 \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_WR\_DSTDAT                                             \(\backslash\)}}
\DoxyCodeLine{11329 \textcolor{preprocessor}{                                0x00000050  }\textcolor{comment}{// Writing destination data}}
\DoxyCodeLine{11330 \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_WAIT    0x00000060  }\textcolor{comment}{// Waiting for uDMA request to}}
\DoxyCodeLine{11331                                             \textcolor{comment}{// clear}}
\DoxyCodeLine{11332 \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_WR\_CTRL 0x00000070  }\textcolor{comment}{// Writing channel controller data}}
\DoxyCodeLine{11333 \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_STALL   0x00000080  }\textcolor{comment}{// Stalled}}
\DoxyCodeLine{11334 \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_DONE    0x00000090  }\textcolor{comment}{// Done}}
\DoxyCodeLine{11335 \textcolor{preprocessor}{\#define UDMA\_STAT\_STATE\_UNDEF   0x000000A0  }\textcolor{comment}{// Undefined}}
\DoxyCodeLine{11336 \textcolor{preprocessor}{\#define UDMA\_STAT\_MASTEN        0x00000001  }\textcolor{comment}{// Master Enable Status}}
\DoxyCodeLine{11337 \textcolor{preprocessor}{\#define UDMA\_STAT\_DMACHANS\_S    16}}
\DoxyCodeLine{11338 }
\DoxyCodeLine{11339 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11340 \textcolor{comment}{//}}
\DoxyCodeLine{11341 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CFG register.}}
\DoxyCodeLine{11342 \textcolor{comment}{//}}
\DoxyCodeLine{11343 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11344 \textcolor{preprocessor}{\#define UDMA\_CFG\_MASTEN         0x00000001  }\textcolor{comment}{// Controller Master Enable}}
\DoxyCodeLine{11345 }
\DoxyCodeLine{11346 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11347 \textcolor{comment}{//}}
\DoxyCodeLine{11348 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CTLBASE register.}}
\DoxyCodeLine{11349 \textcolor{comment}{//}}
\DoxyCodeLine{11350 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11351 \textcolor{preprocessor}{\#define UDMA\_CTLBASE\_ADDR\_M     0xFFFFFC00  }\textcolor{comment}{// Channel Control Base Address}}
\DoxyCodeLine{11352 \textcolor{preprocessor}{\#define UDMA\_CTLBASE\_ADDR\_S     10}}
\DoxyCodeLine{11353 }
\DoxyCodeLine{11354 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11355 \textcolor{comment}{//}}
\DoxyCodeLine{11356 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_ALTBASE register.}}
\DoxyCodeLine{11357 \textcolor{comment}{//}}
\DoxyCodeLine{11358 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11359 \textcolor{preprocessor}{\#define UDMA\_ALTBASE\_ADDR\_M     0xFFFFFFFF  }\textcolor{comment}{// Alternate Channel Address}}
\DoxyCodeLine{11360                                             \textcolor{comment}{// Pointer}}
\DoxyCodeLine{11361 \textcolor{preprocessor}{\#define UDMA\_ALTBASE\_ADDR\_S     0}}
\DoxyCodeLine{11362 }
\DoxyCodeLine{11363 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11364 \textcolor{comment}{//}}
\DoxyCodeLine{11365 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_WAITSTAT register.}}
\DoxyCodeLine{11366 \textcolor{comment}{//}}
\DoxyCodeLine{11367 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11368 \textcolor{preprocessor}{\#define UDMA\_WAITSTAT\_WAITREQ\_M 0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Wait Status}}
\DoxyCodeLine{11369 }
\DoxyCodeLine{11370 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11371 \textcolor{comment}{//}}
\DoxyCodeLine{11372 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_SWREQ register.}}
\DoxyCodeLine{11373 \textcolor{comment}{//}}
\DoxyCodeLine{11374 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11375 \textcolor{preprocessor}{\#define UDMA\_SWREQ\_M            0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Software Request}}
\DoxyCodeLine{11376 }
\DoxyCodeLine{11377 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11378 \textcolor{comment}{//}}
\DoxyCodeLine{11379 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_USEBURSTSET}}
\DoxyCodeLine{11380 \textcolor{comment}{// register.}}
\DoxyCodeLine{11381 \textcolor{comment}{//}}
\DoxyCodeLine{11382 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11383 \textcolor{preprocessor}{\#define UDMA\_USEBURSTSET\_SET\_M  0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Useburst Set}}
\DoxyCodeLine{11384 }
\DoxyCodeLine{11385 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11386 \textcolor{comment}{//}}
\DoxyCodeLine{11387 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_USEBURSTCLR}}
\DoxyCodeLine{11388 \textcolor{comment}{// register.}}
\DoxyCodeLine{11389 \textcolor{comment}{//}}
\DoxyCodeLine{11390 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11391 \textcolor{preprocessor}{\#define UDMA\_USEBURSTCLR\_CLR\_M  0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Useburst Clear}}
\DoxyCodeLine{11392 }
\DoxyCodeLine{11393 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11394 \textcolor{comment}{//}}
\DoxyCodeLine{11395 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_REQMASKSET}}
\DoxyCodeLine{11396 \textcolor{comment}{// register.}}
\DoxyCodeLine{11397 \textcolor{comment}{//}}
\DoxyCodeLine{11398 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11399 \textcolor{preprocessor}{\#define UDMA\_REQMASKSET\_SET\_M   0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Request Mask Set}}
\DoxyCodeLine{11400 }
\DoxyCodeLine{11401 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11402 \textcolor{comment}{//}}
\DoxyCodeLine{11403 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_REQMASKCLR}}
\DoxyCodeLine{11404 \textcolor{comment}{// register.}}
\DoxyCodeLine{11405 \textcolor{comment}{//}}
\DoxyCodeLine{11406 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11407 \textcolor{preprocessor}{\#define UDMA\_REQMASKCLR\_CLR\_M   0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Request Mask Clear}}
\DoxyCodeLine{11408 }
\DoxyCodeLine{11409 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11410 \textcolor{comment}{//}}
\DoxyCodeLine{11411 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_ENASET register.}}
\DoxyCodeLine{11412 \textcolor{comment}{//}}
\DoxyCodeLine{11413 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11414 \textcolor{preprocessor}{\#define UDMA\_ENASET\_SET\_M       0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Enable Set}}
\DoxyCodeLine{11415 }
\DoxyCodeLine{11416 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11417 \textcolor{comment}{//}}
\DoxyCodeLine{11418 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_ENACLR register.}}
\DoxyCodeLine{11419 \textcolor{comment}{//}}
\DoxyCodeLine{11420 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11421 \textcolor{preprocessor}{\#define UDMA\_ENACLR\_CLR\_M       0xFFFFFFFF  }\textcolor{comment}{// Clear Channel [n] Enable Clear}}
\DoxyCodeLine{11422 }
\DoxyCodeLine{11423 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11424 \textcolor{comment}{//}}
\DoxyCodeLine{11425 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_ALTSET register.}}
\DoxyCodeLine{11426 \textcolor{comment}{//}}
\DoxyCodeLine{11427 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11428 \textcolor{preprocessor}{\#define UDMA\_ALTSET\_SET\_M       0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Alternate Set}}
\DoxyCodeLine{11429 }
\DoxyCodeLine{11430 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11431 \textcolor{comment}{//}}
\DoxyCodeLine{11432 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_ALTCLR register.}}
\DoxyCodeLine{11433 \textcolor{comment}{//}}
\DoxyCodeLine{11434 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11435 \textcolor{preprocessor}{\#define UDMA\_ALTCLR\_CLR\_M       0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Alternate Clear}}
\DoxyCodeLine{11436 }
\DoxyCodeLine{11437 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11438 \textcolor{comment}{//}}
\DoxyCodeLine{11439 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_PRIOSET register.}}
\DoxyCodeLine{11440 \textcolor{comment}{//}}
\DoxyCodeLine{11441 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11442 \textcolor{preprocessor}{\#define UDMA\_PRIOSET\_SET\_M      0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Priority Set}}
\DoxyCodeLine{11443 }
\DoxyCodeLine{11444 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11445 \textcolor{comment}{//}}
\DoxyCodeLine{11446 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_PRIOCLR register.}}
\DoxyCodeLine{11447 \textcolor{comment}{//}}
\DoxyCodeLine{11448 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11449 \textcolor{preprocessor}{\#define UDMA\_PRIOCLR\_CLR\_M      0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Priority Clear}}
\DoxyCodeLine{11450 }
\DoxyCodeLine{11451 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11452 \textcolor{comment}{//}}
\DoxyCodeLine{11453 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_ERRCLR register.}}
\DoxyCodeLine{11454 \textcolor{comment}{//}}
\DoxyCodeLine{11455 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11456 \textcolor{preprocessor}{\#define UDMA\_ERRCLR\_ERRCLR      0x00000001  }\textcolor{comment}{// uDMA Bus Error Status}}
\DoxyCodeLine{11457 }
\DoxyCodeLine{11458 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11459 \textcolor{comment}{//}}
\DoxyCodeLine{11460 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CHASGN register.}}
\DoxyCodeLine{11461 \textcolor{comment}{//}}
\DoxyCodeLine{11462 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11463 \textcolor{preprocessor}{\#define UDMA\_CHASGN\_M           0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Assignment Select}}
\DoxyCodeLine{11464 \textcolor{preprocessor}{\#define UDMA\_CHASGN\_PRIMARY     0x00000000  }\textcolor{comment}{// Use the primary channel}}
\DoxyCodeLine{11465                                             \textcolor{comment}{// assignment}}
\DoxyCodeLine{11466 \textcolor{preprocessor}{\#define UDMA\_CHASGN\_SECONDARY   0x00000001  }\textcolor{comment}{// Use the secondary channel}}
\DoxyCodeLine{11467                                             \textcolor{comment}{// assignment}}
\DoxyCodeLine{11468 }
\DoxyCodeLine{11469 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11470 \textcolor{comment}{//}}
\DoxyCodeLine{11471 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CHIS register.}}
\DoxyCodeLine{11472 \textcolor{comment}{//}}
\DoxyCodeLine{11473 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11474 \textcolor{preprocessor}{\#define UDMA\_CHIS\_M             0xFFFFFFFF  }\textcolor{comment}{// Channel [n] Interrupt Status}}
\DoxyCodeLine{11475 }
\DoxyCodeLine{11476 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11477 \textcolor{comment}{//}}
\DoxyCodeLine{11478 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CHMAP0 register.}}
\DoxyCodeLine{11479 \textcolor{comment}{//}}
\DoxyCodeLine{11480 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11481 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH7SEL\_M    0xF0000000  }\textcolor{comment}{// uDMA Channel 7 Source Select}}
\DoxyCodeLine{11482 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH6SEL\_M    0x0F000000  }\textcolor{comment}{// uDMA Channel 6 Source Select}}
\DoxyCodeLine{11483 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH5SEL\_M    0x00F00000  }\textcolor{comment}{// uDMA Channel 5 Source Select}}
\DoxyCodeLine{11484 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH4SEL\_M    0x000F0000  }\textcolor{comment}{// uDMA Channel 4 Source Select}}
\DoxyCodeLine{11485 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH3SEL\_M    0x0000F000  }\textcolor{comment}{// uDMA Channel 3 Source Select}}
\DoxyCodeLine{11486 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH2SEL\_M    0x00000F00  }\textcolor{comment}{// uDMA Channel 2 Source Select}}
\DoxyCodeLine{11487 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH1SEL\_M    0x000000F0  }\textcolor{comment}{// uDMA Channel 1 Source Select}}
\DoxyCodeLine{11488 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH0SEL\_M    0x0000000F  }\textcolor{comment}{// uDMA Channel 0 Source Select}}
\DoxyCodeLine{11489 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH7SEL\_S    28}}
\DoxyCodeLine{11490 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH6SEL\_S    24}}
\DoxyCodeLine{11491 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH5SEL\_S    20}}
\DoxyCodeLine{11492 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH4SEL\_S    16}}
\DoxyCodeLine{11493 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH3SEL\_S    12}}
\DoxyCodeLine{11494 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH2SEL\_S    8}}
\DoxyCodeLine{11495 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH1SEL\_S    4}}
\DoxyCodeLine{11496 \textcolor{preprocessor}{\#define UDMA\_CHMAP0\_CH0SEL\_S    0}}
\DoxyCodeLine{11497 }
\DoxyCodeLine{11498 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11499 \textcolor{comment}{//}}
\DoxyCodeLine{11500 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CHMAP1 register.}}
\DoxyCodeLine{11501 \textcolor{comment}{//}}
\DoxyCodeLine{11502 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11503 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH15SEL\_M   0xF0000000  }\textcolor{comment}{// uDMA Channel 15 Source Select}}
\DoxyCodeLine{11504 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH14SEL\_M   0x0F000000  }\textcolor{comment}{// uDMA Channel 14 Source Select}}
\DoxyCodeLine{11505 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH13SEL\_M   0x00F00000  }\textcolor{comment}{// uDMA Channel 13 Source Select}}
\DoxyCodeLine{11506 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH12SEL\_M   0x000F0000  }\textcolor{comment}{// uDMA Channel 12 Source Select}}
\DoxyCodeLine{11507 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH11SEL\_M   0x0000F000  }\textcolor{comment}{// uDMA Channel 11 Source Select}}
\DoxyCodeLine{11508 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH10SEL\_M   0x00000F00  }\textcolor{comment}{// uDMA Channel 10 Source Select}}
\DoxyCodeLine{11509 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH9SEL\_M    0x000000F0  }\textcolor{comment}{// uDMA Channel 9 Source Select}}
\DoxyCodeLine{11510 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH8SEL\_M    0x0000000F  }\textcolor{comment}{// uDMA Channel 8 Source Select}}
\DoxyCodeLine{11511 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH15SEL\_S   28}}
\DoxyCodeLine{11512 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH14SEL\_S   24}}
\DoxyCodeLine{11513 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH13SEL\_S   20}}
\DoxyCodeLine{11514 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH12SEL\_S   16}}
\DoxyCodeLine{11515 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH11SEL\_S   12}}
\DoxyCodeLine{11516 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH10SEL\_S   8}}
\DoxyCodeLine{11517 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH9SEL\_S    4}}
\DoxyCodeLine{11518 \textcolor{preprocessor}{\#define UDMA\_CHMAP1\_CH8SEL\_S    0}}
\DoxyCodeLine{11519 }
\DoxyCodeLine{11520 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11521 \textcolor{comment}{//}}
\DoxyCodeLine{11522 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CHMAP2 register.}}
\DoxyCodeLine{11523 \textcolor{comment}{//}}
\DoxyCodeLine{11524 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11525 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH23SEL\_M   0xF0000000  }\textcolor{comment}{// uDMA Channel 23 Source Select}}
\DoxyCodeLine{11526 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH22SEL\_M   0x0F000000  }\textcolor{comment}{// uDMA Channel 22 Source Select}}
\DoxyCodeLine{11527 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH21SEL\_M   0x00F00000  }\textcolor{comment}{// uDMA Channel 21 Source Select}}
\DoxyCodeLine{11528 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH20SEL\_M   0x000F0000  }\textcolor{comment}{// uDMA Channel 20 Source Select}}
\DoxyCodeLine{11529 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH19SEL\_M   0x0000F000  }\textcolor{comment}{// uDMA Channel 19 Source Select}}
\DoxyCodeLine{11530 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH18SEL\_M   0x00000F00  }\textcolor{comment}{// uDMA Channel 18 Source Select}}
\DoxyCodeLine{11531 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH17SEL\_M   0x000000F0  }\textcolor{comment}{// uDMA Channel 17 Source Select}}
\DoxyCodeLine{11532 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH16SEL\_M   0x0000000F  }\textcolor{comment}{// uDMA Channel 16 Source Select}}
\DoxyCodeLine{11533 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH23SEL\_S   28}}
\DoxyCodeLine{11534 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH22SEL\_S   24}}
\DoxyCodeLine{11535 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH21SEL\_S   20}}
\DoxyCodeLine{11536 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH20SEL\_S   16}}
\DoxyCodeLine{11537 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH19SEL\_S   12}}
\DoxyCodeLine{11538 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH18SEL\_S   8}}
\DoxyCodeLine{11539 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH17SEL\_S   4}}
\DoxyCodeLine{11540 \textcolor{preprocessor}{\#define UDMA\_CHMAP2\_CH16SEL\_S   0}}
\DoxyCodeLine{11541 }
\DoxyCodeLine{11542 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11543 \textcolor{comment}{//}}
\DoxyCodeLine{11544 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_CHMAP3 register.}}
\DoxyCodeLine{11545 \textcolor{comment}{//}}
\DoxyCodeLine{11546 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11547 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH31SEL\_M   0xF0000000  }\textcolor{comment}{// uDMA Channel 31 Source Select}}
\DoxyCodeLine{11548 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH30SEL\_M   0x0F000000  }\textcolor{comment}{// uDMA Channel 30 Source Select}}
\DoxyCodeLine{11549 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH29SEL\_M   0x00F00000  }\textcolor{comment}{// uDMA Channel 29 Source Select}}
\DoxyCodeLine{11550 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH28SEL\_M   0x000F0000  }\textcolor{comment}{// uDMA Channel 28 Source Select}}
\DoxyCodeLine{11551 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH27SEL\_M   0x0000F000  }\textcolor{comment}{// uDMA Channel 27 Source Select}}
\DoxyCodeLine{11552 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH26SEL\_M   0x00000F00  }\textcolor{comment}{// uDMA Channel 26 Source Select}}
\DoxyCodeLine{11553 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH25SEL\_M   0x000000F0  }\textcolor{comment}{// uDMA Channel 25 Source Select}}
\DoxyCodeLine{11554 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH24SEL\_M   0x0000000F  }\textcolor{comment}{// uDMA Channel 24 Source Select}}
\DoxyCodeLine{11555 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH31SEL\_S   28}}
\DoxyCodeLine{11556 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH30SEL\_S   24}}
\DoxyCodeLine{11557 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH29SEL\_S   20}}
\DoxyCodeLine{11558 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH28SEL\_S   16}}
\DoxyCodeLine{11559 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH27SEL\_S   12}}
\DoxyCodeLine{11560 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH26SEL\_S   8}}
\DoxyCodeLine{11561 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH25SEL\_S   4}}
\DoxyCodeLine{11562 \textcolor{preprocessor}{\#define UDMA\_CHMAP3\_CH24SEL\_S   0}}
\DoxyCodeLine{11563 }
\DoxyCodeLine{11564 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11565 \textcolor{comment}{//}}
\DoxyCodeLine{11566 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_O\_SRCENDP register.}}
\DoxyCodeLine{11567 \textcolor{comment}{//}}
\DoxyCodeLine{11568 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11569 \textcolor{preprocessor}{\#define UDMA\_SRCENDP\_ADDR\_M     0xFFFFFFFF  }\textcolor{comment}{// Source Address End Pointer}}
\DoxyCodeLine{11570 \textcolor{preprocessor}{\#define UDMA\_SRCENDP\_ADDR\_S     0}}
\DoxyCodeLine{11571 }
\DoxyCodeLine{11572 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11573 \textcolor{comment}{//}}
\DoxyCodeLine{11574 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_O\_DSTENDP register.}}
\DoxyCodeLine{11575 \textcolor{comment}{//}}
\DoxyCodeLine{11576 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11577 \textcolor{preprocessor}{\#define UDMA\_DSTENDP\_ADDR\_M     0xFFFFFFFF  }\textcolor{comment}{// Destination Address End Pointer}}
\DoxyCodeLine{11578 \textcolor{preprocessor}{\#define UDMA\_DSTENDP\_ADDR\_S     0}}
\DoxyCodeLine{11579 }
\DoxyCodeLine{11580 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11581 \textcolor{comment}{//}}
\DoxyCodeLine{11582 \textcolor{comment}{// The following are defines for the bit fields in the UDMA\_O\_CHCTL register.}}
\DoxyCodeLine{11583 \textcolor{comment}{//}}
\DoxyCodeLine{11584 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11585 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTINC\_M     0xC0000000  }\textcolor{comment}{// Destination Address Increment}}
\DoxyCodeLine{11586 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTINC\_8     0x00000000  }\textcolor{comment}{// Byte}}
\DoxyCodeLine{11587 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTINC\_16    0x40000000  }\textcolor{comment}{// Half-\/word}}
\DoxyCodeLine{11588 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTINC\_32    0x80000000  }\textcolor{comment}{// Word}}
\DoxyCodeLine{11589 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTINC\_NONE  0xC0000000  }\textcolor{comment}{// No increment}}
\DoxyCodeLine{11590 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTSIZE\_M    0x30000000  }\textcolor{comment}{// Destination Data Size}}
\DoxyCodeLine{11591 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTSIZE\_8    0x00000000  }\textcolor{comment}{// Byte}}
\DoxyCodeLine{11592 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTSIZE\_16   0x10000000  }\textcolor{comment}{// Half-\/word}}
\DoxyCodeLine{11593 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_DSTSIZE\_32   0x20000000  }\textcolor{comment}{// Word}}
\DoxyCodeLine{11594 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCINC\_M     0x0C000000  }\textcolor{comment}{// Source Address Increment}}
\DoxyCodeLine{11595 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCINC\_8     0x00000000  }\textcolor{comment}{// Byte}}
\DoxyCodeLine{11596 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCINC\_16    0x04000000  }\textcolor{comment}{// Half-\/word}}
\DoxyCodeLine{11597 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCINC\_32    0x08000000  }\textcolor{comment}{// Word}}
\DoxyCodeLine{11598 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCINC\_NONE  0x0C000000  }\textcolor{comment}{// No increment}}
\DoxyCodeLine{11599 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCSIZE\_M    0x03000000  }\textcolor{comment}{// Source Data Size}}
\DoxyCodeLine{11600 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCSIZE\_8    0x00000000  }\textcolor{comment}{// Byte}}
\DoxyCodeLine{11601 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCSIZE\_16   0x01000000  }\textcolor{comment}{// Half-\/word}}
\DoxyCodeLine{11602 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_SRCSIZE\_32   0x02000000  }\textcolor{comment}{// Word}}
\DoxyCodeLine{11603 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_M    0x0003C000  }\textcolor{comment}{// Arbitration Size}}
\DoxyCodeLine{11604 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_1    0x00000000  }\textcolor{comment}{// 1 Transfer}}
\DoxyCodeLine{11605 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_2    0x00004000  }\textcolor{comment}{// 2 Transfers}}
\DoxyCodeLine{11606 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_4    0x00008000  }\textcolor{comment}{// 4 Transfers}}
\DoxyCodeLine{11607 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_8    0x0000C000  }\textcolor{comment}{// 8 Transfers}}
\DoxyCodeLine{11608 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_16   0x00010000  }\textcolor{comment}{// 16 Transfers}}
\DoxyCodeLine{11609 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_32   0x00014000  }\textcolor{comment}{// 32 Transfers}}
\DoxyCodeLine{11610 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_64   0x00018000  }\textcolor{comment}{// 64 Transfers}}
\DoxyCodeLine{11611 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_128  0x0001C000  }\textcolor{comment}{// 128 Transfers}}
\DoxyCodeLine{11612 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_256  0x00020000  }\textcolor{comment}{// 256 Transfers}}
\DoxyCodeLine{11613 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_512  0x00024000  }\textcolor{comment}{// 512 Transfers}}
\DoxyCodeLine{11614 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_ARBSIZE\_1024 0x00028000  }\textcolor{comment}{// 1024 Transfers}}
\DoxyCodeLine{11615 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERSIZE\_M   0x00003FF0  }\textcolor{comment}{// Transfer Size (minus 1)}}
\DoxyCodeLine{11616 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_NXTUSEBURST  0x00000008  }\textcolor{comment}{// Next Useburst}}
\DoxyCodeLine{11617 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_M   0x00000007  }\textcolor{comment}{// uDMA Transfer Mode}}
\DoxyCodeLine{11618 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_STOP                                              \(\backslash\)}}
\DoxyCodeLine{11619 \textcolor{preprocessor}{                                0x00000000  }\textcolor{comment}{// Stop}}
\DoxyCodeLine{11620 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_BASIC                                             \(\backslash\)}}
\DoxyCodeLine{11621 \textcolor{preprocessor}{                                0x00000001  }\textcolor{comment}{// Basic}}
\DoxyCodeLine{11622 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_AUTO                                              \(\backslash\)}}
\DoxyCodeLine{11623 \textcolor{preprocessor}{                                0x00000002  }\textcolor{comment}{// Auto-\/Request}}
\DoxyCodeLine{11624 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_PINGPONG                                          \(\backslash\)}}
\DoxyCodeLine{11625 \textcolor{preprocessor}{                                0x00000003  }\textcolor{comment}{// Ping-\/Pong}}
\DoxyCodeLine{11626 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_MEM\_SG                                            \(\backslash\)}}
\DoxyCodeLine{11627 \textcolor{preprocessor}{                                0x00000004  }\textcolor{comment}{// Memory Scatter-\/Gather}}
\DoxyCodeLine{11628 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_MEM\_SGA                                           \(\backslash\)}}
\DoxyCodeLine{11629 \textcolor{preprocessor}{                                0x00000005  }\textcolor{comment}{// Alternate Memory Scatter-\/Gather}}
\DoxyCodeLine{11630 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_PER\_SG                                            \(\backslash\)}}
\DoxyCodeLine{11631 \textcolor{preprocessor}{                                0x00000006  }\textcolor{comment}{// Peripheral Scatter-\/Gather}}
\DoxyCodeLine{11632 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERMODE\_PER\_SGA                                           \(\backslash\)}}
\DoxyCodeLine{11633 \textcolor{preprocessor}{                                0x00000007  }\textcolor{comment}{// Alternate Peripheral}}
\DoxyCodeLine{11634                                             \textcolor{comment}{// Scatter-\/Gather}}
\DoxyCodeLine{11635 \textcolor{preprocessor}{\#define UDMA\_CHCTL\_XFERSIZE\_S   4}}
\DoxyCodeLine{11636 }
\DoxyCodeLine{11637 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11638 \textcolor{comment}{//}}
\DoxyCodeLine{11639 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ACTLR register.}}
\DoxyCodeLine{11640 \textcolor{comment}{//}}
\DoxyCodeLine{11641 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11642 \textcolor{preprocessor}{\#define NVIC\_ACTLR\_DISOOFP      0x00000200  }\textcolor{comment}{// Disable Out-\/Of-\/Order Floating}}
\DoxyCodeLine{11643                                             \textcolor{comment}{// Point}}
\DoxyCodeLine{11644 \textcolor{preprocessor}{\#define NVIC\_ACTLR\_DISFPCA      0x00000100  }\textcolor{comment}{// Disable CONTROL}}
\DoxyCodeLine{11645 \textcolor{preprocessor}{\#define NVIC\_ACTLR\_DISFOLD      0x00000004  }\textcolor{comment}{// Disable IT Folding}}
\DoxyCodeLine{11646 \textcolor{preprocessor}{\#define NVIC\_ACTLR\_DISWBUF      0x00000002  }\textcolor{comment}{// Disable Write Buffer}}
\DoxyCodeLine{11647 \textcolor{preprocessor}{\#define NVIC\_ACTLR\_DISMCYC      0x00000001  }\textcolor{comment}{// Disable Interrupts of Multiple}}
\DoxyCodeLine{11648                                             \textcolor{comment}{// Cycle Instructions}}
\DoxyCodeLine{11649 }
\DoxyCodeLine{11650 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11651 \textcolor{comment}{//}}
\DoxyCodeLine{11652 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ST\_CTRL register.}}
\DoxyCodeLine{11653 \textcolor{comment}{//}}
\DoxyCodeLine{11654 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11655 \textcolor{preprocessor}{\#define NVIC\_ST\_CTRL\_COUNT      0x00010000  }\textcolor{comment}{// Count Flag}}
\DoxyCodeLine{11656 \textcolor{preprocessor}{\#define NVIC\_ST\_CTRL\_CLK\_SRC    0x00000004  }\textcolor{comment}{// Clock Source}}
\DoxyCodeLine{11657 \textcolor{preprocessor}{\#define NVIC\_ST\_CTRL\_INTEN      0x00000002  }\textcolor{comment}{// Interrupt Enable}}
\DoxyCodeLine{11658 \textcolor{preprocessor}{\#define NVIC\_ST\_CTRL\_ENABLE     0x00000001  }\textcolor{comment}{// Enable}}
\DoxyCodeLine{11659 }
\DoxyCodeLine{11660 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11661 \textcolor{comment}{//}}
\DoxyCodeLine{11662 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ST\_RELOAD register.}}
\DoxyCodeLine{11663 \textcolor{comment}{//}}
\DoxyCodeLine{11664 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11665 \textcolor{preprocessor}{\#define NVIC\_ST\_RELOAD\_M        0x00FFFFFF  }\textcolor{comment}{// Reload Value}}
\DoxyCodeLine{11666 \textcolor{preprocessor}{\#define NVIC\_ST\_RELOAD\_S        0}}
\DoxyCodeLine{11667 }
\DoxyCodeLine{11668 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11669 \textcolor{comment}{//}}
\DoxyCodeLine{11670 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ST\_CURRENT}}
\DoxyCodeLine{11671 \textcolor{comment}{// register.}}
\DoxyCodeLine{11672 \textcolor{comment}{//}}
\DoxyCodeLine{11673 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11674 \textcolor{preprocessor}{\#define NVIC\_ST\_CURRENT\_M       0x00FFFFFF  }\textcolor{comment}{// Current Value}}
\DoxyCodeLine{11675 \textcolor{preprocessor}{\#define NVIC\_ST\_CURRENT\_S       0}}
\DoxyCodeLine{11676 }
\DoxyCodeLine{11677 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11678 \textcolor{comment}{//}}
\DoxyCodeLine{11679 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_EN0 register.}}
\DoxyCodeLine{11680 \textcolor{comment}{//}}
\DoxyCodeLine{11681 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11682 \textcolor{preprocessor}{\#define NVIC\_EN0\_INT\_M          0xFFFFFFFF  }\textcolor{comment}{// Interrupt Enable}}
\DoxyCodeLine{11683 }
\DoxyCodeLine{11684 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11685 \textcolor{comment}{//}}
\DoxyCodeLine{11686 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_EN1 register.}}
\DoxyCodeLine{11687 \textcolor{comment}{//}}
\DoxyCodeLine{11688 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11689 \textcolor{preprocessor}{\#define NVIC\_EN1\_INT\_M          0xFFFFFFFF  }\textcolor{comment}{// Interrupt Enable}}
\DoxyCodeLine{11690 }
\DoxyCodeLine{11691 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11692 \textcolor{comment}{//}}
\DoxyCodeLine{11693 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_EN2 register.}}
\DoxyCodeLine{11694 \textcolor{comment}{//}}
\DoxyCodeLine{11695 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11696 \textcolor{preprocessor}{\#define NVIC\_EN2\_INT\_M          0xFFFFFFFF  }\textcolor{comment}{// Interrupt Enable}}
\DoxyCodeLine{11697 }
\DoxyCodeLine{11698 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11699 \textcolor{comment}{//}}
\DoxyCodeLine{11700 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_EN3 register.}}
\DoxyCodeLine{11701 \textcolor{comment}{//}}
\DoxyCodeLine{11702 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11703 \textcolor{preprocessor}{\#define NVIC\_EN3\_INT\_M          0xFFFFFFFF  }\textcolor{comment}{// Interrupt Enable}}
\DoxyCodeLine{11704 }
\DoxyCodeLine{11705 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11706 \textcolor{comment}{//}}
\DoxyCodeLine{11707 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_EN4 register.}}
\DoxyCodeLine{11708 \textcolor{comment}{//}}
\DoxyCodeLine{11709 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11710 \textcolor{preprocessor}{\#define NVIC\_EN4\_INT\_M          0x000007FF  }\textcolor{comment}{// Interrupt Enable}}
\DoxyCodeLine{11711 }
\DoxyCodeLine{11712 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11713 \textcolor{comment}{//}}
\DoxyCodeLine{11714 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DIS0 register.}}
\DoxyCodeLine{11715 \textcolor{comment}{//}}
\DoxyCodeLine{11716 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11717 \textcolor{preprocessor}{\#define NVIC\_DIS0\_INT\_M         0xFFFFFFFF  }\textcolor{comment}{// Interrupt Disable}}
\DoxyCodeLine{11718 }
\DoxyCodeLine{11719 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11720 \textcolor{comment}{//}}
\DoxyCodeLine{11721 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DIS1 register.}}
\DoxyCodeLine{11722 \textcolor{comment}{//}}
\DoxyCodeLine{11723 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11724 \textcolor{preprocessor}{\#define NVIC\_DIS1\_INT\_M         0xFFFFFFFF  }\textcolor{comment}{// Interrupt Disable}}
\DoxyCodeLine{11725 }
\DoxyCodeLine{11726 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11727 \textcolor{comment}{//}}
\DoxyCodeLine{11728 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DIS2 register.}}
\DoxyCodeLine{11729 \textcolor{comment}{//}}
\DoxyCodeLine{11730 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11731 \textcolor{preprocessor}{\#define NVIC\_DIS2\_INT\_M         0xFFFFFFFF  }\textcolor{comment}{// Interrupt Disable}}
\DoxyCodeLine{11732 }
\DoxyCodeLine{11733 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11734 \textcolor{comment}{//}}
\DoxyCodeLine{11735 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DIS3 register.}}
\DoxyCodeLine{11736 \textcolor{comment}{//}}
\DoxyCodeLine{11737 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11738 \textcolor{preprocessor}{\#define NVIC\_DIS3\_INT\_M         0xFFFFFFFF  }\textcolor{comment}{// Interrupt Disable}}
\DoxyCodeLine{11739 }
\DoxyCodeLine{11740 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11741 \textcolor{comment}{//}}
\DoxyCodeLine{11742 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DIS4 register.}}
\DoxyCodeLine{11743 \textcolor{comment}{//}}
\DoxyCodeLine{11744 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11745 \textcolor{preprocessor}{\#define NVIC\_DIS4\_INT\_M         0x000007FF  }\textcolor{comment}{// Interrupt Disable}}
\DoxyCodeLine{11746 }
\DoxyCodeLine{11747 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11748 \textcolor{comment}{//}}
\DoxyCodeLine{11749 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PEND0 register.}}
\DoxyCodeLine{11750 \textcolor{comment}{//}}
\DoxyCodeLine{11751 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11752 \textcolor{preprocessor}{\#define NVIC\_PEND0\_INT\_M        0xFFFFFFFF  }\textcolor{comment}{// Interrupt Set Pending}}
\DoxyCodeLine{11753 }
\DoxyCodeLine{11754 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11755 \textcolor{comment}{//}}
\DoxyCodeLine{11756 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PEND1 register.}}
\DoxyCodeLine{11757 \textcolor{comment}{//}}
\DoxyCodeLine{11758 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11759 \textcolor{preprocessor}{\#define NVIC\_PEND1\_INT\_M        0xFFFFFFFF  }\textcolor{comment}{// Interrupt Set Pending}}
\DoxyCodeLine{11760 }
\DoxyCodeLine{11761 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11762 \textcolor{comment}{//}}
\DoxyCodeLine{11763 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PEND2 register.}}
\DoxyCodeLine{11764 \textcolor{comment}{//}}
\DoxyCodeLine{11765 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11766 \textcolor{preprocessor}{\#define NVIC\_PEND2\_INT\_M        0xFFFFFFFF  }\textcolor{comment}{// Interrupt Set Pending}}
\DoxyCodeLine{11767 }
\DoxyCodeLine{11768 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11769 \textcolor{comment}{//}}
\DoxyCodeLine{11770 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PEND3 register.}}
\DoxyCodeLine{11771 \textcolor{comment}{//}}
\DoxyCodeLine{11772 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11773 \textcolor{preprocessor}{\#define NVIC\_PEND3\_INT\_M        0xFFFFFFFF  }\textcolor{comment}{// Interrupt Set Pending}}
\DoxyCodeLine{11774 }
\DoxyCodeLine{11775 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11776 \textcolor{comment}{//}}
\DoxyCodeLine{11777 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PEND4 register.}}
\DoxyCodeLine{11778 \textcolor{comment}{//}}
\DoxyCodeLine{11779 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11780 \textcolor{preprocessor}{\#define NVIC\_PEND4\_INT\_M        0x000007FF  }\textcolor{comment}{// Interrupt Set Pending}}
\DoxyCodeLine{11781 }
\DoxyCodeLine{11782 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11783 \textcolor{comment}{//}}
\DoxyCodeLine{11784 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_UNPEND0 register.}}
\DoxyCodeLine{11785 \textcolor{comment}{//}}
\DoxyCodeLine{11786 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11787 \textcolor{preprocessor}{\#define NVIC\_UNPEND0\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Clear Pending}}
\DoxyCodeLine{11788 }
\DoxyCodeLine{11789 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11790 \textcolor{comment}{//}}
\DoxyCodeLine{11791 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_UNPEND1 register.}}
\DoxyCodeLine{11792 \textcolor{comment}{//}}
\DoxyCodeLine{11793 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11794 \textcolor{preprocessor}{\#define NVIC\_UNPEND1\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Clear Pending}}
\DoxyCodeLine{11795 }
\DoxyCodeLine{11796 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11797 \textcolor{comment}{//}}
\DoxyCodeLine{11798 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_UNPEND2 register.}}
\DoxyCodeLine{11799 \textcolor{comment}{//}}
\DoxyCodeLine{11800 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11801 \textcolor{preprocessor}{\#define NVIC\_UNPEND2\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Clear Pending}}
\DoxyCodeLine{11802 }
\DoxyCodeLine{11803 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11804 \textcolor{comment}{//}}
\DoxyCodeLine{11805 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_UNPEND3 register.}}
\DoxyCodeLine{11806 \textcolor{comment}{//}}
\DoxyCodeLine{11807 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11808 \textcolor{preprocessor}{\#define NVIC\_UNPEND3\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Clear Pending}}
\DoxyCodeLine{11809 }
\DoxyCodeLine{11810 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11811 \textcolor{comment}{//}}
\DoxyCodeLine{11812 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_UNPEND4 register.}}
\DoxyCodeLine{11813 \textcolor{comment}{//}}
\DoxyCodeLine{11814 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11815 \textcolor{preprocessor}{\#define NVIC\_UNPEND4\_INT\_M      0x000007FF  }\textcolor{comment}{// Interrupt Clear Pending}}
\DoxyCodeLine{11816 }
\DoxyCodeLine{11817 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11818 \textcolor{comment}{//}}
\DoxyCodeLine{11819 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ACTIVE0 register.}}
\DoxyCodeLine{11820 \textcolor{comment}{//}}
\DoxyCodeLine{11821 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11822 \textcolor{preprocessor}{\#define NVIC\_ACTIVE0\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Active}}
\DoxyCodeLine{11823 }
\DoxyCodeLine{11824 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11825 \textcolor{comment}{//}}
\DoxyCodeLine{11826 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ACTIVE1 register.}}
\DoxyCodeLine{11827 \textcolor{comment}{//}}
\DoxyCodeLine{11828 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11829 \textcolor{preprocessor}{\#define NVIC\_ACTIVE1\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Active}}
\DoxyCodeLine{11830 }
\DoxyCodeLine{11831 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11832 \textcolor{comment}{//}}
\DoxyCodeLine{11833 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ACTIVE2 register.}}
\DoxyCodeLine{11834 \textcolor{comment}{//}}
\DoxyCodeLine{11835 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11836 \textcolor{preprocessor}{\#define NVIC\_ACTIVE2\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Active}}
\DoxyCodeLine{11837 }
\DoxyCodeLine{11838 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11839 \textcolor{comment}{//}}
\DoxyCodeLine{11840 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ACTIVE3 register.}}
\DoxyCodeLine{11841 \textcolor{comment}{//}}
\DoxyCodeLine{11842 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11843 \textcolor{preprocessor}{\#define NVIC\_ACTIVE3\_INT\_M      0xFFFFFFFF  }\textcolor{comment}{// Interrupt Active}}
\DoxyCodeLine{11844 }
\DoxyCodeLine{11845 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11846 \textcolor{comment}{//}}
\DoxyCodeLine{11847 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_ACTIVE4 register.}}
\DoxyCodeLine{11848 \textcolor{comment}{//}}
\DoxyCodeLine{11849 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11850 \textcolor{preprocessor}{\#define NVIC\_ACTIVE4\_INT\_M      0x000007FF  }\textcolor{comment}{// Interrupt Active}}
\DoxyCodeLine{11851 }
\DoxyCodeLine{11852 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11853 \textcolor{comment}{//}}
\DoxyCodeLine{11854 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI0 register.}}
\DoxyCodeLine{11855 \textcolor{comment}{//}}
\DoxyCodeLine{11856 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11857 \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT3\_M        0xE0000000  }\textcolor{comment}{// Interrupt 3 Priority Mask}}
\DoxyCodeLine{11858 \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT2\_M        0x00E00000  }\textcolor{comment}{// Interrupt 2 Priority Mask}}
\DoxyCodeLine{11859 \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT1\_M        0x0000E000  }\textcolor{comment}{// Interrupt 1 Priority Mask}}
\DoxyCodeLine{11860 \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT0\_M        0x000000E0  }\textcolor{comment}{// Interrupt 0 Priority Mask}}
\DoxyCodeLine{11861 \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT3\_S        29}}
\DoxyCodeLine{11862 \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT2\_S        21}}
\DoxyCodeLine{11863 \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT1\_S        13}}
\DoxyCodeLine{11864 \textcolor{preprocessor}{\#define NVIC\_PRI0\_INT0\_S        5}}
\DoxyCodeLine{11865 }
\DoxyCodeLine{11866 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11867 \textcolor{comment}{//}}
\DoxyCodeLine{11868 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI1 register.}}
\DoxyCodeLine{11869 \textcolor{comment}{//}}
\DoxyCodeLine{11870 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11871 \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT7\_M        0xE0000000  }\textcolor{comment}{// Interrupt 7 Priority Mask}}
\DoxyCodeLine{11872 \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT6\_M        0x00E00000  }\textcolor{comment}{// Interrupt 6 Priority Mask}}
\DoxyCodeLine{11873 \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT5\_M        0x0000E000  }\textcolor{comment}{// Interrupt 5 Priority Mask}}
\DoxyCodeLine{11874 \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT4\_M        0x000000E0  }\textcolor{comment}{// Interrupt 4 Priority Mask}}
\DoxyCodeLine{11875 \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT7\_S        29}}
\DoxyCodeLine{11876 \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT6\_S        21}}
\DoxyCodeLine{11877 \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT5\_S        13}}
\DoxyCodeLine{11878 \textcolor{preprocessor}{\#define NVIC\_PRI1\_INT4\_S        5}}
\DoxyCodeLine{11879 }
\DoxyCodeLine{11880 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11881 \textcolor{comment}{//}}
\DoxyCodeLine{11882 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI2 register.}}
\DoxyCodeLine{11883 \textcolor{comment}{//}}
\DoxyCodeLine{11884 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11885 \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT11\_M       0xE0000000  }\textcolor{comment}{// Interrupt 11 Priority Mask}}
\DoxyCodeLine{11886 \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT10\_M       0x00E00000  }\textcolor{comment}{// Interrupt 10 Priority Mask}}
\DoxyCodeLine{11887 \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT9\_M        0x0000E000  }\textcolor{comment}{// Interrupt 9 Priority Mask}}
\DoxyCodeLine{11888 \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT8\_M        0x000000E0  }\textcolor{comment}{// Interrupt 8 Priority Mask}}
\DoxyCodeLine{11889 \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT11\_S       29}}
\DoxyCodeLine{11890 \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT10\_S       21}}
\DoxyCodeLine{11891 \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT9\_S        13}}
\DoxyCodeLine{11892 \textcolor{preprocessor}{\#define NVIC\_PRI2\_INT8\_S        5}}
\DoxyCodeLine{11893 }
\DoxyCodeLine{11894 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11895 \textcolor{comment}{//}}
\DoxyCodeLine{11896 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI3 register.}}
\DoxyCodeLine{11897 \textcolor{comment}{//}}
\DoxyCodeLine{11898 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11899 \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT15\_M       0xE0000000  }\textcolor{comment}{// Interrupt 15 Priority Mask}}
\DoxyCodeLine{11900 \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT14\_M       0x00E00000  }\textcolor{comment}{// Interrupt 14 Priority Mask}}
\DoxyCodeLine{11901 \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT13\_M       0x0000E000  }\textcolor{comment}{// Interrupt 13 Priority Mask}}
\DoxyCodeLine{11902 \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT12\_M       0x000000E0  }\textcolor{comment}{// Interrupt 12 Priority Mask}}
\DoxyCodeLine{11903 \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT15\_S       29}}
\DoxyCodeLine{11904 \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT14\_S       21}}
\DoxyCodeLine{11905 \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT13\_S       13}}
\DoxyCodeLine{11906 \textcolor{preprocessor}{\#define NVIC\_PRI3\_INT12\_S       5}}
\DoxyCodeLine{11907 }
\DoxyCodeLine{11908 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11909 \textcolor{comment}{//}}
\DoxyCodeLine{11910 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI4 register.}}
\DoxyCodeLine{11911 \textcolor{comment}{//}}
\DoxyCodeLine{11912 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11913 \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT19\_M       0xE0000000  }\textcolor{comment}{// Interrupt 19 Priority Mask}}
\DoxyCodeLine{11914 \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT18\_M       0x00E00000  }\textcolor{comment}{// Interrupt 18 Priority Mask}}
\DoxyCodeLine{11915 \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT17\_M       0x0000E000  }\textcolor{comment}{// Interrupt 17 Priority Mask}}
\DoxyCodeLine{11916 \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT16\_M       0x000000E0  }\textcolor{comment}{// Interrupt 16 Priority Mask}}
\DoxyCodeLine{11917 \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT19\_S       29}}
\DoxyCodeLine{11918 \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT18\_S       21}}
\DoxyCodeLine{11919 \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT17\_S       13}}
\DoxyCodeLine{11920 \textcolor{preprocessor}{\#define NVIC\_PRI4\_INT16\_S       5}}
\DoxyCodeLine{11921 }
\DoxyCodeLine{11922 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11923 \textcolor{comment}{//}}
\DoxyCodeLine{11924 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI5 register.}}
\DoxyCodeLine{11925 \textcolor{comment}{//}}
\DoxyCodeLine{11926 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11927 \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT23\_M       0xE0000000  }\textcolor{comment}{// Interrupt 23 Priority Mask}}
\DoxyCodeLine{11928 \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT22\_M       0x00E00000  }\textcolor{comment}{// Interrupt 22 Priority Mask}}
\DoxyCodeLine{11929 \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT21\_M       0x0000E000  }\textcolor{comment}{// Interrupt 21 Priority Mask}}
\DoxyCodeLine{11930 \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT20\_M       0x000000E0  }\textcolor{comment}{// Interrupt 20 Priority Mask}}
\DoxyCodeLine{11931 \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT23\_S       29}}
\DoxyCodeLine{11932 \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT22\_S       21}}
\DoxyCodeLine{11933 \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT21\_S       13}}
\DoxyCodeLine{11934 \textcolor{preprocessor}{\#define NVIC\_PRI5\_INT20\_S       5}}
\DoxyCodeLine{11935 }
\DoxyCodeLine{11936 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11937 \textcolor{comment}{//}}
\DoxyCodeLine{11938 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI6 register.}}
\DoxyCodeLine{11939 \textcolor{comment}{//}}
\DoxyCodeLine{11940 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11941 \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT27\_M       0xE0000000  }\textcolor{comment}{// Interrupt 27 Priority Mask}}
\DoxyCodeLine{11942 \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT26\_M       0x00E00000  }\textcolor{comment}{// Interrupt 26 Priority Mask}}
\DoxyCodeLine{11943 \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT25\_M       0x0000E000  }\textcolor{comment}{// Interrupt 25 Priority Mask}}
\DoxyCodeLine{11944 \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT24\_M       0x000000E0  }\textcolor{comment}{// Interrupt 24 Priority Mask}}
\DoxyCodeLine{11945 \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT27\_S       29}}
\DoxyCodeLine{11946 \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT26\_S       21}}
\DoxyCodeLine{11947 \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT25\_S       13}}
\DoxyCodeLine{11948 \textcolor{preprocessor}{\#define NVIC\_PRI6\_INT24\_S       5}}
\DoxyCodeLine{11949 }
\DoxyCodeLine{11950 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11951 \textcolor{comment}{//}}
\DoxyCodeLine{11952 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI7 register.}}
\DoxyCodeLine{11953 \textcolor{comment}{//}}
\DoxyCodeLine{11954 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11955 \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT31\_M       0xE0000000  }\textcolor{comment}{// Interrupt 31 Priority Mask}}
\DoxyCodeLine{11956 \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT30\_M       0x00E00000  }\textcolor{comment}{// Interrupt 30 Priority Mask}}
\DoxyCodeLine{11957 \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT29\_M       0x0000E000  }\textcolor{comment}{// Interrupt 29 Priority Mask}}
\DoxyCodeLine{11958 \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT28\_M       0x000000E0  }\textcolor{comment}{// Interrupt 28 Priority Mask}}
\DoxyCodeLine{11959 \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT31\_S       29}}
\DoxyCodeLine{11960 \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT30\_S       21}}
\DoxyCodeLine{11961 \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT29\_S       13}}
\DoxyCodeLine{11962 \textcolor{preprocessor}{\#define NVIC\_PRI7\_INT28\_S       5}}
\DoxyCodeLine{11963 }
\DoxyCodeLine{11964 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11965 \textcolor{comment}{//}}
\DoxyCodeLine{11966 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI8 register.}}
\DoxyCodeLine{11967 \textcolor{comment}{//}}
\DoxyCodeLine{11968 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11969 \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT35\_M       0xE0000000  }\textcolor{comment}{// Interrupt 35 Priority Mask}}
\DoxyCodeLine{11970 \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT34\_M       0x00E00000  }\textcolor{comment}{// Interrupt 34 Priority Mask}}
\DoxyCodeLine{11971 \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT33\_M       0x0000E000  }\textcolor{comment}{// Interrupt 33 Priority Mask}}
\DoxyCodeLine{11972 \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT32\_M       0x000000E0  }\textcolor{comment}{// Interrupt 32 Priority Mask}}
\DoxyCodeLine{11973 \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT35\_S       29}}
\DoxyCodeLine{11974 \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT34\_S       21}}
\DoxyCodeLine{11975 \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT33\_S       13}}
\DoxyCodeLine{11976 \textcolor{preprocessor}{\#define NVIC\_PRI8\_INT32\_S       5}}
\DoxyCodeLine{11977 }
\DoxyCodeLine{11978 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11979 \textcolor{comment}{//}}
\DoxyCodeLine{11980 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI9 register.}}
\DoxyCodeLine{11981 \textcolor{comment}{//}}
\DoxyCodeLine{11982 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11983 \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT39\_M       0xE0000000  }\textcolor{comment}{// Interrupt 39 Priority Mask}}
\DoxyCodeLine{11984 \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT38\_M       0x00E00000  }\textcolor{comment}{// Interrupt 38 Priority Mask}}
\DoxyCodeLine{11985 \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT37\_M       0x0000E000  }\textcolor{comment}{// Interrupt 37 Priority Mask}}
\DoxyCodeLine{11986 \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT36\_M       0x000000E0  }\textcolor{comment}{// Interrupt 36 Priority Mask}}
\DoxyCodeLine{11987 \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT39\_S       29}}
\DoxyCodeLine{11988 \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT38\_S       21}}
\DoxyCodeLine{11989 \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT37\_S       13}}
\DoxyCodeLine{11990 \textcolor{preprocessor}{\#define NVIC\_PRI9\_INT36\_S       5}}
\DoxyCodeLine{11991 }
\DoxyCodeLine{11992 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11993 \textcolor{comment}{//}}
\DoxyCodeLine{11994 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI10 register.}}
\DoxyCodeLine{11995 \textcolor{comment}{//}}
\DoxyCodeLine{11996 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{11997 \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT43\_M      0xE0000000  }\textcolor{comment}{// Interrupt 43 Priority Mask}}
\DoxyCodeLine{11998 \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT42\_M      0x00E00000  }\textcolor{comment}{// Interrupt 42 Priority Mask}}
\DoxyCodeLine{11999 \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT41\_M      0x0000E000  }\textcolor{comment}{// Interrupt 41 Priority Mask}}
\DoxyCodeLine{12000 \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT40\_M      0x000000E0  }\textcolor{comment}{// Interrupt 40 Priority Mask}}
\DoxyCodeLine{12001 \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT43\_S      29}}
\DoxyCodeLine{12002 \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT42\_S      21}}
\DoxyCodeLine{12003 \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT41\_S      13}}
\DoxyCodeLine{12004 \textcolor{preprocessor}{\#define NVIC\_PRI10\_INT40\_S      5}}
\DoxyCodeLine{12005 }
\DoxyCodeLine{12006 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12007 \textcolor{comment}{//}}
\DoxyCodeLine{12008 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI11 register.}}
\DoxyCodeLine{12009 \textcolor{comment}{//}}
\DoxyCodeLine{12010 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12011 \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT47\_M      0xE0000000  }\textcolor{comment}{// Interrupt 47 Priority Mask}}
\DoxyCodeLine{12012 \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT46\_M      0x00E00000  }\textcolor{comment}{// Interrupt 46 Priority Mask}}
\DoxyCodeLine{12013 \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT45\_M      0x0000E000  }\textcolor{comment}{// Interrupt 45 Priority Mask}}
\DoxyCodeLine{12014 \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT44\_M      0x000000E0  }\textcolor{comment}{// Interrupt 44 Priority Mask}}
\DoxyCodeLine{12015 \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT47\_S      29}}
\DoxyCodeLine{12016 \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT46\_S      21}}
\DoxyCodeLine{12017 \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT45\_S      13}}
\DoxyCodeLine{12018 \textcolor{preprocessor}{\#define NVIC\_PRI11\_INT44\_S      5}}
\DoxyCodeLine{12019 }
\DoxyCodeLine{12020 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12021 \textcolor{comment}{//}}
\DoxyCodeLine{12022 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI12 register.}}
\DoxyCodeLine{12023 \textcolor{comment}{//}}
\DoxyCodeLine{12024 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12025 \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT51\_M      0xE0000000  }\textcolor{comment}{// Interrupt 51 Priority Mask}}
\DoxyCodeLine{12026 \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT50\_M      0x00E00000  }\textcolor{comment}{// Interrupt 50 Priority Mask}}
\DoxyCodeLine{12027 \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT49\_M      0x0000E000  }\textcolor{comment}{// Interrupt 49 Priority Mask}}
\DoxyCodeLine{12028 \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT48\_M      0x000000E0  }\textcolor{comment}{// Interrupt 48 Priority Mask}}
\DoxyCodeLine{12029 \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT51\_S      29}}
\DoxyCodeLine{12030 \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT50\_S      21}}
\DoxyCodeLine{12031 \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT49\_S      13}}
\DoxyCodeLine{12032 \textcolor{preprocessor}{\#define NVIC\_PRI12\_INT48\_S      5}}
\DoxyCodeLine{12033 }
\DoxyCodeLine{12034 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12035 \textcolor{comment}{//}}
\DoxyCodeLine{12036 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI13 register.}}
\DoxyCodeLine{12037 \textcolor{comment}{//}}
\DoxyCodeLine{12038 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12039 \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT55\_M      0xE0000000  }\textcolor{comment}{// Interrupt 55 Priority Mask}}
\DoxyCodeLine{12040 \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT54\_M      0x00E00000  }\textcolor{comment}{// Interrupt 54 Priority Mask}}
\DoxyCodeLine{12041 \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT53\_M      0x0000E000  }\textcolor{comment}{// Interrupt 53 Priority Mask}}
\DoxyCodeLine{12042 \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT52\_M      0x000000E0  }\textcolor{comment}{// Interrupt 52 Priority Mask}}
\DoxyCodeLine{12043 \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT55\_S      29}}
\DoxyCodeLine{12044 \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT54\_S      21}}
\DoxyCodeLine{12045 \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT53\_S      13}}
\DoxyCodeLine{12046 \textcolor{preprocessor}{\#define NVIC\_PRI13\_INT52\_S      5}}
\DoxyCodeLine{12047 }
\DoxyCodeLine{12048 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12049 \textcolor{comment}{//}}
\DoxyCodeLine{12050 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI14 register.}}
\DoxyCodeLine{12051 \textcolor{comment}{//}}
\DoxyCodeLine{12052 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12053 \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 59 Priority Mask}}
\DoxyCodeLine{12054 \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 58 Priority Mask}}
\DoxyCodeLine{12055 \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 57 Priority Mask}}
\DoxyCodeLine{12056 \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 56 Priority Mask}}
\DoxyCodeLine{12057 \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTD\_S       29}}
\DoxyCodeLine{12058 \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTC\_S       21}}
\DoxyCodeLine{12059 \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTB\_S       13}}
\DoxyCodeLine{12060 \textcolor{preprocessor}{\#define NVIC\_PRI14\_INTA\_S       5}}
\DoxyCodeLine{12061 }
\DoxyCodeLine{12062 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12063 \textcolor{comment}{//}}
\DoxyCodeLine{12064 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI15 register.}}
\DoxyCodeLine{12065 \textcolor{comment}{//}}
\DoxyCodeLine{12066 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12067 \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 63 Priority Mask}}
\DoxyCodeLine{12068 \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 62 Priority Mask}}
\DoxyCodeLine{12069 \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 61 Priority Mask}}
\DoxyCodeLine{12070 \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 60 Priority Mask}}
\DoxyCodeLine{12071 \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTD\_S       29}}
\DoxyCodeLine{12072 \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTC\_S       21}}
\DoxyCodeLine{12073 \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTB\_S       13}}
\DoxyCodeLine{12074 \textcolor{preprocessor}{\#define NVIC\_PRI15\_INTA\_S       5}}
\DoxyCodeLine{12075 }
\DoxyCodeLine{12076 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12077 \textcolor{comment}{//}}
\DoxyCodeLine{12078 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI16 register.}}
\DoxyCodeLine{12079 \textcolor{comment}{//}}
\DoxyCodeLine{12080 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12081 \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 67 Priority Mask}}
\DoxyCodeLine{12082 \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 66 Priority Mask}}
\DoxyCodeLine{12083 \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 65 Priority Mask}}
\DoxyCodeLine{12084 \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 64 Priority Mask}}
\DoxyCodeLine{12085 \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTD\_S       29}}
\DoxyCodeLine{12086 \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTC\_S       21}}
\DoxyCodeLine{12087 \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTB\_S       13}}
\DoxyCodeLine{12088 \textcolor{preprocessor}{\#define NVIC\_PRI16\_INTA\_S       5}}
\DoxyCodeLine{12089 }
\DoxyCodeLine{12090 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12091 \textcolor{comment}{//}}
\DoxyCodeLine{12092 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI17 register.}}
\DoxyCodeLine{12093 \textcolor{comment}{//}}
\DoxyCodeLine{12094 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12095 \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 71 Priority Mask}}
\DoxyCodeLine{12096 \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 70 Priority Mask}}
\DoxyCodeLine{12097 \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 69 Priority Mask}}
\DoxyCodeLine{12098 \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 68 Priority Mask}}
\DoxyCodeLine{12099 \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTD\_S       29}}
\DoxyCodeLine{12100 \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTC\_S       21}}
\DoxyCodeLine{12101 \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTB\_S       13}}
\DoxyCodeLine{12102 \textcolor{preprocessor}{\#define NVIC\_PRI17\_INTA\_S       5}}
\DoxyCodeLine{12103 }
\DoxyCodeLine{12104 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12105 \textcolor{comment}{//}}
\DoxyCodeLine{12106 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI18 register.}}
\DoxyCodeLine{12107 \textcolor{comment}{//}}
\DoxyCodeLine{12108 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12109 \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 75 Priority Mask}}
\DoxyCodeLine{12110 \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 74 Priority Mask}}
\DoxyCodeLine{12111 \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 73 Priority Mask}}
\DoxyCodeLine{12112 \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 72 Priority Mask}}
\DoxyCodeLine{12113 \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTD\_S       29}}
\DoxyCodeLine{12114 \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTC\_S       21}}
\DoxyCodeLine{12115 \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTB\_S       13}}
\DoxyCodeLine{12116 \textcolor{preprocessor}{\#define NVIC\_PRI18\_INTA\_S       5}}
\DoxyCodeLine{12117 }
\DoxyCodeLine{12118 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12119 \textcolor{comment}{//}}
\DoxyCodeLine{12120 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI19 register.}}
\DoxyCodeLine{12121 \textcolor{comment}{//}}
\DoxyCodeLine{12122 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12123 \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 79 Priority Mask}}
\DoxyCodeLine{12124 \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 78 Priority Mask}}
\DoxyCodeLine{12125 \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 77 Priority Mask}}
\DoxyCodeLine{12126 \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 76 Priority Mask}}
\DoxyCodeLine{12127 \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTD\_S       29}}
\DoxyCodeLine{12128 \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTC\_S       21}}
\DoxyCodeLine{12129 \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTB\_S       13}}
\DoxyCodeLine{12130 \textcolor{preprocessor}{\#define NVIC\_PRI19\_INTA\_S       5}}
\DoxyCodeLine{12131 }
\DoxyCodeLine{12132 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12133 \textcolor{comment}{//}}
\DoxyCodeLine{12134 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI20 register.}}
\DoxyCodeLine{12135 \textcolor{comment}{//}}
\DoxyCodeLine{12136 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12137 \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 83 Priority Mask}}
\DoxyCodeLine{12138 \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 82 Priority Mask}}
\DoxyCodeLine{12139 \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 81 Priority Mask}}
\DoxyCodeLine{12140 \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 80 Priority Mask}}
\DoxyCodeLine{12141 \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTD\_S       29}}
\DoxyCodeLine{12142 \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTC\_S       21}}
\DoxyCodeLine{12143 \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTB\_S       13}}
\DoxyCodeLine{12144 \textcolor{preprocessor}{\#define NVIC\_PRI20\_INTA\_S       5}}
\DoxyCodeLine{12145 }
\DoxyCodeLine{12146 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12147 \textcolor{comment}{//}}
\DoxyCodeLine{12148 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI21 register.}}
\DoxyCodeLine{12149 \textcolor{comment}{//}}
\DoxyCodeLine{12150 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12151 \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 87 Priority Mask}}
\DoxyCodeLine{12152 \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 86 Priority Mask}}
\DoxyCodeLine{12153 \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 85 Priority Mask}}
\DoxyCodeLine{12154 \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 84 Priority Mask}}
\DoxyCodeLine{12155 \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTD\_S       29}}
\DoxyCodeLine{12156 \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTC\_S       21}}
\DoxyCodeLine{12157 \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTB\_S       13}}
\DoxyCodeLine{12158 \textcolor{preprocessor}{\#define NVIC\_PRI21\_INTA\_S       5}}
\DoxyCodeLine{12159 }
\DoxyCodeLine{12160 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12161 \textcolor{comment}{//}}
\DoxyCodeLine{12162 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI22 register.}}
\DoxyCodeLine{12163 \textcolor{comment}{//}}
\DoxyCodeLine{12164 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12165 \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 91 Priority Mask}}
\DoxyCodeLine{12166 \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 90 Priority Mask}}
\DoxyCodeLine{12167 \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 89 Priority Mask}}
\DoxyCodeLine{12168 \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 88 Priority Mask}}
\DoxyCodeLine{12169 \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTD\_S       29}}
\DoxyCodeLine{12170 \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTC\_S       21}}
\DoxyCodeLine{12171 \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTB\_S       13}}
\DoxyCodeLine{12172 \textcolor{preprocessor}{\#define NVIC\_PRI22\_INTA\_S       5}}
\DoxyCodeLine{12173 }
\DoxyCodeLine{12174 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12175 \textcolor{comment}{//}}
\DoxyCodeLine{12176 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI23 register.}}
\DoxyCodeLine{12177 \textcolor{comment}{//}}
\DoxyCodeLine{12178 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12179 \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 95 Priority Mask}}
\DoxyCodeLine{12180 \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 94 Priority Mask}}
\DoxyCodeLine{12181 \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 93 Priority Mask}}
\DoxyCodeLine{12182 \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 92 Priority Mask}}
\DoxyCodeLine{12183 \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTD\_S       29}}
\DoxyCodeLine{12184 \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTC\_S       21}}
\DoxyCodeLine{12185 \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTB\_S       13}}
\DoxyCodeLine{12186 \textcolor{preprocessor}{\#define NVIC\_PRI23\_INTA\_S       5}}
\DoxyCodeLine{12187 }
\DoxyCodeLine{12188 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12189 \textcolor{comment}{//}}
\DoxyCodeLine{12190 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI24 register.}}
\DoxyCodeLine{12191 \textcolor{comment}{//}}
\DoxyCodeLine{12192 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12193 \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 99 Priority Mask}}
\DoxyCodeLine{12194 \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 98 Priority Mask}}
\DoxyCodeLine{12195 \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 97 Priority Mask}}
\DoxyCodeLine{12196 \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 96 Priority Mask}}
\DoxyCodeLine{12197 \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTD\_S       29}}
\DoxyCodeLine{12198 \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTC\_S       21}}
\DoxyCodeLine{12199 \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTB\_S       13}}
\DoxyCodeLine{12200 \textcolor{preprocessor}{\#define NVIC\_PRI24\_INTA\_S       5}}
\DoxyCodeLine{12201 }
\DoxyCodeLine{12202 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12203 \textcolor{comment}{//}}
\DoxyCodeLine{12204 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI25 register.}}
\DoxyCodeLine{12205 \textcolor{comment}{//}}
\DoxyCodeLine{12206 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12207 \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 103 Priority Mask}}
\DoxyCodeLine{12208 \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 102 Priority Mask}}
\DoxyCodeLine{12209 \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 101 Priority Mask}}
\DoxyCodeLine{12210 \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 100 Priority Mask}}
\DoxyCodeLine{12211 \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTD\_S       29}}
\DoxyCodeLine{12212 \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTC\_S       21}}
\DoxyCodeLine{12213 \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTB\_S       13}}
\DoxyCodeLine{12214 \textcolor{preprocessor}{\#define NVIC\_PRI25\_INTA\_S       5}}
\DoxyCodeLine{12215 }
\DoxyCodeLine{12216 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12217 \textcolor{comment}{//}}
\DoxyCodeLine{12218 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI26 register.}}
\DoxyCodeLine{12219 \textcolor{comment}{//}}
\DoxyCodeLine{12220 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12221 \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 107 Priority Mask}}
\DoxyCodeLine{12222 \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 106 Priority Mask}}
\DoxyCodeLine{12223 \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 105 Priority Mask}}
\DoxyCodeLine{12224 \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 104 Priority Mask}}
\DoxyCodeLine{12225 \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTD\_S       29}}
\DoxyCodeLine{12226 \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTC\_S       21}}
\DoxyCodeLine{12227 \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTB\_S       13}}
\DoxyCodeLine{12228 \textcolor{preprocessor}{\#define NVIC\_PRI26\_INTA\_S       5}}
\DoxyCodeLine{12229 }
\DoxyCodeLine{12230 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12231 \textcolor{comment}{//}}
\DoxyCodeLine{12232 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI27 register.}}
\DoxyCodeLine{12233 \textcolor{comment}{//}}
\DoxyCodeLine{12234 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12235 \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 111 Priority Mask}}
\DoxyCodeLine{12236 \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 110 Priority Mask}}
\DoxyCodeLine{12237 \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 109 Priority Mask}}
\DoxyCodeLine{12238 \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 108 Priority Mask}}
\DoxyCodeLine{12239 \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTD\_S       29}}
\DoxyCodeLine{12240 \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTC\_S       21}}
\DoxyCodeLine{12241 \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTB\_S       13}}
\DoxyCodeLine{12242 \textcolor{preprocessor}{\#define NVIC\_PRI27\_INTA\_S       5}}
\DoxyCodeLine{12243 }
\DoxyCodeLine{12244 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12245 \textcolor{comment}{//}}
\DoxyCodeLine{12246 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI28 register.}}
\DoxyCodeLine{12247 \textcolor{comment}{//}}
\DoxyCodeLine{12248 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12249 \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 115 Priority Mask}}
\DoxyCodeLine{12250 \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 114 Priority Mask}}
\DoxyCodeLine{12251 \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 113 Priority Mask}}
\DoxyCodeLine{12252 \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 112 Priority Mask}}
\DoxyCodeLine{12253 \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTD\_S       29}}
\DoxyCodeLine{12254 \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTC\_S       21}}
\DoxyCodeLine{12255 \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTB\_S       13}}
\DoxyCodeLine{12256 \textcolor{preprocessor}{\#define NVIC\_PRI28\_INTA\_S       5}}
\DoxyCodeLine{12257 }
\DoxyCodeLine{12258 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12259 \textcolor{comment}{//}}
\DoxyCodeLine{12260 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI29 register.}}
\DoxyCodeLine{12261 \textcolor{comment}{//}}
\DoxyCodeLine{12262 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12263 \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 119 Priority Mask}}
\DoxyCodeLine{12264 \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 118 Priority Mask}}
\DoxyCodeLine{12265 \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 117 Priority Mask}}
\DoxyCodeLine{12266 \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 116 Priority Mask}}
\DoxyCodeLine{12267 \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTD\_S       29}}
\DoxyCodeLine{12268 \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTC\_S       21}}
\DoxyCodeLine{12269 \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTB\_S       13}}
\DoxyCodeLine{12270 \textcolor{preprocessor}{\#define NVIC\_PRI29\_INTA\_S       5}}
\DoxyCodeLine{12271 }
\DoxyCodeLine{12272 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12273 \textcolor{comment}{//}}
\DoxyCodeLine{12274 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI30 register.}}
\DoxyCodeLine{12275 \textcolor{comment}{//}}
\DoxyCodeLine{12276 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12277 \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 123 Priority Mask}}
\DoxyCodeLine{12278 \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 122 Priority Mask}}
\DoxyCodeLine{12279 \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 121 Priority Mask}}
\DoxyCodeLine{12280 \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 120 Priority Mask}}
\DoxyCodeLine{12281 \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTD\_S       29}}
\DoxyCodeLine{12282 \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTC\_S       21}}
\DoxyCodeLine{12283 \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTB\_S       13}}
\DoxyCodeLine{12284 \textcolor{preprocessor}{\#define NVIC\_PRI30\_INTA\_S       5}}
\DoxyCodeLine{12285 }
\DoxyCodeLine{12286 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12287 \textcolor{comment}{//}}
\DoxyCodeLine{12288 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI31 register.}}
\DoxyCodeLine{12289 \textcolor{comment}{//}}
\DoxyCodeLine{12290 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12291 \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 127 Priority Mask}}
\DoxyCodeLine{12292 \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 126 Priority Mask}}
\DoxyCodeLine{12293 \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 125 Priority Mask}}
\DoxyCodeLine{12294 \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 124 Priority Mask}}
\DoxyCodeLine{12295 \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTD\_S       29}}
\DoxyCodeLine{12296 \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTC\_S       21}}
\DoxyCodeLine{12297 \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTB\_S       13}}
\DoxyCodeLine{12298 \textcolor{preprocessor}{\#define NVIC\_PRI31\_INTA\_S       5}}
\DoxyCodeLine{12299 }
\DoxyCodeLine{12300 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12301 \textcolor{comment}{//}}
\DoxyCodeLine{12302 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI32 register.}}
\DoxyCodeLine{12303 \textcolor{comment}{//}}
\DoxyCodeLine{12304 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12305 \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt 131 Priority Mask}}
\DoxyCodeLine{12306 \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt 130 Priority Mask}}
\DoxyCodeLine{12307 \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt 129 Priority Mask}}
\DoxyCodeLine{12308 \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt 128 Priority Mask}}
\DoxyCodeLine{12309 \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTD\_S       29}}
\DoxyCodeLine{12310 \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTC\_S       21}}
\DoxyCodeLine{12311 \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTB\_S       13}}
\DoxyCodeLine{12312 \textcolor{preprocessor}{\#define NVIC\_PRI32\_INTA\_S       5}}
\DoxyCodeLine{12313 }
\DoxyCodeLine{12314 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12315 \textcolor{comment}{//}}
\DoxyCodeLine{12316 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI33 register.}}
\DoxyCodeLine{12317 \textcolor{comment}{//}}
\DoxyCodeLine{12318 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12319 \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{12320                                             \textcolor{comment}{// [4n+3]}}
\DoxyCodeLine{12321 \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{12322                                             \textcolor{comment}{// [4n+2]}}
\DoxyCodeLine{12323 \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{12324                                             \textcolor{comment}{// [4n+1]}}
\DoxyCodeLine{12325 \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{12326                                             \textcolor{comment}{// [4n]}}
\DoxyCodeLine{12327 \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTD\_S       29}}
\DoxyCodeLine{12328 \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTC\_S       21}}
\DoxyCodeLine{12329 \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTB\_S       13}}
\DoxyCodeLine{12330 \textcolor{preprocessor}{\#define NVIC\_PRI33\_INTA\_S       5}}
\DoxyCodeLine{12331 }
\DoxyCodeLine{12332 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12333 \textcolor{comment}{//}}
\DoxyCodeLine{12334 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_PRI34 register.}}
\DoxyCodeLine{12335 \textcolor{comment}{//}}
\DoxyCodeLine{12336 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12337 \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTD\_M       0xE0000000  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{12338                                             \textcolor{comment}{// [4n+3]}}
\DoxyCodeLine{12339 \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTC\_M       0x00E00000  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{12340                                             \textcolor{comment}{// [4n+2]}}
\DoxyCodeLine{12341 \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTB\_M       0x0000E000  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{12342                                             \textcolor{comment}{// [4n+1]}}
\DoxyCodeLine{12343 \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTA\_M       0x000000E0  }\textcolor{comment}{// Interrupt Priority for Interrupt}}
\DoxyCodeLine{12344                                             \textcolor{comment}{// [4n]}}
\DoxyCodeLine{12345 \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTD\_S       29}}
\DoxyCodeLine{12346 \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTC\_S       21}}
\DoxyCodeLine{12347 \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTB\_S       13}}
\DoxyCodeLine{12348 \textcolor{preprocessor}{\#define NVIC\_PRI34\_INTA\_S       5}}
\DoxyCodeLine{12349 }
\DoxyCodeLine{12350 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12351 \textcolor{comment}{//}}
\DoxyCodeLine{12352 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_CPUID register.}}
\DoxyCodeLine{12353 \textcolor{comment}{//}}
\DoxyCodeLine{12354 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12355 \textcolor{preprocessor}{\#define NVIC\_CPUID\_IMP\_M        0xFF000000  }\textcolor{comment}{// Implementer Code}}
\DoxyCodeLine{12356 \textcolor{preprocessor}{\#define NVIC\_CPUID\_IMP\_ARM      0x41000000  }\textcolor{comment}{// ARM}}
\DoxyCodeLine{12357 \textcolor{preprocessor}{\#define NVIC\_CPUID\_VAR\_M        0x00F00000  }\textcolor{comment}{// Variant Number}}
\DoxyCodeLine{12358 \textcolor{preprocessor}{\#define NVIC\_CPUID\_CON\_M        0x000F0000  }\textcolor{comment}{// Constant}}
\DoxyCodeLine{12359 \textcolor{preprocessor}{\#define NVIC\_CPUID\_PARTNO\_M     0x0000FFF0  }\textcolor{comment}{// Part Number}}
\DoxyCodeLine{12360 \textcolor{preprocessor}{\#define NVIC\_CPUID\_PARTNO\_CM4   0x0000C240  }\textcolor{comment}{// Cortex-\/M4 processor}}
\DoxyCodeLine{12361 \textcolor{preprocessor}{\#define NVIC\_CPUID\_REV\_M        0x0000000F  }\textcolor{comment}{// Revision Number}}
\DoxyCodeLine{12362 }
\DoxyCodeLine{12363 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12364 \textcolor{comment}{//}}
\DoxyCodeLine{12365 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_INT\_CTRL register.}}
\DoxyCodeLine{12366 \textcolor{comment}{//}}
\DoxyCodeLine{12367 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12368 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_NMI\_SET   0x80000000  }\textcolor{comment}{// NMI Set Pending}}
\DoxyCodeLine{12369 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_PEND\_SV   0x10000000  }\textcolor{comment}{// PendSV Set Pending}}
\DoxyCodeLine{12370 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_UNPEND\_SV 0x08000000  }\textcolor{comment}{// PendSV Clear Pending}}
\DoxyCodeLine{12371 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_PENDSTSET 0x04000000  }\textcolor{comment}{// SysTick Set Pending}}
\DoxyCodeLine{12372 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_PENDSTCLR 0x02000000  }\textcolor{comment}{// SysTick Clear Pending}}
\DoxyCodeLine{12373 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_ISR\_PRE   0x00800000  }\textcolor{comment}{// Debug Interrupt Handling}}
\DoxyCodeLine{12374 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_ISR\_PEND  0x00400000  }\textcolor{comment}{// Interrupt Pending}}
\DoxyCodeLine{12375 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_M 0x000FF000  }\textcolor{comment}{// Interrupt Pending Vector Number}}
\DoxyCodeLine{12376 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_NMI                                             \(\backslash\)}}
\DoxyCodeLine{12377 \textcolor{preprocessor}{                                0x00002000  }\textcolor{comment}{// NMI}}
\DoxyCodeLine{12378 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_HARD                                            \(\backslash\)}}
\DoxyCodeLine{12379 \textcolor{preprocessor}{                                0x00003000  }\textcolor{comment}{// Hard fault}}
\DoxyCodeLine{12380 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_MEM                                             \(\backslash\)}}
\DoxyCodeLine{12381 \textcolor{preprocessor}{                                0x00004000  }\textcolor{comment}{// Memory management fault}}
\DoxyCodeLine{12382 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_BUS                                             \(\backslash\)}}
\DoxyCodeLine{12383 \textcolor{preprocessor}{                                0x00005000  }\textcolor{comment}{// Bus fault}}
\DoxyCodeLine{12384 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_USG                                             \(\backslash\)}}
\DoxyCodeLine{12385 \textcolor{preprocessor}{                                0x00006000  }\textcolor{comment}{// Usage fault}}
\DoxyCodeLine{12386 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_SVC                                             \(\backslash\)}}
\DoxyCodeLine{12387 \textcolor{preprocessor}{                                0x0000B000  }\textcolor{comment}{// SVCall}}
\DoxyCodeLine{12388 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_PNDSV                                           \(\backslash\)}}
\DoxyCodeLine{12389 \textcolor{preprocessor}{                                0x0000E000  }\textcolor{comment}{// PendSV}}
\DoxyCodeLine{12390 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_PEN\_TICK                                            \(\backslash\)}}
\DoxyCodeLine{12391 \textcolor{preprocessor}{                                0x0000F000  }\textcolor{comment}{// SysTick}}
\DoxyCodeLine{12392 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_RET\_BASE  0x00000800  }\textcolor{comment}{// Return to Base}}
\DoxyCodeLine{12393 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_ACT\_M 0x000000FF  }\textcolor{comment}{// Interrupt Pending Vector Number}}
\DoxyCodeLine{12394 \textcolor{preprocessor}{\#define NVIC\_INT\_CTRL\_VEC\_ACT\_S 0}}
\DoxyCodeLine{12395 }
\DoxyCodeLine{12396 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12397 \textcolor{comment}{//}}
\DoxyCodeLine{12398 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_VTABLE register.}}
\DoxyCodeLine{12399 \textcolor{comment}{//}}
\DoxyCodeLine{12400 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12401 \textcolor{preprocessor}{\#define NVIC\_VTABLE\_OFFSET\_M    0xFFFFFC00  }\textcolor{comment}{// Vector Table Offset}}
\DoxyCodeLine{12402 \textcolor{preprocessor}{\#define NVIC\_VTABLE\_OFFSET\_S    10}}
\DoxyCodeLine{12403 }
\DoxyCodeLine{12404 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12405 \textcolor{comment}{//}}
\DoxyCodeLine{12406 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_APINT register.}}
\DoxyCodeLine{12407 \textcolor{comment}{//}}
\DoxyCodeLine{12408 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12409 \textcolor{preprocessor}{\#define NVIC\_APINT\_VECTKEY\_M    0xFFFF0000  }\textcolor{comment}{// Register Key}}
\DoxyCodeLine{12410 \textcolor{preprocessor}{\#define NVIC\_APINT\_VECTKEY      0x05FA0000  }\textcolor{comment}{// Vector key}}
\DoxyCodeLine{12411 \textcolor{preprocessor}{\#define NVIC\_APINT\_ENDIANESS    0x00008000  }\textcolor{comment}{// Data Endianess}}
\DoxyCodeLine{12412 \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_M   0x00000700  }\textcolor{comment}{// Interrupt Priority Grouping}}
\DoxyCodeLine{12413 \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_7\_1 0x00000000  }\textcolor{comment}{// Priority group 7.1 split}}
\DoxyCodeLine{12414 \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_6\_2 0x00000100  }\textcolor{comment}{// Priority group 6.2 split}}
\DoxyCodeLine{12415 \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_5\_3 0x00000200  }\textcolor{comment}{// Priority group 5.3 split}}
\DoxyCodeLine{12416 \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_4\_4 0x00000300  }\textcolor{comment}{// Priority group 4.4 split}}
\DoxyCodeLine{12417 \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_3\_5 0x00000400  }\textcolor{comment}{// Priority group 3.5 split}}
\DoxyCodeLine{12418 \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_2\_6 0x00000500  }\textcolor{comment}{// Priority group 2.6 split}}
\DoxyCodeLine{12419 \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_1\_7 0x00000600  }\textcolor{comment}{// Priority group 1.7 split}}
\DoxyCodeLine{12420 \textcolor{preprocessor}{\#define NVIC\_APINT\_PRIGROUP\_0\_8 0x00000700  }\textcolor{comment}{// Priority group 0.8 split}}
\DoxyCodeLine{12421 \textcolor{preprocessor}{\#define NVIC\_APINT\_SYSRESETREQ  0x00000004  }\textcolor{comment}{// System Reset Request}}
\DoxyCodeLine{12422 \textcolor{preprocessor}{\#define NVIC\_APINT\_VECT\_CLR\_ACT 0x00000002  }\textcolor{comment}{// Clear Active NMI / Fault}}
\DoxyCodeLine{12423 \textcolor{preprocessor}{\#define NVIC\_APINT\_VECT\_RESET   0x00000001  }\textcolor{comment}{// System Reset}}
\DoxyCodeLine{12424 }
\DoxyCodeLine{12425 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12426 \textcolor{comment}{//}}
\DoxyCodeLine{12427 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_SYS\_CTRL register.}}
\DoxyCodeLine{12428 \textcolor{comment}{//}}
\DoxyCodeLine{12429 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12430 \textcolor{preprocessor}{\#define NVIC\_SYS\_CTRL\_SEVONPEND 0x00000010  }\textcolor{comment}{// Wake Up on Pending}}
\DoxyCodeLine{12431 \textcolor{preprocessor}{\#define NVIC\_SYS\_CTRL\_SLEEPDEEP 0x00000004  }\textcolor{comment}{// Deep Sleep Enable}}
\DoxyCodeLine{12432 \textcolor{preprocessor}{\#define NVIC\_SYS\_CTRL\_SLEEPEXIT 0x00000002  }\textcolor{comment}{// Sleep on ISR Exit}}
\DoxyCodeLine{12433 }
\DoxyCodeLine{12434 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12435 \textcolor{comment}{//}}
\DoxyCodeLine{12436 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_CFG\_CTRL register.}}
\DoxyCodeLine{12437 \textcolor{comment}{//}}
\DoxyCodeLine{12438 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12439 \textcolor{preprocessor}{\#define NVIC\_CFG\_CTRL\_STKALIGN  0x00000200  }\textcolor{comment}{// Stack Alignment on Exception}}
\DoxyCodeLine{12440                                             \textcolor{comment}{// Entry}}
\DoxyCodeLine{12441 \textcolor{preprocessor}{\#define NVIC\_CFG\_CTRL\_BFHFNMIGN 0x00000100  }\textcolor{comment}{// Ignore Bus Fault in NMI and}}
\DoxyCodeLine{12442                                             \textcolor{comment}{// Fault}}
\DoxyCodeLine{12443 \textcolor{preprocessor}{\#define NVIC\_CFG\_CTRL\_DIV0      0x00000010  }\textcolor{comment}{// Trap on Divide by 0}}
\DoxyCodeLine{12444 \textcolor{preprocessor}{\#define NVIC\_CFG\_CTRL\_UNALIGNED 0x00000008  }\textcolor{comment}{// Trap on Unaligned Access}}
\DoxyCodeLine{12445 \textcolor{preprocessor}{\#define NVIC\_CFG\_CTRL\_MAIN\_PEND 0x00000002  }\textcolor{comment}{// Allow Main Interrupt Trigger}}
\DoxyCodeLine{12446 \textcolor{preprocessor}{\#define NVIC\_CFG\_CTRL\_BASE\_THR  0x00000001  }\textcolor{comment}{// Thread State Control}}
\DoxyCodeLine{12447 }
\DoxyCodeLine{12448 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12449 \textcolor{comment}{//}}
\DoxyCodeLine{12450 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_SYS\_PRI1 register.}}
\DoxyCodeLine{12451 \textcolor{comment}{//}}
\DoxyCodeLine{12452 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12453 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI1\_USAGE\_M   0x00E00000  }\textcolor{comment}{// Usage Fault Priority}}
\DoxyCodeLine{12454 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI1\_BUS\_M     0x0000E000  }\textcolor{comment}{// Bus Fault Priority}}
\DoxyCodeLine{12455 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI1\_MEM\_M     0x000000E0  }\textcolor{comment}{// Memory Management Fault Priority}}
\DoxyCodeLine{12456 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI1\_USAGE\_S   21}}
\DoxyCodeLine{12457 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI1\_BUS\_S     13}}
\DoxyCodeLine{12458 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI1\_MEM\_S     5}}
\DoxyCodeLine{12459 }
\DoxyCodeLine{12460 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12461 \textcolor{comment}{//}}
\DoxyCodeLine{12462 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_SYS\_PRI2 register.}}
\DoxyCodeLine{12463 \textcolor{comment}{//}}
\DoxyCodeLine{12464 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12465 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI2\_SVC\_M     0xE0000000  }\textcolor{comment}{// SVCall Priority}}
\DoxyCodeLine{12466 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI2\_SVC\_S     29}}
\DoxyCodeLine{12467 }
\DoxyCodeLine{12468 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12469 \textcolor{comment}{//}}
\DoxyCodeLine{12470 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_SYS\_PRI3 register.}}
\DoxyCodeLine{12471 \textcolor{comment}{//}}
\DoxyCodeLine{12472 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12473 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI3\_TICK\_M    0xE0000000  }\textcolor{comment}{// SysTick Exception Priority}}
\DoxyCodeLine{12474 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI3\_PENDSV\_M  0x00E00000  }\textcolor{comment}{// PendSV Priority}}
\DoxyCodeLine{12475 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI3\_DEBUG\_M   0x000000E0  }\textcolor{comment}{// Debug Priority}}
\DoxyCodeLine{12476 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI3\_TICK\_S    29}}
\DoxyCodeLine{12477 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI3\_PENDSV\_S  21}}
\DoxyCodeLine{12478 \textcolor{preprocessor}{\#define NVIC\_SYS\_PRI3\_DEBUG\_S   5}}
\DoxyCodeLine{12479 }
\DoxyCodeLine{12480 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12481 \textcolor{comment}{//}}
\DoxyCodeLine{12482 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_SYS\_HND\_CTRL}}
\DoxyCodeLine{12483 \textcolor{comment}{// register.}}
\DoxyCodeLine{12484 \textcolor{comment}{//}}
\DoxyCodeLine{12485 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12486 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_USAGE 0x00040000  }\textcolor{comment}{// Usage Fault Enable}}
\DoxyCodeLine{12487 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_BUS   0x00020000  }\textcolor{comment}{// Bus Fault Enable}}
\DoxyCodeLine{12488 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_MEM   0x00010000  }\textcolor{comment}{// Memory Management Fault Enable}}
\DoxyCodeLine{12489 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_SVC   0x00008000  }\textcolor{comment}{// SVC Call Pending}}
\DoxyCodeLine{12490 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_BUSP  0x00004000  }\textcolor{comment}{// Bus Fault Pending}}
\DoxyCodeLine{12491 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_MEMP  0x00002000  }\textcolor{comment}{// Memory Management Fault Pending}}
\DoxyCodeLine{12492 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_USAGEP                                              \(\backslash\)}}
\DoxyCodeLine{12493 \textcolor{preprocessor}{                                0x00001000  }\textcolor{comment}{// Usage Fault Pending}}
\DoxyCodeLine{12494 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_TICK  0x00000800  }\textcolor{comment}{// SysTick Exception Active}}
\DoxyCodeLine{12495 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_PNDSV 0x00000400  }\textcolor{comment}{// PendSV Exception Active}}
\DoxyCodeLine{12496 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_MON   0x00000100  }\textcolor{comment}{// Debug Monitor Active}}
\DoxyCodeLine{12497 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_SVCA  0x00000080  }\textcolor{comment}{// SVC Call Active}}
\DoxyCodeLine{12498 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_USGA  0x00000008  }\textcolor{comment}{// Usage Fault Active}}
\DoxyCodeLine{12499 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_BUSA  0x00000002  }\textcolor{comment}{// Bus Fault Active}}
\DoxyCodeLine{12500 \textcolor{preprocessor}{\#define NVIC\_SYS\_HND\_CTRL\_MEMA  0x00000001  }\textcolor{comment}{// Memory Management Fault Active}}
\DoxyCodeLine{12501 }
\DoxyCodeLine{12502 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12503 \textcolor{comment}{//}}
\DoxyCodeLine{12504 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_FAULT\_STAT}}
\DoxyCodeLine{12505 \textcolor{comment}{// register.}}
\DoxyCodeLine{12506 \textcolor{comment}{//}}
\DoxyCodeLine{12507 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12508 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_DIV0    0x02000000  }\textcolor{comment}{// Divide-\/by-\/Zero Usage Fault}}
\DoxyCodeLine{12509 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_UNALIGN 0x01000000  }\textcolor{comment}{// Unaligned Access Usage Fault}}
\DoxyCodeLine{12510 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_NOCP    0x00080000  }\textcolor{comment}{// No Coprocessor Usage Fault}}
\DoxyCodeLine{12511 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_INVPC   0x00040000  }\textcolor{comment}{// Invalid PC Load Usage Fault}}
\DoxyCodeLine{12512 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_INVSTAT 0x00020000  }\textcolor{comment}{// Invalid State Usage Fault}}
\DoxyCodeLine{12513 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_UNDEF   0x00010000  }\textcolor{comment}{// Undefined Instruction Usage}}
\DoxyCodeLine{12514                                             \textcolor{comment}{// Fault}}
\DoxyCodeLine{12515 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_BFARV   0x00008000  }\textcolor{comment}{// Bus Fault Address Register Valid}}
\DoxyCodeLine{12516 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_BLSPERR 0x00002000  }\textcolor{comment}{// Bus Fault on Floating-\/Point Lazy}}
\DoxyCodeLine{12517                                             \textcolor{comment}{// State Preservation}}
\DoxyCodeLine{12518 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_BSTKE   0x00001000  }\textcolor{comment}{// Stack Bus Fault}}
\DoxyCodeLine{12519 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_BUSTKE  0x00000800  }\textcolor{comment}{// Unstack Bus Fault}}
\DoxyCodeLine{12520 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_IMPRE   0x00000400  }\textcolor{comment}{// Imprecise Data Bus Error}}
\DoxyCodeLine{12521 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_PRECISE 0x00000200  }\textcolor{comment}{// Precise Data Bus Error}}
\DoxyCodeLine{12522 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_IBUS    0x00000100  }\textcolor{comment}{// Instruction Bus Error}}
\DoxyCodeLine{12523 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_MMARV   0x00000080  }\textcolor{comment}{// Memory Management Fault Address}}
\DoxyCodeLine{12524                                             \textcolor{comment}{// Register Valid}}
\DoxyCodeLine{12525 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_MLSPERR 0x00000020  }\textcolor{comment}{// Memory Management Fault on}}
\DoxyCodeLine{12526                                             \textcolor{comment}{// Floating-\/Point Lazy State}}
\DoxyCodeLine{12527                                             \textcolor{comment}{// Preservation}}
\DoxyCodeLine{12528 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_MSTKE   0x00000010  }\textcolor{comment}{// Stack Access Violation}}
\DoxyCodeLine{12529 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_MUSTKE  0x00000008  }\textcolor{comment}{// Unstack Access Violation}}
\DoxyCodeLine{12530 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_DERR    0x00000002  }\textcolor{comment}{// Data Access Violation}}
\DoxyCodeLine{12531 \textcolor{preprocessor}{\#define NVIC\_FAULT\_STAT\_IERR    0x00000001  }\textcolor{comment}{// Instruction Access Violation}}
\DoxyCodeLine{12532 }
\DoxyCodeLine{12533 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12534 \textcolor{comment}{//}}
\DoxyCodeLine{12535 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_HFAULT\_STAT}}
\DoxyCodeLine{12536 \textcolor{comment}{// register.}}
\DoxyCodeLine{12537 \textcolor{comment}{//}}
\DoxyCodeLine{12538 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12539 \textcolor{preprocessor}{\#define NVIC\_HFAULT\_STAT\_DBG    0x80000000  }\textcolor{comment}{// Debug Event}}
\DoxyCodeLine{12540 \textcolor{preprocessor}{\#define NVIC\_HFAULT\_STAT\_FORCED 0x40000000  }\textcolor{comment}{// Forced Hard Fault}}
\DoxyCodeLine{12541 \textcolor{preprocessor}{\#define NVIC\_HFAULT\_STAT\_VECT   0x00000002  }\textcolor{comment}{// Vector Table Read Fault}}
\DoxyCodeLine{12542 }
\DoxyCodeLine{12543 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12544 \textcolor{comment}{//}}
\DoxyCodeLine{12545 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DEBUG\_STAT}}
\DoxyCodeLine{12546 \textcolor{comment}{// register.}}
\DoxyCodeLine{12547 \textcolor{comment}{//}}
\DoxyCodeLine{12548 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12549 \textcolor{preprocessor}{\#define NVIC\_DEBUG\_STAT\_EXTRNL  0x00000010  }\textcolor{comment}{// EDBGRQ asserted}}
\DoxyCodeLine{12550 \textcolor{preprocessor}{\#define NVIC\_DEBUG\_STAT\_VCATCH  0x00000008  }\textcolor{comment}{// Vector catch}}
\DoxyCodeLine{12551 \textcolor{preprocessor}{\#define NVIC\_DEBUG\_STAT\_DWTTRAP 0x00000004  }\textcolor{comment}{// DWT match}}
\DoxyCodeLine{12552 \textcolor{preprocessor}{\#define NVIC\_DEBUG\_STAT\_BKPT    0x00000002  }\textcolor{comment}{// Breakpoint instruction}}
\DoxyCodeLine{12553 \textcolor{preprocessor}{\#define NVIC\_DEBUG\_STAT\_HALTED  0x00000001  }\textcolor{comment}{// Halt request}}
\DoxyCodeLine{12554 }
\DoxyCodeLine{12555 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12556 \textcolor{comment}{//}}
\DoxyCodeLine{12557 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MM\_ADDR register.}}
\DoxyCodeLine{12558 \textcolor{comment}{//}}
\DoxyCodeLine{12559 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12560 \textcolor{preprocessor}{\#define NVIC\_MM\_ADDR\_M          0xFFFFFFFF  }\textcolor{comment}{// Fault Address}}
\DoxyCodeLine{12561 \textcolor{preprocessor}{\#define NVIC\_MM\_ADDR\_S          0}}
\DoxyCodeLine{12562 }
\DoxyCodeLine{12563 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12564 \textcolor{comment}{//}}
\DoxyCodeLine{12565 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_FAULT\_ADDR}}
\DoxyCodeLine{12566 \textcolor{comment}{// register.}}
\DoxyCodeLine{12567 \textcolor{comment}{//}}
\DoxyCodeLine{12568 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12569 \textcolor{preprocessor}{\#define NVIC\_FAULT\_ADDR\_M       0xFFFFFFFF  }\textcolor{comment}{// Fault Address}}
\DoxyCodeLine{12570 \textcolor{preprocessor}{\#define NVIC\_FAULT\_ADDR\_S       0}}
\DoxyCodeLine{12571 }
\DoxyCodeLine{12572 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12573 \textcolor{comment}{//}}
\DoxyCodeLine{12574 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_CPAC register.}}
\DoxyCodeLine{12575 \textcolor{comment}{//}}
\DoxyCodeLine{12576 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12577 \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP11\_M        0x00C00000  }\textcolor{comment}{// CP11 Coprocessor Access}}
\DoxyCodeLine{12578                                             \textcolor{comment}{// Privilege}}
\DoxyCodeLine{12579 \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP11\_DIS      0x00000000  }\textcolor{comment}{// Access Denied}}
\DoxyCodeLine{12580 \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP11\_PRIV     0x00400000  }\textcolor{comment}{// Privileged Access Only}}
\DoxyCodeLine{12581 \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP11\_FULL     0x00C00000  }\textcolor{comment}{// Full Access}}
\DoxyCodeLine{12582 \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP10\_M        0x00300000  }\textcolor{comment}{// CP10 Coprocessor Access}}
\DoxyCodeLine{12583                                             \textcolor{comment}{// Privilege}}
\DoxyCodeLine{12584 \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP10\_DIS      0x00000000  }\textcolor{comment}{// Access Denied}}
\DoxyCodeLine{12585 \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP10\_PRIV     0x00100000  }\textcolor{comment}{// Privileged Access Only}}
\DoxyCodeLine{12586 \textcolor{preprocessor}{\#define NVIC\_CPAC\_CP10\_FULL     0x00300000  }\textcolor{comment}{// Full Access}}
\DoxyCodeLine{12587 }
\DoxyCodeLine{12588 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12589 \textcolor{comment}{//}}
\DoxyCodeLine{12590 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_TYPE register.}}
\DoxyCodeLine{12591 \textcolor{comment}{//}}
\DoxyCodeLine{12592 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12593 \textcolor{preprocessor}{\#define NVIC\_MPU\_TYPE\_IREGION\_M 0x00FF0000  }\textcolor{comment}{// Number of I Regions}}
\DoxyCodeLine{12594 \textcolor{preprocessor}{\#define NVIC\_MPU\_TYPE\_DREGION\_M 0x0000FF00  }\textcolor{comment}{// Number of D Regions}}
\DoxyCodeLine{12595 \textcolor{preprocessor}{\#define NVIC\_MPU\_TYPE\_SEPARATE  0x00000001  }\textcolor{comment}{// Separate or Unified MPU}}
\DoxyCodeLine{12596 \textcolor{preprocessor}{\#define NVIC\_MPU\_TYPE\_IREGION\_S 16}}
\DoxyCodeLine{12597 \textcolor{preprocessor}{\#define NVIC\_MPU\_TYPE\_DREGION\_S 8}}
\DoxyCodeLine{12598 }
\DoxyCodeLine{12599 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12600 \textcolor{comment}{//}}
\DoxyCodeLine{12601 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_CTRL register.}}
\DoxyCodeLine{12602 \textcolor{comment}{//}}
\DoxyCodeLine{12603 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12604 \textcolor{preprocessor}{\#define NVIC\_MPU\_CTRL\_PRIVDEFEN 0x00000004  }\textcolor{comment}{// MPU Default Region}}
\DoxyCodeLine{12605 \textcolor{preprocessor}{\#define NVIC\_MPU\_CTRL\_HFNMIENA  0x00000002  }\textcolor{comment}{// MPU Enabled During Faults}}
\DoxyCodeLine{12606 \textcolor{preprocessor}{\#define NVIC\_MPU\_CTRL\_ENABLE    0x00000001  }\textcolor{comment}{// MPU Enable}}
\DoxyCodeLine{12607 }
\DoxyCodeLine{12608 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12609 \textcolor{comment}{//}}
\DoxyCodeLine{12610 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_NUMBER}}
\DoxyCodeLine{12611 \textcolor{comment}{// register.}}
\DoxyCodeLine{12612 \textcolor{comment}{//}}
\DoxyCodeLine{12613 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12614 \textcolor{preprocessor}{\#define NVIC\_MPU\_NUMBER\_M       0x00000007  }\textcolor{comment}{// MPU Region to Access}}
\DoxyCodeLine{12615 \textcolor{preprocessor}{\#define NVIC\_MPU\_NUMBER\_S       0}}
\DoxyCodeLine{12616 }
\DoxyCodeLine{12617 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12618 \textcolor{comment}{//}}
\DoxyCodeLine{12619 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_BASE register.}}
\DoxyCodeLine{12620 \textcolor{comment}{//}}
\DoxyCodeLine{12621 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12622 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE\_ADDR\_M    0xFFFFFFE0  }\textcolor{comment}{// Base Address Mask}}
\DoxyCodeLine{12623 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE\_VALID     0x00000010  }\textcolor{comment}{// Region Number Valid}}
\DoxyCodeLine{12624 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE\_REGION\_M  0x00000007  }\textcolor{comment}{// Region Number}}
\DoxyCodeLine{12625 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE\_ADDR\_S    5}}
\DoxyCodeLine{12626 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE\_REGION\_S  0}}
\DoxyCodeLine{12627 }
\DoxyCodeLine{12628 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12629 \textcolor{comment}{//}}
\DoxyCodeLine{12630 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_ATTR register.}}
\DoxyCodeLine{12631 \textcolor{comment}{//}}
\DoxyCodeLine{12632 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12633 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_XN        0x10000000  }\textcolor{comment}{// Instruction Access Disable}}
\DoxyCodeLine{12634 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_AP\_M      0x07000000  }\textcolor{comment}{// Access Privilege}}
\DoxyCodeLine{12635 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_TEX\_M     0x00380000  }\textcolor{comment}{// Type Extension Mask}}
\DoxyCodeLine{12636 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_SHAREABLE 0x00040000  }\textcolor{comment}{// Shareable}}
\DoxyCodeLine{12637 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_CACHEABLE 0x00020000  }\textcolor{comment}{// Cacheable}}
\DoxyCodeLine{12638 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_BUFFRABLE 0x00010000  }\textcolor{comment}{// Bufferable}}
\DoxyCodeLine{12639 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_SRD\_M     0x0000FF00  }\textcolor{comment}{// Subregion Disable Bits}}
\DoxyCodeLine{12640 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_SIZE\_M    0x0000003E  }\textcolor{comment}{// Region Size Mask}}
\DoxyCodeLine{12641 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR\_ENABLE    0x00000001  }\textcolor{comment}{// Region Enable}}
\DoxyCodeLine{12642 }
\DoxyCodeLine{12643 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12644 \textcolor{comment}{//}}
\DoxyCodeLine{12645 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_BASE1 register.}}
\DoxyCodeLine{12646 \textcolor{comment}{//}}
\DoxyCodeLine{12647 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12648 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE1\_ADDR\_M   0xFFFFFFE0  }\textcolor{comment}{// Base Address Mask}}
\DoxyCodeLine{12649 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE1\_VALID    0x00000010  }\textcolor{comment}{// Region Number Valid}}
\DoxyCodeLine{12650 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE1\_REGION\_M 0x00000007  }\textcolor{comment}{// Region Number}}
\DoxyCodeLine{12651 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE1\_ADDR\_S   5}}
\DoxyCodeLine{12652 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE1\_REGION\_S 0}}
\DoxyCodeLine{12653 }
\DoxyCodeLine{12654 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12655 \textcolor{comment}{//}}
\DoxyCodeLine{12656 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_ATTR1 register.}}
\DoxyCodeLine{12657 \textcolor{comment}{//}}
\DoxyCodeLine{12658 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12659 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_XN       0x10000000  }\textcolor{comment}{// Instruction Access Disable}}
\DoxyCodeLine{12660 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_AP\_M     0x07000000  }\textcolor{comment}{// Access Privilege}}
\DoxyCodeLine{12661 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_TEX\_M    0x00380000  }\textcolor{comment}{// Type Extension Mask}}
\DoxyCodeLine{12662 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_SHAREABLE                                              \(\backslash\)}}
\DoxyCodeLine{12663 \textcolor{preprocessor}{                                0x00040000  }\textcolor{comment}{// Shareable}}
\DoxyCodeLine{12664 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_CACHEABLE                                              \(\backslash\)}}
\DoxyCodeLine{12665 \textcolor{preprocessor}{                                0x00020000  }\textcolor{comment}{// Cacheable}}
\DoxyCodeLine{12666 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_BUFFRABLE                                              \(\backslash\)}}
\DoxyCodeLine{12667 \textcolor{preprocessor}{                                0x00010000  }\textcolor{comment}{// Bufferable}}
\DoxyCodeLine{12668 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_SRD\_M    0x0000FF00  }\textcolor{comment}{// Subregion Disable Bits}}
\DoxyCodeLine{12669 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_SIZE\_M   0x0000003E  }\textcolor{comment}{// Region Size Mask}}
\DoxyCodeLine{12670 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR1\_ENABLE   0x00000001  }\textcolor{comment}{// Region Enable}}
\DoxyCodeLine{12671 }
\DoxyCodeLine{12672 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12673 \textcolor{comment}{//}}
\DoxyCodeLine{12674 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_BASE2 register.}}
\DoxyCodeLine{12675 \textcolor{comment}{//}}
\DoxyCodeLine{12676 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12677 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE2\_ADDR\_M   0xFFFFFFE0  }\textcolor{comment}{// Base Address Mask}}
\DoxyCodeLine{12678 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE2\_VALID    0x00000010  }\textcolor{comment}{// Region Number Valid}}
\DoxyCodeLine{12679 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE2\_REGION\_M 0x00000007  }\textcolor{comment}{// Region Number}}
\DoxyCodeLine{12680 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE2\_ADDR\_S   5}}
\DoxyCodeLine{12681 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE2\_REGION\_S 0}}
\DoxyCodeLine{12682 }
\DoxyCodeLine{12683 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12684 \textcolor{comment}{//}}
\DoxyCodeLine{12685 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_ATTR2 register.}}
\DoxyCodeLine{12686 \textcolor{comment}{//}}
\DoxyCodeLine{12687 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12688 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_XN       0x10000000  }\textcolor{comment}{// Instruction Access Disable}}
\DoxyCodeLine{12689 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_AP\_M     0x07000000  }\textcolor{comment}{// Access Privilege}}
\DoxyCodeLine{12690 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_TEX\_M    0x00380000  }\textcolor{comment}{// Type Extension Mask}}
\DoxyCodeLine{12691 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_SHAREABLE                                              \(\backslash\)}}
\DoxyCodeLine{12692 \textcolor{preprocessor}{                                0x00040000  }\textcolor{comment}{// Shareable}}
\DoxyCodeLine{12693 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_CACHEABLE                                              \(\backslash\)}}
\DoxyCodeLine{12694 \textcolor{preprocessor}{                                0x00020000  }\textcolor{comment}{// Cacheable}}
\DoxyCodeLine{12695 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_BUFFRABLE                                              \(\backslash\)}}
\DoxyCodeLine{12696 \textcolor{preprocessor}{                                0x00010000  }\textcolor{comment}{// Bufferable}}
\DoxyCodeLine{12697 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_SRD\_M    0x0000FF00  }\textcolor{comment}{// Subregion Disable Bits}}
\DoxyCodeLine{12698 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_SIZE\_M   0x0000003E  }\textcolor{comment}{// Region Size Mask}}
\DoxyCodeLine{12699 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR2\_ENABLE   0x00000001  }\textcolor{comment}{// Region Enable}}
\DoxyCodeLine{12700 }
\DoxyCodeLine{12701 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12702 \textcolor{comment}{//}}
\DoxyCodeLine{12703 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_BASE3 register.}}
\DoxyCodeLine{12704 \textcolor{comment}{//}}
\DoxyCodeLine{12705 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12706 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE3\_ADDR\_M   0xFFFFFFE0  }\textcolor{comment}{// Base Address Mask}}
\DoxyCodeLine{12707 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE3\_VALID    0x00000010  }\textcolor{comment}{// Region Number Valid}}
\DoxyCodeLine{12708 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE3\_REGION\_M 0x00000007  }\textcolor{comment}{// Region Number}}
\DoxyCodeLine{12709 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE3\_ADDR\_S   5}}
\DoxyCodeLine{12710 \textcolor{preprocessor}{\#define NVIC\_MPU\_BASE3\_REGION\_S 0}}
\DoxyCodeLine{12711 }
\DoxyCodeLine{12712 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12713 \textcolor{comment}{//}}
\DoxyCodeLine{12714 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_MPU\_ATTR3 register.}}
\DoxyCodeLine{12715 \textcolor{comment}{//}}
\DoxyCodeLine{12716 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12717 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_XN       0x10000000  }\textcolor{comment}{// Instruction Access Disable}}
\DoxyCodeLine{12718 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_AP\_M     0x07000000  }\textcolor{comment}{// Access Privilege}}
\DoxyCodeLine{12719 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_TEX\_M    0x00380000  }\textcolor{comment}{// Type Extension Mask}}
\DoxyCodeLine{12720 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_SHAREABLE                                              \(\backslash\)}}
\DoxyCodeLine{12721 \textcolor{preprocessor}{                                0x00040000  }\textcolor{comment}{// Shareable}}
\DoxyCodeLine{12722 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_CACHEABLE                                              \(\backslash\)}}
\DoxyCodeLine{12723 \textcolor{preprocessor}{                                0x00020000  }\textcolor{comment}{// Cacheable}}
\DoxyCodeLine{12724 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_BUFFRABLE                                              \(\backslash\)}}
\DoxyCodeLine{12725 \textcolor{preprocessor}{                                0x00010000  }\textcolor{comment}{// Bufferable}}
\DoxyCodeLine{12726 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_SRD\_M    0x0000FF00  }\textcolor{comment}{// Subregion Disable Bits}}
\DoxyCodeLine{12727 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_SIZE\_M   0x0000003E  }\textcolor{comment}{// Region Size Mask}}
\DoxyCodeLine{12728 \textcolor{preprocessor}{\#define NVIC\_MPU\_ATTR3\_ENABLE   0x00000001  }\textcolor{comment}{// Region Enable}}
\DoxyCodeLine{12729 }
\DoxyCodeLine{12730 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12731 \textcolor{comment}{//}}
\DoxyCodeLine{12732 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DBG\_CTRL register.}}
\DoxyCodeLine{12733 \textcolor{comment}{//}}
\DoxyCodeLine{12734 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12735 \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_DBGKEY\_M  0xFFFF0000  }\textcolor{comment}{// Debug key mask}}
\DoxyCodeLine{12736 \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_DBGKEY    0xA05F0000  }\textcolor{comment}{// Debug key}}
\DoxyCodeLine{12737 \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_S\_RESET\_ST                                              \(\backslash\)}}
\DoxyCodeLine{12738 \textcolor{preprocessor}{                                0x02000000  }\textcolor{comment}{// Core has reset since last read}}
\DoxyCodeLine{12739 \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_S\_RETIRE\_ST                                             \(\backslash\)}}
\DoxyCodeLine{12740 \textcolor{preprocessor}{                                0x01000000  }\textcolor{comment}{// Core has executed insruction}}
\DoxyCodeLine{12741                                             \textcolor{comment}{// since last read}}
\DoxyCodeLine{12742 \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_S\_LOCKUP  0x00080000  }\textcolor{comment}{// Core is locked up}}
\DoxyCodeLine{12743 \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_S\_SLEEP   0x00040000  }\textcolor{comment}{// Core is sleeping}}
\DoxyCodeLine{12744 \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_S\_HALT    0x00020000  }\textcolor{comment}{// Core status on halt}}
\DoxyCodeLine{12745 \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_S\_REGRDY  0x00010000  }\textcolor{comment}{// Register read/write available}}
\DoxyCodeLine{12746 \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_C\_SNAPSTALL                                             \(\backslash\)}}
\DoxyCodeLine{12747 \textcolor{preprocessor}{                                0x00000020  }\textcolor{comment}{// Breaks a stalled load/store}}
\DoxyCodeLine{12748 \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_C\_MASKINT 0x00000008  }\textcolor{comment}{// Mask interrupts when stepping}}
\DoxyCodeLine{12749 \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_C\_STEP    0x00000004  }\textcolor{comment}{// Step the core}}
\DoxyCodeLine{12750 \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_C\_HALT    0x00000002  }\textcolor{comment}{// Halt the core}}
\DoxyCodeLine{12751 \textcolor{preprocessor}{\#define NVIC\_DBG\_CTRL\_C\_DEBUGEN 0x00000001  }\textcolor{comment}{// Enable debug}}
\DoxyCodeLine{12752 }
\DoxyCodeLine{12753 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12754 \textcolor{comment}{//}}
\DoxyCodeLine{12755 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DBG\_XFER register.}}
\DoxyCodeLine{12756 \textcolor{comment}{//}}
\DoxyCodeLine{12757 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12758 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_WNR   0x00010000  }\textcolor{comment}{// Write or not read}}
\DoxyCodeLine{12759 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_SEL\_M 0x0000001F  }\textcolor{comment}{// Register}}
\DoxyCodeLine{12760 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R0    0x00000000  }\textcolor{comment}{// Register R0}}
\DoxyCodeLine{12761 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R1    0x00000001  }\textcolor{comment}{// Register R1}}
\DoxyCodeLine{12762 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R2    0x00000002  }\textcolor{comment}{// Register R2}}
\DoxyCodeLine{12763 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R3    0x00000003  }\textcolor{comment}{// Register R3}}
\DoxyCodeLine{12764 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R4    0x00000004  }\textcolor{comment}{// Register R4}}
\DoxyCodeLine{12765 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R5    0x00000005  }\textcolor{comment}{// Register R5}}
\DoxyCodeLine{12766 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R6    0x00000006  }\textcolor{comment}{// Register R6}}
\DoxyCodeLine{12767 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R7    0x00000007  }\textcolor{comment}{// Register R7}}
\DoxyCodeLine{12768 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R8    0x00000008  }\textcolor{comment}{// Register R8}}
\DoxyCodeLine{12769 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R9    0x00000009  }\textcolor{comment}{// Register R9}}
\DoxyCodeLine{12770 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R10   0x0000000A  }\textcolor{comment}{// Register R10}}
\DoxyCodeLine{12771 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R11   0x0000000B  }\textcolor{comment}{// Register R11}}
\DoxyCodeLine{12772 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R12   0x0000000C  }\textcolor{comment}{// Register R12}}
\DoxyCodeLine{12773 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R13   0x0000000D  }\textcolor{comment}{// Register R13}}
\DoxyCodeLine{12774 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R14   0x0000000E  }\textcolor{comment}{// Register R14}}
\DoxyCodeLine{12775 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_R15   0x0000000F  }\textcolor{comment}{// Register R15}}
\DoxyCodeLine{12776 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_FLAGS 0x00000010  }\textcolor{comment}{// xPSR/Flags register}}
\DoxyCodeLine{12777 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_MSP   0x00000011  }\textcolor{comment}{// Main SP}}
\DoxyCodeLine{12778 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_PSP   0x00000012  }\textcolor{comment}{// Process SP}}
\DoxyCodeLine{12779 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_DSP   0x00000013  }\textcolor{comment}{// Deep SP}}
\DoxyCodeLine{12780 \textcolor{preprocessor}{\#define NVIC\_DBG\_XFER\_REG\_CFBP  0x00000014  }\textcolor{comment}{// Control/Fault/BasePri/PriMask}}
\DoxyCodeLine{12781 }
\DoxyCodeLine{12782 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12783 \textcolor{comment}{//}}
\DoxyCodeLine{12784 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DBG\_DATA register.}}
\DoxyCodeLine{12785 \textcolor{comment}{//}}
\DoxyCodeLine{12786 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12787 \textcolor{preprocessor}{\#define NVIC\_DBG\_DATA\_M         0xFFFFFFFF  }\textcolor{comment}{// Data temporary cache}}
\DoxyCodeLine{12788 \textcolor{preprocessor}{\#define NVIC\_DBG\_DATA\_S         0}}
\DoxyCodeLine{12789 }
\DoxyCodeLine{12790 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12791 \textcolor{comment}{//}}
\DoxyCodeLine{12792 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_DBG\_INT register.}}
\DoxyCodeLine{12793 \textcolor{comment}{//}}
\DoxyCodeLine{12794 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12795 \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_HARDERR    0x00000400  }\textcolor{comment}{// Debug trap on hard fault}}
\DoxyCodeLine{12796 \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_INTERR     0x00000200  }\textcolor{comment}{// Debug trap on interrupt errors}}
\DoxyCodeLine{12797 \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_BUSERR     0x00000100  }\textcolor{comment}{// Debug trap on bus error}}
\DoxyCodeLine{12798 \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_STATERR    0x00000080  }\textcolor{comment}{// Debug trap on usage fault state}}
\DoxyCodeLine{12799 \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_CHKERR     0x00000040  }\textcolor{comment}{// Debug trap on usage fault check}}
\DoxyCodeLine{12800 \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_NOCPERR    0x00000020  }\textcolor{comment}{// Debug trap on coprocessor error}}
\DoxyCodeLine{12801 \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_MMERR      0x00000010  }\textcolor{comment}{// Debug trap on mem manage fault}}
\DoxyCodeLine{12802 \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_RESET      0x00000008  }\textcolor{comment}{// Core reset status}}
\DoxyCodeLine{12803 \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_RSTPENDCLR 0x00000004  }\textcolor{comment}{// Clear pending core reset}}
\DoxyCodeLine{12804 \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_RSTPENDING 0x00000002  }\textcolor{comment}{// Core reset is pending}}
\DoxyCodeLine{12805 \textcolor{preprocessor}{\#define NVIC\_DBG\_INT\_RSTVCATCH  0x00000001  }\textcolor{comment}{// Reset vector catch}}
\DoxyCodeLine{12806 }
\DoxyCodeLine{12807 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12808 \textcolor{comment}{//}}
\DoxyCodeLine{12809 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_SW\_TRIG register.}}
\DoxyCodeLine{12810 \textcolor{comment}{//}}
\DoxyCodeLine{12811 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12812 \textcolor{preprocessor}{\#define NVIC\_SW\_TRIG\_INTID\_M    0x000000FF  }\textcolor{comment}{// Interrupt ID}}
\DoxyCodeLine{12813 \textcolor{preprocessor}{\#define NVIC\_SW\_TRIG\_INTID\_S    0}}
\DoxyCodeLine{12814 }
\DoxyCodeLine{12815 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12816 \textcolor{comment}{//}}
\DoxyCodeLine{12817 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_FPCC register.}}
\DoxyCodeLine{12818 \textcolor{comment}{//}}
\DoxyCodeLine{12819 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12820 \textcolor{preprocessor}{\#define NVIC\_FPCC\_ASPEN         0x80000000  }\textcolor{comment}{// Automatic State Preservation}}
\DoxyCodeLine{12821                                             \textcolor{comment}{// Enable}}
\DoxyCodeLine{12822 \textcolor{preprocessor}{\#define NVIC\_FPCC\_LSPEN         0x40000000  }\textcolor{comment}{// Lazy State Preservation Enable}}
\DoxyCodeLine{12823 \textcolor{preprocessor}{\#define NVIC\_FPCC\_MONRDY        0x00000100  }\textcolor{comment}{// Monitor Ready}}
\DoxyCodeLine{12824 \textcolor{preprocessor}{\#define NVIC\_FPCC\_BFRDY         0x00000040  }\textcolor{comment}{// Bus Fault Ready}}
\DoxyCodeLine{12825 \textcolor{preprocessor}{\#define NVIC\_FPCC\_MMRDY         0x00000020  }\textcolor{comment}{// Memory Management Fault Ready}}
\DoxyCodeLine{12826 \textcolor{preprocessor}{\#define NVIC\_FPCC\_HFRDY         0x00000010  }\textcolor{comment}{// Hard Fault Ready}}
\DoxyCodeLine{12827 \textcolor{preprocessor}{\#define NVIC\_FPCC\_THREAD        0x00000008  }\textcolor{comment}{// Thread Mode}}
\DoxyCodeLine{12828 \textcolor{preprocessor}{\#define NVIC\_FPCC\_USER          0x00000002  }\textcolor{comment}{// User Privilege Level}}
\DoxyCodeLine{12829 \textcolor{preprocessor}{\#define NVIC\_FPCC\_LSPACT        0x00000001  }\textcolor{comment}{// Lazy State Preservation Active}}
\DoxyCodeLine{12830 }
\DoxyCodeLine{12831 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12832 \textcolor{comment}{//}}
\DoxyCodeLine{12833 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_FPCA register.}}
\DoxyCodeLine{12834 \textcolor{comment}{//}}
\DoxyCodeLine{12835 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12836 \textcolor{preprocessor}{\#define NVIC\_FPCA\_ADDRESS\_M     0xFFFFFFF8  }\textcolor{comment}{// Address}}
\DoxyCodeLine{12837 \textcolor{preprocessor}{\#define NVIC\_FPCA\_ADDRESS\_S     3}}
\DoxyCodeLine{12838 }
\DoxyCodeLine{12839 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12840 \textcolor{comment}{//}}
\DoxyCodeLine{12841 \textcolor{comment}{// The following are defines for the bit fields in the NVIC\_FPDSC register.}}
\DoxyCodeLine{12842 \textcolor{comment}{//}}
\DoxyCodeLine{12843 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12844 \textcolor{preprocessor}{\#define NVIC\_FPDSC\_AHP          0x04000000  }\textcolor{comment}{// AHP Bit Default}}
\DoxyCodeLine{12845 \textcolor{preprocessor}{\#define NVIC\_FPDSC\_DN           0x02000000  }\textcolor{comment}{// DN Bit Default}}
\DoxyCodeLine{12846 \textcolor{preprocessor}{\#define NVIC\_FPDSC\_FZ           0x01000000  }\textcolor{comment}{// FZ Bit Default}}
\DoxyCodeLine{12847 \textcolor{preprocessor}{\#define NVIC\_FPDSC\_RMODE\_M      0x00C00000  }\textcolor{comment}{// RMODE Bit Default}}
\DoxyCodeLine{12848 \textcolor{preprocessor}{\#define NVIC\_FPDSC\_RMODE\_RN     0x00000000  }\textcolor{comment}{// Round to Nearest (RN) mode}}
\DoxyCodeLine{12849 \textcolor{preprocessor}{\#define NVIC\_FPDSC\_RMODE\_RP     0x00400000  }\textcolor{comment}{// Round towards Plus Infinity (RP)}}
\DoxyCodeLine{12850                                             \textcolor{comment}{// mode}}
\DoxyCodeLine{12851 \textcolor{preprocessor}{\#define NVIC\_FPDSC\_RMODE\_RM     0x00800000  }\textcolor{comment}{// Round towards Minus Infinity}}
\DoxyCodeLine{12852                                             \textcolor{comment}{// (RM) mode}}
\DoxyCodeLine{12853 \textcolor{preprocessor}{\#define NVIC\_FPDSC\_RMODE\_RZ     0x00C00000  }\textcolor{comment}{// Round towards Zero (RZ) mode}}
\DoxyCodeLine{12854 }
\DoxyCodeLine{12855 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12856 \textcolor{comment}{//}}
\DoxyCodeLine{12857 \textcolor{comment}{// The following definitions are deprecated.}}
\DoxyCodeLine{12858 \textcolor{comment}{//}}
\DoxyCodeLine{12859 \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{12860 \textcolor{preprocessor}{\#ifndef DEPRECATED}}
\DoxyCodeLine{12861 \textcolor{preprocessor}{\#define SYSCTL\_DID0\_CLASS\_BLIZZARD                                            \(\backslash\)}}
\DoxyCodeLine{12862 \textcolor{preprocessor}{                                0x00050000  }\textcolor{comment}{// Tiva(TM) C Series TM4C123-\/class}}
\DoxyCodeLine{12863                                             \textcolor{comment}{// microcontrollers}}
\DoxyCodeLine{12864 }
\DoxyCodeLine{12865 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{12866 }
\DoxyCodeLine{12867 \textcolor{preprocessor}{\#endif }\textcolor{comment}{// \_\_TM4C123GH6PM\_H\_\_}}

\end{DoxyCode}
