Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 30308cdd943b4239abbfcc0a418c71f7 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L cordic_v6_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Integrator_behav xil_defaultlib.Integrator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:343]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:344]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:346]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:348]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:349]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:352]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:353]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:354]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:355]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:356]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Repository/FYP-FINAL/project final files/all verilog files/multiplier_16bit.v:357]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port r2 [D:/Repository/FYP-FINAL/project final files/all verilog files/Integrator.v:71]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
