v 20201216 2
C 42700 45600 1 0 0 2n7002.sym
{
T 42925 45900 5 10 1 1 0 1 1
refdes=M2
T 42800 46400 5 10 0 1 0 0 1
value=2N7002P
T 43200 46200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 44200 46200 5 10 0 1 0 0 1
device=NMOS
}
C 44900 45600 1 0 1 2n7002.sym
{
T 44675 45900 5 10 1 1 0 7 1
refdes=M4
T 44800 46400 5 10 0 1 0 6 1
value=2N7002P
T 44400 46200 5 10 0 1 0 6 1
footprint=sot23-nmos
T 43400 46200 5 10 0 1 0 6 1
device=NMOS
}
C 44900 46600 1 0 1 BSS84.sym
{
T 44675 46900 5 10 1 1 0 7 1
refdes=M3
T 44800 47400 5 10 0 1 0 6 1
value=BSS84
T 44400 47200 5 10 0 1 0 6 1
footprint=sot23-pmos
T 43400 47200 5 10 0 1 0 6 1
device=PMOS
}
C 42700 46600 1 0 0 BSS84.sym
{
T 42925 46900 5 10 1 1 0 1 1
refdes=M1
T 42800 47400 5 10 0 1 0 0 1
value=BSS84
T 43200 47200 5 10 0 1 0 0 1
footprint=sot23-pmos
T 44200 47200 5 10 0 1 0 0 1
device=PMOS
}
C 43400 46100 1 0 0 resistor-load.sym
{
T 43700 46500 5 10 0 0 0 0 1
device=RESISTOR
T 44050 46250 5 10 1 1 0 0 1
refdes=R2
T 43800 46200 5 10 0 1 0 0 1
footprint=0603-boxed
T 43800 46200 5 10 0 1 0 0 1
value=3.3k
}
C 42200 47700 1 90 1 pdtc124.sym
{
T 41900 47500 5 10 1 1 270 1 1
refdes=Q1
T 41700 47000 5 10 0 1 270 2 1
footprint=sot323-bjt
T 41500 47600 5 10 0 1 270 2 1
value=PDTC124TU
}
C 45600 46000 1 90 0 pdtc124.sym
{
T 45300 46200 5 10 1 1 90 1 1
refdes=Q3
T 45100 46700 5 10 0 1 90 0 1
footprint=sot323-bjt
T 44900 46100 5 10 0 1 90 0 1
value=PDTC124TU
}
C 42000 46000 1 270 1 pdtc124.sym
{
T 42300 46200 5 10 1 1 270 7 1
refdes=Q2
T 42500 46700 5 10 0 1 270 6 1
footprint=sot323-bjt
T 42700 46100 5 10 0 1 270 6 1
value=PDTC124TU
}
N 43100 46700 43100 46100 4
N 44500 46700 44500 46100 4
N 44900 45900 44900 46900 4
N 42700 46900 42700 45900 4
C 43300 46500 1 0 0 resistor-load.sym
{
T 43600 46900 5 10 0 0 0 0 1
device=RESISTOR
T 43950 46650 5 10 1 1 0 0 1
refdes=R1
T 43700 46600 5 10 0 1 0 0 1
footprint=0603-boxed
T 43700 46600 5 10 0 1 0 0 1
value=3.3k
}
N 42700 46200 43400 46200 4
N 44300 46200 44500 46200 4
N 44900 46600 44200 46600 4
N 43300 46600 43100 46600 4
N 43100 47100 44500 47100 4
N 43100 45700 44500 45700 4
C 43400 47300 1 90 0 out-1.sym
{
T 43100 47300 5 10 0 0 90 0 1
device=OUTPUT
T 43200 47600 5 10 1 1 0 6 1
refdes=QL
T 42900 47300 5 10 0 0 90 0 1
footprint=anchor
}
C 44400 47300 1 90 0 out-1.sym
{
T 44100 47300 5 10 0 0 90 0 1
device=OUTPUT
T 44400 47600 5 10 1 1 0 0 1
refdes=QR
T 43900 47300 5 10 0 0 90 0 1
footprint=anchor
}
N 44300 47300 44300 46200 4
N 42500 46400 42700 46400 4
C 42100 46300 1 0 1 out-1.sym
{
T 42100 46600 5 10 0 0 0 6 1
device=OUTPUT
T 41700 46300 5 10 1 1 180 6 1
refdes=RR
T 42100 46800 5 10 0 0 0 6 1
footprint=anchor
}
N 43300 47300 43300 46600 4
N 44900 46400 45100 46400 4
C 45500 46300 1 0 0 out-1.sym
{
T 45500 46600 5 10 0 0 0 0 1
device=OUTPUT
T 45800 46500 5 10 1 1 0 0 1
refdes=L
T 45500 46800 5 10 0 0 0 0 1
footprint=anchor
}
C 41700 47200 1 0 1 out-1.sym
{
T 41700 47500 5 10 0 0 0 6 1
device=OUTPUT
T 41500 47400 5 10 1 1 0 6 1
refdes=LB
T 41700 47700 5 10 0 0 0 6 1
footprint=anchor
}
N 42100 47300 43300 47300 4
C 41300 47600 1 0 0 in-1.sym
{
T 41300 48100 5 10 0 0 0 0 1
footprint=anchor
T 41300 47900 5 10 0 0 0 0 1
device=INPUT
T 41400 47800 5 10 1 1 0 0 1
refdes=STROBEB
}
C 41700 45700 1 0 0 in-1.sym
{
T 41700 46200 5 10 0 0 0 0 1
footprint=anchor
T 41700 46000 5 10 0 0 0 0 1
device=INPUT
T 41400 45500 5 10 1 1 0 0 1
refdes=STROBE
}
C 43700 47700 1 270 0 in-1.sym
{
T 44200 47700 5 10 0 0 270 0 1
footprint=anchor
T 44000 47700 5 10 0 0 270 0 1
device=INPUT
T 43725 47700 5 10 1 1 270 6 1
refdes=Vdd
}
C 44100 45400 1 0 1 in-1.sym
{
T 44100 45900 5 10 0 0 0 6 1
footprint=anchor
T 44100 45700 5 10 0 0 0 6 1
device=INPUT
T 43800 45475 5 10 1 1 0 5 1
refdes=GND
}
N 43500 45500 43500 45700 4
N 42300 46000 42300 45200 4
N 42300 45200 45300 45200 4
N 45300 45200 45300 46000 4
