$date
	Mon May 05 21:31:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module inst_mem_tb $end
$var wire 18 ! o_instruction [17:0] $end
$var reg 14 " i_address [13:0] $end
$var reg 1 # r_clk $end
$scope module uut $end
$var wire 14 $ i_address [13:0] $end
$var wire 1 % i_clk $end
$var reg 18 & instruction [17:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
b10000000000000 $
0#
b10000000000000 "
bx !
$end
#50000
b1 &
b1 !
1#
1%
#100000
0#
0%
#150000
b10000000000001 "
b10000000000001 $
1#
1%
#200000
0#
0%
#250000
b10010001101000101 &
b10010001101000101 !
b10000000000010 "
b10000000000010 $
1#
1%
#300000
0#
0%
#350000
b10000000000011 "
b10000000000011 $
b101010101010101010 &
b101010101010101010 !
1#
1%
#400000
0#
0%
#450000
b111111001111110011 &
b111111001111110011 !
b10000000000100 "
b10000000000100 $
1#
1%
#500000
0#
0%
#550000
b10000000000101 "
b10000000000101 $
b1100000011000000 &
b1100000011000000 !
1#
1%
#600000
0#
0%
#650000
b11101000111010001 &
b11101000111010001 !
b10000000000110 "
b10000000000110 $
1#
1%
#700000
0#
0%
#750000
b10000000000111 "
b10000000000111 $
b11111111111111111 &
b11111111111111111 !
1#
1%
#800000
0#
0%
#850000
b101111111111111111 &
b101111111111111111 !
b10000000001000 "
b10000000001000 $
1#
1%
#900000
0#
0%
#950000
b10000000001001 "
b10000000001001 $
b111111111011101010 &
b111111111011101010 !
1#
1%
#1000000
0#
0%
#1050000
bx &
bx !
1#
1%
