Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 26 14:10:29 2025
| Host         : LAPTOP-82VPUES0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file image_top_timing_summary_routed.rpt -pb image_top_timing_summary_routed.pb -rpx image_top_timing_summary_routed.rpx -warn_on_violation
| Design       : image_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: div_inst/count_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   71          inf        0.000                      0                   71           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_ctrl/blank_reg_inv_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.876ns  (logic 4.150ns (70.636%)  route 1.725ns (29.364%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE                         0.000     0.000 r  vga_ctrl/blank_reg_inv_lopt_replica_2/C
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  vga_ctrl/blank_reg_inv_lopt_replica_2/Q
                         net (fo=1, routed)           1.725     2.356    lopt_1
    H19                  OBUF (Prop_obuf_I_O)         3.519     5.876 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.876    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/blank_reg_inv_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.868ns  (logic 4.155ns (70.797%)  route 1.714ns (29.203%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE                         0.000     0.000 r  vga_ctrl/blank_reg_inv_lopt_replica/C
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  vga_ctrl/blank_reg_inv_lopt_replica/Q
                         net (fo=1, routed)           1.714     2.345    lopt
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.868 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.868    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/VS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 4.134ns (70.510%)  route 1.729ns (29.490%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  vga_ctrl/VS_reg/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  vga_ctrl/VS_reg/Q
                         net (fo=1, routed)           1.729     2.360    VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.863 r  VS_OBUF_inst/O
                         net (fo=0)                   0.000     5.863    VS
    R19                                                               r  VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/blank_reg_inv_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.825ns  (logic 4.155ns (71.328%)  route 1.670ns (28.672%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE                         0.000     0.000 r  vga_ctrl/blank_reg_inv_lopt_replica_3/C
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  vga_ctrl/blank_reg_inv_lopt_replica_3/Q
                         net (fo=1, routed)           1.670     2.301    lopt_2
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.825 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.825    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/HS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.798ns  (logic 4.128ns (71.190%)  route 1.670ns (28.810%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  vga_ctrl/HS_reg/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  vga_ctrl/HS_reg/Q
                         net (fo=1, routed)           1.670     2.301    HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.798 r  HS_OBUF_inst/O
                         net (fo=0)                   0.000     5.798    HS
    P19                                                               r  HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/blank_reg_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.667ns  (logic 4.133ns (72.945%)  route 1.533ns (27.055%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  vga_ctrl/blank_reg_inv/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  vga_ctrl/blank_reg_inv/Q
                         net (fo=1, routed)           1.533     2.164    RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.667 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.667    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_ctrl/hcounter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.390ns  (logic 1.565ns (35.653%)  route 2.825ns (64.347%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.869     3.310    vga_ctrl/AR[0]
    SLICE_X1Y32          LUT6 (Prop_lut6_I5_O)        0.124     3.434 r  vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.956     4.390    vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  vga_ctrl/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_ctrl/hcounter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.390ns  (logic 1.565ns (35.653%)  route 2.825ns (64.347%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.869     3.310    vga_ctrl/AR[0]
    SLICE_X1Y32          LUT6 (Prop_lut6_I5_O)        0.124     3.434 r  vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.956     4.390    vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  vga_ctrl/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_ctrl/hcounter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.390ns  (logic 1.565ns (35.653%)  route 2.825ns (64.347%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.869     3.310    vga_ctrl/AR[0]
    SLICE_X1Y32          LUT6 (Prop_lut6_I5_O)        0.124     3.434 r  vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.956     4.390    vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  vga_ctrl/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_ctrl/hcounter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.390ns  (logic 1.565ns (35.653%)  route 2.825ns (64.347%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.869     3.310    vga_ctrl/AR[0]
    SLICE_X1Y32          LUT6 (Prop_lut6_I5_O)        0.124     3.434 r  vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.956     4.390    vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  vga_ctrl/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/vcounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.240ns (75.628%)  route 0.077ns (24.372%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[4]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_ctrl/vcounter_reg[4]/Q
                         net (fo=5, routed)           0.077     0.272    vga_ctrl/vc[4]
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.317 r  vga_ctrl/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.317    vga_ctrl/plusOp__1[5]
    SLICE_X2Y31          FDRE                                         r  vga_ctrl/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div_inst/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE                         0.000     0.000 r  div_inst/count_reg[0]/C
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div_inst/count_reg[0]/Q
                         net (fo=2, routed)           0.173     0.314    div_inst/count_reg_n_0_[0]
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.042     0.356 r  div_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.356    div_inst/plusOp[1]
    SLICE_X0Y30          FDCE                                         r  div_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div_inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE                         0.000     0.000 r  div_inst/count_reg[0]/C
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  div_inst/count_reg[0]/Q
                         net (fo=2, routed)           0.173     0.314    div_inst/count_reg_n_0_[0]
    SLICE_X0Y30          LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  div_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    div_inst/plusOp[0]
    SLICE_X0Y30          FDCE                                         r  div_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/vcounter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.240ns (62.463%)  route 0.144ns (37.537%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[9]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_ctrl/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.144     0.339    vga_ctrl/vc[9]
    SLICE_X1Y33          LUT4 (Prop_lut4_I2_O)        0.045     0.384 r  vga_ctrl/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000     0.384    vga_ctrl/plusOp__1[10]
    SLICE_X1Y33          FDRE                                         r  vga_ctrl/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/hcounter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.240ns (58.789%)  route 0.168ns (41.211%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[9]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_ctrl/hcounter_reg[9]/Q
                         net (fo=5, routed)           0.168     0.363    vga_ctrl/hc[9]
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.045     0.408 r  vga_ctrl/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.408    vga_ctrl/plusOp__0[9]
    SLICE_X3Y32          FDRE                                         r  vga_ctrl/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/vcounter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.240ns (58.503%)  route 0.170ns (41.497%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[6]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_ctrl/vcounter_reg[6]/Q
                         net (fo=8, routed)           0.170     0.365    vga_ctrl/vc[6]
    SLICE_X1Y34          LUT3 (Prop_lut3_I2_O)        0.045     0.410 r  vga_ctrl/vcounter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.410    vga_ctrl/plusOp__1[6]
    SLICE_X1Y34          FDRE                                         r  vga_ctrl/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/vcounter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.280ns (68.210%)  route 0.130ns (31.790%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[8]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.182     0.182 r  vga_ctrl/vcounter_reg[8]/Q
                         net (fo=6, routed)           0.130     0.312    vga_ctrl/vc[8]
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.098     0.410 r  vga_ctrl/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.410    vga_ctrl/plusOp__1[9]
    SLICE_X1Y34          FDRE                                         r  vga_ctrl/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/vcounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.240ns (57.385%)  route 0.178ns (42.615%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[6]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_ctrl/vcounter_reg[6]/Q
                         net (fo=8, routed)           0.178     0.373    vga_ctrl/vc[6]
    SLICE_X1Y34          LUT4 (Prop_lut4_I1_O)        0.045     0.418 r  vga_ctrl/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.418    vga_ctrl/plusOp__1[7]
    SLICE_X1Y34          FDRE                                         r  vga_ctrl/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/hcounter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.263ns (62.680%)  route 0.157ns (37.320%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[7]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_ctrl/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.157     0.375    vga_ctrl/hc[7]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.045     0.420 r  vga_ctrl/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000     0.420    vga_ctrl/plusOp__0[10]
    SLICE_X3Y32          FDRE                                         r  vga_ctrl/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/vcounter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.244ns (57.789%)  route 0.178ns (42.211%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[6]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_ctrl/vcounter_reg[6]/Q
                         net (fo=8, routed)           0.178     0.373    vga_ctrl/vc[6]
    SLICE_X1Y34          LUT5 (Prop_lut5_I1_O)        0.049     0.422 r  vga_ctrl/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.422    vga_ctrl/plusOp__1[8]
    SLICE_X1Y34          FDRE                                         r  vga_ctrl/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------





