
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120444                       # Number of seconds simulated
sim_ticks                                120443692411                       # Number of ticks simulated
final_tick                               1178302513724                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  86134                       # Simulator instruction rate (inst/s)
host_op_rate                                   108755                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3129023                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908000                       # Number of bytes of host memory used
host_seconds                                 38492.43                       # Real time elapsed on the host
sim_insts                                  3315501613                       # Number of instructions simulated
sim_ops                                    4186251912                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2201088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       520320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       521344                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3247872                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1278592                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1278592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17196                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4065                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4073                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25374                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9989                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9989                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18274830                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17004                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4320027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4328529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                26965895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10627                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17004                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14878                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              42509                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10615683                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10615683                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10615683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18274830                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17004                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4320027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4328529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               37581578                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144590268                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23177739                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086668                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933635                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9374667                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673703                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438233                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87769                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104524121                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128038107                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23177739                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11111936                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27192127                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6264862                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5582603                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12109466                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573942                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141598069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.101476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114405942     80.80%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783900      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365884      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381331      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2266906      1.60%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125653      0.79%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779332      0.55%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977666      1.40%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13511455      9.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141598069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160299                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.885524                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103348673                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7002198                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26844793                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109646                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4292750                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731943                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6469                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154444720                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51196                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4292750                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103865367                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4346040                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1489755                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26427994                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1176155                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152991012                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2476                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402934                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623750                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        22995                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214051337                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713094169                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713094169                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45792112                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33896                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17874                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3812932                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188548                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308994                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1702637                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149135553                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33894                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139193473                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108783                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25181236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57169674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1850                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141598069                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983018                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581903                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84211533     59.47%     59.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23736947     16.76%     76.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11950096      8.44%     84.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7811270      5.52%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6907908      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701044      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3064894      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118708      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95669      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141598069                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977322     74.84%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156684     12.00%     86.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171955     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114959437     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012218      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361419     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844377      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139193473                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.962675                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305961                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009382                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421399759                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174351363                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135077611                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140499434                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       199448                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976419                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          690                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160032                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          594                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4292750                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3652893                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       255436                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149169447                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1159707                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188548                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901702                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17872                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        203749                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13144                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          690                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151867                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236164                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136817696                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111023                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375777                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953815                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19294555                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842792                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.946244                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135083633                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135077611                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81510900                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221141891                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.934210                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368591                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26756288                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958640                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137305319                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891604                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708758                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88196970     64.23%     64.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22514728     16.40%     80.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811428      7.87%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814320      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766437      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538066      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564343      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1092980      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006047      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137305319                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006047                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283477476                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302649402                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56731                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2992199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.445903                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.445903                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.691609                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.691609                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618262947                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186387979                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145810762                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144590268                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24318650                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19922222                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2060706                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9963924                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9615319                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2488383                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94884                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107943000                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130533315                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24318650                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12103702                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28276161                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6157985                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3771649                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12627509                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1610212                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144070325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.108344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.533074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115794164     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2282338      1.58%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3877086      2.69%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2255228      1.57%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1765489      1.23%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1551210      1.08%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          953186      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2392820      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13198804      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144070325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168190                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.902781                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107259352                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4978544                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27680068                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        73119                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4079236                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3987440                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157302374                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4079236                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107800542                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         614408                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3438272                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27194329                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       943533                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156239106                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95999                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       544662                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220624778                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    726867603                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    726867603                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176760400                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43864358                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35169                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17610                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2741921                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14487711                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7423026                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71884                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1689756                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151120334                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35170                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141926229                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        89292                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22400570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49578362                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    144070325                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.985118                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546607                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     86150417     59.80%     59.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22237510     15.44%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11969837      8.31%     83.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8894212      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8666451      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3203348      2.22%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2439273      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       325989      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       183288      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144070325                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         126552     28.08%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        168227     37.33%     65.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       155893     34.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119792616     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1921092      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17559      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12797614      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7397348      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141926229                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981575                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             450672                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    428462745                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    173556315                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138898022                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142376901                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       289762                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3002090                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119310                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4079236                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         410761                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54912                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151155504                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       785162                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14487711                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7423026                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17610                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44527                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1187623                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1092859                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2280482                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139712943                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12477495                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2213284                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19874636                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19775417                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7397141                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.966268                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138898080                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138898022                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82113623                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227454937                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.960632                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361011                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102773306                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126682479                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24473243                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35120                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2078037                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    139991089                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.904932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713761                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88757248     63.40%     63.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24689220     17.64%     81.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9657162      6.90%     87.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5082436      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4324384      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2083068      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       972758      0.69%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1516301      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2908512      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    139991089                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102773306                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126682479                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18789337                       # Number of memory references committed
system.switch_cpus1.commit.loads             11485621                       # Number of loads committed
system.switch_cpus1.commit.membars              17560                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18380268                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114046823                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2620136                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2908512                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           288238299                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          306392444                       # The number of ROB writes
system.switch_cpus1.timesIdled                  24115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 519943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102773306                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126682479                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102773306                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.406885                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.406885                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710790                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710790                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628302105                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193939770                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146902260                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35120                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144590250                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24249273                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19662892                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2072574                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9786158                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9322047                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2608009                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95891                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105882622                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132603621                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24249273                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11930056                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29170623                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6745879                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2684752                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12368990                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1626860                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    142384895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.139737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.543864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113214272     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2048730      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3756632      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3408439      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2170098      1.52%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1780493      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1030973      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1076771      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13898487      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    142384895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167710                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.917099                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104808825                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4091471                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28794210                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48895                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4641488                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4194542                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5414                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     160402961                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        42774                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4641488                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105657581                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1110004                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1779062                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27975414                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1221340                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158609571                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        233879                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       526180                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    224356344                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    738554561                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    738554561                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177599044                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46757161                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34975                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17488                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4385586                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15029267                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7463519                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        84749                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1674710                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155608642                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34976                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144614034                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       163464                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27294303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59845468                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    142384895                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015656                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560819                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81814180     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24925105     17.51%     74.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13109974      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7577032      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8383817      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3111327      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2765732      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       530234      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       167494      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142384895                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         580080     68.94%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118865     14.13%     83.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142519     16.94%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121776974     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2046037      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17487      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13348619      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7424917      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144614034                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.000164                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             841464                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005819                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    432617891                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182938134                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141431511                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145455498                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       280347                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3451628                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       129193                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4641488                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         716819                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       110624                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155643618                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62581                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15029267                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7463519                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17488                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         95929                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1153322                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1159180                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2312502                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142225797                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12820998                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2388237                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20245529                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20238999                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7424531                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.983647                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141561957                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141431511                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82526123                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231770266                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.978154                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356069                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103433166                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127356272                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28287641                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34976                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2093396                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137743407                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924591                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694518                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85354890     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24268102     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12056703      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4100719      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5049482      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1769590      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1246699      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1031241      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2865981      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137743407                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103433166                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127356272                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18911948                       # Number of memory references committed
system.switch_cpus2.commit.loads             11577630                       # Number of loads committed
system.switch_cpus2.commit.membars              17488                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18382497                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114738189                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2626680                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2865981                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           290521339                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          315929610                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2205355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103433166                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127356272                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103433166                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.397910                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.397910                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.715354                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.715354                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       640384165                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197974772                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149514288                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34976                       # number of misc regfile writes
system.l20.replacements                         17206                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          679249                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27446                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.748561                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.331146                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.940082                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5867.660182                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4355.068590                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001302                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000385                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.573014                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.425300                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        80489                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  80489                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18607                       # number of Writeback hits
system.l20.Writeback_hits::total                18607                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        80489                       # number of demand (read+write) hits
system.l20.demand_hits::total                   80489                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        80489                       # number of overall hits
system.l20.overall_hits::total                  80489                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17196                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17206                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17196                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17206                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17196                       # number of overall misses
system.l20.overall_misses::total                17206                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2391062                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4914895064                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4917286126                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2391062                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4914895064                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4917286126                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2391062                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4914895064                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4917286126                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97685                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97695                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18607                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18607                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97685                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97695                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97685                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97695                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176035                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176120                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176035                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176120                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176035                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176120                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 239106.200000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 285816.181903                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 285789.034407                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 239106.200000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 285816.181903                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 285789.034407                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 239106.200000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 285816.181903                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 285789.034407                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4256                       # number of writebacks
system.l20.writebacks::total                     4256                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17196                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17206                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17196                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17206                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17196                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17206                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1771266                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3850153836                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3851925102                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1771266                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3850153836                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3851925102                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1771266                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3850153836                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3851925102                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176035                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176120                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176035                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176120                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176035                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176120                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177126.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 223898.222610                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 223871.039289                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 177126.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 223898.222610                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 223871.039289                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 177126.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 223898.222610                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 223871.039289                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4081                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          318451                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14321                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.236645                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          478.951543                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.722240                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1895.661929                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.755789                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7847.908499                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046773                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001438                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.185123                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000269                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.766397                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29752                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29752                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9743                       # number of Writeback hits
system.l21.Writeback_hits::total                 9743                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29752                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29752                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29752                       # number of overall hits
system.l21.overall_hits::total                  29752                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4065                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4081                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4065                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4081                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4065                       # number of overall misses
system.l21.overall_misses::total                 4081                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3876509                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1155104394                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1158980903                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3876509                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1155104394                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1158980903                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3876509                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1155104394                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1158980903                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33817                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33833                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9743                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9743                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33817                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33833                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33817                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33833                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.120206                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.120622                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.120206                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.120622                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.120206                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.120622                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 242281.812500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 284158.522509                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 283994.340358                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 242281.812500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 284158.522509                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 283994.340358                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 242281.812500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 284158.522509                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 283994.340358                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2651                       # number of writebacks
system.l21.writebacks::total                     2651                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4065                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4081                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4065                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4081                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4065                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4081                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2884583                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    903368796                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    906253379                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2884583                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    903368796                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    906253379                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2884583                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    903368796                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    906253379                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.120206                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.120622                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.120206                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.120622                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.120206                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.120622                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 180286.437500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222230.946125                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 222066.498162                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 180286.437500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 222230.946125                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 222066.498162                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 180286.437500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 222230.946125                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 222066.498162                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4087                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          396360                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16375                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.205191                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          491.181274                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.265353                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1989.105443                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9794.447930                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.039972                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001080                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.161874                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.797074                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36207                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36207                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10894                       # number of Writeback hits
system.l22.Writeback_hits::total                10894                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36207                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36207                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36207                       # number of overall hits
system.l22.overall_hits::total                  36207                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4073                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4087                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4073                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4087                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4073                       # number of overall misses
system.l22.overall_misses::total                 4087                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3716806                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1160316345                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1164033151                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3716806                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1160316345                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1164033151                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3716806                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1160316345                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1164033151                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40280                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40294                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10894                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10894                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40280                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40294                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40280                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40294                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101117                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101429                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101117                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101429                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101117                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101429                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 265486.142857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 284880.025780                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 284813.592121                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 265486.142857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 284880.025780                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 284813.592121                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 265486.142857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 284880.025780                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 284813.592121                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3082                       # number of writebacks
system.l22.writebacks::total                     3082                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4073                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4087                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4073                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4087                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4073                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4087                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2848882                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    908090826                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    910939708                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2848882                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    908090826                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    910939708                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2848882                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    908090826                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    910939708                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101117                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101429                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101117                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101429                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101117                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101429                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 203491.571429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 222953.799656                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 222887.131882                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 203491.571429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 222953.799656                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 222887.131882                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 203491.571429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 222953.799656                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 222887.131882                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.941514                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012117117                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840212.940000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.941514                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015932                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881317                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12109456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12109456                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12109456                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12109456                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12109456                       # number of overall hits
system.cpu0.icache.overall_hits::total       12109456                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2579062                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2579062                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2579062                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2579062                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2579062                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2579062                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12109466                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12109466                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12109466                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12109466                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12109466                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12109466                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 257906.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 257906.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 257906.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 257906.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 257906.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 257906.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2474062                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2474062                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2474062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2474062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2474062                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2474062                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 247406.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 247406.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97685                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191224321                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97941                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1952.444033                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.520248                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.479752                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916095                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083905                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10959659                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10959659                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17393                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17393                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18669084                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18669084                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18669084                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18669084                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       407240                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       407240                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       407340                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        407340                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       407340                       # number of overall misses
system.cpu0.dcache.overall_misses::total       407340                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45168018915                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45168018915                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13977325                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13977325                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45181996240                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45181996240                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45181996240                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45181996240                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366899                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366899                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076424                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076424                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076424                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076424                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035827                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035827                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021353                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021353                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021353                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021353                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110912.530486                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110912.530486                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 139773.250000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 139773.250000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110919.615653                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110919.615653                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110919.615653                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110919.615653                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18607                       # number of writebacks
system.cpu0.dcache.writebacks::total            18607                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       309555                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       309555                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309655                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309655                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309655                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309655                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97685                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97685                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97685                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97685                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97685                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97685                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10398050927                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10398050927                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10398050927                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10398050927                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10398050927                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10398050927                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008594                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008594                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005121                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005121                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005121                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005121                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106444.704172                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106444.704172                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106444.704172                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106444.704172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106444.704172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106444.704172                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.022238                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018978057                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205580.209957                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.022238                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024074                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738818                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12627492                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12627492                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12627492                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12627492                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12627492                       # number of overall hits
system.cpu1.icache.overall_hits::total       12627492                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4278134                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4278134                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4278134                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4278134                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4278134                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4278134                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12627509                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12627509                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12627509                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12627509                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12627509                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12627509                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 251654.941176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 251654.941176                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 251654.941176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 251654.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 251654.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 251654.941176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4009309                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4009309                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4009309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4009309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4009309                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4009309                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 250581.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 250581.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 250581.812500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 250581.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 250581.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 250581.812500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33817                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163749411                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34073                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4805.840724                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.034705                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.965295                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902479                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097521                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9304969                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9304969                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7268597                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7268597                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17583                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17583                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17560                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17560                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16573566                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16573566                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16573566                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16573566                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        86544                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        86544                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        86544                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         86544                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        86544                       # number of overall misses
system.cpu1.dcache.overall_misses::total        86544                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8604709463                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8604709463                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8604709463                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8604709463                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8604709463                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8604709463                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9391513                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9391513                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7268597                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7268597                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16660110                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16660110                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16660110                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16660110                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009215                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009215                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005195                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005195                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99425.834986                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99425.834986                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99425.834986                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99425.834986                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99425.834986                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99425.834986                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9743                       # number of writebacks
system.cpu1.dcache.writebacks::total             9743                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52727                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52727                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52727                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52727                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52727                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52727                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33817                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33817                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33817                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33817                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3129958788                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3129958788                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3129958788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3129958788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3129958788                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3129958788                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92555.779283                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92555.779283                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92555.779283                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92555.779283                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92555.779283                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92555.779283                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996707                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015328847                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192934.874730                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996707                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12368973                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12368973                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12368973                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12368973                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12368973                       # number of overall hits
system.cpu2.icache.overall_hits::total       12368973                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4726396                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4726396                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4726396                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4726396                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4726396                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4726396                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12368990                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12368990                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12368990                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12368990                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12368990                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12368990                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 278023.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 278023.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 278023.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 278023.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 278023.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 278023.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3835206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3835206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3835206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3835206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3835206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3835206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 273943.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 273943.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 273943.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 273943.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 273943.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 273943.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40280                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169078019                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40536                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4171.058294                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.892802                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.107198                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905831                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094169                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9643361                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9643361                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7299918                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7299918                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17488                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17488                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17488                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17488                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16943279                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16943279                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16943279                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16943279                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       121906                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       121906                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       121906                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        121906                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       121906                       # number of overall misses
system.cpu2.dcache.overall_misses::total       121906                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13998575323                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13998575323                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13998575323                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13998575323                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13998575323                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13998575323                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9765267                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9765267                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7299918                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7299918                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17488                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17488                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17065185                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17065185                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17065185                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17065185                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012484                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012484                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007144                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007144                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007144                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007144                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114830.896945                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114830.896945                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114830.896945                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114830.896945                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114830.896945                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114830.896945                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10894                       # number of writebacks
system.cpu2.dcache.writebacks::total            10894                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81626                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81626                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81626                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81626                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81626                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81626                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40280                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40280                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40280                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40280                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40280                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40280                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3549359653                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3549359653                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3549359653                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3549359653                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3549359653                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3549359653                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88117.171127                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88117.171127                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88117.171127                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88117.171127                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88117.171127                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88117.171127                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
