{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476194962432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476194962432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 11:09:22 2016 " "Processing started: Tue Oct 11 11:09:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476194962432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194962432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194962432 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476194962915 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"logic\";  expecting \"(\", or \"'\", or \".\" uc.vhd(2) " "VHDL syntax error at uc.vhd(2) near text \"logic\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../uc.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/uc.vhd" 2 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974241 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ENTITY\";  expecting \"(\", or \"'\", or \".\" uc.vhd(6) " "VHDL syntax error at uc.vhd(6) near text \"ENTITY\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../uc.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/uc.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974241 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"type\";  expecting \";\", or \"is\" uc.vhd(20) " "VHDL syntax error at uc.vhd(20) near text \"type\";  expecting \";\", or \"is\"" {  } { { "../uc.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/uc.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974241 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"type\";  expecting \";\", or \":=\", or \"bus\", or \"register\" uc.vhd(26) " "VHDL syntax error at uc.vhd(26) near text \"type\";  expecting \";\", or \":=\", or \"bus\", or \"register\"" {  } { { "../uc.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/uc.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974241 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"VECTOR\";  expecting \";\", or \":=\", or \"bus\", or \"register\" uc.vhd(27) " "VHDL syntax error at uc.vhd(27) near text \"VECTOR\";  expecting \";\", or \":=\", or \"bus\", or \"register\"" {  } { { "../uc.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/uc.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974241 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"VECTOR\";  expecting \";\", or \":=\", or \"bus\", or \"register\" uc.vhd(28) " "VHDL syntax error at uc.vhd(28) near text \"VECTOR\";  expecting \";\", or \":=\", or \"bus\", or \"register\"" {  } { { "../uc.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/uc.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974241 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ uc.vhd(32) " "VHDL syntax error at uc.vhd(32) near text €" {  } { { "../uc.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/uc.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974241 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ uc.vhd(32) " "VHDL syntax error at uc.vhd(32) near text ™" {  } { { "../uc.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/uc.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera_lite/arquitetura-puc-campinas-2016/project 2/uc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /program files/altera_lite/arquitetura-puc-campinas-2016/project 2/uc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974241 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"logic\";  expecting \"(\", or \"'\", or \".\" trin.vhd(2) " "VHDL syntax error at trin.vhd(2) near text \"logic\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/trin.vhd" 2 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"VECTOR\";  expecting \";\", or \")\" trin.vhd(6) " "VHDL syntax error at trin.vhd(6) near text \"VECTOR\";  expecting \";\", or \")\"" {  } { { "../trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/trin.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ˆ trin.vhd(6) " "VHDL syntax error at trin.vhd(6) near text ˆ" {  } { { "../trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/trin.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "’ trin.vhd(6) " "VHDL syntax error at trin.vhd(6) near text ’" {  } { { "../trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/trin.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ˆ trin.vhd(8) " "VHDL syntax error at trin.vhd(8) near text ˆ" {  } { { "../trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/trin.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "’ trin.vhd(8) " "VHDL syntax error at trin.vhd(8) near text ’" {  } { { "../trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/trin.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ trin.vhd(13) " "VHDL syntax error at trin.vhd(13) near text €" {  } { { "../trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/trin.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \")\", or \",\" trin.vhd(13) " "VHDL syntax error at trin.vhd(13) near text \"€\";  expecting \")\", or \",\"" {  } { { "../trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/trin.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ trin.vhd(13) " "VHDL syntax error at trin.vhd(13) near text ™" {  } { { "../trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/trin.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \";\" trin.vhd(13) " "VHDL syntax error at trin.vhd(13) near text \"€\";  expecting \";\"" {  } { { "../trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/trin.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera_lite/arquitetura-puc-campinas-2016/project 2/trin.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /program files/altera_lite/arquitetura-puc-campinas-2016/project 2/trin.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"logic\";  expecting \"(\", or \"'\", or \".\" regn.vhd(2) " "VHDL syntax error at regn.vhd(2) near text \"logic\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/regn.vhd" 2 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"VECTOR\";  expecting \";\", or \")\" regn.vhd(6) " "VHDL syntax error at regn.vhd(6) near text \"VECTOR\";  expecting \";\", or \")\"" {  } { { "../regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/regn.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ˆ regn.vhd(6) " "VHDL syntax error at regn.vhd(6) near text ˆ" {  } { { "../regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/regn.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "’ regn.vhd(6) " "VHDL syntax error at regn.vhd(6) near text ’" {  } { { "../regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/regn.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ˆ regn.vhd(8) " "VHDL syntax error at regn.vhd(8) near text ˆ" {  } { { "../regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/regn.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "’ regn.vhd(8) " "VHDL syntax error at regn.vhd(8) near text ’" {  } { { "../regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/regn.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ regn.vhd(15) " "VHDL syntax error at regn.vhd(15) near text €" {  } { { "../regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/regn.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \";\", or \"for\" regn.vhd(15) " "VHDL syntax error at regn.vhd(15) near text \"€\";  expecting \";\", or \"for\"" {  } { { "../regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/regn.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ regn.vhd(15) " "VHDL syntax error at regn.vhd(15) near text ™" {  } { { "../regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/regn.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ regn.vhd(16) " "VHDL syntax error at regn.vhd(16) near text €" {  } { { "../regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/regn.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \"then\" regn.vhd(16) " "VHDL syntax error at regn.vhd(16) near text \"€\";  expecting \"then\"" {  } { { "../regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/regn.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ regn.vhd(16) " "VHDL syntax error at regn.vhd(16) near text ™" {  } { { "../regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/regn.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \"process\" regn.vhd(18) " "VHDL syntax error at regn.vhd(18) near text \"IF\";  expecting \"process\"" {  } { { "../regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/regn.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera_lite/arquitetura-puc-campinas-2016/project 2/regn.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /program files/altera_lite/arquitetura-puc-campinas-2016/project 2/regn.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera_lite/arquitetura-puc-campinas-2016/project 2/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /program files/altera_lite/arquitetura-puc-campinas-2016/project 2/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavior " "Found design unit 1: cpu-Behavior" {  } { { "../cpu.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476194974257 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476194974257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"logic\";  expecting \"(\", or \"'\", or \".\" components.vhd(2) " "VHDL syntax error at components.vhd(2) near text \"logic\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/components.vhd" 2 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"VECTOR\";  expecting \";\", or \")\" components.vhd(8) " "VHDL syntax error at components.vhd(8) near text \"VECTOR\";  expecting \";\", or \")\"" {  } { { "../components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/components.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ˆ components.vhd(8) " "VHDL syntax error at components.vhd(8) near text ˆ" {  } { { "../components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/components.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "’ components.vhd(8) " "VHDL syntax error at components.vhd(8) near text ’" {  } { { "../components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/components.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ˆ components.vhd(10) " "VHDL syntax error at components.vhd(10) near text ˆ" {  } { { "../components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/components.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "’ components.vhd(10) " "VHDL syntax error at components.vhd(10) near text ’" {  } { { "../components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/components.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"VECTOR\";  expecting \";\", or \")\" components.vhd(15) " "VHDL syntax error at components.vhd(15) near text \"VECTOR\";  expecting \";\", or \")\"" {  } { { "../components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/components.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ˆ components.vhd(15) " "VHDL syntax error at components.vhd(15) near text ˆ" {  } { { "../components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/components.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "’ components.vhd(15) " "VHDL syntax error at components.vhd(15) near text ’" {  } { { "../components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/components.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ˆ components.vhd(17) " "VHDL syntax error at components.vhd(17) near text ˆ" {  } { { "../components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/components.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "’ components.vhd(17) " "VHDL syntax error at components.vhd(17) near text ’" {  } { { "../components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/components.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"VECTOR\";  expecting \";\", or \")\" components.vhd(21) " "VHDL syntax error at components.vhd(21) near text \"VECTOR\";  expecting \";\", or \")\"" {  } { { "../components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/components.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"VECTOR\";  expecting \";\", or \")\" components.vhd(34) " "VHDL syntax error at components.vhd(34) near text \"VECTOR\";  expecting \";\", or \")\"" {  } { { "../components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/components.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "components components.vhd(4) " "Ignored construct components at components.vhd(4) due to previous errors" {  } { { "../components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/components.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera_lite/arquitetura-puc-campinas-2016/project 2/components.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /program files/altera_lite/arquitetura-puc-campinas-2016/project 2/components.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"logic\";  expecting \"(\", or \"'\", or \".\" alu.vhd(2) " "VHDL syntax error at alu.vhd(2) near text \"logic\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../alu.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/alu.vhd" 2 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"VECTOR\";  expecting \";\", or \")\" alu.vhd(7) " "VHDL syntax error at alu.vhd(7) near text \"VECTOR\";  expecting \";\", or \")\"" {  } { { "../alu.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/alu.vhd" 7 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"CASE\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement alu.vhd(14) " "VHDL syntax error at alu.vhd(14) near text \"CASE\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement" {  } { { "../alu.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/alu.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement alu.vhd(17) " "VHDL syntax error at alu.vhd(17) near text \"WHEN\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../alu.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/alu.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"CASE\";  expecting \";\", or an identifier (\"case\" is a reserved keyword), or \"architecture\" alu.vhd(19) " "VHDL syntax error at alu.vhd(19) near text \"CASE\";  expecting \";\", or an identifier (\"case\" is a reserved keyword), or \"architecture\"" {  } { { "../alu.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/alu.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera_lite/arquitetura-puc-campinas-2016/project 2/alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /program files/altera_lite/arquitetura-puc-campinas-2016/project 2/alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"instruction\";  expecting \"(\", or \"'\", or \".\" uc.vhd(35) " "VHDL syntax error at uc.vhd(35) near text \"instruction\";  expecting \"(\", or \"'\", or \".\"" {  } { { "uc.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/uc.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "¢ components.vhd(8) " "VHDL syntax error at components.vhd(8) near text ¢" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"¢\";  expecting \")\", or \",\" components.vhd(8) " "VHDL syntax error at components.vhd(8) near text \"¢\";  expecting \")\", or \",\"" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "† components.vhd(8) " "VHDL syntax error at components.vhd(8) near text †" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ components.vhd(8) " "VHDL syntax error at components.vhd(8) near text €" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ components.vhd(8) " "VHDL syntax error at components.vhd(8) near text ™" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "¢ components.vhd(10) " "VHDL syntax error at components.vhd(10) near text ¢" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"¢\";  expecting \")\", or \",\" components.vhd(10) " "VHDL syntax error at components.vhd(10) near text \"¢\";  expecting \")\", or \",\"" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "† components.vhd(10) " "VHDL syntax error at components.vhd(10) near text †" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ components.vhd(10) " "VHDL syntax error at components.vhd(10) near text €" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ components.vhd(10) " "VHDL syntax error at components.vhd(10) near text ™" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "¢ components.vhd(15) " "VHDL syntax error at components.vhd(15) near text ¢" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"¢\";  expecting \")\", or \",\" components.vhd(15) " "VHDL syntax error at components.vhd(15) near text \"¢\";  expecting \")\", or \",\"" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "† components.vhd(15) " "VHDL syntax error at components.vhd(15) near text †" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ components.vhd(15) " "VHDL syntax error at components.vhd(15) near text €" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ components.vhd(15) " "VHDL syntax error at components.vhd(15) near text ™" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "¢ components.vhd(17) " "VHDL syntax error at components.vhd(17) near text ¢" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"¢\";  expecting \")\", or \",\" components.vhd(17) " "VHDL syntax error at components.vhd(17) near text \"¢\";  expecting \")\", or \",\"" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "† components.vhd(17) " "VHDL syntax error at components.vhd(17) near text †" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ components.vhd(17) " "VHDL syntax error at components.vhd(17) near text €" {  } { { "components.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/components.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 0 0 " "Found 0 design units, including 0 entities, in source file components.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "¢ regn.vhd(6) " "VHDL syntax error at regn.vhd(6) near text ¢" {  } { { "regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/regn.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"¢\";  expecting \")\", or \",\" regn.vhd(6) " "VHDL syntax error at regn.vhd(6) near text \"¢\";  expecting \")\", or \",\"" {  } { { "regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/regn.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "† regn.vhd(6) " "VHDL syntax error at regn.vhd(6) near text †" {  } { { "regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/regn.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ regn.vhd(6) " "VHDL syntax error at regn.vhd(6) near text €" {  } { { "regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/regn.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ regn.vhd(6) " "VHDL syntax error at regn.vhd(6) near text ™" {  } { { "regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/regn.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "¢ regn.vhd(8) " "VHDL syntax error at regn.vhd(8) near text ¢" {  } { { "regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/regn.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"¢\";  expecting \")\", or \",\" regn.vhd(8) " "VHDL syntax error at regn.vhd(8) near text \"¢\";  expecting \")\", or \",\"" {  } { { "regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/regn.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "† regn.vhd(8) " "VHDL syntax error at regn.vhd(8) near text †" {  } { { "regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/regn.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ regn.vhd(8) " "VHDL syntax error at regn.vhd(8) near text €" {  } { { "regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/regn.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ regn.vhd(8) " "VHDL syntax error at regn.vhd(8) near text ™" {  } { { "regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/regn.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "regn regn.vhd(4) " "Ignored construct regn at regn.vhd(4) due to previous errors" {  } { { "regn.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/regn.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 0 0 " "Found 0 design units, including 0 entities, in source file regn.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavior " "Found design unit 1: alu-Behavior" {  } { { "alu.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476194974288 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476194974288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974288 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "¢ trin.vhd(6) " "VHDL syntax error at trin.vhd(6) near text ¢" {  } { { "trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/trin.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974288 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"¢\";  expecting \")\", or \",\" trin.vhd(6) " "VHDL syntax error at trin.vhd(6) near text \"¢\";  expecting \")\", or \",\"" {  } { { "trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/trin.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974288 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "† trin.vhd(6) " "VHDL syntax error at trin.vhd(6) near text †" {  } { { "trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/trin.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974288 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ trin.vhd(6) " "VHDL syntax error at trin.vhd(6) near text €" {  } { { "trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/trin.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974288 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ trin.vhd(6) " "VHDL syntax error at trin.vhd(6) near text ™" {  } { { "trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/trin.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974288 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "¢ trin.vhd(8) " "VHDL syntax error at trin.vhd(8) near text ¢" {  } { { "trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/trin.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974288 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"¢\";  expecting \")\", or \",\" trin.vhd(8) " "VHDL syntax error at trin.vhd(8) near text \"¢\";  expecting \")\", or \",\"" {  } { { "trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/trin.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974288 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "† trin.vhd(8) " "VHDL syntax error at trin.vhd(8) near text †" {  } { { "trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/trin.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974288 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ trin.vhd(8) " "VHDL syntax error at trin.vhd(8) near text €" {  } { { "trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/trin.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974288 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ trin.vhd(8) " "VHDL syntax error at trin.vhd(8) near text ™" {  } { { "trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/trin.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974288 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "trin trin.vhd(4) " "Ignored construct trin at trin.vhd(4) due to previous errors" {  } { { "trin.vhd" "" { Text "C:/Program Files/altera_lite/Arquitetura-PUC-Campinas-2016/Project 2/cpu/trin.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1476194974288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trin.vhd 0 0 " "Found 0 design units, including 0 entities, in source file trin.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974288 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 92 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 92 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "879 " "Peak virtual memory: 879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476194974397 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 11 11:09:34 2016 " "Processing ended: Tue Oct 11 11:09:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476194974397 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476194974397 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476194974397 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476194974397 ""}
