#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Nov 20 20:28:04 2025
# Process ID         : 1812376
# Current directory  : /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240
# Command line       : vivado
# Log file           : /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/vivado.log
# Journal file       : /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/vivado.jou
# Running On         : hh-1305-14.lan.local.cmu.edu
# Platform           : RedHatEnterprise
# Operating System   : Red Hat Enterprise Linux release 8.10 (Ootpa)
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700
# CPU Frequency      : 2100.000 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 20
# Host memory        : 33109 MB
# Swap memory        : 17179 MB
# Total Virtual      : 50289 MB
# Available Virtual  : 31365 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1 -part xc7s50csga324-1
set_property simulator_language Verilog [current_project]
add_files -norecurse {/afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/controlpath.sv /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/library.sv /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/regfile.sv /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/SSegDisplayDriver.sv /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/alu.sv /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/memory.sv /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/datapath.sv /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/constants.sv /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/RISC240.sv}
add_files -fileset constrs_1 -norecurse /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/RISC240.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RISC240_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0
set_property -dict [list \
  CONFIG.coefficient_file {/afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/memory.coe} \
  CONFIG.depth {16384} \
] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -lib_map_path [list {modelsim=/afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.cache/compile_simlib/modelsim} {questa=/afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.cache/compile_simlib/questa} {xcelium=/afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.cache/compile_simlib/vcs} {riviera=/afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.ip_user_files -ipstatic_source_dir /afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.runs/impl_1/RISC240_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/afs/andrew.cmu.edu/usr5/adieg/private/18240/lab5_240/project_1/project_1.runs/impl_1/RISC240_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
update_compile_order -fileset sources_1
