// Seed: 2613498219
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6,
    output id_7,
    input id_8,
    input logic id_9,
    input logic id_10
);
  logic id_11, id_12;
  always id_6 = id_2;
  logic id_13;
endmodule
`timescale 1ps / 1 ps
`define pp_11 0
`define pp_12 0
