Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Mon Mar 18 13:13:09 2024
| Host         : DESKTOP-RR47J6M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AES_Testbenchsp_timing_summary_routed.rpt -pb AES_Testbenchsp_timing_summary_routed.pb -rpx AES_Testbenchsp_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_Testbenchsp
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    218         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (218)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (479)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (218)
--------------------------
 There are 218 register/latch pins with no clock driven by root clock pin: divider_reg[12]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (479)
--------------------------------------------------
 There are 479 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.795        0.000                      0                   13        0.324        0.000                      0                   13        4.500        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.795        0.000                      0                   13        0.324        0.000                      0                   13        4.500        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.923ns (28.557%)  route 2.309ns (71.443%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  divider_reg[12]/Q
                         net (fo=1, routed)           0.585     6.128    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.224 r  CLK_OBUF_BUFG_inst/O
                         net (fo=221, routed)         1.725     7.948    CLK_OBUF_BUFG
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.319 r  divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.319    divider_reg[12]_i_1_n_7
    SLICE_X36Y47         FDRE                                         r  divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[12]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.114    divider_reg[12]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.578ns (68.908%)  route 0.712ns (31.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  divider_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.376    divider_reg[8]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[9]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 1.557ns (68.620%)  route 0.712ns (31.380%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.355 r  divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.355    divider_reg[8]_i_1_n_4
    SLICE_X36Y46         FDRE                                         r  divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[11]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 1.483ns (67.562%)  route 0.712ns (32.438%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.281 r  divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.281    divider_reg[8]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[10]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 1.467ns (67.324%)  route 0.712ns (32.676%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.265 r  divider_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.265    divider_reg[8]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[8]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 1.464ns (67.279%)  route 0.712ns (32.721%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.262 r  divider_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.262    divider_reg[4]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[5]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 1.443ns (66.960%)  route 0.712ns (33.040%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.241 r  divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.241    divider_reg[4]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[7]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.921ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 1.369ns (65.785%)  route 0.712ns (34.215%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.167 r  divider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.167    divider_reg[4]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[6]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  7.921    

Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 1.353ns (65.520%)  route 0.712ns (34.480%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.151 r  divider_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.151    divider_reg[4]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[4]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 1.220ns (63.147%)  route 0.712ns (36.853%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.018 r  divider_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.018    divider_reg[0]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.113    divider_reg[3]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                  8.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  divider_reg[0]/Q
                         net (fo=1, routed)           0.173     1.760    divider_reg_n_0_[0]
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.805    divider[0]_i_2_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.875 r  divider_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    divider_reg[0]_i_1_n_7
    SLICE_X36Y44         FDRE                                         r  divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[11]/Q
                         net (fo=1, routed)           0.183     1.770    divider_reg_n_0_[11]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    divider_reg[8]_i_1_n_4
    SLICE_X36Y46         FDRE                                         r  divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[3]/Q
                         net (fo=1, routed)           0.183     1.770    divider_reg_n_0_[3]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  divider_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    divider_reg[0]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[7]/Q
                         net (fo=1, routed)           0.183     1.770    divider_reg_n_0_[7]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    divider_reg[4]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  divider_reg[0]/Q
                         net (fo=1, routed)           0.173     1.760    divider_reg_n_0_[0]
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.805    divider[0]_i_2_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.911 r  divider_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.911    divider_reg[0]_i_1_n_6
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[4]/Q
                         net (fo=1, routed)           0.222     1.809    divider_reg_n_0_[4]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.924 r  divider_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    divider_reg[4]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[8]/Q
                         net (fo=1, routed)           0.222     1.809    divider_reg_n_0_[8]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.924 r  divider_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    divider_reg[8]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  divider_reg[0]/Q
                         net (fo=1, routed)           0.173     1.760    divider_reg_n_0_[0]
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.805    divider[0]_i_2_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.951 r  divider_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.951    divider_reg[0]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.251ns (49.023%)  route 0.261ns (50.977%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[5]/Q
                         net (fo=1, routed)           0.261     1.848    divider_reg_n_0_[5]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.958 r  divider_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    divider_reg[4]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 divider_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.251ns (49.023%)  route 0.261ns (50.977%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[9]/Q
                         net (fo=1, routed)           0.261     1.848    divider_reg_n_0_[9]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.958 r  divider_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    divider_reg[8]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[9]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.407    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   divider_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   divider_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   divider_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   divider_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   divider_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   divider_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   divider_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divider_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divider_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   divider_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divider_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divider_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           491 Endpoints
Min Delay           491 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[42]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.869ns  (logic 2.029ns (22.877%)  route 6.840ns (77.123%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  timer_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  timer_reg[2]/Q
                         net (fo=5, routed)           1.108     1.527    timer[2]
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.299     1.826 r  FSM_sequential_ns[3]_i_37/O
                         net (fo=1, routed)           0.000     1.826    FSM_sequential_ns[3]_i_37_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.358 r  FSM_sequential_ns_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.358    FSM_sequential_ns_reg[3]_i_19_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  FSM_sequential_ns_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.472    FSM_sequential_ns_reg[3]_i_8_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.700 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=17, routed)          1.975     4.675    SCAN_IN_REG1
    SLICE_X8Y69          LUT6 (Prop_lut6_I0_O)        0.313     4.988 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=96, routed)          3.165     8.154    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  SCAN_OUT_REG[42]_i_1/O
                         net (fo=1, routed)           0.591     8.869    SCAN_OUT_REG[42]_i_1_n_0
    SLICE_X10Y63         FDRE                                         r  SCAN_OUT_REG_reg[42]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[47]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.867ns  (logic 2.029ns (22.882%)  route 6.838ns (77.118%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  timer_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  timer_reg[2]/Q
                         net (fo=5, routed)           1.108     1.527    timer[2]
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.299     1.826 r  FSM_sequential_ns[3]_i_37/O
                         net (fo=1, routed)           0.000     1.826    FSM_sequential_ns[3]_i_37_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.358 r  FSM_sequential_ns_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.358    FSM_sequential_ns_reg[3]_i_19_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  FSM_sequential_ns_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.472    FSM_sequential_ns_reg[3]_i_8_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.700 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=17, routed)          1.975     4.675    SCAN_IN_REG1
    SLICE_X8Y69          LUT6 (Prop_lut6_I0_O)        0.313     4.988 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=96, routed)          3.164     8.153    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I2_O)        0.124     8.277 r  SCAN_OUT_REG[47]_i_1/O
                         net (fo=1, routed)           0.591     8.867    SCAN_OUT_REG[47]_i_1_n_0
    SLICE_X11Y63         FDRE                                         r  SCAN_OUT_REG_reg[47]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[99]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.456ns  (logic 2.029ns (23.995%)  route 6.427ns (76.005%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  timer_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  timer_reg[2]/Q
                         net (fo=5, routed)           1.108     1.527    timer[2]
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.299     1.826 r  FSM_sequential_ns[3]_i_37/O
                         net (fo=1, routed)           0.000     1.826    FSM_sequential_ns[3]_i_37_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.358 r  FSM_sequential_ns_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.358    FSM_sequential_ns_reg[3]_i_19_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  FSM_sequential_ns_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.472    FSM_sequential_ns_reg[3]_i_8_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.700 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=17, routed)          1.975     4.675    SCAN_IN_REG1
    SLICE_X8Y69          LUT6 (Prop_lut6_I0_O)        0.313     4.988 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=96, routed)          2.824     7.813    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.937 r  SCAN_OUT_REG[99]_i_1/O
                         net (fo=1, routed)           0.519     8.456    SCAN_OUT_REG[99]_i_1_n_0
    SLICE_X13Y68         FDRE                                         r  SCAN_OUT_REG_reg[99]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[115]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.451ns  (logic 2.029ns (24.009%)  route 6.422ns (75.991%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  timer_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  timer_reg[2]/Q
                         net (fo=5, routed)           1.108     1.527    timer[2]
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.299     1.826 r  FSM_sequential_ns[3]_i_37/O
                         net (fo=1, routed)           0.000     1.826    FSM_sequential_ns[3]_i_37_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.358 r  FSM_sequential_ns_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.358    FSM_sequential_ns_reg[3]_i_19_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  FSM_sequential_ns_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.472    FSM_sequential_ns_reg[3]_i_8_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.700 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=17, routed)          1.975     4.675    SCAN_IN_REG1
    SLICE_X8Y69          LUT6 (Prop_lut6_I0_O)        0.313     4.988 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=96, routed)          2.819     7.808    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.932 r  SCAN_OUT_REG[115]_i_1/O
                         net (fo=1, routed)           0.519     8.451    SCAN_OUT_REG[115]_i_1_n_0
    SLICE_X13Y69         FDRE                                         r  SCAN_OUT_REG_reg[115]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[58]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.395ns  (logic 2.029ns (24.169%)  route 6.366ns (75.831%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  timer_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  timer_reg[2]/Q
                         net (fo=5, routed)           1.108     1.527    timer[2]
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.299     1.826 r  FSM_sequential_ns[3]_i_37/O
                         net (fo=1, routed)           0.000     1.826    FSM_sequential_ns[3]_i_37_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.358 r  FSM_sequential_ns_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.358    FSM_sequential_ns_reg[3]_i_19_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  FSM_sequential_ns_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.472    FSM_sequential_ns_reg[3]_i_8_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.700 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=17, routed)          1.975     4.675    SCAN_IN_REG1
    SLICE_X8Y69          LUT6 (Prop_lut6_I0_O)        0.313     4.988 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=96, routed)          2.763     7.752    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.876 r  SCAN_OUT_REG[58]_i_1/O
                         net (fo=1, routed)           0.519     8.395    SCAN_OUT_REG[58]_i_1_n_0
    SLICE_X11Y62         FDRE                                         r  SCAN_OUT_REG_reg[58]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpassed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testpassed
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 4.023ns (47.951%)  route 4.367ns (52.049%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE                         0.000     0.000 r  testpassed_reg/C
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  testpassed_reg/Q
                         net (fo=1, routed)           4.367     4.885    testpassed_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.389 r  testpassed_OBUF_inst/O
                         net (fo=0)                   0.000     8.389    testpassed
    U16                                                               r  testpassed (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[119]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.369ns  (logic 2.029ns (24.244%)  route 6.340ns (75.756%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  timer_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  timer_reg[2]/Q
                         net (fo=5, routed)           1.108     1.527    timer[2]
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.299     1.826 r  FSM_sequential_ns[3]_i_37/O
                         net (fo=1, routed)           0.000     1.826    FSM_sequential_ns[3]_i_37_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.358 r  FSM_sequential_ns_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.358    FSM_sequential_ns_reg[3]_i_19_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  FSM_sequential_ns_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.472    FSM_sequential_ns_reg[3]_i_8_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.700 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=17, routed)          1.975     4.675    SCAN_IN_REG1
    SLICE_X8Y69          LUT6 (Prop_lut6_I0_O)        0.313     4.988 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=96, routed)          2.737     7.726    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.850 r  SCAN_OUT_REG[119]_i_1/O
                         net (fo=1, routed)           0.519     8.369    SCAN_OUT_REG[119]_i_1_n_0
    SLICE_X13Y70         FDRE                                         r  SCAN_OUT_REG_reg[119]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[57]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.327ns  (logic 2.029ns (24.366%)  route 6.298ns (75.634%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  timer_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  timer_reg[2]/Q
                         net (fo=5, routed)           1.108     1.527    timer[2]
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.299     1.826 r  FSM_sequential_ns[3]_i_37/O
                         net (fo=1, routed)           0.000     1.826    FSM_sequential_ns[3]_i_37_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.358 r  FSM_sequential_ns_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.358    FSM_sequential_ns_reg[3]_i_19_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  FSM_sequential_ns_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.472    FSM_sequential_ns_reg[3]_i_8_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.700 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=17, routed)          1.975     4.675    SCAN_IN_REG1
    SLICE_X8Y69          LUT6 (Prop_lut6_I0_O)        0.313     4.988 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=96, routed)          2.624     7.613    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.737 r  SCAN_OUT_REG[57]_i_1/O
                         net (fo=1, routed)           0.591     8.327    SCAN_OUT_REG[57]_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  SCAN_OUT_REG_reg[57]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[98]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 2.029ns (24.479%)  route 6.260ns (75.521%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  timer_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  timer_reg[2]/Q
                         net (fo=5, routed)           1.108     1.527    timer[2]
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.299     1.826 r  FSM_sequential_ns[3]_i_37/O
                         net (fo=1, routed)           0.000     1.826    FSM_sequential_ns[3]_i_37_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.358 r  FSM_sequential_ns_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.358    FSM_sequential_ns_reg[3]_i_19_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  FSM_sequential_ns_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.472    FSM_sequential_ns_reg[3]_i_8_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.700 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=17, routed)          1.975     4.675    SCAN_IN_REG1
    SLICE_X8Y69          LUT6 (Prop_lut6_I0_O)        0.313     4.988 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=96, routed)          2.657     7.645    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.769 r  SCAN_OUT_REG[98]_i_1/O
                         net (fo=1, routed)           0.519     8.289    SCAN_OUT_REG[98]_i_1_n_0
    SLICE_X15Y68         FDRE                                         r  SCAN_OUT_REG_reg[98]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[114]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 2.029ns (24.556%)  route 6.234ns (75.444%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  timer_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  timer_reg[2]/Q
                         net (fo=5, routed)           1.108     1.527    timer[2]
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.299     1.826 r  FSM_sequential_ns[3]_i_37/O
                         net (fo=1, routed)           0.000     1.826    FSM_sequential_ns[3]_i_37_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.358 r  FSM_sequential_ns_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.358    FSM_sequential_ns_reg[3]_i_19_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.472 r  FSM_sequential_ns_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.472    FSM_sequential_ns_reg[3]_i_8_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.700 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=17, routed)          1.975     4.675    SCAN_IN_REG1
    SLICE_X8Y69          LUT6 (Prop_lut6_I0_O)        0.313     4.988 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=96, routed)          2.751     7.740    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.864 r  SCAN_OUT_REG[114]_i_1/O
                         net (fo=1, routed)           0.399     8.263    SCAN_OUT_REG[114]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  SCAN_OUT_REG_reg[114]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  timer_reg[1]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timer_reg[1]/Q
                         net (fo=6, routed)           0.120     0.261    timer[1]
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  timer[4]_i_1/O
                         net (fo=1, routed)           0.000     0.306    p_1_in[4]
    SLICE_X1Y62          FDRE                                         r  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.324%)  route 0.169ns (47.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE                         0.000     0.000 r  timer_reg[8]/C
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timer_reg[8]/Q
                         net (fo=4, routed)           0.169     0.310    timer[8]
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.355 r  timer[9]_i_2/O
                         net (fo=1, routed)           0.000     0.355    timer[9]_i_2_n_0
    SLICE_X0Y63          FDRE                                         r  timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cntr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE                         0.000     0.000 r  cntr_reg[0]/C
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cntr_reg[0]/Q
                         net (fo=4, routed)           0.173     0.314    cntr_reg_n_0_[0]
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.045     0.359 r  cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    cntr[0]
    SLICE_X4Y63          FDRE                                         r  cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.680%)  route 0.196ns (51.320%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  timer_reg[1]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timer_reg[1]/Q
                         net (fo=6, routed)           0.196     0.337    timer[1]
    SLICE_X0Y62          LUT4 (Prop_lut4_I3_O)        0.045     0.382 r  timer[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    timer[3]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.183ns (46.923%)  route 0.207ns (53.077%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  timer_reg[1]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timer_reg[1]/Q
                         net (fo=6, routed)           0.207     0.348    timer[1]
    SLICE_X0Y62          LUT3 (Prop_lut3_I1_O)        0.042     0.390 r  timer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.390    timer[2]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.328%)  route 0.207ns (52.672%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  timer_reg[1]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timer_reg[1]/Q
                         net (fo=6, routed)           0.207     0.348    timer[1]
    SLICE_X0Y62          LUT2 (Prop_lut2_I1_O)        0.045     0.393 r  timer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    timer[1]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_ns_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_ns_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE                         0.000     0.000 r  FSM_sequential_ns_reg[1]/C
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_sequential_ns_reg[1]/Q
                         net (fo=56, routed)          0.187     0.351    ns__0[1]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.043     0.394 r  FSM_sequential_ns[2]_i_1/O
                         net (fo=1, routed)           0.000     0.394    FSM_sequential_ns[2]_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  FSM_sequential_ns_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_ns_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_ns_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE                         0.000     0.000 r  FSM_sequential_ns_reg[1]/C
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_sequential_ns_reg[1]/Q
                         net (fo=56, routed)          0.187     0.351    ns__0[1]
    SLICE_X6Y70          LUT3 (Prop_lut3_I0_O)        0.045     0.396 r  FSM_sequential_ns[1]_i_1/O
                         net (fo=1, routed)           0.000     0.396    p_0_out[1]
    SLICE_X6Y70          FDRE                                         r  FSM_sequential_ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  timer_reg[5]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timer_reg[5]/Q
                         net (fo=7, routed)           0.231     0.372    timer[5]
    SLICE_X1Y62          LUT3 (Prop_lut3_I1_O)        0.045     0.417 r  timer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.417    p_1_in[5]
    SLICE_X1Y62          FDRE                                         r  timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCAN_OUT_REG_reg[120]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testpassed_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.340ns (79.606%)  route 0.087ns (20.394%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE                         0.000     0.000 r  SCAN_OUT_REG_reg[120]/C
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SCAN_OUT_REG_reg[120]/Q
                         net (fo=1, routed)           0.087     0.228    SCAN_OUT_REG_reg_n_0_[120]
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  testpassed_i_6/O
                         net (fo=1, routed)           0.000     0.273    testpassed_i_6_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     0.427 r  testpassed_reg_i_2/CO[2]
                         net (fo=1, routed)           0.000     0.427    testpassed_reg_i_2_n_1
    SLICE_X10Y70         FDRE                                         r  testpassed_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.738ns  (logic 4.060ns (52.470%)  route 3.678ns (47.530%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  divider_reg[12]/Q
                         net (fo=1, routed)           0.585     6.128    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.224 r  CLK_OBUF_BUFG_inst/O
                         net (fo=221, routed)         3.093     9.317    CLK_OBUF_BUFG
    A17                  OBUF (Prop_obuf_I_O)         3.508    12.825 r  CLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.825    CLK
    A17                                                               r  CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.572ns  (logic 4.060ns (53.619%)  route 3.512ns (46.381%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  divider_reg[12]/Q
                         net (fo=1, routed)           0.585     6.128    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.224 r  CLK_OBUF_BUFG_inst/O
                         net (fo=221, routed)         2.927     9.151    CLK_OBUF_BUFG
    M18                  OBUF (Prop_obuf_I_O)         3.508    12.659 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.659    SCLK
    M18                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.376ns (59.005%)  route 0.956ns (40.995%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  divider_reg[12]/Q
                         net (fo=1, routed)           0.217     1.805    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.831 r  CLK_OBUF_BUFG_inst/O
                         net (fo=221, routed)         0.739     2.570    CLK_OBUF_BUFG
    M18                  OBUF (Prop_obuf_I_O)         1.209     3.779 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.779    SCLK
    M18                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.376ns (57.110%)  route 1.033ns (42.890%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  divider_reg[12]/Q
                         net (fo=1, routed)           0.217     1.805    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.831 r  CLK_OBUF_BUFG_inst/O
                         net (fo=221, routed)         0.817     2.648    CLK_OBUF_BUFG
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.857 r  CLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.857    CLK
    A17                                                               r  CLK (OUT)
  -------------------------------------------------------------------    -------------------





