{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769096326136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769096326136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 22 16:38:46 2026 " "Processing started: Thu Jan 22 16:38:46 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769096326136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769096326136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_testbrett -c vga_testbrett " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_testbrett -c vga_testbrett" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769096326136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769096326271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769096326271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kaladin/Dokumenter/Koding/fpga/vga_adapter/vga_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/kaladin/Dokumenter/Koding/fpga/vga_adapter/vga_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_adapter-RTL " "Found design unit 1: vga_adapter-RTL" {  } { { "../vga_adapter/vga_adapter.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/vga_adapter/vga_adapter.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769096330510 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../vga_adapter/vga_adapter.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/vga_adapter/vga_adapter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769096330510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769096330510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_testbrett.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_testbrett.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_testbrett-RTL " "Found design unit 1: vga_testbrett-RTL" {  } { { "vga_testbrett.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/vga_testbrett/vga_testbrett.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769096330511 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_testbrett " "Found entity 1: vga_testbrett" {  } { { "vga_testbrett.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/vga_testbrett/vga_testbrett.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769096330511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769096330511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixel_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_clk-SYN " "Found design unit 1: pixel_clk-SYN" {  } { { "pixel_clk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/vga_testbrett/pixel_clk.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769096330511 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_clk " "Found entity 1: pixel_clk" {  } { { "pixel_clk.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/vga_testbrett/pixel_clk.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769096330511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769096330511 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "vga_testbrett work " "Can't compile duplicate declarations of entity \"vga_testbrett\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "vga_testbrett vga_testbrett.vhd work " "Instance could be entity \"vga_testbrett\" in file vga_testbrett.vhd compiled in library work" {  } { { "vga_testbrett.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/vga_testbrett/vga_testbrett.vhd" 21 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1769096330579 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "vga_testbrett output_files/vga_testbrett.bdf work " "Instance could be entity \"vga_testbrett\" in file output_files/vga_testbrett.bdf compiled in library work" {  } { { "output_files/vga_testbrett.bdf" "" { Schematic "/home/kaladin/Dokumenter/Koding/fpga/vga_testbrett/output_files/vga_testbrett.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1769096330579 ""}  } { { "output_files/vga_testbrett.bdf" "" { Schematic "/home/kaladin/Dokumenter/Koding/fpga/vga_testbrett/output_files/vga_testbrett.bdf" { } } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769096330579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vga_testbrett.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vga_testbrett.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769096330579 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769096330657 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 22 16:38:50 2026 " "Processing ended: Thu Jan 22 16:38:50 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769096330657 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769096330657 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769096330657 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769096330657 ""}
