// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : sim.v
// Device     : SIM
// LiteX sha1 : 0727e69
// Date       : 2025-12-02 09:02:13
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module sim (
    input  wire    [7:0] eth0_sink_data,
    input  wire          eth0_sink_ready,
    input  wire          eth0_sink_valid,
    output wire    [7:0] eth0_source_data,
    input  wire          eth0_source_ready,
    output wire          eth0_source_valid,
    input  wire    [7:0] serial_sink_data,
    output wire          serial_sink_ready,
    input  wire          serial_sink_valid,
    output wire    [7:0] serial_source_data,
    input  wire          serial_source_ready,
    output wire          serial_source_valid,
    output wire          sim_trace,
    input  wire          sys_clk
);


//------------------------------------------------------------------------------
// Hierarchy
//------------------------------------------------------------------------------

/*
SimSoC
└─── crg (CRG)
└─── bus (SoCBusHandler)
│    └─── _interconnect (InterconnectShared)
│    │    └─── arbiter (Arbiter)
│    │    │    └─── rr (RoundRobin)
│    │    └─── decoder (Decoder)
│    │    └─── timeout (Timeout)
│    │    │    └─── waittimer_0* (WaitTimer)
└─── csr (SoCCSRHandler)
└─── irq (SoCIRQHandler)
└─── ctrl (SoCController)
└─── cpu (VexRiscv)
│    └─── [VexRiscv]
└─── rom (SRAM)
└─── sram (SRAM)
└─── main_ram (SRAM)
└─── identifier (Identifier)
└─── uart (UART)
│    └─── ev (EventManager)
│    │    └─── eventsourcelevel_0* (EventSourceLevel)
│    │    └─── eventsourcelevel_1* (EventSourceLevel)
│    └─── phy (RS232PHYModel)
│    └─── tx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
│    └─── rx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
└─── timer0 (Timer)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
└─── ethphy (LiteEthPHYModel)
│    └─── crg (LiteEthPHYModelCRG)
└─── ethmac (LiteEthMAC)
│    └─── core (LiteEthMACCore)
│    │    └─── tx_datapath (TXDatapath)
│    │    │    └─── clockdomaincrossing_0* (ClockDomainCrossing)
│    │    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    │    └─── strideconverter_0* (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _downconverter_0* (_DownConverter)
│    │    │    └─── liteethmactxlastbe_0* (LiteEthMACTXLastBE)
│    │    │    │    └─── last_handler (LiteEthLastHandler)
│    │    │    │    │    └─── fsm (FSM)
│    │    │    └─── liteethmacpaddinginserter_0* (LiteEthMACPaddingInserter)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── liteethmacgap_0* (LiteEthMACGap)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── pipeline_0* (Pipeline)
│    │    └─── rx_datapath (RXDatapath)
│    │    │    └─── liteethmacpaddingchecker_0* (LiteEthMACPaddingChecker)
│    │    │    └─── liteethmacrxlastbe_0* (LiteEthMACRXLastBE)
│    │    │    └─── strideconverter_0* (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    └─── clockdomaincrossing_0* (ClockDomainCrossing)
│    │    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    │    └─── pipeline_0* (Pipeline)
│    └─── interface (LiteEthMACWishboneInterface)
│    │    └─── sram (LiteEthMACSRAM)
│    │    │    └─── writer (LiteEthMACSRAMWriter)
│    │    │    │    └─── ev (EventManager)
│    │    │    │    │    └─── eventsourcelevel_0* (EventSourceLevel)
│    │    │    │    └─── stat_fifo (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── reader (LiteEthMACSRAMReader)
│    │    │    │    └─── ev (EventManager)
│    │    │    │    │    └─── eventsourcepulse_0* (EventSourcePulse)
│    │    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── ev (SharedIRQ)
│    │    └─── sram_0* (SRAM)
│    │    └─── sram_1* (SRAM)
│    │    └─── decoder_0* (Decoder)
│    │    └─── sram_2* (SRAM)
│    │    └─── sram_3* (SRAM)
│    │    └─── decoder_1* (Decoder)
│    └─── ev (SharedIRQ)
└─── csr_bridge (Wishbone2CSR)
│    └─── fsm (FSM)
└─── csr_bankarray (CSRBankArray)
│    └─── csrbank_0* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_1* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_5* (CSRStatus)
│    │    └─── csrstatus_6* (CSRStatus)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstatus_7* (CSRStatus)
│    │    └─── csrstatus_8* (CSRStatus)
│    │    └─── csrstorage_3* (CSRStorage)
│    └─── csrbank_2* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    └─── sram_0* (SRAM)
│    └─── csrbank_3* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_4* (CSRStorage)
│    └─── csrbank_4* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstatus_5* (CSRStatus)
└─── csr_interconnect (InterconnectShared)
* : Generated name.
[]: BlackBox.
*/

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg    [19:0] count = 20'd1000000;
wire    [5:0] csr_bankarray_adr;
wire   [31:0] csr_bankarray_csrbank0_bus_errors_r;
reg           csr_bankarray_csrbank0_bus_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_bus_errors_w;
reg           csr_bankarray_csrbank0_bus_errors_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank0_reset0_r;
reg           csr_bankarray_csrbank0_reset0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank0_reset0_w;
reg           csr_bankarray_csrbank0_reset0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scratch0_r;
reg           csr_bankarray_csrbank0_scratch0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scratch0_w;
reg           csr_bankarray_csrbank0_scratch0_we = 1'd0;
wire          csr_bankarray_csrbank0_sel;
wire          csr_bankarray_csrbank1_sel;
wire          csr_bankarray_csrbank1_sram_reader_ev_enable0_r;
reg           csr_bankarray_csrbank1_sram_reader_ev_enable0_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_ev_enable0_w;
reg           csr_bankarray_csrbank1_sram_reader_ev_enable0_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_ev_pending_r;
reg           csr_bankarray_csrbank1_sram_reader_ev_pending_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_ev_pending_w;
reg           csr_bankarray_csrbank1_sram_reader_ev_pending_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_ev_status_r;
reg           csr_bankarray_csrbank1_sram_reader_ev_status_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_ev_status_w;
reg           csr_bankarray_csrbank1_sram_reader_ev_status_we = 1'd0;
wire   [10:0] csr_bankarray_csrbank1_sram_reader_length0_r;
reg           csr_bankarray_csrbank1_sram_reader_length0_re = 1'd0;
wire   [10:0] csr_bankarray_csrbank1_sram_reader_length0_w;
reg           csr_bankarray_csrbank1_sram_reader_length0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank1_sram_reader_level_r;
reg           csr_bankarray_csrbank1_sram_reader_level_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank1_sram_reader_level_w;
reg           csr_bankarray_csrbank1_sram_reader_level_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_ready_r;
reg           csr_bankarray_csrbank1_sram_reader_ready_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_ready_w;
reg           csr_bankarray_csrbank1_sram_reader_ready_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_slot0_r;
reg           csr_bankarray_csrbank1_sram_reader_slot0_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_reader_slot0_w;
reg           csr_bankarray_csrbank1_sram_reader_slot0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_sram_writer_errors_r;
reg           csr_bankarray_csrbank1_sram_writer_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_sram_writer_errors_w;
reg           csr_bankarray_csrbank1_sram_writer_errors_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_ev_enable0_r;
reg           csr_bankarray_csrbank1_sram_writer_ev_enable0_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_ev_enable0_w;
reg           csr_bankarray_csrbank1_sram_writer_ev_enable0_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_ev_pending_r;
reg           csr_bankarray_csrbank1_sram_writer_ev_pending_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_ev_pending_w;
reg           csr_bankarray_csrbank1_sram_writer_ev_pending_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_ev_status_r;
reg           csr_bankarray_csrbank1_sram_writer_ev_status_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_ev_status_w;
reg           csr_bankarray_csrbank1_sram_writer_ev_status_we = 1'd0;
wire   [10:0] csr_bankarray_csrbank1_sram_writer_length_r;
reg           csr_bankarray_csrbank1_sram_writer_length_re = 1'd0;
wire   [10:0] csr_bankarray_csrbank1_sram_writer_length_w;
reg           csr_bankarray_csrbank1_sram_writer_length_we = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_slot_r;
reg           csr_bankarray_csrbank1_sram_writer_slot_re = 1'd0;
wire          csr_bankarray_csrbank1_sram_writer_slot_w;
reg           csr_bankarray_csrbank1_sram_writer_slot_we = 1'd0;
wire          csr_bankarray_csrbank2_crg_reset0_r;
reg           csr_bankarray_csrbank2_crg_reset0_re = 1'd0;
wire          csr_bankarray_csrbank2_crg_reset0_w;
reg           csr_bankarray_csrbank2_crg_reset0_we = 1'd0;
wire          csr_bankarray_csrbank2_sel;
wire          csr_bankarray_csrbank3_en0_r;
reg           csr_bankarray_csrbank3_en0_re = 1'd0;
wire          csr_bankarray_csrbank3_en0_w;
reg           csr_bankarray_csrbank3_en0_we = 1'd0;
wire          csr_bankarray_csrbank3_ev_enable0_r;
reg           csr_bankarray_csrbank3_ev_enable0_re = 1'd0;
wire          csr_bankarray_csrbank3_ev_enable0_w;
reg           csr_bankarray_csrbank3_ev_enable0_we = 1'd0;
wire          csr_bankarray_csrbank3_ev_pending_r;
reg           csr_bankarray_csrbank3_ev_pending_re = 1'd0;
wire          csr_bankarray_csrbank3_ev_pending_w;
reg           csr_bankarray_csrbank3_ev_pending_we = 1'd0;
wire          csr_bankarray_csrbank3_ev_status_r;
reg           csr_bankarray_csrbank3_ev_status_re = 1'd0;
wire          csr_bankarray_csrbank3_ev_status_w;
reg           csr_bankarray_csrbank3_ev_status_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank3_load0_r;
reg           csr_bankarray_csrbank3_load0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank3_load0_w;
reg           csr_bankarray_csrbank3_load0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank3_reload0_r;
reg           csr_bankarray_csrbank3_reload0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank3_reload0_w;
reg           csr_bankarray_csrbank3_reload0_we = 1'd0;
wire          csr_bankarray_csrbank3_sel;
wire          csr_bankarray_csrbank3_update_value0_r;
reg           csr_bankarray_csrbank3_update_value0_re = 1'd0;
wire          csr_bankarray_csrbank3_update_value0_w;
reg           csr_bankarray_csrbank3_update_value0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank3_value_r;
reg           csr_bankarray_csrbank3_value_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank3_value_w;
reg           csr_bankarray_csrbank3_value_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank4_ev_enable0_r;
reg           csr_bankarray_csrbank4_ev_enable0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank4_ev_enable0_w;
reg           csr_bankarray_csrbank4_ev_enable0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank4_ev_pending_r;
reg           csr_bankarray_csrbank4_ev_pending_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank4_ev_pending_w;
reg           csr_bankarray_csrbank4_ev_pending_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank4_ev_status_r;
reg           csr_bankarray_csrbank4_ev_status_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank4_ev_status_w;
reg           csr_bankarray_csrbank4_ev_status_we = 1'd0;
wire          csr_bankarray_csrbank4_rxempty_r;
reg           csr_bankarray_csrbank4_rxempty_re = 1'd0;
wire          csr_bankarray_csrbank4_rxempty_w;
reg           csr_bankarray_csrbank4_rxempty_we = 1'd0;
wire          csr_bankarray_csrbank4_rxfull_r;
reg           csr_bankarray_csrbank4_rxfull_re = 1'd0;
wire          csr_bankarray_csrbank4_rxfull_w;
reg           csr_bankarray_csrbank4_rxfull_we = 1'd0;
wire          csr_bankarray_csrbank4_sel;
wire          csr_bankarray_csrbank4_txempty_r;
reg           csr_bankarray_csrbank4_txempty_re = 1'd0;
wire          csr_bankarray_csrbank4_txempty_w;
reg           csr_bankarray_csrbank4_txempty_we = 1'd0;
wire          csr_bankarray_csrbank4_txfull_r;
reg           csr_bankarray_csrbank4_txfull_re = 1'd0;
wire          csr_bankarray_csrbank4_txfull_w;
reg           csr_bankarray_csrbank4_txfull_we = 1'd0;
wire    [7:0] csr_bankarray_dat_r;
wire   [13:0] csr_bankarray_interface0_bank_bus_adr;
reg    [31:0] csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface0_bank_bus_dat_w;
wire          csr_bankarray_interface0_bank_bus_re;
wire          csr_bankarray_interface0_bank_bus_we;
wire   [13:0] csr_bankarray_interface1_bank_bus_adr;
reg    [31:0] csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface1_bank_bus_dat_w;
wire          csr_bankarray_interface1_bank_bus_re;
wire          csr_bankarray_interface1_bank_bus_we;
wire   [13:0] csr_bankarray_interface2_bank_bus_adr;
reg    [31:0] csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface2_bank_bus_dat_w;
wire          csr_bankarray_interface2_bank_bus_re;
wire          csr_bankarray_interface2_bank_bus_we;
wire   [13:0] csr_bankarray_interface3_bank_bus_adr;
reg    [31:0] csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface3_bank_bus_dat_w;
wire          csr_bankarray_interface3_bank_bus_re;
wire          csr_bankarray_interface3_bank_bus_we;
wire   [13:0] csr_bankarray_interface4_bank_bus_adr;
reg    [31:0] csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface4_bank_bus_dat_w;
wire          csr_bankarray_interface4_bank_bus_re;
wire          csr_bankarray_interface4_bank_bus_we;
wire          csr_bankarray_sel;
reg           csr_bankarray_sel_r = 1'd0;
wire   [13:0] csr_bankarray_sram_bus_adr;
reg    [31:0] csr_bankarray_sram_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_sram_bus_dat_w;
wire          csr_bankarray_sram_bus_re;
wire          csr_bankarray_sram_bus_we;
wire   [13:0] csr_interconnect_adr;
wire   [31:0] csr_interconnect_dat_r;
wire   [31:0] csr_interconnect_dat_w;
wire          csr_interconnect_re;
wire          csr_interconnect_we;
wire          done;
reg           error = 1'd0;
wire          eth_rx_clk;
wire          eth_rx_rst;
wire          eth_tx_clk;
wire          eth_tx_rst;
wire          ethmac_bus_rx_ack;
wire   [29:0] ethmac_bus_rx_adr;
wire    [1:0] ethmac_bus_rx_bte;
wire    [2:0] ethmac_bus_rx_cti;
wire          ethmac_bus_rx_cyc;
wire   [31:0] ethmac_bus_rx_dat_r;
wire   [31:0] ethmac_bus_rx_dat_w;
wire          ethmac_bus_rx_err;
wire    [3:0] ethmac_bus_rx_sel;
wire          ethmac_bus_rx_stb;
wire          ethmac_bus_rx_we;
wire          ethmac_bus_tx_ack;
wire   [29:0] ethmac_bus_tx_adr;
wire    [1:0] ethmac_bus_tx_bte;
wire    [2:0] ethmac_bus_tx_cti;
wire          ethmac_bus_tx_cyc;
wire   [31:0] ethmac_bus_tx_dat_r;
wire   [31:0] ethmac_bus_tx_dat_w;
wire          ethmac_bus_tx_err;
wire    [3:0] ethmac_bus_tx_sel;
wire          ethmac_bus_tx_stb;
wire          ethmac_bus_tx_we;
reg     [1:0] ethmac_decoder0_slave_sel = 2'd0;
reg     [1:0] ethmac_decoder0_slave_sel_r = 2'd0;
reg     [1:0] ethmac_decoder1_slave_sel = 2'd0;
reg     [1:0] ethmac_decoder1_slave_sel_r = 2'd0;
wire          ethmac_ev_irq;
reg           ethmac_interface0_ack = 1'd0;
wire   [29:0] ethmac_interface0_adr;
wire    [1:0] ethmac_interface0_bte;
wire    [2:0] ethmac_interface0_cti;
wire          ethmac_interface0_cyc;
wire   [31:0] ethmac_interface0_dat_r;
wire   [31:0] ethmac_interface0_dat_w;
reg           ethmac_interface0_err = 1'd0;
wire    [3:0] ethmac_interface0_sel;
wire          ethmac_interface0_stb;
wire          ethmac_interface0_we;
reg           ethmac_interface1_ack = 1'd0;
wire   [29:0] ethmac_interface1_adr;
wire    [1:0] ethmac_interface1_bte;
wire    [2:0] ethmac_interface1_cti;
wire          ethmac_interface1_cyc;
wire   [31:0] ethmac_interface1_dat_r;
wire   [31:0] ethmac_interface1_dat_w;
reg           ethmac_interface1_err = 1'd0;
wire    [3:0] ethmac_interface1_sel;
wire          ethmac_interface1_stb;
wire          ethmac_interface1_we;
reg           ethmac_interface2_ack = 1'd0;
wire   [29:0] ethmac_interface2_adr;
wire    [1:0] ethmac_interface2_bte;
wire    [2:0] ethmac_interface2_cti;
wire          ethmac_interface2_cyc;
wire   [31:0] ethmac_interface2_dat_r;
wire   [31:0] ethmac_interface2_dat_w;
reg           ethmac_interface2_err = 1'd0;
wire    [3:0] ethmac_interface2_sel;
wire          ethmac_interface2_stb;
wire          ethmac_interface2_we;
reg           ethmac_interface3_ack = 1'd0;
wire   [29:0] ethmac_interface3_adr;
wire    [1:0] ethmac_interface3_bte;
wire    [2:0] ethmac_interface3_cti;
wire          ethmac_interface3_cyc;
wire   [31:0] ethmac_interface3_dat_r;
wire   [31:0] ethmac_interface3_dat_w;
reg           ethmac_interface3_err = 1'd0;
wire    [3:0] ethmac_interface3_sel;
wire          ethmac_interface3_stb;
wire          ethmac_interface3_we;
reg           ethmac_reader_cmd_fifo_consume = 1'd0;
wire          ethmac_reader_cmd_fifo_do_read;
wire          ethmac_reader_cmd_fifo_fifo_in_first;
wire          ethmac_reader_cmd_fifo_fifo_in_last;
wire   [10:0] ethmac_reader_cmd_fifo_fifo_in_payload_length;
wire          ethmac_reader_cmd_fifo_fifo_in_payload_slot;
wire          ethmac_reader_cmd_fifo_fifo_out_first;
wire          ethmac_reader_cmd_fifo_fifo_out_last;
wire   [10:0] ethmac_reader_cmd_fifo_fifo_out_payload_length;
wire          ethmac_reader_cmd_fifo_fifo_out_payload_slot;
reg     [1:0] ethmac_reader_cmd_fifo_level = 2'd0;
reg           ethmac_reader_cmd_fifo_produce = 1'd0;
wire          ethmac_reader_cmd_fifo_rdport_adr;
wire   [13:0] ethmac_reader_cmd_fifo_rdport_dat_r;
reg           ethmac_reader_cmd_fifo_replace = 1'd0;
reg           ethmac_reader_cmd_fifo_sink_first = 1'd0;
reg           ethmac_reader_cmd_fifo_sink_last = 1'd0;
wire   [10:0] ethmac_reader_cmd_fifo_sink_payload_length;
wire          ethmac_reader_cmd_fifo_sink_payload_slot;
wire          ethmac_reader_cmd_fifo_sink_ready;
wire          ethmac_reader_cmd_fifo_sink_valid;
wire          ethmac_reader_cmd_fifo_source_first;
wire          ethmac_reader_cmd_fifo_source_last;
wire   [10:0] ethmac_reader_cmd_fifo_source_payload_length;
wire          ethmac_reader_cmd_fifo_source_payload_slot;
reg           ethmac_reader_cmd_fifo_source_ready = 1'd0;
wire          ethmac_reader_cmd_fifo_source_valid;
wire   [13:0] ethmac_reader_cmd_fifo_syncfifo_din;
wire   [13:0] ethmac_reader_cmd_fifo_syncfifo_dout;
wire          ethmac_reader_cmd_fifo_syncfifo_re;
wire          ethmac_reader_cmd_fifo_syncfifo_readable;
wire          ethmac_reader_cmd_fifo_syncfifo_we;
wire          ethmac_reader_cmd_fifo_syncfifo_writable;
reg           ethmac_reader_cmd_fifo_wrport_adr = 1'd0;
wire   [13:0] ethmac_reader_cmd_fifo_wrport_dat_r;
wire   [13:0] ethmac_reader_cmd_fifo_wrport_dat_w;
wire          ethmac_reader_cmd_fifo_wrport_we;
reg           ethmac_reader_enable_re = 1'd0;
reg           ethmac_reader_enable_storage = 1'd0;
wire          ethmac_reader_event00;
wire          ethmac_reader_event01;
wire          ethmac_reader_event02;
reg           ethmac_reader_eventsourcepulse_clear = 1'd0;
reg           ethmac_reader_eventsourcepulse_pending = 1'd0;
wire          ethmac_reader_eventsourcepulse_status;
reg           ethmac_reader_eventsourcepulse_trigger = 1'd0;
wire          ethmac_reader_irq;
reg    [10:0] ethmac_reader_length = 11'd0;
reg    [10:0] ethmac_reader_length_liteethmacsramreader_next_value = 11'd0;
reg           ethmac_reader_length_liteethmacsramreader_next_value_ce = 1'd0;
reg           ethmac_reader_length_re = 1'd0;
reg    [10:0] ethmac_reader_length_storage = 11'd0;
reg           ethmac_reader_level_re = 1'd0;
wire    [1:0] ethmac_reader_level_status;
wire          ethmac_reader_level_we;
wire    [8:0] ethmac_reader_memory0_adr;
wire   [31:0] ethmac_reader_memory0_dat_r;
wire          ethmac_reader_memory0_re;
wire    [8:0] ethmac_reader_memory1_adr;
wire   [31:0] ethmac_reader_memory1_dat_r;
wire          ethmac_reader_memory1_re;
reg           ethmac_reader_pending_r = 1'd0;
reg           ethmac_reader_pending_re = 1'd0;
wire          ethmac_reader_pending_status;
wire          ethmac_reader_pending_we;
reg    [31:0] ethmac_reader_rd_data = 32'd0;
reg           ethmac_reader_read = 1'd0;
reg           ethmac_reader_ready_re = 1'd0;
wire          ethmac_reader_ready_status;
wire          ethmac_reader_ready_we;
reg           ethmac_reader_slot_re = 1'd0;
reg           ethmac_reader_slot_storage = 1'd0;
reg           ethmac_reader_source_source_first = 1'd0;
reg           ethmac_reader_source_source_last = 1'd0;
wire   [31:0] ethmac_reader_source_source_payload_data;
reg     [3:0] ethmac_reader_source_source_payload_error = 4'd0;
reg     [3:0] ethmac_reader_source_source_payload_last_be = 4'd0;
wire          ethmac_reader_source_source_ready;
reg           ethmac_reader_source_source_valid = 1'd0;
wire          ethmac_reader_start_r;
reg           ethmac_reader_start_re = 1'd0;
reg           ethmac_reader_start_w = 1'd0;
reg           ethmac_reader_start_we = 1'd0;
reg           ethmac_reader_status_re = 1'd0;
wire          ethmac_reader_status_status;
wire          ethmac_reader_status_we;
reg    [10:0] ethmac_rxdatapath_length = 11'd0;
reg     [3:0] ethmac_rxdatapath_length_inc = 4'd0;
wire   [41:0] ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_din;
wire   [41:0] ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_dout;
wire          ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_re;
wire          ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_readable;
wire          ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_we;
wire          ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_writable;
wire    [5:0] ethmac_rxdatapath_rx_cdc_cdc_consume_wdomain;
wire          ethmac_rxdatapath_rx_cdc_cdc_fifo_in_first;
wire          ethmac_rxdatapath_rx_cdc_cdc_fifo_in_last;
wire   [31:0] ethmac_rxdatapath_rx_cdc_cdc_fifo_in_payload_data;
wire    [3:0] ethmac_rxdatapath_rx_cdc_cdc_fifo_in_payload_error;
wire    [3:0] ethmac_rxdatapath_rx_cdc_cdc_fifo_in_payload_last_be;
wire          ethmac_rxdatapath_rx_cdc_cdc_fifo_out_first;
wire          ethmac_rxdatapath_rx_cdc_cdc_fifo_out_last;
wire   [31:0] ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_data;
wire    [3:0] ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_error;
wire    [3:0] ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_last_be;
wire          ethmac_rxdatapath_rx_cdc_cdc_graycounter0_ce;
reg     [5:0] ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q = 6'd0;
reg     [5:0] ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_binary = 6'd0;
wire    [5:0] ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_next;
reg     [5:0] ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_next_binary = 6'd0;
wire          ethmac_rxdatapath_rx_cdc_cdc_graycounter1_ce;
reg     [5:0] ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q = 6'd0;
reg     [5:0] ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_binary = 6'd0;
wire    [5:0] ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_next;
reg     [5:0] ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_next_binary = 6'd0;
wire    [5:0] ethmac_rxdatapath_rx_cdc_cdc_produce_rdomain;
wire    [4:0] ethmac_rxdatapath_rx_cdc_cdc_rdport_adr;
wire   [41:0] ethmac_rxdatapath_rx_cdc_cdc_rdport_dat_r;
wire          ethmac_rxdatapath_rx_cdc_cdc_sink_first;
wire          ethmac_rxdatapath_rx_cdc_cdc_sink_last;
wire   [31:0] ethmac_rxdatapath_rx_cdc_cdc_sink_payload_data;
wire    [3:0] ethmac_rxdatapath_rx_cdc_cdc_sink_payload_error;
wire    [3:0] ethmac_rxdatapath_rx_cdc_cdc_sink_payload_last_be;
wire          ethmac_rxdatapath_rx_cdc_cdc_sink_ready;
wire          ethmac_rxdatapath_rx_cdc_cdc_sink_valid;
wire          ethmac_rxdatapath_rx_cdc_cdc_source_first;
wire          ethmac_rxdatapath_rx_cdc_cdc_source_last;
wire   [31:0] ethmac_rxdatapath_rx_cdc_cdc_source_payload_data;
wire    [3:0] ethmac_rxdatapath_rx_cdc_cdc_source_payload_error;
wire    [3:0] ethmac_rxdatapath_rx_cdc_cdc_source_payload_last_be;
wire          ethmac_rxdatapath_rx_cdc_cdc_source_ready;
wire          ethmac_rxdatapath_rx_cdc_cdc_source_valid;
wire    [4:0] ethmac_rxdatapath_rx_cdc_cdc_wrport_adr;
wire   [41:0] ethmac_rxdatapath_rx_cdc_cdc_wrport_dat_r;
wire   [41:0] ethmac_rxdatapath_rx_cdc_cdc_wrport_dat_w;
wire          ethmac_rxdatapath_rx_cdc_cdc_wrport_we;
wire          ethmac_rxdatapath_rx_cdc_sink_sink_first;
wire          ethmac_rxdatapath_rx_cdc_sink_sink_last;
wire   [31:0] ethmac_rxdatapath_rx_cdc_sink_sink_payload_data;
wire    [3:0] ethmac_rxdatapath_rx_cdc_sink_sink_payload_error;
wire    [3:0] ethmac_rxdatapath_rx_cdc_sink_sink_payload_last_be;
wire          ethmac_rxdatapath_rx_cdc_sink_sink_ready;
wire          ethmac_rxdatapath_rx_cdc_sink_sink_valid;
wire          ethmac_rxdatapath_rx_cdc_source_source_first;
wire          ethmac_rxdatapath_rx_cdc_source_source_last;
wire   [31:0] ethmac_rxdatapath_rx_cdc_source_source_payload_data;
wire    [3:0] ethmac_rxdatapath_rx_cdc_source_source_payload_error;
wire    [3:0] ethmac_rxdatapath_rx_cdc_source_source_payload_last_be;
wire          ethmac_rxdatapath_rx_cdc_source_source_ready;
wire          ethmac_rxdatapath_rx_cdc_source_source_valid;
reg     [1:0] ethmac_rxdatapath_rx_converter_converter_demux = 2'd0;
wire          ethmac_rxdatapath_rx_converter_converter_load_part;
wire          ethmac_rxdatapath_rx_converter_converter_sink_first;
wire          ethmac_rxdatapath_rx_converter_converter_sink_last;
wire    [9:0] ethmac_rxdatapath_rx_converter_converter_sink_payload_data;
wire          ethmac_rxdatapath_rx_converter_converter_sink_ready;
wire          ethmac_rxdatapath_rx_converter_converter_sink_valid;
reg           ethmac_rxdatapath_rx_converter_converter_source_first = 1'd0;
reg           ethmac_rxdatapath_rx_converter_converter_source_last = 1'd0;
reg    [39:0] ethmac_rxdatapath_rx_converter_converter_source_payload_data = 40'd0;
reg     [2:0] ethmac_rxdatapath_rx_converter_converter_source_payload_valid_token_count = 3'd0;
wire          ethmac_rxdatapath_rx_converter_converter_source_ready;
wire          ethmac_rxdatapath_rx_converter_converter_source_valid;
reg           ethmac_rxdatapath_rx_converter_converter_strobe_all = 1'd0;
wire          ethmac_rxdatapath_rx_converter_sink_first;
wire          ethmac_rxdatapath_rx_converter_sink_last;
wire    [7:0] ethmac_rxdatapath_rx_converter_sink_payload_data;
wire          ethmac_rxdatapath_rx_converter_sink_payload_error;
wire          ethmac_rxdatapath_rx_converter_sink_payload_last_be;
wire          ethmac_rxdatapath_rx_converter_sink_ready;
wire          ethmac_rxdatapath_rx_converter_sink_valid;
wire          ethmac_rxdatapath_rx_converter_source_first;
wire          ethmac_rxdatapath_rx_converter_source_last;
reg    [31:0] ethmac_rxdatapath_rx_converter_source_payload_data = 32'd0;
reg     [3:0] ethmac_rxdatapath_rx_converter_source_payload_error = 4'd0;
reg     [3:0] ethmac_rxdatapath_rx_converter_source_payload_last_be = 4'd0;
wire          ethmac_rxdatapath_rx_converter_source_ready;
wire          ethmac_rxdatapath_rx_converter_source_source_first;
wire          ethmac_rxdatapath_rx_converter_source_source_last;
wire   [39:0] ethmac_rxdatapath_rx_converter_source_source_payload_data;
wire          ethmac_rxdatapath_rx_converter_source_source_ready;
wire          ethmac_rxdatapath_rx_converter_source_source_valid;
wire          ethmac_rxdatapath_rx_converter_source_valid;
wire          ethmac_rxdatapath_rx_last_be_sink_first;
wire          ethmac_rxdatapath_rx_last_be_sink_last;
wire    [7:0] ethmac_rxdatapath_rx_last_be_sink_payload_data;
wire          ethmac_rxdatapath_rx_last_be_sink_payload_error;
wire          ethmac_rxdatapath_rx_last_be_sink_payload_last_be;
wire          ethmac_rxdatapath_rx_last_be_sink_ready;
wire          ethmac_rxdatapath_rx_last_be_sink_valid;
wire          ethmac_rxdatapath_rx_last_be_source_first;
wire          ethmac_rxdatapath_rx_last_be_source_last;
wire    [7:0] ethmac_rxdatapath_rx_last_be_source_payload_data;
wire          ethmac_rxdatapath_rx_last_be_source_payload_error;
reg           ethmac_rxdatapath_rx_last_be_source_payload_last_be = 1'd0;
wire          ethmac_rxdatapath_rx_last_be_source_ready;
wire          ethmac_rxdatapath_rx_last_be_source_valid;
wire          ethmac_rxdatapath_sink_first;
wire          ethmac_rxdatapath_sink_last;
wire    [7:0] ethmac_rxdatapath_sink_payload_data;
wire          ethmac_rxdatapath_sink_payload_error;
wire          ethmac_rxdatapath_sink_payload_last_be;
wire          ethmac_rxdatapath_sink_ready;
wire          ethmac_rxdatapath_sink_valid;
wire          ethmac_rxdatapath_source_first;
wire          ethmac_rxdatapath_source_last;
wire    [7:0] ethmac_rxdatapath_source_payload_data;
reg           ethmac_rxdatapath_source_payload_error = 1'd0;
wire          ethmac_rxdatapath_source_payload_last_be;
wire          ethmac_rxdatapath_source_ready;
wire          ethmac_rxdatapath_source_valid;
wire          ethmac_sink_first;
wire          ethmac_sink_last;
wire   [31:0] ethmac_sink_payload_data;
wire    [3:0] ethmac_sink_payload_error;
wire    [3:0] ethmac_sink_payload_last_be;
wire          ethmac_sink_ready;
wire          ethmac_sink_sink_first;
wire          ethmac_sink_sink_last;
wire   [31:0] ethmac_sink_sink_payload_data;
wire    [3:0] ethmac_sink_sink_payload_error;
wire    [3:0] ethmac_sink_sink_payload_last_be;
wire          ethmac_sink_sink_ready;
wire          ethmac_sink_sink_valid;
wire          ethmac_sink_valid;
wire          ethmac_source_first;
wire          ethmac_source_last;
wire   [31:0] ethmac_source_payload_data;
wire    [3:0] ethmac_source_payload_error;
wire    [3:0] ethmac_source_payload_last_be;
wire          ethmac_source_ready;
wire          ethmac_source_source_first;
wire          ethmac_source_source_last;
wire   [31:0] ethmac_source_source_payload_data;
wire    [3:0] ethmac_source_source_payload_error;
wire    [3:0] ethmac_source_source_payload_last_be;
wire          ethmac_source_source_ready;
wire          ethmac_source_source_valid;
wire          ethmac_source_valid;
wire    [8:0] ethmac_sram0_adr;
reg           ethmac_sram0_adr_burst = 1'd0;
wire   [31:0] ethmac_sram0_dat_r;
wire    [8:0] ethmac_sram1_adr;
reg           ethmac_sram1_adr_burst = 1'd0;
wire   [31:0] ethmac_sram1_dat_r;
wire    [8:0] ethmac_sram2_adr;
reg           ethmac_sram2_adr_burst = 1'd0;
wire   [31:0] ethmac_sram2_dat_r;
wire   [31:0] ethmac_sram2_dat_w;
reg     [3:0] ethmac_sram2_we = 4'd0;
wire    [8:0] ethmac_sram3_adr;
reg           ethmac_sram3_adr_burst = 1'd0;
wire   [31:0] ethmac_sram3_dat_r;
wire   [31:0] ethmac_sram3_dat_w;
reg     [3:0] ethmac_sram3_we = 4'd0;
wire   [41:0] ethmac_tx_cdc_cdc_asyncfifo_din;
wire   [41:0] ethmac_tx_cdc_cdc_asyncfifo_dout;
wire          ethmac_tx_cdc_cdc_asyncfifo_re;
wire          ethmac_tx_cdc_cdc_asyncfifo_readable;
wire          ethmac_tx_cdc_cdc_asyncfifo_we;
wire          ethmac_tx_cdc_cdc_asyncfifo_writable;
wire    [5:0] ethmac_tx_cdc_cdc_consume_wdomain;
wire          ethmac_tx_cdc_cdc_fifo_in_first;
wire          ethmac_tx_cdc_cdc_fifo_in_last;
wire   [31:0] ethmac_tx_cdc_cdc_fifo_in_payload_data;
wire    [3:0] ethmac_tx_cdc_cdc_fifo_in_payload_error;
wire    [3:0] ethmac_tx_cdc_cdc_fifo_in_payload_last_be;
wire          ethmac_tx_cdc_cdc_fifo_out_first;
wire          ethmac_tx_cdc_cdc_fifo_out_last;
wire   [31:0] ethmac_tx_cdc_cdc_fifo_out_payload_data;
wire    [3:0] ethmac_tx_cdc_cdc_fifo_out_payload_error;
wire    [3:0] ethmac_tx_cdc_cdc_fifo_out_payload_last_be;
wire          ethmac_tx_cdc_cdc_graycounter0_ce;
reg     [5:0] ethmac_tx_cdc_cdc_graycounter0_q = 6'd0;
reg     [5:0] ethmac_tx_cdc_cdc_graycounter0_q_binary = 6'd0;
wire    [5:0] ethmac_tx_cdc_cdc_graycounter0_q_next;
reg     [5:0] ethmac_tx_cdc_cdc_graycounter0_q_next_binary = 6'd0;
wire          ethmac_tx_cdc_cdc_graycounter1_ce;
reg     [5:0] ethmac_tx_cdc_cdc_graycounter1_q = 6'd0;
reg     [5:0] ethmac_tx_cdc_cdc_graycounter1_q_binary = 6'd0;
wire    [5:0] ethmac_tx_cdc_cdc_graycounter1_q_next;
reg     [5:0] ethmac_tx_cdc_cdc_graycounter1_q_next_binary = 6'd0;
wire    [5:0] ethmac_tx_cdc_cdc_produce_rdomain;
wire    [4:0] ethmac_tx_cdc_cdc_rdport_adr;
wire   [41:0] ethmac_tx_cdc_cdc_rdport_dat_r;
wire          ethmac_tx_cdc_cdc_sink_first;
wire          ethmac_tx_cdc_cdc_sink_last;
wire   [31:0] ethmac_tx_cdc_cdc_sink_payload_data;
wire    [3:0] ethmac_tx_cdc_cdc_sink_payload_error;
wire    [3:0] ethmac_tx_cdc_cdc_sink_payload_last_be;
wire          ethmac_tx_cdc_cdc_sink_ready;
wire          ethmac_tx_cdc_cdc_sink_valid;
wire          ethmac_tx_cdc_cdc_source_first;
wire          ethmac_tx_cdc_cdc_source_last;
wire   [31:0] ethmac_tx_cdc_cdc_source_payload_data;
wire    [3:0] ethmac_tx_cdc_cdc_source_payload_error;
wire    [3:0] ethmac_tx_cdc_cdc_source_payload_last_be;
wire          ethmac_tx_cdc_cdc_source_ready;
wire          ethmac_tx_cdc_cdc_source_valid;
wire    [4:0] ethmac_tx_cdc_cdc_wrport_adr;
wire   [41:0] ethmac_tx_cdc_cdc_wrport_dat_r;
wire   [41:0] ethmac_tx_cdc_cdc_wrport_dat_w;
wire          ethmac_tx_cdc_cdc_wrport_we;
wire          ethmac_tx_cdc_sink_sink_first;
wire          ethmac_tx_cdc_sink_sink_last;
wire   [31:0] ethmac_tx_cdc_sink_sink_payload_data;
wire    [3:0] ethmac_tx_cdc_sink_sink_payload_error;
wire    [3:0] ethmac_tx_cdc_sink_sink_payload_last_be;
wire          ethmac_tx_cdc_sink_sink_ready;
wire          ethmac_tx_cdc_sink_sink_valid;
wire          ethmac_tx_cdc_source_source_first;
wire          ethmac_tx_cdc_source_source_last;
wire   [31:0] ethmac_tx_cdc_source_source_payload_data;
wire    [3:0] ethmac_tx_cdc_source_source_payload_error;
wire    [3:0] ethmac_tx_cdc_source_source_payload_last_be;
wire          ethmac_tx_cdc_source_source_ready;
wire          ethmac_tx_cdc_source_source_valid;
wire          ethmac_tx_converter_converter_first;
wire          ethmac_tx_converter_converter_last;
reg     [1:0] ethmac_tx_converter_converter_mux = 2'd0;
wire          ethmac_tx_converter_converter_sink_first;
wire          ethmac_tx_converter_converter_sink_last;
reg    [39:0] ethmac_tx_converter_converter_sink_payload_data = 40'd0;
wire          ethmac_tx_converter_converter_sink_ready;
wire          ethmac_tx_converter_converter_sink_valid;
wire          ethmac_tx_converter_converter_source_first;
wire          ethmac_tx_converter_converter_source_last;
reg     [9:0] ethmac_tx_converter_converter_source_payload_data = 10'd0;
wire          ethmac_tx_converter_converter_source_payload_valid_token_count;
wire          ethmac_tx_converter_converter_source_ready;
wire          ethmac_tx_converter_converter_source_valid;
wire          ethmac_tx_converter_sink_first;
wire          ethmac_tx_converter_sink_last;
wire   [31:0] ethmac_tx_converter_sink_payload_data;
wire    [3:0] ethmac_tx_converter_sink_payload_error;
wire    [3:0] ethmac_tx_converter_sink_payload_last_be;
wire          ethmac_tx_converter_sink_ready;
wire          ethmac_tx_converter_sink_valid;
wire          ethmac_tx_converter_source_first;
wire          ethmac_tx_converter_source_last;
wire    [7:0] ethmac_tx_converter_source_payload_data;
wire          ethmac_tx_converter_source_payload_error;
wire          ethmac_tx_converter_source_payload_last_be;
wire          ethmac_tx_converter_source_ready;
wire          ethmac_tx_converter_source_source_first;
wire          ethmac_tx_converter_source_source_last;
wire    [9:0] ethmac_tx_converter_source_source_payload_data;
wire          ethmac_tx_converter_source_source_ready;
wire          ethmac_tx_converter_source_source_valid;
wire          ethmac_tx_converter_source_valid;
reg     [3:0] ethmac_tx_gap_counter = 4'd0;
reg     [3:0] ethmac_tx_gap_counter_liteethmacgap_next_value = 4'd0;
reg           ethmac_tx_gap_counter_liteethmacgap_next_value_ce = 1'd0;
wire          ethmac_tx_gap_sink_first;
wire          ethmac_tx_gap_sink_last;
wire    [7:0] ethmac_tx_gap_sink_payload_data;
wire          ethmac_tx_gap_sink_payload_error;
wire          ethmac_tx_gap_sink_payload_last_be;
reg           ethmac_tx_gap_sink_ready = 1'd0;
wire          ethmac_tx_gap_sink_valid;
reg           ethmac_tx_gap_source_first = 1'd0;
reg           ethmac_tx_gap_source_last = 1'd0;
reg     [7:0] ethmac_tx_gap_source_payload_data = 8'd0;
reg           ethmac_tx_gap_source_payload_error = 1'd0;
reg           ethmac_tx_gap_source_payload_last_be = 1'd0;
wire          ethmac_tx_gap_source_ready;
reg           ethmac_tx_gap_source_valid = 1'd0;
wire          ethmac_tx_last_be_last_handler_sink_first;
wire          ethmac_tx_last_be_last_handler_sink_last;
wire    [7:0] ethmac_tx_last_be_last_handler_sink_payload_data;
wire          ethmac_tx_last_be_last_handler_sink_payload_error;
wire          ethmac_tx_last_be_last_handler_sink_payload_last_be;
reg           ethmac_tx_last_be_last_handler_sink_ready = 1'd0;
wire          ethmac_tx_last_be_last_handler_sink_valid;
reg           ethmac_tx_last_be_last_handler_source_first = 1'd0;
reg           ethmac_tx_last_be_last_handler_source_last = 1'd0;
reg     [7:0] ethmac_tx_last_be_last_handler_source_payload_data = 8'd0;
reg           ethmac_tx_last_be_last_handler_source_payload_error = 1'd0;
reg           ethmac_tx_last_be_last_handler_source_payload_last_be = 1'd0;
wire          ethmac_tx_last_be_last_handler_source_ready;
reg           ethmac_tx_last_be_last_handler_source_valid = 1'd0;
wire          ethmac_tx_last_be_sink_sink_first;
wire          ethmac_tx_last_be_sink_sink_last;
wire    [7:0] ethmac_tx_last_be_sink_sink_payload_data;
wire          ethmac_tx_last_be_sink_sink_payload_error;
wire          ethmac_tx_last_be_sink_sink_payload_last_be;
wire          ethmac_tx_last_be_sink_sink_ready;
wire          ethmac_tx_last_be_sink_sink_valid;
wire          ethmac_tx_last_be_source_source_first;
wire          ethmac_tx_last_be_source_source_last;
wire    [7:0] ethmac_tx_last_be_source_source_payload_data;
wire          ethmac_tx_last_be_source_source_payload_error;
wire          ethmac_tx_last_be_source_source_payload_last_be;
wire          ethmac_tx_last_be_source_source_ready;
wire          ethmac_tx_last_be_source_source_valid;
reg    [15:0] ethmac_tx_padding_counter = 16'd0;
wire          ethmac_tx_padding_counter_done;
reg    [15:0] ethmac_tx_padding_counter_liteethmacpaddinginserter_next_value = 16'd0;
reg           ethmac_tx_padding_counter_liteethmacpaddinginserter_next_value_ce = 1'd0;
wire          ethmac_tx_padding_sink_first;
wire          ethmac_tx_padding_sink_last;
wire    [7:0] ethmac_tx_padding_sink_payload_data;
wire          ethmac_tx_padding_sink_payload_error;
wire          ethmac_tx_padding_sink_payload_last_be;
reg           ethmac_tx_padding_sink_ready = 1'd0;
wire          ethmac_tx_padding_sink_valid;
reg           ethmac_tx_padding_source_first = 1'd0;
reg           ethmac_tx_padding_source_last = 1'd0;
reg     [7:0] ethmac_tx_padding_source_payload_data = 8'd0;
reg           ethmac_tx_padding_source_payload_error = 1'd0;
reg           ethmac_tx_padding_source_payload_last_be = 1'd0;
wire          ethmac_tx_padding_source_ready;
reg           ethmac_tx_padding_source_valid = 1'd0;
wire          ethmac_writer_available0;
wire          ethmac_writer_available1;
wire          ethmac_writer_available2;
reg           ethmac_writer_available_clear = 1'd0;
wire          ethmac_writer_available_pending;
wire          ethmac_writer_available_status;
wire          ethmac_writer_available_trigger;
reg           ethmac_writer_enable_re = 1'd0;
reg           ethmac_writer_enable_storage = 1'd0;
reg           ethmac_writer_errors_re = 1'd0;
reg    [31:0] ethmac_writer_errors_status = 32'd0;
reg    [31:0] ethmac_writer_errors_status_liteethmacsramwriter_f_next_value = 32'd0;
reg           ethmac_writer_errors_status_liteethmacsramwriter_f_next_value_ce = 1'd0;
wire          ethmac_writer_errors_we;
wire          ethmac_writer_irq;
reg    [10:0] ethmac_writer_length = 11'd0;
reg     [3:0] ethmac_writer_length_inc = 4'd0;
reg    [10:0] ethmac_writer_length_liteethmacsramwriter_t_next_value = 11'd0;
reg           ethmac_writer_length_liteethmacsramwriter_t_next_value_ce = 1'd0;
reg           ethmac_writer_length_re = 1'd0;
wire   [10:0] ethmac_writer_length_status;
wire          ethmac_writer_length_we;
wire    [8:0] ethmac_writer_memory0_adr;
wire   [31:0] ethmac_writer_memory0_dat_r;
wire   [31:0] ethmac_writer_memory0_dat_w;
reg           ethmac_writer_memory0_we = 1'd0;
wire    [8:0] ethmac_writer_memory1_adr;
wire   [31:0] ethmac_writer_memory1_dat_r;
wire   [31:0] ethmac_writer_memory1_dat_w;
reg           ethmac_writer_memory1_we = 1'd0;
reg           ethmac_writer_pending_r = 1'd0;
reg           ethmac_writer_pending_re = 1'd0;
wire          ethmac_writer_pending_status;
wire          ethmac_writer_pending_we;
wire          ethmac_writer_sink_sink_first;
wire          ethmac_writer_sink_sink_last;
wire   [31:0] ethmac_writer_sink_sink_payload_data;
wire    [3:0] ethmac_writer_sink_sink_payload_error;
wire    [3:0] ethmac_writer_sink_sink_payload_last_be;
reg           ethmac_writer_sink_sink_ready = 1'd1;
wire          ethmac_writer_sink_sink_valid;
reg           ethmac_writer_slot = 1'd0;
reg           ethmac_writer_slot_liteethmacsramwriter_next_value = 1'd0;
reg           ethmac_writer_slot_liteethmacsramwriter_next_value_ce = 1'd0;
reg           ethmac_writer_slot_re = 1'd0;
wire          ethmac_writer_slot_status;
wire          ethmac_writer_slot_we;
reg           ethmac_writer_stat_fifo_consume = 1'd0;
wire          ethmac_writer_stat_fifo_do_read;
wire          ethmac_writer_stat_fifo_fifo_in_first;
wire          ethmac_writer_stat_fifo_fifo_in_last;
wire   [10:0] ethmac_writer_stat_fifo_fifo_in_payload_length;
wire          ethmac_writer_stat_fifo_fifo_in_payload_slot;
wire          ethmac_writer_stat_fifo_fifo_out_first;
wire          ethmac_writer_stat_fifo_fifo_out_last;
wire   [10:0] ethmac_writer_stat_fifo_fifo_out_payload_length;
wire          ethmac_writer_stat_fifo_fifo_out_payload_slot;
reg     [1:0] ethmac_writer_stat_fifo_level = 2'd0;
reg           ethmac_writer_stat_fifo_produce = 1'd0;
wire          ethmac_writer_stat_fifo_rdport_adr;
wire   [13:0] ethmac_writer_stat_fifo_rdport_dat_r;
reg           ethmac_writer_stat_fifo_replace = 1'd0;
reg           ethmac_writer_stat_fifo_sink_first = 1'd0;
reg           ethmac_writer_stat_fifo_sink_last = 1'd0;
reg    [10:0] ethmac_writer_stat_fifo_sink_payload_length = 11'd0;
reg           ethmac_writer_stat_fifo_sink_payload_slot = 1'd0;
wire          ethmac_writer_stat_fifo_sink_ready;
reg           ethmac_writer_stat_fifo_sink_valid = 1'd0;
wire          ethmac_writer_stat_fifo_source_first;
wire          ethmac_writer_stat_fifo_source_last;
wire   [10:0] ethmac_writer_stat_fifo_source_payload_length;
wire          ethmac_writer_stat_fifo_source_payload_slot;
wire          ethmac_writer_stat_fifo_source_ready;
wire          ethmac_writer_stat_fifo_source_valid;
wire   [13:0] ethmac_writer_stat_fifo_syncfifo_din;
wire   [13:0] ethmac_writer_stat_fifo_syncfifo_dout;
wire          ethmac_writer_stat_fifo_syncfifo_re;
wire          ethmac_writer_stat_fifo_syncfifo_readable;
wire          ethmac_writer_stat_fifo_syncfifo_we;
wire          ethmac_writer_stat_fifo_syncfifo_writable;
reg           ethmac_writer_stat_fifo_wrport_adr = 1'd0;
wire   [13:0] ethmac_writer_stat_fifo_wrport_dat_r;
wire   [13:0] ethmac_writer_stat_fifo_wrport_dat_w;
wire          ethmac_writer_stat_fifo_wrport_we;
reg           ethmac_writer_status_re = 1'd0;
wire          ethmac_writer_status_status;
wire          ethmac_writer_status_we;
wire   [31:0] ethmac_writer_wr_data;
reg           ethmac_writer_write = 1'd0;
reg           ethphy_re = 1'd0;
wire          ethphy_sink_first;
wire          ethphy_sink_last;
wire    [7:0] ethphy_sink_payload_data;
wire          ethphy_sink_payload_error;
wire          ethphy_sink_payload_last_be;
wire          ethphy_sink_ready;
wire          ethphy_sink_valid;
reg           ethphy_source_first = 1'd0;
wire          ethphy_source_last;
reg     [7:0] ethphy_source_payload_data = 8'd0;
reg           ethphy_source_payload_error = 1'd0;
reg           ethphy_source_payload_last_be = 1'd0;
wire          ethphy_source_ready;
reg           ethphy_source_valid = 1'd0;
reg           ethphy_storage = 1'd0;
reg           grant = 1'd0;
reg           int_rst = 1'd1;
reg           interface0_ack = 1'd0;
wire   [29:0] interface0_adr;
wire    [1:0] interface0_bte;
wire    [2:0] interface0_cti;
wire          interface0_cyc;
reg    [31:0] interface0_dat_r = 32'd0;
wire   [31:0] interface0_dat_w;
reg           interface0_err = 1'd0;
wire    [3:0] interface0_sel;
wire          interface0_stb;
wire          interface0_we;
reg    [13:0] interface1_adr = 14'd0;
wire   [31:0] interface1_dat_r;
reg    [31:0] interface1_dat_w = 32'd0;
reg           interface1_re = 1'd0;
reg           interface1_we = 1'd0;
reg           liteethmacgap_next_state = 1'd0;
reg           liteethmacgap_state = 1'd0;
reg           liteethmacpaddinginserter_next_state = 1'd0;
reg           liteethmacpaddinginserter_state = 1'd0;
reg     [1:0] liteethmacsramreader_next_state = 2'd0;
reg     [1:0] liteethmacsramreader_state = 2'd0;
reg     [2:0] liteethmacsramwriter_next_state = 3'd0;
reg     [2:0] liteethmacsramwriter_state = 3'd0;
reg           liteethmactxlastbe_next_state = 1'd0;
reg           liteethmactxlastbe_state = 1'd0;
reg     [5:0] multiregimpl00 = 6'd0;
reg     [5:0] multiregimpl01 = 6'd0;
reg     [5:0] multiregimpl10 = 6'd0;
reg     [5:0] multiregimpl11 = 6'd0;
reg     [5:0] multiregimpl20 = 6'd0;
reg     [5:0] multiregimpl21 = 6'd0;
reg     [5:0] multiregimpl30 = 6'd0;
reg     [5:0] multiregimpl31 = 6'd0;
reg           next_state = 1'd0;
wire          por_clk;
wire    [1:0] request;
reg    [29:0] self0 = 30'd0;
reg    [31:0] self1 = 32'd0;
reg     [3:0] self2 = 4'd0;
reg           self3 = 1'd0;
reg           self4 = 1'd0;
reg           self5 = 1'd0;
reg     [2:0] self6 = 3'd0;
reg     [1:0] self7 = 2'd0;
reg           shared_ack = 1'd0;
wire   [29:0] shared_adr;
wire    [1:0] shared_bte;
wire    [2:0] shared_cti;
wire          shared_cyc;
reg    [31:0] shared_dat_r = 32'd0;
wire   [31:0] shared_dat_w;
wire          shared_err;
wire    [3:0] shared_sel;
wire          shared_stb;
wire          shared_we;
wire   [14:0] simsoc_adr;
reg           simsoc_adr_burst = 1'd0;
wire          simsoc_bus_error;
reg    [31:0] simsoc_bus_errors = 32'd0;
reg           simsoc_bus_errors_re = 1'd0;
wire   [31:0] simsoc_bus_errors_status;
wire          simsoc_bus_errors_we;
wire          simsoc_cpu_rst;
wire   [31:0] simsoc_dat_r;
wire          simsoc_dbus_ack;
wire   [29:0] simsoc_dbus_adr;
wire    [1:0] simsoc_dbus_bte;
wire    [2:0] simsoc_dbus_cti;
wire          simsoc_dbus_cyc;
wire   [31:0] simsoc_dbus_dat_r;
wire   [31:0] simsoc_dbus_dat_w;
wire          simsoc_dbus_err;
wire    [3:0] simsoc_dbus_sel;
wire          simsoc_dbus_stb;
wire          simsoc_dbus_we;
wire          simsoc_ibus_ack;
wire   [29:0] simsoc_ibus_adr;
wire    [1:0] simsoc_ibus_bte;
wire    [2:0] simsoc_ibus_cti;
wire          simsoc_ibus_cyc;
wire   [31:0] simsoc_ibus_dat_r;
wire   [31:0] simsoc_ibus_dat_w;
wire          simsoc_ibus_err;
wire    [3:0] simsoc_ibus_sel;
wire          simsoc_ibus_stb;
wire          simsoc_ibus_we;
reg           simsoc_interface0_ram_bus_ack = 1'd0;
wire   [29:0] simsoc_interface0_ram_bus_adr;
wire    [1:0] simsoc_interface0_ram_bus_bte;
wire    [2:0] simsoc_interface0_ram_bus_cti;
wire          simsoc_interface0_ram_bus_cyc;
wire   [31:0] simsoc_interface0_ram_bus_dat_r;
wire   [31:0] simsoc_interface0_ram_bus_dat_w;
reg           simsoc_interface0_ram_bus_err = 1'd0;
wire    [3:0] simsoc_interface0_ram_bus_sel;
wire          simsoc_interface0_ram_bus_stb;
wire          simsoc_interface0_ram_bus_we;
reg           simsoc_interface1_ram_bus_ack = 1'd0;
wire   [29:0] simsoc_interface1_ram_bus_adr;
wire    [1:0] simsoc_interface1_ram_bus_bte;
wire    [2:0] simsoc_interface1_ram_bus_cti;
wire          simsoc_interface1_ram_bus_cyc;
wire   [31:0] simsoc_interface1_ram_bus_dat_r;
wire   [31:0] simsoc_interface1_ram_bus_dat_w;
reg           simsoc_interface1_ram_bus_err = 1'd0;
wire    [3:0] simsoc_interface1_ram_bus_sel;
wire          simsoc_interface1_ram_bus_stb;
wire          simsoc_interface1_ram_bus_we;
reg    [31:0] simsoc_interrupt = 32'd0;
reg           simsoc_ram_bus_ack = 1'd0;
wire   [29:0] simsoc_ram_bus_adr;
wire    [1:0] simsoc_ram_bus_bte;
wire    [2:0] simsoc_ram_bus_cti;
wire          simsoc_ram_bus_cyc;
wire   [31:0] simsoc_ram_bus_dat_r;
wire   [31:0] simsoc_ram_bus_dat_w;
reg           simsoc_ram_bus_err = 1'd0;
wire    [3:0] simsoc_ram_bus_sel;
wire          simsoc_ram_bus_stb;
wire          simsoc_ram_bus_we;
wire          simsoc_reset;
reg           simsoc_reset_re = 1'd0;
reg     [1:0] simsoc_reset_storage = 2'd0;
reg           simsoc_scratch_re = 1'd0;
reg    [31:0] simsoc_scratch_storage = 32'd305419896;
wire          simsoc_sink_first;
wire          simsoc_sink_last;
wire    [7:0] simsoc_sink_payload_data;
wire          simsoc_sink_ready;
wire          simsoc_sink_valid;
reg           simsoc_soc_rst = 1'd0;
reg           simsoc_source_first = 1'd0;
reg           simsoc_source_last = 1'd0;
wire    [7:0] simsoc_source_payload_data;
wire          simsoc_source_ready;
wire          simsoc_source_valid;
wire   [10:0] simsoc_sram0_adr;
reg           simsoc_sram0_adr_burst = 1'd0;
wire   [31:0] simsoc_sram0_dat_r;
wire   [31:0] simsoc_sram0_dat_w;
reg     [3:0] simsoc_sram0_we = 4'd0;
wire   [13:0] simsoc_sram1_adr;
reg           simsoc_sram1_adr_burst = 1'd0;
wire   [31:0] simsoc_sram1_dat_r;
wire   [31:0] simsoc_sram1_dat_w;
reg     [3:0] simsoc_sram1_we = 4'd0;
reg           simsoc_timer_en_re = 1'd0;
reg           simsoc_timer_en_storage = 1'd0;
reg           simsoc_timer_enable_re = 1'd0;
reg           simsoc_timer_enable_storage = 1'd0;
wire          simsoc_timer_irq;
reg           simsoc_timer_load_re = 1'd0;
reg    [31:0] simsoc_timer_load_storage = 32'd0;
reg           simsoc_timer_pending_r = 1'd0;
reg           simsoc_timer_pending_re = 1'd0;
wire          simsoc_timer_pending_status;
wire          simsoc_timer_pending_we;
reg           simsoc_timer_reload_re = 1'd0;
reg    [31:0] simsoc_timer_reload_storage = 32'd0;
reg           simsoc_timer_status_re = 1'd0;
wire          simsoc_timer_status_status;
wire          simsoc_timer_status_we;
reg           simsoc_timer_update_value_re = 1'd0;
reg           simsoc_timer_update_value_storage = 1'd0;
reg    [31:0] simsoc_timer_value = 32'd0;
reg           simsoc_timer_value_re = 1'd0;
reg    [31:0] simsoc_timer_value_status = 32'd0;
wire          simsoc_timer_value_we;
wire          simsoc_timer_zero0;
wire          simsoc_timer_zero1;
wire          simsoc_timer_zero2;
reg           simsoc_timer_zero_clear = 1'd0;
reg           simsoc_timer_zero_pending = 1'd0;
wire          simsoc_timer_zero_status;
wire          simsoc_timer_zero_trigger;
reg           simsoc_timer_zero_trigger_d = 1'd0;
reg           simsoc_uart_enable_re = 1'd0;
reg     [1:0] simsoc_uart_enable_storage = 2'd0;
wire          simsoc_uart_irq;
reg     [1:0] simsoc_uart_pending_r = 2'd0;
reg           simsoc_uart_pending_re = 1'd0;
reg     [1:0] simsoc_uart_pending_status = 2'd0;
wire          simsoc_uart_pending_we;
wire          simsoc_uart_rx0;
wire          simsoc_uart_rx1;
wire          simsoc_uart_rx2;
reg           simsoc_uart_rx_clear = 1'd0;
reg     [3:0] simsoc_uart_rx_fifo_consume = 4'd0;
wire          simsoc_uart_rx_fifo_do_read;
wire          simsoc_uart_rx_fifo_fifo_in_first;
wire          simsoc_uart_rx_fifo_fifo_in_last;
wire    [7:0] simsoc_uart_rx_fifo_fifo_in_payload_data;
wire          simsoc_uart_rx_fifo_fifo_out_first;
wire          simsoc_uart_rx_fifo_fifo_out_last;
wire    [7:0] simsoc_uart_rx_fifo_fifo_out_payload_data;
reg     [4:0] simsoc_uart_rx_fifo_level0 = 5'd0;
wire    [4:0] simsoc_uart_rx_fifo_level1;
reg     [3:0] simsoc_uart_rx_fifo_produce = 4'd0;
wire    [3:0] simsoc_uart_rx_fifo_rdport_adr;
wire    [9:0] simsoc_uart_rx_fifo_rdport_dat_r;
wire          simsoc_uart_rx_fifo_rdport_re;
wire          simsoc_uart_rx_fifo_re;
reg           simsoc_uart_rx_fifo_readable = 1'd0;
reg           simsoc_uart_rx_fifo_replace = 1'd0;
wire          simsoc_uart_rx_fifo_sink_first;
wire          simsoc_uart_rx_fifo_sink_last;
wire    [7:0] simsoc_uart_rx_fifo_sink_payload_data;
wire          simsoc_uart_rx_fifo_sink_ready;
wire          simsoc_uart_rx_fifo_sink_valid;
wire          simsoc_uart_rx_fifo_source_first;
wire          simsoc_uart_rx_fifo_source_last;
wire    [7:0] simsoc_uart_rx_fifo_source_payload_data;
wire          simsoc_uart_rx_fifo_source_ready;
wire          simsoc_uart_rx_fifo_source_valid;
wire    [9:0] simsoc_uart_rx_fifo_syncfifo_din;
wire    [9:0] simsoc_uart_rx_fifo_syncfifo_dout;
wire          simsoc_uart_rx_fifo_syncfifo_re;
wire          simsoc_uart_rx_fifo_syncfifo_readable;
wire          simsoc_uart_rx_fifo_syncfifo_we;
wire          simsoc_uart_rx_fifo_syncfifo_writable;
reg     [3:0] simsoc_uart_rx_fifo_wrport_adr = 4'd0;
wire    [9:0] simsoc_uart_rx_fifo_wrport_dat_r;
wire    [9:0] simsoc_uart_rx_fifo_wrport_dat_w;
wire          simsoc_uart_rx_fifo_wrport_we;
wire          simsoc_uart_rx_pending;
wire          simsoc_uart_rx_status;
wire          simsoc_uart_rx_trigger;
reg           simsoc_uart_rxempty_re = 1'd0;
wire          simsoc_uart_rxempty_status;
wire          simsoc_uart_rxempty_we;
reg           simsoc_uart_rxfull_re = 1'd0;
wire          simsoc_uart_rxfull_status;
wire          simsoc_uart_rxfull_we;
wire    [7:0] simsoc_uart_rxtx_r;
reg           simsoc_uart_rxtx_re = 1'd0;
wire    [7:0] simsoc_uart_rxtx_w;
reg           simsoc_uart_rxtx_we = 1'd0;
reg           simsoc_uart_status_re = 1'd0;
reg     [1:0] simsoc_uart_status_status = 2'd0;
wire          simsoc_uart_status_we;
wire          simsoc_uart_tx0;
wire          simsoc_uart_tx1;
wire          simsoc_uart_tx2;
reg           simsoc_uart_tx_clear = 1'd0;
reg     [3:0] simsoc_uart_tx_fifo_consume = 4'd0;
wire          simsoc_uart_tx_fifo_do_read;
wire          simsoc_uart_tx_fifo_fifo_in_first;
wire          simsoc_uart_tx_fifo_fifo_in_last;
wire    [7:0] simsoc_uart_tx_fifo_fifo_in_payload_data;
wire          simsoc_uart_tx_fifo_fifo_out_first;
wire          simsoc_uart_tx_fifo_fifo_out_last;
wire    [7:0] simsoc_uart_tx_fifo_fifo_out_payload_data;
reg     [4:0] simsoc_uart_tx_fifo_level0 = 5'd0;
wire    [4:0] simsoc_uart_tx_fifo_level1;
reg     [3:0] simsoc_uart_tx_fifo_produce = 4'd0;
wire    [3:0] simsoc_uart_tx_fifo_rdport_adr;
wire    [9:0] simsoc_uart_tx_fifo_rdport_dat_r;
wire          simsoc_uart_tx_fifo_rdport_re;
wire          simsoc_uart_tx_fifo_re;
reg           simsoc_uart_tx_fifo_readable = 1'd0;
reg           simsoc_uart_tx_fifo_replace = 1'd0;
reg           simsoc_uart_tx_fifo_sink_first = 1'd0;
reg           simsoc_uart_tx_fifo_sink_last = 1'd0;
wire    [7:0] simsoc_uart_tx_fifo_sink_payload_data;
wire          simsoc_uart_tx_fifo_sink_ready;
wire          simsoc_uart_tx_fifo_sink_valid;
wire          simsoc_uart_tx_fifo_source_first;
wire          simsoc_uart_tx_fifo_source_last;
wire    [7:0] simsoc_uart_tx_fifo_source_payload_data;
wire          simsoc_uart_tx_fifo_source_ready;
wire          simsoc_uart_tx_fifo_source_valid;
wire    [9:0] simsoc_uart_tx_fifo_syncfifo_din;
wire    [9:0] simsoc_uart_tx_fifo_syncfifo_dout;
wire          simsoc_uart_tx_fifo_syncfifo_re;
wire          simsoc_uart_tx_fifo_syncfifo_readable;
wire          simsoc_uart_tx_fifo_syncfifo_we;
wire          simsoc_uart_tx_fifo_syncfifo_writable;
reg     [3:0] simsoc_uart_tx_fifo_wrport_adr = 4'd0;
wire    [9:0] simsoc_uart_tx_fifo_wrport_dat_r;
wire    [9:0] simsoc_uart_tx_fifo_wrport_dat_w;
wire          simsoc_uart_tx_fifo_wrport_we;
wire          simsoc_uart_tx_pending;
wire          simsoc_uart_tx_status;
wire          simsoc_uart_tx_trigger;
reg           simsoc_uart_txempty_re = 1'd0;
wire          simsoc_uart_txempty_status;
wire          simsoc_uart_txempty_we;
reg           simsoc_uart_txfull_re = 1'd0;
wire          simsoc_uart_txfull_status;
wire          simsoc_uart_txfull_we;
wire          simsoc_uart_uart_sink_first;
wire          simsoc_uart_uart_sink_last;
wire    [7:0] simsoc_uart_uart_sink_payload_data;
wire          simsoc_uart_uart_sink_ready;
wire          simsoc_uart_uart_sink_valid;
wire          simsoc_uart_uart_source_first;
wire          simsoc_uart_uart_source_last;
wire    [7:0] simsoc_uart_uart_source_payload_data;
wire          simsoc_uart_uart_source_ready;
wire          simsoc_uart_uart_source_valid;
reg    [31:0] simsoc_vexriscv = 32'd0;
reg     [5:0] slave_sel = 6'd0;
reg     [5:0] slave_sel_r = 6'd0;
reg           state = 1'd0;
wire          sys_clk_1;
wire          sys_rst;
wire          wait_1;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign simsoc_reset = (simsoc_soc_rst | simsoc_cpu_rst);
assign sim_trace = 1'd1;
assign simsoc_bus_error = error;
always @(*) begin
    simsoc_interrupt <= 32'd0;
    simsoc_interrupt[2] <= ethmac_ev_irq;
    simsoc_interrupt[1] <= simsoc_timer_irq;
    simsoc_interrupt[0] <= simsoc_uart_irq;
end
assign sys_clk_1 = sys_clk;
assign por_clk = sys_clk;
assign sys_rst = int_rst;
assign shared_adr = self0;
assign shared_dat_w = self1;
assign shared_sel = self2;
assign shared_cyc = self3;
assign shared_stb = self4;
assign shared_we = self5;
assign shared_cti = self6;
assign shared_bte = self7;
assign simsoc_ibus_dat_r = shared_dat_r;
assign simsoc_dbus_dat_r = shared_dat_r;
assign simsoc_ibus_ack = (shared_ack & (grant == 1'd0));
assign simsoc_dbus_ack = (shared_ack & (grant == 1'd1));
assign simsoc_ibus_err = (shared_err & (grant == 1'd0));
assign simsoc_dbus_err = (shared_err & (grant == 1'd1));
assign request = {simsoc_dbus_cyc, simsoc_ibus_cyc};
always @(*) begin
    slave_sel <= 6'd0;
    slave_sel[0] <= (shared_adr[29:15] == 1'd0);
    slave_sel[1] <= (shared_adr[29:11] == 16'd32768);
    slave_sel[2] <= (shared_adr[29:14] == 15'd16384);
    slave_sel[3] <= (shared_adr[29:10] == 20'd524288);
    slave_sel[4] <= (shared_adr[29:10] == 20'd524289);
    slave_sel[5] <= (shared_adr[29:14] == 16'd61440);
end
assign simsoc_ram_bus_adr = shared_adr;
assign simsoc_ram_bus_dat_w = shared_dat_w;
assign simsoc_ram_bus_sel = shared_sel;
assign simsoc_ram_bus_stb = shared_stb;
assign simsoc_ram_bus_we = shared_we;
assign simsoc_ram_bus_cti = shared_cti;
assign simsoc_ram_bus_bte = shared_bte;
assign simsoc_interface0_ram_bus_adr = shared_adr;
assign simsoc_interface0_ram_bus_dat_w = shared_dat_w;
assign simsoc_interface0_ram_bus_sel = shared_sel;
assign simsoc_interface0_ram_bus_stb = shared_stb;
assign simsoc_interface0_ram_bus_we = shared_we;
assign simsoc_interface0_ram_bus_cti = shared_cti;
assign simsoc_interface0_ram_bus_bte = shared_bte;
assign simsoc_interface1_ram_bus_adr = shared_adr;
assign simsoc_interface1_ram_bus_dat_w = shared_dat_w;
assign simsoc_interface1_ram_bus_sel = shared_sel;
assign simsoc_interface1_ram_bus_stb = shared_stb;
assign simsoc_interface1_ram_bus_we = shared_we;
assign simsoc_interface1_ram_bus_cti = shared_cti;
assign simsoc_interface1_ram_bus_bte = shared_bte;
assign ethmac_bus_rx_adr = shared_adr;
assign ethmac_bus_rx_dat_w = shared_dat_w;
assign ethmac_bus_rx_sel = shared_sel;
assign ethmac_bus_rx_stb = shared_stb;
assign ethmac_bus_rx_we = shared_we;
assign ethmac_bus_rx_cti = shared_cti;
assign ethmac_bus_rx_bte = shared_bte;
assign ethmac_bus_tx_adr = shared_adr;
assign ethmac_bus_tx_dat_w = shared_dat_w;
assign ethmac_bus_tx_sel = shared_sel;
assign ethmac_bus_tx_stb = shared_stb;
assign ethmac_bus_tx_we = shared_we;
assign ethmac_bus_tx_cti = shared_cti;
assign ethmac_bus_tx_bte = shared_bte;
assign interface0_adr = shared_adr;
assign interface0_dat_w = shared_dat_w;
assign interface0_sel = shared_sel;
assign interface0_stb = shared_stb;
assign interface0_we = shared_we;
assign interface0_cti = shared_cti;
assign interface0_bte = shared_bte;
assign simsoc_ram_bus_cyc = (shared_cyc & slave_sel[0]);
assign simsoc_interface0_ram_bus_cyc = (shared_cyc & slave_sel[1]);
assign simsoc_interface1_ram_bus_cyc = (shared_cyc & slave_sel[2]);
assign ethmac_bus_rx_cyc = (shared_cyc & slave_sel[3]);
assign ethmac_bus_tx_cyc = (shared_cyc & slave_sel[4]);
assign interface0_cyc = (shared_cyc & slave_sel[5]);
always @(*) begin
    shared_ack <= 1'd0;
    shared_ack <= (((((simsoc_ram_bus_ack | simsoc_interface0_ram_bus_ack) | simsoc_interface1_ram_bus_ack) | ethmac_bus_rx_ack) | ethmac_bus_tx_ack) | interface0_ack);
    if (done) begin
        shared_ack <= 1'd1;
    end
end
assign shared_err = (((((simsoc_ram_bus_err | simsoc_interface0_ram_bus_err) | simsoc_interface1_ram_bus_err) | ethmac_bus_rx_err) | ethmac_bus_tx_err) | interface0_err);
always @(*) begin
    shared_dat_r <= 32'd0;
    shared_dat_r <= (((((({32{slave_sel_r[0]}} & simsoc_ram_bus_dat_r) | ({32{slave_sel_r[1]}} & simsoc_interface0_ram_bus_dat_r)) | ({32{slave_sel_r[2]}} & simsoc_interface1_ram_bus_dat_r)) | ({32{slave_sel_r[3]}} & ethmac_bus_rx_dat_r)) | ({32{slave_sel_r[4]}} & ethmac_bus_tx_dat_r)) | ({32{slave_sel_r[5]}} & interface0_dat_r));
    if (done) begin
        shared_dat_r <= 32'd4294967295;
    end
end
assign wait_1 = ((shared_stb & shared_cyc) & (~shared_ack));
always @(*) begin
    error <= 1'd0;
    if (done) begin
        error <= 1'd1;
    end
end
assign done = (count == 1'd0);
assign simsoc_bus_errors_status = simsoc_bus_errors;
assign simsoc_adr = simsoc_ram_bus_adr[14:0];
assign simsoc_ram_bus_dat_r = simsoc_dat_r;
always @(*) begin
    simsoc_sram0_we <= 4'd0;
    simsoc_sram0_we[0] <= (((simsoc_interface0_ram_bus_cyc & simsoc_interface0_ram_bus_stb) & simsoc_interface0_ram_bus_we) & simsoc_interface0_ram_bus_sel[0]);
    simsoc_sram0_we[1] <= (((simsoc_interface0_ram_bus_cyc & simsoc_interface0_ram_bus_stb) & simsoc_interface0_ram_bus_we) & simsoc_interface0_ram_bus_sel[1]);
    simsoc_sram0_we[2] <= (((simsoc_interface0_ram_bus_cyc & simsoc_interface0_ram_bus_stb) & simsoc_interface0_ram_bus_we) & simsoc_interface0_ram_bus_sel[2]);
    simsoc_sram0_we[3] <= (((simsoc_interface0_ram_bus_cyc & simsoc_interface0_ram_bus_stb) & simsoc_interface0_ram_bus_we) & simsoc_interface0_ram_bus_sel[3]);
end
assign simsoc_sram0_adr = simsoc_interface0_ram_bus_adr[10:0];
assign simsoc_interface0_ram_bus_dat_r = simsoc_sram0_dat_r;
assign simsoc_sram0_dat_w = simsoc_interface0_ram_bus_dat_w;
always @(*) begin
    simsoc_sram1_we <= 4'd0;
    simsoc_sram1_we[0] <= (((simsoc_interface1_ram_bus_cyc & simsoc_interface1_ram_bus_stb) & simsoc_interface1_ram_bus_we) & simsoc_interface1_ram_bus_sel[0]);
    simsoc_sram1_we[1] <= (((simsoc_interface1_ram_bus_cyc & simsoc_interface1_ram_bus_stb) & simsoc_interface1_ram_bus_we) & simsoc_interface1_ram_bus_sel[1]);
    simsoc_sram1_we[2] <= (((simsoc_interface1_ram_bus_cyc & simsoc_interface1_ram_bus_stb) & simsoc_interface1_ram_bus_we) & simsoc_interface1_ram_bus_sel[2]);
    simsoc_sram1_we[3] <= (((simsoc_interface1_ram_bus_cyc & simsoc_interface1_ram_bus_stb) & simsoc_interface1_ram_bus_we) & simsoc_interface1_ram_bus_sel[3]);
end
assign simsoc_sram1_adr = simsoc_interface1_ram_bus_adr[13:0];
assign simsoc_interface1_ram_bus_dat_r = simsoc_sram1_dat_r;
assign simsoc_sram1_dat_w = simsoc_interface1_ram_bus_dat_w;
assign simsoc_uart_uart_sink_valid = simsoc_source_valid;
assign simsoc_source_ready = simsoc_uart_uart_sink_ready;
assign simsoc_uart_uart_sink_first = simsoc_source_first;
assign simsoc_uart_uart_sink_last = simsoc_source_last;
assign simsoc_uart_uart_sink_payload_data = simsoc_source_payload_data;
assign simsoc_sink_valid = simsoc_uart_uart_source_valid;
assign simsoc_uart_uart_source_ready = simsoc_sink_ready;
assign simsoc_sink_first = simsoc_uart_uart_source_first;
assign simsoc_sink_last = simsoc_uart_uart_source_last;
assign simsoc_sink_payload_data = simsoc_uart_uart_source_payload_data;
assign simsoc_uart_tx_fifo_sink_valid = simsoc_uart_rxtx_re;
assign simsoc_uart_tx_fifo_sink_payload_data = simsoc_uart_rxtx_r;
assign simsoc_uart_uart_source_valid = simsoc_uart_tx_fifo_source_valid;
assign simsoc_uart_tx_fifo_source_ready = simsoc_uart_uart_source_ready;
assign simsoc_uart_uart_source_first = simsoc_uart_tx_fifo_source_first;
assign simsoc_uart_uart_source_last = simsoc_uart_tx_fifo_source_last;
assign simsoc_uart_uart_source_payload_data = simsoc_uart_tx_fifo_source_payload_data;
assign simsoc_uart_txfull_status = (~simsoc_uart_tx_fifo_sink_ready);
assign simsoc_uart_txempty_status = (~simsoc_uart_tx_fifo_source_valid);
assign simsoc_uart_tx_trigger = simsoc_uart_tx_fifo_sink_ready;
assign simsoc_uart_rx_fifo_sink_valid = simsoc_uart_uart_sink_valid;
assign simsoc_uart_uart_sink_ready = simsoc_uart_rx_fifo_sink_ready;
assign simsoc_uart_rx_fifo_sink_first = simsoc_uart_uart_sink_first;
assign simsoc_uart_rx_fifo_sink_last = simsoc_uart_uart_sink_last;
assign simsoc_uart_rx_fifo_sink_payload_data = simsoc_uart_uart_sink_payload_data;
assign simsoc_uart_rxtx_w = simsoc_uart_rx_fifo_source_payload_data;
assign simsoc_uart_rx_fifo_source_ready = simsoc_uart_rx_clear;
assign simsoc_uart_rxempty_status = (~simsoc_uart_rx_fifo_source_valid);
assign simsoc_uart_rxfull_status = (~simsoc_uart_rx_fifo_sink_ready);
assign simsoc_uart_rx_trigger = simsoc_uart_rx_fifo_source_valid;
assign simsoc_uart_tx0 = simsoc_uart_tx_status;
assign simsoc_uart_tx1 = simsoc_uart_tx_pending;
always @(*) begin
    simsoc_uart_tx_clear <= 1'd0;
    if ((simsoc_uart_pending_re & simsoc_uart_pending_r[0])) begin
        simsoc_uart_tx_clear <= 1'd1;
    end
end
assign simsoc_uart_rx0 = simsoc_uart_rx_status;
assign simsoc_uart_rx1 = simsoc_uart_rx_pending;
always @(*) begin
    simsoc_uart_rx_clear <= 1'd0;
    if ((simsoc_uart_pending_re & simsoc_uart_pending_r[1])) begin
        simsoc_uart_rx_clear <= 1'd1;
    end
end
assign simsoc_uart_irq = ((simsoc_uart_pending_status[0] & simsoc_uart_enable_storage[0]) | (simsoc_uart_pending_status[1] & simsoc_uart_enable_storage[1]));
assign simsoc_uart_tx_status = simsoc_uart_tx_trigger;
assign simsoc_uart_tx_pending = simsoc_uart_tx_trigger;
assign simsoc_uart_rx_status = simsoc_uart_rx_trigger;
assign simsoc_uart_rx_pending = simsoc_uart_rx_trigger;
assign serial_source_valid = simsoc_sink_valid;
assign serial_source_data = simsoc_sink_payload_data;
assign simsoc_sink_ready = serial_source_ready;
assign simsoc_source_valid = serial_sink_valid;
assign simsoc_source_payload_data = serial_sink_data;
assign serial_sink_ready = simsoc_source_ready;
assign simsoc_uart_tx_fifo_syncfifo_din = {simsoc_uart_tx_fifo_fifo_in_last, simsoc_uart_tx_fifo_fifo_in_first, simsoc_uart_tx_fifo_fifo_in_payload_data};
assign {simsoc_uart_tx_fifo_fifo_out_last, simsoc_uart_tx_fifo_fifo_out_first, simsoc_uart_tx_fifo_fifo_out_payload_data} = simsoc_uart_tx_fifo_syncfifo_dout;
assign {simsoc_uart_tx_fifo_fifo_out_last, simsoc_uart_tx_fifo_fifo_out_first, simsoc_uart_tx_fifo_fifo_out_payload_data} = simsoc_uart_tx_fifo_syncfifo_dout;
assign {simsoc_uart_tx_fifo_fifo_out_last, simsoc_uart_tx_fifo_fifo_out_first, simsoc_uart_tx_fifo_fifo_out_payload_data} = simsoc_uart_tx_fifo_syncfifo_dout;
assign simsoc_uart_tx_fifo_sink_ready = simsoc_uart_tx_fifo_syncfifo_writable;
assign simsoc_uart_tx_fifo_syncfifo_we = simsoc_uart_tx_fifo_sink_valid;
assign simsoc_uart_tx_fifo_fifo_in_first = simsoc_uart_tx_fifo_sink_first;
assign simsoc_uart_tx_fifo_fifo_in_last = simsoc_uart_tx_fifo_sink_last;
assign simsoc_uart_tx_fifo_fifo_in_payload_data = simsoc_uart_tx_fifo_sink_payload_data;
assign simsoc_uart_tx_fifo_source_valid = simsoc_uart_tx_fifo_readable;
assign simsoc_uart_tx_fifo_source_first = simsoc_uart_tx_fifo_fifo_out_first;
assign simsoc_uart_tx_fifo_source_last = simsoc_uart_tx_fifo_fifo_out_last;
assign simsoc_uart_tx_fifo_source_payload_data = simsoc_uart_tx_fifo_fifo_out_payload_data;
assign simsoc_uart_tx_fifo_re = simsoc_uart_tx_fifo_source_ready;
assign simsoc_uart_tx_fifo_syncfifo_re = (simsoc_uart_tx_fifo_syncfifo_readable & ((~simsoc_uart_tx_fifo_readable) | simsoc_uart_tx_fifo_re));
assign simsoc_uart_tx_fifo_level1 = (simsoc_uart_tx_fifo_level0 + simsoc_uart_tx_fifo_readable);
always @(*) begin
    simsoc_uart_tx_fifo_wrport_adr <= 4'd0;
    if (simsoc_uart_tx_fifo_replace) begin
        simsoc_uart_tx_fifo_wrport_adr <= (simsoc_uart_tx_fifo_produce - 1'd1);
    end else begin
        simsoc_uart_tx_fifo_wrport_adr <= simsoc_uart_tx_fifo_produce;
    end
end
assign simsoc_uart_tx_fifo_wrport_dat_w = simsoc_uart_tx_fifo_syncfifo_din;
assign simsoc_uart_tx_fifo_wrport_we = (simsoc_uart_tx_fifo_syncfifo_we & (simsoc_uart_tx_fifo_syncfifo_writable | simsoc_uart_tx_fifo_replace));
assign simsoc_uart_tx_fifo_do_read = (simsoc_uart_tx_fifo_syncfifo_readable & simsoc_uart_tx_fifo_syncfifo_re);
assign simsoc_uart_tx_fifo_rdport_adr = simsoc_uart_tx_fifo_consume;
assign simsoc_uart_tx_fifo_syncfifo_dout = simsoc_uart_tx_fifo_rdport_dat_r;
assign simsoc_uart_tx_fifo_rdport_re = simsoc_uart_tx_fifo_do_read;
assign simsoc_uart_tx_fifo_syncfifo_writable = (simsoc_uart_tx_fifo_level0 != 5'd16);
assign simsoc_uart_tx_fifo_syncfifo_readable = (simsoc_uart_tx_fifo_level0 != 1'd0);
assign simsoc_uart_rx_fifo_syncfifo_din = {simsoc_uart_rx_fifo_fifo_in_last, simsoc_uart_rx_fifo_fifo_in_first, simsoc_uart_rx_fifo_fifo_in_payload_data};
assign {simsoc_uart_rx_fifo_fifo_out_last, simsoc_uart_rx_fifo_fifo_out_first, simsoc_uart_rx_fifo_fifo_out_payload_data} = simsoc_uart_rx_fifo_syncfifo_dout;
assign {simsoc_uart_rx_fifo_fifo_out_last, simsoc_uart_rx_fifo_fifo_out_first, simsoc_uart_rx_fifo_fifo_out_payload_data} = simsoc_uart_rx_fifo_syncfifo_dout;
assign {simsoc_uart_rx_fifo_fifo_out_last, simsoc_uart_rx_fifo_fifo_out_first, simsoc_uart_rx_fifo_fifo_out_payload_data} = simsoc_uart_rx_fifo_syncfifo_dout;
assign simsoc_uart_rx_fifo_sink_ready = simsoc_uart_rx_fifo_syncfifo_writable;
assign simsoc_uart_rx_fifo_syncfifo_we = simsoc_uart_rx_fifo_sink_valid;
assign simsoc_uart_rx_fifo_fifo_in_first = simsoc_uart_rx_fifo_sink_first;
assign simsoc_uart_rx_fifo_fifo_in_last = simsoc_uart_rx_fifo_sink_last;
assign simsoc_uart_rx_fifo_fifo_in_payload_data = simsoc_uart_rx_fifo_sink_payload_data;
assign simsoc_uart_rx_fifo_source_valid = simsoc_uart_rx_fifo_readable;
assign simsoc_uart_rx_fifo_source_first = simsoc_uart_rx_fifo_fifo_out_first;
assign simsoc_uart_rx_fifo_source_last = simsoc_uart_rx_fifo_fifo_out_last;
assign simsoc_uart_rx_fifo_source_payload_data = simsoc_uart_rx_fifo_fifo_out_payload_data;
assign simsoc_uart_rx_fifo_re = simsoc_uart_rx_fifo_source_ready;
assign simsoc_uart_rx_fifo_syncfifo_re = (simsoc_uart_rx_fifo_syncfifo_readable & ((~simsoc_uart_rx_fifo_readable) | simsoc_uart_rx_fifo_re));
assign simsoc_uart_rx_fifo_level1 = (simsoc_uart_rx_fifo_level0 + simsoc_uart_rx_fifo_readable);
always @(*) begin
    simsoc_uart_rx_fifo_wrport_adr <= 4'd0;
    if (simsoc_uart_rx_fifo_replace) begin
        simsoc_uart_rx_fifo_wrport_adr <= (simsoc_uart_rx_fifo_produce - 1'd1);
    end else begin
        simsoc_uart_rx_fifo_wrport_adr <= simsoc_uart_rx_fifo_produce;
    end
end
assign simsoc_uart_rx_fifo_wrport_dat_w = simsoc_uart_rx_fifo_syncfifo_din;
assign simsoc_uart_rx_fifo_wrport_we = (simsoc_uart_rx_fifo_syncfifo_we & (simsoc_uart_rx_fifo_syncfifo_writable | simsoc_uart_rx_fifo_replace));
assign simsoc_uart_rx_fifo_do_read = (simsoc_uart_rx_fifo_syncfifo_readable & simsoc_uart_rx_fifo_syncfifo_re);
assign simsoc_uart_rx_fifo_rdport_adr = simsoc_uart_rx_fifo_consume;
assign simsoc_uart_rx_fifo_syncfifo_dout = simsoc_uart_rx_fifo_rdport_dat_r;
assign simsoc_uart_rx_fifo_rdport_re = simsoc_uart_rx_fifo_do_read;
assign simsoc_uart_rx_fifo_syncfifo_writable = (simsoc_uart_rx_fifo_level0 != 5'd16);
assign simsoc_uart_rx_fifo_syncfifo_readable = (simsoc_uart_rx_fifo_level0 != 1'd0);
assign simsoc_timer_zero_trigger = (simsoc_timer_value == 1'd0);
assign simsoc_timer_zero0 = simsoc_timer_zero_status;
assign simsoc_timer_zero1 = simsoc_timer_zero_pending;
always @(*) begin
    simsoc_timer_zero_clear <= 1'd0;
    if ((simsoc_timer_pending_re & simsoc_timer_pending_r)) begin
        simsoc_timer_zero_clear <= 1'd1;
    end
end
assign simsoc_timer_irq = (simsoc_timer_pending_status & simsoc_timer_enable_storage);
assign simsoc_timer_zero_status = simsoc_timer_zero_trigger;
assign eth0_source_valid = ethphy_sink_valid;
assign eth0_source_data = ethphy_sink_payload_data;
assign ethphy_sink_ready = 1'd1;
assign ethphy_source_last = ((~eth0_sink_valid) & ethphy_source_valid);
assign eth_rx_clk = sys_clk_1;
assign eth_tx_clk = sys_clk_1;
assign eth_rx_rst = ethphy_storage;
assign eth_tx_rst = ethphy_storage;
assign ethmac_sink_sink_valid = ethmac_source_valid;
assign ethmac_source_ready = ethmac_sink_sink_ready;
assign ethmac_sink_sink_first = ethmac_source_first;
assign ethmac_sink_sink_last = ethmac_source_last;
assign ethmac_sink_sink_payload_data = ethmac_source_payload_data;
assign ethmac_sink_sink_payload_last_be = ethmac_source_payload_last_be;
assign ethmac_sink_sink_payload_error = ethmac_source_payload_error;
assign ethmac_sink_valid = ethmac_source_source_valid;
assign ethmac_source_source_ready = ethmac_sink_ready;
assign ethmac_sink_first = ethmac_source_source_first;
assign ethmac_sink_last = ethmac_source_source_last;
assign ethmac_sink_payload_data = ethmac_source_source_payload_data;
assign ethmac_sink_payload_last_be = ethmac_source_source_payload_last_be;
assign ethmac_sink_payload_error = ethmac_source_source_payload_error;
assign ethmac_tx_cdc_cdc_sink_valid = ethmac_tx_cdc_sink_sink_valid;
assign ethmac_tx_cdc_sink_sink_ready = ethmac_tx_cdc_cdc_sink_ready;
assign ethmac_tx_cdc_cdc_sink_first = ethmac_tx_cdc_sink_sink_first;
assign ethmac_tx_cdc_cdc_sink_last = ethmac_tx_cdc_sink_sink_last;
assign ethmac_tx_cdc_cdc_sink_payload_data = ethmac_tx_cdc_sink_sink_payload_data;
assign ethmac_tx_cdc_cdc_sink_payload_last_be = ethmac_tx_cdc_sink_sink_payload_last_be;
assign ethmac_tx_cdc_cdc_sink_payload_error = ethmac_tx_cdc_sink_sink_payload_error;
assign ethmac_tx_cdc_source_source_valid = ethmac_tx_cdc_cdc_source_valid;
assign ethmac_tx_cdc_cdc_source_ready = ethmac_tx_cdc_source_source_ready;
assign ethmac_tx_cdc_source_source_first = ethmac_tx_cdc_cdc_source_first;
assign ethmac_tx_cdc_source_source_last = ethmac_tx_cdc_cdc_source_last;
assign ethmac_tx_cdc_source_source_payload_data = ethmac_tx_cdc_cdc_source_payload_data;
assign ethmac_tx_cdc_source_source_payload_last_be = ethmac_tx_cdc_cdc_source_payload_last_be;
assign ethmac_tx_cdc_source_source_payload_error = ethmac_tx_cdc_cdc_source_payload_error;
assign ethmac_tx_cdc_cdc_asyncfifo_din = {ethmac_tx_cdc_cdc_fifo_in_last, ethmac_tx_cdc_cdc_fifo_in_first, ethmac_tx_cdc_cdc_fifo_in_payload_error, ethmac_tx_cdc_cdc_fifo_in_payload_last_be, ethmac_tx_cdc_cdc_fifo_in_payload_data};
assign {ethmac_tx_cdc_cdc_fifo_out_last, ethmac_tx_cdc_cdc_fifo_out_first, ethmac_tx_cdc_cdc_fifo_out_payload_error, ethmac_tx_cdc_cdc_fifo_out_payload_last_be, ethmac_tx_cdc_cdc_fifo_out_payload_data} = ethmac_tx_cdc_cdc_asyncfifo_dout;
assign {ethmac_tx_cdc_cdc_fifo_out_last, ethmac_tx_cdc_cdc_fifo_out_first, ethmac_tx_cdc_cdc_fifo_out_payload_error, ethmac_tx_cdc_cdc_fifo_out_payload_last_be, ethmac_tx_cdc_cdc_fifo_out_payload_data} = ethmac_tx_cdc_cdc_asyncfifo_dout;
assign {ethmac_tx_cdc_cdc_fifo_out_last, ethmac_tx_cdc_cdc_fifo_out_first, ethmac_tx_cdc_cdc_fifo_out_payload_error, ethmac_tx_cdc_cdc_fifo_out_payload_last_be, ethmac_tx_cdc_cdc_fifo_out_payload_data} = ethmac_tx_cdc_cdc_asyncfifo_dout;
assign {ethmac_tx_cdc_cdc_fifo_out_last, ethmac_tx_cdc_cdc_fifo_out_first, ethmac_tx_cdc_cdc_fifo_out_payload_error, ethmac_tx_cdc_cdc_fifo_out_payload_last_be, ethmac_tx_cdc_cdc_fifo_out_payload_data} = ethmac_tx_cdc_cdc_asyncfifo_dout;
assign {ethmac_tx_cdc_cdc_fifo_out_last, ethmac_tx_cdc_cdc_fifo_out_first, ethmac_tx_cdc_cdc_fifo_out_payload_error, ethmac_tx_cdc_cdc_fifo_out_payload_last_be, ethmac_tx_cdc_cdc_fifo_out_payload_data} = ethmac_tx_cdc_cdc_asyncfifo_dout;
assign ethmac_tx_cdc_cdc_sink_ready = ethmac_tx_cdc_cdc_asyncfifo_writable;
assign ethmac_tx_cdc_cdc_asyncfifo_we = ethmac_tx_cdc_cdc_sink_valid;
assign ethmac_tx_cdc_cdc_fifo_in_first = ethmac_tx_cdc_cdc_sink_first;
assign ethmac_tx_cdc_cdc_fifo_in_last = ethmac_tx_cdc_cdc_sink_last;
assign ethmac_tx_cdc_cdc_fifo_in_payload_data = ethmac_tx_cdc_cdc_sink_payload_data;
assign ethmac_tx_cdc_cdc_fifo_in_payload_last_be = ethmac_tx_cdc_cdc_sink_payload_last_be;
assign ethmac_tx_cdc_cdc_fifo_in_payload_error = ethmac_tx_cdc_cdc_sink_payload_error;
assign ethmac_tx_cdc_cdc_source_valid = ethmac_tx_cdc_cdc_asyncfifo_readable;
assign ethmac_tx_cdc_cdc_source_first = ethmac_tx_cdc_cdc_fifo_out_first;
assign ethmac_tx_cdc_cdc_source_last = ethmac_tx_cdc_cdc_fifo_out_last;
assign ethmac_tx_cdc_cdc_source_payload_data = ethmac_tx_cdc_cdc_fifo_out_payload_data;
assign ethmac_tx_cdc_cdc_source_payload_last_be = ethmac_tx_cdc_cdc_fifo_out_payload_last_be;
assign ethmac_tx_cdc_cdc_source_payload_error = ethmac_tx_cdc_cdc_fifo_out_payload_error;
assign ethmac_tx_cdc_cdc_asyncfifo_re = ethmac_tx_cdc_cdc_source_ready;
assign ethmac_tx_cdc_cdc_graycounter0_ce = (ethmac_tx_cdc_cdc_asyncfifo_writable & ethmac_tx_cdc_cdc_asyncfifo_we);
assign ethmac_tx_cdc_cdc_graycounter1_ce = (ethmac_tx_cdc_cdc_asyncfifo_readable & ethmac_tx_cdc_cdc_asyncfifo_re);
assign ethmac_tx_cdc_cdc_asyncfifo_writable = (((ethmac_tx_cdc_cdc_graycounter0_q[5] == ethmac_tx_cdc_cdc_consume_wdomain[5]) | (ethmac_tx_cdc_cdc_graycounter0_q[4] == ethmac_tx_cdc_cdc_consume_wdomain[4])) | (ethmac_tx_cdc_cdc_graycounter0_q[3:0] != ethmac_tx_cdc_cdc_consume_wdomain[3:0]));
assign ethmac_tx_cdc_cdc_asyncfifo_readable = (ethmac_tx_cdc_cdc_graycounter1_q != ethmac_tx_cdc_cdc_produce_rdomain);
assign ethmac_tx_cdc_cdc_wrport_adr = ethmac_tx_cdc_cdc_graycounter0_q_binary[4:0];
assign ethmac_tx_cdc_cdc_wrport_dat_w = ethmac_tx_cdc_cdc_asyncfifo_din;
assign ethmac_tx_cdc_cdc_wrport_we = ethmac_tx_cdc_cdc_graycounter0_ce;
assign ethmac_tx_cdc_cdc_rdport_adr = ethmac_tx_cdc_cdc_graycounter1_q_next_binary[4:0];
assign ethmac_tx_cdc_cdc_asyncfifo_dout = ethmac_tx_cdc_cdc_rdport_dat_r;
always @(*) begin
    ethmac_tx_cdc_cdc_graycounter0_q_next_binary <= 6'd0;
    if (ethmac_tx_cdc_cdc_graycounter0_ce) begin
        ethmac_tx_cdc_cdc_graycounter0_q_next_binary <= (ethmac_tx_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        ethmac_tx_cdc_cdc_graycounter0_q_next_binary <= ethmac_tx_cdc_cdc_graycounter0_q_binary;
    end
end
assign ethmac_tx_cdc_cdc_graycounter0_q_next = (ethmac_tx_cdc_cdc_graycounter0_q_next_binary ^ ethmac_tx_cdc_cdc_graycounter0_q_next_binary[5:1]);
always @(*) begin
    ethmac_tx_cdc_cdc_graycounter1_q_next_binary <= 6'd0;
    if (ethmac_tx_cdc_cdc_graycounter1_ce) begin
        ethmac_tx_cdc_cdc_graycounter1_q_next_binary <= (ethmac_tx_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        ethmac_tx_cdc_cdc_graycounter1_q_next_binary <= ethmac_tx_cdc_cdc_graycounter1_q_binary;
    end
end
assign ethmac_tx_cdc_cdc_graycounter1_q_next = (ethmac_tx_cdc_cdc_graycounter1_q_next_binary ^ ethmac_tx_cdc_cdc_graycounter1_q_next_binary[5:1]);
assign ethmac_tx_converter_converter_sink_valid = ethmac_tx_converter_sink_valid;
assign ethmac_tx_converter_converter_sink_first = ethmac_tx_converter_sink_first;
assign ethmac_tx_converter_converter_sink_last = ethmac_tx_converter_sink_last;
assign ethmac_tx_converter_sink_ready = ethmac_tx_converter_converter_sink_ready;
always @(*) begin
    ethmac_tx_converter_converter_sink_payload_data <= 40'd0;
    ethmac_tx_converter_converter_sink_payload_data[7:0] <= ethmac_tx_converter_sink_payload_data[7:0];
    ethmac_tx_converter_converter_sink_payload_data[8] <= ethmac_tx_converter_sink_payload_last_be[0];
    ethmac_tx_converter_converter_sink_payload_data[9] <= ethmac_tx_converter_sink_payload_error[0];
    ethmac_tx_converter_converter_sink_payload_data[17:10] <= ethmac_tx_converter_sink_payload_data[15:8];
    ethmac_tx_converter_converter_sink_payload_data[18] <= ethmac_tx_converter_sink_payload_last_be[1];
    ethmac_tx_converter_converter_sink_payload_data[19] <= ethmac_tx_converter_sink_payload_error[1];
    ethmac_tx_converter_converter_sink_payload_data[27:20] <= ethmac_tx_converter_sink_payload_data[23:16];
    ethmac_tx_converter_converter_sink_payload_data[28] <= ethmac_tx_converter_sink_payload_last_be[2];
    ethmac_tx_converter_converter_sink_payload_data[29] <= ethmac_tx_converter_sink_payload_error[2];
    ethmac_tx_converter_converter_sink_payload_data[37:30] <= ethmac_tx_converter_sink_payload_data[31:24];
    ethmac_tx_converter_converter_sink_payload_data[38] <= ethmac_tx_converter_sink_payload_last_be[3];
    ethmac_tx_converter_converter_sink_payload_data[39] <= ethmac_tx_converter_sink_payload_error[3];
end
assign ethmac_tx_converter_source_valid = ethmac_tx_converter_source_source_valid;
assign ethmac_tx_converter_source_first = ethmac_tx_converter_source_source_first;
assign ethmac_tx_converter_source_last = ethmac_tx_converter_source_source_last;
assign ethmac_tx_converter_source_source_ready = ethmac_tx_converter_source_ready;
assign {ethmac_tx_converter_source_payload_error, ethmac_tx_converter_source_payload_last_be, ethmac_tx_converter_source_payload_data} = ethmac_tx_converter_source_source_payload_data;
assign {ethmac_tx_converter_source_payload_error, ethmac_tx_converter_source_payload_last_be, ethmac_tx_converter_source_payload_data} = ethmac_tx_converter_source_source_payload_data;
assign {ethmac_tx_converter_source_payload_error, ethmac_tx_converter_source_payload_last_be, ethmac_tx_converter_source_payload_data} = ethmac_tx_converter_source_source_payload_data;
assign ethmac_tx_converter_source_source_valid = ethmac_tx_converter_converter_source_valid;
assign ethmac_tx_converter_converter_source_ready = ethmac_tx_converter_source_source_ready;
assign ethmac_tx_converter_source_source_first = ethmac_tx_converter_converter_source_first;
assign ethmac_tx_converter_source_source_last = ethmac_tx_converter_converter_source_last;
assign ethmac_tx_converter_source_source_payload_data = ethmac_tx_converter_converter_source_payload_data;
assign ethmac_tx_converter_converter_first = (ethmac_tx_converter_converter_mux == 1'd0);
assign ethmac_tx_converter_converter_last = (ethmac_tx_converter_converter_mux == 2'd3);
assign ethmac_tx_converter_converter_source_valid = ethmac_tx_converter_converter_sink_valid;
assign ethmac_tx_converter_converter_source_first = (ethmac_tx_converter_converter_sink_first & ethmac_tx_converter_converter_first);
assign ethmac_tx_converter_converter_source_last = (ethmac_tx_converter_converter_sink_last & ethmac_tx_converter_converter_last);
assign ethmac_tx_converter_converter_sink_ready = (ethmac_tx_converter_converter_last & ethmac_tx_converter_converter_source_ready);
always @(*) begin
    ethmac_tx_converter_converter_source_payload_data <= 10'd0;
    case (ethmac_tx_converter_converter_mux)
        1'd0: begin
            ethmac_tx_converter_converter_source_payload_data <= ethmac_tx_converter_converter_sink_payload_data[9:0];
        end
        1'd1: begin
            ethmac_tx_converter_converter_source_payload_data <= ethmac_tx_converter_converter_sink_payload_data[19:10];
        end
        2'd2: begin
            ethmac_tx_converter_converter_source_payload_data <= ethmac_tx_converter_converter_sink_payload_data[29:20];
        end
        default: begin
            ethmac_tx_converter_converter_source_payload_data <= ethmac_tx_converter_converter_sink_payload_data[39:30];
        end
    endcase
end
assign ethmac_tx_converter_converter_source_payload_valid_token_count = ethmac_tx_converter_converter_last;
assign ethmac_tx_last_be_last_handler_sink_valid = ethmac_tx_last_be_sink_sink_valid;
assign ethmac_tx_last_be_sink_sink_ready = ethmac_tx_last_be_last_handler_sink_ready;
assign ethmac_tx_last_be_last_handler_sink_first = ethmac_tx_last_be_sink_sink_first;
assign ethmac_tx_last_be_last_handler_sink_last = ethmac_tx_last_be_sink_sink_last;
assign ethmac_tx_last_be_last_handler_sink_payload_data = ethmac_tx_last_be_sink_sink_payload_data;
assign ethmac_tx_last_be_last_handler_sink_payload_last_be = ethmac_tx_last_be_sink_sink_payload_last_be;
assign ethmac_tx_last_be_last_handler_sink_payload_error = ethmac_tx_last_be_sink_sink_payload_error;
assign ethmac_tx_last_be_source_source_valid = ethmac_tx_last_be_last_handler_source_valid;
assign ethmac_tx_last_be_last_handler_source_ready = ethmac_tx_last_be_source_source_ready;
assign ethmac_tx_last_be_source_source_first = ethmac_tx_last_be_last_handler_source_first;
assign ethmac_tx_last_be_source_source_last = ethmac_tx_last_be_last_handler_source_last;
assign ethmac_tx_last_be_source_source_payload_data = ethmac_tx_last_be_last_handler_source_payload_data;
assign ethmac_tx_last_be_source_source_payload_last_be = ethmac_tx_last_be_last_handler_source_payload_last_be;
assign ethmac_tx_last_be_source_source_payload_error = ethmac_tx_last_be_last_handler_source_payload_error;
always @(*) begin
    liteethmactxlastbe_next_state <= 1'd0;
    liteethmactxlastbe_next_state <= liteethmactxlastbe_state;
    case (liteethmactxlastbe_state)
        1'd1: begin
            if ((ethmac_tx_last_be_last_handler_sink_valid & ethmac_tx_last_be_last_handler_sink_last)) begin
                liteethmactxlastbe_next_state <= 1'd0;
            end
        end
        default: begin
            if ((ethmac_tx_last_be_last_handler_sink_valid & ethmac_tx_last_be_last_handler_sink_ready)) begin
                if ((ethmac_tx_last_be_last_handler_source_last & (~ethmac_tx_last_be_last_handler_sink_last))) begin
                    liteethmactxlastbe_next_state <= 1'd1;
                end
            end
        end
    endcase
end
always @(*) begin
    ethmac_tx_last_be_last_handler_source_valid <= 1'd0;
    case (liteethmactxlastbe_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_last_be_last_handler_source_valid <= ethmac_tx_last_be_last_handler_sink_valid;
        end
    endcase
end
always @(*) begin
    ethmac_tx_last_be_last_handler_source_first <= 1'd0;
    case (liteethmactxlastbe_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_last_be_last_handler_source_first <= ethmac_tx_last_be_last_handler_sink_first;
        end
    endcase
end
always @(*) begin
    ethmac_tx_last_be_last_handler_source_last <= 1'd0;
    case (liteethmactxlastbe_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_last_be_last_handler_source_last <= ethmac_tx_last_be_last_handler_sink_last;
            ethmac_tx_last_be_last_handler_source_last <= (ethmac_tx_last_be_last_handler_sink_payload_last_be != 1'd0);
        end
    endcase
end
always @(*) begin
    ethmac_tx_last_be_last_handler_source_payload_data <= 8'd0;
    case (liteethmactxlastbe_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_last_be_last_handler_source_payload_data <= ethmac_tx_last_be_last_handler_sink_payload_data;
        end
    endcase
end
always @(*) begin
    ethmac_tx_last_be_last_handler_source_payload_last_be <= 1'd0;
    case (liteethmactxlastbe_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_last_be_last_handler_source_payload_last_be <= ethmac_tx_last_be_last_handler_sink_payload_last_be;
        end
    endcase
end
always @(*) begin
    ethmac_tx_last_be_last_handler_source_payload_error <= 1'd0;
    case (liteethmactxlastbe_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_last_be_last_handler_source_payload_error <= ethmac_tx_last_be_last_handler_sink_payload_error;
        end
    endcase
end
always @(*) begin
    ethmac_tx_last_be_last_handler_sink_ready <= 1'd0;
    case (liteethmactxlastbe_state)
        1'd1: begin
            ethmac_tx_last_be_last_handler_sink_ready <= 1'd1;
        end
        default: begin
            ethmac_tx_last_be_last_handler_sink_ready <= ethmac_tx_last_be_last_handler_source_ready;
        end
    endcase
end
assign ethmac_tx_padding_counter_done = (ethmac_tx_padding_counter >= 6'd59);
always @(*) begin
    liteethmacpaddinginserter_next_state <= 1'd0;
    liteethmacpaddinginserter_next_state <= liteethmacpaddinginserter_state;
    case (liteethmacpaddinginserter_state)
        1'd1: begin
            if ((ethmac_tx_padding_source_valid & ethmac_tx_padding_source_ready)) begin
                if (ethmac_tx_padding_counter_done) begin
                    liteethmacpaddinginserter_next_state <= 1'd0;
                end
            end
        end
        default: begin
            if ((ethmac_tx_padding_source_valid & ethmac_tx_padding_source_ready)) begin
                if (ethmac_tx_padding_sink_last) begin
                    if ((~ethmac_tx_padding_counter_done)) begin
                        liteethmacpaddinginserter_next_state <= 1'd1;
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    ethmac_tx_padding_source_valid <= 1'd0;
    case (liteethmacpaddinginserter_state)
        1'd1: begin
            ethmac_tx_padding_source_valid <= 1'd1;
        end
        default: begin
            ethmac_tx_padding_source_valid <= ethmac_tx_padding_sink_valid;
        end
    endcase
end
always @(*) begin
    ethmac_tx_padding_counter_liteethmacpaddinginserter_next_value <= 16'd0;
    case (liteethmacpaddinginserter_state)
        1'd1: begin
            if ((ethmac_tx_padding_source_valid & ethmac_tx_padding_source_ready)) begin
                ethmac_tx_padding_counter_liteethmacpaddinginserter_next_value <= (ethmac_tx_padding_counter + 1'd1);
                if (ethmac_tx_padding_counter_done) begin
                    ethmac_tx_padding_counter_liteethmacpaddinginserter_next_value <= 1'd0;
                end
            end
        end
        default: begin
            if ((ethmac_tx_padding_source_valid & ethmac_tx_padding_source_ready)) begin
                ethmac_tx_padding_counter_liteethmacpaddinginserter_next_value <= (ethmac_tx_padding_counter + 1'd1);
                if (ethmac_tx_padding_sink_last) begin
                    if ((~ethmac_tx_padding_counter_done)) begin
                    end else begin
                        if (((ethmac_tx_padding_counter == 6'd59) & (ethmac_tx_padding_sink_payload_last_be < 1'd1))) begin
                        end else begin
                            ethmac_tx_padding_counter_liteethmacpaddinginserter_next_value <= 1'd0;
                        end
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    ethmac_tx_padding_source_first <= 1'd0;
    case (liteethmacpaddinginserter_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_padding_source_first <= ethmac_tx_padding_sink_first;
        end
    endcase
end
always @(*) begin
    ethmac_tx_padding_counter_liteethmacpaddinginserter_next_value_ce <= 1'd0;
    case (liteethmacpaddinginserter_state)
        1'd1: begin
            if ((ethmac_tx_padding_source_valid & ethmac_tx_padding_source_ready)) begin
                ethmac_tx_padding_counter_liteethmacpaddinginserter_next_value_ce <= 1'd1;
                if (ethmac_tx_padding_counter_done) begin
                    ethmac_tx_padding_counter_liteethmacpaddinginserter_next_value_ce <= 1'd1;
                end
            end
        end
        default: begin
            if ((ethmac_tx_padding_source_valid & ethmac_tx_padding_source_ready)) begin
                ethmac_tx_padding_counter_liteethmacpaddinginserter_next_value_ce <= 1'd1;
                if (ethmac_tx_padding_sink_last) begin
                    if ((~ethmac_tx_padding_counter_done)) begin
                    end else begin
                        if (((ethmac_tx_padding_counter == 6'd59) & (ethmac_tx_padding_sink_payload_last_be < 1'd1))) begin
                        end else begin
                            ethmac_tx_padding_counter_liteethmacpaddinginserter_next_value_ce <= 1'd1;
                        end
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    ethmac_tx_padding_source_last <= 1'd0;
    case (liteethmacpaddinginserter_state)
        1'd1: begin
            if (ethmac_tx_padding_counter_done) begin
                ethmac_tx_padding_source_last <= 1'd1;
            end
        end
        default: begin
            ethmac_tx_padding_source_last <= ethmac_tx_padding_sink_last;
            if ((ethmac_tx_padding_source_valid & ethmac_tx_padding_source_ready)) begin
                if (ethmac_tx_padding_sink_last) begin
                    if ((~ethmac_tx_padding_counter_done)) begin
                        ethmac_tx_padding_source_last <= 1'd0;
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    ethmac_tx_padding_source_payload_data <= 8'd0;
    case (liteethmacpaddinginserter_state)
        1'd1: begin
            ethmac_tx_padding_source_payload_data <= 1'd0;
        end
        default: begin
            ethmac_tx_padding_source_payload_data <= ethmac_tx_padding_sink_payload_data;
        end
    endcase
end
always @(*) begin
    ethmac_tx_padding_source_payload_last_be <= 1'd0;
    case (liteethmacpaddinginserter_state)
        1'd1: begin
            if (ethmac_tx_padding_counter_done) begin
                ethmac_tx_padding_source_payload_last_be <= 1'd1;
            end
        end
        default: begin
            ethmac_tx_padding_source_payload_last_be <= ethmac_tx_padding_sink_payload_last_be;
            if ((ethmac_tx_padding_source_valid & ethmac_tx_padding_source_ready)) begin
                if (ethmac_tx_padding_sink_last) begin
                    if ((~ethmac_tx_padding_counter_done)) begin
                        ethmac_tx_padding_source_payload_last_be <= 1'd0;
                    end else begin
                        if (((ethmac_tx_padding_counter == 6'd59) & (ethmac_tx_padding_sink_payload_last_be < 1'd1))) begin
                            ethmac_tx_padding_source_payload_last_be <= 1'd1;
                        end else begin
                        end
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    ethmac_tx_padding_source_payload_error <= 1'd0;
    case (liteethmacpaddinginserter_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_padding_source_payload_error <= ethmac_tx_padding_sink_payload_error;
        end
    endcase
end
always @(*) begin
    ethmac_tx_padding_sink_ready <= 1'd0;
    case (liteethmacpaddinginserter_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_padding_sink_ready <= ethmac_tx_padding_source_ready;
        end
    endcase
end
always @(*) begin
    liteethmacgap_next_state <= 1'd0;
    liteethmacgap_next_state <= liteethmacgap_state;
    case (liteethmacgap_state)
        1'd1: begin
            if ((ethmac_tx_gap_counter == 4'd11)) begin
                liteethmacgap_next_state <= 1'd0;
            end
        end
        default: begin
            if (((ethmac_tx_gap_sink_valid & ethmac_tx_gap_sink_last) & ethmac_tx_gap_sink_ready)) begin
                liteethmacgap_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    ethmac_tx_gap_source_first <= 1'd0;
    case (liteethmacgap_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_gap_source_first <= ethmac_tx_gap_sink_first;
        end
    endcase
end
always @(*) begin
    ethmac_tx_gap_source_last <= 1'd0;
    case (liteethmacgap_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_gap_source_last <= ethmac_tx_gap_sink_last;
        end
    endcase
end
always @(*) begin
    ethmac_tx_gap_counter_liteethmacgap_next_value <= 4'd0;
    case (liteethmacgap_state)
        1'd1: begin
            ethmac_tx_gap_counter_liteethmacgap_next_value <= (ethmac_tx_gap_counter + 1'd1);
        end
        default: begin
            ethmac_tx_gap_counter_liteethmacgap_next_value <= 1'd0;
        end
    endcase
end
always @(*) begin
    ethmac_tx_gap_source_payload_data <= 8'd0;
    case (liteethmacgap_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_gap_source_payload_data <= ethmac_tx_gap_sink_payload_data;
        end
    endcase
end
always @(*) begin
    ethmac_tx_gap_counter_liteethmacgap_next_value_ce <= 1'd0;
    case (liteethmacgap_state)
        1'd1: begin
            ethmac_tx_gap_counter_liteethmacgap_next_value_ce <= 1'd1;
        end
        default: begin
            ethmac_tx_gap_counter_liteethmacgap_next_value_ce <= 1'd1;
        end
    endcase
end
always @(*) begin
    ethmac_tx_gap_source_payload_last_be <= 1'd0;
    case (liteethmacgap_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_gap_source_payload_last_be <= ethmac_tx_gap_sink_payload_last_be;
        end
    endcase
end
always @(*) begin
    ethmac_tx_gap_source_payload_error <= 1'd0;
    case (liteethmacgap_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_gap_source_payload_error <= ethmac_tx_gap_sink_payload_error;
        end
    endcase
end
always @(*) begin
    ethmac_tx_gap_sink_ready <= 1'd0;
    case (liteethmacgap_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_gap_sink_ready <= ethmac_tx_gap_source_ready;
        end
    endcase
end
always @(*) begin
    ethmac_tx_gap_source_valid <= 1'd0;
    case (liteethmacgap_state)
        1'd1: begin
        end
        default: begin
            ethmac_tx_gap_source_valid <= ethmac_tx_gap_sink_valid;
        end
    endcase
end
assign ethmac_tx_cdc_sink_sink_valid = ethmac_sink_sink_valid;
assign ethmac_sink_sink_ready = ethmac_tx_cdc_sink_sink_ready;
assign ethmac_tx_cdc_sink_sink_first = ethmac_sink_sink_first;
assign ethmac_tx_cdc_sink_sink_last = ethmac_sink_sink_last;
assign ethmac_tx_cdc_sink_sink_payload_data = ethmac_sink_sink_payload_data;
assign ethmac_tx_cdc_sink_sink_payload_last_be = ethmac_sink_sink_payload_last_be;
assign ethmac_tx_cdc_sink_sink_payload_error = ethmac_sink_sink_payload_error;
assign ethmac_tx_converter_sink_valid = ethmac_tx_cdc_source_source_valid;
assign ethmac_tx_cdc_source_source_ready = ethmac_tx_converter_sink_ready;
assign ethmac_tx_converter_sink_first = ethmac_tx_cdc_source_source_first;
assign ethmac_tx_converter_sink_last = ethmac_tx_cdc_source_source_last;
assign ethmac_tx_converter_sink_payload_data = ethmac_tx_cdc_source_source_payload_data;
assign ethmac_tx_converter_sink_payload_last_be = ethmac_tx_cdc_source_source_payload_last_be;
assign ethmac_tx_converter_sink_payload_error = ethmac_tx_cdc_source_source_payload_error;
assign ethmac_tx_last_be_sink_sink_valid = ethmac_tx_converter_source_valid;
assign ethmac_tx_converter_source_ready = ethmac_tx_last_be_sink_sink_ready;
assign ethmac_tx_last_be_sink_sink_first = ethmac_tx_converter_source_first;
assign ethmac_tx_last_be_sink_sink_last = ethmac_tx_converter_source_last;
assign ethmac_tx_last_be_sink_sink_payload_data = ethmac_tx_converter_source_payload_data;
assign ethmac_tx_last_be_sink_sink_payload_last_be = ethmac_tx_converter_source_payload_last_be;
assign ethmac_tx_last_be_sink_sink_payload_error = ethmac_tx_converter_source_payload_error;
assign ethmac_tx_padding_sink_valid = ethmac_tx_last_be_source_source_valid;
assign ethmac_tx_last_be_source_source_ready = ethmac_tx_padding_sink_ready;
assign ethmac_tx_padding_sink_first = ethmac_tx_last_be_source_source_first;
assign ethmac_tx_padding_sink_last = ethmac_tx_last_be_source_source_last;
assign ethmac_tx_padding_sink_payload_data = ethmac_tx_last_be_source_source_payload_data;
assign ethmac_tx_padding_sink_payload_last_be = ethmac_tx_last_be_source_source_payload_last_be;
assign ethmac_tx_padding_sink_payload_error = ethmac_tx_last_be_source_source_payload_error;
assign ethmac_tx_gap_sink_valid = ethmac_tx_padding_source_valid;
assign ethmac_tx_padding_source_ready = ethmac_tx_gap_sink_ready;
assign ethmac_tx_gap_sink_first = ethmac_tx_padding_source_first;
assign ethmac_tx_gap_sink_last = ethmac_tx_padding_source_last;
assign ethmac_tx_gap_sink_payload_data = ethmac_tx_padding_source_payload_data;
assign ethmac_tx_gap_sink_payload_last_be = ethmac_tx_padding_source_payload_last_be;
assign ethmac_tx_gap_sink_payload_error = ethmac_tx_padding_source_payload_error;
assign ethphy_sink_valid = ethmac_tx_gap_source_valid;
assign ethmac_tx_gap_source_ready = ethphy_sink_ready;
assign ethphy_sink_first = ethmac_tx_gap_source_first;
assign ethphy_sink_last = ethmac_tx_gap_source_last;
assign ethphy_sink_payload_data = ethmac_tx_gap_source_payload_data;
assign ethphy_sink_payload_last_be = ethmac_tx_gap_source_payload_last_be;
assign ethphy_sink_payload_error = ethmac_tx_gap_source_payload_error;
always @(*) begin
    ethmac_rxdatapath_length_inc <= 4'd0;
    case (ethmac_rxdatapath_sink_payload_last_be)
        1'd1: begin
            ethmac_rxdatapath_length_inc <= 1'd1;
        end
        2'd2: begin
            ethmac_rxdatapath_length_inc <= 2'd2;
        end
        3'd4: begin
            ethmac_rxdatapath_length_inc <= 2'd3;
        end
        4'd8: begin
            ethmac_rxdatapath_length_inc <= 3'd4;
        end
        5'd16: begin
            ethmac_rxdatapath_length_inc <= 3'd5;
        end
        6'd32: begin
            ethmac_rxdatapath_length_inc <= 3'd6;
        end
        7'd64: begin
            ethmac_rxdatapath_length_inc <= 3'd7;
        end
        default: begin
            ethmac_rxdatapath_length_inc <= 1'd1;
        end
    endcase
end
assign ethmac_rxdatapath_source_valid = ethmac_rxdatapath_sink_valid;
assign ethmac_rxdatapath_sink_ready = ethmac_rxdatapath_source_ready;
assign ethmac_rxdatapath_source_first = ethmac_rxdatapath_sink_first;
assign ethmac_rxdatapath_source_last = ethmac_rxdatapath_sink_last;
assign ethmac_rxdatapath_source_payload_data = ethmac_rxdatapath_sink_payload_data;
assign ethmac_rxdatapath_source_payload_last_be = ethmac_rxdatapath_sink_payload_last_be;
always @(*) begin
    ethmac_rxdatapath_source_payload_error <= 1'd0;
    if (((ethmac_rxdatapath_sink_valid & ethmac_rxdatapath_sink_last) & ((ethmac_rxdatapath_length + ethmac_rxdatapath_length_inc) < 6'd60))) begin
        ethmac_rxdatapath_source_payload_error <= {1{1'd1}};
    end else begin
        ethmac_rxdatapath_source_payload_error <= ethmac_rxdatapath_sink_payload_error;
    end
end
assign ethmac_rxdatapath_rx_last_be_source_valid = ethmac_rxdatapath_rx_last_be_sink_valid;
assign ethmac_rxdatapath_rx_last_be_sink_ready = ethmac_rxdatapath_rx_last_be_source_ready;
assign ethmac_rxdatapath_rx_last_be_source_first = ethmac_rxdatapath_rx_last_be_sink_first;
assign ethmac_rxdatapath_rx_last_be_source_last = ethmac_rxdatapath_rx_last_be_sink_last;
assign ethmac_rxdatapath_rx_last_be_source_payload_data = ethmac_rxdatapath_rx_last_be_sink_payload_data;
always @(*) begin
    ethmac_rxdatapath_rx_last_be_source_payload_last_be <= 1'd0;
    ethmac_rxdatapath_rx_last_be_source_payload_last_be <= ethmac_rxdatapath_rx_last_be_sink_payload_last_be;
    if (1'd1) begin
        ethmac_rxdatapath_rx_last_be_source_payload_last_be <= ethmac_rxdatapath_rx_last_be_sink_last;
    end
end
assign ethmac_rxdatapath_rx_last_be_source_payload_error = ethmac_rxdatapath_rx_last_be_sink_payload_error;
assign ethmac_rxdatapath_rx_converter_converter_sink_valid = ethmac_rxdatapath_rx_converter_sink_valid;
assign ethmac_rxdatapath_rx_converter_converter_sink_first = ethmac_rxdatapath_rx_converter_sink_first;
assign ethmac_rxdatapath_rx_converter_converter_sink_last = ethmac_rxdatapath_rx_converter_sink_last;
assign ethmac_rxdatapath_rx_converter_sink_ready = ethmac_rxdatapath_rx_converter_converter_sink_ready;
assign ethmac_rxdatapath_rx_converter_converter_sink_payload_data = {ethmac_rxdatapath_rx_converter_sink_payload_error, ethmac_rxdatapath_rx_converter_sink_payload_last_be, ethmac_rxdatapath_rx_converter_sink_payload_data};
assign ethmac_rxdatapath_rx_converter_source_valid = ethmac_rxdatapath_rx_converter_source_source_valid;
assign ethmac_rxdatapath_rx_converter_source_first = ethmac_rxdatapath_rx_converter_source_source_first;
assign ethmac_rxdatapath_rx_converter_source_last = ethmac_rxdatapath_rx_converter_source_source_last;
assign ethmac_rxdatapath_rx_converter_source_source_ready = ethmac_rxdatapath_rx_converter_source_ready;
always @(*) begin
    ethmac_rxdatapath_rx_converter_source_payload_data <= 32'd0;
    ethmac_rxdatapath_rx_converter_source_payload_data[7:0] <= ethmac_rxdatapath_rx_converter_source_source_payload_data[7:0];
    ethmac_rxdatapath_rx_converter_source_payload_data[15:8] <= ethmac_rxdatapath_rx_converter_source_source_payload_data[17:10];
    ethmac_rxdatapath_rx_converter_source_payload_data[23:16] <= ethmac_rxdatapath_rx_converter_source_source_payload_data[27:20];
    ethmac_rxdatapath_rx_converter_source_payload_data[31:24] <= ethmac_rxdatapath_rx_converter_source_source_payload_data[37:30];
end
always @(*) begin
    ethmac_rxdatapath_rx_converter_source_payload_last_be <= 4'd0;
    ethmac_rxdatapath_rx_converter_source_payload_last_be[0] <= ethmac_rxdatapath_rx_converter_source_source_payload_data[8];
    ethmac_rxdatapath_rx_converter_source_payload_last_be[1] <= ethmac_rxdatapath_rx_converter_source_source_payload_data[18];
    ethmac_rxdatapath_rx_converter_source_payload_last_be[2] <= ethmac_rxdatapath_rx_converter_source_source_payload_data[28];
    ethmac_rxdatapath_rx_converter_source_payload_last_be[3] <= ethmac_rxdatapath_rx_converter_source_source_payload_data[38];
end
always @(*) begin
    ethmac_rxdatapath_rx_converter_source_payload_error <= 4'd0;
    ethmac_rxdatapath_rx_converter_source_payload_error[0] <= ethmac_rxdatapath_rx_converter_source_source_payload_data[9];
    ethmac_rxdatapath_rx_converter_source_payload_error[1] <= ethmac_rxdatapath_rx_converter_source_source_payload_data[19];
    ethmac_rxdatapath_rx_converter_source_payload_error[2] <= ethmac_rxdatapath_rx_converter_source_source_payload_data[29];
    ethmac_rxdatapath_rx_converter_source_payload_error[3] <= ethmac_rxdatapath_rx_converter_source_source_payload_data[39];
end
assign ethmac_rxdatapath_rx_converter_source_source_valid = ethmac_rxdatapath_rx_converter_converter_source_valid;
assign ethmac_rxdatapath_rx_converter_converter_source_ready = ethmac_rxdatapath_rx_converter_source_source_ready;
assign ethmac_rxdatapath_rx_converter_source_source_first = ethmac_rxdatapath_rx_converter_converter_source_first;
assign ethmac_rxdatapath_rx_converter_source_source_last = ethmac_rxdatapath_rx_converter_converter_source_last;
assign ethmac_rxdatapath_rx_converter_source_source_payload_data = ethmac_rxdatapath_rx_converter_converter_source_payload_data;
assign ethmac_rxdatapath_rx_converter_converter_sink_ready = ((~ethmac_rxdatapath_rx_converter_converter_strobe_all) | ethmac_rxdatapath_rx_converter_converter_source_ready);
assign ethmac_rxdatapath_rx_converter_converter_source_valid = ethmac_rxdatapath_rx_converter_converter_strobe_all;
assign ethmac_rxdatapath_rx_converter_converter_load_part = (ethmac_rxdatapath_rx_converter_converter_sink_valid & ethmac_rxdatapath_rx_converter_converter_sink_ready);
assign ethmac_rxdatapath_rx_cdc_cdc_sink_valid = ethmac_rxdatapath_rx_cdc_sink_sink_valid;
assign ethmac_rxdatapath_rx_cdc_sink_sink_ready = ethmac_rxdatapath_rx_cdc_cdc_sink_ready;
assign ethmac_rxdatapath_rx_cdc_cdc_sink_first = ethmac_rxdatapath_rx_cdc_sink_sink_first;
assign ethmac_rxdatapath_rx_cdc_cdc_sink_last = ethmac_rxdatapath_rx_cdc_sink_sink_last;
assign ethmac_rxdatapath_rx_cdc_cdc_sink_payload_data = ethmac_rxdatapath_rx_cdc_sink_sink_payload_data;
assign ethmac_rxdatapath_rx_cdc_cdc_sink_payload_last_be = ethmac_rxdatapath_rx_cdc_sink_sink_payload_last_be;
assign ethmac_rxdatapath_rx_cdc_cdc_sink_payload_error = ethmac_rxdatapath_rx_cdc_sink_sink_payload_error;
assign ethmac_rxdatapath_rx_cdc_source_source_valid = ethmac_rxdatapath_rx_cdc_cdc_source_valid;
assign ethmac_rxdatapath_rx_cdc_cdc_source_ready = ethmac_rxdatapath_rx_cdc_source_source_ready;
assign ethmac_rxdatapath_rx_cdc_source_source_first = ethmac_rxdatapath_rx_cdc_cdc_source_first;
assign ethmac_rxdatapath_rx_cdc_source_source_last = ethmac_rxdatapath_rx_cdc_cdc_source_last;
assign ethmac_rxdatapath_rx_cdc_source_source_payload_data = ethmac_rxdatapath_rx_cdc_cdc_source_payload_data;
assign ethmac_rxdatapath_rx_cdc_source_source_payload_last_be = ethmac_rxdatapath_rx_cdc_cdc_source_payload_last_be;
assign ethmac_rxdatapath_rx_cdc_source_source_payload_error = ethmac_rxdatapath_rx_cdc_cdc_source_payload_error;
assign ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_din = {ethmac_rxdatapath_rx_cdc_cdc_fifo_in_last, ethmac_rxdatapath_rx_cdc_cdc_fifo_in_first, ethmac_rxdatapath_rx_cdc_cdc_fifo_in_payload_error, ethmac_rxdatapath_rx_cdc_cdc_fifo_in_payload_last_be, ethmac_rxdatapath_rx_cdc_cdc_fifo_in_payload_data};
assign {ethmac_rxdatapath_rx_cdc_cdc_fifo_out_last, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_first, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_error, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_last_be, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_data} = ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_dout;
assign {ethmac_rxdatapath_rx_cdc_cdc_fifo_out_last, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_first, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_error, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_last_be, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_data} = ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_dout;
assign {ethmac_rxdatapath_rx_cdc_cdc_fifo_out_last, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_first, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_error, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_last_be, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_data} = ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_dout;
assign {ethmac_rxdatapath_rx_cdc_cdc_fifo_out_last, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_first, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_error, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_last_be, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_data} = ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_dout;
assign {ethmac_rxdatapath_rx_cdc_cdc_fifo_out_last, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_first, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_error, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_last_be, ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_data} = ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_dout;
assign ethmac_rxdatapath_rx_cdc_cdc_sink_ready = ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_writable;
assign ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_we = ethmac_rxdatapath_rx_cdc_cdc_sink_valid;
assign ethmac_rxdatapath_rx_cdc_cdc_fifo_in_first = ethmac_rxdatapath_rx_cdc_cdc_sink_first;
assign ethmac_rxdatapath_rx_cdc_cdc_fifo_in_last = ethmac_rxdatapath_rx_cdc_cdc_sink_last;
assign ethmac_rxdatapath_rx_cdc_cdc_fifo_in_payload_data = ethmac_rxdatapath_rx_cdc_cdc_sink_payload_data;
assign ethmac_rxdatapath_rx_cdc_cdc_fifo_in_payload_last_be = ethmac_rxdatapath_rx_cdc_cdc_sink_payload_last_be;
assign ethmac_rxdatapath_rx_cdc_cdc_fifo_in_payload_error = ethmac_rxdatapath_rx_cdc_cdc_sink_payload_error;
assign ethmac_rxdatapath_rx_cdc_cdc_source_valid = ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_readable;
assign ethmac_rxdatapath_rx_cdc_cdc_source_first = ethmac_rxdatapath_rx_cdc_cdc_fifo_out_first;
assign ethmac_rxdatapath_rx_cdc_cdc_source_last = ethmac_rxdatapath_rx_cdc_cdc_fifo_out_last;
assign ethmac_rxdatapath_rx_cdc_cdc_source_payload_data = ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_data;
assign ethmac_rxdatapath_rx_cdc_cdc_source_payload_last_be = ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_last_be;
assign ethmac_rxdatapath_rx_cdc_cdc_source_payload_error = ethmac_rxdatapath_rx_cdc_cdc_fifo_out_payload_error;
assign ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_re = ethmac_rxdatapath_rx_cdc_cdc_source_ready;
assign ethmac_rxdatapath_rx_cdc_cdc_graycounter0_ce = (ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_writable & ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_we);
assign ethmac_rxdatapath_rx_cdc_cdc_graycounter1_ce = (ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_readable & ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_re);
assign ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_writable = (((ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q[5] == ethmac_rxdatapath_rx_cdc_cdc_consume_wdomain[5]) | (ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q[4] == ethmac_rxdatapath_rx_cdc_cdc_consume_wdomain[4])) | (ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q[3:0] != ethmac_rxdatapath_rx_cdc_cdc_consume_wdomain[3:0]));
assign ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_readable = (ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q != ethmac_rxdatapath_rx_cdc_cdc_produce_rdomain);
assign ethmac_rxdatapath_rx_cdc_cdc_wrport_adr = ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_binary[4:0];
assign ethmac_rxdatapath_rx_cdc_cdc_wrport_dat_w = ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_din;
assign ethmac_rxdatapath_rx_cdc_cdc_wrport_we = ethmac_rxdatapath_rx_cdc_cdc_graycounter0_ce;
assign ethmac_rxdatapath_rx_cdc_cdc_rdport_adr = ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_next_binary[4:0];
assign ethmac_rxdatapath_rx_cdc_cdc_asyncfifo_dout = ethmac_rxdatapath_rx_cdc_cdc_rdport_dat_r;
always @(*) begin
    ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_next_binary <= 6'd0;
    if (ethmac_rxdatapath_rx_cdc_cdc_graycounter0_ce) begin
        ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_next_binary <= (ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_next_binary <= ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_binary;
    end
end
assign ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_next = (ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_next_binary ^ ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_next_binary[5:1]);
always @(*) begin
    ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_next_binary <= 6'd0;
    if (ethmac_rxdatapath_rx_cdc_cdc_graycounter1_ce) begin
        ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_next_binary <= (ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_next_binary <= ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_binary;
    end
end
assign ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_next = (ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_next_binary ^ ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_next_binary[5:1]);
assign ethmac_rxdatapath_sink_valid = ethphy_source_valid;
assign ethphy_source_ready = ethmac_rxdatapath_sink_ready;
assign ethmac_rxdatapath_sink_first = ethphy_source_first;
assign ethmac_rxdatapath_sink_last = ethphy_source_last;
assign ethmac_rxdatapath_sink_payload_data = ethphy_source_payload_data;
assign ethmac_rxdatapath_sink_payload_last_be = ethphy_source_payload_last_be;
assign ethmac_rxdatapath_sink_payload_error = ethphy_source_payload_error;
assign ethmac_rxdatapath_rx_last_be_sink_valid = ethmac_rxdatapath_source_valid;
assign ethmac_rxdatapath_source_ready = ethmac_rxdatapath_rx_last_be_sink_ready;
assign ethmac_rxdatapath_rx_last_be_sink_first = ethmac_rxdatapath_source_first;
assign ethmac_rxdatapath_rx_last_be_sink_last = ethmac_rxdatapath_source_last;
assign ethmac_rxdatapath_rx_last_be_sink_payload_data = ethmac_rxdatapath_source_payload_data;
assign ethmac_rxdatapath_rx_last_be_sink_payload_last_be = ethmac_rxdatapath_source_payload_last_be;
assign ethmac_rxdatapath_rx_last_be_sink_payload_error = ethmac_rxdatapath_source_payload_error;
assign ethmac_rxdatapath_rx_converter_sink_valid = ethmac_rxdatapath_rx_last_be_source_valid;
assign ethmac_rxdatapath_rx_last_be_source_ready = ethmac_rxdatapath_rx_converter_sink_ready;
assign ethmac_rxdatapath_rx_converter_sink_first = ethmac_rxdatapath_rx_last_be_source_first;
assign ethmac_rxdatapath_rx_converter_sink_last = ethmac_rxdatapath_rx_last_be_source_last;
assign ethmac_rxdatapath_rx_converter_sink_payload_data = ethmac_rxdatapath_rx_last_be_source_payload_data;
assign ethmac_rxdatapath_rx_converter_sink_payload_last_be = ethmac_rxdatapath_rx_last_be_source_payload_last_be;
assign ethmac_rxdatapath_rx_converter_sink_payload_error = ethmac_rxdatapath_rx_last_be_source_payload_error;
assign ethmac_rxdatapath_rx_cdc_sink_sink_valid = ethmac_rxdatapath_rx_converter_source_valid;
assign ethmac_rxdatapath_rx_converter_source_ready = ethmac_rxdatapath_rx_cdc_sink_sink_ready;
assign ethmac_rxdatapath_rx_cdc_sink_sink_first = ethmac_rxdatapath_rx_converter_source_first;
assign ethmac_rxdatapath_rx_cdc_sink_sink_last = ethmac_rxdatapath_rx_converter_source_last;
assign ethmac_rxdatapath_rx_cdc_sink_sink_payload_data = ethmac_rxdatapath_rx_converter_source_payload_data;
assign ethmac_rxdatapath_rx_cdc_sink_sink_payload_last_be = ethmac_rxdatapath_rx_converter_source_payload_last_be;
assign ethmac_rxdatapath_rx_cdc_sink_sink_payload_error = ethmac_rxdatapath_rx_converter_source_payload_error;
assign ethmac_source_source_valid = ethmac_rxdatapath_rx_cdc_source_source_valid;
assign ethmac_rxdatapath_rx_cdc_source_source_ready = ethmac_source_source_ready;
assign ethmac_source_source_first = ethmac_rxdatapath_rx_cdc_source_source_first;
assign ethmac_source_source_last = ethmac_rxdatapath_rx_cdc_source_source_last;
assign ethmac_source_source_payload_data = ethmac_rxdatapath_rx_cdc_source_source_payload_data;
assign ethmac_source_source_payload_last_be = ethmac_rxdatapath_rx_cdc_source_source_payload_last_be;
assign ethmac_source_source_payload_error = ethmac_rxdatapath_rx_cdc_source_source_payload_error;
assign ethmac_writer_sink_sink_valid = ethmac_sink_valid;
assign ethmac_sink_ready = ethmac_writer_sink_sink_ready;
assign ethmac_writer_sink_sink_first = ethmac_sink_first;
assign ethmac_writer_sink_sink_last = ethmac_sink_last;
assign ethmac_writer_sink_sink_payload_data = ethmac_sink_payload_data;
assign ethmac_writer_sink_sink_payload_last_be = ethmac_sink_payload_last_be;
assign ethmac_writer_sink_sink_payload_error = ethmac_sink_payload_error;
assign ethmac_source_valid = ethmac_reader_source_source_valid;
assign ethmac_reader_source_source_ready = ethmac_source_ready;
assign ethmac_source_first = ethmac_reader_source_source_first;
assign ethmac_source_last = ethmac_reader_source_source_last;
assign ethmac_source_payload_data = ethmac_reader_source_source_payload_data;
assign ethmac_source_payload_last_be = ethmac_reader_source_source_payload_last_be;
assign ethmac_source_payload_error = ethmac_reader_source_source_payload_error;
always @(*) begin
    ethmac_writer_length_inc <= 4'd0;
    case (ethmac_writer_sink_sink_payload_last_be)
        1'd1: begin
            ethmac_writer_length_inc <= 1'd1;
        end
        2'd2: begin
            ethmac_writer_length_inc <= 2'd2;
        end
        3'd4: begin
            ethmac_writer_length_inc <= 2'd3;
        end
        4'd8: begin
            ethmac_writer_length_inc <= 3'd4;
        end
        5'd16: begin
            ethmac_writer_length_inc <= 3'd5;
        end
        6'd32: begin
            ethmac_writer_length_inc <= 3'd6;
        end
        7'd64: begin
            ethmac_writer_length_inc <= 3'd7;
        end
        default: begin
            ethmac_writer_length_inc <= 3'd4;
        end
    endcase
end
assign ethmac_writer_stat_fifo_source_ready = ethmac_writer_available_clear;
assign ethmac_writer_available_trigger = ethmac_writer_stat_fifo_source_valid;
assign ethmac_writer_slot_status = ethmac_writer_stat_fifo_source_payload_slot;
assign ethmac_writer_length_status = ethmac_writer_stat_fifo_source_payload_length;
assign ethmac_writer_wr_data = ethmac_writer_sink_sink_payload_data;
assign ethmac_writer_memory0_adr = ethmac_writer_length[10:2];
assign ethmac_writer_memory0_dat_w = ethmac_writer_wr_data;
assign ethmac_writer_memory1_adr = ethmac_writer_length[10:2];
assign ethmac_writer_memory1_dat_w = ethmac_writer_wr_data;
always @(*) begin
    ethmac_writer_memory1_we <= 1'd0;
    if ((ethmac_writer_sink_sink_valid & ethmac_writer_write)) begin
        case (ethmac_writer_slot)
            1'd0: begin
            end
            1'd1: begin
                ethmac_writer_memory1_we <= 1'd1;
            end
        endcase
    end
end
always @(*) begin
    ethmac_writer_memory0_we <= 1'd0;
    if ((ethmac_writer_sink_sink_valid & ethmac_writer_write)) begin
        case (ethmac_writer_slot)
            1'd0: begin
                ethmac_writer_memory0_we <= 1'd1;
            end
            1'd1: begin
            end
        endcase
    end
end
assign ethmac_writer_available0 = ethmac_writer_available_status;
assign ethmac_writer_available1 = ethmac_writer_available_pending;
always @(*) begin
    ethmac_writer_available_clear <= 1'd0;
    if ((ethmac_writer_pending_re & ethmac_writer_pending_r)) begin
        ethmac_writer_available_clear <= 1'd1;
    end
end
assign ethmac_writer_irq = (ethmac_writer_pending_status & ethmac_writer_enable_storage);
assign ethmac_writer_available_status = ethmac_writer_available_trigger;
assign ethmac_writer_available_pending = ethmac_writer_available_trigger;
assign ethmac_writer_stat_fifo_syncfifo_din = {ethmac_writer_stat_fifo_fifo_in_last, ethmac_writer_stat_fifo_fifo_in_first, ethmac_writer_stat_fifo_fifo_in_payload_length, ethmac_writer_stat_fifo_fifo_in_payload_slot};
assign {ethmac_writer_stat_fifo_fifo_out_last, ethmac_writer_stat_fifo_fifo_out_first, ethmac_writer_stat_fifo_fifo_out_payload_length, ethmac_writer_stat_fifo_fifo_out_payload_slot} = ethmac_writer_stat_fifo_syncfifo_dout;
assign {ethmac_writer_stat_fifo_fifo_out_last, ethmac_writer_stat_fifo_fifo_out_first, ethmac_writer_stat_fifo_fifo_out_payload_length, ethmac_writer_stat_fifo_fifo_out_payload_slot} = ethmac_writer_stat_fifo_syncfifo_dout;
assign {ethmac_writer_stat_fifo_fifo_out_last, ethmac_writer_stat_fifo_fifo_out_first, ethmac_writer_stat_fifo_fifo_out_payload_length, ethmac_writer_stat_fifo_fifo_out_payload_slot} = ethmac_writer_stat_fifo_syncfifo_dout;
assign {ethmac_writer_stat_fifo_fifo_out_last, ethmac_writer_stat_fifo_fifo_out_first, ethmac_writer_stat_fifo_fifo_out_payload_length, ethmac_writer_stat_fifo_fifo_out_payload_slot} = ethmac_writer_stat_fifo_syncfifo_dout;
assign ethmac_writer_stat_fifo_sink_ready = ethmac_writer_stat_fifo_syncfifo_writable;
assign ethmac_writer_stat_fifo_syncfifo_we = ethmac_writer_stat_fifo_sink_valid;
assign ethmac_writer_stat_fifo_fifo_in_first = ethmac_writer_stat_fifo_sink_first;
assign ethmac_writer_stat_fifo_fifo_in_last = ethmac_writer_stat_fifo_sink_last;
assign ethmac_writer_stat_fifo_fifo_in_payload_slot = ethmac_writer_stat_fifo_sink_payload_slot;
assign ethmac_writer_stat_fifo_fifo_in_payload_length = ethmac_writer_stat_fifo_sink_payload_length;
assign ethmac_writer_stat_fifo_source_valid = ethmac_writer_stat_fifo_syncfifo_readable;
assign ethmac_writer_stat_fifo_source_first = ethmac_writer_stat_fifo_fifo_out_first;
assign ethmac_writer_stat_fifo_source_last = ethmac_writer_stat_fifo_fifo_out_last;
assign ethmac_writer_stat_fifo_source_payload_slot = ethmac_writer_stat_fifo_fifo_out_payload_slot;
assign ethmac_writer_stat_fifo_source_payload_length = ethmac_writer_stat_fifo_fifo_out_payload_length;
assign ethmac_writer_stat_fifo_syncfifo_re = ethmac_writer_stat_fifo_source_ready;
always @(*) begin
    ethmac_writer_stat_fifo_wrport_adr <= 1'd0;
    if (ethmac_writer_stat_fifo_replace) begin
        ethmac_writer_stat_fifo_wrport_adr <= (ethmac_writer_stat_fifo_produce - 1'd1);
    end else begin
        ethmac_writer_stat_fifo_wrport_adr <= ethmac_writer_stat_fifo_produce;
    end
end
assign ethmac_writer_stat_fifo_wrport_dat_w = ethmac_writer_stat_fifo_syncfifo_din;
assign ethmac_writer_stat_fifo_wrport_we = (ethmac_writer_stat_fifo_syncfifo_we & (ethmac_writer_stat_fifo_syncfifo_writable | ethmac_writer_stat_fifo_replace));
assign ethmac_writer_stat_fifo_do_read = (ethmac_writer_stat_fifo_syncfifo_readable & ethmac_writer_stat_fifo_syncfifo_re);
assign ethmac_writer_stat_fifo_rdport_adr = ethmac_writer_stat_fifo_consume;
assign ethmac_writer_stat_fifo_syncfifo_dout = ethmac_writer_stat_fifo_rdport_dat_r;
assign ethmac_writer_stat_fifo_syncfifo_writable = (ethmac_writer_stat_fifo_level != 2'd2);
assign ethmac_writer_stat_fifo_syncfifo_readable = (ethmac_writer_stat_fifo_level != 1'd0);
always @(*) begin
    liteethmacsramwriter_next_state <= 3'd0;
    liteethmacsramwriter_next_state <= liteethmacsramwriter_state;
    case (liteethmacsramwriter_state)
        1'd1: begin
            if ((ethmac_writer_sink_sink_valid & ethmac_writer_sink_sink_last)) begin
                if (((ethmac_writer_sink_sink_payload_error & ethmac_writer_sink_sink_payload_last_be) != 1'd0)) begin
                    liteethmacsramwriter_next_state <= 2'd3;
                end else begin
                    liteethmacsramwriter_next_state <= 3'd4;
                end
            end
        end
        2'd2: begin
            if ((ethmac_writer_sink_sink_valid & ethmac_writer_sink_sink_last)) begin
                if ((ethmac_writer_sink_sink_payload_last_be != 1'd0)) begin
                    liteethmacsramwriter_next_state <= 2'd3;
                end else begin
                    liteethmacsramwriter_next_state <= 1'd0;
                end
            end
        end
        2'd3: begin
            liteethmacsramwriter_next_state <= 1'd0;
        end
        3'd4: begin
            liteethmacsramwriter_next_state <= 1'd0;
        end
        default: begin
            if (ethmac_writer_sink_sink_valid) begin
                if (ethmac_writer_stat_fifo_sink_ready) begin
                    if ((ethmac_writer_length >= 11'd1530)) begin
                        liteethmacsramwriter_next_state <= 1'd1;
                    end
                    if (ethmac_writer_sink_sink_last) begin
                        if (((ethmac_writer_sink_sink_payload_error & ethmac_writer_sink_sink_payload_last_be) != 1'd0)) begin
                            liteethmacsramwriter_next_state <= 2'd3;
                        end else begin
                            liteethmacsramwriter_next_state <= 3'd4;
                        end
                    end
                end else begin
                    liteethmacsramwriter_next_state <= 2'd2;
                end
            end
        end
    endcase
end
always @(*) begin
    ethmac_writer_write <= 1'd0;
    case (liteethmacsramwriter_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        default: begin
            if (ethmac_writer_sink_sink_valid) begin
                if (ethmac_writer_stat_fifo_sink_ready) begin
                    ethmac_writer_write <= 1'd1;
                end else begin
                end
            end
        end
    endcase
end
always @(*) begin
    ethmac_writer_stat_fifo_sink_payload_slot <= 1'd0;
    case (liteethmacsramwriter_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            ethmac_writer_stat_fifo_sink_payload_slot <= ethmac_writer_slot;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    ethmac_writer_stat_fifo_sink_payload_length <= 11'd0;
    case (liteethmacsramwriter_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            ethmac_writer_stat_fifo_sink_payload_length <= ethmac_writer_length;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    ethmac_writer_errors_status_liteethmacsramwriter_f_next_value <= 32'd0;
    case (liteethmacsramwriter_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        default: begin
            if (ethmac_writer_sink_sink_valid) begin
                if (ethmac_writer_stat_fifo_sink_ready) begin
                end else begin
                    ethmac_writer_errors_status_liteethmacsramwriter_f_next_value <= (ethmac_writer_errors_status + 1'd1);
                end
            end
        end
    endcase
end
always @(*) begin
    ethmac_writer_errors_status_liteethmacsramwriter_f_next_value_ce <= 1'd0;
    case (liteethmacsramwriter_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        default: begin
            if (ethmac_writer_sink_sink_valid) begin
                if (ethmac_writer_stat_fifo_sink_ready) begin
                end else begin
                    ethmac_writer_errors_status_liteethmacsramwriter_f_next_value_ce <= 1'd1;
                end
            end
        end
    endcase
end
always @(*) begin
    ethmac_writer_stat_fifo_sink_valid <= 1'd0;
    case (liteethmacsramwriter_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            ethmac_writer_stat_fifo_sink_valid <= 1'd1;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    ethmac_writer_length_liteethmacsramwriter_t_next_value <= 11'd0;
    case (liteethmacsramwriter_state)
        1'd1: begin
        end
        2'd2: begin
            if ((ethmac_writer_sink_sink_valid & ethmac_writer_sink_sink_last)) begin
                if ((ethmac_writer_sink_sink_payload_last_be != 1'd0)) begin
                end else begin
                    ethmac_writer_length_liteethmacsramwriter_t_next_value <= 1'd0;
                end
            end
        end
        2'd3: begin
            ethmac_writer_length_liteethmacsramwriter_t_next_value <= 1'd0;
        end
        3'd4: begin
            ethmac_writer_length_liteethmacsramwriter_t_next_value <= 1'd0;
        end
        default: begin
            if (ethmac_writer_sink_sink_valid) begin
                if (ethmac_writer_stat_fifo_sink_ready) begin
                    ethmac_writer_length_liteethmacsramwriter_t_next_value <= (ethmac_writer_length + ethmac_writer_length_inc);
                end else begin
                end
            end
        end
    endcase
end
always @(*) begin
    ethmac_writer_slot_liteethmacsramwriter_next_value <= 1'd0;
    case (liteethmacsramwriter_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            ethmac_writer_slot_liteethmacsramwriter_next_value <= (ethmac_writer_slot + 1'd1);
        end
        default: begin
        end
    endcase
end
always @(*) begin
    ethmac_writer_length_liteethmacsramwriter_t_next_value_ce <= 1'd0;
    case (liteethmacsramwriter_state)
        1'd1: begin
        end
        2'd2: begin
            if ((ethmac_writer_sink_sink_valid & ethmac_writer_sink_sink_last)) begin
                if ((ethmac_writer_sink_sink_payload_last_be != 1'd0)) begin
                end else begin
                    ethmac_writer_length_liteethmacsramwriter_t_next_value_ce <= 1'd1;
                end
            end
        end
        2'd3: begin
            ethmac_writer_length_liteethmacsramwriter_t_next_value_ce <= 1'd1;
        end
        3'd4: begin
            ethmac_writer_length_liteethmacsramwriter_t_next_value_ce <= 1'd1;
        end
        default: begin
            if (ethmac_writer_sink_sink_valid) begin
                if (ethmac_writer_stat_fifo_sink_ready) begin
                    ethmac_writer_length_liteethmacsramwriter_t_next_value_ce <= 1'd1;
                end else begin
                end
            end
        end
    endcase
end
always @(*) begin
    ethmac_writer_slot_liteethmacsramwriter_next_value_ce <= 1'd0;
    case (liteethmacsramwriter_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            ethmac_writer_slot_liteethmacsramwriter_next_value_ce <= 1'd1;
        end
        default: begin
        end
    endcase
end
assign ethmac_reader_cmd_fifo_sink_valid = ethmac_reader_start_re;
assign ethmac_reader_cmd_fifo_sink_payload_slot = ethmac_reader_slot_storage;
assign ethmac_reader_cmd_fifo_sink_payload_length = ethmac_reader_length_storage;
assign ethmac_reader_ready_status = ethmac_reader_cmd_fifo_sink_ready;
assign ethmac_reader_level_status = ethmac_reader_cmd_fifo_level;
always @(*) begin
    ethmac_reader_source_source_payload_last_be <= 4'd0;
    if (ethmac_reader_source_source_last) begin
        case (ethmac_reader_cmd_fifo_source_payload_length[1:0])
            1'd1: begin
                ethmac_reader_source_source_payload_last_be <= 1'd1;
            end
            2'd2: begin
                ethmac_reader_source_source_payload_last_be <= 2'd2;
            end
            2'd3: begin
                ethmac_reader_source_source_payload_last_be <= 3'd4;
            end
            3'd4: begin
                ethmac_reader_source_source_payload_last_be <= 4'd8;
            end
            3'd5: begin
                ethmac_reader_source_source_payload_last_be <= 5'd16;
            end
            3'd6: begin
                ethmac_reader_source_source_payload_last_be <= 6'd32;
            end
            3'd7: begin
                ethmac_reader_source_source_payload_last_be <= 7'd64;
            end
            default: begin
                ethmac_reader_source_source_payload_last_be <= 4'd8;
            end
        endcase
    end
end
assign ethmac_reader_memory0_re = ethmac_reader_read;
assign ethmac_reader_memory0_adr = ethmac_reader_length[10:2];
assign ethmac_reader_memory1_re = ethmac_reader_read;
assign ethmac_reader_memory1_adr = ethmac_reader_length[10:2];
always @(*) begin
    ethmac_reader_rd_data <= 32'd0;
    case (ethmac_reader_cmd_fifo_source_payload_slot)
        1'd0: begin
            ethmac_reader_rd_data <= ethmac_reader_memory0_dat_r;
        end
        1'd1: begin
            ethmac_reader_rd_data <= ethmac_reader_memory1_dat_r;
        end
    endcase
end
assign ethmac_reader_source_source_payload_data = ethmac_reader_rd_data;
assign ethmac_reader_event00 = ethmac_reader_eventsourcepulse_status;
assign ethmac_reader_event01 = ethmac_reader_eventsourcepulse_pending;
always @(*) begin
    ethmac_reader_eventsourcepulse_clear <= 1'd0;
    if ((ethmac_reader_pending_re & ethmac_reader_pending_r)) begin
        ethmac_reader_eventsourcepulse_clear <= 1'd1;
    end
end
assign ethmac_reader_irq = (ethmac_reader_pending_status & ethmac_reader_enable_storage);
assign ethmac_reader_eventsourcepulse_status = 1'd0;
assign ethmac_reader_cmd_fifo_syncfifo_din = {ethmac_reader_cmd_fifo_fifo_in_last, ethmac_reader_cmd_fifo_fifo_in_first, ethmac_reader_cmd_fifo_fifo_in_payload_length, ethmac_reader_cmd_fifo_fifo_in_payload_slot};
assign {ethmac_reader_cmd_fifo_fifo_out_last, ethmac_reader_cmd_fifo_fifo_out_first, ethmac_reader_cmd_fifo_fifo_out_payload_length, ethmac_reader_cmd_fifo_fifo_out_payload_slot} = ethmac_reader_cmd_fifo_syncfifo_dout;
assign {ethmac_reader_cmd_fifo_fifo_out_last, ethmac_reader_cmd_fifo_fifo_out_first, ethmac_reader_cmd_fifo_fifo_out_payload_length, ethmac_reader_cmd_fifo_fifo_out_payload_slot} = ethmac_reader_cmd_fifo_syncfifo_dout;
assign {ethmac_reader_cmd_fifo_fifo_out_last, ethmac_reader_cmd_fifo_fifo_out_first, ethmac_reader_cmd_fifo_fifo_out_payload_length, ethmac_reader_cmd_fifo_fifo_out_payload_slot} = ethmac_reader_cmd_fifo_syncfifo_dout;
assign {ethmac_reader_cmd_fifo_fifo_out_last, ethmac_reader_cmd_fifo_fifo_out_first, ethmac_reader_cmd_fifo_fifo_out_payload_length, ethmac_reader_cmd_fifo_fifo_out_payload_slot} = ethmac_reader_cmd_fifo_syncfifo_dout;
assign ethmac_reader_cmd_fifo_sink_ready = ethmac_reader_cmd_fifo_syncfifo_writable;
assign ethmac_reader_cmd_fifo_syncfifo_we = ethmac_reader_cmd_fifo_sink_valid;
assign ethmac_reader_cmd_fifo_fifo_in_first = ethmac_reader_cmd_fifo_sink_first;
assign ethmac_reader_cmd_fifo_fifo_in_last = ethmac_reader_cmd_fifo_sink_last;
assign ethmac_reader_cmd_fifo_fifo_in_payload_slot = ethmac_reader_cmd_fifo_sink_payload_slot;
assign ethmac_reader_cmd_fifo_fifo_in_payload_length = ethmac_reader_cmd_fifo_sink_payload_length;
assign ethmac_reader_cmd_fifo_source_valid = ethmac_reader_cmd_fifo_syncfifo_readable;
assign ethmac_reader_cmd_fifo_source_first = ethmac_reader_cmd_fifo_fifo_out_first;
assign ethmac_reader_cmd_fifo_source_last = ethmac_reader_cmd_fifo_fifo_out_last;
assign ethmac_reader_cmd_fifo_source_payload_slot = ethmac_reader_cmd_fifo_fifo_out_payload_slot;
assign ethmac_reader_cmd_fifo_source_payload_length = ethmac_reader_cmd_fifo_fifo_out_payload_length;
assign ethmac_reader_cmd_fifo_syncfifo_re = ethmac_reader_cmd_fifo_source_ready;
always @(*) begin
    ethmac_reader_cmd_fifo_wrport_adr <= 1'd0;
    if (ethmac_reader_cmd_fifo_replace) begin
        ethmac_reader_cmd_fifo_wrport_adr <= (ethmac_reader_cmd_fifo_produce - 1'd1);
    end else begin
        ethmac_reader_cmd_fifo_wrport_adr <= ethmac_reader_cmd_fifo_produce;
    end
end
assign ethmac_reader_cmd_fifo_wrport_dat_w = ethmac_reader_cmd_fifo_syncfifo_din;
assign ethmac_reader_cmd_fifo_wrport_we = (ethmac_reader_cmd_fifo_syncfifo_we & (ethmac_reader_cmd_fifo_syncfifo_writable | ethmac_reader_cmd_fifo_replace));
assign ethmac_reader_cmd_fifo_do_read = (ethmac_reader_cmd_fifo_syncfifo_readable & ethmac_reader_cmd_fifo_syncfifo_re);
assign ethmac_reader_cmd_fifo_rdport_adr = ethmac_reader_cmd_fifo_consume;
assign ethmac_reader_cmd_fifo_syncfifo_dout = ethmac_reader_cmd_fifo_rdport_dat_r;
assign ethmac_reader_cmd_fifo_syncfifo_writable = (ethmac_reader_cmd_fifo_level != 2'd2);
assign ethmac_reader_cmd_fifo_syncfifo_readable = (ethmac_reader_cmd_fifo_level != 1'd0);
always @(*) begin
    liteethmacsramreader_next_state <= 2'd0;
    liteethmacsramreader_next_state <= liteethmacsramreader_state;
    case (liteethmacsramreader_state)
        1'd1: begin
            if (ethmac_reader_source_source_ready) begin
                if (ethmac_reader_source_source_last) begin
                    liteethmacsramreader_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            liteethmacsramreader_next_state <= 1'd0;
        end
        default: begin
            if (ethmac_reader_cmd_fifo_source_valid) begin
                liteethmacsramreader_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    ethmac_reader_cmd_fifo_source_ready <= 1'd0;
    case (liteethmacsramreader_state)
        1'd1: begin
        end
        2'd2: begin
            ethmac_reader_cmd_fifo_source_ready <= 1'd1;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    ethmac_reader_length_liteethmacsramreader_next_value <= 11'd0;
    case (liteethmacsramreader_state)
        1'd1: begin
            if (ethmac_reader_source_source_ready) begin
                ethmac_reader_length_liteethmacsramreader_next_value <= (ethmac_reader_length + 3'd4);
            end
        end
        2'd2: begin
            ethmac_reader_length_liteethmacsramreader_next_value <= 1'd0;
        end
        default: begin
            if (ethmac_reader_cmd_fifo_source_valid) begin
                ethmac_reader_length_liteethmacsramreader_next_value <= 3'd4;
            end
        end
    endcase
end
always @(*) begin
    ethmac_reader_length_liteethmacsramreader_next_value_ce <= 1'd0;
    case (liteethmacsramreader_state)
        1'd1: begin
            if (ethmac_reader_source_source_ready) begin
                ethmac_reader_length_liteethmacsramreader_next_value_ce <= 1'd1;
            end
        end
        2'd2: begin
            ethmac_reader_length_liteethmacsramreader_next_value_ce <= 1'd1;
        end
        default: begin
            if (ethmac_reader_cmd_fifo_source_valid) begin
                ethmac_reader_length_liteethmacsramreader_next_value_ce <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    ethmac_reader_eventsourcepulse_trigger <= 1'd0;
    case (liteethmacsramreader_state)
        1'd1: begin
        end
        2'd2: begin
            ethmac_reader_eventsourcepulse_trigger <= 1'd1;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    ethmac_reader_source_source_valid <= 1'd0;
    case (liteethmacsramreader_state)
        1'd1: begin
            ethmac_reader_source_source_valid <= 1'd1;
        end
        2'd2: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    ethmac_reader_read <= 1'd0;
    case (liteethmacsramreader_state)
        1'd1: begin
            if (ethmac_reader_source_source_ready) begin
                ethmac_reader_read <= 1'd1;
            end
        end
        2'd2: begin
        end
        default: begin
            if (ethmac_reader_cmd_fifo_source_valid) begin
                ethmac_reader_read <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    ethmac_reader_source_source_last <= 1'd0;
    case (liteethmacsramreader_state)
        1'd1: begin
            ethmac_reader_source_source_last <= (ethmac_reader_length >= ethmac_reader_cmd_fifo_source_payload_length);
        end
        2'd2: begin
        end
        default: begin
        end
    endcase
end
assign ethmac_ev_irq = (ethmac_writer_irq | ethmac_reader_irq);
assign ethmac_sram0_adr = ethmac_interface0_adr[8:0];
assign ethmac_interface0_dat_r = ethmac_sram0_dat_r;
assign ethmac_sram1_adr = ethmac_interface1_adr[8:0];
assign ethmac_interface1_dat_r = ethmac_sram1_dat_r;
always @(*) begin
    ethmac_decoder0_slave_sel <= 2'd0;
    ethmac_decoder0_slave_sel[0] <= (ethmac_bus_rx_adr[9] == 1'd0);
    ethmac_decoder0_slave_sel[1] <= (ethmac_bus_rx_adr[9] == 1'd1);
end
assign ethmac_interface0_adr = ethmac_bus_rx_adr;
assign ethmac_interface0_dat_w = ethmac_bus_rx_dat_w;
assign ethmac_interface0_sel = ethmac_bus_rx_sel;
assign ethmac_interface0_stb = ethmac_bus_rx_stb;
assign ethmac_interface0_we = ethmac_bus_rx_we;
assign ethmac_interface0_cti = ethmac_bus_rx_cti;
assign ethmac_interface0_bte = ethmac_bus_rx_bte;
assign ethmac_interface1_adr = ethmac_bus_rx_adr;
assign ethmac_interface1_dat_w = ethmac_bus_rx_dat_w;
assign ethmac_interface1_sel = ethmac_bus_rx_sel;
assign ethmac_interface1_stb = ethmac_bus_rx_stb;
assign ethmac_interface1_we = ethmac_bus_rx_we;
assign ethmac_interface1_cti = ethmac_bus_rx_cti;
assign ethmac_interface1_bte = ethmac_bus_rx_bte;
assign ethmac_interface0_cyc = (ethmac_bus_rx_cyc & ethmac_decoder0_slave_sel[0]);
assign ethmac_interface1_cyc = (ethmac_bus_rx_cyc & ethmac_decoder0_slave_sel[1]);
assign ethmac_bus_rx_ack = (ethmac_interface0_ack | ethmac_interface1_ack);
assign ethmac_bus_rx_err = (ethmac_interface0_err | ethmac_interface1_err);
assign ethmac_bus_rx_dat_r = (({32{ethmac_decoder0_slave_sel_r[0]}} & ethmac_interface0_dat_r) | ({32{ethmac_decoder0_slave_sel_r[1]}} & ethmac_interface1_dat_r));
always @(*) begin
    ethmac_sram2_we <= 4'd0;
    ethmac_sram2_we[0] <= (((ethmac_interface2_cyc & ethmac_interface2_stb) & ethmac_interface2_we) & ethmac_interface2_sel[0]);
    ethmac_sram2_we[1] <= (((ethmac_interface2_cyc & ethmac_interface2_stb) & ethmac_interface2_we) & ethmac_interface2_sel[1]);
    ethmac_sram2_we[2] <= (((ethmac_interface2_cyc & ethmac_interface2_stb) & ethmac_interface2_we) & ethmac_interface2_sel[2]);
    ethmac_sram2_we[3] <= (((ethmac_interface2_cyc & ethmac_interface2_stb) & ethmac_interface2_we) & ethmac_interface2_sel[3]);
end
assign ethmac_sram2_adr = ethmac_interface2_adr[8:0];
assign ethmac_interface2_dat_r = ethmac_sram2_dat_r;
assign ethmac_sram2_dat_w = ethmac_interface2_dat_w;
always @(*) begin
    ethmac_sram3_we <= 4'd0;
    ethmac_sram3_we[0] <= (((ethmac_interface3_cyc & ethmac_interface3_stb) & ethmac_interface3_we) & ethmac_interface3_sel[0]);
    ethmac_sram3_we[1] <= (((ethmac_interface3_cyc & ethmac_interface3_stb) & ethmac_interface3_we) & ethmac_interface3_sel[1]);
    ethmac_sram3_we[2] <= (((ethmac_interface3_cyc & ethmac_interface3_stb) & ethmac_interface3_we) & ethmac_interface3_sel[2]);
    ethmac_sram3_we[3] <= (((ethmac_interface3_cyc & ethmac_interface3_stb) & ethmac_interface3_we) & ethmac_interface3_sel[3]);
end
assign ethmac_sram3_adr = ethmac_interface3_adr[8:0];
assign ethmac_interface3_dat_r = ethmac_sram3_dat_r;
assign ethmac_sram3_dat_w = ethmac_interface3_dat_w;
always @(*) begin
    ethmac_decoder1_slave_sel <= 2'd0;
    ethmac_decoder1_slave_sel[0] <= (ethmac_bus_tx_adr[9] == 1'd0);
    ethmac_decoder1_slave_sel[1] <= (ethmac_bus_tx_adr[9] == 1'd1);
end
assign ethmac_interface2_adr = ethmac_bus_tx_adr;
assign ethmac_interface2_dat_w = ethmac_bus_tx_dat_w;
assign ethmac_interface2_sel = ethmac_bus_tx_sel;
assign ethmac_interface2_stb = ethmac_bus_tx_stb;
assign ethmac_interface2_we = ethmac_bus_tx_we;
assign ethmac_interface2_cti = ethmac_bus_tx_cti;
assign ethmac_interface2_bte = ethmac_bus_tx_bte;
assign ethmac_interface3_adr = ethmac_bus_tx_adr;
assign ethmac_interface3_dat_w = ethmac_bus_tx_dat_w;
assign ethmac_interface3_sel = ethmac_bus_tx_sel;
assign ethmac_interface3_stb = ethmac_bus_tx_stb;
assign ethmac_interface3_we = ethmac_bus_tx_we;
assign ethmac_interface3_cti = ethmac_bus_tx_cti;
assign ethmac_interface3_bte = ethmac_bus_tx_bte;
assign ethmac_interface2_cyc = (ethmac_bus_tx_cyc & ethmac_decoder1_slave_sel[0]);
assign ethmac_interface3_cyc = (ethmac_bus_tx_cyc & ethmac_decoder1_slave_sel[1]);
assign ethmac_bus_tx_ack = (ethmac_interface2_ack | ethmac_interface3_ack);
assign ethmac_bus_tx_err = (ethmac_interface2_err | ethmac_interface3_err);
assign ethmac_bus_tx_dat_r = (({32{ethmac_decoder1_slave_sel_r[0]}} & ethmac_interface2_dat_r) | ({32{ethmac_decoder1_slave_sel_r[1]}} & ethmac_interface3_dat_r));
always @(*) begin
    next_state <= 1'd0;
    next_state <= state;
    case (state)
        1'd1: begin
            next_state <= 1'd0;
        end
        default: begin
            if ((interface0_cyc & interface0_stb)) begin
                next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    interface0_ack <= 1'd0;
    case (state)
        1'd1: begin
            interface0_ack <= 1'd1;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    interface1_adr <= 14'd0;
    case (state)
        1'd1: begin
        end
        default: begin
            if ((interface0_cyc & interface0_stb)) begin
                interface1_adr <= interface0_adr;
            end
        end
    endcase
end
always @(*) begin
    interface1_re <= 1'd0;
    case (state)
        1'd1: begin
        end
        default: begin
            if ((interface0_cyc & interface0_stb)) begin
                interface1_re <= ((~interface0_we) & (interface0_sel != 1'd0));
            end
        end
    endcase
end
always @(*) begin
    interface1_we <= 1'd0;
    case (state)
        1'd1: begin
        end
        default: begin
            if ((interface0_cyc & interface0_stb)) begin
                interface1_we <= (interface0_we & (interface0_sel != 1'd0));
            end
        end
    endcase
end
always @(*) begin
    interface1_dat_w <= 32'd0;
    case (state)
        1'd1: begin
        end
        default: begin
            interface1_dat_w <= interface0_dat_w;
        end
    endcase
end
always @(*) begin
    interface0_dat_r <= 32'd0;
    case (state)
        1'd1: begin
            interface0_dat_r <= interface1_dat_r;
        end
        default: begin
        end
    endcase
end
assign csr_bankarray_csrbank0_sel = (csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign csr_bankarray_csrbank0_reset0_r = csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank0_reset0_re <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank0_reset0_re <= csr_bankarray_interface0_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank0_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank0_reset0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_scratch0_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_scratch0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank0_scratch0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank0_scratch0_re <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank0_scratch0_re <= csr_bankarray_interface0_bank_bus_we;
    end
end
assign csr_bankarray_csrbank0_bus_errors_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_bus_errors_re <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank0_bus_errors_re <= csr_bankarray_interface0_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank0_bus_errors_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank0_bus_errors_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
always @(*) begin
    simsoc_soc_rst <= 1'd0;
    if (simsoc_reset_re) begin
        simsoc_soc_rst <= simsoc_reset_storage[0];
    end
end
assign simsoc_cpu_rst = simsoc_reset_storage[1];
assign csr_bankarray_csrbank0_reset0_w = simsoc_reset_storage;
assign csr_bankarray_csrbank0_scratch0_w = simsoc_scratch_storage;
assign csr_bankarray_csrbank0_bus_errors_w = simsoc_bus_errors_status;
assign simsoc_bus_errors_we = csr_bankarray_csrbank0_bus_errors_we;
assign csr_bankarray_csrbank1_sel = (csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd1);
assign csr_bankarray_csrbank1_sram_writer_slot_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_slot_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank1_sram_writer_slot_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_slot_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank1_sram_writer_slot_re <= csr_bankarray_interface1_bank_bus_we;
    end
end
assign csr_bankarray_csrbank1_sram_writer_length_r = csr_bankarray_interface1_bank_bus_dat_w[10:0];
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_length_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank1_sram_writer_length_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_length_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank1_sram_writer_length_re <= csr_bankarray_interface1_bank_bus_we;
    end
end
assign csr_bankarray_csrbank1_sram_writer_errors_r = csr_bankarray_interface1_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_errors_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank1_sram_writer_errors_re <= csr_bankarray_interface1_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_errors_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank1_sram_writer_errors_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_sram_writer_ev_status_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_ev_status_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank1_sram_writer_ev_status_re <= csr_bankarray_interface1_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank1_sram_writer_ev_status_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_sram_writer_ev_pending_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank1_sram_writer_ev_pending_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_ev_pending_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank1_sram_writer_ev_pending_re <= csr_bankarray_interface1_bank_bus_we;
    end
end
assign csr_bankarray_csrbank1_sram_writer_ev_enable0_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_ev_enable0_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank1_sram_writer_ev_enable0_re <= csr_bankarray_interface1_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank1_sram_writer_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank1_sram_writer_ev_enable0_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign ethmac_reader_start_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    ethmac_reader_start_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd6))) begin
        ethmac_reader_start_re <= csr_bankarray_interface1_bank_bus_we;
    end
end
always @(*) begin
    ethmac_reader_start_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd6))) begin
        ethmac_reader_start_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_sram_reader_ready_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_ready_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank1_sram_reader_ready_re <= csr_bankarray_interface1_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_ready_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank1_sram_reader_ready_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_sram_reader_level_r = csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_level_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank1_sram_reader_level_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_level_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank1_sram_reader_level_re <= csr_bankarray_interface1_bank_bus_we;
    end
end
assign csr_bankarray_csrbank1_sram_reader_slot0_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_slot0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank1_sram_reader_slot0_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_slot0_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank1_sram_reader_slot0_re <= csr_bankarray_interface1_bank_bus_we;
    end
end
assign csr_bankarray_csrbank1_sram_reader_length0_r = csr_bankarray_interface1_bank_bus_dat_w[10:0];
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_length0_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank1_sram_reader_length0_re <= csr_bankarray_interface1_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_length0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank1_sram_reader_length0_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_sram_reader_ev_status_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank1_sram_reader_ev_status_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_ev_status_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank1_sram_reader_ev_status_re <= csr_bankarray_interface1_bank_bus_we;
    end
end
assign csr_bankarray_csrbank1_sram_reader_ev_pending_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd12))) begin
        csr_bankarray_csrbank1_sram_reader_ev_pending_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_ev_pending_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd12))) begin
        csr_bankarray_csrbank1_sram_reader_ev_pending_re <= csr_bankarray_interface1_bank_bus_we;
    end
end
assign csr_bankarray_csrbank1_sram_reader_ev_enable0_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_ev_enable0_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd13))) begin
        csr_bankarray_csrbank1_sram_reader_ev_enable0_re <= csr_bankarray_interface1_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank1_sram_reader_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd13))) begin
        csr_bankarray_csrbank1_sram_reader_ev_enable0_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_sram_writer_slot_w = ethmac_writer_slot_status;
assign ethmac_writer_slot_we = csr_bankarray_csrbank1_sram_writer_slot_we;
assign csr_bankarray_csrbank1_sram_writer_length_w = ethmac_writer_length_status;
assign ethmac_writer_length_we = csr_bankarray_csrbank1_sram_writer_length_we;
assign csr_bankarray_csrbank1_sram_writer_errors_w = ethmac_writer_errors_status;
assign ethmac_writer_errors_we = csr_bankarray_csrbank1_sram_writer_errors_we;
assign ethmac_writer_status_status = ethmac_writer_available0;
assign csr_bankarray_csrbank1_sram_writer_ev_status_w = ethmac_writer_status_status;
assign ethmac_writer_status_we = csr_bankarray_csrbank1_sram_writer_ev_status_we;
assign ethmac_writer_pending_status = ethmac_writer_available1;
assign csr_bankarray_csrbank1_sram_writer_ev_pending_w = ethmac_writer_pending_status;
assign ethmac_writer_pending_we = csr_bankarray_csrbank1_sram_writer_ev_pending_we;
assign ethmac_writer_available2 = ethmac_writer_enable_storage;
assign csr_bankarray_csrbank1_sram_writer_ev_enable0_w = ethmac_writer_enable_storage;
assign csr_bankarray_csrbank1_sram_reader_ready_w = ethmac_reader_ready_status;
assign ethmac_reader_ready_we = csr_bankarray_csrbank1_sram_reader_ready_we;
assign csr_bankarray_csrbank1_sram_reader_level_w = ethmac_reader_level_status;
assign ethmac_reader_level_we = csr_bankarray_csrbank1_sram_reader_level_we;
assign csr_bankarray_csrbank1_sram_reader_slot0_w = ethmac_reader_slot_storage;
assign csr_bankarray_csrbank1_sram_reader_length0_w = ethmac_reader_length_storage;
assign ethmac_reader_status_status = ethmac_reader_event00;
assign csr_bankarray_csrbank1_sram_reader_ev_status_w = ethmac_reader_status_status;
assign ethmac_reader_status_we = csr_bankarray_csrbank1_sram_reader_ev_status_we;
assign ethmac_reader_pending_status = ethmac_reader_event01;
assign csr_bankarray_csrbank1_sram_reader_ev_pending_w = ethmac_reader_pending_status;
assign ethmac_reader_pending_we = csr_bankarray_csrbank1_sram_reader_ev_pending_we;
assign ethmac_reader_event02 = ethmac_reader_enable_storage;
assign csr_bankarray_csrbank1_sram_reader_ev_enable0_w = ethmac_reader_enable_storage;
assign csr_bankarray_csrbank2_sel = (csr_bankarray_interface2_bank_bus_adr[13:9] == 2'd2);
assign csr_bankarray_csrbank2_crg_reset0_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_crg_reset0_re <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank2_crg_reset0_re <= csr_bankarray_interface2_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank2_crg_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank2_crg_reset0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_crg_reset0_w = ethphy_storage;
assign csr_bankarray_sel = (csr_bankarray_sram_bus_adr[13:9] == 2'd3);
always @(*) begin
    csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (csr_bankarray_sel_r) begin
        csr_bankarray_sram_bus_dat_r <= csr_bankarray_dat_r;
    end
end
assign csr_bankarray_adr = csr_bankarray_sram_bus_adr[5:0];
assign csr_bankarray_csrbank3_sel = (csr_bankarray_interface3_bank_bus_adr[13:9] == 3'd4);
assign csr_bankarray_csrbank3_load0_r = csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank3_load0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank3_load0_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank3_load0_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank3_load0_re <= csr_bankarray_interface3_bank_bus_we;
    end
end
assign csr_bankarray_csrbank3_reload0_r = csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank3_reload0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank3_reload0_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank3_reload0_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank3_reload0_re <= csr_bankarray_interface3_bank_bus_we;
    end
end
assign csr_bankarray_csrbank3_en0_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_en0_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank3_en0_re <= csr_bankarray_interface3_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank3_en0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank3_en0_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
assign csr_bankarray_csrbank3_update_value0_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_update_value0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank3_update_value0_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank3_update_value0_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank3_update_value0_re <= csr_bankarray_interface3_bank_bus_we;
    end
end
assign csr_bankarray_csrbank3_value_r = csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank3_value_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank3_value_re <= csr_bankarray_interface3_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank3_value_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank3_value_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
assign csr_bankarray_csrbank3_ev_status_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_ev_status_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank3_ev_status_re <= csr_bankarray_interface3_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank3_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank3_ev_status_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
assign csr_bankarray_csrbank3_ev_pending_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank3_ev_pending_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank3_ev_pending_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank3_ev_pending_re <= csr_bankarray_interface3_bank_bus_we;
    end
end
assign csr_bankarray_csrbank3_ev_enable0_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank3_ev_enable0_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank3_ev_enable0_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank3_ev_enable0_re <= csr_bankarray_interface3_bank_bus_we;
    end
end
assign csr_bankarray_csrbank3_load0_w = simsoc_timer_load_storage;
assign csr_bankarray_csrbank3_reload0_w = simsoc_timer_reload_storage;
assign csr_bankarray_csrbank3_en0_w = simsoc_timer_en_storage;
assign csr_bankarray_csrbank3_update_value0_w = simsoc_timer_update_value_storage;
assign csr_bankarray_csrbank3_value_w = simsoc_timer_value_status;
assign simsoc_timer_value_we = csr_bankarray_csrbank3_value_we;
assign simsoc_timer_status_status = simsoc_timer_zero0;
assign csr_bankarray_csrbank3_ev_status_w = simsoc_timer_status_status;
assign simsoc_timer_status_we = csr_bankarray_csrbank3_ev_status_we;
assign simsoc_timer_pending_status = simsoc_timer_zero1;
assign csr_bankarray_csrbank3_ev_pending_w = simsoc_timer_pending_status;
assign simsoc_timer_pending_we = csr_bankarray_csrbank3_ev_pending_we;
assign simsoc_timer_zero2 = simsoc_timer_enable_storage;
assign csr_bankarray_csrbank3_ev_enable0_w = simsoc_timer_enable_storage;
assign csr_bankarray_csrbank4_sel = (csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd5);
assign simsoc_uart_rxtx_r = csr_bankarray_interface4_bank_bus_dat_w[7:0];
always @(*) begin
    simsoc_uart_rxtx_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        simsoc_uart_rxtx_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
always @(*) begin
    simsoc_uart_rxtx_re <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        simsoc_uart_rxtx_re <= csr_bankarray_interface4_bank_bus_we;
    end
end
assign csr_bankarray_csrbank4_txfull_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank4_txfull_re <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank4_txfull_re <= csr_bankarray_interface4_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank4_txfull_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank4_txfull_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
assign csr_bankarray_csrbank4_rxempty_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank4_rxempty_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank4_rxempty_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank4_rxempty_re <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank4_rxempty_re <= csr_bankarray_interface4_bank_bus_we;
    end
end
assign csr_bankarray_csrbank4_ev_status_r = csr_bankarray_interface4_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank4_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank4_ev_status_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank4_ev_status_re <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank4_ev_status_re <= csr_bankarray_interface4_bank_bus_we;
    end
end
assign csr_bankarray_csrbank4_ev_pending_r = csr_bankarray_interface4_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank4_ev_pending_re <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank4_ev_pending_re <= csr_bankarray_interface4_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank4_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank4_ev_pending_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
assign csr_bankarray_csrbank4_ev_enable0_r = csr_bankarray_interface4_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank4_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank4_ev_enable0_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank4_ev_enable0_re <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank4_ev_enable0_re <= csr_bankarray_interface4_bank_bus_we;
    end
end
assign csr_bankarray_csrbank4_txempty_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank4_txempty_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank4_txempty_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank4_txempty_re <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank4_txempty_re <= csr_bankarray_interface4_bank_bus_we;
    end
end
assign csr_bankarray_csrbank4_rxfull_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank4_rxfull_re <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank4_rxfull_re <= csr_bankarray_interface4_bank_bus_we;
    end
end
always @(*) begin
    csr_bankarray_csrbank4_rxfull_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank4_rxfull_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
assign csr_bankarray_csrbank4_txfull_w = simsoc_uart_txfull_status;
assign simsoc_uart_txfull_we = csr_bankarray_csrbank4_txfull_we;
assign csr_bankarray_csrbank4_rxempty_w = simsoc_uart_rxempty_status;
assign simsoc_uart_rxempty_we = csr_bankarray_csrbank4_rxempty_we;
always @(*) begin
    simsoc_uart_status_status <= 2'd0;
    simsoc_uart_status_status[0] <= simsoc_uart_tx0;
    simsoc_uart_status_status[1] <= simsoc_uart_rx0;
end
assign csr_bankarray_csrbank4_ev_status_w = simsoc_uart_status_status;
assign simsoc_uart_status_we = csr_bankarray_csrbank4_ev_status_we;
always @(*) begin
    simsoc_uart_pending_status <= 2'd0;
    simsoc_uart_pending_status[0] <= simsoc_uart_tx1;
    simsoc_uart_pending_status[1] <= simsoc_uart_rx1;
end
assign csr_bankarray_csrbank4_ev_pending_w = simsoc_uart_pending_status;
assign simsoc_uart_pending_we = csr_bankarray_csrbank4_ev_pending_we;
assign simsoc_uart_tx2 = simsoc_uart_enable_storage[0];
assign simsoc_uart_rx2 = simsoc_uart_enable_storage[1];
assign csr_bankarray_csrbank4_ev_enable0_w = simsoc_uart_enable_storage;
assign csr_bankarray_csrbank4_txempty_w = simsoc_uart_txempty_status;
assign simsoc_uart_txempty_we = csr_bankarray_csrbank4_txempty_we;
assign csr_bankarray_csrbank4_rxfull_w = simsoc_uart_rxfull_status;
assign simsoc_uart_rxfull_we = csr_bankarray_csrbank4_rxfull_we;
assign csr_interconnect_adr = interface1_adr;
assign csr_interconnect_re = interface1_re;
assign csr_interconnect_we = interface1_we;
assign csr_interconnect_dat_w = interface1_dat_w;
assign interface1_dat_r = csr_interconnect_dat_r;
assign csr_bankarray_interface0_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface1_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface2_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface3_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface4_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_sram_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface0_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface1_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface2_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface3_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface4_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_sram_bus_re = csr_interconnect_re;
assign csr_bankarray_interface0_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface1_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface2_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface3_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface4_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_sram_bus_we = csr_interconnect_we;
assign csr_bankarray_interface0_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface1_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface2_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface3_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface4_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_sram_bus_dat_w = csr_interconnect_dat_w;
assign csr_interconnect_dat_r = (((((csr_bankarray_interface0_bank_bus_dat_r | csr_bankarray_interface1_bank_bus_dat_r) | csr_bankarray_interface2_bank_bus_dat_r) | csr_bankarray_interface3_bank_bus_dat_r) | csr_bankarray_interface4_bank_bus_dat_r) | csr_bankarray_sram_bus_dat_r);
always @(*) begin
    self0 <= 30'd0;
    case (grant)
        1'd0: begin
            self0 <= simsoc_ibus_adr;
        end
        default: begin
            self0 <= simsoc_dbus_adr;
        end
    endcase
end
always @(*) begin
    self1 <= 32'd0;
    case (grant)
        1'd0: begin
            self1 <= simsoc_ibus_dat_w;
        end
        default: begin
            self1 <= simsoc_dbus_dat_w;
        end
    endcase
end
always @(*) begin
    self2 <= 4'd0;
    case (grant)
        1'd0: begin
            self2 <= simsoc_ibus_sel;
        end
        default: begin
            self2 <= simsoc_dbus_sel;
        end
    endcase
end
always @(*) begin
    self3 <= 1'd0;
    case (grant)
        1'd0: begin
            self3 <= simsoc_ibus_cyc;
        end
        default: begin
            self3 <= simsoc_dbus_cyc;
        end
    endcase
end
always @(*) begin
    self4 <= 1'd0;
    case (grant)
        1'd0: begin
            self4 <= simsoc_ibus_stb;
        end
        default: begin
            self4 <= simsoc_dbus_stb;
        end
    endcase
end
always @(*) begin
    self5 <= 1'd0;
    case (grant)
        1'd0: begin
            self5 <= simsoc_ibus_we;
        end
        default: begin
            self5 <= simsoc_dbus_we;
        end
    endcase
end
always @(*) begin
    self6 <= 3'd0;
    case (grant)
        1'd0: begin
            self6 <= simsoc_ibus_cti;
        end
        default: begin
            self6 <= simsoc_dbus_cti;
        end
    endcase
end
always @(*) begin
    self7 <= 2'd0;
    case (grant)
        1'd0: begin
            self7 <= simsoc_ibus_bte;
        end
        default: begin
            self7 <= simsoc_dbus_bte;
        end
    endcase
end
assign ethmac_tx_cdc_cdc_produce_rdomain = multiregimpl01;
assign ethmac_tx_cdc_cdc_consume_wdomain = multiregimpl11;
assign ethmac_rxdatapath_rx_cdc_cdc_produce_rdomain = multiregimpl21;
assign ethmac_rxdatapath_rx_cdc_cdc_consume_wdomain = multiregimpl31;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge eth_rx_clk) begin
    if ((ethmac_rxdatapath_sink_valid & ethmac_rxdatapath_sink_ready)) begin
        if (ethmac_rxdatapath_sink_last) begin
            ethmac_rxdatapath_length <= 1'd0;
        end else begin
            ethmac_rxdatapath_length <= (ethmac_rxdatapath_length + ethmac_rxdatapath_length_inc);
        end
    end
    if (ethmac_rxdatapath_rx_converter_converter_source_ready) begin
        ethmac_rxdatapath_rx_converter_converter_strobe_all <= 1'd0;
    end
    if (ethmac_rxdatapath_rx_converter_converter_load_part) begin
        if (((ethmac_rxdatapath_rx_converter_converter_demux == 2'd3) | ethmac_rxdatapath_rx_converter_converter_sink_last)) begin
            ethmac_rxdatapath_rx_converter_converter_demux <= 1'd0;
            ethmac_rxdatapath_rx_converter_converter_strobe_all <= 1'd1;
        end else begin
            ethmac_rxdatapath_rx_converter_converter_demux <= (ethmac_rxdatapath_rx_converter_converter_demux + 1'd1);
        end
    end
    if ((ethmac_rxdatapath_rx_converter_converter_source_valid & ethmac_rxdatapath_rx_converter_converter_source_ready)) begin
        if ((ethmac_rxdatapath_rx_converter_converter_sink_valid & ethmac_rxdatapath_rx_converter_converter_sink_ready)) begin
            ethmac_rxdatapath_rx_converter_converter_source_first <= ethmac_rxdatapath_rx_converter_converter_sink_first;
            ethmac_rxdatapath_rx_converter_converter_source_last <= ethmac_rxdatapath_rx_converter_converter_sink_last;
        end else begin
            ethmac_rxdatapath_rx_converter_converter_source_first <= 1'd0;
            ethmac_rxdatapath_rx_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((ethmac_rxdatapath_rx_converter_converter_sink_valid & ethmac_rxdatapath_rx_converter_converter_sink_ready)) begin
            ethmac_rxdatapath_rx_converter_converter_source_first <= (ethmac_rxdatapath_rx_converter_converter_sink_first | ethmac_rxdatapath_rx_converter_converter_source_first);
            ethmac_rxdatapath_rx_converter_converter_source_last <= (ethmac_rxdatapath_rx_converter_converter_sink_last | ethmac_rxdatapath_rx_converter_converter_source_last);
        end
    end
    if (ethmac_rxdatapath_rx_converter_converter_load_part) begin
        case (ethmac_rxdatapath_rx_converter_converter_demux)
            1'd0: begin
                ethmac_rxdatapath_rx_converter_converter_source_payload_data[9:0] <= ethmac_rxdatapath_rx_converter_converter_sink_payload_data;
            end
            1'd1: begin
                ethmac_rxdatapath_rx_converter_converter_source_payload_data[19:10] <= ethmac_rxdatapath_rx_converter_converter_sink_payload_data;
            end
            2'd2: begin
                ethmac_rxdatapath_rx_converter_converter_source_payload_data[29:20] <= ethmac_rxdatapath_rx_converter_converter_sink_payload_data;
            end
            2'd3: begin
                ethmac_rxdatapath_rx_converter_converter_source_payload_data[39:30] <= ethmac_rxdatapath_rx_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (ethmac_rxdatapath_rx_converter_converter_load_part) begin
        ethmac_rxdatapath_rx_converter_converter_source_payload_valid_token_count <= (ethmac_rxdatapath_rx_converter_converter_demux + 1'd1);
    end
    ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_binary <= ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_next_binary;
    ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q <= ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_next;
    if (eth_rx_rst) begin
        ethmac_rxdatapath_length <= 11'd0;
        ethmac_rxdatapath_rx_converter_converter_source_payload_data <= 40'd0;
        ethmac_rxdatapath_rx_converter_converter_source_payload_valid_token_count <= 3'd0;
        ethmac_rxdatapath_rx_converter_converter_demux <= 2'd0;
        ethmac_rxdatapath_rx_converter_converter_strobe_all <= 1'd0;
        ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q <= 6'd0;
        ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q_binary <= 6'd0;
    end
    multiregimpl30 <= ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q;
    multiregimpl31 <= multiregimpl30;
end

always @(posedge eth_tx_clk) begin
    ethmac_tx_cdc_cdc_graycounter1_q_binary <= ethmac_tx_cdc_cdc_graycounter1_q_next_binary;
    ethmac_tx_cdc_cdc_graycounter1_q <= ethmac_tx_cdc_cdc_graycounter1_q_next;
    if ((ethmac_tx_converter_converter_source_valid & ethmac_tx_converter_converter_source_ready)) begin
        if (ethmac_tx_converter_converter_last) begin
            ethmac_tx_converter_converter_mux <= 1'd0;
        end else begin
            ethmac_tx_converter_converter_mux <= (ethmac_tx_converter_converter_mux + 1'd1);
        end
    end
    liteethmactxlastbe_state <= liteethmactxlastbe_next_state;
    liteethmacpaddinginserter_state <= liteethmacpaddinginserter_next_state;
    if (ethmac_tx_padding_counter_liteethmacpaddinginserter_next_value_ce) begin
        ethmac_tx_padding_counter <= ethmac_tx_padding_counter_liteethmacpaddinginserter_next_value;
    end
    liteethmacgap_state <= liteethmacgap_next_state;
    if (ethmac_tx_gap_counter_liteethmacgap_next_value_ce) begin
        ethmac_tx_gap_counter <= ethmac_tx_gap_counter_liteethmacgap_next_value;
    end
    if (eth_tx_rst) begin
        ethmac_tx_cdc_cdc_graycounter1_q <= 6'd0;
        ethmac_tx_cdc_cdc_graycounter1_q_binary <= 6'd0;
        ethmac_tx_converter_converter_mux <= 2'd0;
        ethmac_tx_padding_counter <= 16'd0;
        liteethmactxlastbe_state <= 1'd0;
        liteethmacpaddinginserter_state <= 1'd0;
        liteethmacgap_state <= 1'd0;
    end
    multiregimpl00 <= ethmac_tx_cdc_cdc_graycounter0_q;
    multiregimpl01 <= multiregimpl00;
end

always @(posedge por_clk) begin
    int_rst <= 1'd0;
end

always @(posedge sys_clk_1) begin
    case (grant)
        1'd0: begin
            if ((~request[0])) begin
                if (request[1]) begin
                    grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~request[1])) begin
                if (request[0]) begin
                    grant <= 1'd0;
                end
            end
        end
    endcase
    slave_sel_r <= slave_sel;
    if (wait_1) begin
        if ((~done)) begin
            count <= (count - 1'd1);
        end
    end else begin
        count <= 20'd1000000;
    end
    if ((simsoc_bus_errors != 32'd4294967295)) begin
        if (simsoc_bus_error) begin
            simsoc_bus_errors <= (simsoc_bus_errors + 1'd1);
        end
    end
    simsoc_ram_bus_ack <= 1'd0;
    if (((simsoc_ram_bus_cyc & simsoc_ram_bus_stb) & ((~simsoc_ram_bus_ack) | simsoc_adr_burst))) begin
        simsoc_ram_bus_ack <= 1'd1;
    end
    simsoc_interface0_ram_bus_ack <= 1'd0;
    if (((simsoc_interface0_ram_bus_cyc & simsoc_interface0_ram_bus_stb) & ((~simsoc_interface0_ram_bus_ack) | simsoc_sram0_adr_burst))) begin
        simsoc_interface0_ram_bus_ack <= 1'd1;
    end
    simsoc_interface1_ram_bus_ack <= 1'd0;
    if (((simsoc_interface1_ram_bus_cyc & simsoc_interface1_ram_bus_stb) & ((~simsoc_interface1_ram_bus_ack) | simsoc_sram1_adr_burst))) begin
        simsoc_interface1_ram_bus_ack <= 1'd1;
    end
    if (simsoc_uart_tx_fifo_syncfifo_re) begin
        simsoc_uart_tx_fifo_readable <= 1'd1;
    end else begin
        if (simsoc_uart_tx_fifo_re) begin
            simsoc_uart_tx_fifo_readable <= 1'd0;
        end
    end
    if (((simsoc_uart_tx_fifo_syncfifo_we & simsoc_uart_tx_fifo_syncfifo_writable) & (~simsoc_uart_tx_fifo_replace))) begin
        simsoc_uart_tx_fifo_produce <= (simsoc_uart_tx_fifo_produce + 1'd1);
    end
    if (simsoc_uart_tx_fifo_do_read) begin
        simsoc_uart_tx_fifo_consume <= (simsoc_uart_tx_fifo_consume + 1'd1);
    end
    if (((simsoc_uart_tx_fifo_syncfifo_we & simsoc_uart_tx_fifo_syncfifo_writable) & (~simsoc_uart_tx_fifo_replace))) begin
        if ((~simsoc_uart_tx_fifo_do_read)) begin
            simsoc_uart_tx_fifo_level0 <= (simsoc_uart_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (simsoc_uart_tx_fifo_do_read) begin
            simsoc_uart_tx_fifo_level0 <= (simsoc_uart_tx_fifo_level0 - 1'd1);
        end
    end
    if (simsoc_uart_rx_fifo_syncfifo_re) begin
        simsoc_uart_rx_fifo_readable <= 1'd1;
    end else begin
        if (simsoc_uart_rx_fifo_re) begin
            simsoc_uart_rx_fifo_readable <= 1'd0;
        end
    end
    if (((simsoc_uart_rx_fifo_syncfifo_we & simsoc_uart_rx_fifo_syncfifo_writable) & (~simsoc_uart_rx_fifo_replace))) begin
        simsoc_uart_rx_fifo_produce <= (simsoc_uart_rx_fifo_produce + 1'd1);
    end
    if (simsoc_uart_rx_fifo_do_read) begin
        simsoc_uart_rx_fifo_consume <= (simsoc_uart_rx_fifo_consume + 1'd1);
    end
    if (((simsoc_uart_rx_fifo_syncfifo_we & simsoc_uart_rx_fifo_syncfifo_writable) & (~simsoc_uart_rx_fifo_replace))) begin
        if ((~simsoc_uart_rx_fifo_do_read)) begin
            simsoc_uart_rx_fifo_level0 <= (simsoc_uart_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (simsoc_uart_rx_fifo_do_read) begin
            simsoc_uart_rx_fifo_level0 <= (simsoc_uart_rx_fifo_level0 - 1'd1);
        end
    end
    if (simsoc_timer_en_storage) begin
        if ((simsoc_timer_value == 1'd0)) begin
            simsoc_timer_value <= simsoc_timer_reload_storage;
        end else begin
            simsoc_timer_value <= (simsoc_timer_value - 1'd1);
        end
    end else begin
        simsoc_timer_value <= simsoc_timer_load_storage;
    end
    if (simsoc_timer_update_value_re) begin
        simsoc_timer_value_status <= simsoc_timer_value;
    end
    if (simsoc_timer_zero_clear) begin
        simsoc_timer_zero_pending <= 1'd0;
    end
    simsoc_timer_zero_trigger_d <= simsoc_timer_zero_trigger;
    if ((simsoc_timer_zero_trigger & (~simsoc_timer_zero_trigger_d))) begin
        simsoc_timer_zero_pending <= 1'd1;
    end
    ethphy_source_valid <= eth0_sink_valid;
    ethphy_source_payload_data <= eth0_sink_data;
    ethmac_tx_cdc_cdc_graycounter0_q_binary <= ethmac_tx_cdc_cdc_graycounter0_q_next_binary;
    ethmac_tx_cdc_cdc_graycounter0_q <= ethmac_tx_cdc_cdc_graycounter0_q_next;
    ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_binary <= ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_next_binary;
    ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q <= ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_next;
    if (((ethmac_writer_stat_fifo_syncfifo_we & ethmac_writer_stat_fifo_syncfifo_writable) & (~ethmac_writer_stat_fifo_replace))) begin
        ethmac_writer_stat_fifo_produce <= (ethmac_writer_stat_fifo_produce + 1'd1);
    end
    if (ethmac_writer_stat_fifo_do_read) begin
        ethmac_writer_stat_fifo_consume <= (ethmac_writer_stat_fifo_consume + 1'd1);
    end
    if (((ethmac_writer_stat_fifo_syncfifo_we & ethmac_writer_stat_fifo_syncfifo_writable) & (~ethmac_writer_stat_fifo_replace))) begin
        if ((~ethmac_writer_stat_fifo_do_read)) begin
            ethmac_writer_stat_fifo_level <= (ethmac_writer_stat_fifo_level + 1'd1);
        end
    end else begin
        if (ethmac_writer_stat_fifo_do_read) begin
            ethmac_writer_stat_fifo_level <= (ethmac_writer_stat_fifo_level - 1'd1);
        end
    end
    liteethmacsramwriter_state <= liteethmacsramwriter_next_state;
    if (ethmac_writer_length_liteethmacsramwriter_t_next_value_ce) begin
        ethmac_writer_length <= ethmac_writer_length_liteethmacsramwriter_t_next_value;
    end
    if (ethmac_writer_errors_status_liteethmacsramwriter_f_next_value_ce) begin
        ethmac_writer_errors_status <= ethmac_writer_errors_status_liteethmacsramwriter_f_next_value;
    end
    if (ethmac_writer_slot_liteethmacsramwriter_next_value_ce) begin
        ethmac_writer_slot <= ethmac_writer_slot_liteethmacsramwriter_next_value;
    end
    if (ethmac_reader_eventsourcepulse_clear) begin
        ethmac_reader_eventsourcepulse_pending <= 1'd0;
    end
    if (ethmac_reader_eventsourcepulse_trigger) begin
        ethmac_reader_eventsourcepulse_pending <= 1'd1;
    end
    if (((ethmac_reader_cmd_fifo_syncfifo_we & ethmac_reader_cmd_fifo_syncfifo_writable) & (~ethmac_reader_cmd_fifo_replace))) begin
        ethmac_reader_cmd_fifo_produce <= (ethmac_reader_cmd_fifo_produce + 1'd1);
    end
    if (ethmac_reader_cmd_fifo_do_read) begin
        ethmac_reader_cmd_fifo_consume <= (ethmac_reader_cmd_fifo_consume + 1'd1);
    end
    if (((ethmac_reader_cmd_fifo_syncfifo_we & ethmac_reader_cmd_fifo_syncfifo_writable) & (~ethmac_reader_cmd_fifo_replace))) begin
        if ((~ethmac_reader_cmd_fifo_do_read)) begin
            ethmac_reader_cmd_fifo_level <= (ethmac_reader_cmd_fifo_level + 1'd1);
        end
    end else begin
        if (ethmac_reader_cmd_fifo_do_read) begin
            ethmac_reader_cmd_fifo_level <= (ethmac_reader_cmd_fifo_level - 1'd1);
        end
    end
    liteethmacsramreader_state <= liteethmacsramreader_next_state;
    if (ethmac_reader_length_liteethmacsramreader_next_value_ce) begin
        ethmac_reader_length <= ethmac_reader_length_liteethmacsramreader_next_value;
    end
    ethmac_interface0_ack <= 1'd0;
    if (((ethmac_interface0_cyc & ethmac_interface0_stb) & ((~ethmac_interface0_ack) | ethmac_sram0_adr_burst))) begin
        ethmac_interface0_ack <= 1'd1;
    end
    ethmac_interface1_ack <= 1'd0;
    if (((ethmac_interface1_cyc & ethmac_interface1_stb) & ((~ethmac_interface1_ack) | ethmac_sram1_adr_burst))) begin
        ethmac_interface1_ack <= 1'd1;
    end
    ethmac_decoder0_slave_sel_r <= ethmac_decoder0_slave_sel;
    ethmac_interface2_ack <= 1'd0;
    if (((ethmac_interface2_cyc & ethmac_interface2_stb) & ((~ethmac_interface2_ack) | ethmac_sram2_adr_burst))) begin
        ethmac_interface2_ack <= 1'd1;
    end
    ethmac_interface3_ack <= 1'd0;
    if (((ethmac_interface3_cyc & ethmac_interface3_stb) & ((~ethmac_interface3_ack) | ethmac_sram3_adr_burst))) begin
        ethmac_interface3_ack <= 1'd1;
    end
    ethmac_decoder1_slave_sel_r <= ethmac_decoder1_slave_sel;
    state <= next_state;
    csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank0_sel) begin
        case (csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_reset0_w;
            end
            1'd1: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scratch0_w;
            end
            2'd2: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_bus_errors_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank0_reset0_re) begin
        simsoc_reset_storage <= csr_bankarray_csrbank0_reset0_r;
    end
    simsoc_reset_re <= csr_bankarray_csrbank0_reset0_re;
    if (csr_bankarray_csrbank0_scratch0_re) begin
        simsoc_scratch_storage <= csr_bankarray_csrbank0_scratch0_r;
    end
    simsoc_scratch_re <= csr_bankarray_csrbank0_scratch0_re;
    simsoc_bus_errors_re <= csr_bankarray_csrbank0_bus_errors_re;
    csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank1_sel) begin
        case (csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_writer_slot_w;
            end
            1'd1: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_writer_length_w;
            end
            2'd2: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_writer_errors_w;
            end
            2'd3: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_writer_ev_status_w;
            end
            3'd4: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_writer_ev_pending_w;
            end
            3'd5: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_writer_ev_enable0_w;
            end
            3'd6: begin
                csr_bankarray_interface1_bank_bus_dat_r <= ethmac_reader_start_w;
            end
            3'd7: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_reader_ready_w;
            end
            4'd8: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_reader_level_w;
            end
            4'd9: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_reader_slot0_w;
            end
            4'd10: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_reader_length0_w;
            end
            4'd11: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_reader_ev_status_w;
            end
            4'd12: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_reader_ev_pending_w;
            end
            4'd13: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sram_reader_ev_enable0_w;
            end
        endcase
    end
    ethmac_writer_slot_re <= csr_bankarray_csrbank1_sram_writer_slot_re;
    ethmac_writer_length_re <= csr_bankarray_csrbank1_sram_writer_length_re;
    ethmac_writer_errors_re <= csr_bankarray_csrbank1_sram_writer_errors_re;
    ethmac_writer_status_re <= csr_bankarray_csrbank1_sram_writer_ev_status_re;
    if (csr_bankarray_csrbank1_sram_writer_ev_pending_re) begin
        ethmac_writer_pending_r <= csr_bankarray_csrbank1_sram_writer_ev_pending_r;
    end
    ethmac_writer_pending_re <= csr_bankarray_csrbank1_sram_writer_ev_pending_re;
    if (csr_bankarray_csrbank1_sram_writer_ev_enable0_re) begin
        ethmac_writer_enable_storage <= csr_bankarray_csrbank1_sram_writer_ev_enable0_r;
    end
    ethmac_writer_enable_re <= csr_bankarray_csrbank1_sram_writer_ev_enable0_re;
    ethmac_reader_ready_re <= csr_bankarray_csrbank1_sram_reader_ready_re;
    ethmac_reader_level_re <= csr_bankarray_csrbank1_sram_reader_level_re;
    if (csr_bankarray_csrbank1_sram_reader_slot0_re) begin
        ethmac_reader_slot_storage <= csr_bankarray_csrbank1_sram_reader_slot0_r;
    end
    ethmac_reader_slot_re <= csr_bankarray_csrbank1_sram_reader_slot0_re;
    if (csr_bankarray_csrbank1_sram_reader_length0_re) begin
        ethmac_reader_length_storage <= csr_bankarray_csrbank1_sram_reader_length0_r;
    end
    ethmac_reader_length_re <= csr_bankarray_csrbank1_sram_reader_length0_re;
    ethmac_reader_status_re <= csr_bankarray_csrbank1_sram_reader_ev_status_re;
    if (csr_bankarray_csrbank1_sram_reader_ev_pending_re) begin
        ethmac_reader_pending_r <= csr_bankarray_csrbank1_sram_reader_ev_pending_r;
    end
    ethmac_reader_pending_re <= csr_bankarray_csrbank1_sram_reader_ev_pending_re;
    if (csr_bankarray_csrbank1_sram_reader_ev_enable0_re) begin
        ethmac_reader_enable_storage <= csr_bankarray_csrbank1_sram_reader_ev_enable0_r;
    end
    ethmac_reader_enable_re <= csr_bankarray_csrbank1_sram_reader_ev_enable0_re;
    csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank2_sel) begin
        case (csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_crg_reset0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank2_crg_reset0_re) begin
        ethphy_storage <= csr_bankarray_csrbank2_crg_reset0_r;
    end
    ethphy_re <= csr_bankarray_csrbank2_crg_reset0_re;
    csr_bankarray_sel_r <= csr_bankarray_sel;
    csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank3_sel) begin
        case (csr_bankarray_interface3_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_load0_w;
            end
            1'd1: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_reload0_w;
            end
            2'd2: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_en0_w;
            end
            2'd3: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_update_value0_w;
            end
            3'd4: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_value_w;
            end
            3'd5: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_ev_status_w;
            end
            3'd6: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_ev_pending_w;
            end
            3'd7: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_ev_enable0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank3_load0_re) begin
        simsoc_timer_load_storage <= csr_bankarray_csrbank3_load0_r;
    end
    simsoc_timer_load_re <= csr_bankarray_csrbank3_load0_re;
    if (csr_bankarray_csrbank3_reload0_re) begin
        simsoc_timer_reload_storage <= csr_bankarray_csrbank3_reload0_r;
    end
    simsoc_timer_reload_re <= csr_bankarray_csrbank3_reload0_re;
    if (csr_bankarray_csrbank3_en0_re) begin
        simsoc_timer_en_storage <= csr_bankarray_csrbank3_en0_r;
    end
    simsoc_timer_en_re <= csr_bankarray_csrbank3_en0_re;
    if (csr_bankarray_csrbank3_update_value0_re) begin
        simsoc_timer_update_value_storage <= csr_bankarray_csrbank3_update_value0_r;
    end
    simsoc_timer_update_value_re <= csr_bankarray_csrbank3_update_value0_re;
    simsoc_timer_value_re <= csr_bankarray_csrbank3_value_re;
    simsoc_timer_status_re <= csr_bankarray_csrbank3_ev_status_re;
    if (csr_bankarray_csrbank3_ev_pending_re) begin
        simsoc_timer_pending_r <= csr_bankarray_csrbank3_ev_pending_r;
    end
    simsoc_timer_pending_re <= csr_bankarray_csrbank3_ev_pending_re;
    if (csr_bankarray_csrbank3_ev_enable0_re) begin
        simsoc_timer_enable_storage <= csr_bankarray_csrbank3_ev_enable0_r;
    end
    simsoc_timer_enable_re <= csr_bankarray_csrbank3_ev_enable0_re;
    csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank4_sel) begin
        case (csr_bankarray_interface4_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface4_bank_bus_dat_r <= simsoc_uart_rxtx_w;
            end
            1'd1: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_txfull_w;
            end
            2'd2: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_rxempty_w;
            end
            2'd3: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_ev_status_w;
            end
            3'd4: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_ev_pending_w;
            end
            3'd5: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_ev_enable0_w;
            end
            3'd6: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_txempty_w;
            end
            3'd7: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_rxfull_w;
            end
        endcase
    end
    simsoc_uart_txfull_re <= csr_bankarray_csrbank4_txfull_re;
    simsoc_uart_rxempty_re <= csr_bankarray_csrbank4_rxempty_re;
    simsoc_uart_status_re <= csr_bankarray_csrbank4_ev_status_re;
    if (csr_bankarray_csrbank4_ev_pending_re) begin
        simsoc_uart_pending_r <= csr_bankarray_csrbank4_ev_pending_r;
    end
    simsoc_uart_pending_re <= csr_bankarray_csrbank4_ev_pending_re;
    if (csr_bankarray_csrbank4_ev_enable0_re) begin
        simsoc_uart_enable_storage <= csr_bankarray_csrbank4_ev_enable0_r;
    end
    simsoc_uart_enable_re <= csr_bankarray_csrbank4_ev_enable0_re;
    simsoc_uart_txempty_re <= csr_bankarray_csrbank4_txempty_re;
    simsoc_uart_rxfull_re <= csr_bankarray_csrbank4_rxfull_re;
    if (sys_rst) begin
        simsoc_reset_storage <= 2'd0;
        simsoc_reset_re <= 1'd0;
        simsoc_scratch_storage <= 32'd305419896;
        simsoc_scratch_re <= 1'd0;
        simsoc_bus_errors_re <= 1'd0;
        simsoc_bus_errors <= 32'd0;
        simsoc_ram_bus_ack <= 1'd0;
        simsoc_interface0_ram_bus_ack <= 1'd0;
        simsoc_interface1_ram_bus_ack <= 1'd0;
        simsoc_uart_txfull_re <= 1'd0;
        simsoc_uart_rxempty_re <= 1'd0;
        simsoc_uart_status_re <= 1'd0;
        simsoc_uart_pending_re <= 1'd0;
        simsoc_uart_pending_r <= 2'd0;
        simsoc_uart_enable_storage <= 2'd0;
        simsoc_uart_enable_re <= 1'd0;
        simsoc_uart_txempty_re <= 1'd0;
        simsoc_uart_rxfull_re <= 1'd0;
        simsoc_uart_tx_fifo_readable <= 1'd0;
        simsoc_uart_tx_fifo_level0 <= 5'd0;
        simsoc_uart_tx_fifo_produce <= 4'd0;
        simsoc_uart_tx_fifo_consume <= 4'd0;
        simsoc_uart_rx_fifo_readable <= 1'd0;
        simsoc_uart_rx_fifo_level0 <= 5'd0;
        simsoc_uart_rx_fifo_produce <= 4'd0;
        simsoc_uart_rx_fifo_consume <= 4'd0;
        simsoc_timer_load_storage <= 32'd0;
        simsoc_timer_load_re <= 1'd0;
        simsoc_timer_reload_storage <= 32'd0;
        simsoc_timer_reload_re <= 1'd0;
        simsoc_timer_en_storage <= 1'd0;
        simsoc_timer_en_re <= 1'd0;
        simsoc_timer_update_value_storage <= 1'd0;
        simsoc_timer_update_value_re <= 1'd0;
        simsoc_timer_value_status <= 32'd0;
        simsoc_timer_value_re <= 1'd0;
        simsoc_timer_zero_pending <= 1'd0;
        simsoc_timer_zero_trigger_d <= 1'd0;
        simsoc_timer_status_re <= 1'd0;
        simsoc_timer_pending_re <= 1'd0;
        simsoc_timer_pending_r <= 1'd0;
        simsoc_timer_enable_storage <= 1'd0;
        simsoc_timer_enable_re <= 1'd0;
        simsoc_timer_value <= 32'd0;
        ethphy_storage <= 1'd0;
        ethphy_re <= 1'd0;
        ethphy_source_valid <= 1'd0;
        ethphy_source_payload_data <= 8'd0;
        ethmac_tx_cdc_cdc_graycounter0_q <= 6'd0;
        ethmac_tx_cdc_cdc_graycounter0_q_binary <= 6'd0;
        ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q <= 6'd0;
        ethmac_rxdatapath_rx_cdc_cdc_graycounter1_q_binary <= 6'd0;
        ethmac_writer_slot_re <= 1'd0;
        ethmac_writer_length_re <= 1'd0;
        ethmac_writer_errors_status <= 32'd0;
        ethmac_writer_errors_re <= 1'd0;
        ethmac_writer_status_re <= 1'd0;
        ethmac_writer_pending_re <= 1'd0;
        ethmac_writer_pending_r <= 1'd0;
        ethmac_writer_enable_storage <= 1'd0;
        ethmac_writer_enable_re <= 1'd0;
        ethmac_writer_slot <= 1'd0;
        ethmac_writer_length <= 11'd0;
        ethmac_writer_stat_fifo_level <= 2'd0;
        ethmac_writer_stat_fifo_produce <= 1'd0;
        ethmac_writer_stat_fifo_consume <= 1'd0;
        ethmac_reader_ready_re <= 1'd0;
        ethmac_reader_level_re <= 1'd0;
        ethmac_reader_slot_re <= 1'd0;
        ethmac_reader_length_re <= 1'd0;
        ethmac_reader_eventsourcepulse_pending <= 1'd0;
        ethmac_reader_status_re <= 1'd0;
        ethmac_reader_pending_re <= 1'd0;
        ethmac_reader_pending_r <= 1'd0;
        ethmac_reader_enable_storage <= 1'd0;
        ethmac_reader_enable_re <= 1'd0;
        ethmac_reader_length <= 11'd0;
        ethmac_reader_cmd_fifo_level <= 2'd0;
        ethmac_reader_cmd_fifo_produce <= 1'd0;
        ethmac_reader_cmd_fifo_consume <= 1'd0;
        ethmac_interface0_ack <= 1'd0;
        ethmac_interface1_ack <= 1'd0;
        ethmac_decoder0_slave_sel_r <= 2'd0;
        ethmac_interface2_ack <= 1'd0;
        ethmac_interface3_ack <= 1'd0;
        ethmac_decoder1_slave_sel_r <= 2'd0;
        grant <= 1'd0;
        slave_sel_r <= 6'd0;
        count <= 20'd1000000;
        csr_bankarray_sel_r <= 1'd0;
        liteethmacsramwriter_state <= 3'd0;
        liteethmacsramreader_state <= 2'd0;
        state <= 1'd0;
    end
    multiregimpl10 <= ethmac_tx_cdc_cdc_graycounter1_q;
    multiregimpl11 <= multiregimpl10;
    multiregimpl20 <= ethmac_rxdatapath_rx_cdc_cdc_graycounter0_q;
    multiregimpl21 <= multiregimpl20;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Memory rom: 32768-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [31:0] rom[0:32767];
initial begin
	$readmemh("sim_rom.init", rom);
end
reg [31:0] rom_dat0;
always @(posedge sys_clk_1) begin
	rom_dat0 <= rom[simsoc_adr];
end
assign simsoc_dat_r = rom_dat0;


//------------------------------------------------------------------------------
// Memory sram: 2048-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8
reg [31:0] sram[0:2047];
initial begin
	$readmemh("sim_sram.init", sram);
end
reg [10:0] sram_adr0;
always @(posedge sys_clk_1) begin : mem_write_block
	integer we_index;
	for(we_index = 0; we_index < 4; we_index=we_index+1)
		if (simsoc_sram0_we[we_index])
			sram[simsoc_sram0_adr][we_index*8 +: 8] <= simsoc_sram0_dat_w[we_index*8 +: 8];
	sram_adr0 <= simsoc_sram0_adr;
end
assign simsoc_sram0_dat_r = sram[sram_adr0];


//------------------------------------------------------------------------------
// Memory main_ram: 16384-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8
reg [31:0] main_ram[0:16383];
initial begin
	$readmemh("sim_main_ram.init", main_ram);
end
reg [13:0] main_ram_adr0;
always @(posedge sys_clk_1) begin : mem_write_block_1
	integer we_index_1;
	for(we_index_1 = 0; we_index_1 < 4; we_index_1=we_index_1+1)
		if (simsoc_sram1_we[we_index_1])
			main_ram[simsoc_sram1_adr][we_index_1*8 +: 8] <= simsoc_sram1_dat_w[we_index_1*8 +: 8];
	main_ram_adr0 <= simsoc_sram1_adr;
end
assign simsoc_sram1_dat_r = main_ram[main_ram_adr0];


//------------------------------------------------------------------------------
// Memory mem: 37-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:36];
initial begin
	$readmemh("sim_mem.init", mem);
end
reg [5:0] mem_adr0;
always @(posedge sys_clk_1) begin
	mem_adr0 <= csr_bankarray_adr;
end
assign csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Memory storage: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage[0:15];
reg [9:0] storage_dat0;
reg [9:0] storage_dat1;
always @(posedge sys_clk_1) begin
	if (simsoc_uart_tx_fifo_wrport_we)
		storage[simsoc_uart_tx_fifo_wrport_adr] <= simsoc_uart_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[simsoc_uart_tx_fifo_wrport_adr];
end
always @(posedge sys_clk_1) begin
	if (simsoc_uart_tx_fifo_rdport_re)
		storage_dat1 <= storage[simsoc_uart_tx_fifo_rdport_adr];
end
assign simsoc_uart_tx_fifo_wrport_dat_r = storage_dat0;
assign simsoc_uart_tx_fifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:15];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk_1) begin
	if (simsoc_uart_rx_fifo_wrport_we)
		storage_1[simsoc_uart_rx_fifo_wrport_adr] <= simsoc_uart_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[simsoc_uart_rx_fifo_wrport_adr];
end
always @(posedge sys_clk_1) begin
	if (simsoc_uart_rx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[simsoc_uart_rx_fifo_rdport_adr];
end
assign simsoc_uart_rx_fifo_wrport_dat_r = storage_1_dat0;
assign simsoc_uart_rx_fifo_rdport_dat_r = storage_1_dat1;


//------------------------------------------------------------------------------
// Memory storage_2: 32-words x 42-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [41:0] storage_2[0:31];
reg [41:0] storage_2_dat0;
reg [41:0] storage_2_dat1;
always @(posedge sys_clk_1) begin
	if (ethmac_tx_cdc_cdc_wrport_we)
		storage_2[ethmac_tx_cdc_cdc_wrport_adr] <= ethmac_tx_cdc_cdc_wrport_dat_w;
	storage_2_dat0 <= storage_2[ethmac_tx_cdc_cdc_wrport_adr];
end
always @(posedge eth_tx_clk) begin
	storage_2_dat1 <= storage_2[ethmac_tx_cdc_cdc_rdport_adr];
end
assign ethmac_tx_cdc_cdc_wrport_dat_r = storage_2_dat0;
assign ethmac_tx_cdc_cdc_rdport_dat_r = storage_2_dat1;


//------------------------------------------------------------------------------
// Memory storage_3: 32-words x 42-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [41:0] storage_3[0:31];
reg [41:0] storage_3_dat0;
reg [41:0] storage_3_dat1;
always @(posedge eth_rx_clk) begin
	if (ethmac_rxdatapath_rx_cdc_cdc_wrport_we)
		storage_3[ethmac_rxdatapath_rx_cdc_cdc_wrport_adr] <= ethmac_rxdatapath_rx_cdc_cdc_wrport_dat_w;
	storage_3_dat0 <= storage_3[ethmac_rxdatapath_rx_cdc_cdc_wrport_adr];
end
always @(posedge sys_clk_1) begin
	storage_3_dat1 <= storage_3[ethmac_rxdatapath_rx_cdc_cdc_rdport_adr];
end
assign ethmac_rxdatapath_rx_cdc_cdc_wrport_dat_r = storage_3_dat0;
assign ethmac_rxdatapath_rx_cdc_cdc_rdport_dat_r = storage_3_dat1;


//------------------------------------------------------------------------------
// Memory storage_4: 2-words x 14-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [13:0] storage_4[0:1];
reg [13:0] storage_4_dat0;
always @(posedge sys_clk_1) begin
	if (ethmac_writer_stat_fifo_wrport_we)
		storage_4[ethmac_writer_stat_fifo_wrport_adr] <= ethmac_writer_stat_fifo_wrport_dat_w;
	storage_4_dat0 <= storage_4[ethmac_writer_stat_fifo_wrport_adr];
end
always @(posedge sys_clk_1) begin
end
assign ethmac_writer_stat_fifo_wrport_dat_r = storage_4_dat0;
assign ethmac_writer_stat_fifo_rdport_dat_r = storage_4[ethmac_writer_stat_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory mac_sram_writer_slot0: 383-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
// Port 1 | Read: Sync  | Write: ---- | 
reg [31:0] mac_sram_writer_slot0[0:382];
reg [8:0] mac_sram_writer_slot0_adr0;
reg [31:0] mac_sram_writer_slot0_dat1;
always @(posedge sys_clk_1) begin
	if (ethmac_writer_memory0_we)
		mac_sram_writer_slot0[ethmac_writer_memory0_adr] <= ethmac_writer_memory0_dat_w;
	mac_sram_writer_slot0_adr0 <= ethmac_writer_memory0_adr;
end
always @(posedge sys_clk_1) begin
	mac_sram_writer_slot0_dat1 <= mac_sram_writer_slot0[ethmac_sram0_adr];
end
assign ethmac_writer_memory0_dat_r = mac_sram_writer_slot0[mac_sram_writer_slot0_adr0];
assign ethmac_sram0_dat_r = mac_sram_writer_slot0_dat1;


//------------------------------------------------------------------------------
// Memory mac_sram_writer_slot1: 383-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
// Port 1 | Read: Sync  | Write: ---- | 
reg [31:0] mac_sram_writer_slot1[0:382];
reg [8:0] mac_sram_writer_slot1_adr0;
reg [31:0] mac_sram_writer_slot1_dat1;
always @(posedge sys_clk_1) begin
	if (ethmac_writer_memory1_we)
		mac_sram_writer_slot1[ethmac_writer_memory1_adr] <= ethmac_writer_memory1_dat_w;
	mac_sram_writer_slot1_adr0 <= ethmac_writer_memory1_adr;
end
always @(posedge sys_clk_1) begin
	mac_sram_writer_slot1_dat1 <= mac_sram_writer_slot1[ethmac_sram1_adr];
end
assign ethmac_writer_memory1_dat_r = mac_sram_writer_slot1[mac_sram_writer_slot1_adr0];
assign ethmac_sram1_dat_r = mac_sram_writer_slot1_dat1;


//------------------------------------------------------------------------------
// Memory storage_5: 2-words x 14-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [13:0] storage_5[0:1];
reg [13:0] storage_5_dat0;
always @(posedge sys_clk_1) begin
	if (ethmac_reader_cmd_fifo_wrport_we)
		storage_5[ethmac_reader_cmd_fifo_wrport_adr] <= ethmac_reader_cmd_fifo_wrport_dat_w;
	storage_5_dat0 <= storage_5[ethmac_reader_cmd_fifo_wrport_adr];
end
always @(posedge sys_clk_1) begin
end
assign ethmac_reader_cmd_fifo_wrport_dat_r = storage_5_dat0;
assign ethmac_reader_cmd_fifo_rdport_dat_r = storage_5[ethmac_reader_cmd_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory mac_sram_reader_slot0: 383-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
// Port 1 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8
reg [31:0] mac_sram_reader_slot0[0:382];
reg [31:0] mac_sram_reader_slot0_dat0;
reg [8:0] mac_sram_reader_slot0_adr1;
always @(posedge sys_clk_1) begin
	if (ethmac_reader_memory0_re)
		mac_sram_reader_slot0_dat0 <= mac_sram_reader_slot0[ethmac_reader_memory0_adr];
end
always @(posedge sys_clk_1) begin : mem_write_block_2
	integer we_index_2;
	for(we_index_2 = 0; we_index_2 < 4; we_index_2=we_index_2+1)
		if (ethmac_sram2_we[we_index_2])
			mac_sram_reader_slot0[ethmac_sram2_adr][we_index_2*8 +: 8] <= ethmac_sram2_dat_w[we_index_2*8 +: 8];
	mac_sram_reader_slot0_adr1 <= ethmac_sram2_adr;
end
assign ethmac_reader_memory0_dat_r = mac_sram_reader_slot0_dat0;
assign ethmac_sram2_dat_r = mac_sram_reader_slot0[mac_sram_reader_slot0_adr1];


//------------------------------------------------------------------------------
// Memory mac_sram_reader_slot1: 383-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
// Port 1 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8
reg [31:0] mac_sram_reader_slot1[0:382];
reg [31:0] mac_sram_reader_slot1_dat0;
reg [8:0] mac_sram_reader_slot1_adr1;
always @(posedge sys_clk_1) begin
	if (ethmac_reader_memory1_re)
		mac_sram_reader_slot1_dat0 <= mac_sram_reader_slot1[ethmac_reader_memory1_adr];
end
always @(posedge sys_clk_1) begin : mem_write_block_3
	integer we_index_3;
	for(we_index_3 = 0; we_index_3 < 4; we_index_3=we_index_3+1)
		if (ethmac_sram3_we[we_index_3])
			mac_sram_reader_slot1[ethmac_sram3_adr][we_index_3*8 +: 8] <= ethmac_sram3_dat_w[we_index_3*8 +: 8];
	mac_sram_reader_slot1_adr1 <= ethmac_sram3_adr;
end
assign ethmac_reader_memory1_dat_r = mac_sram_reader_slot1_dat0;
assign ethmac_sram3_dat_r = mac_sram_reader_slot1[mac_sram_reader_slot1_adr1];


//------------------------------------------------------------------------------
// Instance VexRiscv of VexRiscv Module.
//------------------------------------------------------------------------------
VexRiscv VexRiscv(
	// Inputs.
	.clk                    (sys_clk_1),
	.dBusWishbone_ACK       (simsoc_dbus_ack),
	.dBusWishbone_DAT_MISO  (simsoc_dbus_dat_r),
	.dBusWishbone_ERR       (simsoc_dbus_err),
	.externalInterruptArray (simsoc_interrupt),
	.externalResetVector    (simsoc_vexriscv),
	.iBusWishbone_ACK       (simsoc_ibus_ack),
	.iBusWishbone_DAT_MISO  (simsoc_ibus_dat_r),
	.iBusWishbone_ERR       (simsoc_ibus_err),
	.reset                  ((sys_rst | simsoc_reset)),
	.softwareInterrupt      (1'd0),
	.timerInterrupt         (1'd0),

	// Outputs.
	.dBusWishbone_ADR       (simsoc_dbus_adr),
	.dBusWishbone_BTE       (simsoc_dbus_bte),
	.dBusWishbone_CTI       (simsoc_dbus_cti),
	.dBusWishbone_CYC       (simsoc_dbus_cyc),
	.dBusWishbone_DAT_MOSI  (simsoc_dbus_dat_w),
	.dBusWishbone_SEL       (simsoc_dbus_sel),
	.dBusWishbone_STB       (simsoc_dbus_stb),
	.dBusWishbone_WE        (simsoc_dbus_we),
	.iBusWishbone_ADR       (simsoc_ibus_adr),
	.iBusWishbone_BTE       (simsoc_ibus_bte),
	.iBusWishbone_CTI       (simsoc_ibus_cti),
	.iBusWishbone_CYC       (simsoc_ibus_cyc),
	.iBusWishbone_DAT_MOSI  (simsoc_ibus_dat_w),
	.iBusWishbone_SEL       (simsoc_ibus_sel),
	.iBusWishbone_STB       (simsoc_ibus_stb),
	.iBusWishbone_WE        (simsoc_ibus_we)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2025-12-02 09:02:13.
//------------------------------------------------------------------------------
