git clone --depth 1 --no-tags https://github.com/Hyper-Act/Winter-of-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/319689253
git clone --depth 1 --no-tags https://github.com/coffeestainedcode/Perpetually_Puzzling_Passwords.git f:/verilog_sva_gh_scraper/data/full_repos/318709772
git clone --depth 1 --no-tags https://github.com/UWCubeSat/hs2-dds-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/317688819
git clone --depth 1 --no-tags https://github.com/Umair772/Game-of-Snake-on-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/328904076
git clone --depth 1 --no-tags https://github.com/Q-b1t/La-Maquina-de-Leonel.git f:/verilog_sva_gh_scraper/data/full_repos/344357246
git clone --depth 1 --no-tags https://github.com/VSHEV92/CycloneV_StarterKit_Leds7.git f:/verilog_sva_gh_scraper/data/full_repos/349760936
git clone --depth 1 --no-tags https://github.com/sharmasnkr/FPGA-Pattern-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/339812086
git clone --depth 1 --no-tags https://github.com/BourgeoisLenin/Team10Minilab4.git f:/verilog_sva_gh_scraper/data/full_repos/337426564
git clone --depth 1 --no-tags https://github.com/AndreiBalasa/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/346301816
git clone --depth 1 --no-tags https://github.com/RajRamani18/Mux.git f:/verilog_sva_gh_scraper/data/full_repos/346542076
git clone --depth 1 --no-tags https://github.com/akubicek1/ECE337-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/342428868
git clone --depth 1 --no-tags https://github.com/deokjoo/uvm.git f:/verilog_sva_gh_scraper/data/full_repos/340687452
git clone --depth 1 --no-tags https://github.com/VictorHerbert/FPGANeuralNetworkAccelerator.git f:/verilog_sva_gh_scraper/data/full_repos/340576579
git clone --depth 1 --no-tags https://github.com/RomanSablin/maxII-test.git f:/verilog_sva_gh_scraper/data/full_repos/314252473
git clone --depth 1 --no-tags https://github.com/vasilydenisenko/hdl_primitives.git f:/verilog_sva_gh_scraper/data/full_repos/316809168
git clone --depth 1 --no-tags https://github.com/MeriemLil/DT3.git f:/verilog_sva_gh_scraper/data/full_repos/330752490
git clone --depth 1 --no-tags https://github.com/gyx3598/fpgasimulation.git f:/verilog_sva_gh_scraper/data/full_repos/333321846
git clone --depth 1 --no-tags https://github.com/dayu1998/ece554_miniproject.git f:/verilog_sva_gh_scraper/data/full_repos/333738450
git clone --depth 1 --no-tags https://github.com/QueMona98/connect4-sysverilog.git f:/verilog_sva_gh_scraper/data/full_repos/324029030
git clone --depth 1 --no-tags https://github.com/nhpoole/Rasterization-Hardware-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/327168333
git clone --depth 1 --no-tags https://github.com/CyrilKoe/PAF.git f:/verilog_sva_gh_scraper/data/full_repos/329341773
git clone --depth 1 --no-tags https://github.com/OdaiBadran/the_key_pusher.git f:/verilog_sva_gh_scraper/data/full_repos/329679336
git clone --depth 1 --no-tags https://github.com/awesomeaiden/337labs.git f:/verilog_sva_gh_scraper/data/full_repos/331738355
git clone --depth 1 --no-tags https://github.com/bslk/nqaxi.git f:/verilog_sva_gh_scraper/data/full_repos/314594247
git clone --depth 1 --no-tags https://github.com/twoodhouse/aoc-2020.git f:/verilog_sva_gh_scraper/data/full_repos/317367409
git clone --depth 1 --no-tags https://github.com/Mooyeonkim628/ECE337_ASIC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/312751660
git clone --depth 1 --no-tags https://github.com/gbellocchi/fullstack_ip_integration.git f:/verilog_sva_gh_scraper/data/full_repos/322613111
git clone --depth 1 --no-tags https://github.com/pvlkhm/VGA-Space-Game.git f:/verilog_sva_gh_scraper/data/full_repos/322551149
git clone --depth 1 --no-tags https://github.com/RemiChierchia/Progettio-Elettronica.git f:/verilog_sva_gh_scraper/data/full_repos/319946276
git clone --depth 1 --no-tags https://github.com/catalinstefangheorghe/tsc_lab.git f:/verilog_sva_gh_scraper/data/full_repos/343498002
git clone --depth 1 --no-tags https://github.com/GuavTek/Control_bounded_filter_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/345411883
git clone --depth 1 --no-tags https://github.com/EdwinTrejo/CMPE691.git f:/verilog_sva_gh_scraper/data/full_repos/341088570
git clone --depth 1 --no-tags https://github.com/georgecosmin98/TSC_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/342270820
git clone --depth 1 --no-tags https://github.com/grant4001/100MbEthernetFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/345880687
git clone --depth 1 --no-tags https://github.com/AlfreddGco/gumnut-processor.git f:/verilog_sva_gh_scraper/data/full_repos/345658581
git clone --depth 1 --no-tags https://github.com/yolanda10202/FPGA_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/345925542
git clone --depth 1 --no-tags https://github.com/ritik11ritik/2_Way-Set-Associative-Cache-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/351049009
git clone --depth 1 --no-tags https://github.com/Deriskyy/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/340346625
git clone --depth 1 --no-tags https://github.com/NawafSwe/verilog-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/340958684
git clone --depth 1 --no-tags https://github.com/SimtinicaLucian/TSC_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/341935194
git clone --depth 1 --no-tags https://github.com/aykutshahin/CustomArchitectureCPU.git f:/verilog_sva_gh_scraper/data/full_repos/342001236
git clone --depth 1 --no-tags https://github.com/erik-fox/Simple-Bus-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/342035208
git clone --depth 1 --no-tags https://github.com/sandyverif/gitwork.git f:/verilog_sva_gh_scraper/data/full_repos/339036684
git clone --depth 1 --no-tags https://github.com/metricsjagan/metricsjagan.git f:/verilog_sva_gh_scraper/data/full_repos/352676246
git clone --depth 1 --no-tags https://github.com/cruelkiddy/multicore.git f:/verilog_sva_gh_scraper/data/full_repos/346340063
git clone --depth 1 --no-tags https://github.com/zivdar001matin/sbu-arch-lab.git f:/verilog_sva_gh_scraper/data/full_repos/337444811
git clone --depth 1 --no-tags https://github.com/sanchc23/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/333507585
git clone --depth 1 --no-tags https://github.com/ritik11ritik/Direct-Mapped-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/337822262
git clone --depth 1 --no-tags https://github.com/pentolope/cookie.git f:/verilog_sva_gh_scraper/data/full_repos/330071122
git clone --depth 1 --no-tags https://github.com/brycedavid/Keypad-Lock-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/331130315
git clone --depth 1 --no-tags https://github.com/jtotran/mips-sv.git f:/verilog_sva_gh_scraper/data/full_repos/315772785
git clone --depth 1 --no-tags https://github.com/rag1404/systemverilog_coverage.git f:/verilog_sva_gh_scraper/data/full_repos/325850167
git clone --depth 1 --no-tags https://github.com/markrealista/NeuronaArtificialConfigurable.git f:/verilog_sva_gh_scraper/data/full_repos/328400907
git clone --depth 1 --no-tags https://github.com/MikeWakeland/AES-SV.git f:/verilog_sva_gh_scraper/data/full_repos/329198711
git clone --depth 1 --no-tags https://github.com/sray0309/2-way-superscalar-RISC-V-OoO-processor-design.git f:/verilog_sva_gh_scraper/data/full_repos/334778059
git clone --depth 1 --no-tags https://github.com/vinodsake/Mini-SOC.git f:/verilog_sva_gh_scraper/data/full_repos/334897902
git clone --depth 1 --no-tags https://github.com/mohamed-hafez-mohamed/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/338427374
git clone --depth 1 --no-tags https://github.com/alainlou/nandland.git f:/verilog_sva_gh_scraper/data/full_repos/338645849
git clone --depth 1 --no-tags https://github.com/billythedummy/seg7.git f:/verilog_sva_gh_scraper/data/full_repos/329349894
git clone --depth 1 --no-tags https://github.com/oz-matt/ozphy_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/339586670
git clone --depth 1 --no-tags https://github.com/sirius-y/FIFO-using-verilog-with-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/335585305
git clone --depth 1 --no-tags https://github.com/metro68/Counter.git f:/verilog_sva_gh_scraper/data/full_repos/338448648
git clone --depth 1 --no-tags https://github.com/shrutimathurvlsi/project_vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/313890037
git clone --depth 1 --no-tags https://github.com/richardojo12/Verilog-SystemVerilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/318069787
git clone --depth 1 --no-tags https://github.com/xsz1216/test.git f:/verilog_sva_gh_scraper/data/full_repos/332220380
git clone --depth 1 --no-tags https://github.com/amank94007/APB_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/334408039
git clone --depth 1 --no-tags https://github.com/zachchanak/ece554_miniproject.git f:/verilog_sva_gh_scraper/data/full_repos/333258997
git clone --depth 1 --no-tags https://github.com/MrIvor/RegModel.git f:/verilog_sva_gh_scraper/data/full_repos/330529346
git clone --depth 1 --no-tags https://github.com/AmmaarIftikhar/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/331056306
git clone --depth 1 --no-tags https://github.com/ryaanluke/ARC4-Decryption-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/337190056
git clone --depth 1 --no-tags https://github.com/JorgePerC/Quartus.git f:/verilog_sva_gh_scraper/data/full_repos/341359081
git clone --depth 1 --no-tags https://github.com/victor4700/EE273_uvm_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/341906508
git clone --depth 1 --no-tags https://github.com/amaltaha67/Pipelined_MIPS_Project.git f:/verilog_sva_gh_scraper/data/full_repos/328295004
git clone --depth 1 --no-tags https://github.com/ismetalp98/MIPS_PIPELINE-SINGLECYCLE.git f:/verilog_sva_gh_scraper/data/full_repos/328387013
git clone --depth 1 --no-tags https://github.com/Asra-sudo/verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/339185172
git clone --depth 1 --no-tags https://github.com/nicholasrighi/pipelined_arm_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/339218741
git clone --depth 1 --no-tags https://github.com/asucato2/snake_basys3.git f:/verilog_sva_gh_scraper/data/full_repos/319774498
git clone --depth 1 --no-tags https://github.com/FranZk9/4rk1t3ctUr4.git f:/verilog_sva_gh_scraper/data/full_repos/319497356
git clone --depth 1 --no-tags https://github.com/hamidsalemi77/CAL_ARM_forwarding.git f:/verilog_sva_gh_scraper/data/full_repos/322481769
git clone --depth 1 --no-tags https://github.com/alex96295/fullstack_ip_pulptraining.git f:/verilog_sva_gh_scraper/data/full_repos/322613480
git clone --depth 1 --no-tags https://github.com/nhancaheo/otto-glicher.git f:/verilog_sva_gh_scraper/data/full_repos/324372250
git clone --depth 1 --no-tags https://github.com/gradle-hdvl-tests/direct-dependency.git f:/verilog_sva_gh_scraper/data/full_repos/325008185
git clone --depth 1 --no-tags https://github.com/leifu00/FPGA-acceleration-of-epidemic-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/316965170
git clone --depth 1 --no-tags https://github.com/hungbk99/AHB_GEN_201.git f:/verilog_sva_gh_scraper/data/full_repos/317101091
git clone --depth 1 --no-tags https://github.com/Art-007/FIFO-Buffer.git f:/verilog_sva_gh_scraper/data/full_repos/324103577
git clone --depth 1 --no-tags https://github.com/ritik11ritik/CPU-Using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/326398334
git clone --depth 1 --no-tags https://github.com/iulian098/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/346301804
git clone --depth 1 --no-tags https://github.com/DenizOzal/CS223-Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/352174004
git clone --depth 1 --no-tags https://github.com/T-Venkatesh/Verification-of-SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/342505755
git clone --depth 1 --no-tags https://github.com/mattsini1/vip.git f:/verilog_sva_gh_scraper/data/full_repos/350408253
git clone --depth 1 --no-tags https://github.com/mandebi/SystemVerilog_Examples.git f:/verilog_sva_gh_scraper/data/full_repos/350540003
git clone --depth 1 --no-tags https://github.com/RiccardoGandolfi/wide_alu_ip.git f:/verilog_sva_gh_scraper/data/full_repos/341559532
git clone --depth 1 --no-tags https://github.com/SabinSJ/TSCLab.git f:/verilog_sva_gh_scraper/data/full_repos/342271248
git clone --depth 1 --no-tags https://github.com/andreiz98/TSCLab.git f:/verilog_sva_gh_scraper/data/full_repos/342271370
git clone --depth 1 --no-tags https://github.com/yolanda10202/Pipeline_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/345915241
git clone --depth 1 --no-tags https://github.com/diakovd/2WD-Chassis-controlled-by-IBEX-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/345784255
git clone --depth 1 --no-tags https://github.com/singhabhi986/CodeBlock_Verification_Work.git f:/verilog_sva_gh_scraper/data/full_repos/347145579
git clone --depth 1 --no-tags https://github.com/felixoberhansl/verilog-race-testing.git f:/verilog_sva_gh_scraper/data/full_repos/323078578
git clone --depth 1 --no-tags https://github.com/rendaletaas/EE277Project.git f:/verilog_sva_gh_scraper/data/full_repos/312976296
git clone --depth 1 --no-tags https://github.com/saifjamsheer/vga-pong.git f:/verilog_sva_gh_scraper/data/full_repos/320036944
