
Exp01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007be8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000918  08007e88  08007e88  00008e88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080087a0  080087a0  000097a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080087a8  080087a8  000097a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080087ac  080087ac  000097ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000060  24000000  080087b0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000046c  24000060  08008810  0000a060  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240004cc  08008810  0000a4cc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 10 .debug_info   000165f2  00000000  00000000  0000a08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002a5b  00000000  00000000  00020680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000010a8  00000000  00000000  000230e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000d03  00000000  00000000  00024188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00037b65  00000000  00000000  00024e8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017f90  00000000  00000000  0005c9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001638ff  00000000  00000000  00074980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d827f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004ca4  00000000  00000000  001d82c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005a  00000000  00000000  001dcf68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000060 	.word	0x24000060
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08007e70 	.word	0x08007e70

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000064 	.word	0x24000064
 80002dc:	08007e70 	.word	0x08007e70

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003b4:	f000 b988 	b.w	80006c8 <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f806 	bl	80003d0 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__udivmoddi4>:
 80003d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003d4:	9d08      	ldr	r5, [sp, #32]
 80003d6:	468e      	mov	lr, r1
 80003d8:	4604      	mov	r4, r0
 80003da:	4688      	mov	r8, r1
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d14a      	bne.n	8000476 <__udivmoddi4+0xa6>
 80003e0:	428a      	cmp	r2, r1
 80003e2:	4617      	mov	r7, r2
 80003e4:	d962      	bls.n	80004ac <__udivmoddi4+0xdc>
 80003e6:	fab2 f682 	clz	r6, r2
 80003ea:	b14e      	cbz	r6, 8000400 <__udivmoddi4+0x30>
 80003ec:	f1c6 0320 	rsb	r3, r6, #32
 80003f0:	fa01 f806 	lsl.w	r8, r1, r6
 80003f4:	fa20 f303 	lsr.w	r3, r0, r3
 80003f8:	40b7      	lsls	r7, r6
 80003fa:	ea43 0808 	orr.w	r8, r3, r8
 80003fe:	40b4      	lsls	r4, r6
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	fa1f fc87 	uxth.w	ip, r7
 8000408:	fbb8 f1fe 	udiv	r1, r8, lr
 800040c:	0c23      	lsrs	r3, r4, #16
 800040e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000412:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000416:	fb01 f20c 	mul.w	r2, r1, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d909      	bls.n	8000432 <__udivmoddi4+0x62>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000424:	f080 80ea 	bcs.w	80005fc <__udivmoddi4+0x22c>
 8000428:	429a      	cmp	r2, r3
 800042a:	f240 80e7 	bls.w	80005fc <__udivmoddi4+0x22c>
 800042e:	3902      	subs	r1, #2
 8000430:	443b      	add	r3, r7
 8000432:	1a9a      	subs	r2, r3, r2
 8000434:	b2a3      	uxth	r3, r4
 8000436:	fbb2 f0fe 	udiv	r0, r2, lr
 800043a:	fb0e 2210 	mls	r2, lr, r0, r2
 800043e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000442:	fb00 fc0c 	mul.w	ip, r0, ip
 8000446:	459c      	cmp	ip, r3
 8000448:	d909      	bls.n	800045e <__udivmoddi4+0x8e>
 800044a:	18fb      	adds	r3, r7, r3
 800044c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000450:	f080 80d6 	bcs.w	8000600 <__udivmoddi4+0x230>
 8000454:	459c      	cmp	ip, r3
 8000456:	f240 80d3 	bls.w	8000600 <__udivmoddi4+0x230>
 800045a:	443b      	add	r3, r7
 800045c:	3802      	subs	r0, #2
 800045e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000462:	eba3 030c 	sub.w	r3, r3, ip
 8000466:	2100      	movs	r1, #0
 8000468:	b11d      	cbz	r5, 8000472 <__udivmoddi4+0xa2>
 800046a:	40f3      	lsrs	r3, r6
 800046c:	2200      	movs	r2, #0
 800046e:	e9c5 3200 	strd	r3, r2, [r5]
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	428b      	cmp	r3, r1
 8000478:	d905      	bls.n	8000486 <__udivmoddi4+0xb6>
 800047a:	b10d      	cbz	r5, 8000480 <__udivmoddi4+0xb0>
 800047c:	e9c5 0100 	strd	r0, r1, [r5]
 8000480:	2100      	movs	r1, #0
 8000482:	4608      	mov	r0, r1
 8000484:	e7f5      	b.n	8000472 <__udivmoddi4+0xa2>
 8000486:	fab3 f183 	clz	r1, r3
 800048a:	2900      	cmp	r1, #0
 800048c:	d146      	bne.n	800051c <__udivmoddi4+0x14c>
 800048e:	4573      	cmp	r3, lr
 8000490:	d302      	bcc.n	8000498 <__udivmoddi4+0xc8>
 8000492:	4282      	cmp	r2, r0
 8000494:	f200 8105 	bhi.w	80006a2 <__udivmoddi4+0x2d2>
 8000498:	1a84      	subs	r4, r0, r2
 800049a:	eb6e 0203 	sbc.w	r2, lr, r3
 800049e:	2001      	movs	r0, #1
 80004a0:	4690      	mov	r8, r2
 80004a2:	2d00      	cmp	r5, #0
 80004a4:	d0e5      	beq.n	8000472 <__udivmoddi4+0xa2>
 80004a6:	e9c5 4800 	strd	r4, r8, [r5]
 80004aa:	e7e2      	b.n	8000472 <__udivmoddi4+0xa2>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f000 8090 	beq.w	80005d2 <__udivmoddi4+0x202>
 80004b2:	fab2 f682 	clz	r6, r2
 80004b6:	2e00      	cmp	r6, #0
 80004b8:	f040 80a4 	bne.w	8000604 <__udivmoddi4+0x234>
 80004bc:	1a8a      	subs	r2, r1, r2
 80004be:	0c03      	lsrs	r3, r0, #16
 80004c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004c4:	b280      	uxth	r0, r0
 80004c6:	b2bc      	uxth	r4, r7
 80004c8:	2101      	movs	r1, #1
 80004ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80004d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004d6:	fb04 f20c 	mul.w	r2, r4, ip
 80004da:	429a      	cmp	r2, r3
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x11e>
 80004de:	18fb      	adds	r3, r7, r3
 80004e0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80004e4:	d202      	bcs.n	80004ec <__udivmoddi4+0x11c>
 80004e6:	429a      	cmp	r2, r3
 80004e8:	f200 80e0 	bhi.w	80006ac <__udivmoddi4+0x2dc>
 80004ec:	46c4      	mov	ip, r8
 80004ee:	1a9b      	subs	r3, r3, r2
 80004f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004fc:	fb02 f404 	mul.w	r4, r2, r4
 8000500:	429c      	cmp	r4, r3
 8000502:	d907      	bls.n	8000514 <__udivmoddi4+0x144>
 8000504:	18fb      	adds	r3, r7, r3
 8000506:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800050a:	d202      	bcs.n	8000512 <__udivmoddi4+0x142>
 800050c:	429c      	cmp	r4, r3
 800050e:	f200 80ca 	bhi.w	80006a6 <__udivmoddi4+0x2d6>
 8000512:	4602      	mov	r2, r0
 8000514:	1b1b      	subs	r3, r3, r4
 8000516:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800051a:	e7a5      	b.n	8000468 <__udivmoddi4+0x98>
 800051c:	f1c1 0620 	rsb	r6, r1, #32
 8000520:	408b      	lsls	r3, r1
 8000522:	fa22 f706 	lsr.w	r7, r2, r6
 8000526:	431f      	orrs	r7, r3
 8000528:	fa0e f401 	lsl.w	r4, lr, r1
 800052c:	fa20 f306 	lsr.w	r3, r0, r6
 8000530:	fa2e fe06 	lsr.w	lr, lr, r6
 8000534:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000538:	4323      	orrs	r3, r4
 800053a:	fa00 f801 	lsl.w	r8, r0, r1
 800053e:	fa1f fc87 	uxth.w	ip, r7
 8000542:	fbbe f0f9 	udiv	r0, lr, r9
 8000546:	0c1c      	lsrs	r4, r3, #16
 8000548:	fb09 ee10 	mls	lr, r9, r0, lr
 800054c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000550:	fb00 fe0c 	mul.w	lr, r0, ip
 8000554:	45a6      	cmp	lr, r4
 8000556:	fa02 f201 	lsl.w	r2, r2, r1
 800055a:	d909      	bls.n	8000570 <__udivmoddi4+0x1a0>
 800055c:	193c      	adds	r4, r7, r4
 800055e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000562:	f080 809c 	bcs.w	800069e <__udivmoddi4+0x2ce>
 8000566:	45a6      	cmp	lr, r4
 8000568:	f240 8099 	bls.w	800069e <__udivmoddi4+0x2ce>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	eba4 040e 	sub.w	r4, r4, lr
 8000574:	fa1f fe83 	uxth.w	lr, r3
 8000578:	fbb4 f3f9 	udiv	r3, r4, r9
 800057c:	fb09 4413 	mls	r4, r9, r3, r4
 8000580:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000584:	fb03 fc0c 	mul.w	ip, r3, ip
 8000588:	45a4      	cmp	ip, r4
 800058a:	d908      	bls.n	800059e <__udivmoddi4+0x1ce>
 800058c:	193c      	adds	r4, r7, r4
 800058e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000592:	f080 8082 	bcs.w	800069a <__udivmoddi4+0x2ca>
 8000596:	45a4      	cmp	ip, r4
 8000598:	d97f      	bls.n	800069a <__udivmoddi4+0x2ca>
 800059a:	3b02      	subs	r3, #2
 800059c:	443c      	add	r4, r7
 800059e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005a2:	eba4 040c 	sub.w	r4, r4, ip
 80005a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005aa:	4564      	cmp	r4, ip
 80005ac:	4673      	mov	r3, lr
 80005ae:	46e1      	mov	r9, ip
 80005b0:	d362      	bcc.n	8000678 <__udivmoddi4+0x2a8>
 80005b2:	d05f      	beq.n	8000674 <__udivmoddi4+0x2a4>
 80005b4:	b15d      	cbz	r5, 80005ce <__udivmoddi4+0x1fe>
 80005b6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ba:	eb64 0409 	sbc.w	r4, r4, r9
 80005be:	fa04 f606 	lsl.w	r6, r4, r6
 80005c2:	fa22 f301 	lsr.w	r3, r2, r1
 80005c6:	431e      	orrs	r6, r3
 80005c8:	40cc      	lsrs	r4, r1
 80005ca:	e9c5 6400 	strd	r6, r4, [r5]
 80005ce:	2100      	movs	r1, #0
 80005d0:	e74f      	b.n	8000472 <__udivmoddi4+0xa2>
 80005d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005d6:	0c01      	lsrs	r1, r0, #16
 80005d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005dc:	b280      	uxth	r0, r0
 80005de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005e2:	463b      	mov	r3, r7
 80005e4:	4638      	mov	r0, r7
 80005e6:	463c      	mov	r4, r7
 80005e8:	46b8      	mov	r8, r7
 80005ea:	46be      	mov	lr, r7
 80005ec:	2620      	movs	r6, #32
 80005ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80005f2:	eba2 0208 	sub.w	r2, r2, r8
 80005f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005fa:	e766      	b.n	80004ca <__udivmoddi4+0xfa>
 80005fc:	4601      	mov	r1, r0
 80005fe:	e718      	b.n	8000432 <__udivmoddi4+0x62>
 8000600:	4610      	mov	r0, r2
 8000602:	e72c      	b.n	800045e <__udivmoddi4+0x8e>
 8000604:	f1c6 0220 	rsb	r2, r6, #32
 8000608:	fa2e f302 	lsr.w	r3, lr, r2
 800060c:	40b7      	lsls	r7, r6
 800060e:	40b1      	lsls	r1, r6
 8000610:	fa20 f202 	lsr.w	r2, r0, r2
 8000614:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000618:	430a      	orrs	r2, r1
 800061a:	fbb3 f8fe 	udiv	r8, r3, lr
 800061e:	b2bc      	uxth	r4, r7
 8000620:	fb0e 3318 	mls	r3, lr, r8, r3
 8000624:	0c11      	lsrs	r1, r2, #16
 8000626:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800062a:	fb08 f904 	mul.w	r9, r8, r4
 800062e:	40b0      	lsls	r0, r6
 8000630:	4589      	cmp	r9, r1
 8000632:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000636:	b280      	uxth	r0, r0
 8000638:	d93e      	bls.n	80006b8 <__udivmoddi4+0x2e8>
 800063a:	1879      	adds	r1, r7, r1
 800063c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000640:	d201      	bcs.n	8000646 <__udivmoddi4+0x276>
 8000642:	4589      	cmp	r9, r1
 8000644:	d81f      	bhi.n	8000686 <__udivmoddi4+0x2b6>
 8000646:	eba1 0109 	sub.w	r1, r1, r9
 800064a:	fbb1 f9fe 	udiv	r9, r1, lr
 800064e:	fb09 f804 	mul.w	r8, r9, r4
 8000652:	fb0e 1119 	mls	r1, lr, r9, r1
 8000656:	b292      	uxth	r2, r2
 8000658:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800065c:	4542      	cmp	r2, r8
 800065e:	d229      	bcs.n	80006b4 <__udivmoddi4+0x2e4>
 8000660:	18ba      	adds	r2, r7, r2
 8000662:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000666:	d2c4      	bcs.n	80005f2 <__udivmoddi4+0x222>
 8000668:	4542      	cmp	r2, r8
 800066a:	d2c2      	bcs.n	80005f2 <__udivmoddi4+0x222>
 800066c:	f1a9 0102 	sub.w	r1, r9, #2
 8000670:	443a      	add	r2, r7
 8000672:	e7be      	b.n	80005f2 <__udivmoddi4+0x222>
 8000674:	45f0      	cmp	r8, lr
 8000676:	d29d      	bcs.n	80005b4 <__udivmoddi4+0x1e4>
 8000678:	ebbe 0302 	subs.w	r3, lr, r2
 800067c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000680:	3801      	subs	r0, #1
 8000682:	46e1      	mov	r9, ip
 8000684:	e796      	b.n	80005b4 <__udivmoddi4+0x1e4>
 8000686:	eba7 0909 	sub.w	r9, r7, r9
 800068a:	4449      	add	r1, r9
 800068c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000690:	fbb1 f9fe 	udiv	r9, r1, lr
 8000694:	fb09 f804 	mul.w	r8, r9, r4
 8000698:	e7db      	b.n	8000652 <__udivmoddi4+0x282>
 800069a:	4673      	mov	r3, lr
 800069c:	e77f      	b.n	800059e <__udivmoddi4+0x1ce>
 800069e:	4650      	mov	r0, sl
 80006a0:	e766      	b.n	8000570 <__udivmoddi4+0x1a0>
 80006a2:	4608      	mov	r0, r1
 80006a4:	e6fd      	b.n	80004a2 <__udivmoddi4+0xd2>
 80006a6:	443b      	add	r3, r7
 80006a8:	3a02      	subs	r2, #2
 80006aa:	e733      	b.n	8000514 <__udivmoddi4+0x144>
 80006ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80006b0:	443b      	add	r3, r7
 80006b2:	e71c      	b.n	80004ee <__udivmoddi4+0x11e>
 80006b4:	4649      	mov	r1, r9
 80006b6:	e79c      	b.n	80005f2 <__udivmoddi4+0x222>
 80006b8:	eba1 0109 	sub.w	r1, r1, r9
 80006bc:	46c4      	mov	ip, r8
 80006be:	fbb1 f9fe 	udiv	r9, r1, lr
 80006c2:	fb09 f804 	mul.w	r8, r9, r4
 80006c6:	e7c4      	b.n	8000652 <__udivmoddi4+0x282>

080006c8 <__aeabi_idiv0>:
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop

080006cc <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08c      	sub	sp, #48	@ 0x30
 80006d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d2:	f107 031c 	add.w	r3, r7, #28
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
 80006de:	60da      	str	r2, [r3, #12]
 80006e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e2:	4b9d      	ldr	r3, [pc, #628]	@ (8000958 <MX_GPIO_Init+0x28c>)
 80006e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006e8:	4a9b      	ldr	r2, [pc, #620]	@ (8000958 <MX_GPIO_Init+0x28c>)
 80006ea:	f043 0304 	orr.w	r3, r3, #4
 80006ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006f2:	4b99      	ldr	r3, [pc, #612]	@ (8000958 <MX_GPIO_Init+0x28c>)
 80006f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006f8:	f003 0304 	and.w	r3, r3, #4
 80006fc:	61bb      	str	r3, [r7, #24]
 80006fe:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000700:	4b95      	ldr	r3, [pc, #596]	@ (8000958 <MX_GPIO_Init+0x28c>)
 8000702:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000706:	4a94      	ldr	r2, [pc, #592]	@ (8000958 <MX_GPIO_Init+0x28c>)
 8000708:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800070c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000710:	4b91      	ldr	r3, [pc, #580]	@ (8000958 <MX_GPIO_Init+0x28c>)
 8000712:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800071a:	617b      	str	r3, [r7, #20]
 800071c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800071e:	4b8e      	ldr	r3, [pc, #568]	@ (8000958 <MX_GPIO_Init+0x28c>)
 8000720:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000724:	4a8c      	ldr	r2, [pc, #560]	@ (8000958 <MX_GPIO_Init+0x28c>)
 8000726:	f043 0301 	orr.w	r3, r3, #1
 800072a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800072e:	4b8a      	ldr	r3, [pc, #552]	@ (8000958 <MX_GPIO_Init+0x28c>)
 8000730:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000734:	f003 0301 	and.w	r3, r3, #1
 8000738:	613b      	str	r3, [r7, #16]
 800073a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073c:	4b86      	ldr	r3, [pc, #536]	@ (8000958 <MX_GPIO_Init+0x28c>)
 800073e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000742:	4a85      	ldr	r2, [pc, #532]	@ (8000958 <MX_GPIO_Init+0x28c>)
 8000744:	f043 0302 	orr.w	r3, r3, #2
 8000748:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800074c:	4b82      	ldr	r3, [pc, #520]	@ (8000958 <MX_GPIO_Init+0x28c>)
 800074e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000752:	f003 0302 	and.w	r3, r3, #2
 8000756:	60fb      	str	r3, [r7, #12]
 8000758:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800075a:	4b7f      	ldr	r3, [pc, #508]	@ (8000958 <MX_GPIO_Init+0x28c>)
 800075c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000760:	4a7d      	ldr	r2, [pc, #500]	@ (8000958 <MX_GPIO_Init+0x28c>)
 8000762:	f043 0308 	orr.w	r3, r3, #8
 8000766:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800076a:	4b7b      	ldr	r3, [pc, #492]	@ (8000958 <MX_GPIO_Init+0x28c>)
 800076c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000770:	f003 0308 	and.w	r3, r3, #8
 8000774:	60bb      	str	r3, [r7, #8]
 8000776:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000778:	4b77      	ldr	r3, [pc, #476]	@ (8000958 <MX_GPIO_Init+0x28c>)
 800077a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800077e:	4a76      	ldr	r2, [pc, #472]	@ (8000958 <MX_GPIO_Init+0x28c>)
 8000780:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000784:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000788:	4b73      	ldr	r3, [pc, #460]	@ (8000958 <MX_GPIO_Init+0x28c>)
 800078a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800078e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000796:	4b70      	ldr	r3, [pc, #448]	@ (8000958 <MX_GPIO_Init+0x28c>)
 8000798:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800079c:	4a6e      	ldr	r2, [pc, #440]	@ (8000958 <MX_GPIO_Init+0x28c>)
 800079e:	f043 0310 	orr.w	r3, r3, #16
 80007a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007a6:	4b6c      	ldr	r3, [pc, #432]	@ (8000958 <MX_GPIO_Init+0x28c>)
 80007a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007ac:	f003 0310 	and.w	r3, r3, #16
 80007b0:	603b      	str	r3, [r7, #0]
 80007b2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80007b4:	2200      	movs	r2, #0
 80007b6:	2130      	movs	r1, #48	@ 0x30
 80007b8:	4868      	ldr	r0, [pc, #416]	@ (800095c <MX_GPIO_Init+0x290>)
 80007ba:	f001 fead 	bl	8002518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 80007be:	2200      	movs	r2, #0
 80007c0:	2101      	movs	r1, #1
 80007c2:	4867      	ldr	r0, [pc, #412]	@ (8000960 <MX_GPIO_Init+0x294>)
 80007c4:	f001 fea8 	bl	8002518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80007c8:	2201      	movs	r2, #1
 80007ca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007ce:	4864      	ldr	r0, [pc, #400]	@ (8000960 <MX_GPIO_Init+0x294>)
 80007d0:	f001 fea2 	bl	8002518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 80007d4:	2200      	movs	r2, #0
 80007d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007da:	4862      	ldr	r0, [pc, #392]	@ (8000964 <MX_GPIO_Init+0x298>)
 80007dc:	f001 fe9c 	bl	8002518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80007e0:	2201      	movs	r2, #1
 80007e2:	2102      	movs	r1, #2
 80007e4:	4860      	ldr	r0, [pc, #384]	@ (8000968 <MX_GPIO_Init+0x29c>)
 80007e6:	f001 fe97 	bl	8002518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007f0:	2300      	movs	r3, #0
 80007f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f4:	2300      	movs	r3, #0
 80007f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007f8:	f107 031c 	add.w	r3, r7, #28
 80007fc:	4619      	mov	r1, r3
 80007fe:	485b      	ldr	r0, [pc, #364]	@ (800096c <MX_GPIO_Init+0x2a0>)
 8000800:	f001 fcda 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000804:	2332      	movs	r3, #50	@ 0x32
 8000806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000808:	2302      	movs	r3, #2
 800080a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080c:	2300      	movs	r3, #0
 800080e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000810:	2300      	movs	r3, #0
 8000812:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000814:	230b      	movs	r3, #11
 8000816:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000818:	f107 031c 	add.w	r3, r7, #28
 800081c:	4619      	mov	r1, r3
 800081e:	4853      	ldr	r0, [pc, #332]	@ (800096c <MX_GPIO_Init+0x2a0>)
 8000820:	f001 fcca 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000824:	2306      	movs	r3, #6
 8000826:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000828:	2302      	movs	r3, #2
 800082a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000830:	2300      	movs	r3, #0
 8000832:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000834:	230b      	movs	r3, #11
 8000836:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000838:	f107 031c 	add.w	r3, r7, #28
 800083c:	4619      	mov	r1, r3
 800083e:	4847      	ldr	r0, [pc, #284]	@ (800095c <MX_GPIO_Init+0x290>)
 8000840:	f001 fcba 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000844:	2330      	movs	r3, #48	@ 0x30
 8000846:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000848:	2301      	movs	r3, #1
 800084a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084c:	2300      	movs	r3, #0
 800084e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000850:	2300      	movs	r3, #0
 8000852:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000854:	f107 031c 	add.w	r3, r7, #28
 8000858:	4619      	mov	r1, r3
 800085a:	4840      	ldr	r0, [pc, #256]	@ (800095c <MX_GPIO_Init+0x290>)
 800085c:	f001 fcac 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000860:	2340      	movs	r3, #64	@ 0x40
 8000862:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000864:	2300      	movs	r3, #0
 8000866:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000868:	2300      	movs	r3, #0
 800086a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800086c:	f107 031c 	add.w	r3, r7, #28
 8000870:	4619      	mov	r1, r3
 8000872:	483a      	ldr	r0, [pc, #232]	@ (800095c <MX_GPIO_Init+0x290>)
 8000874:	f001 fca0 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000878:	f244 0301 	movw	r3, #16385	@ 0x4001
 800087c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087e:	2301      	movs	r3, #1
 8000880:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	2300      	movs	r3, #0
 8000884:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000886:	2300      	movs	r3, #0
 8000888:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800088a:	f107 031c 	add.w	r3, r7, #28
 800088e:	4619      	mov	r1, r3
 8000890:	4833      	ldr	r0, [pc, #204]	@ (8000960 <MX_GPIO_Init+0x294>)
 8000892:	f001 fc91 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000896:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800089a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089c:	2302      	movs	r3, #2
 800089e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a4:	2300      	movs	r3, #0
 80008a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008a8:	230b      	movs	r3, #11
 80008aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ac:	f107 031c 	add.w	r3, r7, #28
 80008b0:	4619      	mov	r1, r3
 80008b2:	482b      	ldr	r0, [pc, #172]	@ (8000960 <MX_GPIO_Init+0x294>)
 80008b4:	f001 fc80 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 80008b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008be:	2301      	movs	r3, #1
 80008c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c2:	2300      	movs	r3, #0
 80008c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c6:	2300      	movs	r3, #0
 80008c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80008ca:	f107 031c 	add.w	r3, r7, #28
 80008ce:	4619      	mov	r1, r3
 80008d0:	4824      	ldr	r0, [pc, #144]	@ (8000964 <MX_GPIO_Init+0x298>)
 80008d2:	f001 fc71 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 80008d6:	2380      	movs	r3, #128	@ 0x80
 80008d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008da:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80008e4:	f107 031c 	add.w	r3, r7, #28
 80008e8:	4619      	mov	r1, r3
 80008ea:	4821      	ldr	r0, [pc, #132]	@ (8000970 <MX_GPIO_Init+0x2a4>)
 80008ec:	f001 fc64 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80008f0:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 80008f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f6:	2302      	movs	r3, #2
 80008f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	2300      	movs	r3, #0
 80008fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fe:	2300      	movs	r3, #0
 8000900:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000902:	230a      	movs	r3, #10
 8000904:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000906:	f107 031c 	add.w	r3, r7, #28
 800090a:	4619      	mov	r1, r3
 800090c:	4813      	ldr	r0, [pc, #76]	@ (800095c <MX_GPIO_Init+0x290>)
 800090e:	f001 fc53 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000912:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000918:	2302      	movs	r3, #2
 800091a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091c:	2300      	movs	r3, #0
 800091e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000920:	2300      	movs	r3, #0
 8000922:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000924:	230b      	movs	r3, #11
 8000926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000928:	f107 031c 	add.w	r3, r7, #28
 800092c:	4619      	mov	r1, r3
 800092e:	4810      	ldr	r0, [pc, #64]	@ (8000970 <MX_GPIO_Init+0x2a4>)
 8000930:	f001 fc42 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000934:	2302      	movs	r3, #2
 8000936:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000938:	2301      	movs	r3, #1
 800093a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000940:	2300      	movs	r3, #0
 8000942:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000944:	f107 031c 	add.w	r3, r7, #28
 8000948:	4619      	mov	r1, r3
 800094a:	4807      	ldr	r0, [pc, #28]	@ (8000968 <MX_GPIO_Init+0x29c>)
 800094c:	f001 fc34 	bl	80021b8 <HAL_GPIO_Init>

}
 8000950:	bf00      	nop
 8000952:	3730      	adds	r7, #48	@ 0x30
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	58024400 	.word	0x58024400
 800095c:	58020000 	.word	0x58020000
 8000960:	58020400 	.word	0x58020400
 8000964:	58020c00 	.word	0x58020c00
 8000968:	58021000 	.word	0x58021000
 800096c:	58020800 	.word	0x58020800
 8000970:	58021800 	.word	0x58021800

08000974 <CalcolaEPreparaDati>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void CalcolaEPreparaDati(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b0f0      	sub	sp, #448	@ 0x1c0
 8000978:	af00      	add	r7, sp, #0
    float tau1 = 15.0f;
 800097a:	4b71      	ldr	r3, [pc, #452]	@ (8000b40 <CalcolaEPreparaDati+0x1cc>)
 800097c:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
    float tau2 = 10.0f;
 8000980:	4b70      	ldr	r3, [pc, #448]	@ (8000b44 <CalcolaEPreparaDati+0x1d0>)
 8000982:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
    float delta_t = 1.0f;
 8000986:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800098a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    int A_m = 60000;
 800098e:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8000992:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    int scala = 10;
 8000996:	230a      	movs	r3, #10
 8000998:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    int coeff = 1 << scala;
 800099c:	2201      	movs	r2, #1
 800099e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80009a2:	fa02 f303 	lsl.w	r3, r2, r3
 80009a6:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0

    uint16_t costante_1 = (uint16_t)(floor(exp(-delta_t / tau1) * coeff));
 80009aa:	edd7 7a6b 	vldr	s15, [r7, #428]	@ 0x1ac
 80009ae:	eef1 6a67 	vneg.f32	s13, s15
 80009b2:	ed97 7a6d 	vldr	s14, [r7, #436]	@ 0x1b4
 80009b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009ba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80009be:	eeb0 0b47 	vmov.f64	d0, d7
 80009c2:	f007 f8b9 	bl	8007b38 <exp>
 80009c6:	eeb0 6b40 	vmov.f64	d6, d0
 80009ca:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80009ce:	ee07 3a90 	vmov	s15, r3
 80009d2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80009d6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80009da:	eeb0 0b47 	vmov.f64	d0, d7
 80009de:	f007 f9cf 	bl	8007d80 <floor>
 80009e2:	eeb0 7b40 	vmov.f64	d7, d0
 80009e6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80009ea:	ee17 3a90 	vmov	r3, s15
 80009ee:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
    uint16_t costante_2 = (uint16_t)(floor(exp(-delta_t / tau2) * coeff));
 80009f2:	edd7 7a6b 	vldr	s15, [r7, #428]	@ 0x1ac
 80009f6:	eef1 6a67 	vneg.f32	s13, s15
 80009fa:	ed97 7a6c 	vldr	s14, [r7, #432]	@ 0x1b0
 80009fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a02:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a06:	eeb0 0b47 	vmov.f64	d0, d7
 8000a0a:	f007 f895 	bl	8007b38 <exp>
 8000a0e:	eeb0 6b40 	vmov.f64	d6, d0
 8000a12:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8000a16:	ee07 3a90 	vmov	s15, r3
 8000a1a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000a1e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000a22:	eeb0 0b47 	vmov.f64	d0, d7
 8000a26:	f007 f9ab 	bl	8007d80 <floor>
 8000a2a:	eeb0 7b40 	vmov.f64	d7, d0
 8000a2e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000a32:	ee17 3a90 	vmov	r3, s15
 8000a36:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c

    uint16_t vet1[N_CAMPIONI];
    uint16_t vet2[N_CAMPIONI];

    vet1[0] = A_m;
 8000a3a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8000a3e:	b29b      	uxth	r3, r3
 8000a40:	f8a7 30cc 	strh.w	r3, [r7, #204]	@ 0xcc
    vet2[0] = A_m;
 8000a44:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8000a48:	b29a      	uxth	r2, r3
 8000a4a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8000a4e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8000a52:	801a      	strh	r2, [r3, #0]

    for (int k = 1; k < N_CAMPIONI; k++) {
 8000a54:	2301      	movs	r3, #1
 8000a56:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8000a5a:	e042      	b.n	8000ae2 <CalcolaEPreparaDati+0x16e>
        uint32_t moltiplicazione1 = (uint32_t)vet1[k - 1] * costante_1;
 8000a5c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000a60:	3b01      	subs	r3, #1
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	f503 73e0 	add.w	r3, r3, #448	@ 0x1c0
 8000a68:	443b      	add	r3, r7
 8000a6a:	f833 3cf4 	ldrh.w	r3, [r3, #-244]
 8000a6e:	461a      	mov	r2, r3
 8000a70:	f8b7 319e 	ldrh.w	r3, [r7, #414]	@ 0x19e
 8000a74:	fb02 f303 	mul.w	r3, r2, r3
 8000a78:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
        uint32_t moltiplicazione2 = (uint32_t)vet2[k - 1] * costante_2;
 8000a7c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000a80:	1e5a      	subs	r2, r3, #1
 8000a82:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8000a86:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8000a8a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000a8e:	461a      	mov	r2, r3
 8000a90:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8000a94:	fb02 f303 	mul.w	r3, r2, r3
 8000a98:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
        vet1[k] = (uint16_t)(moltiplicazione1 >> scala);
 8000a9c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000aa0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8000aa4:	fa22 f303 	lsr.w	r3, r2, r3
 8000aa8:	b29a      	uxth	r2, r3
 8000aaa:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000aae:	005b      	lsls	r3, r3, #1
 8000ab0:	f503 73e0 	add.w	r3, r3, #448	@ 0x1c0
 8000ab4:	443b      	add	r3, r7
 8000ab6:	f823 2cf4 	strh.w	r2, [r3, #-244]
        vet2[k] = (uint16_t)(moltiplicazione2 >> scala);
 8000aba:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8000abe:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8000ac2:	fa22 f303 	lsr.w	r3, r2, r3
 8000ac6:	b299      	uxth	r1, r3
 8000ac8:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8000acc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8000ad0:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8000ad4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for (int k = 1; k < N_CAMPIONI; k++) {
 8000ad8:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000adc:	3301      	adds	r3, #1
 8000ade:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8000ae2:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000ae6:	2b63      	cmp	r3, #99	@ 0x63
 8000ae8:	ddb8      	ble.n	8000a5c <CalcolaEPreparaDati+0xe8>
    }

    for (int i = 0; i < N_CAMPIONI; i++) {
 8000aea:	2300      	movs	r3, #0
 8000aec:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8000af0:	e01b      	b.n	8000b2a <CalcolaEPreparaDati+0x1b6>
        vet_dif[i] = (int32_t)vet1[i] - (int32_t)vet2[i];
 8000af2:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	f503 73e0 	add.w	r3, r3, #448	@ 0x1c0
 8000afc:	443b      	add	r3, r7
 8000afe:	f833 3cf4 	ldrh.w	r3, [r3, #-244]
 8000b02:	4619      	mov	r1, r3
 8000b04:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8000b08:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8000b0c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000b10:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000b14:	1aca      	subs	r2, r1, r3
 8000b16:	490c      	ldr	r1, [pc, #48]	@ (8000b48 <CalcolaEPreparaDati+0x1d4>)
 8000b18:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8000b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < N_CAMPIONI; i++) {
 8000b20:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8000b24:	3301      	adds	r3, #1
 8000b26:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8000b2a:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8000b2e:	2b63      	cmp	r3, #99	@ 0x63
 8000b30:	dddf      	ble.n	8000af2 <CalcolaEPreparaDati+0x17e>
    }
}
 8000b32:	bf00      	nop
 8000b34:	bf00      	nop
 8000b36:	f507 77e0 	add.w	r7, r7, #448	@ 0x1c0
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	41700000 	.word	0x41700000
 8000b44:	41200000 	.word	0x41200000
 8000b48:	24000108 	.word	0x24000108

08000b4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b4c:	b5b0      	push	{r4, r5, r7, lr}
 8000b4e:	b086      	sub	sp, #24
 8000b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

//Queste sono variabili che useremo
//Abituiamoci ad inserire commenti
	unsigned int cc=2000;
 8000b52:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000b56:	617b      	str	r3, [r7, #20]
	unsigned int attesa= 1;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	613b      	str	r3, [r7, #16]
    unsigned int il_clock_impostato,  ripetizioni;
    char led_acceso=1;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	73fb      	strb	r3, [r7, #15]
	#define accendi_lampadina (1<<0)
	#define spegni_lampadina (1<<(0+16))


//Useremo tra poco per misurare il tempo
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk ; //Abilitiamo il conta cicli macchina
 8000b60:	4b3f      	ldr	r3, [pc, #252]	@ (8000c60 <main+0x114>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a3e      	ldr	r2, [pc, #248]	@ (8000c60 <main+0x114>)
 8000b66:	f043 0301 	orr.w	r3, r3, #1
 8000b6a:	6013      	str	r3, [r2, #0]
//	DBGMCU->APB1LFZ1 |= DBGMCU_APB1LFZ1_DBG_TIM6_Msk; //Stoppiamo TIM6 al breakpoint
//	DWT->CYCCNT=0;  //Azzeriamo il contacicli macchina per comodità
//
	il_clock_impostato = HAL_RCC_GetSysClockFreq ()  ;
 8000b6c:	f002 fb38 	bl	80031e0 <HAL_RCC_GetSysClockFreq>
 8000b70:	60b8      	str	r0, [r7, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b72:	f000 fc0f 	bl	8001394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b76:	f000 f88d 	bl	8000c94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b7a:	f7ff fda7 	bl	80006cc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000b7e:	f000 fb21 	bl	80011c4 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8000b82:	f000 fabf 	bl	8001104 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  /*accendiamo orologio e timer*/
  TIM6-> ARR=10000;
 8000b86:	4b37      	ldr	r3, [pc, #220]	@ (8000c64 <main+0x118>)
 8000b88:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000b8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIM6 -> CR1 |= TIM_CR1_CEN; //counter enable nomefamiglia_cassettino_nomeflag
 8000b8e:	4b35      	ldr	r3, [pc, #212]	@ (8000c64 <main+0x118>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a34      	ldr	r2, [pc, #208]	@ (8000c64 <main+0x118>)
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	6013      	str	r3, [r2, #0]
  //TIM6 -> CR1 = TIM6 -> CR1 || TIM6_CR1_CEN << OPERATORE di scorrimento quindi posso (1<<k)
  TIM6-> CNT= 0 ; //Accendiamo il timer primo di entrare nel ciclo while
 8000b9a:	4b32      	ldr	r3, [pc, #200]	@ (8000c64 <main+0x118>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	625a      	str	r2, [r3, #36]	@ 0x24
  TIM6 -> DIER	|= TIM_DIER_UIE;
 8000ba0:	4b30      	ldr	r3, [pc, #192]	@ (8000c64 <main+0x118>)
 8000ba2:	68db      	ldr	r3, [r3, #12]
 8000ba4:	4a2f      	ldr	r2, [pc, #188]	@ (8000c64 <main+0x118>)
 8000ba6:	f043 0301 	orr.w	r3, r3, #1
 8000baa:	60d3      	str	r3, [r2, #12]
  TIM6 -> PSC = 500 ;
 8000bac:	4b2d      	ldr	r3, [pc, #180]	@ (8000c64 <main+0x118>)
 8000bae:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000bb2:	629a      	str	r2, [r3, #40]	@ 0x28
  USART3 -> CR1 |= USART_CR1_FIFOEN;
 8000bb4:	4b2c      	ldr	r3, [pc, #176]	@ (8000c68 <main+0x11c>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a2b      	ldr	r2, [pc, #172]	@ (8000c68 <main+0x11c>)
 8000bba:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000bbe:	6013      	str	r3, [r2, #0]
  USART3-> CR1 |= USART_CR1_TE | USART_CR1_RE | USART_CR1_RXNEIE ;
 8000bc0:	4b29      	ldr	r3, [pc, #164]	@ (8000c68 <main+0x11c>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a28      	ldr	r2, [pc, #160]	@ (8000c68 <main+0x11c>)
 8000bc6:	f043 032c 	orr.w	r3, r3, #44	@ 0x2c
 8000bca:	6013      	str	r3, [r2, #0]

  USART3 -> CR1 |= USART_CR1_UE;
 8000bcc:	4b26      	ldr	r3, [pc, #152]	@ (8000c68 <main+0x11c>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a25      	ldr	r2, [pc, #148]	@ (8000c68 <main+0x11c>)
 8000bd2:	f043 0301 	orr.w	r3, r3, #1
 8000bd6:	6013      	str	r3, [r2, #0]
  const char* hello_message = "Hello from STM32!\n";
 8000bd8:	4b24      	ldr	r3, [pc, #144]	@ (8000c6c <main+0x120>)
 8000bda:	607b      	str	r3, [r7, #4]
  CalcolaEPreparaDati();
 8000bdc:	f7ff feca 	bl	8000974 <CalcolaEPreparaDati>
	        tx_index = 0;
	        USART3->CR1 |= USART_CR1_TXEIE; // Abilita l'interrupt di trasmissione
	      }*/


	  if (rx_string_ready == true)
 8000be0:	4b23      	ldr	r3, [pc, #140]	@ (8000c70 <main+0x124>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d0fa      	beq.n	8000be0 <main+0x94>
	      {
	        // Comando ricevuto! Abbassa subito il flag.
	        rx_string_ready = false;
 8000bea:	4b21      	ldr	r3, [pc, #132]	@ (8000c70 <main+0x124>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	701a      	strb	r2, [r3, #0]

	        // Processa il comando
	        if (strcmp((char*)rx_buffer, "s") == 0)
 8000bf0:	4920      	ldr	r1, [pc, #128]	@ (8000c74 <main+0x128>)
 8000bf2:	4821      	ldr	r0, [pc, #132]	@ (8000c78 <main+0x12c>)
 8000bf4:	f7ff fb74 	bl	80002e0 <strcmp>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d1f0      	bne.n	8000be0 <main+0x94>
	        {
	          // Controlla se ci sono ancora campioni da inviare
	          if (campione_da_inviare_idx < N_CAMPIONI)
 8000bfe:	4b1f      	ldr	r3, [pc, #124]	@ (8000c7c <main+0x130>)
 8000c00:	881b      	ldrh	r3, [r3, #0]
 8000c02:	b29b      	uxth	r3, r3
 8000c04:	2b63      	cmp	r3, #99	@ 0x63
 8000c06:	d813      	bhi.n	8000c30 <main+0xe4>
	          {
	            // Converti il numero corrente in una stringa di testo
	            // %ld è il formato corretto per un long int (int32_t)
	            sprintf((char*)tx_buffer, "%ld\r\n", vet_dif[campione_da_inviare_idx]);
 8000c08:	4b1c      	ldr	r3, [pc, #112]	@ (8000c7c <main+0x130>)
 8000c0a:	881b      	ldrh	r3, [r3, #0]
 8000c0c:	b29b      	uxth	r3, r3
 8000c0e:	461a      	mov	r2, r3
 8000c10:	4b1b      	ldr	r3, [pc, #108]	@ (8000c80 <main+0x134>)
 8000c12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c16:	461a      	mov	r2, r3
 8000c18:	491a      	ldr	r1, [pc, #104]	@ (8000c84 <main+0x138>)
 8000c1a:	481b      	ldr	r0, [pc, #108]	@ (8000c88 <main+0x13c>)
 8000c1c:	f006 faea 	bl	80071f4 <siprintf>

	            // Avanza l'indice per la prossima richiesta
	            campione_da_inviare_idx++;
 8000c20:	4b16      	ldr	r3, [pc, #88]	@ (8000c7c <main+0x130>)
 8000c22:	881b      	ldrh	r3, [r3, #0]
 8000c24:	b29b      	uxth	r3, r3
 8000c26:	3301      	adds	r3, #1
 8000c28:	b29a      	uxth	r2, r3
 8000c2a:	4b14      	ldr	r3, [pc, #80]	@ (8000c7c <main+0x130>)
 8000c2c:	801a      	strh	r2, [r3, #0]
 8000c2e:	e00d      	b.n	8000c4c <main+0x100>
	          }
	          else
	          {
	            // Abbiamo finito di inviare tutti i campioni
	            strcpy((char*)tx_buffer, "Fine trasmissione.\r\n");
 8000c30:	4a15      	ldr	r2, [pc, #84]	@ (8000c88 <main+0x13c>)
 8000c32:	4b16      	ldr	r3, [pc, #88]	@ (8000c8c <main+0x140>)
 8000c34:	4614      	mov	r4, r2
 8000c36:	461d      	mov	r5, r3
 8000c38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c3c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c40:	6020      	str	r0, [r4, #0]
 8000c42:	3404      	adds	r4, #4
 8000c44:	7021      	strb	r1, [r4, #0]
	            campione_da_inviare_idx = 0; // Resetta per permettere di ricominciare
 8000c46:	4b0d      	ldr	r3, [pc, #52]	@ (8000c7c <main+0x130>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	801a      	strh	r2, [r3, #0]
	          }

	          // Innesca la trasmissione della stringa preparata
	          tx_index = 0;
 8000c4c:	4b10      	ldr	r3, [pc, #64]	@ (8000c90 <main+0x144>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	801a      	strh	r2, [r3, #0]
	          USART3->CR1 |= USART_CR1_TXEIE;
 8000c52:	4b05      	ldr	r3, [pc, #20]	@ (8000c68 <main+0x11c>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a04      	ldr	r2, [pc, #16]	@ (8000c68 <main+0x11c>)
 8000c58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c5c:	6013      	str	r3, [r2, #0]
	  if (rx_string_ready == true)
 8000c5e:	e7bf      	b.n	8000be0 <main+0x94>
 8000c60:	e0001000 	.word	0xe0001000
 8000c64:	40001000 	.word	0x40001000
 8000c68:	40004800 	.word	0x40004800
 8000c6c:	08007e88 	.word	0x08007e88
 8000c70:	240000c2 	.word	0x240000c2
 8000c74:	08007e9c 	.word	0x08007e9c
 8000c78:	24000080 	.word	0x24000080
 8000c7c:	24000298 	.word	0x24000298
 8000c80:	24000108 	.word	0x24000108
 8000c84:	08007ea0 	.word	0x08007ea0
 8000c88:	240000c4 	.word	0x240000c4
 8000c8c:	08007ea8 	.word	0x08007ea8
 8000c90:	24000104 	.word	0x24000104

08000c94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b09c      	sub	sp, #112	@ 0x70
 8000c98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c9e:	224c      	movs	r2, #76	@ 0x4c
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f006 fac8 	bl	8007238 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ca8:	1d3b      	adds	r3, r7, #4
 8000caa:	2220      	movs	r2, #32
 8000cac:	2100      	movs	r1, #0
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f006 fac2 	bl	8007238 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000cb4:	2002      	movs	r0, #2
 8000cb6:	f001 fc49 	bl	800254c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000cba:	2300      	movs	r3, #0
 8000cbc:	603b      	str	r3, [r7, #0]
 8000cbe:	4b29      	ldr	r3, [pc, #164]	@ (8000d64 <SystemClock_Config+0xd0>)
 8000cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cc2:	4a28      	ldr	r2, [pc, #160]	@ (8000d64 <SystemClock_Config+0xd0>)
 8000cc4:	f023 0301 	bic.w	r3, r3, #1
 8000cc8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000cca:	4b26      	ldr	r3, [pc, #152]	@ (8000d64 <SystemClock_Config+0xd0>)
 8000ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cce:	f003 0301 	and.w	r3, r3, #1
 8000cd2:	603b      	str	r3, [r7, #0]
 8000cd4:	4b24      	ldr	r3, [pc, #144]	@ (8000d68 <SystemClock_Config+0xd4>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000cdc:	4a22      	ldr	r2, [pc, #136]	@ (8000d68 <SystemClock_Config+0xd4>)
 8000cde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ce2:	6193      	str	r3, [r2, #24]
 8000ce4:	4b20      	ldr	r3, [pc, #128]	@ (8000d68 <SystemClock_Config+0xd4>)
 8000ce6:	699b      	ldr	r3, [r3, #24]
 8000ce8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000cec:	603b      	str	r3, [r7, #0]
 8000cee:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000cf0:	bf00      	nop
 8000cf2:	4b1d      	ldr	r3, [pc, #116]	@ (8000d68 <SystemClock_Config+0xd4>)
 8000cf4:	699b      	ldr	r3, [r3, #24]
 8000cf6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000cfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000cfe:	d1f8      	bne.n	8000cf2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d00:	2302      	movs	r3, #2
 8000d02:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000d04:	2301      	movs	r3, #1
 8000d06:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d08:	2340      	movs	r3, #64	@ 0x40
 8000d0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d14:	4618      	mov	r0, r3
 8000d16:	f001 fc53 	bl	80025c0 <HAL_RCC_OscConfig>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000d20:	f000 f824 	bl	8000d6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d24:	233f      	movs	r3, #63	@ 0x3f
 8000d26:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000d30:	2308      	movs	r3, #8
 8000d32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000d34:	2340      	movs	r3, #64	@ 0x40
 8000d36:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d38:	2340      	movs	r3, #64	@ 0x40
 8000d3a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000d3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d40:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000d42:	2340      	movs	r3, #64	@ 0x40
 8000d44:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d46:	1d3b      	adds	r3, r7, #4
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f002 f892 	bl	8002e74 <HAL_RCC_ClockConfig>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000d56:	f000 f809 	bl	8000d6c <Error_Handler>
  }
}
 8000d5a:	bf00      	nop
 8000d5c:	3770      	adds	r7, #112	@ 0x70
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	58000400 	.word	0x58000400
 8000d68:	58024800 	.word	0x58024800

08000d6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d70:	b672      	cpsid	i
}
 8000d72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <Error_Handler+0x8>

08000d78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000da8 <HAL_MspInit+0x30>)
 8000d80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d84:	4a08      	ldr	r2, [pc, #32]	@ (8000da8 <HAL_MspInit+0x30>)
 8000d86:	f043 0302 	orr.w	r3, r3, #2
 8000d8a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d8e:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <HAL_MspInit+0x30>)
 8000d90:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d94:	f003 0302 	and.w	r3, r3, #2
 8000d98:	607b      	str	r3, [r7, #4]
 8000d9a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d9c:	bf00      	nop
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	58024400 	.word	0x58024400

08000dac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <NMI_Handler+0x4>

08000db4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000db8:	bf00      	nop
 8000dba:	e7fd      	b.n	8000db8 <HardFault_Handler+0x4>

08000dbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dc0:	bf00      	nop
 8000dc2:	e7fd      	b.n	8000dc0 <MemManage_Handler+0x4>

08000dc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dc8:	bf00      	nop
 8000dca:	e7fd      	b.n	8000dc8 <BusFault_Handler+0x4>

08000dcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dd0:	bf00      	nop
 8000dd2:	e7fd      	b.n	8000dd0 <UsageFault_Handler+0x4>

08000dd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dd8:	bf00      	nop
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr

08000de2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000de2:	b480      	push	{r7}
 8000de4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000de6:	bf00      	nop
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr

08000dfe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e02:	f000 fb39 	bl	8001478 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e06:	bf00      	nop
 8000e08:	bd80      	pop	{r7, pc}
	...

08000e0c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
	if ((USART3->ISR & USART_ISR_RXNE_RXFNE)!= 0 && (USART3->CR1 & USART_CR1_RXNEIE) != 0) {
 8000e10:	4b37      	ldr	r3, [pc, #220]	@ (8000ef0 <USART3_IRQHandler+0xe4>)
 8000e12:	69db      	ldr	r3, [r3, #28]
 8000e14:	f003 0320 	and.w	r3, r3, #32
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d037      	beq.n	8000e8c <USART3_IRQHandler+0x80>
 8000e1c:	4b34      	ldr	r3, [pc, #208]	@ (8000ef0 <USART3_IRQHandler+0xe4>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f003 0320 	and.w	r3, r3, #32
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d031      	beq.n	8000e8c <USART3_IRQHandler+0x80>
		dato = USART3->RDR;
 8000e28:	4b31      	ldr	r3, [pc, #196]	@ (8000ef0 <USART3_IRQHandler+0xe4>)
 8000e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e2c:	b2da      	uxtb	r2, r3
 8000e2e:	4b31      	ldr	r3, [pc, #196]	@ (8000ef4 <USART3_IRQHandler+0xe8>)
 8000e30:	701a      	strb	r2, [r3, #0]
		if (dato == '\n' || dato == '\r') {
 8000e32:	4b30      	ldr	r3, [pc, #192]	@ (8000ef4 <USART3_IRQHandler+0xe8>)
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	2b0a      	cmp	r3, #10
 8000e3a:	d004      	beq.n	8000e46 <USART3_IRQHandler+0x3a>
 8000e3c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ef4 <USART3_IRQHandler+0xe8>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	2b0d      	cmp	r3, #13
 8000e44:	d10d      	bne.n	8000e62 <USART3_IRQHandler+0x56>
			rx_buffer[rx_index]	= '\0'; //terminatore di stringa in C
 8000e46:	4b2c      	ldr	r3, [pc, #176]	@ (8000ef8 <USART3_IRQHandler+0xec>)
 8000e48:	881b      	ldrh	r3, [r3, #0]
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	4b2b      	ldr	r3, [pc, #172]	@ (8000efc <USART3_IRQHandler+0xf0>)
 8000e50:	2100      	movs	r1, #0
 8000e52:	5499      	strb	r1, [r3, r2]

			rx_string_ready = true;
 8000e54:	4b2a      	ldr	r3, [pc, #168]	@ (8000f00 <USART3_IRQHandler+0xf4>)
 8000e56:	2201      	movs	r2, #1
 8000e58:	701a      	strb	r2, [r3, #0]

			rx_index = 0;
 8000e5a:	4b27      	ldr	r3, [pc, #156]	@ (8000ef8 <USART3_IRQHandler+0xec>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	801a      	strh	r2, [r3, #0]
 8000e60:	e014      	b.n	8000e8c <USART3_IRQHandler+0x80>

		}

		else {
			if (rx_index < RX_BUFFER_SIZE-1) {
 8000e62:	4b25      	ldr	r3, [pc, #148]	@ (8000ef8 <USART3_IRQHandler+0xec>)
 8000e64:	881b      	ldrh	r3, [r3, #0]
 8000e66:	b29b      	uxth	r3, r3
 8000e68:	2b3e      	cmp	r3, #62	@ 0x3e
 8000e6a:	d80f      	bhi.n	8000e8c <USART3_IRQHandler+0x80>
				rx_buffer[rx_index] = dato;
 8000e6c:	4b22      	ldr	r3, [pc, #136]	@ (8000ef8 <USART3_IRQHandler+0xec>)
 8000e6e:	881b      	ldrh	r3, [r3, #0]
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	461a      	mov	r2, r3
 8000e74:	4b1f      	ldr	r3, [pc, #124]	@ (8000ef4 <USART3_IRQHandler+0xe8>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	b2d9      	uxtb	r1, r3
 8000e7a:	4b20      	ldr	r3, [pc, #128]	@ (8000efc <USART3_IRQHandler+0xf0>)
 8000e7c:	5499      	strb	r1, [r3, r2]
				rx_index++;
 8000e7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef8 <USART3_IRQHandler+0xec>)
 8000e80:	881b      	ldrh	r3, [r3, #0]
 8000e82:	b29b      	uxth	r3, r3
 8000e84:	3301      	adds	r3, #1
 8000e86:	b29a      	uxth	r2, r3
 8000e88:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef8 <USART3_IRQHandler+0xec>)
 8000e8a:	801a      	strh	r2, [r3, #0]

			}
		}
	}

	if ((USART3->ISR & USART_ISR_TXE_TXFNF )!=0 && (USART3->CR1 & USART_CR1_TXEIE) != 0) {
 8000e8c:	4b18      	ldr	r3, [pc, #96]	@ (8000ef0 <USART3_IRQHandler+0xe4>)
 8000e8e:	69db      	ldr	r3, [r3, #28]
 8000e90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d025      	beq.n	8000ee4 <USART3_IRQHandler+0xd8>
 8000e98:	4b15      	ldr	r3, [pc, #84]	@ (8000ef0 <USART3_IRQHandler+0xe4>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d01f      	beq.n	8000ee4 <USART3_IRQHandler+0xd8>
		if (tx_buffer[tx_index]!= '\0') {
 8000ea4:	4b17      	ldr	r3, [pc, #92]	@ (8000f04 <USART3_IRQHandler+0xf8>)
 8000ea6:	881b      	ldrh	r3, [r3, #0]
 8000ea8:	b29b      	uxth	r3, r3
 8000eaa:	461a      	mov	r2, r3
 8000eac:	4b16      	ldr	r3, [pc, #88]	@ (8000f08 <USART3_IRQHandler+0xfc>)
 8000eae:	5c9b      	ldrb	r3, [r3, r2]
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d010      	beq.n	8000ed8 <USART3_IRQHandler+0xcc>
			USART3 -> TDR = tx_buffer[tx_index];
 8000eb6:	4b13      	ldr	r3, [pc, #76]	@ (8000f04 <USART3_IRQHandler+0xf8>)
 8000eb8:	881b      	ldrh	r3, [r3, #0]
 8000eba:	b29b      	uxth	r3, r3
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4b12      	ldr	r3, [pc, #72]	@ (8000f08 <USART3_IRQHandler+0xfc>)
 8000ec0:	5c9b      	ldrb	r3, [r3, r2]
 8000ec2:	b2da      	uxtb	r2, r3
 8000ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef0 <USART3_IRQHandler+0xe4>)
 8000ec6:	629a      	str	r2, [r3, #40]	@ 0x28

			tx_index++;
 8000ec8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f04 <USART3_IRQHandler+0xf8>)
 8000eca:	881b      	ldrh	r3, [r3, #0]
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	3301      	adds	r3, #1
 8000ed0:	b29a      	uxth	r2, r3
 8000ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8000f04 <USART3_IRQHandler+0xf8>)
 8000ed4:	801a      	strh	r2, [r3, #0]
 8000ed6:	e005      	b.n	8000ee4 <USART3_IRQHandler+0xd8>

		}
		else {
			USART3->CR1 &= ~USART_CR1_TXEIE;
 8000ed8:	4b05      	ldr	r3, [pc, #20]	@ (8000ef0 <USART3_IRQHandler+0xe4>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a04      	ldr	r2, [pc, #16]	@ (8000ef0 <USART3_IRQHandler+0xe4>)
 8000ede:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000ee2:	6013      	str	r3, [r2, #0]




  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000ee4:	4809      	ldr	r0, [pc, #36]	@ (8000f0c <USART3_IRQHandler+0x100>)
 8000ee6:	f004 fca9 	bl	800583c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40004800 	.word	0x40004800
 8000ef4:	2400007c 	.word	0x2400007c
 8000ef8:	240000c0 	.word	0x240000c0
 8000efc:	24000080 	.word	0x24000080
 8000f00:	240000c2 	.word	0x240000c2
 8000f04:	24000104 	.word	0x24000104
 8000f08:	240000c4 	.word	0x240000c4
 8000f0c:	240002ec 	.word	0x240002ec

08000f10 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if (GPIOB ->ODR & 1){
 8000f14:	4b18      	ldr	r3, [pc, #96]	@ (8000f78 <TIM6_DAC_IRQHandler+0x68>)
 8000f16:	695b      	ldr	r3, [r3, #20]
 8000f18:	f003 0301 	and.w	r3, r3, #1
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d013      	beq.n	8000f48 <TIM6_DAC_IRQHandler+0x38>
			  interruttore_lampadina = spegni_lampadina;
 8000f20:	4b15      	ldr	r3, [pc, #84]	@ (8000f78 <TIM6_DAC_IRQHandler+0x68>)
 8000f22:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000f26:	619a      	str	r2, [r3, #24]
			  GPIOE -> ODR |= (1<<1);
 8000f28:	4b14      	ldr	r3, [pc, #80]	@ (8000f7c <TIM6_DAC_IRQHandler+0x6c>)
 8000f2a:	695b      	ldr	r3, [r3, #20]
 8000f2c:	4a13      	ldr	r2, [pc, #76]	@ (8000f7c <TIM6_DAC_IRQHandler+0x6c>)
 8000f2e:	f043 0302 	orr.w	r3, r3, #2
 8000f32:	6153      	str	r3, [r2, #20]
			  GPIOB -> ODR &= ~(1<<14);
 8000f34:	4b10      	ldr	r3, [pc, #64]	@ (8000f78 <TIM6_DAC_IRQHandler+0x68>)
 8000f36:	695b      	ldr	r3, [r3, #20]
 8000f38:	4a0f      	ldr	r2, [pc, #60]	@ (8000f78 <TIM6_DAC_IRQHandler+0x68>)
 8000f3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000f3e:	6153      	str	r3, [r2, #20]
	    	  TIM6->SR =0;
 8000f40:	4b0f      	ldr	r3, [pc, #60]	@ (8000f80 <TIM6_DAC_IRQHandler+0x70>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	611a      	str	r2, [r3, #16]
 8000f46:	e011      	b.n	8000f6c <TIM6_DAC_IRQHandler+0x5c>
	      } else {
	    	  interruttore_lampadina = accendi_lampadina;
 8000f48:	4b0b      	ldr	r3, [pc, #44]	@ (8000f78 <TIM6_DAC_IRQHandler+0x68>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	619a      	str	r2, [r3, #24]
	    	  GPIOE -> ODR &= ~(1<<1);
 8000f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f7c <TIM6_DAC_IRQHandler+0x6c>)
 8000f50:	695b      	ldr	r3, [r3, #20]
 8000f52:	4a0a      	ldr	r2, [pc, #40]	@ (8000f7c <TIM6_DAC_IRQHandler+0x6c>)
 8000f54:	f023 0302 	bic.w	r3, r3, #2
 8000f58:	6153      	str	r3, [r2, #20]
	    	  GPIOB -> ODR |= (1<<14);
 8000f5a:	4b07      	ldr	r3, [pc, #28]	@ (8000f78 <TIM6_DAC_IRQHandler+0x68>)
 8000f5c:	695b      	ldr	r3, [r3, #20]
 8000f5e:	4a06      	ldr	r2, [pc, #24]	@ (8000f78 <TIM6_DAC_IRQHandler+0x68>)
 8000f60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f64:	6153      	str	r3, [r2, #20]
	    	  TIM6 -> SR = 0 ;
 8000f66:	4b06      	ldr	r3, [pc, #24]	@ (8000f80 <TIM6_DAC_IRQHandler+0x70>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	611a      	str	r2, [r3, #16]
	      }

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000f6c:	4805      	ldr	r0, [pc, #20]	@ (8000f84 <TIM6_DAC_IRQHandler+0x74>)
 8000f6e:	f004 f990 	bl	8005292 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	58020400 	.word	0x58020400
 8000f7c:	58021000 	.word	0x58021000
 8000f80:	40001000 	.word	0x40001000
 8000f84:	240002a0 	.word	0x240002a0

08000f88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f90:	4a14      	ldr	r2, [pc, #80]	@ (8000fe4 <_sbrk+0x5c>)
 8000f92:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <_sbrk+0x60>)
 8000f94:	1ad3      	subs	r3, r2, r3
 8000f96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f9c:	4b13      	ldr	r3, [pc, #76]	@ (8000fec <_sbrk+0x64>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d102      	bne.n	8000faa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fa4:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <_sbrk+0x64>)
 8000fa6:	4a12      	ldr	r2, [pc, #72]	@ (8000ff0 <_sbrk+0x68>)
 8000fa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000faa:	4b10      	ldr	r3, [pc, #64]	@ (8000fec <_sbrk+0x64>)
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d207      	bcs.n	8000fc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fb8:	f006 f946 	bl	8007248 <__errno>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	220c      	movs	r2, #12
 8000fc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fc6:	e009      	b.n	8000fdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fc8:	4b08      	ldr	r3, [pc, #32]	@ (8000fec <_sbrk+0x64>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fce:	4b07      	ldr	r3, [pc, #28]	@ (8000fec <_sbrk+0x64>)
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	4a05      	ldr	r2, [pc, #20]	@ (8000fec <_sbrk+0x64>)
 8000fd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fda:	68fb      	ldr	r3, [r7, #12]
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3718      	adds	r7, #24
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	24080000 	.word	0x24080000
 8000fe8:	00000400 	.word	0x00000400
 8000fec:	2400029c 	.word	0x2400029c
 8000ff0:	240004d0 	.word	0x240004d0

08000ff4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ff8:	4b37      	ldr	r3, [pc, #220]	@ (80010d8 <SystemInit+0xe4>)
 8000ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ffe:	4a36      	ldr	r2, [pc, #216]	@ (80010d8 <SystemInit+0xe4>)
 8001000:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001004:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001008:	4b34      	ldr	r3, [pc, #208]	@ (80010dc <SystemInit+0xe8>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f003 030f 	and.w	r3, r3, #15
 8001010:	2b06      	cmp	r3, #6
 8001012:	d807      	bhi.n	8001024 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001014:	4b31      	ldr	r3, [pc, #196]	@ (80010dc <SystemInit+0xe8>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f023 030f 	bic.w	r3, r3, #15
 800101c:	4a2f      	ldr	r2, [pc, #188]	@ (80010dc <SystemInit+0xe8>)
 800101e:	f043 0307 	orr.w	r3, r3, #7
 8001022:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001024:	4b2e      	ldr	r3, [pc, #184]	@ (80010e0 <SystemInit+0xec>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a2d      	ldr	r2, [pc, #180]	@ (80010e0 <SystemInit+0xec>)
 800102a:	f043 0301 	orr.w	r3, r3, #1
 800102e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001030:	4b2b      	ldr	r3, [pc, #172]	@ (80010e0 <SystemInit+0xec>)
 8001032:	2200      	movs	r2, #0
 8001034:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001036:	4b2a      	ldr	r3, [pc, #168]	@ (80010e0 <SystemInit+0xec>)
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	4929      	ldr	r1, [pc, #164]	@ (80010e0 <SystemInit+0xec>)
 800103c:	4b29      	ldr	r3, [pc, #164]	@ (80010e4 <SystemInit+0xf0>)
 800103e:	4013      	ands	r3, r2
 8001040:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001042:	4b26      	ldr	r3, [pc, #152]	@ (80010dc <SystemInit+0xe8>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f003 0308 	and.w	r3, r3, #8
 800104a:	2b00      	cmp	r3, #0
 800104c:	d007      	beq.n	800105e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800104e:	4b23      	ldr	r3, [pc, #140]	@ (80010dc <SystemInit+0xe8>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f023 030f 	bic.w	r3, r3, #15
 8001056:	4a21      	ldr	r2, [pc, #132]	@ (80010dc <SystemInit+0xe8>)
 8001058:	f043 0307 	orr.w	r3, r3, #7
 800105c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800105e:	4b20      	ldr	r3, [pc, #128]	@ (80010e0 <SystemInit+0xec>)
 8001060:	2200      	movs	r2, #0
 8001062:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001064:	4b1e      	ldr	r3, [pc, #120]	@ (80010e0 <SystemInit+0xec>)
 8001066:	2200      	movs	r2, #0
 8001068:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800106a:	4b1d      	ldr	r3, [pc, #116]	@ (80010e0 <SystemInit+0xec>)
 800106c:	2200      	movs	r2, #0
 800106e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001070:	4b1b      	ldr	r3, [pc, #108]	@ (80010e0 <SystemInit+0xec>)
 8001072:	4a1d      	ldr	r2, [pc, #116]	@ (80010e8 <SystemInit+0xf4>)
 8001074:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001076:	4b1a      	ldr	r3, [pc, #104]	@ (80010e0 <SystemInit+0xec>)
 8001078:	4a1c      	ldr	r2, [pc, #112]	@ (80010ec <SystemInit+0xf8>)
 800107a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800107c:	4b18      	ldr	r3, [pc, #96]	@ (80010e0 <SystemInit+0xec>)
 800107e:	4a1c      	ldr	r2, [pc, #112]	@ (80010f0 <SystemInit+0xfc>)
 8001080:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001082:	4b17      	ldr	r3, [pc, #92]	@ (80010e0 <SystemInit+0xec>)
 8001084:	2200      	movs	r2, #0
 8001086:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001088:	4b15      	ldr	r3, [pc, #84]	@ (80010e0 <SystemInit+0xec>)
 800108a:	4a19      	ldr	r2, [pc, #100]	@ (80010f0 <SystemInit+0xfc>)
 800108c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800108e:	4b14      	ldr	r3, [pc, #80]	@ (80010e0 <SystemInit+0xec>)
 8001090:	2200      	movs	r2, #0
 8001092:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001094:	4b12      	ldr	r3, [pc, #72]	@ (80010e0 <SystemInit+0xec>)
 8001096:	4a16      	ldr	r2, [pc, #88]	@ (80010f0 <SystemInit+0xfc>)
 8001098:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800109a:	4b11      	ldr	r3, [pc, #68]	@ (80010e0 <SystemInit+0xec>)
 800109c:	2200      	movs	r2, #0
 800109e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80010a0:	4b0f      	ldr	r3, [pc, #60]	@ (80010e0 <SystemInit+0xec>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a0e      	ldr	r2, [pc, #56]	@ (80010e0 <SystemInit+0xec>)
 80010a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010aa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80010ac:	4b0c      	ldr	r3, [pc, #48]	@ (80010e0 <SystemInit+0xec>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80010b2:	4b10      	ldr	r3, [pc, #64]	@ (80010f4 <SystemInit+0x100>)
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	4b10      	ldr	r3, [pc, #64]	@ (80010f8 <SystemInit+0x104>)
 80010b8:	4013      	ands	r3, r2
 80010ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80010be:	d202      	bcs.n	80010c6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80010c0:	4b0e      	ldr	r3, [pc, #56]	@ (80010fc <SystemInit+0x108>)
 80010c2:	2201      	movs	r2, #1
 80010c4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80010c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001100 <SystemInit+0x10c>)
 80010c8:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80010cc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80010ce:	bf00      	nop
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	e000ed00 	.word	0xe000ed00
 80010dc:	52002000 	.word	0x52002000
 80010e0:	58024400 	.word	0x58024400
 80010e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80010e8:	02020200 	.word	0x02020200
 80010ec:	01ff0000 	.word	0x01ff0000
 80010f0:	01010280 	.word	0x01010280
 80010f4:	5c001000 	.word	0x5c001000
 80010f8:	ffff0000 	.word	0xffff0000
 80010fc:	51008108 	.word	0x51008108
 8001100:	52004000 	.word	0x52004000

08001104 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800110a:	1d3b      	adds	r3, r7, #4
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001114:	4b15      	ldr	r3, [pc, #84]	@ (800116c <MX_TIM6_Init+0x68>)
 8001116:	4a16      	ldr	r2, [pc, #88]	@ (8001170 <MX_TIM6_Init+0x6c>)
 8001118:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 3000;
 800111a:	4b14      	ldr	r3, [pc, #80]	@ (800116c <MX_TIM6_Init+0x68>)
 800111c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001120:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001122:	4b12      	ldr	r3, [pc, #72]	@ (800116c <MX_TIM6_Init+0x68>)
 8001124:	2200      	movs	r2, #0
 8001126:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001128:	4b10      	ldr	r3, [pc, #64]	@ (800116c <MX_TIM6_Init+0x68>)
 800112a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800112e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001130:	4b0e      	ldr	r3, [pc, #56]	@ (800116c <MX_TIM6_Init+0x68>)
 8001132:	2200      	movs	r2, #0
 8001134:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001136:	480d      	ldr	r0, [pc, #52]	@ (800116c <MX_TIM6_Init+0x68>)
 8001138:	f004 f854 	bl	80051e4 <HAL_TIM_Base_Init>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001142:	f7ff fe13 	bl	8000d6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800114a:	2300      	movs	r3, #0
 800114c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800114e:	1d3b      	adds	r3, r7, #4
 8001150:	4619      	mov	r1, r3
 8001152:	4806      	ldr	r0, [pc, #24]	@ (800116c <MX_TIM6_Init+0x68>)
 8001154:	f004 fa76 	bl	8005644 <HAL_TIMEx_MasterConfigSynchronization>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800115e:	f7ff fe05 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001162:	bf00      	nop
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	240002a0 	.word	0x240002a0
 8001170:	40001000 	.word	0x40001000

08001174 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a0e      	ldr	r2, [pc, #56]	@ (80011bc <HAL_TIM_Base_MspInit+0x48>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d116      	bne.n	80011b4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001186:	4b0e      	ldr	r3, [pc, #56]	@ (80011c0 <HAL_TIM_Base_MspInit+0x4c>)
 8001188:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800118c:	4a0c      	ldr	r2, [pc, #48]	@ (80011c0 <HAL_TIM_Base_MspInit+0x4c>)
 800118e:	f043 0310 	orr.w	r3, r3, #16
 8001192:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001196:	4b0a      	ldr	r3, [pc, #40]	@ (80011c0 <HAL_TIM_Base_MspInit+0x4c>)
 8001198:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800119c:	f003 0310 	and.w	r3, r3, #16
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2100      	movs	r1, #0
 80011a8:	2036      	movs	r0, #54	@ 0x36
 80011aa:	f000 fa6c 	bl	8001686 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80011ae:	2036      	movs	r0, #54	@ 0x36
 80011b0:	f000 fa83 	bl	80016ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80011b4:	bf00      	nop
 80011b6:	3710      	adds	r7, #16
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40001000 	.word	0x40001000
 80011c0:	58024400 	.word	0x58024400

080011c4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011c8:	4b22      	ldr	r3, [pc, #136]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 80011ca:	4a23      	ldr	r2, [pc, #140]	@ (8001258 <MX_USART3_UART_Init+0x94>)
 80011cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80011ce:	4b21      	ldr	r3, [pc, #132]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 80011d0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80011d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 80011d8:	2200      	movs	r2, #0
 80011da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 80011de:	2200      	movs	r2, #0
 80011e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 80011ea:	220c      	movs	r2, #12
 80011ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ee:	4b19      	ldr	r3, [pc, #100]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011f4:	4b17      	ldr	r3, [pc, #92]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011fa:	4b16      	ldr	r3, [pc, #88]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001200:	4b14      	ldr	r3, [pc, #80]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 8001202:	2200      	movs	r2, #0
 8001204:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001206:	4b13      	ldr	r3, [pc, #76]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 8001208:	2200      	movs	r2, #0
 800120a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800120c:	4811      	ldr	r0, [pc, #68]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 800120e:	f004 fac5 	bl	800579c <HAL_UART_Init>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001218:	f7ff fda8 	bl	8000d6c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800121c:	2100      	movs	r1, #0
 800121e:	480d      	ldr	r0, [pc, #52]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 8001220:	f005 ff1e 	bl	8007060 <HAL_UARTEx_SetTxFifoThreshold>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800122a:	f7ff fd9f 	bl	8000d6c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800122e:	2100      	movs	r1, #0
 8001230:	4808      	ldr	r0, [pc, #32]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 8001232:	f005 ff53 	bl	80070dc <HAL_UARTEx_SetRxFifoThreshold>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800123c:	f7ff fd96 	bl	8000d6c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001240:	4804      	ldr	r0, [pc, #16]	@ (8001254 <MX_USART3_UART_Init+0x90>)
 8001242:	f005 fed4 	bl	8006fee <HAL_UARTEx_DisableFifoMode>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800124c:	f7ff fd8e 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}
 8001254:	240002ec 	.word	0x240002ec
 8001258:	40004800 	.word	0x40004800

0800125c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b0ba      	sub	sp, #232	@ 0xe8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001264:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
 8001272:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001274:	f107 0310 	add.w	r3, r7, #16
 8001278:	22c0      	movs	r2, #192	@ 0xc0
 800127a:	2100      	movs	r1, #0
 800127c:	4618      	mov	r0, r3
 800127e:	f005 ffdb 	bl	8007238 <memset>
  if(uartHandle->Instance==USART3)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a2b      	ldr	r2, [pc, #172]	@ (8001334 <HAL_UART_MspInit+0xd8>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d14e      	bne.n	800132a <HAL_UART_MspInit+0xce>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800128c:	f04f 0202 	mov.w	r2, #2
 8001290:	f04f 0300 	mov.w	r3, #0
 8001294:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001298:	2300      	movs	r3, #0
 800129a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800129e:	f107 0310 	add.w	r3, r7, #16
 80012a2:	4618      	mov	r0, r3
 80012a4:	f002 f972 	bl	800358c <HAL_RCCEx_PeriphCLKConfig>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80012ae:	f7ff fd5d 	bl	8000d6c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012b2:	4b21      	ldr	r3, [pc, #132]	@ (8001338 <HAL_UART_MspInit+0xdc>)
 80012b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012b8:	4a1f      	ldr	r2, [pc, #124]	@ (8001338 <HAL_UART_MspInit+0xdc>)
 80012ba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012be:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80012c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001338 <HAL_UART_MspInit+0xdc>)
 80012c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012d0:	4b19      	ldr	r3, [pc, #100]	@ (8001338 <HAL_UART_MspInit+0xdc>)
 80012d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012d6:	4a18      	ldr	r2, [pc, #96]	@ (8001338 <HAL_UART_MspInit+0xdc>)
 80012d8:	f043 0308 	orr.w	r3, r3, #8
 80012dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012e0:	4b15      	ldr	r3, [pc, #84]	@ (8001338 <HAL_UART_MspInit+0xdc>)
 80012e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012e6:	f003 0308 	and.w	r3, r3, #8
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80012ee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80012f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f6:	2302      	movs	r3, #2
 80012f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001302:	2300      	movs	r3, #0
 8001304:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001308:	2307      	movs	r3, #7
 800130a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800130e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001312:	4619      	mov	r1, r3
 8001314:	4809      	ldr	r0, [pc, #36]	@ (800133c <HAL_UART_MspInit+0xe0>)
 8001316:	f000 ff4f 	bl	80021b8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800131a:	2200      	movs	r2, #0
 800131c:	2100      	movs	r1, #0
 800131e:	2027      	movs	r0, #39	@ 0x27
 8001320:	f000 f9b1 	bl	8001686 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001324:	2027      	movs	r0, #39	@ 0x27
 8001326:	f000 f9c8 	bl	80016ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800132a:	bf00      	nop
 800132c:	37e8      	adds	r7, #232	@ 0xe8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	40004800 	.word	0x40004800
 8001338:	58024400 	.word	0x58024400
 800133c:	58020c00 	.word	0x58020c00

08001340 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001340:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001378 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001344:	f7ff fe56 	bl	8000ff4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001348:	480c      	ldr	r0, [pc, #48]	@ (800137c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800134a:	490d      	ldr	r1, [pc, #52]	@ (8001380 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800134c:	4a0d      	ldr	r2, [pc, #52]	@ (8001384 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800134e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001350:	e002      	b.n	8001358 <LoopCopyDataInit>

08001352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001356:	3304      	adds	r3, #4

08001358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800135a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800135c:	d3f9      	bcc.n	8001352 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135e:	4a0a      	ldr	r2, [pc, #40]	@ (8001388 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001360:	4c0a      	ldr	r4, [pc, #40]	@ (800138c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001364:	e001      	b.n	800136a <LoopFillZerobss>

08001366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001368:	3204      	adds	r2, #4

0800136a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800136a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800136c:	d3fb      	bcc.n	8001366 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800136e:	f005 ff71 	bl	8007254 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001372:	f7ff fbeb 	bl	8000b4c <main>
  bx  lr
 8001376:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001378:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800137c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001380:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8001384:	080087b0 	.word	0x080087b0
  ldr r2, =_sbss
 8001388:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 800138c:	240004cc 	.word	0x240004cc

08001390 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001390:	e7fe      	b.n	8001390 <ADC3_IRQHandler>
	...

08001394 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800139a:	2003      	movs	r0, #3
 800139c:	f000 f968 	bl	8001670 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80013a0:	f001 ff1e 	bl	80031e0 <HAL_RCC_GetSysClockFreq>
 80013a4:	4602      	mov	r2, r0
 80013a6:	4b15      	ldr	r3, [pc, #84]	@ (80013fc <HAL_Init+0x68>)
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	0a1b      	lsrs	r3, r3, #8
 80013ac:	f003 030f 	and.w	r3, r3, #15
 80013b0:	4913      	ldr	r1, [pc, #76]	@ (8001400 <HAL_Init+0x6c>)
 80013b2:	5ccb      	ldrb	r3, [r1, r3]
 80013b4:	f003 031f 	and.w	r3, r3, #31
 80013b8:	fa22 f303 	lsr.w	r3, r2, r3
 80013bc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80013be:	4b0f      	ldr	r3, [pc, #60]	@ (80013fc <HAL_Init+0x68>)
 80013c0:	699b      	ldr	r3, [r3, #24]
 80013c2:	f003 030f 	and.w	r3, r3, #15
 80013c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001400 <HAL_Init+0x6c>)
 80013c8:	5cd3      	ldrb	r3, [r2, r3]
 80013ca:	f003 031f 	and.w	r3, r3, #31
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	fa22 f303 	lsr.w	r3, r2, r3
 80013d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001404 <HAL_Init+0x70>)
 80013d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80013d8:	4a0b      	ldr	r2, [pc, #44]	@ (8001408 <HAL_Init+0x74>)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013de:	2000      	movs	r0, #0
 80013e0:	f000 f814 	bl	800140c <HAL_InitTick>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e002      	b.n	80013f4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80013ee:	f7ff fcc3 	bl	8000d78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013f2:	2300      	movs	r3, #0
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	58024400 	.word	0x58024400
 8001400:	08007ec0 	.word	0x08007ec0
 8001404:	24000004 	.word	0x24000004
 8001408:	24000000 	.word	0x24000000

0800140c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001414:	4b15      	ldr	r3, [pc, #84]	@ (800146c <HAL_InitTick+0x60>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d101      	bne.n	8001420 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	e021      	b.n	8001464 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001420:	4b13      	ldr	r3, [pc, #76]	@ (8001470 <HAL_InitTick+0x64>)
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	4b11      	ldr	r3, [pc, #68]	@ (800146c <HAL_InitTick+0x60>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	4619      	mov	r1, r3
 800142a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800142e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001432:	fbb2 f3f3 	udiv	r3, r2, r3
 8001436:	4618      	mov	r0, r3
 8001438:	f000 f94d 	bl	80016d6 <HAL_SYSTICK_Config>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e00e      	b.n	8001464 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2b0f      	cmp	r3, #15
 800144a:	d80a      	bhi.n	8001462 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800144c:	2200      	movs	r2, #0
 800144e:	6879      	ldr	r1, [r7, #4]
 8001450:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001454:	f000 f917 	bl	8001686 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001458:	4a06      	ldr	r2, [pc, #24]	@ (8001474 <HAL_InitTick+0x68>)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800145e:	2300      	movs	r3, #0
 8001460:	e000      	b.n	8001464 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
}
 8001464:	4618      	mov	r0, r3
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	2400000c 	.word	0x2400000c
 8001470:	24000000 	.word	0x24000000
 8001474:	24000008 	.word	0x24000008

08001478 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800147c:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <HAL_IncTick+0x20>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	461a      	mov	r2, r3
 8001482:	4b06      	ldr	r3, [pc, #24]	@ (800149c <HAL_IncTick+0x24>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4413      	add	r3, r2
 8001488:	4a04      	ldr	r2, [pc, #16]	@ (800149c <HAL_IncTick+0x24>)
 800148a:	6013      	str	r3, [r2, #0]
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	2400000c 	.word	0x2400000c
 800149c:	24000380 	.word	0x24000380

080014a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  return uwTick;
 80014a4:	4b03      	ldr	r3, [pc, #12]	@ (80014b4 <HAL_GetTick+0x14>)
 80014a6:	681b      	ldr	r3, [r3, #0]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	24000380 	.word	0x24000380

080014b8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80014bc:	4b03      	ldr	r3, [pc, #12]	@ (80014cc <HAL_GetREVID+0x14>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	0c1b      	lsrs	r3, r3, #16
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	5c001000 	.word	0x5c001000

080014d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f003 0307 	and.w	r3, r3, #7
 80014de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001510 <__NVIC_SetPriorityGrouping+0x40>)
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014e6:	68ba      	ldr	r2, [r7, #8]
 80014e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014ec:	4013      	ands	r3, r2
 80014ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80014f8:	4b06      	ldr	r3, [pc, #24]	@ (8001514 <__NVIC_SetPriorityGrouping+0x44>)
 80014fa:	4313      	orrs	r3, r2
 80014fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014fe:	4a04      	ldr	r2, [pc, #16]	@ (8001510 <__NVIC_SetPriorityGrouping+0x40>)
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	60d3      	str	r3, [r2, #12]
}
 8001504:	bf00      	nop
 8001506:	3714      	adds	r7, #20
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	e000ed00 	.word	0xe000ed00
 8001514:	05fa0000 	.word	0x05fa0000

08001518 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800151c:	4b04      	ldr	r3, [pc, #16]	@ (8001530 <__NVIC_GetPriorityGrouping+0x18>)
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	0a1b      	lsrs	r3, r3, #8
 8001522:	f003 0307 	and.w	r3, r3, #7
}
 8001526:	4618      	mov	r0, r3
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	e000ed00 	.word	0xe000ed00

08001534 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	4603      	mov	r3, r0
 800153c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800153e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001542:	2b00      	cmp	r3, #0
 8001544:	db0b      	blt.n	800155e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001546:	88fb      	ldrh	r3, [r7, #6]
 8001548:	f003 021f 	and.w	r2, r3, #31
 800154c:	4907      	ldr	r1, [pc, #28]	@ (800156c <__NVIC_EnableIRQ+0x38>)
 800154e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001552:	095b      	lsrs	r3, r3, #5
 8001554:	2001      	movs	r0, #1
 8001556:	fa00 f202 	lsl.w	r2, r0, r2
 800155a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800155e:	bf00      	nop
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	e000e100 	.word	0xe000e100

08001570 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	6039      	str	r1, [r7, #0]
 800157a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800157c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001580:	2b00      	cmp	r3, #0
 8001582:	db0a      	blt.n	800159a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	b2da      	uxtb	r2, r3
 8001588:	490c      	ldr	r1, [pc, #48]	@ (80015bc <__NVIC_SetPriority+0x4c>)
 800158a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800158e:	0112      	lsls	r2, r2, #4
 8001590:	b2d2      	uxtb	r2, r2
 8001592:	440b      	add	r3, r1
 8001594:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001598:	e00a      	b.n	80015b0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	b2da      	uxtb	r2, r3
 800159e:	4908      	ldr	r1, [pc, #32]	@ (80015c0 <__NVIC_SetPriority+0x50>)
 80015a0:	88fb      	ldrh	r3, [r7, #6]
 80015a2:	f003 030f 	and.w	r3, r3, #15
 80015a6:	3b04      	subs	r3, #4
 80015a8:	0112      	lsls	r2, r2, #4
 80015aa:	b2d2      	uxtb	r2, r2
 80015ac:	440b      	add	r3, r1
 80015ae:	761a      	strb	r2, [r3, #24]
}
 80015b0:	bf00      	nop
 80015b2:	370c      	adds	r7, #12
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr
 80015bc:	e000e100 	.word	0xe000e100
 80015c0:	e000ed00 	.word	0xe000ed00

080015c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b089      	sub	sp, #36	@ 0x24
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	60f8      	str	r0, [r7, #12]
 80015cc:	60b9      	str	r1, [r7, #8]
 80015ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	f003 0307 	and.w	r3, r3, #7
 80015d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	f1c3 0307 	rsb	r3, r3, #7
 80015de:	2b04      	cmp	r3, #4
 80015e0:	bf28      	it	cs
 80015e2:	2304      	movcs	r3, #4
 80015e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	3304      	adds	r3, #4
 80015ea:	2b06      	cmp	r3, #6
 80015ec:	d902      	bls.n	80015f4 <NVIC_EncodePriority+0x30>
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	3b03      	subs	r3, #3
 80015f2:	e000      	b.n	80015f6 <NVIC_EncodePriority+0x32>
 80015f4:	2300      	movs	r3, #0
 80015f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001602:	43da      	mvns	r2, r3
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	401a      	ands	r2, r3
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800160c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	fa01 f303 	lsl.w	r3, r1, r3
 8001616:	43d9      	mvns	r1, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800161c:	4313      	orrs	r3, r2
         );
}
 800161e:	4618      	mov	r0, r3
 8001620:	3724      	adds	r7, #36	@ 0x24
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
	...

0800162c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	3b01      	subs	r3, #1
 8001638:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800163c:	d301      	bcc.n	8001642 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800163e:	2301      	movs	r3, #1
 8001640:	e00f      	b.n	8001662 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001642:	4a0a      	ldr	r2, [pc, #40]	@ (800166c <SysTick_Config+0x40>)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3b01      	subs	r3, #1
 8001648:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800164a:	210f      	movs	r1, #15
 800164c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001650:	f7ff ff8e 	bl	8001570 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001654:	4b05      	ldr	r3, [pc, #20]	@ (800166c <SysTick_Config+0x40>)
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800165a:	4b04      	ldr	r3, [pc, #16]	@ (800166c <SysTick_Config+0x40>)
 800165c:	2207      	movs	r2, #7
 800165e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001660:	2300      	movs	r3, #0
}
 8001662:	4618      	mov	r0, r3
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	e000e010 	.word	0xe000e010

08001670 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f7ff ff29 	bl	80014d0 <__NVIC_SetPriorityGrouping>
}
 800167e:	bf00      	nop
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b086      	sub	sp, #24
 800168a:	af00      	add	r7, sp, #0
 800168c:	4603      	mov	r3, r0
 800168e:	60b9      	str	r1, [r7, #8]
 8001690:	607a      	str	r2, [r7, #4]
 8001692:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001694:	f7ff ff40 	bl	8001518 <__NVIC_GetPriorityGrouping>
 8001698:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	68b9      	ldr	r1, [r7, #8]
 800169e:	6978      	ldr	r0, [r7, #20]
 80016a0:	f7ff ff90 	bl	80015c4 <NVIC_EncodePriority>
 80016a4:	4602      	mov	r2, r0
 80016a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016aa:	4611      	mov	r1, r2
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff ff5f 	bl	8001570 <__NVIC_SetPriority>
}
 80016b2:	bf00      	nop
 80016b4:	3718      	adds	r7, #24
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}

080016ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016ba:	b580      	push	{r7, lr}
 80016bc:	b082      	sub	sp, #8
 80016be:	af00      	add	r7, sp, #0
 80016c0:	4603      	mov	r3, r0
 80016c2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff ff33 	bl	8001534 <__NVIC_EnableIRQ>
}
 80016ce:	bf00      	nop
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}

080016d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	b082      	sub	sp, #8
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f7ff ffa4 	bl	800162c <SysTick_Config>
 80016e4:	4603      	mov	r3, r0
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
	...

080016f0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80016f8:	f7ff fed2 	bl	80014a0 <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d101      	bne.n	8001708 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e2dc      	b.n	8001cc2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800170e:	b2db      	uxtb	r3, r3
 8001710:	2b02      	cmp	r3, #2
 8001712:	d008      	beq.n	8001726 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2280      	movs	r2, #128	@ 0x80
 8001718:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2200      	movs	r2, #0
 800171e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e2cd      	b.n	8001cc2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a76      	ldr	r2, [pc, #472]	@ (8001904 <HAL_DMA_Abort+0x214>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d04a      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a74      	ldr	r2, [pc, #464]	@ (8001908 <HAL_DMA_Abort+0x218>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d045      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a73      	ldr	r2, [pc, #460]	@ (800190c <HAL_DMA_Abort+0x21c>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d040      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a71      	ldr	r2, [pc, #452]	@ (8001910 <HAL_DMA_Abort+0x220>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d03b      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a70      	ldr	r2, [pc, #448]	@ (8001914 <HAL_DMA_Abort+0x224>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d036      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a6e      	ldr	r2, [pc, #440]	@ (8001918 <HAL_DMA_Abort+0x228>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d031      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a6d      	ldr	r2, [pc, #436]	@ (800191c <HAL_DMA_Abort+0x22c>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d02c      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a6b      	ldr	r2, [pc, #428]	@ (8001920 <HAL_DMA_Abort+0x230>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d027      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a6a      	ldr	r2, [pc, #424]	@ (8001924 <HAL_DMA_Abort+0x234>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d022      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a68      	ldr	r2, [pc, #416]	@ (8001928 <HAL_DMA_Abort+0x238>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d01d      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a67      	ldr	r2, [pc, #412]	@ (800192c <HAL_DMA_Abort+0x23c>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d018      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a65      	ldr	r2, [pc, #404]	@ (8001930 <HAL_DMA_Abort+0x240>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d013      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a64      	ldr	r2, [pc, #400]	@ (8001934 <HAL_DMA_Abort+0x244>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d00e      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a62      	ldr	r2, [pc, #392]	@ (8001938 <HAL_DMA_Abort+0x248>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d009      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a61      	ldr	r2, [pc, #388]	@ (800193c <HAL_DMA_Abort+0x24c>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d004      	beq.n	80017c6 <HAL_DMA_Abort+0xd6>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a5f      	ldr	r2, [pc, #380]	@ (8001940 <HAL_DMA_Abort+0x250>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d101      	bne.n	80017ca <HAL_DMA_Abort+0xda>
 80017c6:	2301      	movs	r3, #1
 80017c8:	e000      	b.n	80017cc <HAL_DMA_Abort+0xdc>
 80017ca:	2300      	movs	r3, #0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d013      	beq.n	80017f8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f022 021e 	bic.w	r2, r2, #30
 80017de:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	695a      	ldr	r2, [r3, #20]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80017ee:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	617b      	str	r3, [r7, #20]
 80017f6:	e00a      	b.n	800180e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f022 020e 	bic.w	r2, r2, #14
 8001806:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a3c      	ldr	r2, [pc, #240]	@ (8001904 <HAL_DMA_Abort+0x214>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d072      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a3a      	ldr	r2, [pc, #232]	@ (8001908 <HAL_DMA_Abort+0x218>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d06d      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a39      	ldr	r2, [pc, #228]	@ (800190c <HAL_DMA_Abort+0x21c>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d068      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a37      	ldr	r2, [pc, #220]	@ (8001910 <HAL_DMA_Abort+0x220>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d063      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a36      	ldr	r2, [pc, #216]	@ (8001914 <HAL_DMA_Abort+0x224>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d05e      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a34      	ldr	r2, [pc, #208]	@ (8001918 <HAL_DMA_Abort+0x228>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d059      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a33      	ldr	r2, [pc, #204]	@ (800191c <HAL_DMA_Abort+0x22c>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d054      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a31      	ldr	r2, [pc, #196]	@ (8001920 <HAL_DMA_Abort+0x230>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d04f      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a30      	ldr	r2, [pc, #192]	@ (8001924 <HAL_DMA_Abort+0x234>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d04a      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a2e      	ldr	r2, [pc, #184]	@ (8001928 <HAL_DMA_Abort+0x238>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d045      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a2d      	ldr	r2, [pc, #180]	@ (800192c <HAL_DMA_Abort+0x23c>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d040      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a2b      	ldr	r2, [pc, #172]	@ (8001930 <HAL_DMA_Abort+0x240>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d03b      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a2a      	ldr	r2, [pc, #168]	@ (8001934 <HAL_DMA_Abort+0x244>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d036      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a28      	ldr	r2, [pc, #160]	@ (8001938 <HAL_DMA_Abort+0x248>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d031      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a27      	ldr	r2, [pc, #156]	@ (800193c <HAL_DMA_Abort+0x24c>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d02c      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a25      	ldr	r2, [pc, #148]	@ (8001940 <HAL_DMA_Abort+0x250>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d027      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a24      	ldr	r2, [pc, #144]	@ (8001944 <HAL_DMA_Abort+0x254>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d022      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a22      	ldr	r2, [pc, #136]	@ (8001948 <HAL_DMA_Abort+0x258>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d01d      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a21      	ldr	r2, [pc, #132]	@ (800194c <HAL_DMA_Abort+0x25c>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d018      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a1f      	ldr	r2, [pc, #124]	@ (8001950 <HAL_DMA_Abort+0x260>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d013      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a1e      	ldr	r2, [pc, #120]	@ (8001954 <HAL_DMA_Abort+0x264>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d00e      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a1c      	ldr	r2, [pc, #112]	@ (8001958 <HAL_DMA_Abort+0x268>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d009      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a1b      	ldr	r2, [pc, #108]	@ (800195c <HAL_DMA_Abort+0x26c>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d004      	beq.n	80018fe <HAL_DMA_Abort+0x20e>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a19      	ldr	r2, [pc, #100]	@ (8001960 <HAL_DMA_Abort+0x270>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d132      	bne.n	8001964 <HAL_DMA_Abort+0x274>
 80018fe:	2301      	movs	r3, #1
 8001900:	e031      	b.n	8001966 <HAL_DMA_Abort+0x276>
 8001902:	bf00      	nop
 8001904:	40020010 	.word	0x40020010
 8001908:	40020028 	.word	0x40020028
 800190c:	40020040 	.word	0x40020040
 8001910:	40020058 	.word	0x40020058
 8001914:	40020070 	.word	0x40020070
 8001918:	40020088 	.word	0x40020088
 800191c:	400200a0 	.word	0x400200a0
 8001920:	400200b8 	.word	0x400200b8
 8001924:	40020410 	.word	0x40020410
 8001928:	40020428 	.word	0x40020428
 800192c:	40020440 	.word	0x40020440
 8001930:	40020458 	.word	0x40020458
 8001934:	40020470 	.word	0x40020470
 8001938:	40020488 	.word	0x40020488
 800193c:	400204a0 	.word	0x400204a0
 8001940:	400204b8 	.word	0x400204b8
 8001944:	58025408 	.word	0x58025408
 8001948:	5802541c 	.word	0x5802541c
 800194c:	58025430 	.word	0x58025430
 8001950:	58025444 	.word	0x58025444
 8001954:	58025458 	.word	0x58025458
 8001958:	5802546c 	.word	0x5802546c
 800195c:	58025480 	.word	0x58025480
 8001960:	58025494 	.word	0x58025494
 8001964:	2300      	movs	r3, #0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d007      	beq.n	800197a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001974:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001978:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a6d      	ldr	r2, [pc, #436]	@ (8001b34 <HAL_DMA_Abort+0x444>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d04a      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a6b      	ldr	r2, [pc, #428]	@ (8001b38 <HAL_DMA_Abort+0x448>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d045      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a6a      	ldr	r2, [pc, #424]	@ (8001b3c <HAL_DMA_Abort+0x44c>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d040      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a68      	ldr	r2, [pc, #416]	@ (8001b40 <HAL_DMA_Abort+0x450>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d03b      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a67      	ldr	r2, [pc, #412]	@ (8001b44 <HAL_DMA_Abort+0x454>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d036      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a65      	ldr	r2, [pc, #404]	@ (8001b48 <HAL_DMA_Abort+0x458>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d031      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a64      	ldr	r2, [pc, #400]	@ (8001b4c <HAL_DMA_Abort+0x45c>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d02c      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a62      	ldr	r2, [pc, #392]	@ (8001b50 <HAL_DMA_Abort+0x460>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d027      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a61      	ldr	r2, [pc, #388]	@ (8001b54 <HAL_DMA_Abort+0x464>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d022      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a5f      	ldr	r2, [pc, #380]	@ (8001b58 <HAL_DMA_Abort+0x468>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d01d      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a5e      	ldr	r2, [pc, #376]	@ (8001b5c <HAL_DMA_Abort+0x46c>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d018      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a5c      	ldr	r2, [pc, #368]	@ (8001b60 <HAL_DMA_Abort+0x470>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d013      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a5b      	ldr	r2, [pc, #364]	@ (8001b64 <HAL_DMA_Abort+0x474>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d00e      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a59      	ldr	r2, [pc, #356]	@ (8001b68 <HAL_DMA_Abort+0x478>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d009      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a58      	ldr	r2, [pc, #352]	@ (8001b6c <HAL_DMA_Abort+0x47c>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d004      	beq.n	8001a1a <HAL_DMA_Abort+0x32a>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a56      	ldr	r2, [pc, #344]	@ (8001b70 <HAL_DMA_Abort+0x480>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d108      	bne.n	8001a2c <HAL_DMA_Abort+0x33c>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f022 0201 	bic.w	r2, r2, #1
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	e007      	b.n	8001a3c <HAL_DMA_Abort+0x34c>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f022 0201 	bic.w	r2, r2, #1
 8001a3a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001a3c:	e013      	b.n	8001a66 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a3e:	f7ff fd2f 	bl	80014a0 <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	2b05      	cmp	r3, #5
 8001a4a:	d90c      	bls.n	8001a66 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2220      	movs	r2, #32
 8001a50:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2203      	movs	r2, #3
 8001a56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e12d      	b.n	8001cc2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d1e5      	bne.n	8001a3e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a2f      	ldr	r2, [pc, #188]	@ (8001b34 <HAL_DMA_Abort+0x444>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d04a      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a2d      	ldr	r2, [pc, #180]	@ (8001b38 <HAL_DMA_Abort+0x448>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d045      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a2c      	ldr	r2, [pc, #176]	@ (8001b3c <HAL_DMA_Abort+0x44c>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d040      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a2a      	ldr	r2, [pc, #168]	@ (8001b40 <HAL_DMA_Abort+0x450>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d03b      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a29      	ldr	r2, [pc, #164]	@ (8001b44 <HAL_DMA_Abort+0x454>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d036      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a27      	ldr	r2, [pc, #156]	@ (8001b48 <HAL_DMA_Abort+0x458>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d031      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a26      	ldr	r2, [pc, #152]	@ (8001b4c <HAL_DMA_Abort+0x45c>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d02c      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a24      	ldr	r2, [pc, #144]	@ (8001b50 <HAL_DMA_Abort+0x460>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d027      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a23      	ldr	r2, [pc, #140]	@ (8001b54 <HAL_DMA_Abort+0x464>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d022      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a21      	ldr	r2, [pc, #132]	@ (8001b58 <HAL_DMA_Abort+0x468>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d01d      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a20      	ldr	r2, [pc, #128]	@ (8001b5c <HAL_DMA_Abort+0x46c>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d018      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a1e      	ldr	r2, [pc, #120]	@ (8001b60 <HAL_DMA_Abort+0x470>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d013      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a1d      	ldr	r2, [pc, #116]	@ (8001b64 <HAL_DMA_Abort+0x474>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d00e      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a1b      	ldr	r2, [pc, #108]	@ (8001b68 <HAL_DMA_Abort+0x478>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d009      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a1a      	ldr	r2, [pc, #104]	@ (8001b6c <HAL_DMA_Abort+0x47c>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d004      	beq.n	8001b12 <HAL_DMA_Abort+0x422>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a18      	ldr	r2, [pc, #96]	@ (8001b70 <HAL_DMA_Abort+0x480>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d101      	bne.n	8001b16 <HAL_DMA_Abort+0x426>
 8001b12:	2301      	movs	r3, #1
 8001b14:	e000      	b.n	8001b18 <HAL_DMA_Abort+0x428>
 8001b16:	2300      	movs	r3, #0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d02b      	beq.n	8001b74 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b20:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b26:	f003 031f 	and.w	r3, r3, #31
 8001b2a:	223f      	movs	r2, #63	@ 0x3f
 8001b2c:	409a      	lsls	r2, r3
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	609a      	str	r2, [r3, #8]
 8001b32:	e02a      	b.n	8001b8a <HAL_DMA_Abort+0x49a>
 8001b34:	40020010 	.word	0x40020010
 8001b38:	40020028 	.word	0x40020028
 8001b3c:	40020040 	.word	0x40020040
 8001b40:	40020058 	.word	0x40020058
 8001b44:	40020070 	.word	0x40020070
 8001b48:	40020088 	.word	0x40020088
 8001b4c:	400200a0 	.word	0x400200a0
 8001b50:	400200b8 	.word	0x400200b8
 8001b54:	40020410 	.word	0x40020410
 8001b58:	40020428 	.word	0x40020428
 8001b5c:	40020440 	.word	0x40020440
 8001b60:	40020458 	.word	0x40020458
 8001b64:	40020470 	.word	0x40020470
 8001b68:	40020488 	.word	0x40020488
 8001b6c:	400204a0 	.word	0x400204a0
 8001b70:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b78:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b7e:	f003 031f 	and.w	r3, r3, #31
 8001b82:	2201      	movs	r2, #1
 8001b84:	409a      	lsls	r2, r3
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a4f      	ldr	r2, [pc, #316]	@ (8001ccc <HAL_DMA_Abort+0x5dc>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d072      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a4d      	ldr	r2, [pc, #308]	@ (8001cd0 <HAL_DMA_Abort+0x5e0>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d06d      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a4c      	ldr	r2, [pc, #304]	@ (8001cd4 <HAL_DMA_Abort+0x5e4>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d068      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a4a      	ldr	r2, [pc, #296]	@ (8001cd8 <HAL_DMA_Abort+0x5e8>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d063      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a49      	ldr	r2, [pc, #292]	@ (8001cdc <HAL_DMA_Abort+0x5ec>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d05e      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a47      	ldr	r2, [pc, #284]	@ (8001ce0 <HAL_DMA_Abort+0x5f0>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d059      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a46      	ldr	r2, [pc, #280]	@ (8001ce4 <HAL_DMA_Abort+0x5f4>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d054      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a44      	ldr	r2, [pc, #272]	@ (8001ce8 <HAL_DMA_Abort+0x5f8>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d04f      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a43      	ldr	r2, [pc, #268]	@ (8001cec <HAL_DMA_Abort+0x5fc>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d04a      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a41      	ldr	r2, [pc, #260]	@ (8001cf0 <HAL_DMA_Abort+0x600>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d045      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a40      	ldr	r2, [pc, #256]	@ (8001cf4 <HAL_DMA_Abort+0x604>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d040      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a3e      	ldr	r2, [pc, #248]	@ (8001cf8 <HAL_DMA_Abort+0x608>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d03b      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a3d      	ldr	r2, [pc, #244]	@ (8001cfc <HAL_DMA_Abort+0x60c>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d036      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a3b      	ldr	r2, [pc, #236]	@ (8001d00 <HAL_DMA_Abort+0x610>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d031      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a3a      	ldr	r2, [pc, #232]	@ (8001d04 <HAL_DMA_Abort+0x614>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d02c      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a38      	ldr	r2, [pc, #224]	@ (8001d08 <HAL_DMA_Abort+0x618>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d027      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a37      	ldr	r2, [pc, #220]	@ (8001d0c <HAL_DMA_Abort+0x61c>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d022      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a35      	ldr	r2, [pc, #212]	@ (8001d10 <HAL_DMA_Abort+0x620>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d01d      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a34      	ldr	r2, [pc, #208]	@ (8001d14 <HAL_DMA_Abort+0x624>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d018      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a32      	ldr	r2, [pc, #200]	@ (8001d18 <HAL_DMA_Abort+0x628>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d013      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a31      	ldr	r2, [pc, #196]	@ (8001d1c <HAL_DMA_Abort+0x62c>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d00e      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a2f      	ldr	r2, [pc, #188]	@ (8001d20 <HAL_DMA_Abort+0x630>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d009      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a2e      	ldr	r2, [pc, #184]	@ (8001d24 <HAL_DMA_Abort+0x634>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d004      	beq.n	8001c7a <HAL_DMA_Abort+0x58a>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a2c      	ldr	r2, [pc, #176]	@ (8001d28 <HAL_DMA_Abort+0x638>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d101      	bne.n	8001c7e <HAL_DMA_Abort+0x58e>
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e000      	b.n	8001c80 <HAL_DMA_Abort+0x590>
 8001c7e:	2300      	movs	r3, #0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d015      	beq.n	8001cb0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001c8c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d00c      	beq.n	8001cb0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ca0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ca4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001cae:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3718      	adds	r7, #24
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40020010 	.word	0x40020010
 8001cd0:	40020028 	.word	0x40020028
 8001cd4:	40020040 	.word	0x40020040
 8001cd8:	40020058 	.word	0x40020058
 8001cdc:	40020070 	.word	0x40020070
 8001ce0:	40020088 	.word	0x40020088
 8001ce4:	400200a0 	.word	0x400200a0
 8001ce8:	400200b8 	.word	0x400200b8
 8001cec:	40020410 	.word	0x40020410
 8001cf0:	40020428 	.word	0x40020428
 8001cf4:	40020440 	.word	0x40020440
 8001cf8:	40020458 	.word	0x40020458
 8001cfc:	40020470 	.word	0x40020470
 8001d00:	40020488 	.word	0x40020488
 8001d04:	400204a0 	.word	0x400204a0
 8001d08:	400204b8 	.word	0x400204b8
 8001d0c:	58025408 	.word	0x58025408
 8001d10:	5802541c 	.word	0x5802541c
 8001d14:	58025430 	.word	0x58025430
 8001d18:	58025444 	.word	0x58025444
 8001d1c:	58025458 	.word	0x58025458
 8001d20:	5802546c 	.word	0x5802546c
 8001d24:	58025480 	.word	0x58025480
 8001d28:	58025494 	.word	0x58025494

08001d2c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d101      	bne.n	8001d3e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e237      	b.n	80021ae <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d004      	beq.n	8001d54 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2280      	movs	r2, #128	@ 0x80
 8001d4e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e22c      	b.n	80021ae <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a5c      	ldr	r2, [pc, #368]	@ (8001ecc <HAL_DMA_Abort_IT+0x1a0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d04a      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a5b      	ldr	r2, [pc, #364]	@ (8001ed0 <HAL_DMA_Abort_IT+0x1a4>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d045      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a59      	ldr	r2, [pc, #356]	@ (8001ed4 <HAL_DMA_Abort_IT+0x1a8>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d040      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a58      	ldr	r2, [pc, #352]	@ (8001ed8 <HAL_DMA_Abort_IT+0x1ac>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d03b      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a56      	ldr	r2, [pc, #344]	@ (8001edc <HAL_DMA_Abort_IT+0x1b0>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d036      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a55      	ldr	r2, [pc, #340]	@ (8001ee0 <HAL_DMA_Abort_IT+0x1b4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d031      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a53      	ldr	r2, [pc, #332]	@ (8001ee4 <HAL_DMA_Abort_IT+0x1b8>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d02c      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a52      	ldr	r2, [pc, #328]	@ (8001ee8 <HAL_DMA_Abort_IT+0x1bc>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d027      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a50      	ldr	r2, [pc, #320]	@ (8001eec <HAL_DMA_Abort_IT+0x1c0>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d022      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a4f      	ldr	r2, [pc, #316]	@ (8001ef0 <HAL_DMA_Abort_IT+0x1c4>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d01d      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a4d      	ldr	r2, [pc, #308]	@ (8001ef4 <HAL_DMA_Abort_IT+0x1c8>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d018      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a4c      	ldr	r2, [pc, #304]	@ (8001ef8 <HAL_DMA_Abort_IT+0x1cc>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d013      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a4a      	ldr	r2, [pc, #296]	@ (8001efc <HAL_DMA_Abort_IT+0x1d0>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d00e      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a49      	ldr	r2, [pc, #292]	@ (8001f00 <HAL_DMA_Abort_IT+0x1d4>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d009      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a47      	ldr	r2, [pc, #284]	@ (8001f04 <HAL_DMA_Abort_IT+0x1d8>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d004      	beq.n	8001df4 <HAL_DMA_Abort_IT+0xc8>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a46      	ldr	r2, [pc, #280]	@ (8001f08 <HAL_DMA_Abort_IT+0x1dc>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d101      	bne.n	8001df8 <HAL_DMA_Abort_IT+0xcc>
 8001df4:	2301      	movs	r3, #1
 8001df6:	e000      	b.n	8001dfa <HAL_DMA_Abort_IT+0xce>
 8001df8:	2300      	movs	r3, #0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	f000 8086 	beq.w	8001f0c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2204      	movs	r2, #4
 8001e04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a2f      	ldr	r2, [pc, #188]	@ (8001ecc <HAL_DMA_Abort_IT+0x1a0>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d04a      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a2e      	ldr	r2, [pc, #184]	@ (8001ed0 <HAL_DMA_Abort_IT+0x1a4>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d045      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a2c      	ldr	r2, [pc, #176]	@ (8001ed4 <HAL_DMA_Abort_IT+0x1a8>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d040      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a2b      	ldr	r2, [pc, #172]	@ (8001ed8 <HAL_DMA_Abort_IT+0x1ac>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d03b      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a29      	ldr	r2, [pc, #164]	@ (8001edc <HAL_DMA_Abort_IT+0x1b0>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d036      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a28      	ldr	r2, [pc, #160]	@ (8001ee0 <HAL_DMA_Abort_IT+0x1b4>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d031      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a26      	ldr	r2, [pc, #152]	@ (8001ee4 <HAL_DMA_Abort_IT+0x1b8>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d02c      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a25      	ldr	r2, [pc, #148]	@ (8001ee8 <HAL_DMA_Abort_IT+0x1bc>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d027      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a23      	ldr	r2, [pc, #140]	@ (8001eec <HAL_DMA_Abort_IT+0x1c0>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d022      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a22      	ldr	r2, [pc, #136]	@ (8001ef0 <HAL_DMA_Abort_IT+0x1c4>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d01d      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a20      	ldr	r2, [pc, #128]	@ (8001ef4 <HAL_DMA_Abort_IT+0x1c8>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d018      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a1f      	ldr	r2, [pc, #124]	@ (8001ef8 <HAL_DMA_Abort_IT+0x1cc>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d013      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a1d      	ldr	r2, [pc, #116]	@ (8001efc <HAL_DMA_Abort_IT+0x1d0>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d00e      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a1c      	ldr	r2, [pc, #112]	@ (8001f00 <HAL_DMA_Abort_IT+0x1d4>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d009      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a1a      	ldr	r2, [pc, #104]	@ (8001f04 <HAL_DMA_Abort_IT+0x1d8>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d004      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x17c>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a19      	ldr	r2, [pc, #100]	@ (8001f08 <HAL_DMA_Abort_IT+0x1dc>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d108      	bne.n	8001eba <HAL_DMA_Abort_IT+0x18e>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f022 0201 	bic.w	r2, r2, #1
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	e178      	b.n	80021ac <HAL_DMA_Abort_IT+0x480>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f022 0201 	bic.w	r2, r2, #1
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	e16f      	b.n	80021ac <HAL_DMA_Abort_IT+0x480>
 8001ecc:	40020010 	.word	0x40020010
 8001ed0:	40020028 	.word	0x40020028
 8001ed4:	40020040 	.word	0x40020040
 8001ed8:	40020058 	.word	0x40020058
 8001edc:	40020070 	.word	0x40020070
 8001ee0:	40020088 	.word	0x40020088
 8001ee4:	400200a0 	.word	0x400200a0
 8001ee8:	400200b8 	.word	0x400200b8
 8001eec:	40020410 	.word	0x40020410
 8001ef0:	40020428 	.word	0x40020428
 8001ef4:	40020440 	.word	0x40020440
 8001ef8:	40020458 	.word	0x40020458
 8001efc:	40020470 	.word	0x40020470
 8001f00:	40020488 	.word	0x40020488
 8001f04:	400204a0 	.word	0x400204a0
 8001f08:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f022 020e 	bic.w	r2, r2, #14
 8001f1a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a6c      	ldr	r2, [pc, #432]	@ (80020d4 <HAL_DMA_Abort_IT+0x3a8>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d04a      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a6b      	ldr	r2, [pc, #428]	@ (80020d8 <HAL_DMA_Abort_IT+0x3ac>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d045      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a69      	ldr	r2, [pc, #420]	@ (80020dc <HAL_DMA_Abort_IT+0x3b0>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d040      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a68      	ldr	r2, [pc, #416]	@ (80020e0 <HAL_DMA_Abort_IT+0x3b4>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d03b      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a66      	ldr	r2, [pc, #408]	@ (80020e4 <HAL_DMA_Abort_IT+0x3b8>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d036      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a65      	ldr	r2, [pc, #404]	@ (80020e8 <HAL_DMA_Abort_IT+0x3bc>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d031      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a63      	ldr	r2, [pc, #396]	@ (80020ec <HAL_DMA_Abort_IT+0x3c0>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d02c      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a62      	ldr	r2, [pc, #392]	@ (80020f0 <HAL_DMA_Abort_IT+0x3c4>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d027      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a60      	ldr	r2, [pc, #384]	@ (80020f4 <HAL_DMA_Abort_IT+0x3c8>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d022      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a5f      	ldr	r2, [pc, #380]	@ (80020f8 <HAL_DMA_Abort_IT+0x3cc>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d01d      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a5d      	ldr	r2, [pc, #372]	@ (80020fc <HAL_DMA_Abort_IT+0x3d0>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d018      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a5c      	ldr	r2, [pc, #368]	@ (8002100 <HAL_DMA_Abort_IT+0x3d4>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d013      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a5a      	ldr	r2, [pc, #360]	@ (8002104 <HAL_DMA_Abort_IT+0x3d8>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d00e      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a59      	ldr	r2, [pc, #356]	@ (8002108 <HAL_DMA_Abort_IT+0x3dc>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d009      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a57      	ldr	r2, [pc, #348]	@ (800210c <HAL_DMA_Abort_IT+0x3e0>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d004      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x290>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a56      	ldr	r2, [pc, #344]	@ (8002110 <HAL_DMA_Abort_IT+0x3e4>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d108      	bne.n	8001fce <HAL_DMA_Abort_IT+0x2a2>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f022 0201 	bic.w	r2, r2, #1
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	e007      	b.n	8001fde <HAL_DMA_Abort_IT+0x2b2>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f022 0201 	bic.w	r2, r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a3c      	ldr	r2, [pc, #240]	@ (80020d4 <HAL_DMA_Abort_IT+0x3a8>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d072      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a3a      	ldr	r2, [pc, #232]	@ (80020d8 <HAL_DMA_Abort_IT+0x3ac>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d06d      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a39      	ldr	r2, [pc, #228]	@ (80020dc <HAL_DMA_Abort_IT+0x3b0>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d068      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a37      	ldr	r2, [pc, #220]	@ (80020e0 <HAL_DMA_Abort_IT+0x3b4>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d063      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a36      	ldr	r2, [pc, #216]	@ (80020e4 <HAL_DMA_Abort_IT+0x3b8>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d05e      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a34      	ldr	r2, [pc, #208]	@ (80020e8 <HAL_DMA_Abort_IT+0x3bc>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d059      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a33      	ldr	r2, [pc, #204]	@ (80020ec <HAL_DMA_Abort_IT+0x3c0>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d054      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a31      	ldr	r2, [pc, #196]	@ (80020f0 <HAL_DMA_Abort_IT+0x3c4>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d04f      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a30      	ldr	r2, [pc, #192]	@ (80020f4 <HAL_DMA_Abort_IT+0x3c8>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d04a      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a2e      	ldr	r2, [pc, #184]	@ (80020f8 <HAL_DMA_Abort_IT+0x3cc>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d045      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a2d      	ldr	r2, [pc, #180]	@ (80020fc <HAL_DMA_Abort_IT+0x3d0>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d040      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a2b      	ldr	r2, [pc, #172]	@ (8002100 <HAL_DMA_Abort_IT+0x3d4>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d03b      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a2a      	ldr	r2, [pc, #168]	@ (8002104 <HAL_DMA_Abort_IT+0x3d8>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d036      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a28      	ldr	r2, [pc, #160]	@ (8002108 <HAL_DMA_Abort_IT+0x3dc>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d031      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a27      	ldr	r2, [pc, #156]	@ (800210c <HAL_DMA_Abort_IT+0x3e0>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d02c      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a25      	ldr	r2, [pc, #148]	@ (8002110 <HAL_DMA_Abort_IT+0x3e4>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d027      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a24      	ldr	r2, [pc, #144]	@ (8002114 <HAL_DMA_Abort_IT+0x3e8>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d022      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a22      	ldr	r2, [pc, #136]	@ (8002118 <HAL_DMA_Abort_IT+0x3ec>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d01d      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a21      	ldr	r2, [pc, #132]	@ (800211c <HAL_DMA_Abort_IT+0x3f0>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d018      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a1f      	ldr	r2, [pc, #124]	@ (8002120 <HAL_DMA_Abort_IT+0x3f4>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d013      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a1e      	ldr	r2, [pc, #120]	@ (8002124 <HAL_DMA_Abort_IT+0x3f8>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d00e      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a1c      	ldr	r2, [pc, #112]	@ (8002128 <HAL_DMA_Abort_IT+0x3fc>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d009      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a1b      	ldr	r2, [pc, #108]	@ (800212c <HAL_DMA_Abort_IT+0x400>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d004      	beq.n	80020ce <HAL_DMA_Abort_IT+0x3a2>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a19      	ldr	r2, [pc, #100]	@ (8002130 <HAL_DMA_Abort_IT+0x404>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d132      	bne.n	8002134 <HAL_DMA_Abort_IT+0x408>
 80020ce:	2301      	movs	r3, #1
 80020d0:	e031      	b.n	8002136 <HAL_DMA_Abort_IT+0x40a>
 80020d2:	bf00      	nop
 80020d4:	40020010 	.word	0x40020010
 80020d8:	40020028 	.word	0x40020028
 80020dc:	40020040 	.word	0x40020040
 80020e0:	40020058 	.word	0x40020058
 80020e4:	40020070 	.word	0x40020070
 80020e8:	40020088 	.word	0x40020088
 80020ec:	400200a0 	.word	0x400200a0
 80020f0:	400200b8 	.word	0x400200b8
 80020f4:	40020410 	.word	0x40020410
 80020f8:	40020428 	.word	0x40020428
 80020fc:	40020440 	.word	0x40020440
 8002100:	40020458 	.word	0x40020458
 8002104:	40020470 	.word	0x40020470
 8002108:	40020488 	.word	0x40020488
 800210c:	400204a0 	.word	0x400204a0
 8002110:	400204b8 	.word	0x400204b8
 8002114:	58025408 	.word	0x58025408
 8002118:	5802541c 	.word	0x5802541c
 800211c:	58025430 	.word	0x58025430
 8002120:	58025444 	.word	0x58025444
 8002124:	58025458 	.word	0x58025458
 8002128:	5802546c 	.word	0x5802546c
 800212c:	58025480 	.word	0x58025480
 8002130:	58025494 	.word	0x58025494
 8002134:	2300      	movs	r3, #0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d028      	beq.n	800218c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002144:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002148:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800214e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002154:	f003 031f 	and.w	r3, r3, #31
 8002158:	2201      	movs	r2, #1
 800215a:	409a      	lsls	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002168:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00c      	beq.n	800218c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800217c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002180:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800218a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2201      	movs	r2, #1
 8002190:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop

080021b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b089      	sub	sp, #36	@ 0x24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80021c2:	2300      	movs	r3, #0
 80021c4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80021c6:	4b89      	ldr	r3, [pc, #548]	@ (80023ec <HAL_GPIO_Init+0x234>)
 80021c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80021ca:	e194      	b.n	80024f6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	2101      	movs	r1, #1
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	fa01 f303 	lsl.w	r3, r1, r3
 80021d8:	4013      	ands	r3, r2
 80021da:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	f000 8186 	beq.w	80024f0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f003 0303 	and.w	r3, r3, #3
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d005      	beq.n	80021fc <HAL_GPIO_Init+0x44>
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f003 0303 	and.w	r3, r3, #3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d130      	bne.n	800225e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	2203      	movs	r2, #3
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	43db      	mvns	r3, r3
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	4013      	ands	r3, r2
 8002212:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	68da      	ldr	r2, [r3, #12]
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	4313      	orrs	r3, r2
 8002224:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	69ba      	ldr	r2, [r7, #24]
 800222a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002232:	2201      	movs	r2, #1
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	fa02 f303 	lsl.w	r3, r2, r3
 800223a:	43db      	mvns	r3, r3
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	4013      	ands	r3, r2
 8002240:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	091b      	lsrs	r3, r3, #4
 8002248:	f003 0201 	and.w	r2, r3, #1
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4313      	orrs	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	f003 0303 	and.w	r3, r3, #3
 8002266:	2b03      	cmp	r3, #3
 8002268:	d017      	beq.n	800229a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	68db      	ldr	r3, [r3, #12]
 800226e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	2203      	movs	r2, #3
 8002276:	fa02 f303 	lsl.w	r3, r2, r3
 800227a:	43db      	mvns	r3, r3
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	4013      	ands	r3, r2
 8002280:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	689a      	ldr	r2, [r3, #8]
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	005b      	lsls	r3, r3, #1
 800228a:	fa02 f303 	lsl.w	r3, r2, r3
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	4313      	orrs	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f003 0303 	and.w	r3, r3, #3
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d123      	bne.n	80022ee <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	08da      	lsrs	r2, r3, #3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	3208      	adds	r2, #8
 80022ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	f003 0307 	and.w	r3, r3, #7
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	220f      	movs	r2, #15
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	43db      	mvns	r3, r3
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	4013      	ands	r3, r2
 80022c8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	691a      	ldr	r2, [r3, #16]
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	f003 0307 	and.w	r3, r3, #7
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	4313      	orrs	r3, r2
 80022de:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	08da      	lsrs	r2, r3, #3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	3208      	adds	r2, #8
 80022e8:	69b9      	ldr	r1, [r7, #24]
 80022ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	2203      	movs	r2, #3
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43db      	mvns	r3, r3
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4013      	ands	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f003 0203 	and.w	r2, r3, #3
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	4313      	orrs	r3, r2
 800231a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800232a:	2b00      	cmp	r3, #0
 800232c:	f000 80e0 	beq.w	80024f0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002330:	4b2f      	ldr	r3, [pc, #188]	@ (80023f0 <HAL_GPIO_Init+0x238>)
 8002332:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002336:	4a2e      	ldr	r2, [pc, #184]	@ (80023f0 <HAL_GPIO_Init+0x238>)
 8002338:	f043 0302 	orr.w	r3, r3, #2
 800233c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002340:	4b2b      	ldr	r3, [pc, #172]	@ (80023f0 <HAL_GPIO_Init+0x238>)
 8002342:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800234e:	4a29      	ldr	r2, [pc, #164]	@ (80023f4 <HAL_GPIO_Init+0x23c>)
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	089b      	lsrs	r3, r3, #2
 8002354:	3302      	adds	r3, #2
 8002356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800235a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	f003 0303 	and.w	r3, r3, #3
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	220f      	movs	r2, #15
 8002366:	fa02 f303 	lsl.w	r3, r2, r3
 800236a:	43db      	mvns	r3, r3
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	4013      	ands	r3, r2
 8002370:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a20      	ldr	r2, [pc, #128]	@ (80023f8 <HAL_GPIO_Init+0x240>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d052      	beq.n	8002420 <HAL_GPIO_Init+0x268>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a1f      	ldr	r2, [pc, #124]	@ (80023fc <HAL_GPIO_Init+0x244>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d031      	beq.n	80023e6 <HAL_GPIO_Init+0x22e>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a1e      	ldr	r2, [pc, #120]	@ (8002400 <HAL_GPIO_Init+0x248>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d02b      	beq.n	80023e2 <HAL_GPIO_Init+0x22a>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a1d      	ldr	r2, [pc, #116]	@ (8002404 <HAL_GPIO_Init+0x24c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d025      	beq.n	80023de <HAL_GPIO_Init+0x226>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a1c      	ldr	r2, [pc, #112]	@ (8002408 <HAL_GPIO_Init+0x250>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d01f      	beq.n	80023da <HAL_GPIO_Init+0x222>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a1b      	ldr	r2, [pc, #108]	@ (800240c <HAL_GPIO_Init+0x254>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d019      	beq.n	80023d6 <HAL_GPIO_Init+0x21e>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a1a      	ldr	r2, [pc, #104]	@ (8002410 <HAL_GPIO_Init+0x258>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d013      	beq.n	80023d2 <HAL_GPIO_Init+0x21a>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a19      	ldr	r2, [pc, #100]	@ (8002414 <HAL_GPIO_Init+0x25c>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d00d      	beq.n	80023ce <HAL_GPIO_Init+0x216>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a18      	ldr	r2, [pc, #96]	@ (8002418 <HAL_GPIO_Init+0x260>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d007      	beq.n	80023ca <HAL_GPIO_Init+0x212>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a17      	ldr	r2, [pc, #92]	@ (800241c <HAL_GPIO_Init+0x264>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d101      	bne.n	80023c6 <HAL_GPIO_Init+0x20e>
 80023c2:	2309      	movs	r3, #9
 80023c4:	e02d      	b.n	8002422 <HAL_GPIO_Init+0x26a>
 80023c6:	230a      	movs	r3, #10
 80023c8:	e02b      	b.n	8002422 <HAL_GPIO_Init+0x26a>
 80023ca:	2308      	movs	r3, #8
 80023cc:	e029      	b.n	8002422 <HAL_GPIO_Init+0x26a>
 80023ce:	2307      	movs	r3, #7
 80023d0:	e027      	b.n	8002422 <HAL_GPIO_Init+0x26a>
 80023d2:	2306      	movs	r3, #6
 80023d4:	e025      	b.n	8002422 <HAL_GPIO_Init+0x26a>
 80023d6:	2305      	movs	r3, #5
 80023d8:	e023      	b.n	8002422 <HAL_GPIO_Init+0x26a>
 80023da:	2304      	movs	r3, #4
 80023dc:	e021      	b.n	8002422 <HAL_GPIO_Init+0x26a>
 80023de:	2303      	movs	r3, #3
 80023e0:	e01f      	b.n	8002422 <HAL_GPIO_Init+0x26a>
 80023e2:	2302      	movs	r3, #2
 80023e4:	e01d      	b.n	8002422 <HAL_GPIO_Init+0x26a>
 80023e6:	2301      	movs	r3, #1
 80023e8:	e01b      	b.n	8002422 <HAL_GPIO_Init+0x26a>
 80023ea:	bf00      	nop
 80023ec:	58000080 	.word	0x58000080
 80023f0:	58024400 	.word	0x58024400
 80023f4:	58000400 	.word	0x58000400
 80023f8:	58020000 	.word	0x58020000
 80023fc:	58020400 	.word	0x58020400
 8002400:	58020800 	.word	0x58020800
 8002404:	58020c00 	.word	0x58020c00
 8002408:	58021000 	.word	0x58021000
 800240c:	58021400 	.word	0x58021400
 8002410:	58021800 	.word	0x58021800
 8002414:	58021c00 	.word	0x58021c00
 8002418:	58022000 	.word	0x58022000
 800241c:	58022400 	.word	0x58022400
 8002420:	2300      	movs	r3, #0
 8002422:	69fa      	ldr	r2, [r7, #28]
 8002424:	f002 0203 	and.w	r2, r2, #3
 8002428:	0092      	lsls	r2, r2, #2
 800242a:	4093      	lsls	r3, r2
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	4313      	orrs	r3, r2
 8002430:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002432:	4938      	ldr	r1, [pc, #224]	@ (8002514 <HAL_GPIO_Init+0x35c>)
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	089b      	lsrs	r3, r3, #2
 8002438:	3302      	adds	r3, #2
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002440:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	43db      	mvns	r3, r3
 800244c:	69ba      	ldr	r2, [r7, #24]
 800244e:	4013      	ands	r3, r2
 8002450:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d003      	beq.n	8002466 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	4313      	orrs	r3, r2
 8002464:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002466:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800246e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	43db      	mvns	r3, r3
 800247a:	69ba      	ldr	r2, [r7, #24]
 800247c:	4013      	ands	r3, r2
 800247e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d003      	beq.n	8002494 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	4313      	orrs	r3, r2
 8002492:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002494:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	43db      	mvns	r3, r3
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	4013      	ands	r3, r2
 80024aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d003      	beq.n	80024c0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	4313      	orrs	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	43db      	mvns	r3, r3
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4013      	ands	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d003      	beq.n	80024ea <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80024e2:	69ba      	ldr	r2, [r7, #24]
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	3301      	adds	r3, #1
 80024f4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002500:	2b00      	cmp	r3, #0
 8002502:	f47f ae63 	bne.w	80021cc <HAL_GPIO_Init+0x14>
  }
}
 8002506:	bf00      	nop
 8002508:	bf00      	nop
 800250a:	3724      	adds	r7, #36	@ 0x24
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr
 8002514:	58000400 	.word	0x58000400

08002518 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	460b      	mov	r3, r1
 8002522:	807b      	strh	r3, [r7, #2]
 8002524:	4613      	mov	r3, r2
 8002526:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002528:	787b      	ldrb	r3, [r7, #1]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800252e:	887a      	ldrh	r2, [r7, #2]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002534:	e003      	b.n	800253e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002536:	887b      	ldrh	r3, [r7, #2]
 8002538:	041a      	lsls	r2, r3, #16
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	619a      	str	r2, [r3, #24]
}
 800253e:	bf00      	nop
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
	...

0800254c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002554:	4b19      	ldr	r3, [pc, #100]	@ (80025bc <HAL_PWREx_ConfigSupply+0x70>)
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	f003 0304 	and.w	r3, r3, #4
 800255c:	2b04      	cmp	r3, #4
 800255e:	d00a      	beq.n	8002576 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002560:	4b16      	ldr	r3, [pc, #88]	@ (80025bc <HAL_PWREx_ConfigSupply+0x70>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	f003 0307 	and.w	r3, r3, #7
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	429a      	cmp	r2, r3
 800256c:	d001      	beq.n	8002572 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e01f      	b.n	80025b2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002572:	2300      	movs	r3, #0
 8002574:	e01d      	b.n	80025b2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002576:	4b11      	ldr	r3, [pc, #68]	@ (80025bc <HAL_PWREx_ConfigSupply+0x70>)
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	f023 0207 	bic.w	r2, r3, #7
 800257e:	490f      	ldr	r1, [pc, #60]	@ (80025bc <HAL_PWREx_ConfigSupply+0x70>)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4313      	orrs	r3, r2
 8002584:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002586:	f7fe ff8b 	bl	80014a0 <HAL_GetTick>
 800258a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800258c:	e009      	b.n	80025a2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800258e:	f7fe ff87 	bl	80014a0 <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800259c:	d901      	bls.n	80025a2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e007      	b.n	80025b2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80025a2:	4b06      	ldr	r3, [pc, #24]	@ (80025bc <HAL_PWREx_ConfigSupply+0x70>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025ae:	d1ee      	bne.n	800258e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3710      	adds	r7, #16
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	58024800 	.word	0x58024800

080025c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b08c      	sub	sp, #48	@ 0x30
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d102      	bne.n	80025d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	f000 bc48 	b.w	8002e64 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0301 	and.w	r3, r3, #1
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f000 8088 	beq.w	80026f2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025e2:	4b99      	ldr	r3, [pc, #612]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80025ec:	4b96      	ldr	r3, [pc, #600]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 80025ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80025f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025f4:	2b10      	cmp	r3, #16
 80025f6:	d007      	beq.n	8002608 <HAL_RCC_OscConfig+0x48>
 80025f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025fa:	2b18      	cmp	r3, #24
 80025fc:	d111      	bne.n	8002622 <HAL_RCC_OscConfig+0x62>
 80025fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002600:	f003 0303 	and.w	r3, r3, #3
 8002604:	2b02      	cmp	r3, #2
 8002606:	d10c      	bne.n	8002622 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002608:	4b8f      	ldr	r3, [pc, #572]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d06d      	beq.n	80026f0 <HAL_RCC_OscConfig+0x130>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d169      	bne.n	80026f0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	f000 bc21 	b.w	8002e64 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800262a:	d106      	bne.n	800263a <HAL_RCC_OscConfig+0x7a>
 800262c:	4b86      	ldr	r3, [pc, #536]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a85      	ldr	r2, [pc, #532]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002632:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002636:	6013      	str	r3, [r2, #0]
 8002638:	e02e      	b.n	8002698 <HAL_RCC_OscConfig+0xd8>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10c      	bne.n	800265c <HAL_RCC_OscConfig+0x9c>
 8002642:	4b81      	ldr	r3, [pc, #516]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a80      	ldr	r2, [pc, #512]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002648:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800264c:	6013      	str	r3, [r2, #0]
 800264e:	4b7e      	ldr	r3, [pc, #504]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a7d      	ldr	r2, [pc, #500]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002654:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002658:	6013      	str	r3, [r2, #0]
 800265a:	e01d      	b.n	8002698 <HAL_RCC_OscConfig+0xd8>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002664:	d10c      	bne.n	8002680 <HAL_RCC_OscConfig+0xc0>
 8002666:	4b78      	ldr	r3, [pc, #480]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a77      	ldr	r2, [pc, #476]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 800266c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002670:	6013      	str	r3, [r2, #0]
 8002672:	4b75      	ldr	r3, [pc, #468]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a74      	ldr	r2, [pc, #464]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800267c:	6013      	str	r3, [r2, #0]
 800267e:	e00b      	b.n	8002698 <HAL_RCC_OscConfig+0xd8>
 8002680:	4b71      	ldr	r3, [pc, #452]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a70      	ldr	r2, [pc, #448]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002686:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800268a:	6013      	str	r3, [r2, #0]
 800268c:	4b6e      	ldr	r3, [pc, #440]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a6d      	ldr	r2, [pc, #436]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002692:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002696:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d013      	beq.n	80026c8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a0:	f7fe fefe 	bl	80014a0 <HAL_GetTick>
 80026a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026a8:	f7fe fefa 	bl	80014a0 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b64      	cmp	r3, #100	@ 0x64
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e3d4      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026ba:	4b63      	ldr	r3, [pc, #396]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d0f0      	beq.n	80026a8 <HAL_RCC_OscConfig+0xe8>
 80026c6:	e014      	b.n	80026f2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c8:	f7fe feea 	bl	80014a0 <HAL_GetTick>
 80026cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026d0:	f7fe fee6 	bl	80014a0 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b64      	cmp	r3, #100	@ 0x64
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e3c0      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026e2:	4b59      	ldr	r3, [pc, #356]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d1f0      	bne.n	80026d0 <HAL_RCC_OscConfig+0x110>
 80026ee:	e000      	b.n	80026f2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f000 80ca 	beq.w	8002894 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002700:	4b51      	ldr	r3, [pc, #324]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002708:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800270a:	4b4f      	ldr	r3, [pc, #316]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 800270c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800270e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002710:	6a3b      	ldr	r3, [r7, #32]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d007      	beq.n	8002726 <HAL_RCC_OscConfig+0x166>
 8002716:	6a3b      	ldr	r3, [r7, #32]
 8002718:	2b18      	cmp	r3, #24
 800271a:	d156      	bne.n	80027ca <HAL_RCC_OscConfig+0x20a>
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	f003 0303 	and.w	r3, r3, #3
 8002722:	2b00      	cmp	r3, #0
 8002724:	d151      	bne.n	80027ca <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002726:	4b48      	ldr	r3, [pc, #288]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0304 	and.w	r3, r3, #4
 800272e:	2b00      	cmp	r3, #0
 8002730:	d005      	beq.n	800273e <HAL_RCC_OscConfig+0x17e>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e392      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800273e:	4b42      	ldr	r3, [pc, #264]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f023 0219 	bic.w	r2, r3, #25
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	493f      	ldr	r1, [pc, #252]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 800274c:	4313      	orrs	r3, r2
 800274e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002750:	f7fe fea6 	bl	80014a0 <HAL_GetTick>
 8002754:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002756:	e008      	b.n	800276a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002758:	f7fe fea2 	bl	80014a0 <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b02      	cmp	r3, #2
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e37c      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800276a:	4b37      	ldr	r3, [pc, #220]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0304 	and.w	r3, r3, #4
 8002772:	2b00      	cmp	r3, #0
 8002774:	d0f0      	beq.n	8002758 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002776:	f7fe fe9f 	bl	80014b8 <HAL_GetREVID>
 800277a:	4603      	mov	r3, r0
 800277c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002780:	4293      	cmp	r3, r2
 8002782:	d817      	bhi.n	80027b4 <HAL_RCC_OscConfig+0x1f4>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	691b      	ldr	r3, [r3, #16]
 8002788:	2b40      	cmp	r3, #64	@ 0x40
 800278a:	d108      	bne.n	800279e <HAL_RCC_OscConfig+0x1de>
 800278c:	4b2e      	ldr	r3, [pc, #184]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002794:	4a2c      	ldr	r2, [pc, #176]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002796:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800279a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800279c:	e07a      	b.n	8002894 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800279e:	4b2a      	ldr	r3, [pc, #168]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	031b      	lsls	r3, r3, #12
 80027ac:	4926      	ldr	r1, [pc, #152]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027b2:	e06f      	b.n	8002894 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027b4:	4b24      	ldr	r3, [pc, #144]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	691b      	ldr	r3, [r3, #16]
 80027c0:	061b      	lsls	r3, r3, #24
 80027c2:	4921      	ldr	r1, [pc, #132]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027c8:	e064      	b.n	8002894 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d047      	beq.n	8002862 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80027d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f023 0219 	bic.w	r2, r3, #25
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	491a      	ldr	r1, [pc, #104]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e4:	f7fe fe5c 	bl	80014a0 <HAL_GetTick>
 80027e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027ea:	e008      	b.n	80027fe <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027ec:	f7fe fe58 	bl	80014a0 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e332      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027fe:	4b12      	ldr	r3, [pc, #72]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0304 	and.w	r3, r3, #4
 8002806:	2b00      	cmp	r3, #0
 8002808:	d0f0      	beq.n	80027ec <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800280a:	f7fe fe55 	bl	80014b8 <HAL_GetREVID>
 800280e:	4603      	mov	r3, r0
 8002810:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002814:	4293      	cmp	r3, r2
 8002816:	d819      	bhi.n	800284c <HAL_RCC_OscConfig+0x28c>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	691b      	ldr	r3, [r3, #16]
 800281c:	2b40      	cmp	r3, #64	@ 0x40
 800281e:	d108      	bne.n	8002832 <HAL_RCC_OscConfig+0x272>
 8002820:	4b09      	ldr	r3, [pc, #36]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002828:	4a07      	ldr	r2, [pc, #28]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 800282a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800282e:	6053      	str	r3, [r2, #4]
 8002830:	e030      	b.n	8002894 <HAL_RCC_OscConfig+0x2d4>
 8002832:	4b05      	ldr	r3, [pc, #20]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	031b      	lsls	r3, r3, #12
 8002840:	4901      	ldr	r1, [pc, #4]	@ (8002848 <HAL_RCC_OscConfig+0x288>)
 8002842:	4313      	orrs	r3, r2
 8002844:	604b      	str	r3, [r1, #4]
 8002846:	e025      	b.n	8002894 <HAL_RCC_OscConfig+0x2d4>
 8002848:	58024400 	.word	0x58024400
 800284c:	4b9a      	ldr	r3, [pc, #616]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	061b      	lsls	r3, r3, #24
 800285a:	4997      	ldr	r1, [pc, #604]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 800285c:	4313      	orrs	r3, r2
 800285e:	604b      	str	r3, [r1, #4]
 8002860:	e018      	b.n	8002894 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002862:	4b95      	ldr	r3, [pc, #596]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a94      	ldr	r2, [pc, #592]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002868:	f023 0301 	bic.w	r3, r3, #1
 800286c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800286e:	f7fe fe17 	bl	80014a0 <HAL_GetTick>
 8002872:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002874:	e008      	b.n	8002888 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002876:	f7fe fe13 	bl	80014a0 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	2b02      	cmp	r3, #2
 8002882:	d901      	bls.n	8002888 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e2ed      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002888:	4b8b      	ldr	r3, [pc, #556]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	2b00      	cmp	r3, #0
 8002892:	d1f0      	bne.n	8002876 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0310 	and.w	r3, r3, #16
 800289c:	2b00      	cmp	r3, #0
 800289e:	f000 80a9 	beq.w	80029f4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028a2:	4b85      	ldr	r3, [pc, #532]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028aa:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80028ac:	4b82      	ldr	r3, [pc, #520]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 80028ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	2b08      	cmp	r3, #8
 80028b6:	d007      	beq.n	80028c8 <HAL_RCC_OscConfig+0x308>
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	2b18      	cmp	r3, #24
 80028bc:	d13a      	bne.n	8002934 <HAL_RCC_OscConfig+0x374>
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	f003 0303 	and.w	r3, r3, #3
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d135      	bne.n	8002934 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028c8:	4b7b      	ldr	r3, [pc, #492]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d005      	beq.n	80028e0 <HAL_RCC_OscConfig+0x320>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	69db      	ldr	r3, [r3, #28]
 80028d8:	2b80      	cmp	r3, #128	@ 0x80
 80028da:	d001      	beq.n	80028e0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e2c1      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028e0:	f7fe fdea 	bl	80014b8 <HAL_GetREVID>
 80028e4:	4603      	mov	r3, r0
 80028e6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d817      	bhi.n	800291e <HAL_RCC_OscConfig+0x35e>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a1b      	ldr	r3, [r3, #32]
 80028f2:	2b20      	cmp	r3, #32
 80028f4:	d108      	bne.n	8002908 <HAL_RCC_OscConfig+0x348>
 80028f6:	4b70      	ldr	r3, [pc, #448]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80028fe:	4a6e      	ldr	r2, [pc, #440]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002900:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002904:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002906:	e075      	b.n	80029f4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002908:	4b6b      	ldr	r3, [pc, #428]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a1b      	ldr	r3, [r3, #32]
 8002914:	069b      	lsls	r3, r3, #26
 8002916:	4968      	ldr	r1, [pc, #416]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002918:	4313      	orrs	r3, r2
 800291a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800291c:	e06a      	b.n	80029f4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800291e:	4b66      	ldr	r3, [pc, #408]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6a1b      	ldr	r3, [r3, #32]
 800292a:	061b      	lsls	r3, r3, #24
 800292c:	4962      	ldr	r1, [pc, #392]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 800292e:	4313      	orrs	r3, r2
 8002930:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002932:	e05f      	b.n	80029f4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	69db      	ldr	r3, [r3, #28]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d042      	beq.n	80029c2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800293c:	4b5e      	ldr	r3, [pc, #376]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a5d      	ldr	r2, [pc, #372]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002946:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002948:	f7fe fdaa 	bl	80014a0 <HAL_GetTick>
 800294c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002950:	f7fe fda6 	bl	80014a0 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e280      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002962:	4b55      	ldr	r3, [pc, #340]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800296a:	2b00      	cmp	r3, #0
 800296c:	d0f0      	beq.n	8002950 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800296e:	f7fe fda3 	bl	80014b8 <HAL_GetREVID>
 8002972:	4603      	mov	r3, r0
 8002974:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002978:	4293      	cmp	r3, r2
 800297a:	d817      	bhi.n	80029ac <HAL_RCC_OscConfig+0x3ec>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a1b      	ldr	r3, [r3, #32]
 8002980:	2b20      	cmp	r3, #32
 8002982:	d108      	bne.n	8002996 <HAL_RCC_OscConfig+0x3d6>
 8002984:	4b4c      	ldr	r3, [pc, #304]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800298c:	4a4a      	ldr	r2, [pc, #296]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 800298e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002992:	6053      	str	r3, [r2, #4]
 8002994:	e02e      	b.n	80029f4 <HAL_RCC_OscConfig+0x434>
 8002996:	4b48      	ldr	r3, [pc, #288]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	069b      	lsls	r3, r3, #26
 80029a4:	4944      	ldr	r1, [pc, #272]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 80029a6:	4313      	orrs	r3, r2
 80029a8:	604b      	str	r3, [r1, #4]
 80029aa:	e023      	b.n	80029f4 <HAL_RCC_OscConfig+0x434>
 80029ac:	4b42      	ldr	r3, [pc, #264]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	061b      	lsls	r3, r3, #24
 80029ba:	493f      	ldr	r1, [pc, #252]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	60cb      	str	r3, [r1, #12]
 80029c0:	e018      	b.n	80029f4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80029c2:	4b3d      	ldr	r3, [pc, #244]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a3c      	ldr	r2, [pc, #240]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 80029c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ce:	f7fe fd67 	bl	80014a0 <HAL_GetTick>
 80029d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029d4:	e008      	b.n	80029e8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80029d6:	f7fe fd63 	bl	80014a0 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e23d      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029e8:	4b33      	ldr	r3, [pc, #204]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d1f0      	bne.n	80029d6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0308 	and.w	r3, r3, #8
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d036      	beq.n	8002a6e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	695b      	ldr	r3, [r3, #20]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d019      	beq.n	8002a3c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a08:	4b2b      	ldr	r3, [pc, #172]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002a0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a0c:	4a2a      	ldr	r2, [pc, #168]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002a0e:	f043 0301 	orr.w	r3, r3, #1
 8002a12:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a14:	f7fe fd44 	bl	80014a0 <HAL_GetTick>
 8002a18:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a1a:	e008      	b.n	8002a2e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a1c:	f7fe fd40 	bl	80014a0 <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e21a      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a2e:	4b22      	ldr	r3, [pc, #136]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002a30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a32:	f003 0302 	and.w	r3, r3, #2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d0f0      	beq.n	8002a1c <HAL_RCC_OscConfig+0x45c>
 8002a3a:	e018      	b.n	8002a6e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a3c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002a3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a40:	4a1d      	ldr	r2, [pc, #116]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002a42:	f023 0301 	bic.w	r3, r3, #1
 8002a46:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a48:	f7fe fd2a 	bl	80014a0 <HAL_GetTick>
 8002a4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a4e:	e008      	b.n	8002a62 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a50:	f7fe fd26 	bl	80014a0 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e200      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a62:	4b15      	ldr	r3, [pc, #84]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002a64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1f0      	bne.n	8002a50 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0320 	and.w	r3, r3, #32
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d039      	beq.n	8002aee <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d01c      	beq.n	8002abc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a82:	4b0d      	ldr	r3, [pc, #52]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a0c      	ldr	r2, [pc, #48]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002a88:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a8c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a8e:	f7fe fd07 	bl	80014a0 <HAL_GetTick>
 8002a92:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a94:	e008      	b.n	8002aa8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a96:	f7fe fd03 	bl	80014a0 <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d901      	bls.n	8002aa8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e1dd      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002aa8:	4b03      	ldr	r3, [pc, #12]	@ (8002ab8 <HAL_RCC_OscConfig+0x4f8>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d0f0      	beq.n	8002a96 <HAL_RCC_OscConfig+0x4d6>
 8002ab4:	e01b      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
 8002ab6:	bf00      	nop
 8002ab8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002abc:	4b9b      	ldr	r3, [pc, #620]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a9a      	ldr	r2, [pc, #616]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002ac2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ac6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002ac8:	f7fe fcea 	bl	80014a0 <HAL_GetTick>
 8002acc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ad0:	f7fe fce6 	bl	80014a0 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e1c0      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ae2:	4b92      	ldr	r3, [pc, #584]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d1f0      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0304 	and.w	r3, r3, #4
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f000 8081 	beq.w	8002bfe <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002afc:	4b8c      	ldr	r3, [pc, #560]	@ (8002d30 <HAL_RCC_OscConfig+0x770>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a8b      	ldr	r2, [pc, #556]	@ (8002d30 <HAL_RCC_OscConfig+0x770>)
 8002b02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b06:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b08:	f7fe fcca 	bl	80014a0 <HAL_GetTick>
 8002b0c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b10:	f7fe fcc6 	bl	80014a0 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b64      	cmp	r3, #100	@ 0x64
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e1a0      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b22:	4b83      	ldr	r3, [pc, #524]	@ (8002d30 <HAL_RCC_OscConfig+0x770>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d0f0      	beq.n	8002b10 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d106      	bne.n	8002b44 <HAL_RCC_OscConfig+0x584>
 8002b36:	4b7d      	ldr	r3, [pc, #500]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002b38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b3a:	4a7c      	ldr	r2, [pc, #496]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002b3c:	f043 0301 	orr.w	r3, r3, #1
 8002b40:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b42:	e02d      	b.n	8002ba0 <HAL_RCC_OscConfig+0x5e0>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d10c      	bne.n	8002b66 <HAL_RCC_OscConfig+0x5a6>
 8002b4c:	4b77      	ldr	r3, [pc, #476]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002b4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b50:	4a76      	ldr	r2, [pc, #472]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002b52:	f023 0301 	bic.w	r3, r3, #1
 8002b56:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b58:	4b74      	ldr	r3, [pc, #464]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002b5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b5c:	4a73      	ldr	r2, [pc, #460]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002b5e:	f023 0304 	bic.w	r3, r3, #4
 8002b62:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b64:	e01c      	b.n	8002ba0 <HAL_RCC_OscConfig+0x5e0>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	2b05      	cmp	r3, #5
 8002b6c:	d10c      	bne.n	8002b88 <HAL_RCC_OscConfig+0x5c8>
 8002b6e:	4b6f      	ldr	r3, [pc, #444]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b72:	4a6e      	ldr	r2, [pc, #440]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002b74:	f043 0304 	orr.w	r3, r3, #4
 8002b78:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b7a:	4b6c      	ldr	r3, [pc, #432]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002b7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b7e:	4a6b      	ldr	r2, [pc, #428]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002b80:	f043 0301 	orr.w	r3, r3, #1
 8002b84:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b86:	e00b      	b.n	8002ba0 <HAL_RCC_OscConfig+0x5e0>
 8002b88:	4b68      	ldr	r3, [pc, #416]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002b8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b8c:	4a67      	ldr	r2, [pc, #412]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002b8e:	f023 0301 	bic.w	r3, r3, #1
 8002b92:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b94:	4b65      	ldr	r3, [pc, #404]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b98:	4a64      	ldr	r2, [pc, #400]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002b9a:	f023 0304 	bic.w	r3, r3, #4
 8002b9e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d015      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ba8:	f7fe fc7a 	bl	80014a0 <HAL_GetTick>
 8002bac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bae:	e00a      	b.n	8002bc6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bb0:	f7fe fc76 	bl	80014a0 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d901      	bls.n	8002bc6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e14e      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bc6:	4b59      	ldr	r3, [pc, #356]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d0ee      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x5f0>
 8002bd2:	e014      	b.n	8002bfe <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bd4:	f7fe fc64 	bl	80014a0 <HAL_GetTick>
 8002bd8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bda:	e00a      	b.n	8002bf2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bdc:	f7fe fc60 	bl	80014a0 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e138      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bf2:	4b4e      	ldr	r3, [pc, #312]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d1ee      	bne.n	8002bdc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	f000 812d 	beq.w	8002e62 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002c08:	4b48      	ldr	r3, [pc, #288]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002c0a:	691b      	ldr	r3, [r3, #16]
 8002c0c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c10:	2b18      	cmp	r3, #24
 8002c12:	f000 80bd 	beq.w	8002d90 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	f040 809e 	bne.w	8002d5c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c20:	4b42      	ldr	r3, [pc, #264]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a41      	ldr	r2, [pc, #260]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002c26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c2c:	f7fe fc38 	bl	80014a0 <HAL_GetTick>
 8002c30:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c32:	e008      	b.n	8002c46 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c34:	f7fe fc34 	bl	80014a0 <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d901      	bls.n	8002c46 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e10e      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c46:	4b39      	ldr	r3, [pc, #228]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d1f0      	bne.n	8002c34 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c52:	4b36      	ldr	r3, [pc, #216]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002c54:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c56:	4b37      	ldr	r3, [pc, #220]	@ (8002d34 <HAL_RCC_OscConfig+0x774>)
 8002c58:	4013      	ands	r3, r2
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002c62:	0112      	lsls	r2, r2, #4
 8002c64:	430a      	orrs	r2, r1
 8002c66:	4931      	ldr	r1, [pc, #196]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	628b      	str	r3, [r1, #40]	@ 0x28
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c70:	3b01      	subs	r3, #1
 8002c72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	025b      	lsls	r3, r3, #9
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	431a      	orrs	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c86:	3b01      	subs	r3, #1
 8002c88:	041b      	lsls	r3, r3, #16
 8002c8a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002c8e:	431a      	orrs	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c94:	3b01      	subs	r3, #1
 8002c96:	061b      	lsls	r3, r3, #24
 8002c98:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002c9c:	4923      	ldr	r1, [pc, #140]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002ca2:	4b22      	ldr	r3, [pc, #136]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca6:	4a21      	ldr	r2, [pc, #132]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002ca8:	f023 0301 	bic.w	r3, r3, #1
 8002cac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002cae:	4b1f      	ldr	r3, [pc, #124]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002cb0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002cb2:	4b21      	ldr	r3, [pc, #132]	@ (8002d38 <HAL_RCC_OscConfig+0x778>)
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002cba:	00d2      	lsls	r2, r2, #3
 8002cbc:	491b      	ldr	r1, [pc, #108]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc6:	f023 020c 	bic.w	r2, r3, #12
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cce:	4917      	ldr	r1, [pc, #92]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002cd4:	4b15      	ldr	r3, [pc, #84]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd8:	f023 0202 	bic.w	r2, r3, #2
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce0:	4912      	ldr	r1, [pc, #72]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002ce6:	4b11      	ldr	r3, [pc, #68]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cea:	4a10      	ldr	r2, [pc, #64]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002cec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cf0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf6:	4a0d      	ldr	r2, [pc, #52]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002cf8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d02:	4a0a      	ldr	r2, [pc, #40]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002d04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002d0a:	4b08      	ldr	r3, [pc, #32]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d0e:	4a07      	ldr	r2, [pc, #28]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d16:	4b05      	ldr	r3, [pc, #20]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a04      	ldr	r2, [pc, #16]	@ (8002d2c <HAL_RCC_OscConfig+0x76c>)
 8002d1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d22:	f7fe fbbd 	bl	80014a0 <HAL_GetTick>
 8002d26:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d28:	e011      	b.n	8002d4e <HAL_RCC_OscConfig+0x78e>
 8002d2a:	bf00      	nop
 8002d2c:	58024400 	.word	0x58024400
 8002d30:	58024800 	.word	0x58024800
 8002d34:	fffffc0c 	.word	0xfffffc0c
 8002d38:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d3c:	f7fe fbb0 	bl	80014a0 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e08a      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d4e:	4b47      	ldr	r3, [pc, #284]	@ (8002e6c <HAL_RCC_OscConfig+0x8ac>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d0f0      	beq.n	8002d3c <HAL_RCC_OscConfig+0x77c>
 8002d5a:	e082      	b.n	8002e62 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d5c:	4b43      	ldr	r3, [pc, #268]	@ (8002e6c <HAL_RCC_OscConfig+0x8ac>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a42      	ldr	r2, [pc, #264]	@ (8002e6c <HAL_RCC_OscConfig+0x8ac>)
 8002d62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d68:	f7fe fb9a 	bl	80014a0 <HAL_GetTick>
 8002d6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d6e:	e008      	b.n	8002d82 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d70:	f7fe fb96 	bl	80014a0 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e070      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d82:	4b3a      	ldr	r3, [pc, #232]	@ (8002e6c <HAL_RCC_OscConfig+0x8ac>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1f0      	bne.n	8002d70 <HAL_RCC_OscConfig+0x7b0>
 8002d8e:	e068      	b.n	8002e62 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002d90:	4b36      	ldr	r3, [pc, #216]	@ (8002e6c <HAL_RCC_OscConfig+0x8ac>)
 8002d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d94:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002d96:	4b35      	ldr	r3, [pc, #212]	@ (8002e6c <HAL_RCC_OscConfig+0x8ac>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d031      	beq.n	8002e08 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	f003 0203 	and.w	r2, r3, #3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d12a      	bne.n	8002e08 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	091b      	lsrs	r3, r3, #4
 8002db6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d122      	bne.n	8002e08 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dcc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d11a      	bne.n	8002e08 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	0a5b      	lsrs	r3, r3, #9
 8002dd6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dde:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d111      	bne.n	8002e08 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	0c1b      	lsrs	r3, r3, #16
 8002de8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d108      	bne.n	8002e08 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	0e1b      	lsrs	r3, r3, #24
 8002dfa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e02:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d001      	beq.n	8002e0c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e02b      	b.n	8002e64 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002e0c:	4b17      	ldr	r3, [pc, #92]	@ (8002e6c <HAL_RCC_OscConfig+0x8ac>)
 8002e0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e10:	08db      	lsrs	r3, r3, #3
 8002e12:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002e16:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e1c:	693a      	ldr	r2, [r7, #16]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d01f      	beq.n	8002e62 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002e22:	4b12      	ldr	r3, [pc, #72]	@ (8002e6c <HAL_RCC_OscConfig+0x8ac>)
 8002e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e26:	4a11      	ldr	r2, [pc, #68]	@ (8002e6c <HAL_RCC_OscConfig+0x8ac>)
 8002e28:	f023 0301 	bic.w	r3, r3, #1
 8002e2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e2e:	f7fe fb37 	bl	80014a0 <HAL_GetTick>
 8002e32:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002e34:	bf00      	nop
 8002e36:	f7fe fb33 	bl	80014a0 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d0f9      	beq.n	8002e36 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002e42:	4b0a      	ldr	r3, [pc, #40]	@ (8002e6c <HAL_RCC_OscConfig+0x8ac>)
 8002e44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e46:	4b0a      	ldr	r3, [pc, #40]	@ (8002e70 <HAL_RCC_OscConfig+0x8b0>)
 8002e48:	4013      	ands	r3, r2
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e4e:	00d2      	lsls	r2, r2, #3
 8002e50:	4906      	ldr	r1, [pc, #24]	@ (8002e6c <HAL_RCC_OscConfig+0x8ac>)
 8002e52:	4313      	orrs	r3, r2
 8002e54:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002e56:	4b05      	ldr	r3, [pc, #20]	@ (8002e6c <HAL_RCC_OscConfig+0x8ac>)
 8002e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e5a:	4a04      	ldr	r2, [pc, #16]	@ (8002e6c <HAL_RCC_OscConfig+0x8ac>)
 8002e5c:	f043 0301 	orr.w	r3, r3, #1
 8002e60:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3730      	adds	r7, #48	@ 0x30
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	58024400 	.word	0x58024400
 8002e70:	ffff0007 	.word	0xffff0007

08002e74 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e19c      	b.n	80031c2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e88:	4b8a      	ldr	r3, [pc, #552]	@ (80030b4 <HAL_RCC_ClockConfig+0x240>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 030f 	and.w	r3, r3, #15
 8002e90:	683a      	ldr	r2, [r7, #0]
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d910      	bls.n	8002eb8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e96:	4b87      	ldr	r3, [pc, #540]	@ (80030b4 <HAL_RCC_ClockConfig+0x240>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f023 020f 	bic.w	r2, r3, #15
 8002e9e:	4985      	ldr	r1, [pc, #532]	@ (80030b4 <HAL_RCC_ClockConfig+0x240>)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ea6:	4b83      	ldr	r3, [pc, #524]	@ (80030b4 <HAL_RCC_ClockConfig+0x240>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 030f 	and.w	r3, r3, #15
 8002eae:	683a      	ldr	r2, [r7, #0]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d001      	beq.n	8002eb8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e184      	b.n	80031c2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0304 	and.w	r3, r3, #4
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d010      	beq.n	8002ee6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	691a      	ldr	r2, [r3, #16]
 8002ec8:	4b7b      	ldr	r3, [pc, #492]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d908      	bls.n	8002ee6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002ed4:	4b78      	ldr	r3, [pc, #480]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002ed6:	699b      	ldr	r3, [r3, #24]
 8002ed8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	691b      	ldr	r3, [r3, #16]
 8002ee0:	4975      	ldr	r1, [pc, #468]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0308 	and.w	r3, r3, #8
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d010      	beq.n	8002f14 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	695a      	ldr	r2, [r3, #20]
 8002ef6:	4b70      	ldr	r3, [pc, #448]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002ef8:	69db      	ldr	r3, [r3, #28]
 8002efa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d908      	bls.n	8002f14 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002f02:	4b6d      	ldr	r3, [pc, #436]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002f04:	69db      	ldr	r3, [r3, #28]
 8002f06:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	496a      	ldr	r1, [pc, #424]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0310 	and.w	r3, r3, #16
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d010      	beq.n	8002f42 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	699a      	ldr	r2, [r3, #24]
 8002f24:	4b64      	ldr	r3, [pc, #400]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002f26:	69db      	ldr	r3, [r3, #28]
 8002f28:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d908      	bls.n	8002f42 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002f30:	4b61      	ldr	r3, [pc, #388]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002f32:	69db      	ldr	r3, [r3, #28]
 8002f34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	495e      	ldr	r1, [pc, #376]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0320 	and.w	r3, r3, #32
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d010      	beq.n	8002f70 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	69da      	ldr	r2, [r3, #28]
 8002f52:	4b59      	ldr	r3, [pc, #356]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d908      	bls.n	8002f70 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002f5e:	4b56      	ldr	r3, [pc, #344]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	69db      	ldr	r3, [r3, #28]
 8002f6a:	4953      	ldr	r1, [pc, #332]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0302 	and.w	r3, r3, #2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d010      	beq.n	8002f9e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	68da      	ldr	r2, [r3, #12]
 8002f80:	4b4d      	ldr	r3, [pc, #308]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002f82:	699b      	ldr	r3, [r3, #24]
 8002f84:	f003 030f 	and.w	r3, r3, #15
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d908      	bls.n	8002f9e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f8c:	4b4a      	ldr	r3, [pc, #296]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	f023 020f 	bic.w	r2, r3, #15
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	4947      	ldr	r1, [pc, #284]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d055      	beq.n	8003056 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002faa:	4b43      	ldr	r3, [pc, #268]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002fac:	699b      	ldr	r3, [r3, #24]
 8002fae:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	4940      	ldr	r1, [pc, #256]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d107      	bne.n	8002fd4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fc4:	4b3c      	ldr	r3, [pc, #240]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d121      	bne.n	8003014 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e0f6      	b.n	80031c2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	2b03      	cmp	r3, #3
 8002fda:	d107      	bne.n	8002fec <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002fdc:	4b36      	ldr	r3, [pc, #216]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d115      	bne.n	8003014 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e0ea      	b.n	80031c2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d107      	bne.n	8003004 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002ff4:	4b30      	ldr	r3, [pc, #192]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d109      	bne.n	8003014 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e0de      	b.n	80031c2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003004:	4b2c      	ldr	r3, [pc, #176]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0304 	and.w	r3, r3, #4
 800300c:	2b00      	cmp	r3, #0
 800300e:	d101      	bne.n	8003014 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e0d6      	b.n	80031c2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003014:	4b28      	ldr	r3, [pc, #160]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	f023 0207 	bic.w	r2, r3, #7
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	4925      	ldr	r1, [pc, #148]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8003022:	4313      	orrs	r3, r2
 8003024:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003026:	f7fe fa3b 	bl	80014a0 <HAL_GetTick>
 800302a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800302c:	e00a      	b.n	8003044 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800302e:	f7fe fa37 	bl	80014a0 <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	f241 3288 	movw	r2, #5000	@ 0x1388
 800303c:	4293      	cmp	r3, r2
 800303e:	d901      	bls.n	8003044 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e0be      	b.n	80031c2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003044:	4b1c      	ldr	r3, [pc, #112]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	00db      	lsls	r3, r3, #3
 8003052:	429a      	cmp	r2, r3
 8003054:	d1eb      	bne.n	800302e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0302 	and.w	r3, r3, #2
 800305e:	2b00      	cmp	r3, #0
 8003060:	d010      	beq.n	8003084 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	68da      	ldr	r2, [r3, #12]
 8003066:	4b14      	ldr	r3, [pc, #80]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8003068:	699b      	ldr	r3, [r3, #24]
 800306a:	f003 030f 	and.w	r3, r3, #15
 800306e:	429a      	cmp	r2, r3
 8003070:	d208      	bcs.n	8003084 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003072:	4b11      	ldr	r3, [pc, #68]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	f023 020f 	bic.w	r2, r3, #15
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	490e      	ldr	r1, [pc, #56]	@ (80030b8 <HAL_RCC_ClockConfig+0x244>)
 8003080:	4313      	orrs	r3, r2
 8003082:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003084:	4b0b      	ldr	r3, [pc, #44]	@ (80030b4 <HAL_RCC_ClockConfig+0x240>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 030f 	and.w	r3, r3, #15
 800308c:	683a      	ldr	r2, [r7, #0]
 800308e:	429a      	cmp	r2, r3
 8003090:	d214      	bcs.n	80030bc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003092:	4b08      	ldr	r3, [pc, #32]	@ (80030b4 <HAL_RCC_ClockConfig+0x240>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f023 020f 	bic.w	r2, r3, #15
 800309a:	4906      	ldr	r1, [pc, #24]	@ (80030b4 <HAL_RCC_ClockConfig+0x240>)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	4313      	orrs	r3, r2
 80030a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030a2:	4b04      	ldr	r3, [pc, #16]	@ (80030b4 <HAL_RCC_ClockConfig+0x240>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 030f 	and.w	r3, r3, #15
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d005      	beq.n	80030bc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e086      	b.n	80031c2 <HAL_RCC_ClockConfig+0x34e>
 80030b4:	52002000 	.word	0x52002000
 80030b8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0304 	and.w	r3, r3, #4
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d010      	beq.n	80030ea <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	691a      	ldr	r2, [r3, #16]
 80030cc:	4b3f      	ldr	r3, [pc, #252]	@ (80031cc <HAL_RCC_ClockConfig+0x358>)
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d208      	bcs.n	80030ea <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80030d8:	4b3c      	ldr	r3, [pc, #240]	@ (80031cc <HAL_RCC_ClockConfig+0x358>)
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	691b      	ldr	r3, [r3, #16]
 80030e4:	4939      	ldr	r1, [pc, #228]	@ (80031cc <HAL_RCC_ClockConfig+0x358>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0308 	and.w	r3, r3, #8
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d010      	beq.n	8003118 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	695a      	ldr	r2, [r3, #20]
 80030fa:	4b34      	ldr	r3, [pc, #208]	@ (80031cc <HAL_RCC_ClockConfig+0x358>)
 80030fc:	69db      	ldr	r3, [r3, #28]
 80030fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003102:	429a      	cmp	r2, r3
 8003104:	d208      	bcs.n	8003118 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003106:	4b31      	ldr	r3, [pc, #196]	@ (80031cc <HAL_RCC_ClockConfig+0x358>)
 8003108:	69db      	ldr	r3, [r3, #28]
 800310a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	492e      	ldr	r1, [pc, #184]	@ (80031cc <HAL_RCC_ClockConfig+0x358>)
 8003114:	4313      	orrs	r3, r2
 8003116:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0310 	and.w	r3, r3, #16
 8003120:	2b00      	cmp	r3, #0
 8003122:	d010      	beq.n	8003146 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	699a      	ldr	r2, [r3, #24]
 8003128:	4b28      	ldr	r3, [pc, #160]	@ (80031cc <HAL_RCC_ClockConfig+0x358>)
 800312a:	69db      	ldr	r3, [r3, #28]
 800312c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003130:	429a      	cmp	r2, r3
 8003132:	d208      	bcs.n	8003146 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003134:	4b25      	ldr	r3, [pc, #148]	@ (80031cc <HAL_RCC_ClockConfig+0x358>)
 8003136:	69db      	ldr	r3, [r3, #28]
 8003138:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	4922      	ldr	r1, [pc, #136]	@ (80031cc <HAL_RCC_ClockConfig+0x358>)
 8003142:	4313      	orrs	r3, r2
 8003144:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0320 	and.w	r3, r3, #32
 800314e:	2b00      	cmp	r3, #0
 8003150:	d010      	beq.n	8003174 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	69da      	ldr	r2, [r3, #28]
 8003156:	4b1d      	ldr	r3, [pc, #116]	@ (80031cc <HAL_RCC_ClockConfig+0x358>)
 8003158:	6a1b      	ldr	r3, [r3, #32]
 800315a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800315e:	429a      	cmp	r2, r3
 8003160:	d208      	bcs.n	8003174 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003162:	4b1a      	ldr	r3, [pc, #104]	@ (80031cc <HAL_RCC_ClockConfig+0x358>)
 8003164:	6a1b      	ldr	r3, [r3, #32]
 8003166:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	69db      	ldr	r3, [r3, #28]
 800316e:	4917      	ldr	r1, [pc, #92]	@ (80031cc <HAL_RCC_ClockConfig+0x358>)
 8003170:	4313      	orrs	r3, r2
 8003172:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003174:	f000 f834 	bl	80031e0 <HAL_RCC_GetSysClockFreq>
 8003178:	4602      	mov	r2, r0
 800317a:	4b14      	ldr	r3, [pc, #80]	@ (80031cc <HAL_RCC_ClockConfig+0x358>)
 800317c:	699b      	ldr	r3, [r3, #24]
 800317e:	0a1b      	lsrs	r3, r3, #8
 8003180:	f003 030f 	and.w	r3, r3, #15
 8003184:	4912      	ldr	r1, [pc, #72]	@ (80031d0 <HAL_RCC_ClockConfig+0x35c>)
 8003186:	5ccb      	ldrb	r3, [r1, r3]
 8003188:	f003 031f 	and.w	r3, r3, #31
 800318c:	fa22 f303 	lsr.w	r3, r2, r3
 8003190:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003192:	4b0e      	ldr	r3, [pc, #56]	@ (80031cc <HAL_RCC_ClockConfig+0x358>)
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	f003 030f 	and.w	r3, r3, #15
 800319a:	4a0d      	ldr	r2, [pc, #52]	@ (80031d0 <HAL_RCC_ClockConfig+0x35c>)
 800319c:	5cd3      	ldrb	r3, [r2, r3]
 800319e:	f003 031f 	and.w	r3, r3, #31
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	fa22 f303 	lsr.w	r3, r2, r3
 80031a8:	4a0a      	ldr	r2, [pc, #40]	@ (80031d4 <HAL_RCC_ClockConfig+0x360>)
 80031aa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80031ac:	4a0a      	ldr	r2, [pc, #40]	@ (80031d8 <HAL_RCC_ClockConfig+0x364>)
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80031b2:	4b0a      	ldr	r3, [pc, #40]	@ (80031dc <HAL_RCC_ClockConfig+0x368>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7fe f928 	bl	800140c <HAL_InitTick>
 80031bc:	4603      	mov	r3, r0
 80031be:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80031c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3718      	adds	r7, #24
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	58024400 	.word	0x58024400
 80031d0:	08007ec0 	.word	0x08007ec0
 80031d4:	24000004 	.word	0x24000004
 80031d8:	24000000 	.word	0x24000000
 80031dc:	24000008 	.word	0x24000008

080031e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b089      	sub	sp, #36	@ 0x24
 80031e4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031e6:	4bb3      	ldr	r3, [pc, #716]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031ee:	2b18      	cmp	r3, #24
 80031f0:	f200 8155 	bhi.w	800349e <HAL_RCC_GetSysClockFreq+0x2be>
 80031f4:	a201      	add	r2, pc, #4	@ (adr r2, 80031fc <HAL_RCC_GetSysClockFreq+0x1c>)
 80031f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031fa:	bf00      	nop
 80031fc:	08003261 	.word	0x08003261
 8003200:	0800349f 	.word	0x0800349f
 8003204:	0800349f 	.word	0x0800349f
 8003208:	0800349f 	.word	0x0800349f
 800320c:	0800349f 	.word	0x0800349f
 8003210:	0800349f 	.word	0x0800349f
 8003214:	0800349f 	.word	0x0800349f
 8003218:	0800349f 	.word	0x0800349f
 800321c:	08003287 	.word	0x08003287
 8003220:	0800349f 	.word	0x0800349f
 8003224:	0800349f 	.word	0x0800349f
 8003228:	0800349f 	.word	0x0800349f
 800322c:	0800349f 	.word	0x0800349f
 8003230:	0800349f 	.word	0x0800349f
 8003234:	0800349f 	.word	0x0800349f
 8003238:	0800349f 	.word	0x0800349f
 800323c:	0800328d 	.word	0x0800328d
 8003240:	0800349f 	.word	0x0800349f
 8003244:	0800349f 	.word	0x0800349f
 8003248:	0800349f 	.word	0x0800349f
 800324c:	0800349f 	.word	0x0800349f
 8003250:	0800349f 	.word	0x0800349f
 8003254:	0800349f 	.word	0x0800349f
 8003258:	0800349f 	.word	0x0800349f
 800325c:	08003293 	.word	0x08003293
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003260:	4b94      	ldr	r3, [pc, #592]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0320 	and.w	r3, r3, #32
 8003268:	2b00      	cmp	r3, #0
 800326a:	d009      	beq.n	8003280 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800326c:	4b91      	ldr	r3, [pc, #580]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	08db      	lsrs	r3, r3, #3
 8003272:	f003 0303 	and.w	r3, r3, #3
 8003276:	4a90      	ldr	r2, [pc, #576]	@ (80034b8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003278:	fa22 f303 	lsr.w	r3, r2, r3
 800327c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800327e:	e111      	b.n	80034a4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003280:	4b8d      	ldr	r3, [pc, #564]	@ (80034b8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003282:	61bb      	str	r3, [r7, #24]
      break;
 8003284:	e10e      	b.n	80034a4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003286:	4b8d      	ldr	r3, [pc, #564]	@ (80034bc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003288:	61bb      	str	r3, [r7, #24]
      break;
 800328a:	e10b      	b.n	80034a4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800328c:	4b8c      	ldr	r3, [pc, #560]	@ (80034c0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800328e:	61bb      	str	r3, [r7, #24]
      break;
 8003290:	e108      	b.n	80034a4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003292:	4b88      	ldr	r3, [pc, #544]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003296:	f003 0303 	and.w	r3, r3, #3
 800329a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800329c:	4b85      	ldr	r3, [pc, #532]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800329e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a0:	091b      	lsrs	r3, r3, #4
 80032a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032a6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80032a8:	4b82      	ldr	r3, [pc, #520]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80032b2:	4b80      	ldr	r3, [pc, #512]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032b6:	08db      	lsrs	r3, r3, #3
 80032b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	fb02 f303 	mul.w	r3, r2, r3
 80032c2:	ee07 3a90 	vmov	s15, r3
 80032c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032ca:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f000 80e1 	beq.w	8003498 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	2b02      	cmp	r3, #2
 80032da:	f000 8083 	beq.w	80033e4 <HAL_RCC_GetSysClockFreq+0x204>
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	f200 80a1 	bhi.w	8003428 <HAL_RCC_GetSysClockFreq+0x248>
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d003      	beq.n	80032f4 <HAL_RCC_GetSysClockFreq+0x114>
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d056      	beq.n	80033a0 <HAL_RCC_GetSysClockFreq+0x1c0>
 80032f2:	e099      	b.n	8003428 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80032f4:	4b6f      	ldr	r3, [pc, #444]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0320 	and.w	r3, r3, #32
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d02d      	beq.n	800335c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003300:	4b6c      	ldr	r3, [pc, #432]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	08db      	lsrs	r3, r3, #3
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	4a6b      	ldr	r2, [pc, #428]	@ (80034b8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800330c:	fa22 f303 	lsr.w	r3, r2, r3
 8003310:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	ee07 3a90 	vmov	s15, r3
 8003318:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	ee07 3a90 	vmov	s15, r3
 8003322:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003326:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800332a:	4b62      	ldr	r3, [pc, #392]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800332c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003332:	ee07 3a90 	vmov	s15, r3
 8003336:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800333a:	ed97 6a02 	vldr	s12, [r7, #8]
 800333e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80034c4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003342:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800334a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800334e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003356:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800335a:	e087      	b.n	800346c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	ee07 3a90 	vmov	s15, r3
 8003362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003366:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80034c8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800336a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800336e:	4b51      	ldr	r3, [pc, #324]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003372:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003376:	ee07 3a90 	vmov	s15, r3
 800337a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800337e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003382:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80034c4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003386:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800338a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800338e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003392:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003396:	ee67 7a27 	vmul.f32	s15, s14, s15
 800339a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800339e:	e065      	b.n	800346c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	ee07 3a90 	vmov	s15, r3
 80033a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033aa:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80034cc <HAL_RCC_GetSysClockFreq+0x2ec>
 80033ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033b2:	4b40      	ldr	r3, [pc, #256]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033ba:	ee07 3a90 	vmov	s15, r3
 80033be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80033c6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80034c4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80033e2:	e043      	b.n	800346c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	ee07 3a90 	vmov	s15, r3
 80033ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033ee:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80034d0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80033f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033f6:	4b2f      	ldr	r3, [pc, #188]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033fe:	ee07 3a90 	vmov	s15, r3
 8003402:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003406:	ed97 6a02 	vldr	s12, [r7, #8]
 800340a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80034c4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800340e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003412:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003416:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800341a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800341e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003422:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003426:	e021      	b.n	800346c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	ee07 3a90 	vmov	s15, r3
 800342e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003432:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80034cc <HAL_RCC_GetSysClockFreq+0x2ec>
 8003436:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800343a:	4b1e      	ldr	r3, [pc, #120]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800343c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003442:	ee07 3a90 	vmov	s15, r3
 8003446:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800344a:	ed97 6a02 	vldr	s12, [r7, #8]
 800344e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80034c4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003452:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003456:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800345a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800345e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003462:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003466:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800346a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800346c:	4b11      	ldr	r3, [pc, #68]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800346e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003470:	0a5b      	lsrs	r3, r3, #9
 8003472:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003476:	3301      	adds	r3, #1
 8003478:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	ee07 3a90 	vmov	s15, r3
 8003480:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003484:	edd7 6a07 	vldr	s13, [r7, #28]
 8003488:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800348c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003490:	ee17 3a90 	vmov	r3, s15
 8003494:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003496:	e005      	b.n	80034a4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003498:	2300      	movs	r3, #0
 800349a:	61bb      	str	r3, [r7, #24]
      break;
 800349c:	e002      	b.n	80034a4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800349e:	4b07      	ldr	r3, [pc, #28]	@ (80034bc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80034a0:	61bb      	str	r3, [r7, #24]
      break;
 80034a2:	bf00      	nop
  }

  return sysclockfreq;
 80034a4:	69bb      	ldr	r3, [r7, #24]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3724      	adds	r7, #36	@ 0x24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	58024400 	.word	0x58024400
 80034b8:	03d09000 	.word	0x03d09000
 80034bc:	003d0900 	.word	0x003d0900
 80034c0:	007a1200 	.word	0x007a1200
 80034c4:	46000000 	.word	0x46000000
 80034c8:	4c742400 	.word	0x4c742400
 80034cc:	4a742400 	.word	0x4a742400
 80034d0:	4af42400 	.word	0x4af42400

080034d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80034da:	f7ff fe81 	bl	80031e0 <HAL_RCC_GetSysClockFreq>
 80034de:	4602      	mov	r2, r0
 80034e0:	4b10      	ldr	r3, [pc, #64]	@ (8003524 <HAL_RCC_GetHCLKFreq+0x50>)
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	0a1b      	lsrs	r3, r3, #8
 80034e6:	f003 030f 	and.w	r3, r3, #15
 80034ea:	490f      	ldr	r1, [pc, #60]	@ (8003528 <HAL_RCC_GetHCLKFreq+0x54>)
 80034ec:	5ccb      	ldrb	r3, [r1, r3]
 80034ee:	f003 031f 	and.w	r3, r3, #31
 80034f2:	fa22 f303 	lsr.w	r3, r2, r3
 80034f6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80034f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003524 <HAL_RCC_GetHCLKFreq+0x50>)
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	f003 030f 	and.w	r3, r3, #15
 8003500:	4a09      	ldr	r2, [pc, #36]	@ (8003528 <HAL_RCC_GetHCLKFreq+0x54>)
 8003502:	5cd3      	ldrb	r3, [r2, r3]
 8003504:	f003 031f 	and.w	r3, r3, #31
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	fa22 f303 	lsr.w	r3, r2, r3
 800350e:	4a07      	ldr	r2, [pc, #28]	@ (800352c <HAL_RCC_GetHCLKFreq+0x58>)
 8003510:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003512:	4a07      	ldr	r2, [pc, #28]	@ (8003530 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003518:	4b04      	ldr	r3, [pc, #16]	@ (800352c <HAL_RCC_GetHCLKFreq+0x58>)
 800351a:	681b      	ldr	r3, [r3, #0]
}
 800351c:	4618      	mov	r0, r3
 800351e:	3708      	adds	r7, #8
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	58024400 	.word	0x58024400
 8003528:	08007ec0 	.word	0x08007ec0
 800352c:	24000004 	.word	0x24000004
 8003530:	24000000 	.word	0x24000000

08003534 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003538:	f7ff ffcc 	bl	80034d4 <HAL_RCC_GetHCLKFreq>
 800353c:	4602      	mov	r2, r0
 800353e:	4b06      	ldr	r3, [pc, #24]	@ (8003558 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003540:	69db      	ldr	r3, [r3, #28]
 8003542:	091b      	lsrs	r3, r3, #4
 8003544:	f003 0307 	and.w	r3, r3, #7
 8003548:	4904      	ldr	r1, [pc, #16]	@ (800355c <HAL_RCC_GetPCLK1Freq+0x28>)
 800354a:	5ccb      	ldrb	r3, [r1, r3]
 800354c:	f003 031f 	and.w	r3, r3, #31
 8003550:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003554:	4618      	mov	r0, r3
 8003556:	bd80      	pop	{r7, pc}
 8003558:	58024400 	.word	0x58024400
 800355c:	08007ec0 	.word	0x08007ec0

08003560 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003564:	f7ff ffb6 	bl	80034d4 <HAL_RCC_GetHCLKFreq>
 8003568:	4602      	mov	r2, r0
 800356a:	4b06      	ldr	r3, [pc, #24]	@ (8003584 <HAL_RCC_GetPCLK2Freq+0x24>)
 800356c:	69db      	ldr	r3, [r3, #28]
 800356e:	0a1b      	lsrs	r3, r3, #8
 8003570:	f003 0307 	and.w	r3, r3, #7
 8003574:	4904      	ldr	r1, [pc, #16]	@ (8003588 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003576:	5ccb      	ldrb	r3, [r1, r3]
 8003578:	f003 031f 	and.w	r3, r3, #31
 800357c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003580:	4618      	mov	r0, r3
 8003582:	bd80      	pop	{r7, pc}
 8003584:	58024400 	.word	0x58024400
 8003588:	08007ec0 	.word	0x08007ec0

0800358c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800358c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003590:	b0ca      	sub	sp, #296	@ 0x128
 8003592:	af00      	add	r7, sp, #0
 8003594:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003598:	2300      	movs	r3, #0
 800359a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800359e:	2300      	movs	r3, #0
 80035a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80035a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ac:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80035b0:	2500      	movs	r5, #0
 80035b2:	ea54 0305 	orrs.w	r3, r4, r5
 80035b6:	d049      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80035b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035be:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035c2:	d02f      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80035c4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035c8:	d828      	bhi.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80035ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035ce:	d01a      	beq.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80035d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035d4:	d822      	bhi.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80035da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035de:	d007      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80035e0:	e01c      	b.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035e2:	4bb8      	ldr	r3, [pc, #736]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e6:	4ab7      	ldr	r2, [pc, #732]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80035ee:	e01a      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80035f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f4:	3308      	adds	r3, #8
 80035f6:	2102      	movs	r1, #2
 80035f8:	4618      	mov	r0, r3
 80035fa:	f001 fc8f 	bl	8004f1c <RCCEx_PLL2_Config>
 80035fe:	4603      	mov	r3, r0
 8003600:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003604:	e00f      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800360a:	3328      	adds	r3, #40	@ 0x28
 800360c:	2102      	movs	r1, #2
 800360e:	4618      	mov	r0, r3
 8003610:	f001 fd36 	bl	8005080 <RCCEx_PLL3_Config>
 8003614:	4603      	mov	r3, r0
 8003616:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800361a:	e004      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003622:	e000      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003624:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003626:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10a      	bne.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800362e:	4ba5      	ldr	r3, [pc, #660]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003630:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003632:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800363a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800363c:	4aa1      	ldr	r2, [pc, #644]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800363e:	430b      	orrs	r3, r1
 8003640:	6513      	str	r3, [r2, #80]	@ 0x50
 8003642:	e003      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003644:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003648:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800364c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003654:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003658:	f04f 0900 	mov.w	r9, #0
 800365c:	ea58 0309 	orrs.w	r3, r8, r9
 8003660:	d047      	beq.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003668:	2b04      	cmp	r3, #4
 800366a:	d82a      	bhi.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800366c:	a201      	add	r2, pc, #4	@ (adr r2, 8003674 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800366e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003672:	bf00      	nop
 8003674:	08003689 	.word	0x08003689
 8003678:	08003697 	.word	0x08003697
 800367c:	080036ad 	.word	0x080036ad
 8003680:	080036cb 	.word	0x080036cb
 8003684:	080036cb 	.word	0x080036cb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003688:	4b8e      	ldr	r3, [pc, #568]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800368a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800368c:	4a8d      	ldr	r2, [pc, #564]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800368e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003692:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003694:	e01a      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800369a:	3308      	adds	r3, #8
 800369c:	2100      	movs	r1, #0
 800369e:	4618      	mov	r0, r3
 80036a0:	f001 fc3c 	bl	8004f1c <RCCEx_PLL2_Config>
 80036a4:	4603      	mov	r3, r0
 80036a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036aa:	e00f      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036b0:	3328      	adds	r3, #40	@ 0x28
 80036b2:	2100      	movs	r1, #0
 80036b4:	4618      	mov	r0, r3
 80036b6:	f001 fce3 	bl	8005080 <RCCEx_PLL3_Config>
 80036ba:	4603      	mov	r3, r0
 80036bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036c0:	e004      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036c8:	e000      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80036ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d10a      	bne.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036d4:	4b7b      	ldr	r3, [pc, #492]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036d8:	f023 0107 	bic.w	r1, r3, #7
 80036dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e2:	4a78      	ldr	r2, [pc, #480]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036e4:	430b      	orrs	r3, r1
 80036e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80036e8:	e003      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80036f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036fa:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80036fe:	f04f 0b00 	mov.w	fp, #0
 8003702:	ea5a 030b 	orrs.w	r3, sl, fp
 8003706:	d04c      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800370c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800370e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003712:	d030      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003714:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003718:	d829      	bhi.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800371a:	2bc0      	cmp	r3, #192	@ 0xc0
 800371c:	d02d      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800371e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003720:	d825      	bhi.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003722:	2b80      	cmp	r3, #128	@ 0x80
 8003724:	d018      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003726:	2b80      	cmp	r3, #128	@ 0x80
 8003728:	d821      	bhi.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800372a:	2b00      	cmp	r3, #0
 800372c:	d002      	beq.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800372e:	2b40      	cmp	r3, #64	@ 0x40
 8003730:	d007      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003732:	e01c      	b.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003734:	4b63      	ldr	r3, [pc, #396]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003738:	4a62      	ldr	r2, [pc, #392]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800373a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800373e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003740:	e01c      	b.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003746:	3308      	adds	r3, #8
 8003748:	2100      	movs	r1, #0
 800374a:	4618      	mov	r0, r3
 800374c:	f001 fbe6 	bl	8004f1c <RCCEx_PLL2_Config>
 8003750:	4603      	mov	r3, r0
 8003752:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003756:	e011      	b.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800375c:	3328      	adds	r3, #40	@ 0x28
 800375e:	2100      	movs	r1, #0
 8003760:	4618      	mov	r0, r3
 8003762:	f001 fc8d 	bl	8005080 <RCCEx_PLL3_Config>
 8003766:	4603      	mov	r3, r0
 8003768:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800376c:	e006      	b.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003774:	e002      	b.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003776:	bf00      	nop
 8003778:	e000      	b.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800377a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800377c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003780:	2b00      	cmp	r3, #0
 8003782:	d10a      	bne.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003784:	4b4f      	ldr	r3, [pc, #316]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003786:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003788:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800378c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003790:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003792:	4a4c      	ldr	r2, [pc, #304]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003794:	430b      	orrs	r3, r1
 8003796:	6513      	str	r3, [r2, #80]	@ 0x50
 8003798:	e003      	b.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800379a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800379e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80037a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037aa:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80037ae:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80037b2:	2300      	movs	r3, #0
 80037b4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80037b8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80037bc:	460b      	mov	r3, r1
 80037be:	4313      	orrs	r3, r2
 80037c0:	d053      	beq.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80037c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80037ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037ce:	d035      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80037d0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037d4:	d82e      	bhi.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80037d6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80037da:	d031      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80037dc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80037e0:	d828      	bhi.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80037e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037e6:	d01a      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x292>
 80037e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037ec:	d822      	bhi.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d003      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80037f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037f6:	d007      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80037f8:	e01c      	b.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037fa:	4b32      	ldr	r3, [pc, #200]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fe:	4a31      	ldr	r2, [pc, #196]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003800:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003804:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003806:	e01c      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800380c:	3308      	adds	r3, #8
 800380e:	2100      	movs	r1, #0
 8003810:	4618      	mov	r0, r3
 8003812:	f001 fb83 	bl	8004f1c <RCCEx_PLL2_Config>
 8003816:	4603      	mov	r3, r0
 8003818:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800381c:	e011      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800381e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003822:	3328      	adds	r3, #40	@ 0x28
 8003824:	2100      	movs	r1, #0
 8003826:	4618      	mov	r0, r3
 8003828:	f001 fc2a 	bl	8005080 <RCCEx_PLL3_Config>
 800382c:	4603      	mov	r3, r0
 800382e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003832:	e006      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800383a:	e002      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800383c:	bf00      	nop
 800383e:	e000      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003840:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003842:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003846:	2b00      	cmp	r3, #0
 8003848:	d10b      	bne.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800384a:	4b1e      	ldr	r3, [pc, #120]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800384c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800384e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003856:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800385a:	4a1a      	ldr	r2, [pc, #104]	@ (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800385c:	430b      	orrs	r3, r1
 800385e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003860:	e003      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003862:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003866:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800386a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800386e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003872:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003876:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800387a:	2300      	movs	r3, #0
 800387c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003880:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003884:	460b      	mov	r3, r1
 8003886:	4313      	orrs	r3, r2
 8003888:	d056      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800388a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800388e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003892:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003896:	d038      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003898:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800389c:	d831      	bhi.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800389e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80038a2:	d034      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80038a4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80038a8:	d82b      	bhi.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038ae:	d01d      	beq.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x360>
 80038b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038b4:	d825      	bhi.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d006      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80038ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038be:	d00a      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80038c0:	e01f      	b.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038c2:	bf00      	nop
 80038c4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038c8:	4ba2      	ldr	r3, [pc, #648]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038cc:	4aa1      	ldr	r2, [pc, #644]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038d4:	e01c      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038da:	3308      	adds	r3, #8
 80038dc:	2100      	movs	r1, #0
 80038de:	4618      	mov	r0, r3
 80038e0:	f001 fb1c 	bl	8004f1c <RCCEx_PLL2_Config>
 80038e4:	4603      	mov	r3, r0
 80038e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80038ea:	e011      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038f0:	3328      	adds	r3, #40	@ 0x28
 80038f2:	2100      	movs	r1, #0
 80038f4:	4618      	mov	r0, r3
 80038f6:	f001 fbc3 	bl	8005080 <RCCEx_PLL3_Config>
 80038fa:	4603      	mov	r3, r0
 80038fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003900:	e006      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003908:	e002      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800390a:	bf00      	nop
 800390c:	e000      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800390e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003910:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003914:	2b00      	cmp	r3, #0
 8003916:	d10b      	bne.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003918:	4b8e      	ldr	r3, [pc, #568]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800391a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800391c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003924:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003928:	4a8a      	ldr	r2, [pc, #552]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800392a:	430b      	orrs	r3, r1
 800392c:	6593      	str	r3, [r2, #88]	@ 0x58
 800392e:	e003      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003930:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003934:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003940:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003944:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003948:	2300      	movs	r3, #0
 800394a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800394e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003952:	460b      	mov	r3, r1
 8003954:	4313      	orrs	r3, r2
 8003956:	d03a      	beq.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800395c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800395e:	2b30      	cmp	r3, #48	@ 0x30
 8003960:	d01f      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003962:	2b30      	cmp	r3, #48	@ 0x30
 8003964:	d819      	bhi.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003966:	2b20      	cmp	r3, #32
 8003968:	d00c      	beq.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800396a:	2b20      	cmp	r3, #32
 800396c:	d815      	bhi.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800396e:	2b00      	cmp	r3, #0
 8003970:	d019      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003972:	2b10      	cmp	r3, #16
 8003974:	d111      	bne.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003976:	4b77      	ldr	r3, [pc, #476]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800397a:	4a76      	ldr	r2, [pc, #472]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800397c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003980:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003982:	e011      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003988:	3308      	adds	r3, #8
 800398a:	2102      	movs	r1, #2
 800398c:	4618      	mov	r0, r3
 800398e:	f001 fac5 	bl	8004f1c <RCCEx_PLL2_Config>
 8003992:	4603      	mov	r3, r0
 8003994:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003998:	e006      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039a0:	e002      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80039a2:	bf00      	nop
 80039a4:	e000      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80039a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d10a      	bne.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80039b0:	4b68      	ldr	r3, [pc, #416]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039b4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80039b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039be:	4a65      	ldr	r2, [pc, #404]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039c0:	430b      	orrs	r3, r1
 80039c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039c4:	e003      	b.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80039ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80039da:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80039de:	2300      	movs	r3, #0
 80039e0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80039e4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80039e8:	460b      	mov	r3, r1
 80039ea:	4313      	orrs	r3, r2
 80039ec:	d051      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80039ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039f8:	d035      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80039fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039fe:	d82e      	bhi.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003a00:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003a04:	d031      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003a06:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003a0a:	d828      	bhi.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003a0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a10:	d01a      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003a12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a16:	d822      	bhi.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d003      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003a1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a20:	d007      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003a22:	e01c      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a24:	4b4b      	ldr	r3, [pc, #300]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a28:	4a4a      	ldr	r2, [pc, #296]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a30:	e01c      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a36:	3308      	adds	r3, #8
 8003a38:	2100      	movs	r1, #0
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f001 fa6e 	bl	8004f1c <RCCEx_PLL2_Config>
 8003a40:	4603      	mov	r3, r0
 8003a42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a46:	e011      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a4c:	3328      	adds	r3, #40	@ 0x28
 8003a4e:	2100      	movs	r1, #0
 8003a50:	4618      	mov	r0, r3
 8003a52:	f001 fb15 	bl	8005080 <RCCEx_PLL3_Config>
 8003a56:	4603      	mov	r3, r0
 8003a58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a5c:	e006      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a64:	e002      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003a66:	bf00      	nop
 8003a68:	e000      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003a6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d10a      	bne.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003a74:	4b37      	ldr	r3, [pc, #220]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a78:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a82:	4a34      	ldr	r2, [pc, #208]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a84:	430b      	orrs	r3, r1
 8003a86:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a88:	e003      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a9a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003a9e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003aa8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003aac:	460b      	mov	r3, r1
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	d056      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ab8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003abc:	d033      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003abe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ac2:	d82c      	bhi.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ac4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ac8:	d02f      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003aca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ace:	d826      	bhi.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ad0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ad4:	d02b      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003ad6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ada:	d820      	bhi.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003adc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ae0:	d012      	beq.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003ae2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ae6:	d81a      	bhi.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d022      	beq.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003aec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003af0:	d115      	bne.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af6:	3308      	adds	r3, #8
 8003af8:	2101      	movs	r1, #1
 8003afa:	4618      	mov	r0, r3
 8003afc:	f001 fa0e 	bl	8004f1c <RCCEx_PLL2_Config>
 8003b00:	4603      	mov	r3, r0
 8003b02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003b06:	e015      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b0c:	3328      	adds	r3, #40	@ 0x28
 8003b0e:	2101      	movs	r1, #1
 8003b10:	4618      	mov	r0, r3
 8003b12:	f001 fab5 	bl	8005080 <RCCEx_PLL3_Config>
 8003b16:	4603      	mov	r3, r0
 8003b18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003b1c:	e00a      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b24:	e006      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b26:	bf00      	nop
 8003b28:	e004      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b2a:	bf00      	nop
 8003b2c:	e002      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b2e:	bf00      	nop
 8003b30:	e000      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d10d      	bne.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003b3c:	4b05      	ldr	r3, [pc, #20]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b40:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b4a:	4a02      	ldr	r2, [pc, #8]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b4c:	430b      	orrs	r3, r1
 8003b4e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b50:	e006      	b.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003b52:	bf00      	nop
 8003b54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b68:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003b6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003b70:	2300      	movs	r3, #0
 8003b72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003b76:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	d055      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b84:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003b88:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b8c:	d033      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003b8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b92:	d82c      	bhi.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003b94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b98:	d02f      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b9e:	d826      	bhi.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003ba0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ba4:	d02b      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003ba6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003baa:	d820      	bhi.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003bac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bb0:	d012      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003bb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bb6:	d81a      	bhi.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d022      	beq.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003bbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003bc0:	d115      	bne.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc6:	3308      	adds	r3, #8
 8003bc8:	2101      	movs	r1, #1
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f001 f9a6 	bl	8004f1c <RCCEx_PLL2_Config>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003bd6:	e015      	b.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bdc:	3328      	adds	r3, #40	@ 0x28
 8003bde:	2101      	movs	r1, #1
 8003be0:	4618      	mov	r0, r3
 8003be2:	f001 fa4d 	bl	8005080 <RCCEx_PLL3_Config>
 8003be6:	4603      	mov	r3, r0
 8003be8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003bec:	e00a      	b.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bf4:	e006      	b.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003bf6:	bf00      	nop
 8003bf8:	e004      	b.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003bfa:	bf00      	nop
 8003bfc:	e002      	b.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003bfe:	bf00      	nop
 8003c00:	e000      	b.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003c02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d10b      	bne.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003c0c:	4ba3      	ldr	r3, [pc, #652]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c10:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c18:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003c1c:	4a9f      	ldr	r2, [pc, #636]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c1e:	430b      	orrs	r3, r1
 8003c20:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c22:	e003      	b.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c34:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003c38:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003c42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003c46:	460b      	mov	r3, r1
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	d037      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c56:	d00e      	beq.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003c58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c5c:	d816      	bhi.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d018      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003c62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c66:	d111      	bne.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c68:	4b8c      	ldr	r3, [pc, #560]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c6c:	4a8b      	ldr	r2, [pc, #556]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003c74:	e00f      	b.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c7a:	3308      	adds	r3, #8
 8003c7c:	2101      	movs	r1, #1
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f001 f94c 	bl	8004f1c <RCCEx_PLL2_Config>
 8003c84:	4603      	mov	r3, r0
 8003c86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003c8a:	e004      	b.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c92:	e000      	b.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003c94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d10a      	bne.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003c9e:	4b7f      	ldr	r3, [pc, #508]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ca0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ca2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003caa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cac:	4a7b      	ldr	r2, [pc, #492]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cae:	430b      	orrs	r3, r1
 8003cb0:	6513      	str	r3, [r2, #80]	@ 0x50
 8003cb2:	e003      	b.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003cc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ccc:	2300      	movs	r3, #0
 8003cce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003cd2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003cd6:	460b      	mov	r3, r1
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	d039      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ce2:	2b03      	cmp	r3, #3
 8003ce4:	d81c      	bhi.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8003cec <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cec:	08003d29 	.word	0x08003d29
 8003cf0:	08003cfd 	.word	0x08003cfd
 8003cf4:	08003d0b 	.word	0x08003d0b
 8003cf8:	08003d29 	.word	0x08003d29
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cfc:	4b67      	ldr	r3, [pc, #412]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d00:	4a66      	ldr	r2, [pc, #408]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003d08:	e00f      	b.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d0e:	3308      	adds	r3, #8
 8003d10:	2102      	movs	r1, #2
 8003d12:	4618      	mov	r0, r3
 8003d14:	f001 f902 	bl	8004f1c <RCCEx_PLL2_Config>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003d1e:	e004      	b.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d26:	e000      	b.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003d28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d10a      	bne.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003d32:	4b5a      	ldr	r3, [pc, #360]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d36:	f023 0103 	bic.w	r1, r3, #3
 8003d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d40:	4a56      	ldr	r2, [pc, #344]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d42:	430b      	orrs	r3, r1
 8003d44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d46:	e003      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d58:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003d5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d60:	2300      	movs	r3, #0
 8003d62:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d66:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003d6a:	460b      	mov	r3, r1
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	f000 809f 	beq.w	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d72:	4b4b      	ldr	r3, [pc, #300]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a4a      	ldr	r2, [pc, #296]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003d78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d7c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d7e:	f7fd fb8f 	bl	80014a0 <HAL_GetTick>
 8003d82:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d86:	e00b      	b.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d88:	f7fd fb8a 	bl	80014a0 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	2b64      	cmp	r3, #100	@ 0x64
 8003d96:	d903      	bls.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d9e:	e005      	b.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003da0:	4b3f      	ldr	r3, [pc, #252]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d0ed      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003dac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d179      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003db4:	4b39      	ldr	r3, [pc, #228]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003db6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dbc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003dc0:	4053      	eors	r3, r2
 8003dc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d015      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003dca:	4b34      	ldr	r3, [pc, #208]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dd2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003dd6:	4b31      	ldr	r3, [pc, #196]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dda:	4a30      	ldr	r2, [pc, #192]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003de0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003de2:	4b2e      	ldr	r3, [pc, #184]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003de4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003de6:	4a2d      	ldr	r2, [pc, #180]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003de8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dec:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003dee:	4a2b      	ldr	r2, [pc, #172]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003df0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003df4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dfa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003dfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e02:	d118      	bne.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e04:	f7fd fb4c 	bl	80014a0 <HAL_GetTick>
 8003e08:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e0c:	e00d      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e0e:	f7fd fb47 	bl	80014a0 <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003e18:	1ad2      	subs	r2, r2, r3
 8003e1a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d903      	bls.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003e28:	e005      	b.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e2a:	4b1c      	ldr	r3, [pc, #112]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e2e:	f003 0302 	and.w	r3, r3, #2
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d0eb      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003e36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d129      	bne.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e42:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e4e:	d10e      	bne.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003e50:	4b12      	ldr	r3, [pc, #72]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e52:	691b      	ldr	r3, [r3, #16]
 8003e54:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e5c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e60:	091a      	lsrs	r2, r3, #4
 8003e62:	4b10      	ldr	r3, [pc, #64]	@ (8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003e64:	4013      	ands	r3, r2
 8003e66:	4a0d      	ldr	r2, [pc, #52]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e68:	430b      	orrs	r3, r1
 8003e6a:	6113      	str	r3, [r2, #16]
 8003e6c:	e005      	b.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e70:	691b      	ldr	r3, [r3, #16]
 8003e72:	4a0a      	ldr	r2, [pc, #40]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e74:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003e78:	6113      	str	r3, [r2, #16]
 8003e7a:	4b08      	ldr	r3, [pc, #32]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e7c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e82:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e8a:	4a04      	ldr	r2, [pc, #16]	@ (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e8c:	430b      	orrs	r3, r1
 8003e8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e90:	e00e      	b.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003e9a:	e009      	b.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003e9c:	58024400 	.word	0x58024400
 8003ea0:	58024800 	.word	0x58024800
 8003ea4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ea8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eb8:	f002 0301 	and.w	r3, r2, #1
 8003ebc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003ec6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003eca:	460b      	mov	r3, r1
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	f000 8089 	beq.w	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ed8:	2b28      	cmp	r3, #40	@ 0x28
 8003eda:	d86b      	bhi.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003edc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee2:	bf00      	nop
 8003ee4:	08003fbd 	.word	0x08003fbd
 8003ee8:	08003fb5 	.word	0x08003fb5
 8003eec:	08003fb5 	.word	0x08003fb5
 8003ef0:	08003fb5 	.word	0x08003fb5
 8003ef4:	08003fb5 	.word	0x08003fb5
 8003ef8:	08003fb5 	.word	0x08003fb5
 8003efc:	08003fb5 	.word	0x08003fb5
 8003f00:	08003fb5 	.word	0x08003fb5
 8003f04:	08003f89 	.word	0x08003f89
 8003f08:	08003fb5 	.word	0x08003fb5
 8003f0c:	08003fb5 	.word	0x08003fb5
 8003f10:	08003fb5 	.word	0x08003fb5
 8003f14:	08003fb5 	.word	0x08003fb5
 8003f18:	08003fb5 	.word	0x08003fb5
 8003f1c:	08003fb5 	.word	0x08003fb5
 8003f20:	08003fb5 	.word	0x08003fb5
 8003f24:	08003f9f 	.word	0x08003f9f
 8003f28:	08003fb5 	.word	0x08003fb5
 8003f2c:	08003fb5 	.word	0x08003fb5
 8003f30:	08003fb5 	.word	0x08003fb5
 8003f34:	08003fb5 	.word	0x08003fb5
 8003f38:	08003fb5 	.word	0x08003fb5
 8003f3c:	08003fb5 	.word	0x08003fb5
 8003f40:	08003fb5 	.word	0x08003fb5
 8003f44:	08003fbd 	.word	0x08003fbd
 8003f48:	08003fb5 	.word	0x08003fb5
 8003f4c:	08003fb5 	.word	0x08003fb5
 8003f50:	08003fb5 	.word	0x08003fb5
 8003f54:	08003fb5 	.word	0x08003fb5
 8003f58:	08003fb5 	.word	0x08003fb5
 8003f5c:	08003fb5 	.word	0x08003fb5
 8003f60:	08003fb5 	.word	0x08003fb5
 8003f64:	08003fbd 	.word	0x08003fbd
 8003f68:	08003fb5 	.word	0x08003fb5
 8003f6c:	08003fb5 	.word	0x08003fb5
 8003f70:	08003fb5 	.word	0x08003fb5
 8003f74:	08003fb5 	.word	0x08003fb5
 8003f78:	08003fb5 	.word	0x08003fb5
 8003f7c:	08003fb5 	.word	0x08003fb5
 8003f80:	08003fb5 	.word	0x08003fb5
 8003f84:	08003fbd 	.word	0x08003fbd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f8c:	3308      	adds	r3, #8
 8003f8e:	2101      	movs	r1, #1
 8003f90:	4618      	mov	r0, r3
 8003f92:	f000 ffc3 	bl	8004f1c <RCCEx_PLL2_Config>
 8003f96:	4603      	mov	r3, r0
 8003f98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003f9c:	e00f      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa2:	3328      	adds	r3, #40	@ 0x28
 8003fa4:	2101      	movs	r1, #1
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f001 f86a 	bl	8005080 <RCCEx_PLL3_Config>
 8003fac:	4603      	mov	r3, r0
 8003fae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003fb2:	e004      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fba:	e000      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003fbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10a      	bne.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003fc6:	4bbf      	ldr	r3, [pc, #764]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fca:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fd4:	4abb      	ldr	r2, [pc, #748]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fd6:	430b      	orrs	r3, r1
 8003fd8:	6553      	str	r3, [r2, #84]	@ 0x54
 8003fda:	e003      	b.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fe0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fec:	f002 0302 	and.w	r3, r2, #2
 8003ff0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003ffa:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003ffe:	460b      	mov	r3, r1
 8004000:	4313      	orrs	r3, r2
 8004002:	d041      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004004:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004008:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800400a:	2b05      	cmp	r3, #5
 800400c:	d824      	bhi.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800400e:	a201      	add	r2, pc, #4	@ (adr r2, 8004014 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004014:	08004061 	.word	0x08004061
 8004018:	0800402d 	.word	0x0800402d
 800401c:	08004043 	.word	0x08004043
 8004020:	08004061 	.word	0x08004061
 8004024:	08004061 	.word	0x08004061
 8004028:	08004061 	.word	0x08004061
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800402c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004030:	3308      	adds	r3, #8
 8004032:	2101      	movs	r1, #1
 8004034:	4618      	mov	r0, r3
 8004036:	f000 ff71 	bl	8004f1c <RCCEx_PLL2_Config>
 800403a:	4603      	mov	r3, r0
 800403c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004040:	e00f      	b.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004046:	3328      	adds	r3, #40	@ 0x28
 8004048:	2101      	movs	r1, #1
 800404a:	4618      	mov	r0, r3
 800404c:	f001 f818 	bl	8005080 <RCCEx_PLL3_Config>
 8004050:	4603      	mov	r3, r0
 8004052:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004056:	e004      	b.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800405e:	e000      	b.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004060:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004062:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004066:	2b00      	cmp	r3, #0
 8004068:	d10a      	bne.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800406a:	4b96      	ldr	r3, [pc, #600]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800406c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800406e:	f023 0107 	bic.w	r1, r3, #7
 8004072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004076:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004078:	4a92      	ldr	r2, [pc, #584]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800407a:	430b      	orrs	r3, r1
 800407c:	6553      	str	r3, [r2, #84]	@ 0x54
 800407e:	e003      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004080:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004084:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800408c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004090:	f002 0304 	and.w	r3, r2, #4
 8004094:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004098:	2300      	movs	r3, #0
 800409a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800409e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80040a2:	460b      	mov	r3, r1
 80040a4:	4313      	orrs	r3, r2
 80040a6:	d044      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80040a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040b0:	2b05      	cmp	r3, #5
 80040b2:	d825      	bhi.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80040b4:	a201      	add	r2, pc, #4	@ (adr r2, 80040bc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80040b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ba:	bf00      	nop
 80040bc:	08004109 	.word	0x08004109
 80040c0:	080040d5 	.word	0x080040d5
 80040c4:	080040eb 	.word	0x080040eb
 80040c8:	08004109 	.word	0x08004109
 80040cc:	08004109 	.word	0x08004109
 80040d0:	08004109 	.word	0x08004109
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80040d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d8:	3308      	adds	r3, #8
 80040da:	2101      	movs	r1, #1
 80040dc:	4618      	mov	r0, r3
 80040de:	f000 ff1d 	bl	8004f1c <RCCEx_PLL2_Config>
 80040e2:	4603      	mov	r3, r0
 80040e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80040e8:	e00f      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80040ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ee:	3328      	adds	r3, #40	@ 0x28
 80040f0:	2101      	movs	r1, #1
 80040f2:	4618      	mov	r0, r3
 80040f4:	f000 ffc4 	bl	8005080 <RCCEx_PLL3_Config>
 80040f8:	4603      	mov	r3, r0
 80040fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80040fe:	e004      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004106:	e000      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004108:	bf00      	nop
    }

    if (ret == HAL_OK)
 800410a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800410e:	2b00      	cmp	r3, #0
 8004110:	d10b      	bne.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004112:	4b6c      	ldr	r3, [pc, #432]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004116:	f023 0107 	bic.w	r1, r3, #7
 800411a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800411e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004122:	4a68      	ldr	r2, [pc, #416]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004124:	430b      	orrs	r3, r1
 8004126:	6593      	str	r3, [r2, #88]	@ 0x58
 8004128:	e003      	b.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800412a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800412e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800413a:	f002 0320 	and.w	r3, r2, #32
 800413e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004142:	2300      	movs	r3, #0
 8004144:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004148:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800414c:	460b      	mov	r3, r1
 800414e:	4313      	orrs	r3, r2
 8004150:	d055      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800415a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800415e:	d033      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004160:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004164:	d82c      	bhi.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004166:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800416a:	d02f      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800416c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004170:	d826      	bhi.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004172:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004176:	d02b      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004178:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800417c:	d820      	bhi.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800417e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004182:	d012      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004184:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004188:	d81a      	bhi.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800418a:	2b00      	cmp	r3, #0
 800418c:	d022      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800418e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004192:	d115      	bne.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004194:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004198:	3308      	adds	r3, #8
 800419a:	2100      	movs	r1, #0
 800419c:	4618      	mov	r0, r3
 800419e:	f000 febd 	bl	8004f1c <RCCEx_PLL2_Config>
 80041a2:	4603      	mov	r3, r0
 80041a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80041a8:	e015      	b.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80041aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ae:	3328      	adds	r3, #40	@ 0x28
 80041b0:	2102      	movs	r1, #2
 80041b2:	4618      	mov	r0, r3
 80041b4:	f000 ff64 	bl	8005080 <RCCEx_PLL3_Config>
 80041b8:	4603      	mov	r3, r0
 80041ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80041be:	e00a      	b.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041c6:	e006      	b.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041c8:	bf00      	nop
 80041ca:	e004      	b.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041cc:	bf00      	nop
 80041ce:	e002      	b.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041d0:	bf00      	nop
 80041d2:	e000      	b.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d10b      	bne.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041de:	4b39      	ldr	r3, [pc, #228]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80041e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ee:	4a35      	ldr	r2, [pc, #212]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041f0:	430b      	orrs	r3, r1
 80041f2:	6553      	str	r3, [r2, #84]	@ 0x54
 80041f4:	e003      	b.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80041fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004206:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800420a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800420e:	2300      	movs	r3, #0
 8004210:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004214:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004218:	460b      	mov	r3, r1
 800421a:	4313      	orrs	r3, r2
 800421c:	d058      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800421e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004222:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004226:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800422a:	d033      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800422c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004230:	d82c      	bhi.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004232:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004236:	d02f      	beq.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004238:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800423c:	d826      	bhi.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800423e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004242:	d02b      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004244:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004248:	d820      	bhi.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800424a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800424e:	d012      	beq.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004250:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004254:	d81a      	bhi.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004256:	2b00      	cmp	r3, #0
 8004258:	d022      	beq.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800425a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800425e:	d115      	bne.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004260:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004264:	3308      	adds	r3, #8
 8004266:	2100      	movs	r1, #0
 8004268:	4618      	mov	r0, r3
 800426a:	f000 fe57 	bl	8004f1c <RCCEx_PLL2_Config>
 800426e:	4603      	mov	r3, r0
 8004270:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004274:	e015      	b.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800427a:	3328      	adds	r3, #40	@ 0x28
 800427c:	2102      	movs	r1, #2
 800427e:	4618      	mov	r0, r3
 8004280:	f000 fefe 	bl	8005080 <RCCEx_PLL3_Config>
 8004284:	4603      	mov	r3, r0
 8004286:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800428a:	e00a      	b.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004292:	e006      	b.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004294:	bf00      	nop
 8004296:	e004      	b.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004298:	bf00      	nop
 800429a:	e002      	b.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800429c:	bf00      	nop
 800429e:	e000      	b.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80042a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d10e      	bne.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80042aa:	4b06      	ldr	r3, [pc, #24]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ae:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80042b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042ba:	4a02      	ldr	r2, [pc, #8]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042bc:	430b      	orrs	r3, r1
 80042be:	6593      	str	r3, [r2, #88]	@ 0x58
 80042c0:	e006      	b.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80042c2:	bf00      	nop
 80042c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80042d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80042dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80042e0:	2300      	movs	r3, #0
 80042e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80042e6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80042ea:	460b      	mov	r3, r1
 80042ec:	4313      	orrs	r3, r2
 80042ee:	d055      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80042f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80042f8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80042fc:	d033      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80042fe:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004302:	d82c      	bhi.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004304:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004308:	d02f      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800430a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800430e:	d826      	bhi.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004310:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004314:	d02b      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004316:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800431a:	d820      	bhi.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800431c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004320:	d012      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004322:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004326:	d81a      	bhi.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004328:	2b00      	cmp	r3, #0
 800432a:	d022      	beq.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800432c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004330:	d115      	bne.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004332:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004336:	3308      	adds	r3, #8
 8004338:	2100      	movs	r1, #0
 800433a:	4618      	mov	r0, r3
 800433c:	f000 fdee 	bl	8004f1c <RCCEx_PLL2_Config>
 8004340:	4603      	mov	r3, r0
 8004342:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004346:	e015      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800434c:	3328      	adds	r3, #40	@ 0x28
 800434e:	2102      	movs	r1, #2
 8004350:	4618      	mov	r0, r3
 8004352:	f000 fe95 	bl	8005080 <RCCEx_PLL3_Config>
 8004356:	4603      	mov	r3, r0
 8004358:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800435c:	e00a      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004364:	e006      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004366:	bf00      	nop
 8004368:	e004      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800436a:	bf00      	nop
 800436c:	e002      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800436e:	bf00      	nop
 8004370:	e000      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004372:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004374:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004378:	2b00      	cmp	r3, #0
 800437a:	d10b      	bne.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800437c:	4ba1      	ldr	r3, [pc, #644]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800437e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004380:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004388:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800438c:	4a9d      	ldr	r2, [pc, #628]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800438e:	430b      	orrs	r3, r1
 8004390:	6593      	str	r3, [r2, #88]	@ 0x58
 8004392:	e003      	b.n	800439c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004394:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004398:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800439c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a4:	f002 0308 	and.w	r3, r2, #8
 80043a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80043ac:	2300      	movs	r3, #0
 80043ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80043b2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80043b6:	460b      	mov	r3, r1
 80043b8:	4313      	orrs	r3, r2
 80043ba:	d01e      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80043bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043c8:	d10c      	bne.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80043ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ce:	3328      	adds	r3, #40	@ 0x28
 80043d0:	2102      	movs	r1, #2
 80043d2:	4618      	mov	r0, r3
 80043d4:	f000 fe54 	bl	8005080 <RCCEx_PLL3_Config>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d002      	beq.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80043e4:	4b87      	ldr	r3, [pc, #540]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80043ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043f4:	4a83      	ldr	r2, [pc, #524]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043f6:	430b      	orrs	r3, r1
 80043f8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80043fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004402:	f002 0310 	and.w	r3, r2, #16
 8004406:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800440a:	2300      	movs	r3, #0
 800440c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004410:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004414:	460b      	mov	r3, r1
 8004416:	4313      	orrs	r3, r2
 8004418:	d01e      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800441a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800441e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004422:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004426:	d10c      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800442c:	3328      	adds	r3, #40	@ 0x28
 800442e:	2102      	movs	r1, #2
 8004430:	4618      	mov	r0, r3
 8004432:	f000 fe25 	bl	8005080 <RCCEx_PLL3_Config>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d002      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004442:	4b70      	ldr	r3, [pc, #448]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004446:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800444a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004452:	4a6c      	ldr	r2, [pc, #432]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004454:	430b      	orrs	r3, r1
 8004456:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800445c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004460:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004464:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004468:	2300      	movs	r3, #0
 800446a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800446e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004472:	460b      	mov	r3, r1
 8004474:	4313      	orrs	r3, r2
 8004476:	d03e      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800447c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004480:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004484:	d022      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004486:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800448a:	d81b      	bhi.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800448c:	2b00      	cmp	r3, #0
 800448e:	d003      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004490:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004494:	d00b      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004496:	e015      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800449c:	3308      	adds	r3, #8
 800449e:	2100      	movs	r1, #0
 80044a0:	4618      	mov	r0, r3
 80044a2:	f000 fd3b 	bl	8004f1c <RCCEx_PLL2_Config>
 80044a6:	4603      	mov	r3, r0
 80044a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80044ac:	e00f      	b.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80044ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b2:	3328      	adds	r3, #40	@ 0x28
 80044b4:	2102      	movs	r1, #2
 80044b6:	4618      	mov	r0, r3
 80044b8:	f000 fde2 	bl	8005080 <RCCEx_PLL3_Config>
 80044bc:	4603      	mov	r3, r0
 80044be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80044c2:	e004      	b.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044ca:	e000      	b.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80044cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d10b      	bne.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044d6:	4b4b      	ldr	r3, [pc, #300]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044da:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80044de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80044e6:	4a47      	ldr	r2, [pc, #284]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044e8:	430b      	orrs	r3, r1
 80044ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80044ec:	e003      	b.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80044f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044fe:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004502:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004504:	2300      	movs	r3, #0
 8004506:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004508:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800450c:	460b      	mov	r3, r1
 800450e:	4313      	orrs	r3, r2
 8004510:	d03b      	beq.n	800458a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800451a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800451e:	d01f      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004520:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004524:	d818      	bhi.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004526:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800452a:	d003      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800452c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004530:	d007      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004532:	e011      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004534:	4b33      	ldr	r3, [pc, #204]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004538:	4a32      	ldr	r2, [pc, #200]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800453a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800453e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004540:	e00f      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004546:	3328      	adds	r3, #40	@ 0x28
 8004548:	2101      	movs	r1, #1
 800454a:	4618      	mov	r0, r3
 800454c:	f000 fd98 	bl	8005080 <RCCEx_PLL3_Config>
 8004550:	4603      	mov	r3, r0
 8004552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004556:	e004      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800455e:	e000      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004560:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004562:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004566:	2b00      	cmp	r3, #0
 8004568:	d10b      	bne.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800456a:	4b26      	ldr	r3, [pc, #152]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800456c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800456e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800457a:	4a22      	ldr	r2, [pc, #136]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800457c:	430b      	orrs	r3, r1
 800457e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004580:	e003      	b.n	800458a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004582:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004586:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800458a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004592:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004596:	673b      	str	r3, [r7, #112]	@ 0x70
 8004598:	2300      	movs	r3, #0
 800459a:	677b      	str	r3, [r7, #116]	@ 0x74
 800459c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80045a0:	460b      	mov	r3, r1
 80045a2:	4313      	orrs	r3, r2
 80045a4:	d034      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80045a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d003      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80045b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045b4:	d007      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80045b6:	e011      	b.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045b8:	4b12      	ldr	r3, [pc, #72]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045bc:	4a11      	ldr	r2, [pc, #68]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80045c4:	e00e      	b.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80045c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ca:	3308      	adds	r3, #8
 80045cc:	2102      	movs	r1, #2
 80045ce:	4618      	mov	r0, r3
 80045d0:	f000 fca4 	bl	8004f1c <RCCEx_PLL2_Config>
 80045d4:	4603      	mov	r3, r0
 80045d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80045da:	e003      	b.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d10d      	bne.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80045ec:	4b05      	ldr	r3, [pc, #20]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045f0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80045f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045fa:	4a02      	ldr	r2, [pc, #8]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045fc:	430b      	orrs	r3, r1
 80045fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004600:	e006      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004602:	bf00      	nop
 8004604:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004608:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800460c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004618:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800461c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800461e:	2300      	movs	r3, #0
 8004620:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004622:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004626:	460b      	mov	r3, r1
 8004628:	4313      	orrs	r3, r2
 800462a:	d00c      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800462c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004630:	3328      	adds	r3, #40	@ 0x28
 8004632:	2102      	movs	r1, #2
 8004634:	4618      	mov	r0, r3
 8004636:	f000 fd23 	bl	8005080 <RCCEx_PLL3_Config>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d002      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800464e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004652:	663b      	str	r3, [r7, #96]	@ 0x60
 8004654:	2300      	movs	r3, #0
 8004656:	667b      	str	r3, [r7, #100]	@ 0x64
 8004658:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800465c:	460b      	mov	r3, r1
 800465e:	4313      	orrs	r3, r2
 8004660:	d038      	beq.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004666:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800466a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800466e:	d018      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004670:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004674:	d811      	bhi.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004676:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800467a:	d014      	beq.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800467c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004680:	d80b      	bhi.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004682:	2b00      	cmp	r3, #0
 8004684:	d011      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004686:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800468a:	d106      	bne.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800468c:	4bc3      	ldr	r3, [pc, #780]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800468e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004690:	4ac2      	ldr	r2, [pc, #776]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004692:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004696:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004698:	e008      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046a0:	e004      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80046a2:	bf00      	nop
 80046a4:	e002      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80046a6:	bf00      	nop
 80046a8:	e000      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80046aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d10b      	bne.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046b4:	4bb9      	ldr	r3, [pc, #740]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046b8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80046bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046c4:	4ab5      	ldr	r2, [pc, #724]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046c6:	430b      	orrs	r3, r1
 80046c8:	6553      	str	r3, [r2, #84]	@ 0x54
 80046ca:	e003      	b.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80046d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046dc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80046e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80046e2:	2300      	movs	r3, #0
 80046e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80046e6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80046ea:	460b      	mov	r3, r1
 80046ec:	4313      	orrs	r3, r2
 80046ee:	d009      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80046f0:	4baa      	ldr	r3, [pc, #680]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046f4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80046f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046fe:	4aa7      	ldr	r2, [pc, #668]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004700:	430b      	orrs	r3, r1
 8004702:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004704:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800470c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004710:	653b      	str	r3, [r7, #80]	@ 0x50
 8004712:	2300      	movs	r3, #0
 8004714:	657b      	str	r3, [r7, #84]	@ 0x54
 8004716:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800471a:	460b      	mov	r3, r1
 800471c:	4313      	orrs	r3, r2
 800471e:	d00a      	beq.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004720:	4b9e      	ldr	r3, [pc, #632]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800472c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004730:	4a9a      	ldr	r2, [pc, #616]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004732:	430b      	orrs	r3, r1
 8004734:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800473a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004742:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004744:	2300      	movs	r3, #0
 8004746:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004748:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800474c:	460b      	mov	r3, r1
 800474e:	4313      	orrs	r3, r2
 8004750:	d009      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004752:	4b92      	ldr	r3, [pc, #584]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004754:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004756:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800475a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800475e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004760:	4a8e      	ldr	r2, [pc, #568]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004762:	430b      	orrs	r3, r1
 8004764:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800476a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800476e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004772:	643b      	str	r3, [r7, #64]	@ 0x40
 8004774:	2300      	movs	r3, #0
 8004776:	647b      	str	r3, [r7, #68]	@ 0x44
 8004778:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800477c:	460b      	mov	r3, r1
 800477e:	4313      	orrs	r3, r2
 8004780:	d00e      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004782:	4b86      	ldr	r3, [pc, #536]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	4a85      	ldr	r2, [pc, #532]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004788:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800478c:	6113      	str	r3, [r2, #16]
 800478e:	4b83      	ldr	r3, [pc, #524]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004790:	6919      	ldr	r1, [r3, #16]
 8004792:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004796:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800479a:	4a80      	ldr	r2, [pc, #512]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800479c:	430b      	orrs	r3, r1
 800479e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80047a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80047ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047ae:	2300      	movs	r3, #0
 80047b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047b2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80047b6:	460b      	mov	r3, r1
 80047b8:	4313      	orrs	r3, r2
 80047ba:	d009      	beq.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80047bc:	4b77      	ldr	r3, [pc, #476]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047c0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80047c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ca:	4a74      	ldr	r2, [pc, #464]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047cc:	430b      	orrs	r3, r1
 80047ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80047d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80047dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80047de:	2300      	movs	r3, #0
 80047e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80047e2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80047e6:	460b      	mov	r3, r1
 80047e8:	4313      	orrs	r3, r2
 80047ea:	d00a      	beq.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80047ec:	4b6b      	ldr	r3, [pc, #428]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047f0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80047f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047fc:	4a67      	ldr	r2, [pc, #412]	@ (800499c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047fe:	430b      	orrs	r3, r1
 8004800:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480a:	2100      	movs	r1, #0
 800480c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004814:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004818:	460b      	mov	r3, r1
 800481a:	4313      	orrs	r3, r2
 800481c:	d011      	beq.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800481e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004822:	3308      	adds	r3, #8
 8004824:	2100      	movs	r1, #0
 8004826:	4618      	mov	r0, r3
 8004828:	f000 fb78 	bl	8004f1c <RCCEx_PLL2_Config>
 800482c:	4603      	mov	r3, r0
 800482e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004832:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004836:	2b00      	cmp	r3, #0
 8004838:	d003      	beq.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800483a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800483e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800484a:	2100      	movs	r1, #0
 800484c:	6239      	str	r1, [r7, #32]
 800484e:	f003 0302 	and.w	r3, r3, #2
 8004852:	627b      	str	r3, [r7, #36]	@ 0x24
 8004854:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004858:	460b      	mov	r3, r1
 800485a:	4313      	orrs	r3, r2
 800485c:	d011      	beq.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800485e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004862:	3308      	adds	r3, #8
 8004864:	2101      	movs	r1, #1
 8004866:	4618      	mov	r0, r3
 8004868:	f000 fb58 	bl	8004f1c <RCCEx_PLL2_Config>
 800486c:	4603      	mov	r3, r0
 800486e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004872:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004876:	2b00      	cmp	r3, #0
 8004878:	d003      	beq.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800487a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800487e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800488a:	2100      	movs	r1, #0
 800488c:	61b9      	str	r1, [r7, #24]
 800488e:	f003 0304 	and.w	r3, r3, #4
 8004892:	61fb      	str	r3, [r7, #28]
 8004894:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004898:	460b      	mov	r3, r1
 800489a:	4313      	orrs	r3, r2
 800489c:	d011      	beq.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800489e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a2:	3308      	adds	r3, #8
 80048a4:	2102      	movs	r1, #2
 80048a6:	4618      	mov	r0, r3
 80048a8:	f000 fb38 	bl	8004f1c <RCCEx_PLL2_Config>
 80048ac:	4603      	mov	r3, r0
 80048ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80048b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d003      	beq.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80048c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ca:	2100      	movs	r1, #0
 80048cc:	6139      	str	r1, [r7, #16]
 80048ce:	f003 0308 	and.w	r3, r3, #8
 80048d2:	617b      	str	r3, [r7, #20]
 80048d4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80048d8:	460b      	mov	r3, r1
 80048da:	4313      	orrs	r3, r2
 80048dc:	d011      	beq.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80048de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e2:	3328      	adds	r3, #40	@ 0x28
 80048e4:	2100      	movs	r1, #0
 80048e6:	4618      	mov	r0, r3
 80048e8:	f000 fbca 	bl	8005080 <RCCEx_PLL3_Config>
 80048ec:	4603      	mov	r3, r0
 80048ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80048f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d003      	beq.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800490a:	2100      	movs	r1, #0
 800490c:	60b9      	str	r1, [r7, #8]
 800490e:	f003 0310 	and.w	r3, r3, #16
 8004912:	60fb      	str	r3, [r7, #12]
 8004914:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004918:	460b      	mov	r3, r1
 800491a:	4313      	orrs	r3, r2
 800491c:	d011      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800491e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004922:	3328      	adds	r3, #40	@ 0x28
 8004924:	2101      	movs	r1, #1
 8004926:	4618      	mov	r0, r3
 8004928:	f000 fbaa 	bl	8005080 <RCCEx_PLL3_Config>
 800492c:	4603      	mov	r3, r0
 800492e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004932:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004936:	2b00      	cmp	r3, #0
 8004938:	d003      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800493a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800493e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800494a:	2100      	movs	r1, #0
 800494c:	6039      	str	r1, [r7, #0]
 800494e:	f003 0320 	and.w	r3, r3, #32
 8004952:	607b      	str	r3, [r7, #4]
 8004954:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004958:	460b      	mov	r3, r1
 800495a:	4313      	orrs	r3, r2
 800495c:	d011      	beq.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800495e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004962:	3328      	adds	r3, #40	@ 0x28
 8004964:	2102      	movs	r1, #2
 8004966:	4618      	mov	r0, r3
 8004968:	f000 fb8a 	bl	8005080 <RCCEx_PLL3_Config>
 800496c:	4603      	mov	r3, r0
 800496e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004972:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004976:	2b00      	cmp	r3, #0
 8004978:	d003      	beq.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800497a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800497e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004982:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004986:	2b00      	cmp	r3, #0
 8004988:	d101      	bne.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800498a:	2300      	movs	r3, #0
 800498c:	e000      	b.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
}
 8004990:	4618      	mov	r0, r3
 8004992:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004996:	46bd      	mov	sp, r7
 8004998:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800499c:	58024400 	.word	0x58024400

080049a0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80049a4:	f7fe fd96 	bl	80034d4 <HAL_RCC_GetHCLKFreq>
 80049a8:	4602      	mov	r2, r0
 80049aa:	4b06      	ldr	r3, [pc, #24]	@ (80049c4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80049ac:	6a1b      	ldr	r3, [r3, #32]
 80049ae:	091b      	lsrs	r3, r3, #4
 80049b0:	f003 0307 	and.w	r3, r3, #7
 80049b4:	4904      	ldr	r1, [pc, #16]	@ (80049c8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80049b6:	5ccb      	ldrb	r3, [r1, r3]
 80049b8:	f003 031f 	and.w	r3, r3, #31
 80049bc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	58024400 	.word	0x58024400
 80049c8:	08007ec0 	.word	0x08007ec0

080049cc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b089      	sub	sp, #36	@ 0x24
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80049d4:	4ba1      	ldr	r3, [pc, #644]	@ (8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d8:	f003 0303 	and.w	r3, r3, #3
 80049dc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80049de:	4b9f      	ldr	r3, [pc, #636]	@ (8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e2:	0b1b      	lsrs	r3, r3, #12
 80049e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049e8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80049ea:	4b9c      	ldr	r3, [pc, #624]	@ (8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ee:	091b      	lsrs	r3, r3, #4
 80049f0:	f003 0301 	and.w	r3, r3, #1
 80049f4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80049f6:	4b99      	ldr	r3, [pc, #612]	@ (8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049fa:	08db      	lsrs	r3, r3, #3
 80049fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a00:	693a      	ldr	r2, [r7, #16]
 8004a02:	fb02 f303 	mul.w	r3, r2, r3
 8004a06:	ee07 3a90 	vmov	s15, r3
 8004a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a0e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f000 8111 	beq.w	8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004a1a:	69bb      	ldr	r3, [r7, #24]
 8004a1c:	2b02      	cmp	r3, #2
 8004a1e:	f000 8083 	beq.w	8004b28 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	f200 80a1 	bhi.w	8004b6c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d003      	beq.n	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d056      	beq.n	8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004a36:	e099      	b.n	8004b6c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a38:	4b88      	ldr	r3, [pc, #544]	@ (8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 0320 	and.w	r3, r3, #32
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d02d      	beq.n	8004aa0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a44:	4b85      	ldr	r3, [pc, #532]	@ (8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	08db      	lsrs	r3, r3, #3
 8004a4a:	f003 0303 	and.w	r3, r3, #3
 8004a4e:	4a84      	ldr	r2, [pc, #528]	@ (8004c60 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004a50:	fa22 f303 	lsr.w	r3, r2, r3
 8004a54:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	ee07 3a90 	vmov	s15, r3
 8004a5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	ee07 3a90 	vmov	s15, r3
 8004a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a6e:	4b7b      	ldr	r3, [pc, #492]	@ (8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a76:	ee07 3a90 	vmov	s15, r3
 8004a7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a82:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004c64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004a86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a9a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004a9e:	e087      	b.n	8004bb0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	ee07 3a90 	vmov	s15, r3
 8004aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aaa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004c68 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004aae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ab2:	4b6a      	ldr	r3, [pc, #424]	@ (8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ab6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aba:	ee07 3a90 	vmov	s15, r3
 8004abe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ac2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ac6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004c64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004aca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ace:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ad2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ad6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ada:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ade:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004ae2:	e065      	b.n	8004bb0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	ee07 3a90 	vmov	s15, r3
 8004aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aee:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004c6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004af2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004af6:	4b59      	ldr	r3, [pc, #356]	@ (8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004af8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004afa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004afe:	ee07 3a90 	vmov	s15, r3
 8004b02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b06:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b0a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004c64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b26:	e043      	b.n	8004bb0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	ee07 3a90 	vmov	s15, r3
 8004b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b32:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004c70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004b36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b3a:	4b48      	ldr	r3, [pc, #288]	@ (8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b42:	ee07 3a90 	vmov	s15, r3
 8004b46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b4e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004c64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b6a:	e021      	b.n	8004bb0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	ee07 3a90 	vmov	s15, r3
 8004b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b76:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004c6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004b7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b7e:	4b37      	ldr	r3, [pc, #220]	@ (8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b86:	ee07 3a90 	vmov	s15, r3
 8004b8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b92:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004c64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ba2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004baa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bae:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004bb0:	4b2a      	ldr	r3, [pc, #168]	@ (8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb4:	0a5b      	lsrs	r3, r3, #9
 8004bb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bba:	ee07 3a90 	vmov	s15, r3
 8004bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bc2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004bc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004bca:	edd7 6a07 	vldr	s13, [r7, #28]
 8004bce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bd6:	ee17 2a90 	vmov	r2, s15
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004bde:	4b1f      	ldr	r3, [pc, #124]	@ (8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be2:	0c1b      	lsrs	r3, r3, #16
 8004be4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004be8:	ee07 3a90 	vmov	s15, r3
 8004bec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bf0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004bf4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004bf8:	edd7 6a07 	vldr	s13, [r7, #28]
 8004bfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c04:	ee17 2a90 	vmov	r2, s15
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004c0c:	4b13      	ldr	r3, [pc, #76]	@ (8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c10:	0e1b      	lsrs	r3, r3, #24
 8004c12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c16:	ee07 3a90 	vmov	s15, r3
 8004c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c22:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c26:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c32:	ee17 2a90 	vmov	r2, s15
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004c3a:	e008      	b.n	8004c4e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	609a      	str	r2, [r3, #8]
}
 8004c4e:	bf00      	nop
 8004c50:	3724      	adds	r7, #36	@ 0x24
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	58024400 	.word	0x58024400
 8004c60:	03d09000 	.word	0x03d09000
 8004c64:	46000000 	.word	0x46000000
 8004c68:	4c742400 	.word	0x4c742400
 8004c6c:	4a742400 	.word	0x4a742400
 8004c70:	4af42400 	.word	0x4af42400

08004c74 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b089      	sub	sp, #36	@ 0x24
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004c7c:	4ba1      	ldr	r3, [pc, #644]	@ (8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c80:	f003 0303 	and.w	r3, r3, #3
 8004c84:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004c86:	4b9f      	ldr	r3, [pc, #636]	@ (8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c8a:	0d1b      	lsrs	r3, r3, #20
 8004c8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c90:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004c92:	4b9c      	ldr	r3, [pc, #624]	@ (8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c96:	0a1b      	lsrs	r3, r3, #8
 8004c98:	f003 0301 	and.w	r3, r3, #1
 8004c9c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004c9e:	4b99      	ldr	r3, [pc, #612]	@ (8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ca2:	08db      	lsrs	r3, r3, #3
 8004ca4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	fb02 f303 	mul.w	r3, r2, r3
 8004cae:	ee07 3a90 	vmov	s15, r3
 8004cb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cb6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	f000 8111 	beq.w	8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	f000 8083 	beq.w	8004dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004cca:	69bb      	ldr	r3, [r7, #24]
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	f200 80a1 	bhi.w	8004e14 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d003      	beq.n	8004ce0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004cd8:	69bb      	ldr	r3, [r7, #24]
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d056      	beq.n	8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004cde:	e099      	b.n	8004e14 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ce0:	4b88      	ldr	r3, [pc, #544]	@ (8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0320 	and.w	r3, r3, #32
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d02d      	beq.n	8004d48 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004cec:	4b85      	ldr	r3, [pc, #532]	@ (8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	08db      	lsrs	r3, r3, #3
 8004cf2:	f003 0303 	and.w	r3, r3, #3
 8004cf6:	4a84      	ldr	r2, [pc, #528]	@ (8004f08 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004cf8:	fa22 f303 	lsr.w	r3, r2, r3
 8004cfc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	ee07 3a90 	vmov	s15, r3
 8004d04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	ee07 3a90 	vmov	s15, r3
 8004d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d16:	4b7b      	ldr	r3, [pc, #492]	@ (8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d1e:	ee07 3a90 	vmov	s15, r3
 8004d22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d26:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d2a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004f0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004d2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d42:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004d46:	e087      	b.n	8004e58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	ee07 3a90 	vmov	s15, r3
 8004d4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d52:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004f10 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004d56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d5a:	4b6a      	ldr	r3, [pc, #424]	@ (8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d62:	ee07 3a90 	vmov	s15, r3
 8004d66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d6e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004f0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004d72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d8a:	e065      	b.n	8004e58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	ee07 3a90 	vmov	s15, r3
 8004d92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d96:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004f14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004d9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d9e:	4b59      	ldr	r3, [pc, #356]	@ (8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004da6:	ee07 3a90 	vmov	s15, r3
 8004daa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dae:	ed97 6a03 	vldr	s12, [r7, #12]
 8004db2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004f0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004db6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004dc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004dce:	e043      	b.n	8004e58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	ee07 3a90 	vmov	s15, r3
 8004dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dda:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004f18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004dde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004de2:	4b48      	ldr	r3, [pc, #288]	@ (8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dea:	ee07 3a90 	vmov	s15, r3
 8004dee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004df2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004df6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004f0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004dfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e12:	e021      	b.n	8004e58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	ee07 3a90 	vmov	s15, r3
 8004e1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e1e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004f14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004e22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e26:	4b37      	ldr	r3, [pc, #220]	@ (8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e2e:	ee07 3a90 	vmov	s15, r3
 8004e32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e36:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e3a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004f0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004e3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e56:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004e58:	4b2a      	ldr	r3, [pc, #168]	@ (8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5c:	0a5b      	lsrs	r3, r3, #9
 8004e5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e62:	ee07 3a90 	vmov	s15, r3
 8004e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e72:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e7e:	ee17 2a90 	vmov	r2, s15
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004e86:	4b1f      	ldr	r3, [pc, #124]	@ (8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8a:	0c1b      	lsrs	r3, r3, #16
 8004e8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e90:	ee07 3a90 	vmov	s15, r3
 8004e94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ea0:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ea4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ea8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004eac:	ee17 2a90 	vmov	r2, s15
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004eb4:	4b13      	ldr	r3, [pc, #76]	@ (8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eb8:	0e1b      	lsrs	r3, r3, #24
 8004eba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ebe:	ee07 3a90 	vmov	s15, r3
 8004ec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ec6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004eca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ece:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ed2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ed6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004eda:	ee17 2a90 	vmov	r2, s15
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004ee2:	e008      	b.n	8004ef6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	609a      	str	r2, [r3, #8]
}
 8004ef6:	bf00      	nop
 8004ef8:	3724      	adds	r7, #36	@ 0x24
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	58024400 	.word	0x58024400
 8004f08:	03d09000 	.word	0x03d09000
 8004f0c:	46000000 	.word	0x46000000
 8004f10:	4c742400 	.word	0x4c742400
 8004f14:	4a742400 	.word	0x4a742400
 8004f18:	4af42400 	.word	0x4af42400

08004f1c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f26:	2300      	movs	r3, #0
 8004f28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f2a:	4b53      	ldr	r3, [pc, #332]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2e:	f003 0303 	and.w	r3, r3, #3
 8004f32:	2b03      	cmp	r3, #3
 8004f34:	d101      	bne.n	8004f3a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e099      	b.n	800506e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004f3a:	4b4f      	ldr	r3, [pc, #316]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a4e      	ldr	r2, [pc, #312]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004f40:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f46:	f7fc faab 	bl	80014a0 <HAL_GetTick>
 8004f4a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f4c:	e008      	b.n	8004f60 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004f4e:	f7fc faa7 	bl	80014a0 <HAL_GetTick>
 8004f52:	4602      	mov	r2, r0
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	1ad3      	subs	r3, r2, r3
 8004f58:	2b02      	cmp	r3, #2
 8004f5a:	d901      	bls.n	8004f60 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	e086      	b.n	800506e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f60:	4b45      	ldr	r3, [pc, #276]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d1f0      	bne.n	8004f4e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004f6c:	4b42      	ldr	r3, [pc, #264]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f70:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	031b      	lsls	r3, r3, #12
 8004f7a:	493f      	ldr	r1, [pc, #252]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	3b01      	subs	r3, #1
 8004f86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	3b01      	subs	r3, #1
 8004f90:	025b      	lsls	r3, r3, #9
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	431a      	orrs	r2, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	3b01      	subs	r3, #1
 8004f9c:	041b      	lsls	r3, r3, #16
 8004f9e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	691b      	ldr	r3, [r3, #16]
 8004fa8:	3b01      	subs	r3, #1
 8004faa:	061b      	lsls	r3, r3, #24
 8004fac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004fb0:	4931      	ldr	r1, [pc, #196]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004fb6:	4b30      	ldr	r3, [pc, #192]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	492d      	ldr	r1, [pc, #180]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004fc8:	4b2b      	ldr	r3, [pc, #172]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fcc:	f023 0220 	bic.w	r2, r3, #32
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	4928      	ldr	r1, [pc, #160]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004fda:	4b27      	ldr	r3, [pc, #156]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fde:	4a26      	ldr	r2, [pc, #152]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004fe0:	f023 0310 	bic.w	r3, r3, #16
 8004fe4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004fe6:	4b24      	ldr	r3, [pc, #144]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004fe8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fea:	4b24      	ldr	r3, [pc, #144]	@ (800507c <RCCEx_PLL2_Config+0x160>)
 8004fec:	4013      	ands	r3, r2
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	69d2      	ldr	r2, [r2, #28]
 8004ff2:	00d2      	lsls	r2, r2, #3
 8004ff4:	4920      	ldr	r1, [pc, #128]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004ffa:	4b1f      	ldr	r3, [pc, #124]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8004ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ffe:	4a1e      	ldr	r2, [pc, #120]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8005000:	f043 0310 	orr.w	r3, r3, #16
 8005004:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d106      	bne.n	800501a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800500c:	4b1a      	ldr	r3, [pc, #104]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 800500e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005010:	4a19      	ldr	r2, [pc, #100]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8005012:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005016:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005018:	e00f      	b.n	800503a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2b01      	cmp	r3, #1
 800501e:	d106      	bne.n	800502e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005020:	4b15      	ldr	r3, [pc, #84]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8005022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005024:	4a14      	ldr	r2, [pc, #80]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8005026:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800502a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800502c:	e005      	b.n	800503a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800502e:	4b12      	ldr	r3, [pc, #72]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8005030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005032:	4a11      	ldr	r2, [pc, #68]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8005034:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005038:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800503a:	4b0f      	ldr	r3, [pc, #60]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a0e      	ldr	r2, [pc, #56]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8005040:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005044:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005046:	f7fc fa2b 	bl	80014a0 <HAL_GetTick>
 800504a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800504c:	e008      	b.n	8005060 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800504e:	f7fc fa27 	bl	80014a0 <HAL_GetTick>
 8005052:	4602      	mov	r2, r0
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	2b02      	cmp	r3, #2
 800505a:	d901      	bls.n	8005060 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	e006      	b.n	800506e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005060:	4b05      	ldr	r3, [pc, #20]	@ (8005078 <RCCEx_PLL2_Config+0x15c>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d0f0      	beq.n	800504e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800506c:	7bfb      	ldrb	r3, [r7, #15]
}
 800506e:	4618      	mov	r0, r3
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	58024400 	.word	0x58024400
 800507c:	ffff0007 	.word	0xffff0007

08005080 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800508a:	2300      	movs	r3, #0
 800508c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800508e:	4b53      	ldr	r3, [pc, #332]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 8005090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005092:	f003 0303 	and.w	r3, r3, #3
 8005096:	2b03      	cmp	r3, #3
 8005098:	d101      	bne.n	800509e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e099      	b.n	80051d2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800509e:	4b4f      	ldr	r3, [pc, #316]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a4e      	ldr	r2, [pc, #312]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 80050a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050aa:	f7fc f9f9 	bl	80014a0 <HAL_GetTick>
 80050ae:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80050b0:	e008      	b.n	80050c4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80050b2:	f7fc f9f5 	bl	80014a0 <HAL_GetTick>
 80050b6:	4602      	mov	r2, r0
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d901      	bls.n	80050c4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	e086      	b.n	80051d2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80050c4:	4b45      	ldr	r3, [pc, #276]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1f0      	bne.n	80050b2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80050d0:	4b42      	ldr	r3, [pc, #264]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 80050d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050d4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	051b      	lsls	r3, r3, #20
 80050de:	493f      	ldr	r1, [pc, #252]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 80050e0:	4313      	orrs	r3, r2
 80050e2:	628b      	str	r3, [r1, #40]	@ 0x28
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	3b01      	subs	r3, #1
 80050ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	3b01      	subs	r3, #1
 80050f4:	025b      	lsls	r3, r3, #9
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	431a      	orrs	r2, r3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	3b01      	subs	r3, #1
 8005100:	041b      	lsls	r3, r3, #16
 8005102:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005106:	431a      	orrs	r2, r3
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	691b      	ldr	r3, [r3, #16]
 800510c:	3b01      	subs	r3, #1
 800510e:	061b      	lsls	r3, r3, #24
 8005110:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005114:	4931      	ldr	r1, [pc, #196]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 8005116:	4313      	orrs	r3, r2
 8005118:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800511a:	4b30      	ldr	r3, [pc, #192]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 800511c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800511e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	695b      	ldr	r3, [r3, #20]
 8005126:	492d      	ldr	r1, [pc, #180]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 8005128:	4313      	orrs	r3, r2
 800512a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800512c:	4b2b      	ldr	r3, [pc, #172]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 800512e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005130:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	699b      	ldr	r3, [r3, #24]
 8005138:	4928      	ldr	r1, [pc, #160]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 800513a:	4313      	orrs	r3, r2
 800513c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800513e:	4b27      	ldr	r3, [pc, #156]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 8005140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005142:	4a26      	ldr	r2, [pc, #152]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 8005144:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005148:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800514a:	4b24      	ldr	r3, [pc, #144]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 800514c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800514e:	4b24      	ldr	r3, [pc, #144]	@ (80051e0 <RCCEx_PLL3_Config+0x160>)
 8005150:	4013      	ands	r3, r2
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	69d2      	ldr	r2, [r2, #28]
 8005156:	00d2      	lsls	r2, r2, #3
 8005158:	4920      	ldr	r1, [pc, #128]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 800515a:	4313      	orrs	r3, r2
 800515c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800515e:	4b1f      	ldr	r3, [pc, #124]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 8005160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005162:	4a1e      	ldr	r2, [pc, #120]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 8005164:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005168:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d106      	bne.n	800517e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005170:	4b1a      	ldr	r3, [pc, #104]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 8005172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005174:	4a19      	ldr	r2, [pc, #100]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 8005176:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800517a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800517c:	e00f      	b.n	800519e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	2b01      	cmp	r3, #1
 8005182:	d106      	bne.n	8005192 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005184:	4b15      	ldr	r3, [pc, #84]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 8005186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005188:	4a14      	ldr	r2, [pc, #80]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 800518a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800518e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005190:	e005      	b.n	800519e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005192:	4b12      	ldr	r3, [pc, #72]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 8005194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005196:	4a11      	ldr	r2, [pc, #68]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 8005198:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800519c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800519e:	4b0f      	ldr	r3, [pc, #60]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a0e      	ldr	r2, [pc, #56]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 80051a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051aa:	f7fc f979 	bl	80014a0 <HAL_GetTick>
 80051ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80051b0:	e008      	b.n	80051c4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80051b2:	f7fc f975 	bl	80014a0 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	2b02      	cmp	r3, #2
 80051be:	d901      	bls.n	80051c4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80051c0:	2303      	movs	r3, #3
 80051c2:	e006      	b.n	80051d2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80051c4:	4b05      	ldr	r3, [pc, #20]	@ (80051dc <RCCEx_PLL3_Config+0x15c>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d0f0      	beq.n	80051b2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80051d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3710      	adds	r7, #16
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	bf00      	nop
 80051dc:	58024400 	.word	0x58024400
 80051e0:	ffff0007 	.word	0xffff0007

080051e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d101      	bne.n	80051f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e049      	b.n	800528a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d106      	bne.n	8005210 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f7fb ffb2 	bl	8001174 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2202      	movs	r2, #2
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	3304      	adds	r3, #4
 8005220:	4619      	mov	r1, r3
 8005222:	4610      	mov	r0, r2
 8005224:	f000 f96e 	bl	8005504 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3708      	adds	r7, #8
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005292:	b580      	push	{r7, lr}
 8005294:	b084      	sub	sp, #16
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	691b      	ldr	r3, [r3, #16]
 80052a8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	f003 0302 	and.w	r3, r3, #2
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d020      	beq.n	80052f6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f003 0302 	and.w	r3, r3, #2
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d01b      	beq.n	80052f6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f06f 0202 	mvn.w	r2, #2
 80052c6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	699b      	ldr	r3, [r3, #24]
 80052d4:	f003 0303 	and.w	r3, r3, #3
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d003      	beq.n	80052e4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 f8f3 	bl	80054c8 <HAL_TIM_IC_CaptureCallback>
 80052e2:	e005      	b.n	80052f0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 f8e5 	bl	80054b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 f8f6 	bl	80054dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	f003 0304 	and.w	r3, r3, #4
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d020      	beq.n	8005342 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f003 0304 	and.w	r3, r3, #4
 8005306:	2b00      	cmp	r3, #0
 8005308:	d01b      	beq.n	8005342 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f06f 0204 	mvn.w	r2, #4
 8005312:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2202      	movs	r2, #2
 8005318:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	699b      	ldr	r3, [r3, #24]
 8005320:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005324:	2b00      	cmp	r3, #0
 8005326:	d003      	beq.n	8005330 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f000 f8cd 	bl	80054c8 <HAL_TIM_IC_CaptureCallback>
 800532e:	e005      	b.n	800533c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f000 f8bf 	bl	80054b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 f8d0 	bl	80054dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	f003 0308 	and.w	r3, r3, #8
 8005348:	2b00      	cmp	r3, #0
 800534a:	d020      	beq.n	800538e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f003 0308 	and.w	r3, r3, #8
 8005352:	2b00      	cmp	r3, #0
 8005354:	d01b      	beq.n	800538e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f06f 0208 	mvn.w	r2, #8
 800535e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2204      	movs	r2, #4
 8005364:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	69db      	ldr	r3, [r3, #28]
 800536c:	f003 0303 	and.w	r3, r3, #3
 8005370:	2b00      	cmp	r3, #0
 8005372:	d003      	beq.n	800537c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 f8a7 	bl	80054c8 <HAL_TIM_IC_CaptureCallback>
 800537a:	e005      	b.n	8005388 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f000 f899 	bl	80054b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f000 f8aa 	bl	80054dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	f003 0310 	and.w	r3, r3, #16
 8005394:	2b00      	cmp	r3, #0
 8005396:	d020      	beq.n	80053da <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f003 0310 	and.w	r3, r3, #16
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d01b      	beq.n	80053da <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f06f 0210 	mvn.w	r2, #16
 80053aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2208      	movs	r2, #8
 80053b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	69db      	ldr	r3, [r3, #28]
 80053b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d003      	beq.n	80053c8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f000 f881 	bl	80054c8 <HAL_TIM_IC_CaptureCallback>
 80053c6:	e005      	b.n	80053d4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f000 f873 	bl	80054b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f000 f884 	bl	80054dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	f003 0301 	and.w	r3, r3, #1
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00c      	beq.n	80053fe <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d007      	beq.n	80053fe <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f06f 0201 	mvn.w	r2, #1
 80053f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f000 f851 	bl	80054a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005404:	2b00      	cmp	r3, #0
 8005406:	d104      	bne.n	8005412 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00c      	beq.n	800542c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005418:	2b00      	cmp	r3, #0
 800541a:	d007      	beq.n	800542c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 f9a4 	bl	8005774 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00c      	beq.n	8005450 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800543c:	2b00      	cmp	r3, #0
 800543e:	d007      	beq.n	8005450 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 f99c 	bl	8005788 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00c      	beq.n	8005474 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005460:	2b00      	cmp	r3, #0
 8005462:	d007      	beq.n	8005474 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800546c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 f83e 	bl	80054f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	f003 0320 	and.w	r3, r3, #32
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00c      	beq.n	8005498 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f003 0320 	and.w	r3, r3, #32
 8005484:	2b00      	cmp	r3, #0
 8005486:	d007      	beq.n	8005498 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f06f 0220 	mvn.w	r2, #32
 8005490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 f964 	bl	8005760 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005498:	bf00      	nop
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80054a8:	bf00      	nop
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr

080054b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054d0:	bf00      	nop
 80054d2:	370c      	adds	r7, #12
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr

080054dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054f8:	bf00      	nop
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005504:	b480      	push	{r7}
 8005506:	b085      	sub	sp, #20
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a43      	ldr	r2, [pc, #268]	@ (8005624 <TIM_Base_SetConfig+0x120>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d013      	beq.n	8005544 <TIM_Base_SetConfig+0x40>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005522:	d00f      	beq.n	8005544 <TIM_Base_SetConfig+0x40>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a40      	ldr	r2, [pc, #256]	@ (8005628 <TIM_Base_SetConfig+0x124>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d00b      	beq.n	8005544 <TIM_Base_SetConfig+0x40>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a3f      	ldr	r2, [pc, #252]	@ (800562c <TIM_Base_SetConfig+0x128>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d007      	beq.n	8005544 <TIM_Base_SetConfig+0x40>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a3e      	ldr	r2, [pc, #248]	@ (8005630 <TIM_Base_SetConfig+0x12c>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d003      	beq.n	8005544 <TIM_Base_SetConfig+0x40>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	4a3d      	ldr	r2, [pc, #244]	@ (8005634 <TIM_Base_SetConfig+0x130>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d108      	bne.n	8005556 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800554a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	68fa      	ldr	r2, [r7, #12]
 8005552:	4313      	orrs	r3, r2
 8005554:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a32      	ldr	r2, [pc, #200]	@ (8005624 <TIM_Base_SetConfig+0x120>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d01f      	beq.n	800559e <TIM_Base_SetConfig+0x9a>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005564:	d01b      	beq.n	800559e <TIM_Base_SetConfig+0x9a>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a2f      	ldr	r2, [pc, #188]	@ (8005628 <TIM_Base_SetConfig+0x124>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d017      	beq.n	800559e <TIM_Base_SetConfig+0x9a>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a2e      	ldr	r2, [pc, #184]	@ (800562c <TIM_Base_SetConfig+0x128>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d013      	beq.n	800559e <TIM_Base_SetConfig+0x9a>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a2d      	ldr	r2, [pc, #180]	@ (8005630 <TIM_Base_SetConfig+0x12c>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d00f      	beq.n	800559e <TIM_Base_SetConfig+0x9a>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a2c      	ldr	r2, [pc, #176]	@ (8005634 <TIM_Base_SetConfig+0x130>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d00b      	beq.n	800559e <TIM_Base_SetConfig+0x9a>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a2b      	ldr	r2, [pc, #172]	@ (8005638 <TIM_Base_SetConfig+0x134>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d007      	beq.n	800559e <TIM_Base_SetConfig+0x9a>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a2a      	ldr	r2, [pc, #168]	@ (800563c <TIM_Base_SetConfig+0x138>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d003      	beq.n	800559e <TIM_Base_SetConfig+0x9a>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a29      	ldr	r2, [pc, #164]	@ (8005640 <TIM_Base_SetConfig+0x13c>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d108      	bne.n	80055b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	689a      	ldr	r2, [r3, #8]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a14      	ldr	r2, [pc, #80]	@ (8005624 <TIM_Base_SetConfig+0x120>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d00f      	beq.n	80055f6 <TIM_Base_SetConfig+0xf2>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a16      	ldr	r2, [pc, #88]	@ (8005634 <TIM_Base_SetConfig+0x130>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d00b      	beq.n	80055f6 <TIM_Base_SetConfig+0xf2>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a15      	ldr	r2, [pc, #84]	@ (8005638 <TIM_Base_SetConfig+0x134>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d007      	beq.n	80055f6 <TIM_Base_SetConfig+0xf2>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a14      	ldr	r2, [pc, #80]	@ (800563c <TIM_Base_SetConfig+0x138>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d003      	beq.n	80055f6 <TIM_Base_SetConfig+0xf2>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a13      	ldr	r2, [pc, #76]	@ (8005640 <TIM_Base_SetConfig+0x13c>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d103      	bne.n	80055fe <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	691a      	ldr	r2, [r3, #16]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f043 0204 	orr.w	r2, r3, #4
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2201      	movs	r2, #1
 800560e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	601a      	str	r2, [r3, #0]
}
 8005616:	bf00      	nop
 8005618:	3714      	adds	r7, #20
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	40010000 	.word	0x40010000
 8005628:	40000400 	.word	0x40000400
 800562c:	40000800 	.word	0x40000800
 8005630:	40000c00 	.word	0x40000c00
 8005634:	40010400 	.word	0x40010400
 8005638:	40014000 	.word	0x40014000
 800563c:	40014400 	.word	0x40014400
 8005640:	40014800 	.word	0x40014800

08005644 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005644:	b480      	push	{r7}
 8005646:	b085      	sub	sp, #20
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
 800564c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005654:	2b01      	cmp	r3, #1
 8005656:	d101      	bne.n	800565c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005658:	2302      	movs	r3, #2
 800565a:	e06d      	b.n	8005738 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2202      	movs	r2, #2
 8005668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a30      	ldr	r2, [pc, #192]	@ (8005744 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d004      	beq.n	8005690 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a2f      	ldr	r2, [pc, #188]	@ (8005748 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d108      	bne.n	80056a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005696:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	4313      	orrs	r3, r2
 80056a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	4313      	orrs	r3, r2
 80056b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68fa      	ldr	r2, [r7, #12]
 80056ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a20      	ldr	r2, [pc, #128]	@ (8005744 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d022      	beq.n	800570c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056ce:	d01d      	beq.n	800570c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a1d      	ldr	r2, [pc, #116]	@ (800574c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d018      	beq.n	800570c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a1c      	ldr	r2, [pc, #112]	@ (8005750 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d013      	beq.n	800570c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a1a      	ldr	r2, [pc, #104]	@ (8005754 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d00e      	beq.n	800570c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a15      	ldr	r2, [pc, #84]	@ (8005748 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d009      	beq.n	800570c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a16      	ldr	r2, [pc, #88]	@ (8005758 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d004      	beq.n	800570c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a15      	ldr	r2, [pc, #84]	@ (800575c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d10c      	bne.n	8005726 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005712:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	68ba      	ldr	r2, [r7, #8]
 800571a:	4313      	orrs	r3, r2
 800571c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68ba      	ldr	r2, [r7, #8]
 8005724:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2201      	movs	r2, #1
 800572a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005736:	2300      	movs	r3, #0
}
 8005738:	4618      	mov	r0, r3
 800573a:	3714      	adds	r7, #20
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr
 8005744:	40010000 	.word	0x40010000
 8005748:	40010400 	.word	0x40010400
 800574c:	40000400 	.word	0x40000400
 8005750:	40000800 	.word	0x40000800
 8005754:	40000c00 	.word	0x40000c00
 8005758:	40001800 	.word	0x40001800
 800575c:	40014000 	.word	0x40014000

08005760 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005768:	bf00      	nop
 800576a:	370c      	adds	r7, #12
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005774:	b480      	push	{r7}
 8005776:	b083      	sub	sp, #12
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800577c:	bf00      	nop
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005790:	bf00      	nop
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d101      	bne.n	80057ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e042      	b.n	8005834 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d106      	bne.n	80057c6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f7fb fd4b 	bl	800125c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2224      	movs	r2, #36	@ 0x24
 80057ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f022 0201 	bic.w	r2, r2, #1
 80057dc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d002      	beq.n	80057ec <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f001 f986 	bl	8006af8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 fc1b 	bl	8006028 <UART_SetConfig>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d101      	bne.n	80057fc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	e01b      	b.n	8005834 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	685a      	ldr	r2, [r3, #4]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800580a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	689a      	ldr	r2, [r3, #8]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800581a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f042 0201 	orr.w	r2, r2, #1
 800582a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800582c:	6878      	ldr	r0, [r7, #4]
 800582e:	f001 fa05 	bl	8006c3c <UART_CheckIdleState>
 8005832:	4603      	mov	r3, r0
}
 8005834:	4618      	mov	r0, r3
 8005836:	3708      	adds	r7, #8
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b0ba      	sub	sp, #232	@ 0xe8
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	69db      	ldr	r3, [r3, #28]
 800584a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005862:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005866:	f640 030f 	movw	r3, #2063	@ 0x80f
 800586a:	4013      	ands	r3, r2
 800586c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005870:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005874:	2b00      	cmp	r3, #0
 8005876:	d11b      	bne.n	80058b0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005878:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800587c:	f003 0320 	and.w	r3, r3, #32
 8005880:	2b00      	cmp	r3, #0
 8005882:	d015      	beq.n	80058b0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005884:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005888:	f003 0320 	and.w	r3, r3, #32
 800588c:	2b00      	cmp	r3, #0
 800588e:	d105      	bne.n	800589c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005890:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005894:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005898:	2b00      	cmp	r3, #0
 800589a:	d009      	beq.n	80058b0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	f000 8393 	beq.w	8005fcc <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	4798      	blx	r3
      }
      return;
 80058ae:	e38d      	b.n	8005fcc <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80058b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f000 8123 	beq.w	8005b00 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80058ba:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80058be:	4b8d      	ldr	r3, [pc, #564]	@ (8005af4 <HAL_UART_IRQHandler+0x2b8>)
 80058c0:	4013      	ands	r3, r2
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d106      	bne.n	80058d4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80058c6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80058ca:	4b8b      	ldr	r3, [pc, #556]	@ (8005af8 <HAL_UART_IRQHandler+0x2bc>)
 80058cc:	4013      	ands	r3, r2
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	f000 8116 	beq.w	8005b00 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80058d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d011      	beq.n	8005904 <HAL_UART_IRQHandler+0xc8>
 80058e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d00b      	beq.n	8005904 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2201      	movs	r2, #1
 80058f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058fa:	f043 0201 	orr.w	r2, r3, #1
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005904:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005908:	f003 0302 	and.w	r3, r3, #2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d011      	beq.n	8005934 <HAL_UART_IRQHandler+0xf8>
 8005910:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005914:	f003 0301 	and.w	r3, r3, #1
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00b      	beq.n	8005934 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2202      	movs	r2, #2
 8005922:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800592a:	f043 0204 	orr.w	r2, r3, #4
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005938:	f003 0304 	and.w	r3, r3, #4
 800593c:	2b00      	cmp	r3, #0
 800593e:	d011      	beq.n	8005964 <HAL_UART_IRQHandler+0x128>
 8005940:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005944:	f003 0301 	and.w	r3, r3, #1
 8005948:	2b00      	cmp	r3, #0
 800594a:	d00b      	beq.n	8005964 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	2204      	movs	r2, #4
 8005952:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800595a:	f043 0202 	orr.w	r2, r3, #2
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005964:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005968:	f003 0308 	and.w	r3, r3, #8
 800596c:	2b00      	cmp	r3, #0
 800596e:	d017      	beq.n	80059a0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005974:	f003 0320 	and.w	r3, r3, #32
 8005978:	2b00      	cmp	r3, #0
 800597a:	d105      	bne.n	8005988 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800597c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005980:	4b5c      	ldr	r3, [pc, #368]	@ (8005af4 <HAL_UART_IRQHandler+0x2b8>)
 8005982:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005984:	2b00      	cmp	r3, #0
 8005986:	d00b      	beq.n	80059a0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2208      	movs	r2, #8
 800598e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005996:	f043 0208 	orr.w	r2, r3, #8
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80059a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d012      	beq.n	80059d2 <HAL_UART_IRQHandler+0x196>
 80059ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d00c      	beq.n	80059d2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80059c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059c8:	f043 0220 	orr.w	r2, r3, #32
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f000 82f9 	beq.w	8005fd0 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80059de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059e2:	f003 0320 	and.w	r3, r3, #32
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d013      	beq.n	8005a12 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80059ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059ee:	f003 0320 	and.w	r3, r3, #32
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d105      	bne.n	8005a02 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80059f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d007      	beq.n	8005a12 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d003      	beq.n	8005a12 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a18:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a26:	2b40      	cmp	r3, #64	@ 0x40
 8005a28:	d005      	beq.n	8005a36 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005a2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a2e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d054      	beq.n	8005ae0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f001 fa18 	bl	8006e6c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a46:	2b40      	cmp	r3, #64	@ 0x40
 8005a48:	d146      	bne.n	8005ad8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	3308      	adds	r3, #8
 8005a50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005a58:	e853 3f00 	ldrex	r3, [r3]
 8005a5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005a60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005a64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	3308      	adds	r3, #8
 8005a72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005a76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005a7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005a82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005a86:	e841 2300 	strex	r3, r2, [r1]
 8005a8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005a8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1d9      	bne.n	8005a4a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d017      	beq.n	8005ad0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005aa6:	4a15      	ldr	r2, [pc, #84]	@ (8005afc <HAL_UART_IRQHandler+0x2c0>)
 8005aa8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f7fc f93b 	bl	8001d2c <HAL_DMA_Abort_IT>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d019      	beq.n	8005af0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005aca:	4610      	mov	r0, r2
 8005acc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ace:	e00f      	b.n	8005af0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 fa93 	bl	8005ffc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ad6:	e00b      	b.n	8005af0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f000 fa8f 	bl	8005ffc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ade:	e007      	b.n	8005af0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f000 fa8b 	bl	8005ffc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005aee:	e26f      	b.n	8005fd0 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005af0:	bf00      	nop
    return;
 8005af2:	e26d      	b.n	8005fd0 <HAL_UART_IRQHandler+0x794>
 8005af4:	10000001 	.word	0x10000001
 8005af8:	04000120 	.word	0x04000120
 8005afc:	08006f39 	.word	0x08006f39

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	f040 8203 	bne.w	8005f10 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b0e:	f003 0310 	and.w	r3, r3, #16
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	f000 81fc 	beq.w	8005f10 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b1c:	f003 0310 	and.w	r3, r3, #16
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	f000 81f5 	beq.w	8005f10 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2210      	movs	r2, #16
 8005b2c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b38:	2b40      	cmp	r3, #64	@ 0x40
 8005b3a:	f040 816d 	bne.w	8005e18 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4aa4      	ldr	r2, [pc, #656]	@ (8005dd8 <HAL_UART_IRQHandler+0x59c>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d068      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4aa1      	ldr	r2, [pc, #644]	@ (8005ddc <HAL_UART_IRQHandler+0x5a0>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d061      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a9f      	ldr	r2, [pc, #636]	@ (8005de0 <HAL_UART_IRQHandler+0x5a4>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d05a      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a9c      	ldr	r2, [pc, #624]	@ (8005de4 <HAL_UART_IRQHandler+0x5a8>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d053      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a9a      	ldr	r2, [pc, #616]	@ (8005de8 <HAL_UART_IRQHandler+0x5ac>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d04c      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a97      	ldr	r2, [pc, #604]	@ (8005dec <HAL_UART_IRQHandler+0x5b0>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d045      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a95      	ldr	r2, [pc, #596]	@ (8005df0 <HAL_UART_IRQHandler+0x5b4>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d03e      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a92      	ldr	r2, [pc, #584]	@ (8005df4 <HAL_UART_IRQHandler+0x5b8>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d037      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a90      	ldr	r2, [pc, #576]	@ (8005df8 <HAL_UART_IRQHandler+0x5bc>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d030      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a8d      	ldr	r2, [pc, #564]	@ (8005dfc <HAL_UART_IRQHandler+0x5c0>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d029      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a8b      	ldr	r2, [pc, #556]	@ (8005e00 <HAL_UART_IRQHandler+0x5c4>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d022      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a88      	ldr	r2, [pc, #544]	@ (8005e04 <HAL_UART_IRQHandler+0x5c8>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d01b      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a86      	ldr	r2, [pc, #536]	@ (8005e08 <HAL_UART_IRQHandler+0x5cc>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d014      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a83      	ldr	r2, [pc, #524]	@ (8005e0c <HAL_UART_IRQHandler+0x5d0>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d00d      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a81      	ldr	r2, [pc, #516]	@ (8005e10 <HAL_UART_IRQHandler+0x5d4>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d006      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a7e      	ldr	r2, [pc, #504]	@ (8005e14 <HAL_UART_IRQHandler+0x5d8>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d106      	bne.n	8005c2c <HAL_UART_IRQHandler+0x3f0>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	e005      	b.n	8005c38 <HAL_UART_IRQHandler+0x3fc>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	f000 80ad 	beq.w	8005da0 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c4c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c50:	429a      	cmp	r2, r3
 8005c52:	f080 80a5 	bcs.w	8005da0 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c66:	69db      	ldr	r3, [r3, #28]
 8005c68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c6c:	f000 8087 	beq.w	8005d7e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005c7c:	e853 3f00 	ldrex	r3, [r3]
 8005c80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005c84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	461a      	mov	r2, r3
 8005c96:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005c9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005c9e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005ca6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005caa:	e841 2300 	strex	r3, r2, [r1]
 8005cae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005cb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d1da      	bne.n	8005c70 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	3308      	adds	r3, #8
 8005cc0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005cc4:	e853 3f00 	ldrex	r3, [r3]
 8005cc8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005cca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005ccc:	f023 0301 	bic.w	r3, r3, #1
 8005cd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	3308      	adds	r3, #8
 8005cda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005cde:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005ce2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005ce6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005cea:	e841 2300 	strex	r3, r2, [r1]
 8005cee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005cf0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1e1      	bne.n	8005cba <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	3308      	adds	r3, #8
 8005cfc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005d00:	e853 3f00 	ldrex	r3, [r3]
 8005d04:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005d06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	3308      	adds	r3, #8
 8005d16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005d1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005d1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005d20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005d22:	e841 2300 	strex	r3, r2, [r1]
 8005d26:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005d28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1e3      	bne.n	8005cf6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2220      	movs	r2, #32
 8005d32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d44:	e853 3f00 	ldrex	r3, [r3]
 8005d48:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d4c:	f023 0310 	bic.w	r3, r3, #16
 8005d50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	461a      	mov	r2, r3
 8005d5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d60:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d66:	e841 2300 	strex	r3, r2, [r1]
 8005d6a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d1e4      	bne.n	8005d3c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7fb fcb9 	bl	80016f0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2202      	movs	r2, #2
 8005d82:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	4619      	mov	r1, r3
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 f939 	bl	8006010 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005d9e:	e119      	b.n	8005fd4 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005da6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005daa:	429a      	cmp	r2, r3
 8005dac:	f040 8112 	bne.w	8005fd4 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005db6:	69db      	ldr	r3, [r3, #28]
 8005db8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dbc:	f040 810a 	bne.w	8005fd4 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2202      	movs	r2, #2
 8005dc4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005dcc:	4619      	mov	r1, r3
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 f91e 	bl	8006010 <HAL_UARTEx_RxEventCallback>
      return;
 8005dd4:	e0fe      	b.n	8005fd4 <HAL_UART_IRQHandler+0x798>
 8005dd6:	bf00      	nop
 8005dd8:	40020010 	.word	0x40020010
 8005ddc:	40020028 	.word	0x40020028
 8005de0:	40020040 	.word	0x40020040
 8005de4:	40020058 	.word	0x40020058
 8005de8:	40020070 	.word	0x40020070
 8005dec:	40020088 	.word	0x40020088
 8005df0:	400200a0 	.word	0x400200a0
 8005df4:	400200b8 	.word	0x400200b8
 8005df8:	40020410 	.word	0x40020410
 8005dfc:	40020428 	.word	0x40020428
 8005e00:	40020440 	.word	0x40020440
 8005e04:	40020458 	.word	0x40020458
 8005e08:	40020470 	.word	0x40020470
 8005e0c:	40020488 	.word	0x40020488
 8005e10:	400204a0 	.word	0x400204a0
 8005e14:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	1ad3      	subs	r3, r2, r3
 8005e28:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	f000 80cf 	beq.w	8005fd8 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8005e3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	f000 80ca 	beq.w	8005fd8 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e4c:	e853 3f00 	ldrex	r3, [r3]
 8005e50:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	461a      	mov	r2, r3
 8005e62:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005e66:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e68:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e6e:	e841 2300 	strex	r3, r2, [r1]
 8005e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1e4      	bne.n	8005e44 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	3308      	adds	r3, #8
 8005e80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e84:	e853 3f00 	ldrex	r3, [r3]
 8005e88:	623b      	str	r3, [r7, #32]
   return(result);
 8005e8a:	6a3a      	ldr	r2, [r7, #32]
 8005e8c:	4b55      	ldr	r3, [pc, #340]	@ (8005fe4 <HAL_UART_IRQHandler+0x7a8>)
 8005e8e:	4013      	ands	r3, r2
 8005e90:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	3308      	adds	r3, #8
 8005e9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005e9e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ea4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ea6:	e841 2300 	strex	r3, r2, [r1]
 8005eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d1e3      	bne.n	8005e7a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2220      	movs	r2, #32
 8005eb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	e853 3f00 	ldrex	r3, [r3]
 8005ed2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f023 0310 	bic.w	r3, r3, #16
 8005eda:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	461a      	mov	r2, r3
 8005ee4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005ee8:	61fb      	str	r3, [r7, #28]
 8005eea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eec:	69b9      	ldr	r1, [r7, #24]
 8005eee:	69fa      	ldr	r2, [r7, #28]
 8005ef0:	e841 2300 	strex	r3, r2, [r1]
 8005ef4:	617b      	str	r3, [r7, #20]
   return(result);
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d1e4      	bne.n	8005ec6 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f02:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f06:	4619      	mov	r1, r3
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 f881 	bl	8006010 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005f0e:	e063      	b.n	8005fd8 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d00e      	beq.n	8005f3a <HAL_UART_IRQHandler+0x6fe>
 8005f1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d008      	beq.n	8005f3a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005f30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f001 f83d 	bl	8006fb2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f38:	e051      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005f3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d014      	beq.n	8005f70 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005f46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d105      	bne.n	8005f5e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005f52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d008      	beq.n	8005f70 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d03a      	beq.n	8005fdc <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	4798      	blx	r3
    }
    return;
 8005f6e:	e035      	b.n	8005fdc <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d009      	beq.n	8005f90 <HAL_UART_IRQHandler+0x754>
 8005f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d003      	beq.n	8005f90 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f000 ffe7 	bl	8006f5c <UART_EndTransmit_IT>
    return;
 8005f8e:	e026      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005f90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d009      	beq.n	8005fb0 <HAL_UART_IRQHandler+0x774>
 8005f9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fa0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d003      	beq.n	8005fb0 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f001 f816 	bl	8006fda <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005fae:	e016      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005fb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d010      	beq.n	8005fde <HAL_UART_IRQHandler+0x7a2>
 8005fbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	da0c      	bge.n	8005fde <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f000 fffe 	bl	8006fc6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005fca:	e008      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
      return;
 8005fcc:	bf00      	nop
 8005fce:	e006      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
    return;
 8005fd0:	bf00      	nop
 8005fd2:	e004      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
      return;
 8005fd4:	bf00      	nop
 8005fd6:	e002      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
      return;
 8005fd8:	bf00      	nop
 8005fda:	e000      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
    return;
 8005fdc:	bf00      	nop
  }
}
 8005fde:	37e8      	adds	r7, #232	@ 0xe8
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	effffffe 	.word	0xeffffffe

08005fe8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005ff0:	bf00      	nop
 8005ff2:	370c      	adds	r7, #12
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006004:	bf00      	nop
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006010:	b480      	push	{r7}
 8006012:	b083      	sub	sp, #12
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	460b      	mov	r3, r1
 800601a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006028:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800602c:	b092      	sub	sp, #72	@ 0x48
 800602e:	af00      	add	r7, sp, #0
 8006030:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006032:	2300      	movs	r3, #0
 8006034:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	689a      	ldr	r2, [r3, #8]
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	691b      	ldr	r3, [r3, #16]
 8006040:	431a      	orrs	r2, r3
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	695b      	ldr	r3, [r3, #20]
 8006046:	431a      	orrs	r2, r3
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	69db      	ldr	r3, [r3, #28]
 800604c:	4313      	orrs	r3, r2
 800604e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	4bbe      	ldr	r3, [pc, #760]	@ (8006350 <UART_SetConfig+0x328>)
 8006058:	4013      	ands	r3, r2
 800605a:	697a      	ldr	r2, [r7, #20]
 800605c:	6812      	ldr	r2, [r2, #0]
 800605e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006060:	430b      	orrs	r3, r1
 8006062:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	68da      	ldr	r2, [r3, #12]
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	430a      	orrs	r2, r1
 8006078:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	699b      	ldr	r3, [r3, #24]
 800607e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4ab3      	ldr	r2, [pc, #716]	@ (8006354 <UART_SetConfig+0x32c>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d004      	beq.n	8006094 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	6a1b      	ldr	r3, [r3, #32]
 800608e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006090:	4313      	orrs	r3, r2
 8006092:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689a      	ldr	r2, [r3, #8]
 800609a:	4baf      	ldr	r3, [pc, #700]	@ (8006358 <UART_SetConfig+0x330>)
 800609c:	4013      	ands	r3, r2
 800609e:	697a      	ldr	r2, [r7, #20]
 80060a0:	6812      	ldr	r2, [r2, #0]
 80060a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80060a4:	430b      	orrs	r3, r1
 80060a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ae:	f023 010f 	bic.w	r1, r3, #15
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	430a      	orrs	r2, r1
 80060bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4aa6      	ldr	r2, [pc, #664]	@ (800635c <UART_SetConfig+0x334>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d177      	bne.n	80061b8 <UART_SetConfig+0x190>
 80060c8:	4ba5      	ldr	r3, [pc, #660]	@ (8006360 <UART_SetConfig+0x338>)
 80060ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80060d0:	2b28      	cmp	r3, #40	@ 0x28
 80060d2:	d86d      	bhi.n	80061b0 <UART_SetConfig+0x188>
 80060d4:	a201      	add	r2, pc, #4	@ (adr r2, 80060dc <UART_SetConfig+0xb4>)
 80060d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060da:	bf00      	nop
 80060dc:	08006181 	.word	0x08006181
 80060e0:	080061b1 	.word	0x080061b1
 80060e4:	080061b1 	.word	0x080061b1
 80060e8:	080061b1 	.word	0x080061b1
 80060ec:	080061b1 	.word	0x080061b1
 80060f0:	080061b1 	.word	0x080061b1
 80060f4:	080061b1 	.word	0x080061b1
 80060f8:	080061b1 	.word	0x080061b1
 80060fc:	08006189 	.word	0x08006189
 8006100:	080061b1 	.word	0x080061b1
 8006104:	080061b1 	.word	0x080061b1
 8006108:	080061b1 	.word	0x080061b1
 800610c:	080061b1 	.word	0x080061b1
 8006110:	080061b1 	.word	0x080061b1
 8006114:	080061b1 	.word	0x080061b1
 8006118:	080061b1 	.word	0x080061b1
 800611c:	08006191 	.word	0x08006191
 8006120:	080061b1 	.word	0x080061b1
 8006124:	080061b1 	.word	0x080061b1
 8006128:	080061b1 	.word	0x080061b1
 800612c:	080061b1 	.word	0x080061b1
 8006130:	080061b1 	.word	0x080061b1
 8006134:	080061b1 	.word	0x080061b1
 8006138:	080061b1 	.word	0x080061b1
 800613c:	08006199 	.word	0x08006199
 8006140:	080061b1 	.word	0x080061b1
 8006144:	080061b1 	.word	0x080061b1
 8006148:	080061b1 	.word	0x080061b1
 800614c:	080061b1 	.word	0x080061b1
 8006150:	080061b1 	.word	0x080061b1
 8006154:	080061b1 	.word	0x080061b1
 8006158:	080061b1 	.word	0x080061b1
 800615c:	080061a1 	.word	0x080061a1
 8006160:	080061b1 	.word	0x080061b1
 8006164:	080061b1 	.word	0x080061b1
 8006168:	080061b1 	.word	0x080061b1
 800616c:	080061b1 	.word	0x080061b1
 8006170:	080061b1 	.word	0x080061b1
 8006174:	080061b1 	.word	0x080061b1
 8006178:	080061b1 	.word	0x080061b1
 800617c:	080061a9 	.word	0x080061a9
 8006180:	2301      	movs	r3, #1
 8006182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006186:	e222      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006188:	2304      	movs	r3, #4
 800618a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800618e:	e21e      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006190:	2308      	movs	r3, #8
 8006192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006196:	e21a      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006198:	2310      	movs	r3, #16
 800619a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800619e:	e216      	b.n	80065ce <UART_SetConfig+0x5a6>
 80061a0:	2320      	movs	r3, #32
 80061a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061a6:	e212      	b.n	80065ce <UART_SetConfig+0x5a6>
 80061a8:	2340      	movs	r3, #64	@ 0x40
 80061aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ae:	e20e      	b.n	80065ce <UART_SetConfig+0x5a6>
 80061b0:	2380      	movs	r3, #128	@ 0x80
 80061b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061b6:	e20a      	b.n	80065ce <UART_SetConfig+0x5a6>
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a69      	ldr	r2, [pc, #420]	@ (8006364 <UART_SetConfig+0x33c>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d130      	bne.n	8006224 <UART_SetConfig+0x1fc>
 80061c2:	4b67      	ldr	r3, [pc, #412]	@ (8006360 <UART_SetConfig+0x338>)
 80061c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061c6:	f003 0307 	and.w	r3, r3, #7
 80061ca:	2b05      	cmp	r3, #5
 80061cc:	d826      	bhi.n	800621c <UART_SetConfig+0x1f4>
 80061ce:	a201      	add	r2, pc, #4	@ (adr r2, 80061d4 <UART_SetConfig+0x1ac>)
 80061d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061d4:	080061ed 	.word	0x080061ed
 80061d8:	080061f5 	.word	0x080061f5
 80061dc:	080061fd 	.word	0x080061fd
 80061e0:	08006205 	.word	0x08006205
 80061e4:	0800620d 	.word	0x0800620d
 80061e8:	08006215 	.word	0x08006215
 80061ec:	2300      	movs	r3, #0
 80061ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061f2:	e1ec      	b.n	80065ce <UART_SetConfig+0x5a6>
 80061f4:	2304      	movs	r3, #4
 80061f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061fa:	e1e8      	b.n	80065ce <UART_SetConfig+0x5a6>
 80061fc:	2308      	movs	r3, #8
 80061fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006202:	e1e4      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006204:	2310      	movs	r3, #16
 8006206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800620a:	e1e0      	b.n	80065ce <UART_SetConfig+0x5a6>
 800620c:	2320      	movs	r3, #32
 800620e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006212:	e1dc      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006214:	2340      	movs	r3, #64	@ 0x40
 8006216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800621a:	e1d8      	b.n	80065ce <UART_SetConfig+0x5a6>
 800621c:	2380      	movs	r3, #128	@ 0x80
 800621e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006222:	e1d4      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a4f      	ldr	r2, [pc, #316]	@ (8006368 <UART_SetConfig+0x340>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d130      	bne.n	8006290 <UART_SetConfig+0x268>
 800622e:	4b4c      	ldr	r3, [pc, #304]	@ (8006360 <UART_SetConfig+0x338>)
 8006230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006232:	f003 0307 	and.w	r3, r3, #7
 8006236:	2b05      	cmp	r3, #5
 8006238:	d826      	bhi.n	8006288 <UART_SetConfig+0x260>
 800623a:	a201      	add	r2, pc, #4	@ (adr r2, 8006240 <UART_SetConfig+0x218>)
 800623c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006240:	08006259 	.word	0x08006259
 8006244:	08006261 	.word	0x08006261
 8006248:	08006269 	.word	0x08006269
 800624c:	08006271 	.word	0x08006271
 8006250:	08006279 	.word	0x08006279
 8006254:	08006281 	.word	0x08006281
 8006258:	2300      	movs	r3, #0
 800625a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800625e:	e1b6      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006260:	2304      	movs	r3, #4
 8006262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006266:	e1b2      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006268:	2308      	movs	r3, #8
 800626a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800626e:	e1ae      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006270:	2310      	movs	r3, #16
 8006272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006276:	e1aa      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006278:	2320      	movs	r3, #32
 800627a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800627e:	e1a6      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006280:	2340      	movs	r3, #64	@ 0x40
 8006282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006286:	e1a2      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006288:	2380      	movs	r3, #128	@ 0x80
 800628a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800628e:	e19e      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a35      	ldr	r2, [pc, #212]	@ (800636c <UART_SetConfig+0x344>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d130      	bne.n	80062fc <UART_SetConfig+0x2d4>
 800629a:	4b31      	ldr	r3, [pc, #196]	@ (8006360 <UART_SetConfig+0x338>)
 800629c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800629e:	f003 0307 	and.w	r3, r3, #7
 80062a2:	2b05      	cmp	r3, #5
 80062a4:	d826      	bhi.n	80062f4 <UART_SetConfig+0x2cc>
 80062a6:	a201      	add	r2, pc, #4	@ (adr r2, 80062ac <UART_SetConfig+0x284>)
 80062a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ac:	080062c5 	.word	0x080062c5
 80062b0:	080062cd 	.word	0x080062cd
 80062b4:	080062d5 	.word	0x080062d5
 80062b8:	080062dd 	.word	0x080062dd
 80062bc:	080062e5 	.word	0x080062e5
 80062c0:	080062ed 	.word	0x080062ed
 80062c4:	2300      	movs	r3, #0
 80062c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ca:	e180      	b.n	80065ce <UART_SetConfig+0x5a6>
 80062cc:	2304      	movs	r3, #4
 80062ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062d2:	e17c      	b.n	80065ce <UART_SetConfig+0x5a6>
 80062d4:	2308      	movs	r3, #8
 80062d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062da:	e178      	b.n	80065ce <UART_SetConfig+0x5a6>
 80062dc:	2310      	movs	r3, #16
 80062de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062e2:	e174      	b.n	80065ce <UART_SetConfig+0x5a6>
 80062e4:	2320      	movs	r3, #32
 80062e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ea:	e170      	b.n	80065ce <UART_SetConfig+0x5a6>
 80062ec:	2340      	movs	r3, #64	@ 0x40
 80062ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062f2:	e16c      	b.n	80065ce <UART_SetConfig+0x5a6>
 80062f4:	2380      	movs	r3, #128	@ 0x80
 80062f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062fa:	e168      	b.n	80065ce <UART_SetConfig+0x5a6>
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a1b      	ldr	r2, [pc, #108]	@ (8006370 <UART_SetConfig+0x348>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d142      	bne.n	800638c <UART_SetConfig+0x364>
 8006306:	4b16      	ldr	r3, [pc, #88]	@ (8006360 <UART_SetConfig+0x338>)
 8006308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800630a:	f003 0307 	and.w	r3, r3, #7
 800630e:	2b05      	cmp	r3, #5
 8006310:	d838      	bhi.n	8006384 <UART_SetConfig+0x35c>
 8006312:	a201      	add	r2, pc, #4	@ (adr r2, 8006318 <UART_SetConfig+0x2f0>)
 8006314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006318:	08006331 	.word	0x08006331
 800631c:	08006339 	.word	0x08006339
 8006320:	08006341 	.word	0x08006341
 8006324:	08006349 	.word	0x08006349
 8006328:	08006375 	.word	0x08006375
 800632c:	0800637d 	.word	0x0800637d
 8006330:	2300      	movs	r3, #0
 8006332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006336:	e14a      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006338:	2304      	movs	r3, #4
 800633a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800633e:	e146      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006340:	2308      	movs	r3, #8
 8006342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006346:	e142      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006348:	2310      	movs	r3, #16
 800634a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800634e:	e13e      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006350:	cfff69f3 	.word	0xcfff69f3
 8006354:	58000c00 	.word	0x58000c00
 8006358:	11fff4ff 	.word	0x11fff4ff
 800635c:	40011000 	.word	0x40011000
 8006360:	58024400 	.word	0x58024400
 8006364:	40004400 	.word	0x40004400
 8006368:	40004800 	.word	0x40004800
 800636c:	40004c00 	.word	0x40004c00
 8006370:	40005000 	.word	0x40005000
 8006374:	2320      	movs	r3, #32
 8006376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800637a:	e128      	b.n	80065ce <UART_SetConfig+0x5a6>
 800637c:	2340      	movs	r3, #64	@ 0x40
 800637e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006382:	e124      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006384:	2380      	movs	r3, #128	@ 0x80
 8006386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800638a:	e120      	b.n	80065ce <UART_SetConfig+0x5a6>
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4acb      	ldr	r2, [pc, #812]	@ (80066c0 <UART_SetConfig+0x698>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d176      	bne.n	8006484 <UART_SetConfig+0x45c>
 8006396:	4bcb      	ldr	r3, [pc, #812]	@ (80066c4 <UART_SetConfig+0x69c>)
 8006398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800639a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800639e:	2b28      	cmp	r3, #40	@ 0x28
 80063a0:	d86c      	bhi.n	800647c <UART_SetConfig+0x454>
 80063a2:	a201      	add	r2, pc, #4	@ (adr r2, 80063a8 <UART_SetConfig+0x380>)
 80063a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063a8:	0800644d 	.word	0x0800644d
 80063ac:	0800647d 	.word	0x0800647d
 80063b0:	0800647d 	.word	0x0800647d
 80063b4:	0800647d 	.word	0x0800647d
 80063b8:	0800647d 	.word	0x0800647d
 80063bc:	0800647d 	.word	0x0800647d
 80063c0:	0800647d 	.word	0x0800647d
 80063c4:	0800647d 	.word	0x0800647d
 80063c8:	08006455 	.word	0x08006455
 80063cc:	0800647d 	.word	0x0800647d
 80063d0:	0800647d 	.word	0x0800647d
 80063d4:	0800647d 	.word	0x0800647d
 80063d8:	0800647d 	.word	0x0800647d
 80063dc:	0800647d 	.word	0x0800647d
 80063e0:	0800647d 	.word	0x0800647d
 80063e4:	0800647d 	.word	0x0800647d
 80063e8:	0800645d 	.word	0x0800645d
 80063ec:	0800647d 	.word	0x0800647d
 80063f0:	0800647d 	.word	0x0800647d
 80063f4:	0800647d 	.word	0x0800647d
 80063f8:	0800647d 	.word	0x0800647d
 80063fc:	0800647d 	.word	0x0800647d
 8006400:	0800647d 	.word	0x0800647d
 8006404:	0800647d 	.word	0x0800647d
 8006408:	08006465 	.word	0x08006465
 800640c:	0800647d 	.word	0x0800647d
 8006410:	0800647d 	.word	0x0800647d
 8006414:	0800647d 	.word	0x0800647d
 8006418:	0800647d 	.word	0x0800647d
 800641c:	0800647d 	.word	0x0800647d
 8006420:	0800647d 	.word	0x0800647d
 8006424:	0800647d 	.word	0x0800647d
 8006428:	0800646d 	.word	0x0800646d
 800642c:	0800647d 	.word	0x0800647d
 8006430:	0800647d 	.word	0x0800647d
 8006434:	0800647d 	.word	0x0800647d
 8006438:	0800647d 	.word	0x0800647d
 800643c:	0800647d 	.word	0x0800647d
 8006440:	0800647d 	.word	0x0800647d
 8006444:	0800647d 	.word	0x0800647d
 8006448:	08006475 	.word	0x08006475
 800644c:	2301      	movs	r3, #1
 800644e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006452:	e0bc      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006454:	2304      	movs	r3, #4
 8006456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800645a:	e0b8      	b.n	80065ce <UART_SetConfig+0x5a6>
 800645c:	2308      	movs	r3, #8
 800645e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006462:	e0b4      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006464:	2310      	movs	r3, #16
 8006466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800646a:	e0b0      	b.n	80065ce <UART_SetConfig+0x5a6>
 800646c:	2320      	movs	r3, #32
 800646e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006472:	e0ac      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006474:	2340      	movs	r3, #64	@ 0x40
 8006476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800647a:	e0a8      	b.n	80065ce <UART_SetConfig+0x5a6>
 800647c:	2380      	movs	r3, #128	@ 0x80
 800647e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006482:	e0a4      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a8f      	ldr	r2, [pc, #572]	@ (80066c8 <UART_SetConfig+0x6a0>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d130      	bne.n	80064f0 <UART_SetConfig+0x4c8>
 800648e:	4b8d      	ldr	r3, [pc, #564]	@ (80066c4 <UART_SetConfig+0x69c>)
 8006490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006492:	f003 0307 	and.w	r3, r3, #7
 8006496:	2b05      	cmp	r3, #5
 8006498:	d826      	bhi.n	80064e8 <UART_SetConfig+0x4c0>
 800649a:	a201      	add	r2, pc, #4	@ (adr r2, 80064a0 <UART_SetConfig+0x478>)
 800649c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064a0:	080064b9 	.word	0x080064b9
 80064a4:	080064c1 	.word	0x080064c1
 80064a8:	080064c9 	.word	0x080064c9
 80064ac:	080064d1 	.word	0x080064d1
 80064b0:	080064d9 	.word	0x080064d9
 80064b4:	080064e1 	.word	0x080064e1
 80064b8:	2300      	movs	r3, #0
 80064ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064be:	e086      	b.n	80065ce <UART_SetConfig+0x5a6>
 80064c0:	2304      	movs	r3, #4
 80064c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064c6:	e082      	b.n	80065ce <UART_SetConfig+0x5a6>
 80064c8:	2308      	movs	r3, #8
 80064ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064ce:	e07e      	b.n	80065ce <UART_SetConfig+0x5a6>
 80064d0:	2310      	movs	r3, #16
 80064d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064d6:	e07a      	b.n	80065ce <UART_SetConfig+0x5a6>
 80064d8:	2320      	movs	r3, #32
 80064da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064de:	e076      	b.n	80065ce <UART_SetConfig+0x5a6>
 80064e0:	2340      	movs	r3, #64	@ 0x40
 80064e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064e6:	e072      	b.n	80065ce <UART_SetConfig+0x5a6>
 80064e8:	2380      	movs	r3, #128	@ 0x80
 80064ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064ee:	e06e      	b.n	80065ce <UART_SetConfig+0x5a6>
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a75      	ldr	r2, [pc, #468]	@ (80066cc <UART_SetConfig+0x6a4>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d130      	bne.n	800655c <UART_SetConfig+0x534>
 80064fa:	4b72      	ldr	r3, [pc, #456]	@ (80066c4 <UART_SetConfig+0x69c>)
 80064fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064fe:	f003 0307 	and.w	r3, r3, #7
 8006502:	2b05      	cmp	r3, #5
 8006504:	d826      	bhi.n	8006554 <UART_SetConfig+0x52c>
 8006506:	a201      	add	r2, pc, #4	@ (adr r2, 800650c <UART_SetConfig+0x4e4>)
 8006508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800650c:	08006525 	.word	0x08006525
 8006510:	0800652d 	.word	0x0800652d
 8006514:	08006535 	.word	0x08006535
 8006518:	0800653d 	.word	0x0800653d
 800651c:	08006545 	.word	0x08006545
 8006520:	0800654d 	.word	0x0800654d
 8006524:	2300      	movs	r3, #0
 8006526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800652a:	e050      	b.n	80065ce <UART_SetConfig+0x5a6>
 800652c:	2304      	movs	r3, #4
 800652e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006532:	e04c      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006534:	2308      	movs	r3, #8
 8006536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800653a:	e048      	b.n	80065ce <UART_SetConfig+0x5a6>
 800653c:	2310      	movs	r3, #16
 800653e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006542:	e044      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006544:	2320      	movs	r3, #32
 8006546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800654a:	e040      	b.n	80065ce <UART_SetConfig+0x5a6>
 800654c:	2340      	movs	r3, #64	@ 0x40
 800654e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006552:	e03c      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006554:	2380      	movs	r3, #128	@ 0x80
 8006556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800655a:	e038      	b.n	80065ce <UART_SetConfig+0x5a6>
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a5b      	ldr	r2, [pc, #364]	@ (80066d0 <UART_SetConfig+0x6a8>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d130      	bne.n	80065c8 <UART_SetConfig+0x5a0>
 8006566:	4b57      	ldr	r3, [pc, #348]	@ (80066c4 <UART_SetConfig+0x69c>)
 8006568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800656a:	f003 0307 	and.w	r3, r3, #7
 800656e:	2b05      	cmp	r3, #5
 8006570:	d826      	bhi.n	80065c0 <UART_SetConfig+0x598>
 8006572:	a201      	add	r2, pc, #4	@ (adr r2, 8006578 <UART_SetConfig+0x550>)
 8006574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006578:	08006591 	.word	0x08006591
 800657c:	08006599 	.word	0x08006599
 8006580:	080065a1 	.word	0x080065a1
 8006584:	080065a9 	.word	0x080065a9
 8006588:	080065b1 	.word	0x080065b1
 800658c:	080065b9 	.word	0x080065b9
 8006590:	2302      	movs	r3, #2
 8006592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006596:	e01a      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006598:	2304      	movs	r3, #4
 800659a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800659e:	e016      	b.n	80065ce <UART_SetConfig+0x5a6>
 80065a0:	2308      	movs	r3, #8
 80065a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065a6:	e012      	b.n	80065ce <UART_SetConfig+0x5a6>
 80065a8:	2310      	movs	r3, #16
 80065aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065ae:	e00e      	b.n	80065ce <UART_SetConfig+0x5a6>
 80065b0:	2320      	movs	r3, #32
 80065b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065b6:	e00a      	b.n	80065ce <UART_SetConfig+0x5a6>
 80065b8:	2340      	movs	r3, #64	@ 0x40
 80065ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065be:	e006      	b.n	80065ce <UART_SetConfig+0x5a6>
 80065c0:	2380      	movs	r3, #128	@ 0x80
 80065c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065c6:	e002      	b.n	80065ce <UART_SetConfig+0x5a6>
 80065c8:	2380      	movs	r3, #128	@ 0x80
 80065ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a3f      	ldr	r2, [pc, #252]	@ (80066d0 <UART_SetConfig+0x6a8>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	f040 80f8 	bne.w	80067ca <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80065da:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80065de:	2b20      	cmp	r3, #32
 80065e0:	dc46      	bgt.n	8006670 <UART_SetConfig+0x648>
 80065e2:	2b02      	cmp	r3, #2
 80065e4:	f2c0 8082 	blt.w	80066ec <UART_SetConfig+0x6c4>
 80065e8:	3b02      	subs	r3, #2
 80065ea:	2b1e      	cmp	r3, #30
 80065ec:	d87e      	bhi.n	80066ec <UART_SetConfig+0x6c4>
 80065ee:	a201      	add	r2, pc, #4	@ (adr r2, 80065f4 <UART_SetConfig+0x5cc>)
 80065f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065f4:	08006677 	.word	0x08006677
 80065f8:	080066ed 	.word	0x080066ed
 80065fc:	0800667f 	.word	0x0800667f
 8006600:	080066ed 	.word	0x080066ed
 8006604:	080066ed 	.word	0x080066ed
 8006608:	080066ed 	.word	0x080066ed
 800660c:	0800668f 	.word	0x0800668f
 8006610:	080066ed 	.word	0x080066ed
 8006614:	080066ed 	.word	0x080066ed
 8006618:	080066ed 	.word	0x080066ed
 800661c:	080066ed 	.word	0x080066ed
 8006620:	080066ed 	.word	0x080066ed
 8006624:	080066ed 	.word	0x080066ed
 8006628:	080066ed 	.word	0x080066ed
 800662c:	0800669f 	.word	0x0800669f
 8006630:	080066ed 	.word	0x080066ed
 8006634:	080066ed 	.word	0x080066ed
 8006638:	080066ed 	.word	0x080066ed
 800663c:	080066ed 	.word	0x080066ed
 8006640:	080066ed 	.word	0x080066ed
 8006644:	080066ed 	.word	0x080066ed
 8006648:	080066ed 	.word	0x080066ed
 800664c:	080066ed 	.word	0x080066ed
 8006650:	080066ed 	.word	0x080066ed
 8006654:	080066ed 	.word	0x080066ed
 8006658:	080066ed 	.word	0x080066ed
 800665c:	080066ed 	.word	0x080066ed
 8006660:	080066ed 	.word	0x080066ed
 8006664:	080066ed 	.word	0x080066ed
 8006668:	080066ed 	.word	0x080066ed
 800666c:	080066df 	.word	0x080066df
 8006670:	2b40      	cmp	r3, #64	@ 0x40
 8006672:	d037      	beq.n	80066e4 <UART_SetConfig+0x6bc>
 8006674:	e03a      	b.n	80066ec <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006676:	f7fe f993 	bl	80049a0 <HAL_RCCEx_GetD3PCLK1Freq>
 800667a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800667c:	e03c      	b.n	80066f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800667e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006682:	4618      	mov	r0, r3
 8006684:	f7fe f9a2 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800668a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800668c:	e034      	b.n	80066f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800668e:	f107 0318 	add.w	r3, r7, #24
 8006692:	4618      	mov	r0, r3
 8006694:	f7fe faee 	bl	8004c74 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006698:	69fb      	ldr	r3, [r7, #28]
 800669a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800669c:	e02c      	b.n	80066f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800669e:	4b09      	ldr	r3, [pc, #36]	@ (80066c4 <UART_SetConfig+0x69c>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f003 0320 	and.w	r3, r3, #32
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d016      	beq.n	80066d8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80066aa:	4b06      	ldr	r3, [pc, #24]	@ (80066c4 <UART_SetConfig+0x69c>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	08db      	lsrs	r3, r3, #3
 80066b0:	f003 0303 	and.w	r3, r3, #3
 80066b4:	4a07      	ldr	r2, [pc, #28]	@ (80066d4 <UART_SetConfig+0x6ac>)
 80066b6:	fa22 f303 	lsr.w	r3, r2, r3
 80066ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80066bc:	e01c      	b.n	80066f8 <UART_SetConfig+0x6d0>
 80066be:	bf00      	nop
 80066c0:	40011400 	.word	0x40011400
 80066c4:	58024400 	.word	0x58024400
 80066c8:	40007800 	.word	0x40007800
 80066cc:	40007c00 	.word	0x40007c00
 80066d0:	58000c00 	.word	0x58000c00
 80066d4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80066d8:	4b9d      	ldr	r3, [pc, #628]	@ (8006950 <UART_SetConfig+0x928>)
 80066da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066dc:	e00c      	b.n	80066f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80066de:	4b9d      	ldr	r3, [pc, #628]	@ (8006954 <UART_SetConfig+0x92c>)
 80066e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066e2:	e009      	b.n	80066f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066ea:	e005      	b.n	80066f8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80066ec:	2300      	movs	r3, #0
 80066ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80066f6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80066f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	f000 81de 	beq.w	8006abc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006704:	4a94      	ldr	r2, [pc, #592]	@ (8006958 <UART_SetConfig+0x930>)
 8006706:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800670a:	461a      	mov	r2, r3
 800670c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800670e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006712:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	685a      	ldr	r2, [r3, #4]
 8006718:	4613      	mov	r3, r2
 800671a:	005b      	lsls	r3, r3, #1
 800671c:	4413      	add	r3, r2
 800671e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006720:	429a      	cmp	r2, r3
 8006722:	d305      	bcc.n	8006730 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800672a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800672c:	429a      	cmp	r2, r3
 800672e:	d903      	bls.n	8006738 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006736:	e1c1      	b.n	8006abc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006738:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800673a:	2200      	movs	r2, #0
 800673c:	60bb      	str	r3, [r7, #8]
 800673e:	60fa      	str	r2, [r7, #12]
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006744:	4a84      	ldr	r2, [pc, #528]	@ (8006958 <UART_SetConfig+0x930>)
 8006746:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800674a:	b29b      	uxth	r3, r3
 800674c:	2200      	movs	r2, #0
 800674e:	603b      	str	r3, [r7, #0]
 8006750:	607a      	str	r2, [r7, #4]
 8006752:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006756:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800675a:	f7f9 fe21 	bl	80003a0 <__aeabi_uldivmod>
 800675e:	4602      	mov	r2, r0
 8006760:	460b      	mov	r3, r1
 8006762:	4610      	mov	r0, r2
 8006764:	4619      	mov	r1, r3
 8006766:	f04f 0200 	mov.w	r2, #0
 800676a:	f04f 0300 	mov.w	r3, #0
 800676e:	020b      	lsls	r3, r1, #8
 8006770:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006774:	0202      	lsls	r2, r0, #8
 8006776:	6979      	ldr	r1, [r7, #20]
 8006778:	6849      	ldr	r1, [r1, #4]
 800677a:	0849      	lsrs	r1, r1, #1
 800677c:	2000      	movs	r0, #0
 800677e:	460c      	mov	r4, r1
 8006780:	4605      	mov	r5, r0
 8006782:	eb12 0804 	adds.w	r8, r2, r4
 8006786:	eb43 0905 	adc.w	r9, r3, r5
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	469a      	mov	sl, r3
 8006792:	4693      	mov	fp, r2
 8006794:	4652      	mov	r2, sl
 8006796:	465b      	mov	r3, fp
 8006798:	4640      	mov	r0, r8
 800679a:	4649      	mov	r1, r9
 800679c:	f7f9 fe00 	bl	80003a0 <__aeabi_uldivmod>
 80067a0:	4602      	mov	r2, r0
 80067a2:	460b      	mov	r3, r1
 80067a4:	4613      	mov	r3, r2
 80067a6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80067a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067ae:	d308      	bcc.n	80067c2 <UART_SetConfig+0x79a>
 80067b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067b6:	d204      	bcs.n	80067c2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80067be:	60da      	str	r2, [r3, #12]
 80067c0:	e17c      	b.n	8006abc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80067c8:	e178      	b.n	8006abc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	69db      	ldr	r3, [r3, #28]
 80067ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067d2:	f040 80c5 	bne.w	8006960 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80067d6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80067da:	2b20      	cmp	r3, #32
 80067dc:	dc48      	bgt.n	8006870 <UART_SetConfig+0x848>
 80067de:	2b00      	cmp	r3, #0
 80067e0:	db7b      	blt.n	80068da <UART_SetConfig+0x8b2>
 80067e2:	2b20      	cmp	r3, #32
 80067e4:	d879      	bhi.n	80068da <UART_SetConfig+0x8b2>
 80067e6:	a201      	add	r2, pc, #4	@ (adr r2, 80067ec <UART_SetConfig+0x7c4>)
 80067e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ec:	08006877 	.word	0x08006877
 80067f0:	0800687f 	.word	0x0800687f
 80067f4:	080068db 	.word	0x080068db
 80067f8:	080068db 	.word	0x080068db
 80067fc:	08006887 	.word	0x08006887
 8006800:	080068db 	.word	0x080068db
 8006804:	080068db 	.word	0x080068db
 8006808:	080068db 	.word	0x080068db
 800680c:	08006897 	.word	0x08006897
 8006810:	080068db 	.word	0x080068db
 8006814:	080068db 	.word	0x080068db
 8006818:	080068db 	.word	0x080068db
 800681c:	080068db 	.word	0x080068db
 8006820:	080068db 	.word	0x080068db
 8006824:	080068db 	.word	0x080068db
 8006828:	080068db 	.word	0x080068db
 800682c:	080068a7 	.word	0x080068a7
 8006830:	080068db 	.word	0x080068db
 8006834:	080068db 	.word	0x080068db
 8006838:	080068db 	.word	0x080068db
 800683c:	080068db 	.word	0x080068db
 8006840:	080068db 	.word	0x080068db
 8006844:	080068db 	.word	0x080068db
 8006848:	080068db 	.word	0x080068db
 800684c:	080068db 	.word	0x080068db
 8006850:	080068db 	.word	0x080068db
 8006854:	080068db 	.word	0x080068db
 8006858:	080068db 	.word	0x080068db
 800685c:	080068db 	.word	0x080068db
 8006860:	080068db 	.word	0x080068db
 8006864:	080068db 	.word	0x080068db
 8006868:	080068db 	.word	0x080068db
 800686c:	080068cd 	.word	0x080068cd
 8006870:	2b40      	cmp	r3, #64	@ 0x40
 8006872:	d02e      	beq.n	80068d2 <UART_SetConfig+0x8aa>
 8006874:	e031      	b.n	80068da <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006876:	f7fc fe5d 	bl	8003534 <HAL_RCC_GetPCLK1Freq>
 800687a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800687c:	e033      	b.n	80068e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800687e:	f7fc fe6f 	bl	8003560 <HAL_RCC_GetPCLK2Freq>
 8006882:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006884:	e02f      	b.n	80068e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006886:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800688a:	4618      	mov	r0, r3
 800688c:	f7fe f89e 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006892:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006894:	e027      	b.n	80068e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006896:	f107 0318 	add.w	r3, r7, #24
 800689a:	4618      	mov	r0, r3
 800689c:	f7fe f9ea 	bl	8004c74 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80068a0:	69fb      	ldr	r3, [r7, #28]
 80068a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068a4:	e01f      	b.n	80068e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80068a6:	4b2d      	ldr	r3, [pc, #180]	@ (800695c <UART_SetConfig+0x934>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 0320 	and.w	r3, r3, #32
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d009      	beq.n	80068c6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80068b2:	4b2a      	ldr	r3, [pc, #168]	@ (800695c <UART_SetConfig+0x934>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	08db      	lsrs	r3, r3, #3
 80068b8:	f003 0303 	and.w	r3, r3, #3
 80068bc:	4a24      	ldr	r2, [pc, #144]	@ (8006950 <UART_SetConfig+0x928>)
 80068be:	fa22 f303 	lsr.w	r3, r2, r3
 80068c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80068c4:	e00f      	b.n	80068e6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80068c6:	4b22      	ldr	r3, [pc, #136]	@ (8006950 <UART_SetConfig+0x928>)
 80068c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068ca:	e00c      	b.n	80068e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80068cc:	4b21      	ldr	r3, [pc, #132]	@ (8006954 <UART_SetConfig+0x92c>)
 80068ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068d0:	e009      	b.n	80068e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068d8:	e005      	b.n	80068e6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80068da:	2300      	movs	r3, #0
 80068dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80068e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80068e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f000 80e7 	beq.w	8006abc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068f2:	4a19      	ldr	r2, [pc, #100]	@ (8006958 <UART_SetConfig+0x930>)
 80068f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068f8:	461a      	mov	r2, r3
 80068fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8006900:	005a      	lsls	r2, r3, #1
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	085b      	lsrs	r3, r3, #1
 8006908:	441a      	add	r2, r3
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006912:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006916:	2b0f      	cmp	r3, #15
 8006918:	d916      	bls.n	8006948 <UART_SetConfig+0x920>
 800691a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800691c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006920:	d212      	bcs.n	8006948 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006924:	b29b      	uxth	r3, r3
 8006926:	f023 030f 	bic.w	r3, r3, #15
 800692a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800692c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800692e:	085b      	lsrs	r3, r3, #1
 8006930:	b29b      	uxth	r3, r3
 8006932:	f003 0307 	and.w	r3, r3, #7
 8006936:	b29a      	uxth	r2, r3
 8006938:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800693a:	4313      	orrs	r3, r2
 800693c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006944:	60da      	str	r2, [r3, #12]
 8006946:	e0b9      	b.n	8006abc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800694e:	e0b5      	b.n	8006abc <UART_SetConfig+0xa94>
 8006950:	03d09000 	.word	0x03d09000
 8006954:	003d0900 	.word	0x003d0900
 8006958:	08007ed0 	.word	0x08007ed0
 800695c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006960:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006964:	2b20      	cmp	r3, #32
 8006966:	dc49      	bgt.n	80069fc <UART_SetConfig+0x9d4>
 8006968:	2b00      	cmp	r3, #0
 800696a:	db7c      	blt.n	8006a66 <UART_SetConfig+0xa3e>
 800696c:	2b20      	cmp	r3, #32
 800696e:	d87a      	bhi.n	8006a66 <UART_SetConfig+0xa3e>
 8006970:	a201      	add	r2, pc, #4	@ (adr r2, 8006978 <UART_SetConfig+0x950>)
 8006972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006976:	bf00      	nop
 8006978:	08006a03 	.word	0x08006a03
 800697c:	08006a0b 	.word	0x08006a0b
 8006980:	08006a67 	.word	0x08006a67
 8006984:	08006a67 	.word	0x08006a67
 8006988:	08006a13 	.word	0x08006a13
 800698c:	08006a67 	.word	0x08006a67
 8006990:	08006a67 	.word	0x08006a67
 8006994:	08006a67 	.word	0x08006a67
 8006998:	08006a23 	.word	0x08006a23
 800699c:	08006a67 	.word	0x08006a67
 80069a0:	08006a67 	.word	0x08006a67
 80069a4:	08006a67 	.word	0x08006a67
 80069a8:	08006a67 	.word	0x08006a67
 80069ac:	08006a67 	.word	0x08006a67
 80069b0:	08006a67 	.word	0x08006a67
 80069b4:	08006a67 	.word	0x08006a67
 80069b8:	08006a33 	.word	0x08006a33
 80069bc:	08006a67 	.word	0x08006a67
 80069c0:	08006a67 	.word	0x08006a67
 80069c4:	08006a67 	.word	0x08006a67
 80069c8:	08006a67 	.word	0x08006a67
 80069cc:	08006a67 	.word	0x08006a67
 80069d0:	08006a67 	.word	0x08006a67
 80069d4:	08006a67 	.word	0x08006a67
 80069d8:	08006a67 	.word	0x08006a67
 80069dc:	08006a67 	.word	0x08006a67
 80069e0:	08006a67 	.word	0x08006a67
 80069e4:	08006a67 	.word	0x08006a67
 80069e8:	08006a67 	.word	0x08006a67
 80069ec:	08006a67 	.word	0x08006a67
 80069f0:	08006a67 	.word	0x08006a67
 80069f4:	08006a67 	.word	0x08006a67
 80069f8:	08006a59 	.word	0x08006a59
 80069fc:	2b40      	cmp	r3, #64	@ 0x40
 80069fe:	d02e      	beq.n	8006a5e <UART_SetConfig+0xa36>
 8006a00:	e031      	b.n	8006a66 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a02:	f7fc fd97 	bl	8003534 <HAL_RCC_GetPCLK1Freq>
 8006a06:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006a08:	e033      	b.n	8006a72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a0a:	f7fc fda9 	bl	8003560 <HAL_RCC_GetPCLK2Freq>
 8006a0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006a10:	e02f      	b.n	8006a72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a16:	4618      	mov	r0, r3
 8006a18:	f7fd ffd8 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a20:	e027      	b.n	8006a72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a22:	f107 0318 	add.w	r3, r7, #24
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7fe f924 	bl	8004c74 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a30:	e01f      	b.n	8006a72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a32:	4b2d      	ldr	r3, [pc, #180]	@ (8006ae8 <UART_SetConfig+0xac0>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f003 0320 	and.w	r3, r3, #32
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d009      	beq.n	8006a52 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006a3e:	4b2a      	ldr	r3, [pc, #168]	@ (8006ae8 <UART_SetConfig+0xac0>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	08db      	lsrs	r3, r3, #3
 8006a44:	f003 0303 	and.w	r3, r3, #3
 8006a48:	4a28      	ldr	r2, [pc, #160]	@ (8006aec <UART_SetConfig+0xac4>)
 8006a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8006a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006a50:	e00f      	b.n	8006a72 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8006a52:	4b26      	ldr	r3, [pc, #152]	@ (8006aec <UART_SetConfig+0xac4>)
 8006a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a56:	e00c      	b.n	8006a72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006a58:	4b25      	ldr	r3, [pc, #148]	@ (8006af0 <UART_SetConfig+0xac8>)
 8006a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a5c:	e009      	b.n	8006a72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a64:	e005      	b.n	8006a72 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006a66:	2300      	movs	r3, #0
 8006a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006a70:	bf00      	nop
    }

    if (pclk != 0U)
 8006a72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d021      	beq.n	8006abc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a7c:	4a1d      	ldr	r2, [pc, #116]	@ (8006af4 <UART_SetConfig+0xacc>)
 8006a7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a82:	461a      	mov	r2, r3
 8006a84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a86:	fbb3 f2f2 	udiv	r2, r3, r2
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	085b      	lsrs	r3, r3, #1
 8006a90:	441a      	add	r2, r3
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a9a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a9e:	2b0f      	cmp	r3, #15
 8006aa0:	d909      	bls.n	8006ab6 <UART_SetConfig+0xa8e>
 8006aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006aa8:	d205      	bcs.n	8006ab6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aac:	b29a      	uxth	r2, r3
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	60da      	str	r2, [r3, #12]
 8006ab4:	e002      	b.n	8006abc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	2201      	movs	r2, #1
 8006ac0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006ad8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3748      	adds	r7, #72	@ 0x48
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ae6:	bf00      	nop
 8006ae8:	58024400 	.word	0x58024400
 8006aec:	03d09000 	.word	0x03d09000
 8006af0:	003d0900 	.word	0x003d0900
 8006af4:	08007ed0 	.word	0x08007ed0

08006af8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b04:	f003 0308 	and.w	r3, r3, #8
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00a      	beq.n	8006b22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	430a      	orrs	r2, r1
 8006b20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b26:	f003 0301 	and.w	r3, r3, #1
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d00a      	beq.n	8006b44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	430a      	orrs	r2, r1
 8006b42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b48:	f003 0302 	and.w	r3, r3, #2
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d00a      	beq.n	8006b66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	430a      	orrs	r2, r1
 8006b64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b6a:	f003 0304 	and.w	r3, r3, #4
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00a      	beq.n	8006b88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	430a      	orrs	r2, r1
 8006b86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b8c:	f003 0310 	and.w	r3, r3, #16
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d00a      	beq.n	8006baa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	430a      	orrs	r2, r1
 8006ba8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bae:	f003 0320 	and.w	r3, r3, #32
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d00a      	beq.n	8006bcc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	430a      	orrs	r2, r1
 8006bca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d01a      	beq.n	8006c0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	430a      	orrs	r2, r1
 8006bec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bf2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bf6:	d10a      	bne.n	8006c0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	430a      	orrs	r2, r1
 8006c0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d00a      	beq.n	8006c30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	430a      	orrs	r2, r1
 8006c2e:	605a      	str	r2, [r3, #4]
  }
}
 8006c30:	bf00      	nop
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr

08006c3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b098      	sub	sp, #96	@ 0x60
 8006c40:	af02      	add	r7, sp, #8
 8006c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c4c:	f7fa fc28 	bl	80014a0 <HAL_GetTick>
 8006c50:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 0308 	and.w	r3, r3, #8
 8006c5c:	2b08      	cmp	r3, #8
 8006c5e:	d12f      	bne.n	8006cc0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c60:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c64:	9300      	str	r3, [sp, #0]
 8006c66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f000 f88e 	bl	8006d90 <UART_WaitOnFlagUntilTimeout>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d022      	beq.n	8006cc0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c82:	e853 3f00 	ldrex	r3, [r3]
 8006c86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	461a      	mov	r2, r3
 8006c96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c98:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c9a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ca0:	e841 2300 	strex	r3, r2, [r1]
 8006ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d1e6      	bne.n	8006c7a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2220      	movs	r2, #32
 8006cb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	e063      	b.n	8006d88 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 0304 	and.w	r3, r3, #4
 8006cca:	2b04      	cmp	r3, #4
 8006ccc:	d149      	bne.n	8006d62 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006cce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006cd2:	9300      	str	r3, [sp, #0]
 8006cd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f000 f857 	bl	8006d90 <UART_WaitOnFlagUntilTimeout>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d03c      	beq.n	8006d62 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf0:	e853 3f00 	ldrex	r3, [r3]
 8006cf4:	623b      	str	r3, [r7, #32]
   return(result);
 8006cf6:	6a3b      	ldr	r3, [r7, #32]
 8006cf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006cfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	461a      	mov	r2, r3
 8006d04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d06:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d08:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d0e:	e841 2300 	strex	r3, r2, [r1]
 8006d12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d1e6      	bne.n	8006ce8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	3308      	adds	r3, #8
 8006d20:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	e853 3f00 	ldrex	r3, [r3]
 8006d28:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	f023 0301 	bic.w	r3, r3, #1
 8006d30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	3308      	adds	r3, #8
 8006d38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d3a:	61fa      	str	r2, [r7, #28]
 8006d3c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3e:	69b9      	ldr	r1, [r7, #24]
 8006d40:	69fa      	ldr	r2, [r7, #28]
 8006d42:	e841 2300 	strex	r3, r2, [r1]
 8006d46:	617b      	str	r3, [r7, #20]
   return(result);
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1e5      	bne.n	8006d1a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2220      	movs	r2, #32
 8006d52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d5e:	2303      	movs	r3, #3
 8006d60:	e012      	b.n	8006d88 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2220      	movs	r2, #32
 8006d66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2220      	movs	r2, #32
 8006d6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2200      	movs	r2, #0
 8006d82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006d86:	2300      	movs	r3, #0
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3758      	adds	r7, #88	@ 0x58
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b084      	sub	sp, #16
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	603b      	str	r3, [r7, #0]
 8006d9c:	4613      	mov	r3, r2
 8006d9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006da0:	e04f      	b.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006da8:	d04b      	beq.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006daa:	f7fa fb79 	bl	80014a0 <HAL_GetTick>
 8006dae:	4602      	mov	r2, r0
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	1ad3      	subs	r3, r2, r3
 8006db4:	69ba      	ldr	r2, [r7, #24]
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d302      	bcc.n	8006dc0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006dba:	69bb      	ldr	r3, [r7, #24]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d101      	bne.n	8006dc4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	e04e      	b.n	8006e62 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 0304 	and.w	r3, r3, #4
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d037      	beq.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	2b80      	cmp	r3, #128	@ 0x80
 8006dd6:	d034      	beq.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	2b40      	cmp	r3, #64	@ 0x40
 8006ddc:	d031      	beq.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	69db      	ldr	r3, [r3, #28]
 8006de4:	f003 0308 	and.w	r3, r3, #8
 8006de8:	2b08      	cmp	r3, #8
 8006dea:	d110      	bne.n	8006e0e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	2208      	movs	r2, #8
 8006df2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006df4:	68f8      	ldr	r0, [r7, #12]
 8006df6:	f000 f839 	bl	8006e6c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2208      	movs	r2, #8
 8006dfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2200      	movs	r2, #0
 8006e06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e029      	b.n	8006e62 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	69db      	ldr	r3, [r3, #28]
 8006e14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e1c:	d111      	bne.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006e26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e28:	68f8      	ldr	r0, [r7, #12]
 8006e2a:	f000 f81f 	bl	8006e6c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2220      	movs	r2, #32
 8006e32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e00f      	b.n	8006e62 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	69da      	ldr	r2, [r3, #28]
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	4013      	ands	r3, r2
 8006e4c:	68ba      	ldr	r2, [r7, #8]
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	bf0c      	ite	eq
 8006e52:	2301      	moveq	r3, #1
 8006e54:	2300      	movne	r3, #0
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	461a      	mov	r2, r3
 8006e5a:	79fb      	ldrb	r3, [r7, #7]
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d0a0      	beq.n	8006da2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3710      	adds	r7, #16
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}
	...

08006e6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b095      	sub	sp, #84	@ 0x54
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e7c:	e853 3f00 	ldrex	r3, [r3]
 8006e80:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	461a      	mov	r2, r3
 8006e90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e92:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e94:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e96:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006e98:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e9a:	e841 2300 	strex	r3, r2, [r1]
 8006e9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d1e6      	bne.n	8006e74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	3308      	adds	r3, #8
 8006eac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eae:	6a3b      	ldr	r3, [r7, #32]
 8006eb0:	e853 3f00 	ldrex	r3, [r3]
 8006eb4:	61fb      	str	r3, [r7, #28]
   return(result);
 8006eb6:	69fa      	ldr	r2, [r7, #28]
 8006eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8006f34 <UART_EndRxTransfer+0xc8>)
 8006eba:	4013      	ands	r3, r2
 8006ebc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	3308      	adds	r3, #8
 8006ec4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ec6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ecc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ece:	e841 2300 	strex	r3, r2, [r1]
 8006ed2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d1e5      	bne.n	8006ea6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d118      	bne.n	8006f14 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	e853 3f00 	ldrex	r3, [r3]
 8006eee:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	f023 0310 	bic.w	r3, r3, #16
 8006ef6:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	461a      	mov	r2, r3
 8006efe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f00:	61bb      	str	r3, [r7, #24]
 8006f02:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f04:	6979      	ldr	r1, [r7, #20]
 8006f06:	69ba      	ldr	r2, [r7, #24]
 8006f08:	e841 2300 	strex	r3, r2, [r1]
 8006f0c:	613b      	str	r3, [r7, #16]
   return(result);
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d1e6      	bne.n	8006ee2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2220      	movs	r2, #32
 8006f18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006f28:	bf00      	nop
 8006f2a:	3754      	adds	r7, #84	@ 0x54
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr
 8006f34:	effffffe 	.word	0xeffffffe

08006f38 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b084      	sub	sp, #16
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f44:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f4e:	68f8      	ldr	r0, [r7, #12]
 8006f50:	f7ff f854 	bl	8005ffc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f54:	bf00      	nop
 8006f56:	3710      	adds	r7, #16
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}

08006f5c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b088      	sub	sp, #32
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	e853 3f00 	ldrex	r3, [r3]
 8006f70:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f78:	61fb      	str	r3, [r7, #28]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	461a      	mov	r2, r3
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	61bb      	str	r3, [r7, #24]
 8006f84:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f86:	6979      	ldr	r1, [r7, #20]
 8006f88:	69ba      	ldr	r2, [r7, #24]
 8006f8a:	e841 2300 	strex	r3, r2, [r1]
 8006f8e:	613b      	str	r3, [r7, #16]
   return(result);
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1e6      	bne.n	8006f64 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2220      	movs	r2, #32
 8006f9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f7ff f81f 	bl	8005fe8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006faa:	bf00      	nop
 8006fac:	3720      	adds	r7, #32
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}

08006fb2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006fb2:	b480      	push	{r7}
 8006fb4:	b083      	sub	sp, #12
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006fba:	bf00      	nop
 8006fbc:	370c      	adds	r7, #12
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr

08006fc6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006fc6:	b480      	push	{r7}
 8006fc8:	b083      	sub	sp, #12
 8006fca:	af00      	add	r7, sp, #0
 8006fcc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006fce:	bf00      	nop
 8006fd0:	370c      	adds	r7, #12
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr

08006fda <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006fda:	b480      	push	{r7}
 8006fdc:	b083      	sub	sp, #12
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006fe2:	bf00      	nop
 8006fe4:	370c      	adds	r7, #12
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr

08006fee <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006fee:	b480      	push	{r7}
 8006ff0:	b085      	sub	sp, #20
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d101      	bne.n	8007004 <HAL_UARTEx_DisableFifoMode+0x16>
 8007000:	2302      	movs	r3, #2
 8007002:	e027      	b.n	8007054 <HAL_UARTEx_DisableFifoMode+0x66>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2201      	movs	r2, #1
 8007008:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2224      	movs	r2, #36	@ 0x24
 8007010:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f022 0201 	bic.w	r2, r2, #1
 800702a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007032:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	68fa      	ldr	r2, [r7, #12]
 8007040:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2220      	movs	r2, #32
 8007046:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007052:	2300      	movs	r3, #0
}
 8007054:	4618      	mov	r0, r3
 8007056:	3714      	adds	r7, #20
 8007058:	46bd      	mov	sp, r7
 800705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705e:	4770      	bx	lr

08007060 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b084      	sub	sp, #16
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007070:	2b01      	cmp	r3, #1
 8007072:	d101      	bne.n	8007078 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007074:	2302      	movs	r3, #2
 8007076:	e02d      	b.n	80070d4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2224      	movs	r2, #36	@ 0x24
 8007084:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f022 0201 	bic.w	r2, r2, #1
 800709e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	683a      	ldr	r2, [r7, #0]
 80070b0:	430a      	orrs	r2, r1
 80070b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f000 f84f 	bl	8007158 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2220      	movs	r2, #32
 80070c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2200      	movs	r2, #0
 80070ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80070d2:	2300      	movs	r3, #0
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3710      	adds	r7, #16
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}

080070dc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b084      	sub	sp, #16
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
 80070e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d101      	bne.n	80070f4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80070f0:	2302      	movs	r3, #2
 80070f2:	e02d      	b.n	8007150 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2224      	movs	r2, #36	@ 0x24
 8007100:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f022 0201 	bic.w	r2, r2, #1
 800711a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	683a      	ldr	r2, [r7, #0]
 800712c:	430a      	orrs	r2, r1
 800712e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 f811 	bl	8007158 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68fa      	ldr	r2, [r7, #12]
 800713c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2220      	movs	r2, #32
 8007142:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800714e:	2300      	movs	r3, #0
}
 8007150:	4618      	mov	r0, r3
 8007152:	3710      	adds	r7, #16
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007158:	b480      	push	{r7}
 800715a:	b085      	sub	sp, #20
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007164:	2b00      	cmp	r3, #0
 8007166:	d108      	bne.n	800717a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2201      	movs	r2, #1
 800716c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007178:	e031      	b.n	80071de <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800717a:	2310      	movs	r3, #16
 800717c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800717e:	2310      	movs	r3, #16
 8007180:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	0e5b      	lsrs	r3, r3, #25
 800718a:	b2db      	uxtb	r3, r3
 800718c:	f003 0307 	and.w	r3, r3, #7
 8007190:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	689b      	ldr	r3, [r3, #8]
 8007198:	0f5b      	lsrs	r3, r3, #29
 800719a:	b2db      	uxtb	r3, r3
 800719c:	f003 0307 	and.w	r3, r3, #7
 80071a0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071a2:	7bbb      	ldrb	r3, [r7, #14]
 80071a4:	7b3a      	ldrb	r2, [r7, #12]
 80071a6:	4911      	ldr	r1, [pc, #68]	@ (80071ec <UARTEx_SetNbDataToProcess+0x94>)
 80071a8:	5c8a      	ldrb	r2, [r1, r2]
 80071aa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80071ae:	7b3a      	ldrb	r2, [r7, #12]
 80071b0:	490f      	ldr	r1, [pc, #60]	@ (80071f0 <UARTEx_SetNbDataToProcess+0x98>)
 80071b2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071b4:	fb93 f3f2 	sdiv	r3, r3, r2
 80071b8:	b29a      	uxth	r2, r3
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071c0:	7bfb      	ldrb	r3, [r7, #15]
 80071c2:	7b7a      	ldrb	r2, [r7, #13]
 80071c4:	4909      	ldr	r1, [pc, #36]	@ (80071ec <UARTEx_SetNbDataToProcess+0x94>)
 80071c6:	5c8a      	ldrb	r2, [r1, r2]
 80071c8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80071cc:	7b7a      	ldrb	r2, [r7, #13]
 80071ce:	4908      	ldr	r1, [pc, #32]	@ (80071f0 <UARTEx_SetNbDataToProcess+0x98>)
 80071d0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071d2:	fb93 f3f2 	sdiv	r3, r3, r2
 80071d6:	b29a      	uxth	r2, r3
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80071de:	bf00      	nop
 80071e0:	3714      	adds	r7, #20
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr
 80071ea:	bf00      	nop
 80071ec:	08007ee8 	.word	0x08007ee8
 80071f0:	08007ef0 	.word	0x08007ef0

080071f4 <siprintf>:
 80071f4:	b40e      	push	{r1, r2, r3}
 80071f6:	b510      	push	{r4, lr}
 80071f8:	b09d      	sub	sp, #116	@ 0x74
 80071fa:	ab1f      	add	r3, sp, #124	@ 0x7c
 80071fc:	9002      	str	r0, [sp, #8]
 80071fe:	9006      	str	r0, [sp, #24]
 8007200:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007204:	480a      	ldr	r0, [pc, #40]	@ (8007230 <siprintf+0x3c>)
 8007206:	9107      	str	r1, [sp, #28]
 8007208:	9104      	str	r1, [sp, #16]
 800720a:	490a      	ldr	r1, [pc, #40]	@ (8007234 <siprintf+0x40>)
 800720c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007210:	9105      	str	r1, [sp, #20]
 8007212:	2400      	movs	r4, #0
 8007214:	a902      	add	r1, sp, #8
 8007216:	6800      	ldr	r0, [r0, #0]
 8007218:	9301      	str	r3, [sp, #4]
 800721a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800721c:	f000 f89c 	bl	8007358 <_svfiprintf_r>
 8007220:	9b02      	ldr	r3, [sp, #8]
 8007222:	701c      	strb	r4, [r3, #0]
 8007224:	b01d      	add	sp, #116	@ 0x74
 8007226:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800722a:	b003      	add	sp, #12
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	24000010 	.word	0x24000010
 8007234:	ffff0208 	.word	0xffff0208

08007238 <memset>:
 8007238:	4402      	add	r2, r0
 800723a:	4603      	mov	r3, r0
 800723c:	4293      	cmp	r3, r2
 800723e:	d100      	bne.n	8007242 <memset+0xa>
 8007240:	4770      	bx	lr
 8007242:	f803 1b01 	strb.w	r1, [r3], #1
 8007246:	e7f9      	b.n	800723c <memset+0x4>

08007248 <__errno>:
 8007248:	4b01      	ldr	r3, [pc, #4]	@ (8007250 <__errno+0x8>)
 800724a:	6818      	ldr	r0, [r3, #0]
 800724c:	4770      	bx	lr
 800724e:	bf00      	nop
 8007250:	24000010 	.word	0x24000010

08007254 <__libc_init_array>:
 8007254:	b570      	push	{r4, r5, r6, lr}
 8007256:	4d0d      	ldr	r5, [pc, #52]	@ (800728c <__libc_init_array+0x38>)
 8007258:	4c0d      	ldr	r4, [pc, #52]	@ (8007290 <__libc_init_array+0x3c>)
 800725a:	1b64      	subs	r4, r4, r5
 800725c:	10a4      	asrs	r4, r4, #2
 800725e:	2600      	movs	r6, #0
 8007260:	42a6      	cmp	r6, r4
 8007262:	d109      	bne.n	8007278 <__libc_init_array+0x24>
 8007264:	4d0b      	ldr	r5, [pc, #44]	@ (8007294 <__libc_init_array+0x40>)
 8007266:	4c0c      	ldr	r4, [pc, #48]	@ (8007298 <__libc_init_array+0x44>)
 8007268:	f000 fe02 	bl	8007e70 <_init>
 800726c:	1b64      	subs	r4, r4, r5
 800726e:	10a4      	asrs	r4, r4, #2
 8007270:	2600      	movs	r6, #0
 8007272:	42a6      	cmp	r6, r4
 8007274:	d105      	bne.n	8007282 <__libc_init_array+0x2e>
 8007276:	bd70      	pop	{r4, r5, r6, pc}
 8007278:	f855 3b04 	ldr.w	r3, [r5], #4
 800727c:	4798      	blx	r3
 800727e:	3601      	adds	r6, #1
 8007280:	e7ee      	b.n	8007260 <__libc_init_array+0xc>
 8007282:	f855 3b04 	ldr.w	r3, [r5], #4
 8007286:	4798      	blx	r3
 8007288:	3601      	adds	r6, #1
 800728a:	e7f2      	b.n	8007272 <__libc_init_array+0x1e>
 800728c:	080087a8 	.word	0x080087a8
 8007290:	080087a8 	.word	0x080087a8
 8007294:	080087a8 	.word	0x080087a8
 8007298:	080087ac 	.word	0x080087ac

0800729c <__retarget_lock_acquire_recursive>:
 800729c:	4770      	bx	lr

0800729e <__retarget_lock_release_recursive>:
 800729e:	4770      	bx	lr

080072a0 <__ssputs_r>:
 80072a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072a4:	688e      	ldr	r6, [r1, #8]
 80072a6:	461f      	mov	r7, r3
 80072a8:	42be      	cmp	r6, r7
 80072aa:	680b      	ldr	r3, [r1, #0]
 80072ac:	4682      	mov	sl, r0
 80072ae:	460c      	mov	r4, r1
 80072b0:	4690      	mov	r8, r2
 80072b2:	d82d      	bhi.n	8007310 <__ssputs_r+0x70>
 80072b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80072b8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80072bc:	d026      	beq.n	800730c <__ssputs_r+0x6c>
 80072be:	6965      	ldr	r5, [r4, #20]
 80072c0:	6909      	ldr	r1, [r1, #16]
 80072c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072c6:	eba3 0901 	sub.w	r9, r3, r1
 80072ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072ce:	1c7b      	adds	r3, r7, #1
 80072d0:	444b      	add	r3, r9
 80072d2:	106d      	asrs	r5, r5, #1
 80072d4:	429d      	cmp	r5, r3
 80072d6:	bf38      	it	cc
 80072d8:	461d      	movcc	r5, r3
 80072da:	0553      	lsls	r3, r2, #21
 80072dc:	d527      	bpl.n	800732e <__ssputs_r+0x8e>
 80072de:	4629      	mov	r1, r5
 80072e0:	f000 f958 	bl	8007594 <_malloc_r>
 80072e4:	4606      	mov	r6, r0
 80072e6:	b360      	cbz	r0, 8007342 <__ssputs_r+0xa2>
 80072e8:	6921      	ldr	r1, [r4, #16]
 80072ea:	464a      	mov	r2, r9
 80072ec:	f000 fbc2 	bl	8007a74 <memcpy>
 80072f0:	89a3      	ldrh	r3, [r4, #12]
 80072f2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80072f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072fa:	81a3      	strh	r3, [r4, #12]
 80072fc:	6126      	str	r6, [r4, #16]
 80072fe:	6165      	str	r5, [r4, #20]
 8007300:	444e      	add	r6, r9
 8007302:	eba5 0509 	sub.w	r5, r5, r9
 8007306:	6026      	str	r6, [r4, #0]
 8007308:	60a5      	str	r5, [r4, #8]
 800730a:	463e      	mov	r6, r7
 800730c:	42be      	cmp	r6, r7
 800730e:	d900      	bls.n	8007312 <__ssputs_r+0x72>
 8007310:	463e      	mov	r6, r7
 8007312:	6820      	ldr	r0, [r4, #0]
 8007314:	4632      	mov	r2, r6
 8007316:	4641      	mov	r1, r8
 8007318:	f000 fb82 	bl	8007a20 <memmove>
 800731c:	68a3      	ldr	r3, [r4, #8]
 800731e:	1b9b      	subs	r3, r3, r6
 8007320:	60a3      	str	r3, [r4, #8]
 8007322:	6823      	ldr	r3, [r4, #0]
 8007324:	4433      	add	r3, r6
 8007326:	6023      	str	r3, [r4, #0]
 8007328:	2000      	movs	r0, #0
 800732a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800732e:	462a      	mov	r2, r5
 8007330:	f000 fb48 	bl	80079c4 <_realloc_r>
 8007334:	4606      	mov	r6, r0
 8007336:	2800      	cmp	r0, #0
 8007338:	d1e0      	bne.n	80072fc <__ssputs_r+0x5c>
 800733a:	6921      	ldr	r1, [r4, #16]
 800733c:	4650      	mov	r0, sl
 800733e:	f000 fba7 	bl	8007a90 <_free_r>
 8007342:	230c      	movs	r3, #12
 8007344:	f8ca 3000 	str.w	r3, [sl]
 8007348:	89a3      	ldrh	r3, [r4, #12]
 800734a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800734e:	81a3      	strh	r3, [r4, #12]
 8007350:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007354:	e7e9      	b.n	800732a <__ssputs_r+0x8a>
	...

08007358 <_svfiprintf_r>:
 8007358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800735c:	4698      	mov	r8, r3
 800735e:	898b      	ldrh	r3, [r1, #12]
 8007360:	061b      	lsls	r3, r3, #24
 8007362:	b09d      	sub	sp, #116	@ 0x74
 8007364:	4607      	mov	r7, r0
 8007366:	460d      	mov	r5, r1
 8007368:	4614      	mov	r4, r2
 800736a:	d510      	bpl.n	800738e <_svfiprintf_r+0x36>
 800736c:	690b      	ldr	r3, [r1, #16]
 800736e:	b973      	cbnz	r3, 800738e <_svfiprintf_r+0x36>
 8007370:	2140      	movs	r1, #64	@ 0x40
 8007372:	f000 f90f 	bl	8007594 <_malloc_r>
 8007376:	6028      	str	r0, [r5, #0]
 8007378:	6128      	str	r0, [r5, #16]
 800737a:	b930      	cbnz	r0, 800738a <_svfiprintf_r+0x32>
 800737c:	230c      	movs	r3, #12
 800737e:	603b      	str	r3, [r7, #0]
 8007380:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007384:	b01d      	add	sp, #116	@ 0x74
 8007386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800738a:	2340      	movs	r3, #64	@ 0x40
 800738c:	616b      	str	r3, [r5, #20]
 800738e:	2300      	movs	r3, #0
 8007390:	9309      	str	r3, [sp, #36]	@ 0x24
 8007392:	2320      	movs	r3, #32
 8007394:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007398:	f8cd 800c 	str.w	r8, [sp, #12]
 800739c:	2330      	movs	r3, #48	@ 0x30
 800739e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800753c <_svfiprintf_r+0x1e4>
 80073a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073a6:	f04f 0901 	mov.w	r9, #1
 80073aa:	4623      	mov	r3, r4
 80073ac:	469a      	mov	sl, r3
 80073ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073b2:	b10a      	cbz	r2, 80073b8 <_svfiprintf_r+0x60>
 80073b4:	2a25      	cmp	r2, #37	@ 0x25
 80073b6:	d1f9      	bne.n	80073ac <_svfiprintf_r+0x54>
 80073b8:	ebba 0b04 	subs.w	fp, sl, r4
 80073bc:	d00b      	beq.n	80073d6 <_svfiprintf_r+0x7e>
 80073be:	465b      	mov	r3, fp
 80073c0:	4622      	mov	r2, r4
 80073c2:	4629      	mov	r1, r5
 80073c4:	4638      	mov	r0, r7
 80073c6:	f7ff ff6b 	bl	80072a0 <__ssputs_r>
 80073ca:	3001      	adds	r0, #1
 80073cc:	f000 80a7 	beq.w	800751e <_svfiprintf_r+0x1c6>
 80073d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073d2:	445a      	add	r2, fp
 80073d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80073d6:	f89a 3000 	ldrb.w	r3, [sl]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	f000 809f 	beq.w	800751e <_svfiprintf_r+0x1c6>
 80073e0:	2300      	movs	r3, #0
 80073e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80073e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073ea:	f10a 0a01 	add.w	sl, sl, #1
 80073ee:	9304      	str	r3, [sp, #16]
 80073f0:	9307      	str	r3, [sp, #28]
 80073f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80073f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80073f8:	4654      	mov	r4, sl
 80073fa:	2205      	movs	r2, #5
 80073fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007400:	484e      	ldr	r0, [pc, #312]	@ (800753c <_svfiprintf_r+0x1e4>)
 8007402:	f7f8 ff7d 	bl	8000300 <memchr>
 8007406:	9a04      	ldr	r2, [sp, #16]
 8007408:	b9d8      	cbnz	r0, 8007442 <_svfiprintf_r+0xea>
 800740a:	06d0      	lsls	r0, r2, #27
 800740c:	bf44      	itt	mi
 800740e:	2320      	movmi	r3, #32
 8007410:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007414:	0711      	lsls	r1, r2, #28
 8007416:	bf44      	itt	mi
 8007418:	232b      	movmi	r3, #43	@ 0x2b
 800741a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800741e:	f89a 3000 	ldrb.w	r3, [sl]
 8007422:	2b2a      	cmp	r3, #42	@ 0x2a
 8007424:	d015      	beq.n	8007452 <_svfiprintf_r+0xfa>
 8007426:	9a07      	ldr	r2, [sp, #28]
 8007428:	4654      	mov	r4, sl
 800742a:	2000      	movs	r0, #0
 800742c:	f04f 0c0a 	mov.w	ip, #10
 8007430:	4621      	mov	r1, r4
 8007432:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007436:	3b30      	subs	r3, #48	@ 0x30
 8007438:	2b09      	cmp	r3, #9
 800743a:	d94b      	bls.n	80074d4 <_svfiprintf_r+0x17c>
 800743c:	b1b0      	cbz	r0, 800746c <_svfiprintf_r+0x114>
 800743e:	9207      	str	r2, [sp, #28]
 8007440:	e014      	b.n	800746c <_svfiprintf_r+0x114>
 8007442:	eba0 0308 	sub.w	r3, r0, r8
 8007446:	fa09 f303 	lsl.w	r3, r9, r3
 800744a:	4313      	orrs	r3, r2
 800744c:	9304      	str	r3, [sp, #16]
 800744e:	46a2      	mov	sl, r4
 8007450:	e7d2      	b.n	80073f8 <_svfiprintf_r+0xa0>
 8007452:	9b03      	ldr	r3, [sp, #12]
 8007454:	1d19      	adds	r1, r3, #4
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	9103      	str	r1, [sp, #12]
 800745a:	2b00      	cmp	r3, #0
 800745c:	bfbb      	ittet	lt
 800745e:	425b      	neglt	r3, r3
 8007460:	f042 0202 	orrlt.w	r2, r2, #2
 8007464:	9307      	strge	r3, [sp, #28]
 8007466:	9307      	strlt	r3, [sp, #28]
 8007468:	bfb8      	it	lt
 800746a:	9204      	strlt	r2, [sp, #16]
 800746c:	7823      	ldrb	r3, [r4, #0]
 800746e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007470:	d10a      	bne.n	8007488 <_svfiprintf_r+0x130>
 8007472:	7863      	ldrb	r3, [r4, #1]
 8007474:	2b2a      	cmp	r3, #42	@ 0x2a
 8007476:	d132      	bne.n	80074de <_svfiprintf_r+0x186>
 8007478:	9b03      	ldr	r3, [sp, #12]
 800747a:	1d1a      	adds	r2, r3, #4
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	9203      	str	r2, [sp, #12]
 8007480:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007484:	3402      	adds	r4, #2
 8007486:	9305      	str	r3, [sp, #20]
 8007488:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800754c <_svfiprintf_r+0x1f4>
 800748c:	7821      	ldrb	r1, [r4, #0]
 800748e:	2203      	movs	r2, #3
 8007490:	4650      	mov	r0, sl
 8007492:	f7f8 ff35 	bl	8000300 <memchr>
 8007496:	b138      	cbz	r0, 80074a8 <_svfiprintf_r+0x150>
 8007498:	9b04      	ldr	r3, [sp, #16]
 800749a:	eba0 000a 	sub.w	r0, r0, sl
 800749e:	2240      	movs	r2, #64	@ 0x40
 80074a0:	4082      	lsls	r2, r0
 80074a2:	4313      	orrs	r3, r2
 80074a4:	3401      	adds	r4, #1
 80074a6:	9304      	str	r3, [sp, #16]
 80074a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074ac:	4824      	ldr	r0, [pc, #144]	@ (8007540 <_svfiprintf_r+0x1e8>)
 80074ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074b2:	2206      	movs	r2, #6
 80074b4:	f7f8 ff24 	bl	8000300 <memchr>
 80074b8:	2800      	cmp	r0, #0
 80074ba:	d036      	beq.n	800752a <_svfiprintf_r+0x1d2>
 80074bc:	4b21      	ldr	r3, [pc, #132]	@ (8007544 <_svfiprintf_r+0x1ec>)
 80074be:	bb1b      	cbnz	r3, 8007508 <_svfiprintf_r+0x1b0>
 80074c0:	9b03      	ldr	r3, [sp, #12]
 80074c2:	3307      	adds	r3, #7
 80074c4:	f023 0307 	bic.w	r3, r3, #7
 80074c8:	3308      	adds	r3, #8
 80074ca:	9303      	str	r3, [sp, #12]
 80074cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ce:	4433      	add	r3, r6
 80074d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80074d2:	e76a      	b.n	80073aa <_svfiprintf_r+0x52>
 80074d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80074d8:	460c      	mov	r4, r1
 80074da:	2001      	movs	r0, #1
 80074dc:	e7a8      	b.n	8007430 <_svfiprintf_r+0xd8>
 80074de:	2300      	movs	r3, #0
 80074e0:	3401      	adds	r4, #1
 80074e2:	9305      	str	r3, [sp, #20]
 80074e4:	4619      	mov	r1, r3
 80074e6:	f04f 0c0a 	mov.w	ip, #10
 80074ea:	4620      	mov	r0, r4
 80074ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074f0:	3a30      	subs	r2, #48	@ 0x30
 80074f2:	2a09      	cmp	r2, #9
 80074f4:	d903      	bls.n	80074fe <_svfiprintf_r+0x1a6>
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d0c6      	beq.n	8007488 <_svfiprintf_r+0x130>
 80074fa:	9105      	str	r1, [sp, #20]
 80074fc:	e7c4      	b.n	8007488 <_svfiprintf_r+0x130>
 80074fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8007502:	4604      	mov	r4, r0
 8007504:	2301      	movs	r3, #1
 8007506:	e7f0      	b.n	80074ea <_svfiprintf_r+0x192>
 8007508:	ab03      	add	r3, sp, #12
 800750a:	9300      	str	r3, [sp, #0]
 800750c:	462a      	mov	r2, r5
 800750e:	4b0e      	ldr	r3, [pc, #56]	@ (8007548 <_svfiprintf_r+0x1f0>)
 8007510:	a904      	add	r1, sp, #16
 8007512:	4638      	mov	r0, r7
 8007514:	f3af 8000 	nop.w
 8007518:	1c42      	adds	r2, r0, #1
 800751a:	4606      	mov	r6, r0
 800751c:	d1d6      	bne.n	80074cc <_svfiprintf_r+0x174>
 800751e:	89ab      	ldrh	r3, [r5, #12]
 8007520:	065b      	lsls	r3, r3, #25
 8007522:	f53f af2d 	bmi.w	8007380 <_svfiprintf_r+0x28>
 8007526:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007528:	e72c      	b.n	8007384 <_svfiprintf_r+0x2c>
 800752a:	ab03      	add	r3, sp, #12
 800752c:	9300      	str	r3, [sp, #0]
 800752e:	462a      	mov	r2, r5
 8007530:	4b05      	ldr	r3, [pc, #20]	@ (8007548 <_svfiprintf_r+0x1f0>)
 8007532:	a904      	add	r1, sp, #16
 8007534:	4638      	mov	r0, r7
 8007536:	f000 f91b 	bl	8007770 <_printf_i>
 800753a:	e7ed      	b.n	8007518 <_svfiprintf_r+0x1c0>
 800753c:	08007ef8 	.word	0x08007ef8
 8007540:	08007f02 	.word	0x08007f02
 8007544:	00000000 	.word	0x00000000
 8007548:	080072a1 	.word	0x080072a1
 800754c:	08007efe 	.word	0x08007efe

08007550 <sbrk_aligned>:
 8007550:	b570      	push	{r4, r5, r6, lr}
 8007552:	4e0f      	ldr	r6, [pc, #60]	@ (8007590 <sbrk_aligned+0x40>)
 8007554:	460c      	mov	r4, r1
 8007556:	6831      	ldr	r1, [r6, #0]
 8007558:	4605      	mov	r5, r0
 800755a:	b911      	cbnz	r1, 8007562 <sbrk_aligned+0x12>
 800755c:	f000 fa7a 	bl	8007a54 <_sbrk_r>
 8007560:	6030      	str	r0, [r6, #0]
 8007562:	4621      	mov	r1, r4
 8007564:	4628      	mov	r0, r5
 8007566:	f000 fa75 	bl	8007a54 <_sbrk_r>
 800756a:	1c43      	adds	r3, r0, #1
 800756c:	d103      	bne.n	8007576 <sbrk_aligned+0x26>
 800756e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007572:	4620      	mov	r0, r4
 8007574:	bd70      	pop	{r4, r5, r6, pc}
 8007576:	1cc4      	adds	r4, r0, #3
 8007578:	f024 0403 	bic.w	r4, r4, #3
 800757c:	42a0      	cmp	r0, r4
 800757e:	d0f8      	beq.n	8007572 <sbrk_aligned+0x22>
 8007580:	1a21      	subs	r1, r4, r0
 8007582:	4628      	mov	r0, r5
 8007584:	f000 fa66 	bl	8007a54 <_sbrk_r>
 8007588:	3001      	adds	r0, #1
 800758a:	d1f2      	bne.n	8007572 <sbrk_aligned+0x22>
 800758c:	e7ef      	b.n	800756e <sbrk_aligned+0x1e>
 800758e:	bf00      	nop
 8007590:	240004c0 	.word	0x240004c0

08007594 <_malloc_r>:
 8007594:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007598:	1ccd      	adds	r5, r1, #3
 800759a:	f025 0503 	bic.w	r5, r5, #3
 800759e:	3508      	adds	r5, #8
 80075a0:	2d0c      	cmp	r5, #12
 80075a2:	bf38      	it	cc
 80075a4:	250c      	movcc	r5, #12
 80075a6:	2d00      	cmp	r5, #0
 80075a8:	4606      	mov	r6, r0
 80075aa:	db01      	blt.n	80075b0 <_malloc_r+0x1c>
 80075ac:	42a9      	cmp	r1, r5
 80075ae:	d904      	bls.n	80075ba <_malloc_r+0x26>
 80075b0:	230c      	movs	r3, #12
 80075b2:	6033      	str	r3, [r6, #0]
 80075b4:	2000      	movs	r0, #0
 80075b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007690 <_malloc_r+0xfc>
 80075be:	f000 f9f5 	bl	80079ac <__malloc_lock>
 80075c2:	f8d8 3000 	ldr.w	r3, [r8]
 80075c6:	461c      	mov	r4, r3
 80075c8:	bb44      	cbnz	r4, 800761c <_malloc_r+0x88>
 80075ca:	4629      	mov	r1, r5
 80075cc:	4630      	mov	r0, r6
 80075ce:	f7ff ffbf 	bl	8007550 <sbrk_aligned>
 80075d2:	1c43      	adds	r3, r0, #1
 80075d4:	4604      	mov	r4, r0
 80075d6:	d158      	bne.n	800768a <_malloc_r+0xf6>
 80075d8:	f8d8 4000 	ldr.w	r4, [r8]
 80075dc:	4627      	mov	r7, r4
 80075de:	2f00      	cmp	r7, #0
 80075e0:	d143      	bne.n	800766a <_malloc_r+0xd6>
 80075e2:	2c00      	cmp	r4, #0
 80075e4:	d04b      	beq.n	800767e <_malloc_r+0xea>
 80075e6:	6823      	ldr	r3, [r4, #0]
 80075e8:	4639      	mov	r1, r7
 80075ea:	4630      	mov	r0, r6
 80075ec:	eb04 0903 	add.w	r9, r4, r3
 80075f0:	f000 fa30 	bl	8007a54 <_sbrk_r>
 80075f4:	4581      	cmp	r9, r0
 80075f6:	d142      	bne.n	800767e <_malloc_r+0xea>
 80075f8:	6821      	ldr	r1, [r4, #0]
 80075fa:	1a6d      	subs	r5, r5, r1
 80075fc:	4629      	mov	r1, r5
 80075fe:	4630      	mov	r0, r6
 8007600:	f7ff ffa6 	bl	8007550 <sbrk_aligned>
 8007604:	3001      	adds	r0, #1
 8007606:	d03a      	beq.n	800767e <_malloc_r+0xea>
 8007608:	6823      	ldr	r3, [r4, #0]
 800760a:	442b      	add	r3, r5
 800760c:	6023      	str	r3, [r4, #0]
 800760e:	f8d8 3000 	ldr.w	r3, [r8]
 8007612:	685a      	ldr	r2, [r3, #4]
 8007614:	bb62      	cbnz	r2, 8007670 <_malloc_r+0xdc>
 8007616:	f8c8 7000 	str.w	r7, [r8]
 800761a:	e00f      	b.n	800763c <_malloc_r+0xa8>
 800761c:	6822      	ldr	r2, [r4, #0]
 800761e:	1b52      	subs	r2, r2, r5
 8007620:	d420      	bmi.n	8007664 <_malloc_r+0xd0>
 8007622:	2a0b      	cmp	r2, #11
 8007624:	d917      	bls.n	8007656 <_malloc_r+0xc2>
 8007626:	1961      	adds	r1, r4, r5
 8007628:	42a3      	cmp	r3, r4
 800762a:	6025      	str	r5, [r4, #0]
 800762c:	bf18      	it	ne
 800762e:	6059      	strne	r1, [r3, #4]
 8007630:	6863      	ldr	r3, [r4, #4]
 8007632:	bf08      	it	eq
 8007634:	f8c8 1000 	streq.w	r1, [r8]
 8007638:	5162      	str	r2, [r4, r5]
 800763a:	604b      	str	r3, [r1, #4]
 800763c:	4630      	mov	r0, r6
 800763e:	f000 f9bb 	bl	80079b8 <__malloc_unlock>
 8007642:	f104 000b 	add.w	r0, r4, #11
 8007646:	1d23      	adds	r3, r4, #4
 8007648:	f020 0007 	bic.w	r0, r0, #7
 800764c:	1ac2      	subs	r2, r0, r3
 800764e:	bf1c      	itt	ne
 8007650:	1a1b      	subne	r3, r3, r0
 8007652:	50a3      	strne	r3, [r4, r2]
 8007654:	e7af      	b.n	80075b6 <_malloc_r+0x22>
 8007656:	6862      	ldr	r2, [r4, #4]
 8007658:	42a3      	cmp	r3, r4
 800765a:	bf0c      	ite	eq
 800765c:	f8c8 2000 	streq.w	r2, [r8]
 8007660:	605a      	strne	r2, [r3, #4]
 8007662:	e7eb      	b.n	800763c <_malloc_r+0xa8>
 8007664:	4623      	mov	r3, r4
 8007666:	6864      	ldr	r4, [r4, #4]
 8007668:	e7ae      	b.n	80075c8 <_malloc_r+0x34>
 800766a:	463c      	mov	r4, r7
 800766c:	687f      	ldr	r7, [r7, #4]
 800766e:	e7b6      	b.n	80075de <_malloc_r+0x4a>
 8007670:	461a      	mov	r2, r3
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	42a3      	cmp	r3, r4
 8007676:	d1fb      	bne.n	8007670 <_malloc_r+0xdc>
 8007678:	2300      	movs	r3, #0
 800767a:	6053      	str	r3, [r2, #4]
 800767c:	e7de      	b.n	800763c <_malloc_r+0xa8>
 800767e:	230c      	movs	r3, #12
 8007680:	6033      	str	r3, [r6, #0]
 8007682:	4630      	mov	r0, r6
 8007684:	f000 f998 	bl	80079b8 <__malloc_unlock>
 8007688:	e794      	b.n	80075b4 <_malloc_r+0x20>
 800768a:	6005      	str	r5, [r0, #0]
 800768c:	e7d6      	b.n	800763c <_malloc_r+0xa8>
 800768e:	bf00      	nop
 8007690:	240004c4 	.word	0x240004c4

08007694 <_printf_common>:
 8007694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007698:	4616      	mov	r6, r2
 800769a:	4698      	mov	r8, r3
 800769c:	688a      	ldr	r2, [r1, #8]
 800769e:	690b      	ldr	r3, [r1, #16]
 80076a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80076a4:	4293      	cmp	r3, r2
 80076a6:	bfb8      	it	lt
 80076a8:	4613      	movlt	r3, r2
 80076aa:	6033      	str	r3, [r6, #0]
 80076ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80076b0:	4607      	mov	r7, r0
 80076b2:	460c      	mov	r4, r1
 80076b4:	b10a      	cbz	r2, 80076ba <_printf_common+0x26>
 80076b6:	3301      	adds	r3, #1
 80076b8:	6033      	str	r3, [r6, #0]
 80076ba:	6823      	ldr	r3, [r4, #0]
 80076bc:	0699      	lsls	r1, r3, #26
 80076be:	bf42      	ittt	mi
 80076c0:	6833      	ldrmi	r3, [r6, #0]
 80076c2:	3302      	addmi	r3, #2
 80076c4:	6033      	strmi	r3, [r6, #0]
 80076c6:	6825      	ldr	r5, [r4, #0]
 80076c8:	f015 0506 	ands.w	r5, r5, #6
 80076cc:	d106      	bne.n	80076dc <_printf_common+0x48>
 80076ce:	f104 0a19 	add.w	sl, r4, #25
 80076d2:	68e3      	ldr	r3, [r4, #12]
 80076d4:	6832      	ldr	r2, [r6, #0]
 80076d6:	1a9b      	subs	r3, r3, r2
 80076d8:	42ab      	cmp	r3, r5
 80076da:	dc26      	bgt.n	800772a <_printf_common+0x96>
 80076dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80076e0:	6822      	ldr	r2, [r4, #0]
 80076e2:	3b00      	subs	r3, #0
 80076e4:	bf18      	it	ne
 80076e6:	2301      	movne	r3, #1
 80076e8:	0692      	lsls	r2, r2, #26
 80076ea:	d42b      	bmi.n	8007744 <_printf_common+0xb0>
 80076ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80076f0:	4641      	mov	r1, r8
 80076f2:	4638      	mov	r0, r7
 80076f4:	47c8      	blx	r9
 80076f6:	3001      	adds	r0, #1
 80076f8:	d01e      	beq.n	8007738 <_printf_common+0xa4>
 80076fa:	6823      	ldr	r3, [r4, #0]
 80076fc:	6922      	ldr	r2, [r4, #16]
 80076fe:	f003 0306 	and.w	r3, r3, #6
 8007702:	2b04      	cmp	r3, #4
 8007704:	bf02      	ittt	eq
 8007706:	68e5      	ldreq	r5, [r4, #12]
 8007708:	6833      	ldreq	r3, [r6, #0]
 800770a:	1aed      	subeq	r5, r5, r3
 800770c:	68a3      	ldr	r3, [r4, #8]
 800770e:	bf0c      	ite	eq
 8007710:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007714:	2500      	movne	r5, #0
 8007716:	4293      	cmp	r3, r2
 8007718:	bfc4      	itt	gt
 800771a:	1a9b      	subgt	r3, r3, r2
 800771c:	18ed      	addgt	r5, r5, r3
 800771e:	2600      	movs	r6, #0
 8007720:	341a      	adds	r4, #26
 8007722:	42b5      	cmp	r5, r6
 8007724:	d11a      	bne.n	800775c <_printf_common+0xc8>
 8007726:	2000      	movs	r0, #0
 8007728:	e008      	b.n	800773c <_printf_common+0xa8>
 800772a:	2301      	movs	r3, #1
 800772c:	4652      	mov	r2, sl
 800772e:	4641      	mov	r1, r8
 8007730:	4638      	mov	r0, r7
 8007732:	47c8      	blx	r9
 8007734:	3001      	adds	r0, #1
 8007736:	d103      	bne.n	8007740 <_printf_common+0xac>
 8007738:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800773c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007740:	3501      	adds	r5, #1
 8007742:	e7c6      	b.n	80076d2 <_printf_common+0x3e>
 8007744:	18e1      	adds	r1, r4, r3
 8007746:	1c5a      	adds	r2, r3, #1
 8007748:	2030      	movs	r0, #48	@ 0x30
 800774a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800774e:	4422      	add	r2, r4
 8007750:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007754:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007758:	3302      	adds	r3, #2
 800775a:	e7c7      	b.n	80076ec <_printf_common+0x58>
 800775c:	2301      	movs	r3, #1
 800775e:	4622      	mov	r2, r4
 8007760:	4641      	mov	r1, r8
 8007762:	4638      	mov	r0, r7
 8007764:	47c8      	blx	r9
 8007766:	3001      	adds	r0, #1
 8007768:	d0e6      	beq.n	8007738 <_printf_common+0xa4>
 800776a:	3601      	adds	r6, #1
 800776c:	e7d9      	b.n	8007722 <_printf_common+0x8e>
	...

08007770 <_printf_i>:
 8007770:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007774:	7e0f      	ldrb	r7, [r1, #24]
 8007776:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007778:	2f78      	cmp	r7, #120	@ 0x78
 800777a:	4691      	mov	r9, r2
 800777c:	4680      	mov	r8, r0
 800777e:	460c      	mov	r4, r1
 8007780:	469a      	mov	sl, r3
 8007782:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007786:	d807      	bhi.n	8007798 <_printf_i+0x28>
 8007788:	2f62      	cmp	r7, #98	@ 0x62
 800778a:	d80a      	bhi.n	80077a2 <_printf_i+0x32>
 800778c:	2f00      	cmp	r7, #0
 800778e:	f000 80d1 	beq.w	8007934 <_printf_i+0x1c4>
 8007792:	2f58      	cmp	r7, #88	@ 0x58
 8007794:	f000 80b8 	beq.w	8007908 <_printf_i+0x198>
 8007798:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800779c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80077a0:	e03a      	b.n	8007818 <_printf_i+0xa8>
 80077a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80077a6:	2b15      	cmp	r3, #21
 80077a8:	d8f6      	bhi.n	8007798 <_printf_i+0x28>
 80077aa:	a101      	add	r1, pc, #4	@ (adr r1, 80077b0 <_printf_i+0x40>)
 80077ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80077b0:	08007809 	.word	0x08007809
 80077b4:	0800781d 	.word	0x0800781d
 80077b8:	08007799 	.word	0x08007799
 80077bc:	08007799 	.word	0x08007799
 80077c0:	08007799 	.word	0x08007799
 80077c4:	08007799 	.word	0x08007799
 80077c8:	0800781d 	.word	0x0800781d
 80077cc:	08007799 	.word	0x08007799
 80077d0:	08007799 	.word	0x08007799
 80077d4:	08007799 	.word	0x08007799
 80077d8:	08007799 	.word	0x08007799
 80077dc:	0800791b 	.word	0x0800791b
 80077e0:	08007847 	.word	0x08007847
 80077e4:	080078d5 	.word	0x080078d5
 80077e8:	08007799 	.word	0x08007799
 80077ec:	08007799 	.word	0x08007799
 80077f0:	0800793d 	.word	0x0800793d
 80077f4:	08007799 	.word	0x08007799
 80077f8:	08007847 	.word	0x08007847
 80077fc:	08007799 	.word	0x08007799
 8007800:	08007799 	.word	0x08007799
 8007804:	080078dd 	.word	0x080078dd
 8007808:	6833      	ldr	r3, [r6, #0]
 800780a:	1d1a      	adds	r2, r3, #4
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	6032      	str	r2, [r6, #0]
 8007810:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007814:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007818:	2301      	movs	r3, #1
 800781a:	e09c      	b.n	8007956 <_printf_i+0x1e6>
 800781c:	6833      	ldr	r3, [r6, #0]
 800781e:	6820      	ldr	r0, [r4, #0]
 8007820:	1d19      	adds	r1, r3, #4
 8007822:	6031      	str	r1, [r6, #0]
 8007824:	0606      	lsls	r6, r0, #24
 8007826:	d501      	bpl.n	800782c <_printf_i+0xbc>
 8007828:	681d      	ldr	r5, [r3, #0]
 800782a:	e003      	b.n	8007834 <_printf_i+0xc4>
 800782c:	0645      	lsls	r5, r0, #25
 800782e:	d5fb      	bpl.n	8007828 <_printf_i+0xb8>
 8007830:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007834:	2d00      	cmp	r5, #0
 8007836:	da03      	bge.n	8007840 <_printf_i+0xd0>
 8007838:	232d      	movs	r3, #45	@ 0x2d
 800783a:	426d      	negs	r5, r5
 800783c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007840:	4858      	ldr	r0, [pc, #352]	@ (80079a4 <_printf_i+0x234>)
 8007842:	230a      	movs	r3, #10
 8007844:	e011      	b.n	800786a <_printf_i+0xfa>
 8007846:	6821      	ldr	r1, [r4, #0]
 8007848:	6833      	ldr	r3, [r6, #0]
 800784a:	0608      	lsls	r0, r1, #24
 800784c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007850:	d402      	bmi.n	8007858 <_printf_i+0xe8>
 8007852:	0649      	lsls	r1, r1, #25
 8007854:	bf48      	it	mi
 8007856:	b2ad      	uxthmi	r5, r5
 8007858:	2f6f      	cmp	r7, #111	@ 0x6f
 800785a:	4852      	ldr	r0, [pc, #328]	@ (80079a4 <_printf_i+0x234>)
 800785c:	6033      	str	r3, [r6, #0]
 800785e:	bf14      	ite	ne
 8007860:	230a      	movne	r3, #10
 8007862:	2308      	moveq	r3, #8
 8007864:	2100      	movs	r1, #0
 8007866:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800786a:	6866      	ldr	r6, [r4, #4]
 800786c:	60a6      	str	r6, [r4, #8]
 800786e:	2e00      	cmp	r6, #0
 8007870:	db05      	blt.n	800787e <_printf_i+0x10e>
 8007872:	6821      	ldr	r1, [r4, #0]
 8007874:	432e      	orrs	r6, r5
 8007876:	f021 0104 	bic.w	r1, r1, #4
 800787a:	6021      	str	r1, [r4, #0]
 800787c:	d04b      	beq.n	8007916 <_printf_i+0x1a6>
 800787e:	4616      	mov	r6, r2
 8007880:	fbb5 f1f3 	udiv	r1, r5, r3
 8007884:	fb03 5711 	mls	r7, r3, r1, r5
 8007888:	5dc7      	ldrb	r7, [r0, r7]
 800788a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800788e:	462f      	mov	r7, r5
 8007890:	42bb      	cmp	r3, r7
 8007892:	460d      	mov	r5, r1
 8007894:	d9f4      	bls.n	8007880 <_printf_i+0x110>
 8007896:	2b08      	cmp	r3, #8
 8007898:	d10b      	bne.n	80078b2 <_printf_i+0x142>
 800789a:	6823      	ldr	r3, [r4, #0]
 800789c:	07df      	lsls	r7, r3, #31
 800789e:	d508      	bpl.n	80078b2 <_printf_i+0x142>
 80078a0:	6923      	ldr	r3, [r4, #16]
 80078a2:	6861      	ldr	r1, [r4, #4]
 80078a4:	4299      	cmp	r1, r3
 80078a6:	bfde      	ittt	le
 80078a8:	2330      	movle	r3, #48	@ 0x30
 80078aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80078ae:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80078b2:	1b92      	subs	r2, r2, r6
 80078b4:	6122      	str	r2, [r4, #16]
 80078b6:	f8cd a000 	str.w	sl, [sp]
 80078ba:	464b      	mov	r3, r9
 80078bc:	aa03      	add	r2, sp, #12
 80078be:	4621      	mov	r1, r4
 80078c0:	4640      	mov	r0, r8
 80078c2:	f7ff fee7 	bl	8007694 <_printf_common>
 80078c6:	3001      	adds	r0, #1
 80078c8:	d14a      	bne.n	8007960 <_printf_i+0x1f0>
 80078ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078ce:	b004      	add	sp, #16
 80078d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078d4:	6823      	ldr	r3, [r4, #0]
 80078d6:	f043 0320 	orr.w	r3, r3, #32
 80078da:	6023      	str	r3, [r4, #0]
 80078dc:	4832      	ldr	r0, [pc, #200]	@ (80079a8 <_printf_i+0x238>)
 80078de:	2778      	movs	r7, #120	@ 0x78
 80078e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80078e4:	6823      	ldr	r3, [r4, #0]
 80078e6:	6831      	ldr	r1, [r6, #0]
 80078e8:	061f      	lsls	r7, r3, #24
 80078ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80078ee:	d402      	bmi.n	80078f6 <_printf_i+0x186>
 80078f0:	065f      	lsls	r7, r3, #25
 80078f2:	bf48      	it	mi
 80078f4:	b2ad      	uxthmi	r5, r5
 80078f6:	6031      	str	r1, [r6, #0]
 80078f8:	07d9      	lsls	r1, r3, #31
 80078fa:	bf44      	itt	mi
 80078fc:	f043 0320 	orrmi.w	r3, r3, #32
 8007900:	6023      	strmi	r3, [r4, #0]
 8007902:	b11d      	cbz	r5, 800790c <_printf_i+0x19c>
 8007904:	2310      	movs	r3, #16
 8007906:	e7ad      	b.n	8007864 <_printf_i+0xf4>
 8007908:	4826      	ldr	r0, [pc, #152]	@ (80079a4 <_printf_i+0x234>)
 800790a:	e7e9      	b.n	80078e0 <_printf_i+0x170>
 800790c:	6823      	ldr	r3, [r4, #0]
 800790e:	f023 0320 	bic.w	r3, r3, #32
 8007912:	6023      	str	r3, [r4, #0]
 8007914:	e7f6      	b.n	8007904 <_printf_i+0x194>
 8007916:	4616      	mov	r6, r2
 8007918:	e7bd      	b.n	8007896 <_printf_i+0x126>
 800791a:	6833      	ldr	r3, [r6, #0]
 800791c:	6825      	ldr	r5, [r4, #0]
 800791e:	6961      	ldr	r1, [r4, #20]
 8007920:	1d18      	adds	r0, r3, #4
 8007922:	6030      	str	r0, [r6, #0]
 8007924:	062e      	lsls	r6, r5, #24
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	d501      	bpl.n	800792e <_printf_i+0x1be>
 800792a:	6019      	str	r1, [r3, #0]
 800792c:	e002      	b.n	8007934 <_printf_i+0x1c4>
 800792e:	0668      	lsls	r0, r5, #25
 8007930:	d5fb      	bpl.n	800792a <_printf_i+0x1ba>
 8007932:	8019      	strh	r1, [r3, #0]
 8007934:	2300      	movs	r3, #0
 8007936:	6123      	str	r3, [r4, #16]
 8007938:	4616      	mov	r6, r2
 800793a:	e7bc      	b.n	80078b6 <_printf_i+0x146>
 800793c:	6833      	ldr	r3, [r6, #0]
 800793e:	1d1a      	adds	r2, r3, #4
 8007940:	6032      	str	r2, [r6, #0]
 8007942:	681e      	ldr	r6, [r3, #0]
 8007944:	6862      	ldr	r2, [r4, #4]
 8007946:	2100      	movs	r1, #0
 8007948:	4630      	mov	r0, r6
 800794a:	f7f8 fcd9 	bl	8000300 <memchr>
 800794e:	b108      	cbz	r0, 8007954 <_printf_i+0x1e4>
 8007950:	1b80      	subs	r0, r0, r6
 8007952:	6060      	str	r0, [r4, #4]
 8007954:	6863      	ldr	r3, [r4, #4]
 8007956:	6123      	str	r3, [r4, #16]
 8007958:	2300      	movs	r3, #0
 800795a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800795e:	e7aa      	b.n	80078b6 <_printf_i+0x146>
 8007960:	6923      	ldr	r3, [r4, #16]
 8007962:	4632      	mov	r2, r6
 8007964:	4649      	mov	r1, r9
 8007966:	4640      	mov	r0, r8
 8007968:	47d0      	blx	sl
 800796a:	3001      	adds	r0, #1
 800796c:	d0ad      	beq.n	80078ca <_printf_i+0x15a>
 800796e:	6823      	ldr	r3, [r4, #0]
 8007970:	079b      	lsls	r3, r3, #30
 8007972:	d413      	bmi.n	800799c <_printf_i+0x22c>
 8007974:	68e0      	ldr	r0, [r4, #12]
 8007976:	9b03      	ldr	r3, [sp, #12]
 8007978:	4298      	cmp	r0, r3
 800797a:	bfb8      	it	lt
 800797c:	4618      	movlt	r0, r3
 800797e:	e7a6      	b.n	80078ce <_printf_i+0x15e>
 8007980:	2301      	movs	r3, #1
 8007982:	4632      	mov	r2, r6
 8007984:	4649      	mov	r1, r9
 8007986:	4640      	mov	r0, r8
 8007988:	47d0      	blx	sl
 800798a:	3001      	adds	r0, #1
 800798c:	d09d      	beq.n	80078ca <_printf_i+0x15a>
 800798e:	3501      	adds	r5, #1
 8007990:	68e3      	ldr	r3, [r4, #12]
 8007992:	9903      	ldr	r1, [sp, #12]
 8007994:	1a5b      	subs	r3, r3, r1
 8007996:	42ab      	cmp	r3, r5
 8007998:	dcf2      	bgt.n	8007980 <_printf_i+0x210>
 800799a:	e7eb      	b.n	8007974 <_printf_i+0x204>
 800799c:	2500      	movs	r5, #0
 800799e:	f104 0619 	add.w	r6, r4, #25
 80079a2:	e7f5      	b.n	8007990 <_printf_i+0x220>
 80079a4:	08007f09 	.word	0x08007f09
 80079a8:	08007f1a 	.word	0x08007f1a

080079ac <__malloc_lock>:
 80079ac:	4801      	ldr	r0, [pc, #4]	@ (80079b4 <__malloc_lock+0x8>)
 80079ae:	f7ff bc75 	b.w	800729c <__retarget_lock_acquire_recursive>
 80079b2:	bf00      	nop
 80079b4:	240004bc 	.word	0x240004bc

080079b8 <__malloc_unlock>:
 80079b8:	4801      	ldr	r0, [pc, #4]	@ (80079c0 <__malloc_unlock+0x8>)
 80079ba:	f7ff bc70 	b.w	800729e <__retarget_lock_release_recursive>
 80079be:	bf00      	nop
 80079c0:	240004bc 	.word	0x240004bc

080079c4 <_realloc_r>:
 80079c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079c8:	4607      	mov	r7, r0
 80079ca:	4614      	mov	r4, r2
 80079cc:	460d      	mov	r5, r1
 80079ce:	b921      	cbnz	r1, 80079da <_realloc_r+0x16>
 80079d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079d4:	4611      	mov	r1, r2
 80079d6:	f7ff bddd 	b.w	8007594 <_malloc_r>
 80079da:	b92a      	cbnz	r2, 80079e8 <_realloc_r+0x24>
 80079dc:	f000 f858 	bl	8007a90 <_free_r>
 80079e0:	4625      	mov	r5, r4
 80079e2:	4628      	mov	r0, r5
 80079e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079e8:	f000 f89c 	bl	8007b24 <_malloc_usable_size_r>
 80079ec:	4284      	cmp	r4, r0
 80079ee:	4606      	mov	r6, r0
 80079f0:	d802      	bhi.n	80079f8 <_realloc_r+0x34>
 80079f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80079f6:	d8f4      	bhi.n	80079e2 <_realloc_r+0x1e>
 80079f8:	4621      	mov	r1, r4
 80079fa:	4638      	mov	r0, r7
 80079fc:	f7ff fdca 	bl	8007594 <_malloc_r>
 8007a00:	4680      	mov	r8, r0
 8007a02:	b908      	cbnz	r0, 8007a08 <_realloc_r+0x44>
 8007a04:	4645      	mov	r5, r8
 8007a06:	e7ec      	b.n	80079e2 <_realloc_r+0x1e>
 8007a08:	42b4      	cmp	r4, r6
 8007a0a:	4622      	mov	r2, r4
 8007a0c:	4629      	mov	r1, r5
 8007a0e:	bf28      	it	cs
 8007a10:	4632      	movcs	r2, r6
 8007a12:	f000 f82f 	bl	8007a74 <memcpy>
 8007a16:	4629      	mov	r1, r5
 8007a18:	4638      	mov	r0, r7
 8007a1a:	f000 f839 	bl	8007a90 <_free_r>
 8007a1e:	e7f1      	b.n	8007a04 <_realloc_r+0x40>

08007a20 <memmove>:
 8007a20:	4288      	cmp	r0, r1
 8007a22:	b510      	push	{r4, lr}
 8007a24:	eb01 0402 	add.w	r4, r1, r2
 8007a28:	d902      	bls.n	8007a30 <memmove+0x10>
 8007a2a:	4284      	cmp	r4, r0
 8007a2c:	4623      	mov	r3, r4
 8007a2e:	d807      	bhi.n	8007a40 <memmove+0x20>
 8007a30:	1e43      	subs	r3, r0, #1
 8007a32:	42a1      	cmp	r1, r4
 8007a34:	d008      	beq.n	8007a48 <memmove+0x28>
 8007a36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a3e:	e7f8      	b.n	8007a32 <memmove+0x12>
 8007a40:	4402      	add	r2, r0
 8007a42:	4601      	mov	r1, r0
 8007a44:	428a      	cmp	r2, r1
 8007a46:	d100      	bne.n	8007a4a <memmove+0x2a>
 8007a48:	bd10      	pop	{r4, pc}
 8007a4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a52:	e7f7      	b.n	8007a44 <memmove+0x24>

08007a54 <_sbrk_r>:
 8007a54:	b538      	push	{r3, r4, r5, lr}
 8007a56:	4d06      	ldr	r5, [pc, #24]	@ (8007a70 <_sbrk_r+0x1c>)
 8007a58:	2300      	movs	r3, #0
 8007a5a:	4604      	mov	r4, r0
 8007a5c:	4608      	mov	r0, r1
 8007a5e:	602b      	str	r3, [r5, #0]
 8007a60:	f7f9 fa92 	bl	8000f88 <_sbrk>
 8007a64:	1c43      	adds	r3, r0, #1
 8007a66:	d102      	bne.n	8007a6e <_sbrk_r+0x1a>
 8007a68:	682b      	ldr	r3, [r5, #0]
 8007a6a:	b103      	cbz	r3, 8007a6e <_sbrk_r+0x1a>
 8007a6c:	6023      	str	r3, [r4, #0]
 8007a6e:	bd38      	pop	{r3, r4, r5, pc}
 8007a70:	240004c8 	.word	0x240004c8

08007a74 <memcpy>:
 8007a74:	440a      	add	r2, r1
 8007a76:	4291      	cmp	r1, r2
 8007a78:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007a7c:	d100      	bne.n	8007a80 <memcpy+0xc>
 8007a7e:	4770      	bx	lr
 8007a80:	b510      	push	{r4, lr}
 8007a82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a8a:	4291      	cmp	r1, r2
 8007a8c:	d1f9      	bne.n	8007a82 <memcpy+0xe>
 8007a8e:	bd10      	pop	{r4, pc}

08007a90 <_free_r>:
 8007a90:	b538      	push	{r3, r4, r5, lr}
 8007a92:	4605      	mov	r5, r0
 8007a94:	2900      	cmp	r1, #0
 8007a96:	d041      	beq.n	8007b1c <_free_r+0x8c>
 8007a98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a9c:	1f0c      	subs	r4, r1, #4
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	bfb8      	it	lt
 8007aa2:	18e4      	addlt	r4, r4, r3
 8007aa4:	f7ff ff82 	bl	80079ac <__malloc_lock>
 8007aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8007b20 <_free_r+0x90>)
 8007aaa:	6813      	ldr	r3, [r2, #0]
 8007aac:	b933      	cbnz	r3, 8007abc <_free_r+0x2c>
 8007aae:	6063      	str	r3, [r4, #4]
 8007ab0:	6014      	str	r4, [r2, #0]
 8007ab2:	4628      	mov	r0, r5
 8007ab4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ab8:	f7ff bf7e 	b.w	80079b8 <__malloc_unlock>
 8007abc:	42a3      	cmp	r3, r4
 8007abe:	d908      	bls.n	8007ad2 <_free_r+0x42>
 8007ac0:	6820      	ldr	r0, [r4, #0]
 8007ac2:	1821      	adds	r1, r4, r0
 8007ac4:	428b      	cmp	r3, r1
 8007ac6:	bf01      	itttt	eq
 8007ac8:	6819      	ldreq	r1, [r3, #0]
 8007aca:	685b      	ldreq	r3, [r3, #4]
 8007acc:	1809      	addeq	r1, r1, r0
 8007ace:	6021      	streq	r1, [r4, #0]
 8007ad0:	e7ed      	b.n	8007aae <_free_r+0x1e>
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	685b      	ldr	r3, [r3, #4]
 8007ad6:	b10b      	cbz	r3, 8007adc <_free_r+0x4c>
 8007ad8:	42a3      	cmp	r3, r4
 8007ada:	d9fa      	bls.n	8007ad2 <_free_r+0x42>
 8007adc:	6811      	ldr	r1, [r2, #0]
 8007ade:	1850      	adds	r0, r2, r1
 8007ae0:	42a0      	cmp	r0, r4
 8007ae2:	d10b      	bne.n	8007afc <_free_r+0x6c>
 8007ae4:	6820      	ldr	r0, [r4, #0]
 8007ae6:	4401      	add	r1, r0
 8007ae8:	1850      	adds	r0, r2, r1
 8007aea:	4283      	cmp	r3, r0
 8007aec:	6011      	str	r1, [r2, #0]
 8007aee:	d1e0      	bne.n	8007ab2 <_free_r+0x22>
 8007af0:	6818      	ldr	r0, [r3, #0]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	6053      	str	r3, [r2, #4]
 8007af6:	4408      	add	r0, r1
 8007af8:	6010      	str	r0, [r2, #0]
 8007afa:	e7da      	b.n	8007ab2 <_free_r+0x22>
 8007afc:	d902      	bls.n	8007b04 <_free_r+0x74>
 8007afe:	230c      	movs	r3, #12
 8007b00:	602b      	str	r3, [r5, #0]
 8007b02:	e7d6      	b.n	8007ab2 <_free_r+0x22>
 8007b04:	6820      	ldr	r0, [r4, #0]
 8007b06:	1821      	adds	r1, r4, r0
 8007b08:	428b      	cmp	r3, r1
 8007b0a:	bf04      	itt	eq
 8007b0c:	6819      	ldreq	r1, [r3, #0]
 8007b0e:	685b      	ldreq	r3, [r3, #4]
 8007b10:	6063      	str	r3, [r4, #4]
 8007b12:	bf04      	itt	eq
 8007b14:	1809      	addeq	r1, r1, r0
 8007b16:	6021      	streq	r1, [r4, #0]
 8007b18:	6054      	str	r4, [r2, #4]
 8007b1a:	e7ca      	b.n	8007ab2 <_free_r+0x22>
 8007b1c:	bd38      	pop	{r3, r4, r5, pc}
 8007b1e:	bf00      	nop
 8007b20:	240004c4 	.word	0x240004c4

08007b24 <_malloc_usable_size_r>:
 8007b24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b28:	1f18      	subs	r0, r3, #4
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	bfbc      	itt	lt
 8007b2e:	580b      	ldrlt	r3, [r1, r0]
 8007b30:	18c0      	addlt	r0, r0, r3
 8007b32:	4770      	bx	lr
 8007b34:	0000      	movs	r0, r0
	...

08007b38 <exp>:
 8007b38:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 8007b3a:	ee10 3a90 	vmov	r3, s1
 8007b3e:	f46f 7272 	mvn.w	r2, #968	@ 0x3c8
 8007b42:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8007b46:	18a2      	adds	r2, r4, r2
 8007b48:	2a3e      	cmp	r2, #62	@ 0x3e
 8007b4a:	ee10 1a10 	vmov	r1, s0
 8007b4e:	d922      	bls.n	8007b96 <exp+0x5e>
 8007b50:	2a00      	cmp	r2, #0
 8007b52:	da06      	bge.n	8007b62 <exp+0x2a>
 8007b54:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8007b58:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007b5c:	b004      	add	sp, #16
 8007b5e:	bcf0      	pop	{r4, r5, r6, r7}
 8007b60:	4770      	bx	lr
 8007b62:	f5b4 6f81 	cmp.w	r4, #1032	@ 0x408
 8007b66:	f04f 0000 	mov.w	r0, #0
 8007b6a:	d913      	bls.n	8007b94 <exp+0x5c>
 8007b6c:	f513 1f80 	cmn.w	r3, #1048576	@ 0x100000
 8007b70:	bf08      	it	eq
 8007b72:	4281      	cmpeq	r1, r0
 8007b74:	f000 80a0 	beq.w	8007cb8 <exp+0x180>
 8007b78:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8007b7c:	4294      	cmp	r4, r2
 8007b7e:	d0e9      	beq.n	8007b54 <exp+0x1c>
 8007b80:	4283      	cmp	r3, r0
 8007b82:	da03      	bge.n	8007b8c <exp+0x54>
 8007b84:	b004      	add	sp, #16
 8007b86:	bcf0      	pop	{r4, r5, r6, r7}
 8007b88:	f000 b8ca 	b.w	8007d20 <__math_uflow>
 8007b8c:	b004      	add	sp, #16
 8007b8e:	bcf0      	pop	{r4, r5, r6, r7}
 8007b90:	f000 b8ce 	b.w	8007d30 <__math_oflow>
 8007b94:	4604      	mov	r4, r0
 8007b96:	4950      	ldr	r1, [pc, #320]	@ (8007cd8 <exp+0x1a0>)
 8007b98:	ed91 6b02 	vldr	d6, [r1, #8]
 8007b9c:	ed91 5b00 	vldr	d5, [r1]
 8007ba0:	eeb0 7b46 	vmov.f64	d7, d6
 8007ba4:	eea5 7b00 	vfma.f64	d7, d5, d0
 8007ba8:	ee17 5a10 	vmov	r5, s14
 8007bac:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007bb0:	ed91 6b04 	vldr	d6, [r1, #16]
 8007bb4:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
 8007bb8:	eea6 0b07 	vfma.f64	d0, d6, d7
 8007bbc:	ed91 6b06 	vldr	d6, [r1, #24]
 8007bc0:	18d8      	adds	r0, r3, r3
 8007bc2:	f100 030f 	add.w	r3, r0, #15
 8007bc6:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8007bca:	eea6 0b07 	vfma.f64	d0, d6, d7
 8007bce:	ed91 3b0a 	vldr	d3, [r1, #40]	@ 0x28
 8007bd2:	ee20 7b00 	vmul.f64	d7, d0, d0
 8007bd6:	ed90 6b1c 	vldr	d6, [r0, #112]	@ 0x70
 8007bda:	ed91 4b08 	vldr	d4, [r1, #32]
 8007bde:	ee30 6b06 	vadd.f64	d6, d0, d6
 8007be2:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8007be6:	eea3 4b00 	vfma.f64	d4, d3, d0
 8007bea:	ed91 3b0e 	vldr	d3, [r1, #56]	@ 0x38
 8007bee:	eea4 6b07 	vfma.f64	d6, d4, d7
 8007bf2:	ee27 7b07 	vmul.f64	d7, d7, d7
 8007bf6:	ed91 4b0c 	vldr	d4, [r1, #48]	@ 0x30
 8007bfa:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
 8007bfe:	f8d2 c004 	ldr.w	ip, [r2, #4]
 8007c02:	eea3 4b00 	vfma.f64	d4, d3, d0
 8007c06:	2600      	movs	r6, #0
 8007c08:	19f2      	adds	r2, r6, r7
 8007c0a:	eb0c 3345 	add.w	r3, ip, r5, lsl #13
 8007c0e:	eea7 6b04 	vfma.f64	d6, d7, d4
 8007c12:	2c00      	cmp	r4, #0
 8007c14:	d14b      	bne.n	8007cae <exp+0x176>
 8007c16:	42b5      	cmp	r5, r6
 8007c18:	db10      	blt.n	8007c3c <exp+0x104>
 8007c1a:	f103 4140 	add.w	r1, r3, #3221225472	@ 0xc0000000
 8007c1e:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8007cc0 <exp+0x188>
 8007c22:	f501 0170 	add.w	r1, r1, #15728640	@ 0xf00000
 8007c26:	4610      	mov	r0, r2
 8007c28:	ec41 0b10 	vmov	d0, r0, r1
 8007c2c:	eea6 0b00 	vfma.f64	d0, d6, d0
 8007c30:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007c34:	b004      	add	sp, #16
 8007c36:	bcf0      	pop	{r4, r5, r6, r7}
 8007c38:	f000 b88e 	b.w	8007d58 <__math_check_oflow>
 8007c3c:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8007c40:	f501 1100 	add.w	r1, r1, #2097152	@ 0x200000
 8007c44:	4610      	mov	r0, r2
 8007c46:	ec41 0b17 	vmov	d7, r0, r1
 8007c4a:	eeb7 4b00 	vmov.f64	d4, #112	@ 0x3f800000  1.0
 8007c4e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8007c52:	ee37 5b06 	vadd.f64	d5, d7, d6
 8007c56:	eeb4 5bc4 	vcmpe.f64	d5, d4
 8007c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c5e:	ed9f 0b1a 	vldr	d0, [pc, #104]	@ 8007cc8 <exp+0x190>
 8007c62:	d51e      	bpl.n	8007ca2 <exp+0x16a>
 8007c64:	ee35 3b04 	vadd.f64	d3, d5, d4
 8007c68:	ee37 7b45 	vsub.f64	d7, d7, d5
 8007c6c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8007c70:	ee34 6b43 	vsub.f64	d6, d4, d3
 8007c74:	ee36 6b05 	vadd.f64	d6, d6, d5
 8007c78:	ee36 6b07 	vadd.f64	d6, d6, d7
 8007c7c:	ee36 6b03 	vadd.f64	d6, d6, d3
 8007c80:	ee36 5b44 	vsub.f64	d5, d6, d4
 8007c84:	eeb5 5b40 	vcmp.f64	d5, #0.0
 8007c88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c8c:	d101      	bne.n	8007c92 <exp+0x15a>
 8007c8e:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 8007cd0 <exp+0x198>
 8007c92:	ed8d 0b00 	vstr	d0, [sp]
 8007c96:	ed9d 7b00 	vldr	d7, [sp]
 8007c9a:	ee27 7b00 	vmul.f64	d7, d7, d0
 8007c9e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007ca2:	ee25 0b00 	vmul.f64	d0, d5, d0
 8007ca6:	b004      	add	sp, #16
 8007ca8:	bcf0      	pop	{r4, r5, r6, r7}
 8007caa:	f000 b849 	b.w	8007d40 <__math_check_uflow>
 8007cae:	ec43 2b10 	vmov	d0, r2, r3
 8007cb2:	eea6 0b00 	vfma.f64	d0, d6, d0
 8007cb6:	e751      	b.n	8007b5c <exp+0x24>
 8007cb8:	ed9f 0b05 	vldr	d0, [pc, #20]	@ 8007cd0 <exp+0x198>
 8007cbc:	e74e      	b.n	8007b5c <exp+0x24>
 8007cbe:	bf00      	nop
 8007cc0:	00000000 	.word	0x00000000
 8007cc4:	7f000000 	.word	0x7f000000
 8007cc8:	00000000 	.word	0x00000000
 8007ccc:	00100000 	.word	0x00100000
	...
 8007cd8:	08007f30 	.word	0x08007f30

08007cdc <with_errno>:
 8007cdc:	b510      	push	{r4, lr}
 8007cde:	ed2d 8b02 	vpush	{d8}
 8007ce2:	eeb0 8b40 	vmov.f64	d8, d0
 8007ce6:	4604      	mov	r4, r0
 8007ce8:	f7ff faae 	bl	8007248 <__errno>
 8007cec:	eeb0 0b48 	vmov.f64	d0, d8
 8007cf0:	ecbd 8b02 	vpop	{d8}
 8007cf4:	6004      	str	r4, [r0, #0]
 8007cf6:	bd10      	pop	{r4, pc}

08007cf8 <xflow>:
 8007cf8:	b082      	sub	sp, #8
 8007cfa:	b158      	cbz	r0, 8007d14 <xflow+0x1c>
 8007cfc:	eeb1 7b40 	vneg.f64	d7, d0
 8007d00:	ed8d 7b00 	vstr	d7, [sp]
 8007d04:	ed9d 7b00 	vldr	d7, [sp]
 8007d08:	2022      	movs	r0, #34	@ 0x22
 8007d0a:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007d0e:	b002      	add	sp, #8
 8007d10:	f7ff bfe4 	b.w	8007cdc <with_errno>
 8007d14:	eeb0 7b40 	vmov.f64	d7, d0
 8007d18:	e7f2      	b.n	8007d00 <xflow+0x8>
 8007d1a:	0000      	movs	r0, r0
 8007d1c:	0000      	movs	r0, r0
	...

08007d20 <__math_uflow>:
 8007d20:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007d28 <__math_uflow+0x8>
 8007d24:	f7ff bfe8 	b.w	8007cf8 <xflow>
 8007d28:	00000000 	.word	0x00000000
 8007d2c:	10000000 	.word	0x10000000

08007d30 <__math_oflow>:
 8007d30:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007d38 <__math_oflow+0x8>
 8007d34:	f7ff bfe0 	b.w	8007cf8 <xflow>
 8007d38:	00000000 	.word	0x00000000
 8007d3c:	70000000 	.word	0x70000000

08007d40 <__math_check_uflow>:
 8007d40:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8007d44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d48:	d102      	bne.n	8007d50 <__math_check_uflow+0x10>
 8007d4a:	2022      	movs	r0, #34	@ 0x22
 8007d4c:	f7ff bfc6 	b.w	8007cdc <with_errno>
 8007d50:	4770      	bx	lr
 8007d52:	0000      	movs	r0, r0
 8007d54:	0000      	movs	r0, r0
	...

08007d58 <__math_check_oflow>:
 8007d58:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 8007d78 <__math_check_oflow+0x20>
 8007d5c:	eeb0 7bc0 	vabs.f64	d7, d0
 8007d60:	eeb4 7b46 	vcmp.f64	d7, d6
 8007d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d68:	dd02      	ble.n	8007d70 <__math_check_oflow+0x18>
 8007d6a:	2022      	movs	r0, #34	@ 0x22
 8007d6c:	f7ff bfb6 	b.w	8007cdc <with_errno>
 8007d70:	4770      	bx	lr
 8007d72:	bf00      	nop
 8007d74:	f3af 8000 	nop.w
 8007d78:	ffffffff 	.word	0xffffffff
 8007d7c:	7fefffff 	.word	0x7fefffff

08007d80 <floor>:
 8007d80:	ee10 3a90 	vmov	r3, s1
 8007d84:	f3c3 500a 	ubfx	r0, r3, #20, #11
 8007d88:	ee10 2a10 	vmov	r2, s0
 8007d8c:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8007d90:	2913      	cmp	r1, #19
 8007d92:	b530      	push	{r4, r5, lr}
 8007d94:	4615      	mov	r5, r2
 8007d96:	dc33      	bgt.n	8007e00 <floor+0x80>
 8007d98:	2900      	cmp	r1, #0
 8007d9a:	da18      	bge.n	8007dce <floor+0x4e>
 8007d9c:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 8007e60 <floor+0xe0>
 8007da0:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007da4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dac:	dd0a      	ble.n	8007dc4 <floor+0x44>
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	da50      	bge.n	8007e54 <floor+0xd4>
 8007db2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007db6:	4313      	orrs	r3, r2
 8007db8:	2200      	movs	r2, #0
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8007e68 <floor+0xe8>)
 8007dbe:	bf08      	it	eq
 8007dc0:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	4610      	mov	r0, r2
 8007dc8:	ec41 0b10 	vmov	d0, r0, r1
 8007dcc:	e01f      	b.n	8007e0e <floor+0x8e>
 8007dce:	4827      	ldr	r0, [pc, #156]	@ (8007e6c <floor+0xec>)
 8007dd0:	4108      	asrs	r0, r1
 8007dd2:	ea03 0400 	and.w	r4, r3, r0
 8007dd6:	4314      	orrs	r4, r2
 8007dd8:	d019      	beq.n	8007e0e <floor+0x8e>
 8007dda:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007e60 <floor+0xe0>
 8007dde:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007de2:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007de6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dea:	ddeb      	ble.n	8007dc4 <floor+0x44>
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	bfbe      	ittt	lt
 8007df0:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 8007df4:	410a      	asrlt	r2, r1
 8007df6:	189b      	addlt	r3, r3, r2
 8007df8:	ea23 0300 	bic.w	r3, r3, r0
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	e7e1      	b.n	8007dc4 <floor+0x44>
 8007e00:	2933      	cmp	r1, #51	@ 0x33
 8007e02:	dd05      	ble.n	8007e10 <floor+0x90>
 8007e04:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007e08:	d101      	bne.n	8007e0e <floor+0x8e>
 8007e0a:	ee30 0b00 	vadd.f64	d0, d0, d0
 8007e0e:	bd30      	pop	{r4, r5, pc}
 8007e10:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 8007e14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007e18:	40e0      	lsrs	r0, r4
 8007e1a:	4210      	tst	r0, r2
 8007e1c:	d0f7      	beq.n	8007e0e <floor+0x8e>
 8007e1e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8007e60 <floor+0xe0>
 8007e22:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007e26:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e2e:	ddc9      	ble.n	8007dc4 <floor+0x44>
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	da02      	bge.n	8007e3a <floor+0xba>
 8007e34:	2914      	cmp	r1, #20
 8007e36:	d103      	bne.n	8007e40 <floor+0xc0>
 8007e38:	3301      	adds	r3, #1
 8007e3a:	ea22 0200 	bic.w	r2, r2, r0
 8007e3e:	e7c1      	b.n	8007dc4 <floor+0x44>
 8007e40:	2401      	movs	r4, #1
 8007e42:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 8007e46:	fa04 f101 	lsl.w	r1, r4, r1
 8007e4a:	440a      	add	r2, r1
 8007e4c:	42aa      	cmp	r2, r5
 8007e4e:	bf38      	it	cc
 8007e50:	191b      	addcc	r3, r3, r4
 8007e52:	e7f2      	b.n	8007e3a <floor+0xba>
 8007e54:	2200      	movs	r2, #0
 8007e56:	4613      	mov	r3, r2
 8007e58:	e7b4      	b.n	8007dc4 <floor+0x44>
 8007e5a:	bf00      	nop
 8007e5c:	f3af 8000 	nop.w
 8007e60:	8800759c 	.word	0x8800759c
 8007e64:	7e37e43c 	.word	0x7e37e43c
 8007e68:	bff00000 	.word	0xbff00000
 8007e6c:	000fffff 	.word	0x000fffff

08007e70 <_init>:
 8007e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e72:	bf00      	nop
 8007e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e76:	bc08      	pop	{r3}
 8007e78:	469e      	mov	lr, r3
 8007e7a:	4770      	bx	lr

08007e7c <_fini>:
 8007e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e7e:	bf00      	nop
 8007e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e82:	bc08      	pop	{r3}
 8007e84:	469e      	mov	lr, r3
 8007e86:	4770      	bx	lr
