/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [3:0] _02_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [20:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [20:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [33:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = in_data[167] ? celloutsig_1_0z : celloutsig_1_5z[27];
  assign celloutsig_0_18z = celloutsig_0_3z[3] ? celloutsig_0_15z : celloutsig_0_3z[2];
  assign celloutsig_0_19z = celloutsig_0_9z[16] ? celloutsig_0_15z : celloutsig_0_4z[0];
  assign celloutsig_0_2z = ~((in_data[3] | celloutsig_0_0z) & (in_data[91] | in_data[34]));
  assign celloutsig_0_22z = ~((celloutsig_0_17z | celloutsig_0_21z[0]) & (celloutsig_0_20z[14] | celloutsig_0_7z));
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { in_data[90:88], celloutsig_0_29z, celloutsig_0_14z };
  reg [3:0] _09_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _09_ <= 4'h0;
    else _09_ <= { celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_2z };
  assign { _02_[3], _00_, _02_[1:0] } = _09_;
  assign celloutsig_0_41z = celloutsig_0_4z[3] ? { celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_35z, _01_ } : { celloutsig_0_5z[11:2], celloutsig_0_5z[2] };
  assign celloutsig_0_4z = celloutsig_0_2z ? { celloutsig_0_1z, 1'h1, celloutsig_0_1z, 1'h1 } : { celloutsig_0_3z[4:2], celloutsig_0_3z[2] };
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[103:101] : 3'h0;
  assign celloutsig_1_7z = celloutsig_1_0z ? { 1'h1, celloutsig_1_2z, celloutsig_1_3z } : { celloutsig_1_6z, 1'h0, celloutsig_1_2z };
  assign { celloutsig_0_9z[17:5], celloutsig_0_9z[3:0] } = celloutsig_0_4z[2] ? { celloutsig_0_5z[8:6], celloutsig_0_5z[11:2], celloutsig_0_5z[0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z } : { in_data[45:34], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_6z ? { in_data[88:80], celloutsig_0_8z, celloutsig_0_1z } : { celloutsig_0_5z[8:2], celloutsig_0_5z[2], celloutsig_0_5z[0], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[78:72], celloutsig_0_0z, celloutsig_0_0z } != in_data[43:35];
  assign celloutsig_0_15z = { celloutsig_0_13z[18:0], celloutsig_0_4z } != { celloutsig_0_9z[14:5], celloutsig_0_9z[5], celloutsig_0_9z[3:0], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_4z = { in_data[127:125], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z } | { in_data[113:110], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_17z = { in_data[122:118], celloutsig_1_10z } | in_data[153:148];
  assign celloutsig_0_13z = { celloutsig_0_5z[7], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z[17:5], celloutsig_0_9z[5], celloutsig_0_9z[3:0] } | { in_data[76:67], celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[41] & in_data[8];
  assign celloutsig_0_42z = celloutsig_0_18z & celloutsig_0_28z[0];
  assign celloutsig_1_12z = celloutsig_1_0z & celloutsig_1_3z;
  assign celloutsig_1_11z = celloutsig_1_6z & celloutsig_1_12z;
  assign celloutsig_1_16z = celloutsig_1_4z[3] & celloutsig_1_6z;
  assign celloutsig_1_18z = celloutsig_1_16z & celloutsig_1_2z[2];
  assign celloutsig_0_8z = celloutsig_0_2z & in_data[88];
  assign celloutsig_0_11z = celloutsig_0_1z & celloutsig_0_5z[2];
  assign celloutsig_0_14z = celloutsig_0_9z[12] & celloutsig_0_5z[2];
  assign celloutsig_0_17z = celloutsig_0_10z[3] & celloutsig_0_13z[17];
  assign celloutsig_0_29z = | { _00_, _02_[3], _02_[1:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z[4:2], celloutsig_0_3z[0], celloutsig_0_0z };
  assign celloutsig_0_35z = | { celloutsig_0_5z[10:3], celloutsig_0_0z };
  assign celloutsig_1_3z = | { celloutsig_1_0z, in_data[148:142] };
  assign celloutsig_1_9z = ~^ celloutsig_1_7z[3:0];
  assign celloutsig_0_6z = ~^ { in_data[41:15], celloutsig_0_0z };
  assign celloutsig_0_7z = ~^ { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z[4:2], celloutsig_0_3z[2], celloutsig_0_3z[0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_28z = celloutsig_0_13z[19:16] >> { _02_[3], _00_, _02_[1:0] };
  assign celloutsig_1_5z = { in_data[117:97], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } ~^ { in_data[144:119], celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_5z[15:3], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_17z } ~^ { celloutsig_1_5z[25:7], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_15z };
  assign celloutsig_0_21z = { celloutsig_0_4z[0], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_17z } ~^ celloutsig_0_9z[14:10];
  assign celloutsig_1_0z = ~((in_data[126] & in_data[186]) | in_data[157]);
  assign celloutsig_1_10z = ~((celloutsig_1_6z & celloutsig_1_2z[2]) | celloutsig_1_0z);
  assign celloutsig_1_15z = ~((celloutsig_1_11z & celloutsig_1_12z) | celloutsig_1_11z);
  assign { celloutsig_0_3z[2], celloutsig_0_3z[0], celloutsig_0_3z[4:3] } = { celloutsig_0_2z, celloutsig_0_1z, in_data[25:24] } | { celloutsig_0_2z, celloutsig_0_1z, in_data[44:43] };
  assign { celloutsig_0_5z[2], celloutsig_0_5z[0], celloutsig_0_5z[4:3], celloutsig_0_5z[11:5] } = { celloutsig_0_3z[2], celloutsig_0_3z[0], celloutsig_0_3z[4:3], in_data[17:11] } | { celloutsig_0_3z[2], celloutsig_0_3z[0], celloutsig_0_3z[4:3], celloutsig_0_3z[3:2], celloutsig_0_3z[2], celloutsig_0_3z[0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_20z[17:5], celloutsig_0_20z[3:0], celloutsig_0_20z[20:18] } = { celloutsig_0_9z[17:5], celloutsig_0_9z[3:0], celloutsig_0_5z[8:6] } | { celloutsig_0_9z[8:5], celloutsig_0_9z[5], celloutsig_0_9z[3:0], celloutsig_0_14z, celloutsig_0_3z[4:2], celloutsig_0_3z[0], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_9z[11:9] };
  assign _02_[2] = _00_;
  assign celloutsig_0_20z[4] = celloutsig_0_20z[5];
  assign celloutsig_0_3z[1] = celloutsig_0_3z[2];
  assign celloutsig_0_5z[1] = celloutsig_0_5z[2];
  assign celloutsig_0_9z[4] = celloutsig_0_9z[5];
  assign { out_data[128], out_data[117:96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
