package:
  name: apu_core_p
  description: "apu_core_p clocks, related IOs, clock groups and design intend information"
  authors:
    - "Vincent Morillon <vincent.morillon@axelera.ai>"

clocks:
  - clock_type: master
    name: fast_clk
    freq_mhz: 1000
    dc: 50
    source:
      name: i_clk
      type: port
    mode: func
    sync_in:
      - name: '{i_dcu_* i_icu_* i_mpipe_axi_* i_coherent_state}'
        type: port
    sync_out:
      - name: '{o_dcu_* o_icu_* o_mpipe_axi_* o_coherent_enable o_wfi_mode}'
        type: port

resets:
  - name: "i_rst_n"
    type: port

case_analysis:
  - mode: func
    object:
      name: scan_en
      type: port
    value: 0
  - mode: func
    object:
      name: test_mode
      type: port
    value: 0

false_path:
  - mode: func
    from_object:
      name: '{i_rst_n}'
      type: port
    type: both
  - mode: func
    from_object:
      name: '{i_core_ctrl}'
      type: port
    type: both
  - mode: func
    to_object:
      name: '{o_core_ctrl}'
      type: port
    type: both
  - mode: func
    from_object:
      name: '{i_*cache_disable_init}'
      type: port
    type: both
  - mode: func
    from_object:
      name: '{i_debugint i_hart_id i_reset_vector i_resethaltreq}'
      type: port
    type: both
  - mode: func
    to_object:
      name: '{o_hart_unavail o_hart_under_reset}'
      type: port
    type: both
  - mode: func
    from_object:
      name: '{i_meip i_msip i_mtip i_nmi i_seip}'
      type: port
    type: both
  - mode: func
    to_object:
      name: '{o_stoptime}'
      type: port
    type: both

io_delay:
  # 50%/50%
  - type: max
    clock: fast_clk
    object:
      name: '{i_icu_*}'
      type: port
    delay_ns: 0.5
  - type: max
    clock: fast_clk
    object:
      name: '{o_icu_*}'
      type: port
    delay_ns: 0.5
  # 25%/75%
  - type: max
    clock: fast_clk
    object:
      name: '{i_dcu_*}'
      type: port
    delay_ns: 0.25
  - type: max
    clock: fast_clk
    object:
      name: '{o_dcu_*}'
      type: port
    delay_ns: 0.25

