## NOTE: Do not edit this file.
## Auto generated by Project Navigator for VHDL Post-PAR Simulation
##
vlib work
## Compile Post-PAR Model for Module sixteenbit_adder
vcom -87 -explicit  sixteenbit_adder_timesim.vhd
vcom -93 -explicit  sixteenbit_delay.timesim_vhw
vsim -t 1ps -sdfmax /UUT=sixteenbit_adder_timesim.sdf  -lib work sixteenbit_delay
do {sixteenbit_delay.udo}
view wave
add wave *
view structure
view signals
run -all
## End
