

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'
================================================================
* Date:           Thu Jul  4 07:54:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.626 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.62>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read3163 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3 'read' 'p_read3163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read3062 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read3062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_175 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_176 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read28" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_177 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_178 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_179 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_180 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_181 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_182 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read2153 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read2153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read2052 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_183 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_184 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_185 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_186 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_187 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_188 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_189 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_190 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read1143 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read1042 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read941 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read840 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read739 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read638 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 28 'read' 'p_read638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read537 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 29 'read' 'p_read537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read436 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 30 'read' 'p_read436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read335 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 31 'read' 'p_read335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read234 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 32 'read' 'p_read234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read133 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 33 'read' 'p_read133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read32 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 34 'read' 'p_read32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln70_596 = sext i16 %p_read32" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 35 'sext' 'sext_ln70_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read32, i7 0"   --->   Operation 36 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i23 %shl_ln1273_s"   --->   Operation 37 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.82ns)   --->   "%r_V = sub i24 %sext_ln70_596, i24 %sext_ln1273"   --->   Operation 38 'sub' 'r_V' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V, i32 10, i32 23"   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i14 %trunc_ln"   --->   Operation 40 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.94ns)   --->   "%r_V_1664 = mul i24 %sext_ln70_596, i24 82"   --->   Operation 41 'mul' 'r_V_1664' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1664, i32 10, i32 23"   --->   Operation 42 'partselect' 'trunc_ln818_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln818_345 = sext i14 %trunc_ln818_5"   --->   Operation 43 'sext' 'sext_ln818_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln818_8 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read32, i32 10, i32 15"   --->   Operation 44 'partselect' 'trunc_ln818_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln818_1936_cast = sext i6 %trunc_ln818_8"   --->   Operation 45 'sext' 'trunc_ln818_1936_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln70_597 = sext i16 %p_read133" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 46 'sext' 'sext_ln70_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.94ns)   --->   "%r_V_1666 = mul i25 %sext_ln70_597, i25 131"   --->   Operation 47 'mul' 'r_V_1666' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln818_9 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1666, i32 10, i32 24"   --->   Operation 48 'partselect' 'trunc_ln818_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln818_346 = sext i15 %trunc_ln818_9"   --->   Operation 49 'sext' 'sext_ln818_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read133, i7 0"   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1273_636 = sext i23 %shl_ln"   --->   Operation 51 'sext' 'sext_ln1273_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1273_435 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read133, i3 0"   --->   Operation 52 'bitconcatenate' 'shl_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1273_637 = sext i19 %shl_ln1273_435"   --->   Operation 53 'sext' 'sext_ln1273_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.82ns)   --->   "%r_V_1667 = add i24 %sext_ln1273_636, i24 %sext_ln1273_637"   --->   Operation 54 'add' 'r_V_1667' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1667, i32 10, i32 23"   --->   Operation 55 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1273_638 = sext i14 %trunc_ln818_s"   --->   Operation 56 'sext' 'sext_ln1273_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1273_639 = sext i16 %p_read133"   --->   Operation 57 'sext' 'sext_ln1273_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.94ns)   --->   "%mul_ln1270_120 = mul i26 %sext_ln1273_639, i26 67107871"   --->   Operation 58 'mul' 'mul_ln1270_120' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_120, i32 10, i32 25"   --->   Operation 59 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.94ns)   --->   "%mul_ln1270_121 = mul i26 %sext_ln1273_639, i26 67108246"   --->   Operation 60 'mul' 'mul_ln1270_121' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_121, i32 10, i32 25"   --->   Operation 61 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln70_598 = sext i16 %p_read234" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 62 'sext' 'sext_ln70_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln70_599 = sext i16 %p_read234" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 63 'sext' 'sext_ln70_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln70_600 = sext i16 %p_read234" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 64 'sext' 'sext_ln70_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.94ns)   --->   "%mul_ln1270_122 = mul i26 %sext_ln70_599, i26 1638"   --->   Operation 65 'mul' 'mul_ln1270_122' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_122, i32 10, i32 25"   --->   Operation 66 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.94ns)   --->   "%mul_ln1270_123 = mul i26 %sext_ln70_599, i26 67107907"   --->   Operation 67 'mul' 'mul_ln1270_123' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_123, i32 10, i32 25"   --->   Operation 68 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.94ns)   --->   "%r_V_1668 = mul i25 %sext_ln70_600, i25 168"   --->   Operation 69 'mul' 'r_V_1668' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln818_10 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1668, i32 10, i32 24"   --->   Operation 70 'partselect' 'trunc_ln818_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln818_347 = sext i15 %trunc_ln818_10"   --->   Operation 71 'sext' 'sext_ln818_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.94ns)   --->   "%r_V_1669 = mul i26 %sext_ln70_599, i26 67108449"   --->   Operation 72 'mul' 'r_V_1669' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln818_11 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1669, i32 10, i32 25"   --->   Operation 73 'partselect' 'trunc_ln818_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1273_459 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read234, i6 0"   --->   Operation 74 'bitconcatenate' 'shl_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1273_640 = sext i22 %shl_ln1273_459"   --->   Operation 75 'sext' 'sext_ln1273_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.82ns)   --->   "%r_V_1670 = sub i23 %sext_ln70_598, i23 %sext_ln1273_640"   --->   Operation 76 'sub' 'r_V_1670' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln818_12 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1670, i32 10, i32 22"   --->   Operation 77 'partselect' 'trunc_ln818_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln70_601 = sext i13 %trunc_ln818_12" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 78 'sext' 'sext_ln70_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln70_602 = sext i16 %p_read335" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 79 'sext' 'sext_ln70_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln818_13 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read335, i32 10, i32 15"   --->   Operation 80 'partselect' 'trunc_ln818_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1273_641 = sext i6 %trunc_ln818_13"   --->   Operation 81 'sext' 'sext_ln1273_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.78ns)   --->   "%r_V_1671 = sub i17 0, i17 %sext_ln70_602"   --->   Operation 82 'sub' 'r_V_1671' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln818_14 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1671, i32 10, i32 16"   --->   Operation 83 'partselect' 'trunc_ln818_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln70_603 = sext i7 %trunc_ln818_14" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 84 'sext' 'sext_ln70_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln70_604 = sext i7 %trunc_ln818_14" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 85 'sext' 'sext_ln70_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln70_605 = sext i16 %p_read436" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 86 'sext' 'sext_ln70_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.78ns)   --->   "%r_V_1672 = sub i17 0, i17 %sext_ln70_605"   --->   Operation 87 'sub' 'r_V_1672' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln818_15 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1672, i32 10, i32 16"   --->   Operation 88 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i7 %trunc_ln818_15"   --->   Operation 89 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1270_21 = sext i16 %p_read537"   --->   Operation 90 'sext' 'sext_ln1270_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln818_16 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read537, i32 9, i32 15"   --->   Operation 91 'partselect' 'trunc_ln818_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1273_642 = sext i7 %trunc_ln818_16"   --->   Operation 92 'sext' 'sext_ln1273_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln1273_436 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read537, i2 0"   --->   Operation 93 'bitconcatenate' 'shl_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1273_643 = sext i18 %shl_ln1273_436"   --->   Operation 94 'sext' 'sext_ln1273_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.79ns)   --->   "%r_V_1673 = sub i19 0, i19 %sext_ln1273_643"   --->   Operation 95 'sub' 'r_V_1673' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln818_17 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1673, i32 10, i32 18"   --->   Operation 96 'partselect' 'trunc_ln818_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1270_22 = sext i9 %trunc_ln818_17"   --->   Operation 97 'sext' 'sext_ln1270_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.94ns)   --->   "%mul_ln1270_124 = mul i26 %sext_ln1270_21, i26 67108259"   --->   Operation 98 'mul' 'mul_ln1270_124' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln818_18 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_124, i32 10, i32 25"   --->   Operation 99 'partselect' 'trunc_ln818_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.94ns)   --->   "%mul_ln1270_125 = mul i26 %sext_ln1270_21, i26 67107111"   --->   Operation 100 'mul' 'mul_ln1270_125' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln818_19 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_125, i32 10, i32 25"   --->   Operation 101 'partselect' 'trunc_ln818_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.94ns)   --->   "%mul_ln1270_126 = mul i26 %sext_ln1270_21, i26 1428"   --->   Operation 102 'mul' 'mul_ln1270_126' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln818_20 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_126, i32 10, i32 25"   --->   Operation 103 'partselect' 'trunc_ln818_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln70_606 = sext i16 %p_read638" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 104 'sext' 'sext_ln70_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.78ns)   --->   "%r_V_1674 = sub i17 0, i17 %sext_ln70_606"   --->   Operation 105 'sub' 'r_V_1674' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln818_21 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1674, i32 10, i32 16"   --->   Operation 106 'partselect' 'trunc_ln818_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln70_607 = sext i7 %trunc_ln818_21" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 107 'sext' 'sext_ln70_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln70_608 = sext i7 %trunc_ln818_21" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 108 'sext' 'sext_ln70_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln70_609 = sext i16 %p_read739" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 109 'sext' 'sext_ln70_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.94ns)   --->   "%mul_ln1270_127 = mul i26 %sext_ln70_609, i26 67107720"   --->   Operation 110 'mul' 'mul_ln1270_127' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln818_22 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_127, i32 10, i32 25"   --->   Operation 111 'partselect' 'trunc_ln818_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.94ns)   --->   "%mul_ln1270_128 = mul i26 %sext_ln70_609, i26 67108286"   --->   Operation 112 'mul' 'mul_ln1270_128' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln818_23 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_128, i32 10, i32 25"   --->   Operation 113 'partselect' 'trunc_ln818_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.94ns)   --->   "%r_V_1675 = mul i26 %sext_ln70_609, i26 459"   --->   Operation 114 'mul' 'r_V_1675' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln818_24 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1675, i32 10, i32 25"   --->   Operation 115 'partselect' 'trunc_ln818_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.94ns)   --->   "%mul_ln1270_129 = mul i26 %sext_ln70_609, i26 727"   --->   Operation 116 'mul' 'mul_ln1270_129' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln818_25 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_129, i32 10, i32 25"   --->   Operation 117 'partselect' 'trunc_ln818_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln70_610 = sext i16 %p_read840" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 118 'sext' 'sext_ln70_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln70_611 = sext i16 %p_read840" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 119 'sext' 'sext_ln70_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1270_23 = sext i16 %p_read840"   --->   Operation 120 'sext' 'sext_ln1270_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.94ns)   --->   "%r_V_1676 = mul i26 %sext_ln1270_23, i26 67108386"   --->   Operation 121 'mul' 'r_V_1676' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln818_26 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1676, i32 10, i32 25"   --->   Operation 122 'partselect' 'trunc_ln818_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.94ns)   --->   "%mul_ln1270_130 = mul i26 %sext_ln1270_23, i26 1336"   --->   Operation 123 'mul' 'mul_ln1270_130' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln818_27 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_130, i32 10, i32 25"   --->   Operation 124 'partselect' 'trunc_ln818_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln818_28 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read840, i32 10, i32 15"   --->   Operation 125 'partselect' 'trunc_ln818_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1273_644 = sext i6 %trunc_ln818_28"   --->   Operation 126 'sext' 'sext_ln1273_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.94ns)   --->   "%r_V_1677 = mul i25 %sext_ln70_611, i25 33554209"   --->   Operation 127 'mul' 'r_V_1677' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln818_29 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1677, i32 10, i32 24"   --->   Operation 128 'partselect' 'trunc_ln818_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln818_348 = sext i15 %trunc_ln818_29"   --->   Operation 129 'sext' 'sext_ln818_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.94ns)   --->   "%r_V_1678 = mul i24 %sext_ln70_610, i24 16777132"   --->   Operation 130 'mul' 'r_V_1678' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln818_30 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1678, i32 10, i32 23"   --->   Operation 131 'partselect' 'trunc_ln818_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln818_349 = sext i14 %trunc_ln818_30"   --->   Operation 132 'sext' 'sext_ln818_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln70_612 = sext i16 %p_read941" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 133 'sext' 'sext_ln70_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln70_613 = sext i16 %p_read941" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 134 'sext' 'sext_ln70_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln818_31 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read941, i32 10, i32 15"   --->   Operation 135 'partselect' 'trunc_ln818_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1273_645 = sext i6 %trunc_ln818_31"   --->   Operation 136 'sext' 'sext_ln1273_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln1273_437 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read941, i1 0"   --->   Operation 137 'bitconcatenate' 'shl_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1273_646 = sext i17 %shl_ln1273_437"   --->   Operation 138 'sext' 'sext_ln1273_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.79ns)   --->   "%r_V_1679 = sub i18 0, i18 %sext_ln1273_646"   --->   Operation 139 'sub' 'r_V_1679' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln818_32 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1679, i32 10, i32 17"   --->   Operation 140 'partselect' 'trunc_ln818_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1273_647 = sext i8 %trunc_ln818_32"   --->   Operation 141 'sext' 'sext_ln1273_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln1273_460 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read941, i2 0"   --->   Operation 142 'bitconcatenate' 'shl_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1273_648 = sext i18 %shl_ln1273_460"   --->   Operation 143 'sext' 'sext_ln1273_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.79ns)   --->   "%r_V_1680 = sub i19 %sext_ln70_613, i19 %sext_ln1273_648"   --->   Operation 144 'sub' 'r_V_1680' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln818_33 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1680, i32 10, i32 18"   --->   Operation 145 'partselect' 'trunc_ln818_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1270_24 = sext i9 %trunc_ln818_33"   --->   Operation 146 'sext' 'sext_ln1270_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.94ns)   --->   "%mul_ln1270_131 = mul i26 %sext_ln70_612, i26 67106538"   --->   Operation 147 'mul' 'mul_ln1270_131' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln818_34 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_131, i32 10, i32 25"   --->   Operation 148 'partselect' 'trunc_ln818_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1273_438 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %p_read941, i10 0"   --->   Operation 149 'bitconcatenate' 'shl_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.84ns)   --->   "%r_V_1681 = sub i26 %shl_ln1273_438, i26 %sext_ln70_612"   --->   Operation 150 'sub' 'r_V_1681' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln818_35 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1681, i32 10, i32 25"   --->   Operation 151 'partselect' 'trunc_ln818_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln70_614 = sext i16 %p_read1042" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 152 'sext' 'sext_ln70_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln70_615 = sext i16 %p_read1042" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 153 'sext' 'sext_ln70_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.94ns)   --->   "%r_V_1682 = mul i26 %sext_ln70_615, i26 67108500"   --->   Operation 154 'mul' 'r_V_1682' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln818_36 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1682, i32 10, i32 25"   --->   Operation 155 'partselect' 'trunc_ln818_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.78ns)   --->   "%r_V_1683 = sub i17 0, i17 %sext_ln70_614"   --->   Operation 156 'sub' 'r_V_1683' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln818_37 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1683, i32 10, i32 16"   --->   Operation 157 'partselect' 'trunc_ln818_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1270_25 = sext i7 %trunc_ln818_37"   --->   Operation 158 'sext' 'sext_ln1270_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.94ns)   --->   "%mul_ln1270_132 = mul i26 %sext_ln70_615, i26 67107877"   --->   Operation 159 'mul' 'mul_ln1270_132' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln818_38 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_132, i32 10, i32 25"   --->   Operation 160 'partselect' 'trunc_ln818_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (1.94ns)   --->   "%mul_ln1270_133 = mul i26 %sext_ln70_615, i26 634"   --->   Operation 161 'mul' 'mul_ln1270_133' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln818_39 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_133, i32 10, i32 25"   --->   Operation 162 'partselect' 'trunc_ln818_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (1.94ns)   --->   "%r_V_1684 = mul i26 %sext_ln70_615, i26 424"   --->   Operation 163 'mul' 'r_V_1684' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln818_40 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1684, i32 10, i32 25"   --->   Operation 164 'partselect' 'trunc_ln818_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln70_616 = sext i16 %p_read1143" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 165 'sext' 'sext_ln70_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.94ns)   --->   "%r_V_1685 = mul i26 %sext_ln70_616, i26 357"   --->   Operation 166 'mul' 'r_V_1685' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln818_41 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1685, i32 10, i32 25"   --->   Operation 167 'partselect' 'trunc_ln818_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.94ns)   --->   "%r_V_1686 = mul i26 %sext_ln70_616, i26 437"   --->   Operation 168 'mul' 'r_V_1686' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln818_42 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1686, i32 10, i32 25"   --->   Operation 169 'partselect' 'trunc_ln818_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (1.94ns)   --->   "%r_V_1687 = mul i26 %sext_ln70_616, i26 283"   --->   Operation 170 'mul' 'r_V_1687' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln818_43 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1687, i32 10, i32 25"   --->   Operation 171 'partselect' 'trunc_ln818_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.94ns)   --->   "%mul_ln1270_134 = mul i26 %sext_ln70_616, i26 67108174"   --->   Operation 172 'mul' 'mul_ln1270_134' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln818_44 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_134, i32 10, i32 25"   --->   Operation 173 'partselect' 'trunc_ln818_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (1.94ns)   --->   "%mul_ln1270_135 = mul i26 %sext_ln70_616, i26 67108039"   --->   Operation 174 'mul' 'mul_ln1270_135' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln818_45 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_135, i32 10, i32 25"   --->   Operation 175 'partselect' 'trunc_ln818_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1270_26 = sext i16 %p_read_190"   --->   Operation 176 'sext' 'sext_ln1270_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln818_46 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_190, i32 9, i32 15"   --->   Operation 177 'partselect' 'trunc_ln818_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1273_649 = sext i7 %trunc_ln818_46"   --->   Operation 178 'sext' 'sext_ln1273_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln1273_439 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_190, i1 0"   --->   Operation 179 'bitconcatenate' 'shl_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1273_650 = sext i17 %shl_ln1273_439"   --->   Operation 180 'sext' 'sext_ln1273_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.79ns)   --->   "%r_V_1688 = sub i18 0, i18 %sext_ln1273_650"   --->   Operation 181 'sub' 'r_V_1688' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln818_47 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1688, i32 10, i32 17"   --->   Operation 182 'partselect' 'trunc_ln818_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1270_27 = sext i8 %trunc_ln818_47"   --->   Operation 183 'sext' 'sext_ln1270_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (1.94ns)   --->   "%mul_ln1270_136 = mul i26 %sext_ln1270_26, i26 67107113"   --->   Operation 184 'mul' 'mul_ln1270_136' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln818_48 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_136, i32 10, i32 25"   --->   Operation 185 'partselect' 'trunc_ln818_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (1.94ns)   --->   "%mul_ln1270_137 = mul i26 %sext_ln1270_26, i26 907"   --->   Operation 186 'mul' 'mul_ln1270_137' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln818_49 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_137, i32 10, i32 25"   --->   Operation 187 'partselect' 'trunc_ln818_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1270_28 = sext i16 %p_read_189"   --->   Operation 188 'sext' 'sext_ln1270_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (1.94ns)   --->   "%r_V_1689 = mul i26 %sext_ln1270_28, i26 283"   --->   Operation 189 'mul' 'r_V_1689' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln818_50 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1689, i32 10, i32 25"   --->   Operation 190 'partselect' 'trunc_ln818_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.94ns)   --->   "%r_V_1690 = mul i26 %sext_ln1270_28, i26 484"   --->   Operation 191 'mul' 'r_V_1690' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln818_51 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1690, i32 10, i32 25"   --->   Operation 192 'partselect' 'trunc_ln818_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln1273_440 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %p_read_189, i10 0"   --->   Operation 193 'bitconcatenate' 'shl_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.84ns)   --->   "%r_V_1691 = sub i26 0, i26 %shl_ln1273_440"   --->   Operation 194 'sub' 'r_V_1691' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln818_52 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1691, i32 10, i32 25"   --->   Operation 195 'partselect' 'trunc_ln818_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (1.94ns)   --->   "%mul_ln1270_138 = mul i26 %sext_ln1270_28, i26 67108180"   --->   Operation 196 'mul' 'mul_ln1270_138' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln818_53 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_138, i32 10, i32 25"   --->   Operation 197 'partselect' 'trunc_ln818_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln70_617 = sext i16 %p_read_188" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 198 'sext' 'sext_ln70_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.78ns)   --->   "%r_V_1692 = sub i17 0, i17 %sext_ln70_617"   --->   Operation 199 'sub' 'r_V_1692' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln818_54 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1692, i32 10, i32 16"   --->   Operation 200 'partselect' 'trunc_ln818_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln70_618 = sext i7 %trunc_ln818_54" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 201 'sext' 'sext_ln70_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln70_619 = sext i16 %p_read_187" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 202 'sext' 'sext_ln70_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.78ns)   --->   "%r_V_1693 = sub i17 0, i17 %sext_ln70_619"   --->   Operation 203 'sub' 'r_V_1693' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln818_55 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1693, i32 10, i32 16"   --->   Operation 204 'partselect' 'trunc_ln818_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln70_620 = sext i7 %trunc_ln818_55" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 205 'sext' 'sext_ln70_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln70_621 = sext i16 %p_read_186" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 206 'sext' 'sext_ln70_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.78ns)   --->   "%r_V_1694 = sub i17 0, i17 %sext_ln70_621"   --->   Operation 207 'sub' 'r_V_1694' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln818_56 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1694, i32 10, i32 16"   --->   Operation 208 'partselect' 'trunc_ln818_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1273_651 = sext i7 %trunc_ln818_56"   --->   Operation 209 'sext' 'sext_ln1273_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1273_675 = sext i7 %trunc_ln818_56"   --->   Operation 210 'sext' 'sext_ln1273_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln1273_441 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_186, i1 0"   --->   Operation 211 'bitconcatenate' 'shl_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1273_652 = sext i17 %shl_ln1273_441"   --->   Operation 212 'sext' 'sext_ln1273_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.79ns)   --->   "%r_V_1695 = sub i18 0, i18 %sext_ln1273_652"   --->   Operation 213 'sub' 'r_V_1695' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln818_57 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1695, i32 10, i32 17"   --->   Operation 214 'partselect' 'trunc_ln818_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1273_676 = sext i8 %trunc_ln818_57"   --->   Operation 215 'sext' 'sext_ln1273_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln1273_442 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %p_read_186, i9 0"   --->   Operation 216 'bitconcatenate' 'shl_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1273_653 = sext i25 %shl_ln1273_442"   --->   Operation 217 'sext' 'sext_ln1273_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln1273_443 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_186, i6 0"   --->   Operation 218 'bitconcatenate' 'shl_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1273_654 = sext i22 %shl_ln1273_443"   --->   Operation 219 'sext' 'sext_ln1273_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.83ns)   --->   "%r_V_1696 = sub i26 %sext_ln1273_654, i26 %sext_ln1273_653"   --->   Operation 220 'sub' 'r_V_1696' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln818_58 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1696, i32 10, i32 25"   --->   Operation 221 'partselect' 'trunc_ln818_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln70_622 = sext i16 %p_read_185" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 222 'sext' 'sext_ln70_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.78ns)   --->   "%r_V_1697 = sub i17 0, i17 %sext_ln70_622"   --->   Operation 223 'sub' 'r_V_1697' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln818_59 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1697, i32 10, i32 16"   --->   Operation 224 'partselect' 'trunc_ln818_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln70_623 = sext i7 %trunc_ln818_59" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 225 'sext' 'sext_ln70_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln70_624 = sext i16 %p_read_184" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 226 'sext' 'sext_ln70_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.78ns)   --->   "%r_V_1698 = sub i17 0, i17 %sext_ln70_624"   --->   Operation 227 'sub' 'r_V_1698' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln818_60 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1698, i32 10, i32 16"   --->   Operation 228 'partselect' 'trunc_ln818_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln70_625 = sext i7 %trunc_ln818_60" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 229 'sext' 'sext_ln70_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln70_626 = sext i16 %p_read_183" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 230 'sext' 'sext_ln70_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1270_29 = sext i16 %p_read_183"   --->   Operation 231 'sext' 'sext_ln1270_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln70_627 = sext i16 %p_read_183" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 232 'sext' 'sext_ln70_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (1.94ns)   --->   "%mul_ln1270_139 = mul i26 %sext_ln1270_29, i26 67108327"   --->   Operation 233 'mul' 'mul_ln1270_139' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln818_61 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_139, i32 10, i32 25"   --->   Operation 234 'partselect' 'trunc_ln818_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln818_62 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_183, i32 9, i32 15"   --->   Operation 235 'partselect' 'trunc_ln818_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1273_677 = sext i7 %trunc_ln818_62"   --->   Operation 236 'sext' 'sext_ln1273_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (1.94ns)   --->   "%r_V_1699 = mul i25 %sext_ln70_627, i25 33554248"   --->   Operation 237 'mul' 'r_V_1699' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln818_63 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1699, i32 10, i32 24"   --->   Operation 238 'partselect' 'trunc_ln818_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln818_350 = sext i15 %trunc_ln818_63"   --->   Operation 239 'sext' 'sext_ln818_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (1.94ns)   --->   "%mul_ln1270_140 = mul i26 %sext_ln1270_29, i26 1094"   --->   Operation 240 'mul' 'mul_ln1270_140' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln818_64 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_140, i32 10, i32 25"   --->   Operation 241 'partselect' 'trunc_ln818_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1273_444 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_183, i2 0"   --->   Operation 242 'bitconcatenate' 'shl_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1273_655 = sext i18 %shl_ln1273_444"   --->   Operation 243 'sext' 'sext_ln1273_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i19 0, i19 %sext_ln1273_655"   --->   Operation 244 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 245 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1700 = sub i19 %sub_ln1273, i19 %sext_ln70_626"   --->   Operation 245 'sub' 'r_V_1700' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln818_65 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1700, i32 10, i32 18"   --->   Operation 246 'partselect' 'trunc_ln818_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln70_628 = sext i9 %trunc_ln818_65" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 247 'sext' 'sext_ln70_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln70_629 = sext i16 %p_read2052" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 248 'sext' 'sext_ln70_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln70_630 = sext i16 %p_read2052" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 249 'sext' 'sext_ln70_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln70_631 = sext i16 %p_read2052" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 250 'sext' 'sext_ln70_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1273_656 = sext i16 %p_read2052"   --->   Operation 251 'sext' 'sext_ln1273_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (1.94ns)   --->   "%mul_ln1270_141 = mul i26 %sext_ln1273_656, i26 67108155"   --->   Operation 252 'mul' 'mul_ln1270_141' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln818_66 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_141, i32 10, i32 25"   --->   Operation 253 'partselect' 'trunc_ln818_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.78ns)   --->   "%r_V_1701 = sub i17 0, i17 %sext_ln70_631"   --->   Operation 254 'sub' 'r_V_1701' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln818_67 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1701, i32 10, i32 16"   --->   Operation 255 'partselect' 'trunc_ln818_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1270_30 = sext i7 %trunc_ln818_67"   --->   Operation 256 'sext' 'sext_ln1270_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (1.94ns)   --->   "%mul_ln1270_142 = mul i26 %sext_ln1273_656, i26 860"   --->   Operation 257 'mul' 'mul_ln1270_142' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln818_68 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_142, i32 10, i32 25"   --->   Operation 258 'partselect' 'trunc_ln818_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln1273_445 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read2052, i2 0"   --->   Operation 259 'bitconcatenate' 'shl_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1273_657 = sext i18 %shl_ln1273_445"   --->   Operation 260 'sext' 'sext_ln1273_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.79ns)   --->   "%r_V_1702 = sub i19 %sext_ln1273_657, i19 %sext_ln70_630"   --->   Operation 261 'sub' 'r_V_1702' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln818_69 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1702, i32 10, i32 18"   --->   Operation 262 'partselect' 'trunc_ln818_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1273_678 = sext i9 %trunc_ln818_69"   --->   Operation 263 'sext' 'sext_ln1273_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (1.94ns)   --->   "%r_V_1703 = mul i23 %sext_ln70_629, i23 8388564"   --->   Operation 264 'mul' 'r_V_1703' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln818_70 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1703, i32 10, i32 22"   --->   Operation 265 'partselect' 'trunc_ln818_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln70_632 = sext i13 %trunc_ln818_70" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 266 'sext' 'sext_ln70_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1270_31 = sext i16 %p_read2153"   --->   Operation 267 'sext' 'sext_ln1270_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (1.94ns)   --->   "%mul_ln1270_143 = mul i26 %sext_ln1270_31, i26 67108159"   --->   Operation 268 'mul' 'mul_ln1270_143' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln818_71 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_143, i32 10, i32 25"   --->   Operation 269 'partselect' 'trunc_ln818_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (1.94ns)   --->   "%mul_ln1270_144 = mul i26 %sext_ln1270_31, i26 67107999"   --->   Operation 270 'mul' 'mul_ln1270_144' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln818_72 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_144, i32 10, i32 25"   --->   Operation 271 'partselect' 'trunc_ln818_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (1.94ns)   --->   "%mul_ln1270_145 = mul i26 %sext_ln1270_31, i26 1261"   --->   Operation 272 'mul' 'mul_ln1270_145' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln818_73 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_145, i32 10, i32 25"   --->   Operation 273 'partselect' 'trunc_ln818_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln1273_446 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %p_read2153, i9 0"   --->   Operation 274 'bitconcatenate' 'shl_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1273_658 = sext i25 %shl_ln1273_446"   --->   Operation 275 'sext' 'sext_ln1273_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln1273_447 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read2153, i7 0"   --->   Operation 276 'bitconcatenate' 'shl_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1273_659 = sext i23 %shl_ln1273_447"   --->   Operation 277 'sext' 'sext_ln1273_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1273_660 = sext i23 %shl_ln1273_447"   --->   Operation 278 'sext' 'sext_ln1273_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.83ns)   --->   "%r_V_1704 = sub i26 %sext_ln1273_658, i26 %sext_ln1273_660"   --->   Operation 279 'sub' 'r_V_1704' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln818_74 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1704, i32 10, i32 25"   --->   Operation 280 'partselect' 'trunc_ln818_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_605 = sub i24 0, i24 %sext_ln1273_659"   --->   Operation 281 'sub' 'sub_ln1273_605' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln1273_448 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read2153, i2 0"   --->   Operation 282 'bitconcatenate' 'shl_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1273_661 = sext i18 %shl_ln1273_448"   --->   Operation 283 'sext' 'sext_ln1273_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_1705 = sub i24 %sub_ln1273_605, i24 %sext_ln1273_661"   --->   Operation 284 'sub' 'r_V_1705' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln818_75 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1705, i32 10, i32 23"   --->   Operation 285 'partselect' 'trunc_ln818_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln70_633 = sext i14 %trunc_ln818_75" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 286 'sext' 'sext_ln70_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln70_634 = sext i16 %p_read_182" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 287 'sext' 'sext_ln70_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln70_635 = sext i16 %p_read_182" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 288 'sext' 'sext_ln70_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln1273_449 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_182, i4 0"   --->   Operation 289 'bitconcatenate' 'shl_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1273_662 = sext i20 %shl_ln1273_449"   --->   Operation 290 'sext' 'sext_ln1273_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_607 = sub i21 0, i21 %sext_ln1273_662"   --->   Operation 291 'sub' 'sub_ln1273_607' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln1273_450 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_182, i1 0"   --->   Operation 292 'bitconcatenate' 'shl_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1273_663 = sext i17 %shl_ln1273_450"   --->   Operation 293 'sext' 'sext_ln1273_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1706 = sub i21 %sub_ln1273_607, i21 %sext_ln1273_663"   --->   Operation 294 'sub' 'r_V_1706' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln818_76 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1706, i32 10, i32 20"   --->   Operation 295 'partselect' 'trunc_ln818_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1273_679 = sext i11 %trunc_ln818_76"   --->   Operation 296 'sext' 'sext_ln1273_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (1.94ns)   --->   "%r_V_1707 = mul i24 %sext_ln70_634, i24 16777117"   --->   Operation 297 'mul' 'r_V_1707' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln818_77 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1707, i32 10, i32 23"   --->   Operation 298 'partselect' 'trunc_ln818_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1273_680 = sext i14 %trunc_ln818_77"   --->   Operation 299 'sext' 'sext_ln1273_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.78ns)   --->   "%r_V_1708 = sub i17 0, i17 %sext_ln70_635"   --->   Operation 300 'sub' 'r_V_1708' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln818_78 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1708, i32 10, i32 16"   --->   Operation 301 'partselect' 'trunc_ln818_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1273_681 = sext i7 %trunc_ln818_78"   --->   Operation 302 'sext' 'sext_ln1273_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1273_664 = sext i16 %p_read_182"   --->   Operation 303 'sext' 'sext_ln1273_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (1.94ns)   --->   "%mul_ln1270_146 = mul i26 %sext_ln1273_664, i26 1949"   --->   Operation 304 'mul' 'mul_ln1270_146' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln818_79 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_146, i32 10, i32 25"   --->   Operation 305 'partselect' 'trunc_ln818_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (1.94ns)   --->   "%mul_ln1270_147 = mul i26 %sext_ln1273_664, i26 67107419"   --->   Operation 306 'mul' 'mul_ln1270_147' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln818_80 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_147, i32 10, i32 25"   --->   Operation 307 'partselect' 'trunc_ln818_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1270_32 = sext i16 %p_read_181"   --->   Operation 308 'sext' 'sext_ln1270_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln70_636 = sext i16 %p_read_181" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 309 'sext' 'sext_ln70_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln70_637 = sext i16 %p_read_181" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 310 'sext' 'sext_ln70_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.78ns)   --->   "%r_V_1709 = sub i17 0, i17 %sext_ln70_637"   --->   Operation 311 'sub' 'r_V_1709' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln818_81 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1709, i32 10, i32 16"   --->   Operation 312 'partselect' 'trunc_ln818_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1273_682 = sext i7 %trunc_ln818_81"   --->   Operation 313 'sext' 'sext_ln1273_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (1.94ns)   --->   "%r_V_1710 = mul i25 %sext_ln70_636, i25 232"   --->   Operation 314 'mul' 'r_V_1710' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln818_82 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1710, i32 10, i32 24"   --->   Operation 315 'partselect' 'trunc_ln818_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln818_351 = sext i15 %trunc_ln818_82"   --->   Operation 316 'sext' 'sext_ln818_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (1.94ns)   --->   "%r_V_1711 = mul i25 %sext_ln70_636, i25 174"   --->   Operation 317 'mul' 'r_V_1711' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln818_83 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1711, i32 10, i32 24"   --->   Operation 318 'partselect' 'trunc_ln818_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln818_352 = sext i15 %trunc_ln818_83"   --->   Operation 319 'sext' 'sext_ln818_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (1.94ns)   --->   "%mul_ln1270_148 = mul i26 %sext_ln1270_32, i26 67106919"   --->   Operation 320 'mul' 'mul_ln1270_148' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln818_84 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_148, i32 10, i32 25"   --->   Operation 321 'partselect' 'trunc_ln818_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln70_638 = sext i16 %p_read_180" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 322 'sext' 'sext_ln70_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.78ns)   --->   "%r_V_1712 = sub i17 0, i17 %sext_ln70_638"   --->   Operation 323 'sub' 'r_V_1712' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln818_85 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1712, i32 10, i32 16"   --->   Operation 324 'partselect' 'trunc_ln818_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln70_639 = sext i7 %trunc_ln818_85" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 325 'sext' 'sext_ln70_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln70_640 = sext i16 %p_read_179" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 326 'sext' 'sext_ln70_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln70_641 = sext i16 %p_read_179" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 327 'sext' 'sext_ln70_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1273_665 = sext i16 %p_read_179"   --->   Operation 328 'sext' 'sext_ln1273_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (1.94ns)   --->   "%mul_ln1270_149 = mul i26 %sext_ln1273_665, i26 612"   --->   Operation 329 'mul' 'mul_ln1270_149' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln818_86 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_149, i32 10, i32 25"   --->   Operation 330 'partselect' 'trunc_ln818_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (1.94ns)   --->   "%mul_ln1270_150 = mul i26 %sext_ln1273_665, i26 67107983"   --->   Operation 331 'mul' 'mul_ln1270_150' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln818_87 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_150, i32 10, i32 25"   --->   Operation 332 'partselect' 'trunc_ln818_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%shl_ln1273_451 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_179, i4 0"   --->   Operation 333 'bitconcatenate' 'shl_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1273_666 = sext i20 %shl_ln1273_451"   --->   Operation 334 'sext' 'sext_ln1273_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.80ns)   --->   "%r_V_1713 = sub i21 %sext_ln1273_666, i21 %sext_ln70_641"   --->   Operation 335 'sub' 'r_V_1713' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln818_88 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1713, i32 10, i32 20"   --->   Operation 336 'partselect' 'trunc_ln818_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln818_353 = sext i11 %trunc_ln818_88"   --->   Operation 337 'sext' 'sext_ln818_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%shl_ln1273_452 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_179, i2 0"   --->   Operation 338 'bitconcatenate' 'shl_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1273_667 = sext i18 %shl_ln1273_452"   --->   Operation 339 'sext' 'sext_ln1273_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.79ns)   --->   "%r_V_1714 = sub i19 0, i19 %sext_ln1273_667"   --->   Operation 340 'sub' 'r_V_1714' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln818_89 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1714, i32 10, i32 18"   --->   Operation 341 'partselect' 'trunc_ln818_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln1273_683 = sext i9 %trunc_ln818_89"   --->   Operation 342 'sext' 'sext_ln1273_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (1.94ns)   --->   "%r_V_1715 = mul i24 %sext_ln70_640, i24 110"   --->   Operation 343 'mul' 'r_V_1715' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln818_90 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1715, i32 10, i32 23"   --->   Operation 344 'partselect' 'trunc_ln818_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1270_33 = sext i14 %trunc_ln818_90"   --->   Operation 345 'sext' 'sext_ln1270_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1270_34 = sext i16 %p_read_178"   --->   Operation 346 'sext' 'sext_ln1270_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln70_642 = sext i16 %p_read_178" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 347 'sext' 'sext_ln70_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln70_643 = sext i16 %p_read_178" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 348 'sext' 'sext_ln70_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (1.94ns)   --->   "%mul_ln1270_151 = mul i26 %sext_ln1270_34, i26 853"   --->   Operation 349 'mul' 'mul_ln1270_151' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln818_91 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_151, i32 10, i32 25"   --->   Operation 350 'partselect' 'trunc_ln818_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (1.94ns)   --->   "%r_V_1716 = mul i25 %sext_ln70_643, i25 206"   --->   Operation 351 'mul' 'r_V_1716' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln818_92 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1716, i32 10, i32 24"   --->   Operation 352 'partselect' 'trunc_ln818_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln818_354 = sext i15 %trunc_ln818_92"   --->   Operation 353 'sext' 'sext_ln818_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (1.94ns)   --->   "%r_V_1717 = mul i25 %sext_ln70_643, i25 33554298"   --->   Operation 354 'mul' 'r_V_1717' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln818_93 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1717, i32 10, i32 24"   --->   Operation 355 'partselect' 'trunc_ln818_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln818_355 = sext i15 %trunc_ln818_93"   --->   Operation 356 'sext' 'sext_ln818_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (1.94ns)   --->   "%r_V_1718 = mul i23 %sext_ln70_642, i23 8388563"   --->   Operation 357 'mul' 'r_V_1718' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln818_94 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1718, i32 10, i32 22"   --->   Operation 358 'partselect' 'trunc_ln818_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1270_35 = sext i13 %trunc_ln818_94"   --->   Operation 359 'sext' 'sext_ln1270_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (1.94ns)   --->   "%mul_ln1270_152 = mul i26 %sext_ln1270_34, i26 67107711"   --->   Operation 360 'mul' 'mul_ln1270_152' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln818_95 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_152, i32 10, i32 25"   --->   Operation 361 'partselect' 'trunc_ln818_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln70_644 = sext i16 %p_read_177" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 362 'sext' 'sext_ln70_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln70_645 = sext i16 %p_read_177" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 363 'sext' 'sext_ln70_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln1270_36 = sext i16 %p_read_177"   --->   Operation 364 'sext' 'sext_ln1270_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (1.94ns)   --->   "%mul_ln1270_153 = mul i26 %sext_ln1270_36, i26 67108277"   --->   Operation 365 'mul' 'mul_ln1270_153' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln818_96 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_153, i32 10, i32 25"   --->   Operation 366 'partselect' 'trunc_ln818_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%shl_ln1273_453 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_177, i2 0"   --->   Operation 367 'bitconcatenate' 'shl_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1273_668 = sext i18 %shl_ln1273_453"   --->   Operation 368 'sext' 'sext_ln1273_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_614 = sub i19 0, i19 %sext_ln1273_668"   --->   Operation 369 'sub' 'sub_ln1273_614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 370 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1719 = sub i19 %sub_ln1273_614, i19 %sext_ln70_645"   --->   Operation 370 'sub' 'r_V_1719' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln818_97 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1719, i32 10, i32 18"   --->   Operation 371 'partselect' 'trunc_ln818_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1273_684 = sext i9 %trunc_ln818_97"   --->   Operation 372 'sext' 'sext_ln1273_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (1.94ns)   --->   "%r_V_1720 = mul i25 %sext_ln70_644, i25 212"   --->   Operation 373 'mul' 'r_V_1720' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln818_98 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1720, i32 10, i32 24"   --->   Operation 374 'partselect' 'trunc_ln818_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln818_356 = sext i15 %trunc_ln818_98"   --->   Operation 375 'sext' 'sext_ln818_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.79ns)   --->   "%r_V_1721 = sub i19 %sext_ln1273_668, i19 %sext_ln70_645"   --->   Operation 376 'sub' 'r_V_1721' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln818_99 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1721, i32 10, i32 18"   --->   Operation 377 'partselect' 'trunc_ln818_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln70_646 = sext i9 %trunc_ln818_99" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 378 'sext' 'sext_ln70_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1273_669 = sext i16 %p_read_176"   --->   Operation 379 'sext' 'sext_ln1273_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (1.94ns)   --->   "%mul_ln1270_154 = mul i26 %sext_ln1273_669, i26 67107788"   --->   Operation 380 'mul' 'mul_ln1270_154' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln818_100 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_154, i32 10, i32 25"   --->   Operation 381 'partselect' 'trunc_ln818_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (1.94ns)   --->   "%mul_ln1270_155 = mul i26 %sext_ln1273_669, i26 67107615"   --->   Operation 382 'mul' 'mul_ln1270_155' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln818_101 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_155, i32 10, i32 25"   --->   Operation 383 'partselect' 'trunc_ln818_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln1273_454 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_176, i2 0"   --->   Operation 384 'bitconcatenate' 'shl_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1273_670 = sext i18 %shl_ln1273_454"   --->   Operation 385 'sext' 'sext_ln1273_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.79ns)   --->   "%r_V_1722 = sub i19 0, i19 %sext_ln1273_670"   --->   Operation 386 'sub' 'r_V_1722' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln818_102 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1722, i32 10, i32 18"   --->   Operation 387 'partselect' 'trunc_ln818_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1270_37 = sext i9 %trunc_ln818_102"   --->   Operation 388 'sext' 'sext_ln1270_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (1.94ns)   --->   "%mul_ln1270_156 = mul i26 %sext_ln1273_669, i26 976"   --->   Operation 389 'mul' 'mul_ln1270_156' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln818_103 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_156, i32 10, i32 25"   --->   Operation 390 'partselect' 'trunc_ln818_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (1.94ns)   --->   "%mul_ln1270_157 = mul i26 %sext_ln1273_669, i26 822"   --->   Operation 391 'mul' 'mul_ln1270_157' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln818_104 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_157, i32 10, i32 25"   --->   Operation 392 'partselect' 'trunc_ln818_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1270_38 = sext i16 %p_read_175"   --->   Operation 393 'sext' 'sext_ln1270_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln70_647 = sext i16 %p_read_175" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 394 'sext' 'sext_ln70_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln1273_455 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_175, i8 0"   --->   Operation 395 'bitconcatenate' 'shl_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1273_671 = sext i24 %shl_ln1273_455"   --->   Operation 396 'sext' 'sext_ln1273_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_618 = sub i25 0, i25 %sext_ln1273_671"   --->   Operation 397 'sub' 'sub_ln1273_618' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln1273_456 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_175, i4 0"   --->   Operation 398 'bitconcatenate' 'shl_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1273_672 = sext i20 %shl_ln1273_456"   --->   Operation 399 'sext' 'sext_ln1273_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_1723 = sub i25 %sub_ln1273_618, i25 %sext_ln1273_672"   --->   Operation 400 'sub' 'r_V_1723' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln818_105 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1723, i32 10, i32 24"   --->   Operation 401 'partselect' 'trunc_ln818_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln818_357 = sext i15 %trunc_ln818_105"   --->   Operation 402 'sext' 'sext_ln818_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (1.94ns)   --->   "%r_V_1724 = mul i24 %sext_ln70_647, i24 88"   --->   Operation 403 'mul' 'r_V_1724' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln818_106 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1724, i32 10, i32 23"   --->   Operation 404 'partselect' 'trunc_ln818_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln1273_685 = sext i14 %trunc_ln818_106"   --->   Operation 405 'sext' 'sext_ln1273_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%shl_ln1273_457 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %p_read_175, i9 0"   --->   Operation 406 'bitconcatenate' 'shl_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln1273_673 = sext i25 %shl_ln1273_457"   --->   Operation 407 'sext' 'sext_ln1273_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.83ns)   --->   "%r_V_1725 = add i26 %sext_ln1273_673, i26 %sext_ln1270_38"   --->   Operation 408 'add' 'r_V_1725' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln818_107 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1725, i32 10, i32 25"   --->   Operation 409 'partselect' 'trunc_ln818_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (1.94ns)   --->   "%mul_ln1270_158 = mul i26 %sext_ln1270_38, i26 67107697"   --->   Operation 410 'mul' 'mul_ln1270_158' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln818_108 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_158, i32 10, i32 25"   --->   Operation 411 'partselect' 'trunc_ln818_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%shl_ln1273_458 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_175, i1 0"   --->   Operation 412 'bitconcatenate' 'shl_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln1273_674 = sext i17 %shl_ln1273_458"   --->   Operation 413 'sext' 'sext_ln1273_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.79ns)   --->   "%r_V_1726 = sub i18 0, i18 %sext_ln1273_674"   --->   Operation 414 'sub' 'r_V_1726' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln818_109 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1726, i32 10, i32 17"   --->   Operation 415 'partselect' 'trunc_ln818_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln1270_39 = sext i8 %trunc_ln818_109"   --->   Operation 416 'sext' 'sext_ln1270_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1270_40 = sext i16 %p_read3062"   --->   Operation 417 'sext' 'sext_ln1270_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln70_648 = sext i16 %p_read3062" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 418 'sext' 'sext_ln70_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (1.94ns)   --->   "%r_V_1727 = mul i24 %sext_ln70_648, i24 71"   --->   Operation 419 'mul' 'r_V_1727' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln818_110 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1727, i32 10, i32 23"   --->   Operation 420 'partselect' 'trunc_ln818_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1273_686 = sext i14 %trunc_ln818_110"   --->   Operation 421 'sext' 'sext_ln1273_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (1.94ns)   --->   "%r_V_1728 = mul i26 %sext_ln1270_40, i26 432"   --->   Operation 422 'mul' 'r_V_1728' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln818_111 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1728, i32 10, i32 25"   --->   Operation 423 'partselect' 'trunc_ln818_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (1.94ns)   --->   "%mul_ln1270_159 = mul i26 %sext_ln1270_40, i26 67108221"   --->   Operation 424 'mul' 'mul_ln1270_159' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln818_112 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_159, i32 10, i32 25"   --->   Operation 425 'partselect' 'trunc_ln818_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (1.94ns)   --->   "%r_V_1729 = mul i26 %sext_ln1270_40, i26 67108521"   --->   Operation 426 'mul' 'r_V_1729' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln818_113 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1729, i32 10, i32 25"   --->   Operation 427 'partselect' 'trunc_ln818_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln70_649 = sext i16 %p_read3163" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 428 'sext' 'sext_ln70_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.78ns)   --->   "%r_V_1730 = sub i17 0, i17 %sext_ln70_649"   --->   Operation 429 'sub' 'r_V_1730' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln818_114 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1730, i32 10, i32 16"   --->   Operation 430 'partselect' 'trunc_ln818_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i7 %trunc_ln818_114"   --->   Operation 431 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.78ns)   --->   "%add_ln813 = add i16 %trunc_ln818_22, i16 %trunc_ln818_26"   --->   Operation 432 'add' 'add_ln813' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3008 = add i16 %add_ln813, i16 %trunc_ln818_3"   --->   Operation 433 'add' 'add_ln813_3008' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3009 = add i16 %trunc_ln818_41, i16 %trunc_ln818_50"   --->   Operation 434 'add' 'add_ln813_3009' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 435 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3010 = add i16 %add_ln813_3009, i16 %trunc_ln818_36"   --->   Operation 435 'add' 'add_ln813_3010' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 436 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3011 = add i16 %add_ln813_3010, i16 %add_ln813_3008"   --->   Operation 436 'add' 'add_ln813_3011' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 437 [1/1] (0.78ns)   --->   "%add_ln813_3012 = add i16 %trunc_ln818_66, i16 %trunc_ln818_71"   --->   Operation 437 'add' 'add_ln813_3012' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3014 = add i16 %trunc_ln818_86, i16 %trunc_ln818_91"   --->   Operation 438 'add' 'add_ln813_3014' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 439 [1/1] (0.78ns)   --->   "%add_ln813_3015 = add i16 %trunc_ln818_96, i16 %trunc_ln818_100"   --->   Operation 439 'add' 'add_ln813_3015' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3016 = add i16 %add_ln813_3015, i16 %add_ln813_3014"   --->   Operation 440 'add' 'add_ln813_3016' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3019 = add i16 %sext_ln818_357, i16 %sext_ln818"   --->   Operation 441 'add' 'add_ln813_3019' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 442 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3020 = add i16 %add_ln813_3019, i16 %sext_ln818_346"   --->   Operation 442 'add' 'add_ln813_3020' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3021 = add i15 %sext_ln1273_686, i15 %sext_ln1273_679"   --->   Operation 443 'add' 'add_ln813_3021' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 444 [1/1] (0.70ns)   --->   "%add_ln813_3022 = add i8 %sext_ln1273_642, i8 214"   --->   Operation 444 'add' 'add_ln813_3022' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln813_1945 = sext i8 %add_ln813_3022"   --->   Operation 445 'sext' 'sext_ln813_1945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_3023 = add i15 %sext_ln813_1945, i15 %add_ln813_3021"   --->   Operation 446 'add' 'add_ln813_3023' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln813_1946 = sext i15 %add_ln813_3023"   --->   Operation 447 'sext' 'sext_ln813_1946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3024 = add i16 %sext_ln813_1946, i16 %add_ln813_3020"   --->   Operation 448 'add' 'add_ln813_3024' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 449 [1/1] (0.70ns)   --->   "%add_ln813_3025 = add i8 %sext_ln1273_649, i8 %sext_ln70_623"   --->   Operation 449 'add' 'add_ln813_3025' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln813_1947 = sext i8 %add_ln813_3025"   --->   Operation 450 'sext' 'sext_ln813_1947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.70ns)   --->   "%add_ln813_3026 = add i9 %sext_ln813_1947, i9 %sext_ln70_608"   --->   Operation 451 'add' 'add_ln813_3026' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln813_1948 = sext i9 %add_ln813_3026"   --->   Operation 452 'sext' 'sext_ln813_1948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.70ns)   --->   "%add_ln813_3027 = add i8 %sext_ln70_625, i8 %sext_ln1273_682"   --->   Operation 453 'add' 'add_ln813_3027' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln813_1949 = sext i8 %add_ln813_3027"   --->   Operation 454 'sext' 'sext_ln813_1949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.70ns)   --->   "%add_ln813_3028 = add i7 %sext_ln1273_641, i7 %sext_ln1273_645"   --->   Operation 455 'add' 'add_ln813_3028' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln813_1950 = sext i7 %add_ln813_3028"   --->   Operation 456 'sext' 'sext_ln813_1950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.70ns)   --->   "%add_ln813_3029 = add i9 %sext_ln813_1950, i9 %sext_ln813_1949"   --->   Operation 457 'add' 'add_ln813_3029' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln813_1951 = sext i9 %add_ln813_3029"   --->   Operation 458 'sext' 'sext_ln813_1951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.71ns)   --->   "%add_ln813_3030 = add i10 %sext_ln813_1951, i10 %sext_ln813_1948"   --->   Operation 459 'add' 'add_ln813_3030' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln813_1952 = sext i10 %add_ln813_3030"   --->   Operation 460 'sext' 'sext_ln813_1952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3031 = add i16 %sext_ln813_1952, i16 %add_ln813_3024"   --->   Operation 461 'add' 'add_ln813_3031' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 462 [1/1] (0.78ns)   --->   "%add_ln813_3033 = add i16 %trunc_ln818_27, i16 %trunc_ln818_42"   --->   Operation 462 'add' 'add_ln813_3033' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3034 = add i16 %add_ln813_3033, i16 %trunc_ln818_4"   --->   Operation 463 'add' 'add_ln813_3034' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3035 = add i16 %trunc_ln818_87, i16 %trunc_ln818_101"   --->   Operation 464 'add' 'add_ln813_3035' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 465 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3036 = add i16 %add_ln813_3035, i16 %trunc_ln818_72"   --->   Operation 465 'add' 'add_ln813_3036' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 466 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3037 = add i16 %add_ln813_3036, i16 %add_ln813_3034"   --->   Operation 466 'add' 'add_ln813_3037' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 467 [1/1] (0.77ns)   --->   "%add_ln813_3038 = add i16 %sext_ln818_351, i16 %sext_ln818_354"   --->   Operation 467 'add' 'add_ln813_3038' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.76ns)   --->   "%add_ln813_3040 = add i15 %sext_ln1273_638, i15 %sext_ln1273_680"   --->   Operation 468 'add' 'add_ln813_3040' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln813_1953 = sext i15 %add_ln813_3040"   --->   Operation 469 'sext' 'sext_ln813_1953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.77ns)   --->   "%add_ln813_3041 = add i16 %sext_ln813_1953, i16 %sext_ln818_345"   --->   Operation 470 'add' 'add_ln813_3041' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 471 [1/1] (0.71ns)   --->   "%add_ln813_3044 = add i10 %sext_ln1270_22, i10 %sext_ln1273_684"   --->   Operation 471 'add' 'add_ln813_3044' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln813_1954 = sext i10 %add_ln813_3044"   --->   Operation 472 'sext' 'sext_ln813_1954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.76ns)   --->   "%add_ln813_3045 = add i15 %sext_ln813_1954, i15 %sext_ln1273_685"   --->   Operation 473 'add' 'add_ln813_3045' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.70ns)   --->   "%add_ln813_3046 = add i9 %sext_ln1273_647, i9 %sext_ln1270_27"   --->   Operation 474 'add' 'add_ln813_3046' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln813_1955 = sext i9 %add_ln813_3046"   --->   Operation 475 'sext' 'sext_ln813_1955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.71ns)   --->   "%add_ln813_3047 = add i10 %sext_ln813_1955, i10 175"   --->   Operation 476 'add' 'add_ln813_3047' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln813_1956 = sext i10 %add_ln813_3047"   --->   Operation 477 'sext' 'sext_ln813_1956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3048 = add i15 %sext_ln813_1956, i15 %add_ln813_3045"   --->   Operation 478 'add' 'add_ln813_3048' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 479 [1/1] (0.70ns)   --->   "%add_ln813_3049 = add i8 %sext_ln70_607, i8 %sext_ln1270_25"   --->   Operation 479 'add' 'add_ln813_3049' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln813_1957 = sext i8 %add_ln813_3049"   --->   Operation 480 'sext' 'sext_ln813_1957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.70ns)   --->   "%add_ln813_3050 = add i9 %sext_ln813_1957, i9 %sext_ln70_604"   --->   Operation 481 'add' 'add_ln813_3050' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln813_1958 = sext i9 %add_ln813_3050"   --->   Operation 482 'sext' 'sext_ln813_1958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.70ns)   --->   "%add_ln813_3051 = add i8 %sext_ln1273_677, i8 %sext_ln1270_30"   --->   Operation 483 'add' 'add_ln813_3051' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln813_1959 = sext i8 %add_ln813_3051"   --->   Operation 484 'sext' 'sext_ln813_1959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.70ns)   --->   "%add_ln813_3052 = add i9 %sext_ln813_1959, i9 %sext_ln1273_675"   --->   Operation 485 'add' 'add_ln813_3052' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln813_1960 = sext i9 %add_ln813_3052"   --->   Operation 486 'sext' 'sext_ln813_1960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.71ns)   --->   "%add_ln813_3053 = add i10 %sext_ln813_1960, i10 %sext_ln813_1958"   --->   Operation 487 'add' 'add_ln813_3053' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln813_1961 = sext i10 %add_ln813_3053"   --->   Operation 488 'sext' 'sext_ln813_1961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_3054 = add i15 %sext_ln813_1961, i15 %add_ln813_3048"   --->   Operation 489 'add' 'add_ln813_3054' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 490 [1/1] (0.78ns)   --->   "%add_ln813_3056 = add i16 %trunc_ln818_1, i16 %trunc_ln818_18"   --->   Operation 490 'add' 'add_ln813_3056' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3058 = add i16 %trunc_ln818_23, i16 %trunc_ln818_38"   --->   Operation 491 'add' 'add_ln813_3058' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 492 [1/1] (0.78ns)   --->   "%add_ln813_3059 = add i16 %trunc_ln818_43, i16 %trunc_ln818_48"   --->   Operation 492 'add' 'add_ln813_3059' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3060 = add i16 %add_ln813_3059, i16 %add_ln813_3058"   --->   Operation 493 'add' 'add_ln813_3060' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 494 [1/1] (0.78ns)   --->   "%add_ln813_3062 = add i16 %trunc_ln818_51, i16 %trunc_ln818_68"   --->   Operation 494 'add' 'add_ln813_3062' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.78ns)   --->   "%add_ln813_3063 = add i16 %trunc_ln818_73, i16 %trunc_ln818_107"   --->   Operation 495 'add' 'add_ln813_3063' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3065 = add i16 %trunc_ln818_112, i16 %sext_ln818_347"   --->   Operation 496 'add' 'add_ln813_3065' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 497 [1/1] (0.77ns)   --->   "%add_ln813_3066 = add i16 %sext_ln818_350, i16 %sext_ln818_352"   --->   Operation 497 'add' 'add_ln813_3066' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3067 = add i16 %add_ln813_3066, i16 %add_ln813_3065"   --->   Operation 498 'add' 'add_ln813_3067' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3070 = add i16 %sext_ln818_356, i16 %sext_ln818_353"   --->   Operation 499 'add' 'add_ln813_3070' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 500 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3071 = add i16 %add_ln813_3070, i16 %sext_ln818_355"   --->   Operation 500 'add' 'add_ln813_3071' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 501 [1/1] (0.71ns)   --->   "%add_ln813_3072 = add i10 %sext_ln1270_24, i10 %sext_ln1270_37"   --->   Operation 501 'add' 'add_ln813_3072' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln813_1963 = sext i10 %add_ln813_3072"   --->   Operation 502 'sext' 'sext_ln813_1963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.70ns)   --->   "%add_ln813_3073 = add i8 %sext_ln70_603, i8 101"   --->   Operation 503 'add' 'add_ln813_3073' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i8 %add_ln813_3073"   --->   Operation 504 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.72ns)   --->   "%add_ln813_3074 = add i11 %zext_ln813, i11 %sext_ln813_1963"   --->   Operation 505 'add' 'add_ln813_3074' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln813_1964 = sext i11 %add_ln813_3074"   --->   Operation 506 'sext' 'sext_ln813_1964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3075 = add i16 %sext_ln813_1964, i16 %add_ln813_3071"   --->   Operation 507 'add' 'add_ln813_3075' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 508 [1/1] (0.70ns)   --->   "%add_ln813_3076 = add i8 %sext_ln1270, i8 %sext_ln70_607"   --->   Operation 508 'add' 'add_ln813_3076' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln813_1965 = sext i8 %add_ln813_3076"   --->   Operation 509 'sext' 'sext_ln813_1965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.70ns)   --->   "%add_ln813_3077 = add i8 %sext_ln70_618, i8 %sext_ln1273_651"   --->   Operation 510 'add' 'add_ln813_3077' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln813_1966 = sext i8 %add_ln813_3077"   --->   Operation 511 'sext' 'sext_ln813_1966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.70ns)   --->   "%add_ln813_3078 = add i9 %sext_ln813_1966, i9 %sext_ln813_1965"   --->   Operation 512 'add' 'add_ln813_3078' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln813_1967 = sext i9 %add_ln813_3078"   --->   Operation 513 'sext' 'sext_ln813_1967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.70ns)   --->   "%add_ln813_3079 = add i8 %sext_ln70_625, i8 %sext_ln1273_681"   --->   Operation 514 'add' 'add_ln813_3079' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln813_1968 = sext i8 %add_ln813_3079"   --->   Operation 515 'sext' 'sext_ln813_1968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.70ns)   --->   "%add_ln813_3080 = add i8 %sext_ln70_639, i8 %sext_ln1273_644"   --->   Operation 516 'add' 'add_ln813_3080' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln813_1969 = sext i8 %add_ln813_3080"   --->   Operation 517 'sext' 'sext_ln813_1969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.70ns)   --->   "%add_ln813_3081 = add i9 %sext_ln813_1969, i9 %sext_ln813_1968"   --->   Operation 518 'add' 'add_ln813_3081' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln813_1970 = sext i9 %add_ln813_3081"   --->   Operation 519 'sext' 'sext_ln813_1970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.71ns)   --->   "%add_ln813_3082 = add i10 %sext_ln813_1970, i10 %sext_ln813_1967"   --->   Operation 520 'add' 'add_ln813_3082' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln813_1971 = sext i10 %add_ln813_3082"   --->   Operation 521 'sext' 'sext_ln813_1971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3083 = add i16 %sext_ln813_1971, i16 %add_ln813_3075"   --->   Operation 522 'add' 'add_ln813_3083' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 523 [1/1] (0.78ns)   --->   "%add_ln813_3085 = add i16 %trunc_ln818_2, i16 %trunc_ln818_11"   --->   Operation 523 'add' 'add_ln813_3085' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3087 = add i16 %trunc_ln818_19, i16 %trunc_ln818_24"   --->   Operation 524 'add' 'add_ln813_3087' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 525 [1/1] (0.78ns)   --->   "%add_ln813_3088 = add i16 %trunc_ln818_34, i16 %trunc_ln818_39"   --->   Operation 525 'add' 'add_ln813_3088' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3089 = add i16 %add_ln813_3088, i16 %add_ln813_3087"   --->   Operation 526 'add' 'add_ln813_3089' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 527 [1/1] (0.78ns)   --->   "%add_ln813_3091 = add i16 %trunc_ln818_44, i16 %trunc_ln818_52"   --->   Operation 527 'add' 'add_ln813_3091' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (0.78ns)   --->   "%add_ln813_3092 = add i16 %trunc_ln818_64, i16 %trunc_ln818_74"   --->   Operation 528 'add' 'add_ln813_3092' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3094 = add i16 %trunc_ln818_79, i16 %trunc_ln818_103"   --->   Operation 529 'add' 'add_ln813_3094' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 530 [1/1] (0.78ns)   --->   "%add_ln813_3095 = add i16 %trunc_ln818_108, i16 %sext_ln818_348"   --->   Operation 530 'add' 'add_ln813_3095' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3096 = add i16 %add_ln813_3095, i16 %add_ln813_3094"   --->   Operation 531 'add' 'add_ln813_3096' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 532 [1/1] (0.71ns)   --->   "%add_ln813_3099 = add i10 %sext_ln1273_678, i10 %sext_ln1273_683"   --->   Operation 532 'add' 'add_ln813_3099' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln813_1972 = sext i10 %add_ln813_3099"   --->   Operation 533 'sext' 'sext_ln813_1972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.75ns)   --->   "%add_ln813_3100 = add i14 %sext_ln813_1972, i14 %sext_ln1270_35"   --->   Operation 534 'add' 'add_ln813_3100' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3101 = add i10 %sext_ln70_646, i10 %sext_ln1273_676"   --->   Operation 535 'add' 'add_ln813_3101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 536 [1/1] (0.70ns)   --->   "%add_ln813_3102 = add i8 %sext_ln70_603, i8 %sext_ln1273_649"   --->   Operation 536 'add' 'add_ln813_3102' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln813_1973 = sext i8 %add_ln813_3102"   --->   Operation 537 'sext' 'sext_ln813_1973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_3103 = add i10 %sext_ln813_1973, i10 %add_ln813_3101"   --->   Operation 538 'add' 'add_ln813_3103' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln813_1974 = sext i10 %add_ln813_3103"   --->   Operation 539 'sext' 'sext_ln813_1974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3104 = add i14 %sext_ln813_1974, i14 %add_ln813_3100"   --->   Operation 540 'add' 'add_ln813_3104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 541 [1/1] (0.70ns)   --->   "%add_ln813_3105 = add i8 %sext_ln70_618, i8 %sext_ln70_620"   --->   Operation 541 'add' 'add_ln813_3105' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln813_1975 = sext i8 %add_ln813_3105"   --->   Operation 542 'sext' 'sext_ln813_1975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.70ns)   --->   "%add_ln813_3106 = add i8 %sext_ln70_623, i8 %sext_ln70_625"   --->   Operation 543 'add' 'add_ln813_3106' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln813_1976 = sext i8 %add_ln813_3106"   --->   Operation 544 'sext' 'sext_ln813_1976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.70ns)   --->   "%add_ln813_3107 = add i9 %sext_ln813_1976, i9 %sext_ln813_1975"   --->   Operation 545 'add' 'add_ln813_3107' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln813_1977 = sext i9 %add_ln813_3107"   --->   Operation 546 'sext' 'sext_ln813_1977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.70ns)   --->   "%add_ln813_3108 = add i8 %sext_ln1273_682, i8 %sext_ln70_639"   --->   Operation 547 'add' 'add_ln813_3108' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln813_1978 = sext i8 %add_ln813_3108"   --->   Operation 548 'sext' 'sext_ln813_1978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.70ns)   --->   "%add_ln813_3109 = add i8 %sext_ln813, i8 37"   --->   Operation 549 'add' 'add_ln813_3109' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln813_1979 = sext i8 %add_ln813_3109"   --->   Operation 550 'sext' 'sext_ln813_1979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.70ns)   --->   "%add_ln813_3110 = add i9 %sext_ln813_1979, i9 %sext_ln813_1978"   --->   Operation 551 'add' 'add_ln813_3110' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln813_1980 = sext i9 %add_ln813_3110"   --->   Operation 552 'sext' 'sext_ln813_1980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.71ns)   --->   "%add_ln813_3111 = add i10 %sext_ln813_1980, i10 %sext_ln813_1977"   --->   Operation 553 'add' 'add_ln813_3111' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln813_1981 = sext i10 %add_ln813_3111"   --->   Operation 554 'sext' 'sext_ln813_1981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3112 = add i14 %sext_ln813_1981, i14 %add_ln813_3104"   --->   Operation 555 'add' 'add_ln813_3112' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 556 [1/1] (0.72ns)   --->   "%add_ln813_3114 = add i10 %trunc_ln818_1936_cast, i10 731"   --->   Operation 556 'add' 'add_ln813_3114' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln813_1983 = sext i10 %add_ln813_3114"   --->   Operation 557 'sext' 'sext_ln813_1983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.78ns)   --->   "%add_ln813_3115 = add i16 %trunc_ln818_25, i16 %trunc_ln818_35"   --->   Operation 558 'add' 'add_ln813_3115' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3116 = add i16 %add_ln813_3115, i16 %trunc_ln818_20"   --->   Operation 559 'add' 'add_ln813_3116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3117 = add i16 %trunc_ln818_45, i16 %trunc_ln818_49"   --->   Operation 560 'add' 'add_ln813_3117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 561 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3118 = add i16 %add_ln813_3117, i16 %trunc_ln818_40"   --->   Operation 561 'add' 'add_ln813_3118' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 562 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3119 = add i16 %add_ln813_3118, i16 %add_ln813_3116"   --->   Operation 562 'add' 'add_ln813_3119' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 563 [1/1] (0.78ns)   --->   "%add_ln813_3120 = add i16 %trunc_ln818_58, i16 %trunc_ln818_80"   --->   Operation 563 'add' 'add_ln813_3120' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3122 = add i16 %trunc_ln818_84, i16 %trunc_ln818_95"   --->   Operation 564 'add' 'add_ln813_3122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 565 [1/1] (0.78ns)   --->   "%add_ln813_3123 = add i16 %trunc_ln818_104, i16 %trunc_ln818_113"   --->   Operation 565 'add' 'add_ln813_3123' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3124 = add i16 %add_ln813_3123, i16 %add_ln813_3122"   --->   Operation 566 'add' 'add_ln813_3124' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 567 [1/1] (0.76ns)   --->   "%add_ln813_3127 = add i15 %sext_ln70_633, i15 %sext_ln1270_33"   --->   Operation 567 'add' 'add_ln813_3127' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln813_1984 = sext i15 %add_ln813_3127"   --->   Operation 568 'sext' 'sext_ln813_1984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.77ns)   --->   "%add_ln813_3128 = add i16 %sext_ln813_1984, i16 %sext_ln818_349"   --->   Operation 569 'add' 'add_ln813_3128' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.75ns)   --->   "%add_ln813_3129 = add i14 %sext_ln70_632, i14 %sext_ln813_1983"   --->   Operation 570 'add' 'add_ln813_3129' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln813_1985 = sext i14 %add_ln813_3129"   --->   Operation 571 'sext' 'sext_ln813_1985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.76ns)   --->   "%add_ln813_3130 = add i15 %sext_ln813_1985, i15 %sext_ln70_601"   --->   Operation 572 'add' 'add_ln813_3130' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (0.70ns)   --->   "%add_ln813_3132 = add i9 %sext_ln1270_39, i9 %sext_ln70_604"   --->   Operation 573 'add' 'add_ln813_3132' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln813_1987 = sext i9 %add_ln813_3132"   --->   Operation 574 'sext' 'sext_ln813_1987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.71ns)   --->   "%add_ln813_3133 = add i10 %sext_ln813_1987, i10 %sext_ln70_628"   --->   Operation 575 'add' 'add_ln813_3133' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln813_1988 = sext i10 %add_ln813_3133"   --->   Operation 576 'sext' 'sext_ln813_1988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.70ns)   --->   "%add_ln813_3134 = add i8 %sext_ln70_607, i8 %sext_ln70_618"   --->   Operation 577 'add' 'add_ln813_3134' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln813_1989 = sext i8 %add_ln813_3134"   --->   Operation 578 'sext' 'sext_ln813_1989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.70ns)   --->   "%add_ln813_3135 = add i8 %sext_ln70_623, i8 %sext_ln813"   --->   Operation 579 'add' 'add_ln813_3135' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln813_1990 = sext i8 %add_ln813_3135"   --->   Operation 580 'sext' 'sext_ln813_1990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.70ns)   --->   "%add_ln813_3136 = add i9 %sext_ln813_1990, i9 %sext_ln813_1989"   --->   Operation 581 'add' 'add_ln813_3136' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln813_1991 = sext i9 %add_ln813_3136"   --->   Operation 582 'sext' 'sext_ln813_1991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.72ns)   --->   "%add_ln813_3137 = add i11 %sext_ln813_1991, i11 %sext_ln813_1988"   --->   Operation 583 'add' 'add_ln813_3137' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 584 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 160, void @empty_7, void @empty_1, void @empty_1, void @empty_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 585 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %p_read32" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 586 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i26 %sext_ln70, i26 67107622"   --->   Operation 587 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270, i32 10, i32 25"   --->   Operation 588 'partselect' 'trunc_ln818_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (1.94ns)   --->   "%r_V_1665 = mul i26 %sext_ln70, i26 421"   --->   Operation 589 'mul' 'r_V_1665' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1665, i32 10, i32 25"   --->   Operation 590 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3013 = add i16 %add_ln813_3012, i16 %trunc_ln818_61"   --->   Operation 591 'add' 'add_ln813_3013' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 592 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3017 = add i16 %add_ln813_3016, i16 %add_ln813_3013"   --->   Operation 592 'add' 'add_ln813_3017' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3018 = add i16 %add_ln813_3017, i16 %add_ln813_3011"   --->   Operation 593 'add' 'add_ln813_3018' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 594 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3032 = add i16 %add_ln813_3031, i16 %add_ln813_3018"   --->   Operation 594 'add' 'add_ln813_3032' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3039 = add i16 %add_ln813_3038, i16 %trunc_ln818_111"   --->   Operation 595 'add' 'add_ln813_3039' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 596 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3042 = add i16 %add_ln813_3041, i16 %add_ln813_3039"   --->   Operation 596 'add' 'add_ln813_3042' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3043 = add i16 %add_ln813_3042, i16 %add_ln813_3037"   --->   Operation 597 'add' 'add_ln813_3043' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln813_1962 = sext i15 %add_ln813_3054"   --->   Operation 598 'sext' 'sext_ln813_1962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3055 = add i16 %sext_ln813_1962, i16 %add_ln813_3043"   --->   Operation 599 'add' 'add_ln813_3055' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3057 = add i16 %add_ln813_3056, i16 %trunc_ln818_6"   --->   Operation 600 'add' 'add_ln813_3057' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 601 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3061 = add i16 %add_ln813_3060, i16 %add_ln813_3057"   --->   Operation 601 'add' 'add_ln813_3061' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3064 = add i16 %add_ln813_3063, i16 %add_ln813_3062"   --->   Operation 602 'add' 'add_ln813_3064' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 603 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3068 = add i16 %add_ln813_3067, i16 %add_ln813_3064"   --->   Operation 603 'add' 'add_ln813_3068' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3069 = add i16 %add_ln813_3068, i16 %add_ln813_3061"   --->   Operation 604 'add' 'add_ln813_3069' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 605 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3084 = add i16 %add_ln813_3083, i16 %add_ln813_3069"   --->   Operation 605 'add' 'add_ln813_3084' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3086 = add i16 %add_ln813_3085, i16 %trunc_ln818_7"   --->   Operation 606 'add' 'add_ln813_3086' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 607 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3090 = add i16 %add_ln813_3089, i16 %add_ln813_3086"   --->   Operation 607 'add' 'add_ln813_3090' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3093 = add i16 %add_ln813_3092, i16 %add_ln813_3091"   --->   Operation 608 'add' 'add_ln813_3093' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 609 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3097 = add i16 %add_ln813_3096, i16 %add_ln813_3093"   --->   Operation 609 'add' 'add_ln813_3097' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3098 = add i16 %add_ln813_3097, i16 %add_ln813_3090"   --->   Operation 610 'add' 'add_ln813_3098' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln813_1982 = sext i14 %add_ln813_3112"   --->   Operation 611 'sext' 'sext_ln813_1982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3113 = add i16 %sext_ln813_1982, i16 %add_ln813_3098"   --->   Operation 612 'add' 'add_ln813_3113' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3121 = add i16 %add_ln813_3120, i16 %trunc_ln818_53"   --->   Operation 613 'add' 'add_ln813_3121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 614 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3125 = add i16 %add_ln813_3124, i16 %add_ln813_3121"   --->   Operation 614 'add' 'add_ln813_3125' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3126 = add i16 %add_ln813_3125, i16 %add_ln813_3119"   --->   Operation 615 'add' 'add_ln813_3126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln813_1986 = sext i15 %add_ln813_3130"   --->   Operation 616 'sext' 'sext_ln813_1986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3131 = add i16 %sext_ln813_1986, i16 %add_ln813_3128"   --->   Operation 617 'add' 'add_ln813_3131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln813_1992 = sext i11 %add_ln813_3137"   --->   Operation 618 'sext' 'sext_ln813_1992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3138 = add i16 %sext_ln813_1992, i16 %add_ln813_3131"   --->   Operation 619 'add' 'add_ln813_3138' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 620 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3139 = add i16 %add_ln813_3138, i16 %add_ln813_3126"   --->   Operation 620 'add' 'add_ln813_3139' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %add_ln813_3032" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 621 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %add_ln813_3055" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 622 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %add_ln813_3084" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 623 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %add_ln813_3113" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 624 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %add_ln813_3139" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 625 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i80 %mrv_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 626 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	wire read operation ('p_read3163', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70) on port 'p_read31' (/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70) [35]  (0 ns)
	'sub' operation ('r.V') [466]  (0.785 ns)
	'add' operation ('add_ln813_3109') [606]  (0.706 ns)
	'add' operation ('add_ln813_3110') [608]  (0.705 ns)
	'add' operation ('add_ln813_3111') [610]  (0.715 ns)
	'add' operation ('add_ln813_3112') [612]  (0.716 ns)

 <State 2>: 3.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln1270') [77]  (1.94 ns)
	'add' operation ('add_ln813_3057') [537]  (0 ns)
	'add' operation ('add_ln813_3061') [541]  (0.675 ns)
	'add' operation ('add_ln813_3069') [549]  (0 ns)
	'add' operation ('add_ln813_3084') [574]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
