// Seed: 3233596431
module module_0 (
    output wand id_0,
    output wand id_1,
    input uwire id_2,
    input wor id_3,
    output wor id_4,
    output wand id_5,
    output wire id_6,
    output tri0 id_7,
    input supply0 id_8,
    output tri id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri1 id_12,
    output tri id_13,
    output uwire id_14,
    input uwire id_15,
    output tri id_16,
    output tri0 id_17,
    input supply1 id_18,
    output tri id_19,
    input wor id_20,
    input wire id_21,
    input wor module_0,
    input wand id_23,
    input wire id_24,
    output wire id_25,
    output wand id_26,
    input tri0 id_27,
    input uwire id_28,
    output supply0 id_29
);
  wire id_31;
endmodule
module module_1 (
    output supply1 id_0
    , id_17,
    output tri0 id_1,
    input tri id_2,
    output tri1 id_3,
    output tri0 id_4,
    output wor id_5,
    output supply1 id_6,
    output wire id_7,
    input supply0 id_8,
    input tri id_9,
    input wor id_10,
    input wire id_11,
    output wor id_12,
    input wand id_13,
    input supply1 id_14,
    output tri0 id_15
);
  assign id_0 = 1;
  module_0(
      id_6,
      id_5,
      id_13,
      id_11,
      id_1,
      id_5,
      id_0,
      id_12,
      id_2,
      id_7,
      id_9,
      id_15,
      id_10,
      id_0,
      id_1,
      id_2,
      id_3,
      id_7,
      id_10,
      id_4,
      id_14,
      id_14,
      id_14,
      id_14,
      id_2,
      id_0,
      id_1,
      id_10,
      id_11,
      id_1
  );
endmodule
