5.1  Designing Register Machines