============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Oct 29 2024  12:00:44 pm
  Module:                 alu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                        Leakage  Leakage 
     Type      Instances  Area Area % Power (nW) Power % 
---------------------------------------------------------
sequential            16 0.000    0.0      1.496    34.5 
logic                 80 0.000    0.0      2.841    65.5 
physical_cells         0 0.000    0.0      0.000     0.0 
---------------------------------------------------------
total                 96 0.000    0.0      4.336   100.0 

