<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: PACT 2000</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/IEEEpact/IEEEpact2000">PACT 2000:
Philadelphia, Pennsylvania, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/IEEEpact/IEEEpact2000">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/IEEEpact/IEEEpact2000">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/IEEEpact/IEEEpact2000">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/IEEEpact/IEEEpact2000">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/IEEEpact/index.html">back to PACT</a></p>


<ul>
</ul>




<h2>Register Allocation and Analysis</h2>
 

<ul>
<li id="SmelyanskiyTD00"><a href="http://dblp.dagstuhl.de/pers/hc/s/Smelyanskiy:Mikhail">Mikhail Smelyanskiy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tyson:Gary_S=">Gary S. Tyson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davidson:Edward_S=">Edward S. Davidson</a>:<br /><b>Register Queues: A New Hardware/Software Approach to Efficient Software Pipelining.</b> 3-12<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888255"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SmelyanskiyTD00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SmelyanskiyTD00.xml">XML</a></small></small></li>
<li id="HiserCS00"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hiser:Jason">Jason Hiser</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carr:Steve">Steve Carr</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sweany:Philip_H=">Philip H. Sweany</a>:<br /><b>Global Register Partitioning.</b> 13-23<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888256"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HiserCS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HiserCS00.xml">XML</a></small></small></li>
<li id="WayBP00"><a href="http://dblp.dagstuhl.de/pers/hc/w/Way:Tom">Tom Way</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Breech:Ben">Ben Breech</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pollock:Lori_L=">Lori L. Pollock</a>:<br /><b>Region Formation Analysis with Demand-Driven Inlining for Region-Based Optimization.</b> 24-36<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888257"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WayBP00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WayBP00.xml">XML</a></small></small></li>
</ul>



<h2>Architectural Design</h2>
 

<ul>
<li id="LiangST00"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liang:Jian">Jian Liang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Swaminathan:Sriram">Sriram Swaminathan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tessier:Russell">Russell Tessier</a>:<br /><b>aSOC: A Scalable, Single-Chip Communications Architecture.</b> 37-46<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888329"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LiangST00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LiangST00.xml">XML</a></small></small></li>
<li id="PragaspathyF00"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pragaspathy:Ilanthiraiyan">Ilanthiraiyan Pragaspathy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>:<br /><b>Address Partitioning in DSM Clusters with Parallel Coherence Controllers.</b> 47-56<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888330"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PragaspathyF00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PragaspathyF00.xml">XML</a></small></small></li>
<li id="ChildersD00"><a href="http://dblp.dagstuhl.de/pers/hc/c/Childers:Bruce_R=">Bruce R. Childers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davidson:Jack_W=">Jack W. Davidson</a>:<br /><b>Custom Wide Counterflow Pipelines for High-Performance Embedded Applications.</b> 57-70<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888331"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ChildersD00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ChildersD00.xml">XML</a></small></small></li>
</ul>



<h2>Optimizations and Opportunities</h2>
 

<ul>
<li id="HazelwoodC00"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hazelwood:Kim_M=">Kim M. Hazelwood</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Conte:Thomas_M=">Thomas M. Conte</a>:<br /><b>A Lightweight Algorithm for Dynamic If-Conversion during Dynamic Optimization.</b> 71-80<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888332"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HazelwoodC00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HazelwoodC00.xml">XML</a></small></small></li>
<li id="ScottD00"><a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Kevin">Kevin Scott</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davidson:Jack_W=">Jack W. Davidson</a>:<br /><b>Exploring the Limits of Sub-Word Level Parallelism.</b> 81-91<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888333"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ScottD00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ScottD00.xml">XML</a></small></small></li>
<li id="CostaFF00"><a href="http://dblp.dagstuhl.de/pers/hc/c/Costa:Amarildo_T=_da">Amarildo T. da Costa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fran=ccedil=a:Felipe_M=_G=">Felipe M. G. Fran&#231;a</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Filho:Eliseu_M=_Chaves">Eliseu M. Chaves Filho</a>:<br /><b>The Dynamic Trace Memorization Reuse Technique.</b> 92-99<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888334"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CostaFF00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CostaFF00.xml">XML</a></small></small></li>
<li id="HuangL00"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Jian">Jian Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lilja:David_J=">David J. Lilja</a>:<br /><b>Exploring Sub-Block Value Reuse for Superscalar Processors.</b> 100-110<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888335"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HuangL00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HuangL00.xml">XML</a></small></small></li>
</ul>



<h2>High Performance Memory Techniques</h2>
 

<ul>
<li id="LeeP00"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jaejin">Jaejin Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Padua:David_A=">David A. Padua</a>:<br /><b>Hiding Relaxed Memory Consistency with Compilers.</b> 111-122<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888336"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LeeP00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LeeP00.xml">XML</a></small></small></li>
<li id="Koppelman00"><a href="http://dblp.dagstuhl.de/pers/hc/k/Koppelman:David_M=">David M. Koppelman</a>:<br /><b>Neighborhood Prefetching on Multiprocessors Using Instruction History.</b> 123-132<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888337"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Koppelman00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Koppelman00.xml">XML</a></small></small></li>
<li id="BellLL00"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bell:Gordon_B=">Gordon B. Bell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lepak:Kevin_M=">Kevin M. Lepak</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Characterization of Silent Stores.</b> 133-144<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888338"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BellLL00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BellLL00.xml">XML</a></small></small></li>
</ul>



<h2>Speculation and Prediction</h2>
 

<ul>
<li id="LeeY00"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Sang_Jeong">Sang Jeong Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yew:Pen=Chung">Pen-Chung Yew</a>:<br /><b>On Some Implementation Issues for Value Prediction on Wide-Issue ILP Processors.</b> 145-156<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888339"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LeeY00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LeeY00.xml">XML</a></small></small></li>
<li id="JuNMW00"><a href="http://dblp.dagstuhl.de/pers/hc/j/Ju:Roy_Dz=Ching">Roy Dz-Ching Ju</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nomura:Kevin">Kevin Nomura</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahadevan:Uma">Uma Mahadevan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Le=Chun">Le-Chun Wu</a>:<br /><b>A Unified Compiler Framework for Control and Data Speculation.</b> 157-168<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888340"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JuNMW00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JuNMW00.xml">XML</a></small></small></li>
<li id="MahadevanNJH00"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mahadevan:Uma">Uma Mahadevan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nomura:Kevin">Kevin Nomura</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Ju:Roy_Dz=Ching">Roy Dz-Ching Ju</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hank:Rick">Rick Hank</a>:<br /><b>Applying Data Speculation in Modulo Scheduled Loops.</b> 169-178<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888341"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MahadevanNJH00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MahadevanNJH00.xml">XML</a></small></small></li>
</ul>



<h3>Branch Prediction</h3>
 

<ul>
<li id="GummarajuF00"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gummaraju:Jayanth">Jayanth Gummaraju</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franklin:Manoj">Manoj Franklin</a>:<br /><b>Branch Prediction in Multi-Threaded Processors.</b> 179-188<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888342"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GummarajuF00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GummarajuF00.xml">XML</a></small></small></li>
<li id="RamirezLV00"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ram=iacute=rez:Alex">Alex Ram&#237;rez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Larriba=Pey:Josep=Lluis">Josep-Lluis Larriba-Pey</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>The Effect of Code Reordering on Branch Prediction.</b> 189-198<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888343"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RamirezLV00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RamirezLV00.xml">XML</a></small></small></li>
<li id="SkadronMC00"><a href="http://dblp.dagstuhl.de/pers/hc/s/Skadron:Kevin">Kevin Skadron</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Clark:Douglas_W=">Douglas W. Clark</a>:<br /><b>A Taxonomy of Branch Mispredictions, and Alloyed Prediction as a Robust Solution to Wrong-History Mispredictions.</b> 199-206<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888344"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SkadronMC00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SkadronMC00.xml">XML</a></small></small></li>
<li id="Hoogerbrugge00"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hoogerbrugge:Jan">Jan Hoogerbrugge</a>:<br /><b>Dynamic Branch Prediction for a VLIW Processor.</b> 207-216<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888345"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Hoogerbrugge00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Hoogerbrugge00.xml">XML</a></small></small></li>
</ul>



<h2>Parallel Computation</h2>
 

<ul>
<li id="LopesSV00"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lopes:Lu=iacute=s_M=_B=">Lu&#237;s M. B. Lopes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Silva:Fernando_M=_A=">Fernando M. A. Silva</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vasconcelos:Vasco_Thudichum">Vasco Thudichum Vasconcelos</a>:<br /><b>Fine Grained Multithreading with Process Calculi.</b> 217-226<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888346"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LopesSV00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LopesSV00.xml">XML</a></small></small></li>
<li id="KandemirR00"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ramanujam:J=">J. Ramanujam</a>:<br /><b>Data Relation Vectors: A New Abstraction for Data Optimizations.</b> 227-236<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888347"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KandemirR00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KandemirR00.xml">XML</a></small></small></li>
<li id="KisukiKO00"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kisuki:Toru">Toru Kisuki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Knijnenburg:Peter_M=_W=">Peter M. W. Knijnenburg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Boyle:Michael_F=_P=">Michael F. P. O'Boyle</a>:<br /><b>Combined Selection of Tile Sizes and Unroll Factors Using Iterative Compilation.</b> 237-248<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888348"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KisukiKO00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KisukiKO00.xml">XML</a></small></small></li>
</ul>



<h2>Applications</h2>
 

<ul>
<li id="GatlinC00"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gatlin:Kang_Su">Kang Su Gatlin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carter:Larry">Larry Carter</a>:<br /><b>Faster FFTs via Architecture-Cognizance.</b> 249-260<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888349"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GatlinC00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GatlinC00.xml">XML</a></small></small></li>
<li id="NaroskaSLS00"><a href="http://dblp.dagstuhl.de/pers/hc/n/Naroska:Edwin">Edwin Naroska</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shang:Rung=Ji">Rung-Ji Shang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lai:Feipei">Feipei Lai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schwiegelshohn:Uwe">Uwe Schwiegelshohn</a>:<br /><b>Hybrid Parallel Circuit Simulation Approaches.</b> 261-270<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888350"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/NaroskaSLS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/NaroskaSLS00.xml">XML</a></small></small></li>
<li id="Schulz00"><a href="http://dblp.dagstuhl.de/pers/hc/s/Schulz:Martin">Martin Schulz</a>:<br /><b>Multithreaded Programming of PC Clusters.</b> 271-280<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2000.888351"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Schulz00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Schulz00.xml">XML</a></small></small></li>
</ul>



<h2>Instruction Scheduling</h2>
 

<ul>
<li id="WuJY00"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Hui">Hui Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jaffar:Joxan">Joxan Jaffar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yap:Roland_H=_C=">Roland H. C. Yap</a>:<br /><b>A Fast Algorithm for Scheduling Instructions with Deadline Constraints on RISC Processors.</b> 281-290<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888352"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WuJY00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WuJY00.xml">XML</a></small></small></li>
<li id="Leupers00"><a href="http://dblp.dagstuhl.de/pers/hc/l/Leupers:Rainer">Rainer Leupers</a>:<br /><b>Instruction Scheduling for Clustered VLIW DSPs.</b> 291-300<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2000.888353"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Leupers00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Leupers00.xml">XML</a></small></small></li>
<li id="AbrahamMB00"><a href="http://dblp.dagstuhl.de/pers/hc/a/Abraham:Santosh_G=">Santosh G. Abraham</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Meleis:Waleed">Waleed Meleis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Baev:Ivan_D=">Ivan D. Baev</a>:<br /><b>Efficient Backtracking Instruction Schedulers.</b> 301-308<br /><small><a href="http://dx.doi.org/10.1109/PACT.2000.888354"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/AbrahamMB00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/AbrahamMB00.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
