// Seed: 2766478877
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input tri  id_2
);
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input wire void id_0,
    input wor id_1,
    input tri0 id_2,
    output logic id_3,
    input wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    output wire id_8,
    input tri1 id_9,
    output supply0 id_10,
    output wand id_11
);
  assign id_11 = !1;
  assign id_8  = 1;
  nor primCall (id_8, id_9, id_4, id_2, id_5, id_6, id_0, id_7, id_1);
  module_0 modCall_1 (
      id_5,
      id_4,
      id_9
  );
  assign modCall_1.id_0 = 0;
  always id_10 = id_7;
  always id_3 <= 1;
endmodule
