--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
pinning.ucf -ucf ddr2_pinning.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_div_rst" MAXDELAY = 0.46 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.435ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/dqs_div_rst
Report:    0.435ns delay meets   0.460ns timing constraint by 0.025ns
From                              To                                Delay(ns)
H4.I                              SLICE_X0Y67.F3                        0.373  
H4.I                              SLICE_X0Y67.G3                        0.374  
H4.I                              SLICE_X1Y66.F3                        0.376  
H4.I                              SLICE_X1Y66.G2                        0.435  
H4.I                              SLICE_X1Y67.G2                        0.435  
H4.I                              SLICE_X0Y66.F4                        0.404  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.229ns.
--------------------------------------------------------------------------------
Slack:                  1.778ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>
Report:    1.229ns delay meets   3.007ns timing constraint by 1.778ns
From                              To                                Delay(ns)
SLICE_X3Y53.X                     SLICE_X1Y50.CE                        0.683  
SLICE_X3Y53.X                     SLICE_X1Y49.CE                        1.229  
SLICE_X3Y53.X                     SLICE_X2Y62.SR                        0.510  
SLICE_X3Y53.X                     SLICE_X0Y58.SR                        0.762  
SLICE_X3Y53.X                     SLICE_X0Y50.SR                        0.668  
SLICE_X3Y53.X                     SLICE_X2Y52.SR                        0.477  
SLICE_X3Y53.X                     SLICE_X0Y52.SR                        0.348  
SLICE_X3Y53.X                     SLICE_X2Y50.SR                        0.467  
SLICE_X3Y53.X                     SLICE_X2Y58.SR                        0.500  
SLICE_X3Y53.X                     SLICE_X0Y62.SR                        1.056  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.502ns.
--------------------------------------------------------------------------------
Slack:                  4.888ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>
Report:    1.502ns delay meets   6.390ns timing constraint by 4.888ns
From                              To                                Delay(ns)
SLICE_X1Y50.YQ                    SLICE_X1Y50.F4                        0.550  
SLICE_X1Y50.YQ                    SLICE_X1Y49.F3                        0.462  
SLICE_X1Y50.YQ                    SLICE_X1Y49.G3                        0.494  
SLICE_X1Y50.YQ                    SLICE_X2Y62.G1                        1.502  
SLICE_X1Y50.YQ                    SLICE_X0Y58.G1                        1.212  
SLICE_X1Y50.YQ                    SLICE_X0Y50.G1                        0.671  
SLICE_X1Y50.YQ                    SLICE_X2Y52.G1                        0.880  
SLICE_X1Y50.YQ                    SLICE_X0Y52.G1                        0.852  
SLICE_X1Y50.YQ                    SLICE_X2Y50.G1                        0.671  
SLICE_X1Y50.YQ                    SLICE_X2Y58.G1                        1.220  
SLICE_X1Y50.YQ                    SLICE_X0Y62.G1                        1.227  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.160ns.
--------------------------------------------------------------------------------
Slack:                  4.230ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>
Report:    2.160ns delay meets   6.390ns timing constraint by 4.230ns
From                              To                                Delay(ns)
SLICE_X1Y50.XQ                    SLICE_X1Y50.F2                        0.785  
SLICE_X1Y50.XQ                    SLICE_X1Y50.G2                        0.767  
SLICE_X1Y50.XQ                    SLICE_X1Y49.F2                        0.797  
SLICE_X1Y50.XQ                    SLICE_X1Y49.G2                        0.779  
SLICE_X1Y50.XQ                    SLICE_X2Y62.G2                        2.155  
SLICE_X1Y50.XQ                    SLICE_X0Y58.G2                        1.323  
SLICE_X1Y50.XQ                    SLICE_X0Y50.G2                        0.715  
SLICE_X1Y50.XQ                    SLICE_X2Y52.G2                        1.081  
SLICE_X1Y50.XQ                    SLICE_X0Y52.G2                        0.987  
SLICE_X1Y50.XQ                    SLICE_X2Y50.G2                        0.747  
SLICE_X1Y50.XQ                    SLICE_X2Y58.G2                        1.600  
SLICE_X1Y50.XQ                    SLICE_X0Y62.G2                        2.160  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.699ns.
--------------------------------------------------------------------------------
Slack:                  4.691ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>
Report:    1.699ns delay meets   6.390ns timing constraint by 4.691ns
From                              To                                Delay(ns)
SLICE_X1Y49.YQ                    SLICE_X1Y50.F3                        0.603  
SLICE_X1Y49.YQ                    SLICE_X1Y50.G4                        0.509  
SLICE_X1Y49.YQ                    SLICE_X1Y49.F1                        0.781  
SLICE_X1Y49.YQ                    SLICE_X1Y49.G1                        0.794  
SLICE_X1Y49.YQ                    SLICE_X2Y62.G3                        1.427  
SLICE_X1Y49.YQ                    SLICE_X0Y58.G3                        1.421  
SLICE_X1Y49.YQ                    SLICE_X0Y50.G3                        0.507  
SLICE_X1Y49.YQ                    SLICE_X2Y52.G3                        0.844  
SLICE_X1Y49.YQ                    SLICE_X0Y52.G3                        0.873  
SLICE_X1Y49.YQ                    SLICE_X2Y50.G3                        0.843  
SLICE_X1Y49.YQ                    SLICE_X2Y58.G3                        1.149  
SLICE_X1Y49.YQ                    SLICE_X0Y62.G3                        1.699  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.890ns.
--------------------------------------------------------------------------------
Slack:                  4.500ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>
Report:    1.890ns delay meets   6.390ns timing constraint by 4.500ns
From                              To                                Delay(ns)
SLICE_X1Y49.XQ                    SLICE_X1Y50.F1                        0.772  
SLICE_X1Y49.XQ                    SLICE_X1Y50.G1                        0.785  
SLICE_X1Y49.XQ                    SLICE_X1Y49.F4                        0.600  
SLICE_X1Y49.XQ                    SLICE_X1Y49.G4                        0.602  
SLICE_X1Y49.XQ                    SLICE_X2Y62.G4                        1.366  
SLICE_X1Y49.XQ                    SLICE_X0Y58.G4                        1.078  
SLICE_X1Y49.XQ                    SLICE_X0Y50.G4                        0.705  
SLICE_X1Y49.XQ                    SLICE_X2Y52.G4                        0.914  
SLICE_X1Y49.XQ                    SLICE_X0Y52.G4                        0.860  
SLICE_X1Y49.XQ                    SLICE_X2Y50.G4                        0.645  
SLICE_X1Y49.XQ                    SLICE_X2Y58.G4                        1.890  
SLICE_X1Y49.XQ                    SLICE_X0Y62.G4                        1.356  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.665ns.
--------------------------------------------------------------------------------
Slack:                  1.342ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>
Report:    1.665ns delay meets   3.007ns timing constraint by 1.342ns
From                              To                                Delay(ns)
SLICE_X1Y53.X                     SLICE_X3Y50.CE                        1.403  
SLICE_X1Y53.X                     SLICE_X3Y49.CE                        0.757  
SLICE_X1Y53.X                     SLICE_X2Y63.SR                        1.068  
SLICE_X1Y53.X                     SLICE_X0Y59.SR                        0.512  
SLICE_X1Y53.X                     SLICE_X0Y51.SR                        0.489  
SLICE_X1Y53.X                     SLICE_X2Y53.SR                        0.728  
SLICE_X1Y53.X                     SLICE_X0Y53.SR                        0.488  
SLICE_X1Y53.X                     SLICE_X2Y51.SR                        1.665  
SLICE_X1Y53.X                     SLICE_X2Y59.SR                        0.774  
SLICE_X1Y53.X                     SLICE_X0Y63.SR                        1.063  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.827ns.
--------------------------------------------------------------------------------
Slack:                  4.563ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>
Report:    1.827ns delay meets   6.390ns timing constraint by 4.563ns
From                              To                                Delay(ns)
SLICE_X3Y49.YQ                    SLICE_X3Y50.F1                        0.923  
SLICE_X3Y49.YQ                    SLICE_X3Y50.G1                        0.936  
SLICE_X3Y49.YQ                    SLICE_X3Y49.F4                        0.538  
SLICE_X3Y49.YQ                    SLICE_X2Y63.G1                        1.257  
SLICE_X3Y49.YQ                    SLICE_X0Y59.G1                        1.519  
SLICE_X3Y49.YQ                    SLICE_X0Y51.G1                        1.421  
SLICE_X3Y49.YQ                    SLICE_X2Y53.G1                        0.875  
SLICE_X3Y49.YQ                    SLICE_X0Y53.G1                        1.152  
SLICE_X3Y49.YQ                    SLICE_X2Y51.G1                        0.875  
SLICE_X3Y49.YQ                    SLICE_X2Y59.G1                        1.250  
SLICE_X3Y49.YQ                    SLICE_X0Y63.G1                        1.827  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.012ns.
--------------------------------------------------------------------------------
Slack:                  4.378ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>
Report:    2.012ns delay meets   6.390ns timing constraint by 4.378ns
From                              To                                Delay(ns)
SLICE_X3Y49.XQ                    SLICE_X3Y50.F4                        0.531  
SLICE_X3Y49.XQ                    SLICE_X3Y50.G4                        0.533  
SLICE_X3Y49.XQ                    SLICE_X3Y49.F1                        0.758  
SLICE_X3Y49.XQ                    SLICE_X3Y49.G1                        0.771  
SLICE_X3Y49.XQ                    SLICE_X2Y63.G2                        2.012  
SLICE_X3Y49.XQ                    SLICE_X0Y59.G2                        1.625  
SLICE_X3Y49.XQ                    SLICE_X0Y51.G2                        0.627  
SLICE_X3Y49.XQ                    SLICE_X2Y53.G2                        0.869  
SLICE_X3Y49.XQ                    SLICE_X0Y53.G2                        0.900  
SLICE_X3Y49.XQ                    SLICE_X2Y51.G2                        0.868  
SLICE_X3Y49.XQ                    SLICE_X2Y59.G2                        1.732  
SLICE_X3Y49.XQ                    SLICE_X0Y63.G2                        1.624  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.038ns.
--------------------------------------------------------------------------------
Slack:                  4.352ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>
Report:    2.038ns delay meets   6.390ns timing constraint by 4.352ns
From                              To                                Delay(ns)
SLICE_X3Y50.YQ                    SLICE_X3Y50.F2                        0.737  
SLICE_X3Y50.YQ                    SLICE_X3Y50.G2                        0.719  
SLICE_X3Y50.YQ                    SLICE_X3Y49.F2                        0.672  
SLICE_X3Y50.YQ                    SLICE_X3Y49.G2                        0.654  
SLICE_X3Y50.YQ                    SLICE_X2Y63.G3                        2.038  
SLICE_X3Y50.YQ                    SLICE_X0Y59.G3                        1.744  
SLICE_X3Y50.YQ                    SLICE_X0Y51.G3                        0.658  
SLICE_X3Y50.YQ                    SLICE_X2Y53.G3                        0.510  
SLICE_X3Y50.YQ                    SLICE_X0Y53.G3                        1.118  
SLICE_X3Y50.YQ                    SLICE_X2Y51.G3                        0.658  
SLICE_X3Y50.YQ                    SLICE_X2Y59.G3                        1.474  
SLICE_X3Y50.YQ                    SLICE_X0Y63.G3                        1.766  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.519ns.
--------------------------------------------------------------------------------
Slack:                  4.871ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>
Report:    1.519ns delay meets   6.390ns timing constraint by 4.871ns
From                              To                                Delay(ns)
SLICE_X3Y50.XQ                    SLICE_X3Y50.F3                        0.786  
SLICE_X3Y50.XQ                    SLICE_X3Y50.G3                        0.818  
SLICE_X3Y50.XQ                    SLICE_X3Y49.F3                        0.495  
SLICE_X3Y50.XQ                    SLICE_X3Y49.G3                        0.527  
SLICE_X3Y50.XQ                    SLICE_X2Y63.G4                        1.250  
SLICE_X3Y50.XQ                    SLICE_X0Y59.G4                        1.130  
SLICE_X3Y50.XQ                    SLICE_X0Y51.G4                        0.514  
SLICE_X3Y50.XQ                    SLICE_X2Y53.G4                        0.598  
SLICE_X3Y50.XQ                    SLICE_X0Y53.G4                        0.598  
SLICE_X3Y50.XQ                    SLICE_X2Y51.G4                        0.658  
SLICE_X3Y50.XQ                    SLICE_X2Y59.G4                        1.519  
SLICE_X3Y50.XQ                    SLICE_X0Y63.G4                        1.512  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.482ns.
--------------------------------------------------------------------------------
Slack:                  1.525ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>
Report:    1.482ns delay meets   3.007ns timing constraint by 1.525ns
From                              To                                Delay(ns)
SLICE_X3Y72.X                     SLICE_X1Y70.CE                        0.710  
SLICE_X3Y72.X                     SLICE_X1Y69.CE                        0.933  
SLICE_X3Y72.X                     SLICE_X0Y70.SR                        0.700  
SLICE_X3Y72.X                     SLICE_X2Y78.SR                        0.831  
SLICE_X3Y72.X                     SLICE_X2Y68.SR                        0.830  
SLICE_X3Y72.X                     SLICE_X2Y76.SR                        0.826  
SLICE_X3Y72.X                     SLICE_X0Y76.SR                        1.219  
SLICE_X3Y72.X                     SLICE_X2Y70.SR                        0.824  
SLICE_X3Y72.X                     SLICE_X0Y68.SR                        1.482  
SLICE_X3Y72.X                     SLICE_X0Y78.SR                        1.093  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.635ns.
--------------------------------------------------------------------------------
Slack:                  4.755ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>
Report:    1.635ns delay meets   6.390ns timing constraint by 4.755ns
From                              To                                Delay(ns)
SLICE_X1Y69.YQ                    SLICE_X1Y70.F4                        0.495  
SLICE_X1Y69.YQ                    SLICE_X1Y70.G4                        0.497  
SLICE_X1Y69.YQ                    SLICE_X1Y69.F4                        0.547  
SLICE_X1Y69.YQ                    SLICE_X0Y70.G1                        0.616  
SLICE_X1Y69.YQ                    SLICE_X2Y78.G1                        1.362  
SLICE_X1Y69.YQ                    SLICE_X2Y68.G1                        0.668  
SLICE_X1Y69.YQ                    SLICE_X2Y76.G1                        1.085  
SLICE_X1Y69.YQ                    SLICE_X0Y76.G1                        1.357  
SLICE_X1Y69.YQ                    SLICE_X2Y70.G1                        1.092  
SLICE_X1Y69.YQ                    SLICE_X0Y68.G1                        0.668  
SLICE_X1Y69.YQ                    SLICE_X0Y78.G1                        1.635  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.954ns.
--------------------------------------------------------------------------------
Slack:                  4.436ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>
Report:    1.954ns delay meets   6.390ns timing constraint by 4.436ns
From                              To                                Delay(ns)
SLICE_X1Y69.XQ                    SLICE_X1Y70.F3                        0.706  
SLICE_X1Y69.XQ                    SLICE_X1Y70.G3                        0.738  
SLICE_X1Y69.XQ                    SLICE_X1Y69.F2                        0.587  
SLICE_X1Y69.XQ                    SLICE_X1Y69.G1                        0.693  
SLICE_X1Y69.XQ                    SLICE_X0Y70.G2                        0.784  
SLICE_X1Y69.XQ                    SLICE_X2Y78.G2                        1.954  
SLICE_X1Y69.XQ                    SLICE_X2Y68.G2                        0.900  
SLICE_X1Y69.XQ                    SLICE_X2Y76.G2                        1.396  
SLICE_X1Y69.XQ                    SLICE_X0Y76.G2                        1.404  
SLICE_X1Y69.XQ                    SLICE_X2Y70.G2                        0.784  
SLICE_X1Y69.XQ                    SLICE_X0Y68.G2                        0.628  
SLICE_X1Y69.XQ                    SLICE_X0Y78.G2                        1.682  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.386ns.
--------------------------------------------------------------------------------
Slack:                  5.004ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>
Report:    1.386ns delay meets   6.390ns timing constraint by 5.004ns
From                              To                                Delay(ns)
SLICE_X1Y70.YQ                    SLICE_X1Y70.F2                        0.705  
SLICE_X1Y70.YQ                    SLICE_X1Y70.G2                        0.687  
SLICE_X1Y70.YQ                    SLICE_X1Y69.F3                        0.581  
SLICE_X1Y70.YQ                    SLICE_X1Y69.G3                        0.613  
SLICE_X1Y70.YQ                    SLICE_X0Y70.G3                        0.626  
SLICE_X1Y70.YQ                    SLICE_X2Y78.G3                        1.102  
SLICE_X1Y70.YQ                    SLICE_X2Y68.G3                        0.610  
SLICE_X1Y70.YQ                    SLICE_X2Y76.G3                        1.386  
SLICE_X1Y70.YQ                    SLICE_X0Y76.G3                        0.852  
SLICE_X1Y70.YQ                    SLICE_X2Y70.G3                        0.579  
SLICE_X1Y70.YQ                    SLICE_X0Y68.G3                        0.610  
SLICE_X1Y70.YQ                    SLICE_X0Y78.G3                        1.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.614ns.
--------------------------------------------------------------------------------
Slack:                  4.776ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>
Report:    1.614ns delay meets   6.390ns timing constraint by 4.776ns
From                              To                                Delay(ns)
SLICE_X1Y70.XQ                    SLICE_X1Y70.F1                        0.719  
SLICE_X1Y70.XQ                    SLICE_X1Y70.G1                        0.732  
SLICE_X1Y70.XQ                    SLICE_X1Y69.F1                        0.584  
SLICE_X1Y70.XQ                    SLICE_X1Y69.G4                        0.414  
SLICE_X1Y70.XQ                    SLICE_X0Y70.G4                        0.652  
SLICE_X1Y70.XQ                    SLICE_X2Y78.G4                        1.342  
SLICE_X1Y70.XQ                    SLICE_X2Y68.G4                        0.921  
SLICE_X1Y70.XQ                    SLICE_X2Y76.G4                        1.342  
SLICE_X1Y70.XQ                    SLICE_X0Y76.G4                        1.614  
SLICE_X1Y70.XQ                    SLICE_X2Y70.G4                        0.652  
SLICE_X1Y70.XQ                    SLICE_X0Y68.G4                        0.517  
SLICE_X1Y70.XQ                    SLICE_X0Y78.G4                        1.058  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.994ns.
--------------------------------------------------------------------------------
Slack:                  2.013ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>
Report:    0.994ns delay meets   3.007ns timing constraint by 2.013ns
From                              To                                Delay(ns)
SLICE_X1Y72.X                     SLICE_X3Y70.CE                        0.736  
SLICE_X1Y72.X                     SLICE_X3Y69.CE                        0.785  
SLICE_X1Y72.X                     SLICE_X0Y71.SR                        0.848  
SLICE_X1Y72.X                     SLICE_X2Y79.SR                        0.805  
SLICE_X1Y72.X                     SLICE_X2Y69.SR                        0.913  
SLICE_X1Y72.X                     SLICE_X2Y77.SR                        0.800  
SLICE_X1Y72.X                     SLICE_X0Y77.SR                        0.957  
SLICE_X1Y72.X                     SLICE_X2Y71.SR                        0.994  
SLICE_X1Y72.X                     SLICE_X0Y69.SR                        0.909  
SLICE_X1Y72.X                     SLICE_X0Y79.SR                        0.762  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.537ns.
--------------------------------------------------------------------------------
Slack:                  4.853ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>
Report:    1.537ns delay meets   6.390ns timing constraint by 4.853ns
From                              To                                Delay(ns)
SLICE_X3Y69.YQ                    SLICE_X3Y70.F4                        0.606  
SLICE_X3Y69.YQ                    SLICE_X3Y70.G4                        0.608  
SLICE_X3Y69.YQ                    SLICE_X3Y69.F4                        0.610  
SLICE_X3Y69.YQ                    SLICE_X0Y71.G1                        0.923  
SLICE_X3Y69.YQ                    SLICE_X2Y79.G1                        1.272  
SLICE_X3Y69.YQ                    SLICE_X2Y69.G1                        0.731  
SLICE_X3Y69.YQ                    SLICE_X2Y77.G1                        1.272  
SLICE_X3Y69.YQ                    SLICE_X0Y77.G1                        1.537  
SLICE_X3Y69.YQ                    SLICE_X2Y71.G1                        0.727  
SLICE_X3Y69.YQ                    SLICE_X0Y69.G1                        0.926  
SLICE_X3Y69.YQ                    SLICE_X0Y79.G1                        1.537  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.607ns.
--------------------------------------------------------------------------------
Slack:                  4.783ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>
Report:    1.607ns delay meets   6.390ns timing constraint by 4.783ns
From                              To                                Delay(ns)
SLICE_X3Y69.XQ                    SLICE_X3Y70.F3                        0.596  
SLICE_X3Y69.XQ                    SLICE_X3Y70.G3                        0.628  
SLICE_X3Y69.XQ                    SLICE_X3Y69.F3                        0.589  
SLICE_X3Y69.XQ                    SLICE_X3Y69.G3                        0.621  
SLICE_X3Y69.XQ                    SLICE_X0Y71.G2                        0.566  
SLICE_X3Y69.XQ                    SLICE_X2Y79.G2                        1.607  
SLICE_X3Y69.XQ                    SLICE_X2Y69.G2                        0.667  
SLICE_X3Y69.XQ                    SLICE_X2Y77.G2                        1.182  
SLICE_X3Y69.XQ                    SLICE_X0Y77.G2                        1.175  
SLICE_X3Y69.XQ                    SLICE_X2Y71.G2                        0.674  
SLICE_X3Y69.XQ                    SLICE_X0Y69.G2                        0.667  
SLICE_X3Y69.XQ                    SLICE_X0Y79.G2                        1.556  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.396ns.
--------------------------------------------------------------------------------
Slack:                  4.994ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>
Report:    1.396ns delay meets   6.390ns timing constraint by 4.994ns
From                              To                                Delay(ns)
SLICE_X3Y70.YQ                    SLICE_X3Y70.F2                        0.669  
SLICE_X3Y70.YQ                    SLICE_X3Y70.G2                        0.651  
SLICE_X3Y70.YQ                    SLICE_X3Y69.F2                        0.695  
SLICE_X3Y70.YQ                    SLICE_X3Y69.G2                        0.677  
SLICE_X3Y70.YQ                    SLICE_X0Y71.G3                        0.590  
SLICE_X3Y70.YQ                    SLICE_X2Y79.G3                        1.127  
SLICE_X3Y70.YQ                    SLICE_X2Y69.G3                        0.616  
SLICE_X3Y70.YQ                    SLICE_X2Y77.G3                        1.396  
SLICE_X3Y70.YQ                    SLICE_X0Y77.G3                        0.734  
SLICE_X3Y70.YQ                    SLICE_X2Y71.G3                        0.590  
SLICE_X3Y70.YQ                    SLICE_X0Y69.G3                        0.889  
SLICE_X3Y70.YQ                    SLICE_X0Y79.G3                        1.003  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.485ns.
--------------------------------------------------------------------------------
Slack:                  4.905ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>
Report:    1.485ns delay meets   6.390ns timing constraint by 4.905ns
From                              To                                Delay(ns)
SLICE_X3Y70.XQ                    SLICE_X3Y70.F1                        0.652  
SLICE_X3Y70.XQ                    SLICE_X3Y70.G1                        0.665  
SLICE_X3Y70.XQ                    SLICE_X3Y69.F1                        0.619  
SLICE_X3Y70.XQ                    SLICE_X3Y69.G1                        0.632  
SLICE_X3Y70.XQ                    SLICE_X0Y71.G4                        0.519  
SLICE_X3Y70.XQ                    SLICE_X2Y79.G4                        1.216  
SLICE_X3Y70.XQ                    SLICE_X2Y69.G4                        0.552  
SLICE_X3Y70.XQ                    SLICE_X2Y77.G4                        1.485  
SLICE_X3Y70.XQ                    SLICE_X0Y77.G4                        1.394  
SLICE_X3Y70.XQ                    SLICE_X2Y71.G4                        0.585  
SLICE_X3Y70.XQ                    SLICE_X0Y69.G4                        0.808  
SLICE_X3Y70.XQ                    SLICE_X0Y79.G4                        1.394  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X3Y55.Y                     SLICE_X2Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.511ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>
Report:    0.511ns delay meets   0.580ns timing constraint by 0.069ns
From                              To                                Delay(ns)
K3.I                              SLICE_X0Y54.F3                        0.432  
K3.I                              SLICE_X0Y54.G3                        0.433  
K3.I                              SLICE_X0Y55.F3                        0.432  
K3.I                              SLICE_X0Y55.G3                        0.433  
K3.I                              SLICE_X2Y54.F3                        0.449  
K3.I                              SLICE_X2Y54.G3                        0.450  
K3.I                              SLICE_X2Y55.F3                        0.449  
K3.I                              SLICE_X2Y55.G3                        0.450  
K3.I                              SLICE_X3Y54.G2                        0.511  
K3.I                              SLICE_X1Y54.G2                        0.494  
K3.I                              SLICE_X3Y55.G1                        0.488  
K3.I                              SLICE_X1Y55.G1                        0.483  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X3Y54.Y                     SLICE_X2Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X2Y55.Y                     SLICE_X3Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X2Y54.X                     SLICE_X2Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X2Y54.Y                     SLICE_X3Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X1Y55.Y                     SLICE_X0Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X1Y54.Y                     SLICE_X0Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X0Y55.Y                     SLICE_X1Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X0Y54.X                     SLICE_X0Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X0Y54.Y                     SLICE_X1Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X3Y75.Y                     SLICE_X2Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.536ns.
--------------------------------------------------------------------------------
Slack:                  0.044ns INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>
Report:    0.536ns delay meets   0.580ns timing constraint by 0.044ns
From                              To                                Delay(ns)
K6.I                              SLICE_X0Y74.F3                        0.457  
K6.I                              SLICE_X0Y74.G3                        0.458  
K6.I                              SLICE_X0Y75.F3                        0.457  
K6.I                              SLICE_X0Y75.G3                        0.458  
K6.I                              SLICE_X2Y74.F3                        0.474  
K6.I                              SLICE_X2Y74.G3                        0.475  
K6.I                              SLICE_X2Y75.F3                        0.474  
K6.I                              SLICE_X2Y75.G3                        0.475  
K6.I                              SLICE_X3Y75.G1                        0.502  
K6.I                              SLICE_X1Y75.G3                        0.424  
K6.I                              SLICE_X3Y74.G2                        0.536  
K6.I                              SLICE_X1Y74.G2                        0.519  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X3Y74.Y                     SLICE_X2Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X2Y75.Y                     SLICE_X3Y75.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X2Y74.X                     SLICE_X2Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X2Y74.Y                     SLICE_X3Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X1Y75.Y                     SLICE_X0Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X1Y74.Y                     SLICE_X0Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X0Y75.Y                     SLICE_X1Y75.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X0Y74.X                     SLICE_X0Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X0Y74.Y                     SLICE_X1Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay5"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.074ns.
--------------------------------------------------------------------------------
Slack:                  0.126ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5
Report:    0.074ns delay meets   0.200ns timing constraint by 0.126ns
From                              To                                Delay(ns)
SLICE_X1Y66.Y                     SLICE_X0Y67.F2                        0.074  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div"        
 MAXDELAY = 3.007 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.192ns.
--------------------------------------------------------------------------------
Slack:                  1.815ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div
Report:    1.192ns delay meets   3.007ns timing constraint by 1.815ns
From                              To                                Delay(ns)
SLICE_X0Y67.X                     SLICE_X1Y53.BY                        1.060  
SLICE_X0Y67.X                     SLICE_X3Y72.F2                        0.751  
SLICE_X0Y67.X                     SLICE_X3Y72.G2                        0.733  
SLICE_X0Y67.X                     SLICE_X3Y53.F1                        1.179  
SLICE_X0Y67.X                     SLICE_X3Y53.G1                        1.192  
SLICE_X0Y67.X                     SLICE_X1Y72.BY                        0.757  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay3"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3
Report:    0.155ns delay meets   0.200ns timing constraint by 0.045ns
From                              To                                Delay(ns)
SLICE_X1Y67.Y                     SLICE_X0Y66.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay4"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.046ns.
--------------------------------------------------------------------------------
Slack:                  0.154ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4
Report:    0.046ns delay meets   0.200ns timing constraint by 0.154ns
From                              To                                Delay(ns)
SLICE_X0Y66.X                     SLICE_X1Y66.G4                        0.046  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay1"         MAXDELAY = 0.2 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.401ns.
--------------------------------------------------------------------------------
Slack:                  -0.201ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1
Error:      0.401ns delay exceeds   0.200ns timing constraint by 0.201ns
From                              To                                Delay(ns)
SLICE_X1Y66.X                     SLICE_X0Y67.G4                        0.401  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay2"         MAXDELAY = 0.2 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.341ns.
--------------------------------------------------------------------------------
Slack:                  -0.141ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2
Error:      0.341ns delay exceeds   0.200ns timing constraint by 0.141ns
From                              To                                Delay(ns)
SLICE_X0Y67.Y                     SLICE_X1Y67.G4                        0.341  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>" MAXDELAY      
   = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y23.X                    SLICE_X28Y20.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y21.X                    SLICE_X28Y18.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y19.X                    SLICE_X28Y16.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------
Slack: 3.519ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = 
PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12033 paths analyzed, 2313 endpoints analyzed, 213 failing endpoints
 213 timing errors detected. (213 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.433ns.
--------------------------------------------------------------------------------

Paths for end point INST_MMU/ddr2_data_buffer_20 (SLICE_X19Y18.G4), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_10 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_20 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.039ns (Levels of Logic = 8)
  Clock Path Skew:      0.041ns (0.273 - 0.232)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_10 to INST_MMU/ddr2_data_buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.676   INST_MMU/ram_access_cnt<10>
                                                       INST_MMU/ram_access_cnt_10
    SLICE_X14Y9.G4       net (fanout=5)        0.619   INST_MMU/ram_access_cnt<10>
    SLICE_X14Y9.Y        Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X14Y9.F3       net (fanout=1)        0.043   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X14Y9.X        Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X14Y8.G2       net (fanout=11)       0.287   INST_MMU/br_data_in_and0000
    SLICE_X14Y8.Y        Tilo                  0.707   INST_MMU/N27
                                                       INST_MMU/data_out_10_and000011
    SLICE_X14Y8.F4       net (fanout=8)        0.149   INST_MMU/ddr2_data_buffer_10_and0000
    SLICE_X14Y8.X        Tilo                  0.692   INST_MMU/N27
                                                       INST_MMU/ddr2_data_buffer_16_mux000011
    SLICE_X19Y13.G4      net (fanout=2)        0.569   INST_MMU/N27
    SLICE_X19Y13.Y       Tilo                  0.648   N2892
                                                       INST_MMU/ddr2_data_buffer_16_mux0000186
    SLICE_X18Y20.G4      net (fanout=8)        0.774   INST_MMU/N4
    SLICE_X18Y20.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_20_mux000022
                                                       INST_MMU/ddr2_data_buffer_20_mux000022_SW0
    SLICE_X18Y20.F4      net (fanout=1)        0.060   INST_MMU/ddr2_data_buffer_20_mux000022_SW0/O
    SLICE_X18Y20.X       Tilo                  0.692   INST_MMU/ddr2_data_buffer_20_mux000022
                                                       INST_MMU/ddr2_data_buffer_20_mux000022
    SLICE_X19Y18.G4      net (fanout=1)        0.290   INST_MMU/ddr2_data_buffer_20_mux000022
    SLICE_X19Y18.CLK     Tgck                  0.727   INST_MMU/ddr2_data_buffer<21>
                                                       INST_MMU/ddr2_data_buffer_20_mux000040
                                                       INST_MMU/ddr2_data_buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      9.039ns (6.248ns logic, 2.791ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_6 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_20 (FF)
  Requirement:          7.518ns
  Data Path Delay:      8.822ns (Levels of Logic = 8)
  Clock Path Skew:      0.022ns (0.273 - 0.251)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_6 to INST_MMU/ddr2_data_buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.YQ       Tcko                  0.580   INST_MMU/ram_access_cnt<7>
                                                       INST_MMU/ram_access_cnt_6
    SLICE_X14Y9.G2       net (fanout=4)        0.498   INST_MMU/ram_access_cnt<6>
    SLICE_X14Y9.Y        Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X14Y9.F3       net (fanout=1)        0.043   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X14Y9.X        Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X14Y8.G2       net (fanout=11)       0.287   INST_MMU/br_data_in_and0000
    SLICE_X14Y8.Y        Tilo                  0.707   INST_MMU/N27
                                                       INST_MMU/data_out_10_and000011
    SLICE_X14Y8.F4       net (fanout=8)        0.149   INST_MMU/ddr2_data_buffer_10_and0000
    SLICE_X14Y8.X        Tilo                  0.692   INST_MMU/N27
                                                       INST_MMU/ddr2_data_buffer_16_mux000011
    SLICE_X19Y13.G4      net (fanout=2)        0.569   INST_MMU/N27
    SLICE_X19Y13.Y       Tilo                  0.648   N2892
                                                       INST_MMU/ddr2_data_buffer_16_mux0000186
    SLICE_X18Y20.G4      net (fanout=8)        0.774   INST_MMU/N4
    SLICE_X18Y20.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_20_mux000022
                                                       INST_MMU/ddr2_data_buffer_20_mux000022_SW0
    SLICE_X18Y20.F4      net (fanout=1)        0.060   INST_MMU/ddr2_data_buffer_20_mux000022_SW0/O
    SLICE_X18Y20.X       Tilo                  0.692   INST_MMU/ddr2_data_buffer_20_mux000022
                                                       INST_MMU/ddr2_data_buffer_20_mux000022
    SLICE_X19Y18.G4      net (fanout=1)        0.290   INST_MMU/ddr2_data_buffer_20_mux000022
    SLICE_X19Y18.CLK     Tgck                  0.727   INST_MMU/ddr2_data_buffer<21>
                                                       INST_MMU/ddr2_data_buffer_20_mux000040
                                                       INST_MMU/ddr2_data_buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      8.822ns (6.152ns logic, 2.670ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_5 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_20 (FF)
  Requirement:          7.518ns
  Data Path Delay:      8.756ns (Levels of Logic = 8)
  Clock Path Skew:      0.022ns (0.273 - 0.251)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_5 to INST_MMU/ddr2_data_buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.XQ       Tcko                  0.591   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_5
    SLICE_X14Y9.G3       net (fanout=4)        0.421   INST_MMU/ram_access_cnt<5>
    SLICE_X14Y9.Y        Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X14Y9.F3       net (fanout=1)        0.043   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X14Y9.X        Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X14Y8.G2       net (fanout=11)       0.287   INST_MMU/br_data_in_and0000
    SLICE_X14Y8.Y        Tilo                  0.707   INST_MMU/N27
                                                       INST_MMU/data_out_10_and000011
    SLICE_X14Y8.F4       net (fanout=8)        0.149   INST_MMU/ddr2_data_buffer_10_and0000
    SLICE_X14Y8.X        Tilo                  0.692   INST_MMU/N27
                                                       INST_MMU/ddr2_data_buffer_16_mux000011
    SLICE_X19Y13.G4      net (fanout=2)        0.569   INST_MMU/N27
    SLICE_X19Y13.Y       Tilo                  0.648   N2892
                                                       INST_MMU/ddr2_data_buffer_16_mux0000186
    SLICE_X18Y20.G4      net (fanout=8)        0.774   INST_MMU/N4
    SLICE_X18Y20.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_20_mux000022
                                                       INST_MMU/ddr2_data_buffer_20_mux000022_SW0
    SLICE_X18Y20.F4      net (fanout=1)        0.060   INST_MMU/ddr2_data_buffer_20_mux000022_SW0/O
    SLICE_X18Y20.X       Tilo                  0.692   INST_MMU/ddr2_data_buffer_20_mux000022
                                                       INST_MMU/ddr2_data_buffer_20_mux000022
    SLICE_X19Y18.G4      net (fanout=1)        0.290   INST_MMU/ddr2_data_buffer_20_mux000022
    SLICE_X19Y18.CLK     Tgck                  0.727   INST_MMU/ddr2_data_buffer<21>
                                                       INST_MMU/ddr2_data_buffer_20_mux000040
                                                       INST_MMU/ddr2_data_buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      8.756ns (6.163ns logic, 2.593ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/ddr2_data_buffer_16 (SLICE_X20Y17.G1), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_10 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_16 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.012ns (Levels of Logic = 8)
  Clock Path Skew:      0.044ns (0.276 - 0.232)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_10 to INST_MMU/ddr2_data_buffer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.676   INST_MMU/ram_access_cnt<10>
                                                       INST_MMU/ram_access_cnt_10
    SLICE_X14Y9.G4       net (fanout=5)        0.619   INST_MMU/ram_access_cnt<10>
    SLICE_X14Y9.Y        Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X14Y9.F3       net (fanout=1)        0.043   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X14Y9.X        Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X14Y8.G2       net (fanout=11)       0.287   INST_MMU/br_data_in_and0000
    SLICE_X14Y8.Y        Tilo                  0.707   INST_MMU/N27
                                                       INST_MMU/data_out_10_and000011
    SLICE_X14Y8.F4       net (fanout=8)        0.149   INST_MMU/ddr2_data_buffer_10_and0000
    SLICE_X14Y8.X        Tilo                  0.692   INST_MMU/N27
                                                       INST_MMU/ddr2_data_buffer_16_mux000011
    SLICE_X19Y13.G4      net (fanout=2)        0.569   INST_MMU/N27
    SLICE_X19Y13.Y       Tilo                  0.648   N2892
                                                       INST_MMU/ddr2_data_buffer_16_mux0000186
    SLICE_X20Y16.G3      net (fanout=8)        0.782   INST_MMU/N4
    SLICE_X20Y16.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_16_mux000022
                                                       INST_MMU/ddr2_data_buffer_16_mux000022_SW0
    SLICE_X20Y16.F4      net (fanout=1)        0.060   INST_MMU/ddr2_data_buffer_16_mux000022_SW0/O
    SLICE_X20Y16.X       Tilo                  0.692   INST_MMU/ddr2_data_buffer_16_mux000022
                                                       INST_MMU/ddr2_data_buffer_16_mux000022
    SLICE_X20Y17.G1      net (fanout=1)        0.165   INST_MMU/ddr2_data_buffer_16_mux000022
    SLICE_X20Y17.CLK     Tgck                  0.817   INST_MMU/ddr2_data_buffer<17>
                                                       INST_MMU/ddr2_data_buffer_16_mux000040
                                                       INST_MMU/ddr2_data_buffer_16
    -------------------------------------------------  ---------------------------
    Total                                      9.012ns (6.338ns logic, 2.674ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_6 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_16 (FF)
  Requirement:          7.518ns
  Data Path Delay:      8.795ns (Levels of Logic = 8)
  Clock Path Skew:      0.025ns (0.276 - 0.251)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_6 to INST_MMU/ddr2_data_buffer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.YQ       Tcko                  0.580   INST_MMU/ram_access_cnt<7>
                                                       INST_MMU/ram_access_cnt_6
    SLICE_X14Y9.G2       net (fanout=4)        0.498   INST_MMU/ram_access_cnt<6>
    SLICE_X14Y9.Y        Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X14Y9.F3       net (fanout=1)        0.043   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X14Y9.X        Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X14Y8.G2       net (fanout=11)       0.287   INST_MMU/br_data_in_and0000
    SLICE_X14Y8.Y        Tilo                  0.707   INST_MMU/N27
                                                       INST_MMU/data_out_10_and000011
    SLICE_X14Y8.F4       net (fanout=8)        0.149   INST_MMU/ddr2_data_buffer_10_and0000
    SLICE_X14Y8.X        Tilo                  0.692   INST_MMU/N27
                                                       INST_MMU/ddr2_data_buffer_16_mux000011
    SLICE_X19Y13.G4      net (fanout=2)        0.569   INST_MMU/N27
    SLICE_X19Y13.Y       Tilo                  0.648   N2892
                                                       INST_MMU/ddr2_data_buffer_16_mux0000186
    SLICE_X20Y16.G3      net (fanout=8)        0.782   INST_MMU/N4
    SLICE_X20Y16.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_16_mux000022
                                                       INST_MMU/ddr2_data_buffer_16_mux000022_SW0
    SLICE_X20Y16.F4      net (fanout=1)        0.060   INST_MMU/ddr2_data_buffer_16_mux000022_SW0/O
    SLICE_X20Y16.X       Tilo                  0.692   INST_MMU/ddr2_data_buffer_16_mux000022
                                                       INST_MMU/ddr2_data_buffer_16_mux000022
    SLICE_X20Y17.G1      net (fanout=1)        0.165   INST_MMU/ddr2_data_buffer_16_mux000022
    SLICE_X20Y17.CLK     Tgck                  0.817   INST_MMU/ddr2_data_buffer<17>
                                                       INST_MMU/ddr2_data_buffer_16_mux000040
                                                       INST_MMU/ddr2_data_buffer_16
    -------------------------------------------------  ---------------------------
    Total                                      8.795ns (6.242ns logic, 2.553ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_5 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_16 (FF)
  Requirement:          7.518ns
  Data Path Delay:      8.729ns (Levels of Logic = 8)
  Clock Path Skew:      0.025ns (0.276 - 0.251)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_5 to INST_MMU/ddr2_data_buffer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.XQ       Tcko                  0.591   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_5
    SLICE_X14Y9.G3       net (fanout=4)        0.421   INST_MMU/ram_access_cnt<5>
    SLICE_X14Y9.Y        Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X14Y9.F3       net (fanout=1)        0.043   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X14Y9.X        Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X14Y8.G2       net (fanout=11)       0.287   INST_MMU/br_data_in_and0000
    SLICE_X14Y8.Y        Tilo                  0.707   INST_MMU/N27
                                                       INST_MMU/data_out_10_and000011
    SLICE_X14Y8.F4       net (fanout=8)        0.149   INST_MMU/ddr2_data_buffer_10_and0000
    SLICE_X14Y8.X        Tilo                  0.692   INST_MMU/N27
                                                       INST_MMU/ddr2_data_buffer_16_mux000011
    SLICE_X19Y13.G4      net (fanout=2)        0.569   INST_MMU/N27
    SLICE_X19Y13.Y       Tilo                  0.648   N2892
                                                       INST_MMU/ddr2_data_buffer_16_mux0000186
    SLICE_X20Y16.G3      net (fanout=8)        0.782   INST_MMU/N4
    SLICE_X20Y16.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_16_mux000022
                                                       INST_MMU/ddr2_data_buffer_16_mux000022_SW0
    SLICE_X20Y16.F4      net (fanout=1)        0.060   INST_MMU/ddr2_data_buffer_16_mux000022_SW0/O
    SLICE_X20Y16.X       Tilo                  0.692   INST_MMU/ddr2_data_buffer_16_mux000022
                                                       INST_MMU/ddr2_data_buffer_16_mux000022
    SLICE_X20Y17.G1      net (fanout=1)        0.165   INST_MMU/ddr2_data_buffer_16_mux000022
    SLICE_X20Y17.CLK     Tgck                  0.817   INST_MMU/ddr2_data_buffer<17>
                                                       INST_MMU/ddr2_data_buffer_16_mux000040
                                                       INST_MMU/ddr2_data_buffer_16
    -------------------------------------------------  ---------------------------
    Total                                      8.729ns (6.253ns logic, 2.476ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/ddr2_data_buffer_21 (SLICE_X19Y18.F4), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_10 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_21 (FF)
  Requirement:          7.518ns
  Data Path Delay:      8.909ns (Levels of Logic = 8)
  Clock Path Skew:      0.041ns (0.273 - 0.232)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_10 to INST_MMU/ddr2_data_buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.676   INST_MMU/ram_access_cnt<10>
                                                       INST_MMU/ram_access_cnt_10
    SLICE_X14Y9.G4       net (fanout=5)        0.619   INST_MMU/ram_access_cnt<10>
    SLICE_X14Y9.Y        Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X14Y9.F3       net (fanout=1)        0.043   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X14Y9.X        Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X14Y8.G2       net (fanout=11)       0.287   INST_MMU/br_data_in_and0000
    SLICE_X14Y8.Y        Tilo                  0.707   INST_MMU/N27
                                                       INST_MMU/data_out_10_and000011
    SLICE_X14Y8.F4       net (fanout=8)        0.149   INST_MMU/ddr2_data_buffer_10_and0000
    SLICE_X14Y8.X        Tilo                  0.692   INST_MMU/N27
                                                       INST_MMU/ddr2_data_buffer_16_mux000011
    SLICE_X19Y13.G4      net (fanout=2)        0.569   INST_MMU/N27
    SLICE_X19Y13.Y       Tilo                  0.648   N2892
                                                       INST_MMU/ddr2_data_buffer_16_mux0000186
    SLICE_X17Y18.G4      net (fanout=8)        0.725   INST_MMU/N4
    SLICE_X17Y18.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer_21_mux000022
                                                       INST_MMU/ddr2_data_buffer_21_mux000022_SW0
    SLICE_X17Y18.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_21_mux000022_SW0/O
    SLICE_X17Y18.X       Tilo                  0.643   INST_MMU/ddr2_data_buffer_21_mux000022
                                                       INST_MMU/ddr2_data_buffer_21_mux000022
    SLICE_X19Y18.F4      net (fanout=1)        0.339   INST_MMU/ddr2_data_buffer_21_mux000022
    SLICE_X19Y18.CLK     Tfck                  0.722   INST_MMU/ddr2_data_buffer<21>
                                                       INST_MMU/ddr2_data_buffer_21_mux000040
                                                       INST_MMU/ddr2_data_buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      8.909ns (6.135ns logic, 2.774ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_6 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_21 (FF)
  Requirement:          7.518ns
  Data Path Delay:      8.692ns (Levels of Logic = 8)
  Clock Path Skew:      0.022ns (0.273 - 0.251)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_6 to INST_MMU/ddr2_data_buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.YQ       Tcko                  0.580   INST_MMU/ram_access_cnt<7>
                                                       INST_MMU/ram_access_cnt_6
    SLICE_X14Y9.G2       net (fanout=4)        0.498   INST_MMU/ram_access_cnt<6>
    SLICE_X14Y9.Y        Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X14Y9.F3       net (fanout=1)        0.043   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X14Y9.X        Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X14Y8.G2       net (fanout=11)       0.287   INST_MMU/br_data_in_and0000
    SLICE_X14Y8.Y        Tilo                  0.707   INST_MMU/N27
                                                       INST_MMU/data_out_10_and000011
    SLICE_X14Y8.F4       net (fanout=8)        0.149   INST_MMU/ddr2_data_buffer_10_and0000
    SLICE_X14Y8.X        Tilo                  0.692   INST_MMU/N27
                                                       INST_MMU/ddr2_data_buffer_16_mux000011
    SLICE_X19Y13.G4      net (fanout=2)        0.569   INST_MMU/N27
    SLICE_X19Y13.Y       Tilo                  0.648   N2892
                                                       INST_MMU/ddr2_data_buffer_16_mux0000186
    SLICE_X17Y18.G4      net (fanout=8)        0.725   INST_MMU/N4
    SLICE_X17Y18.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer_21_mux000022
                                                       INST_MMU/ddr2_data_buffer_21_mux000022_SW0
    SLICE_X17Y18.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_21_mux000022_SW0/O
    SLICE_X17Y18.X       Tilo                  0.643   INST_MMU/ddr2_data_buffer_21_mux000022
                                                       INST_MMU/ddr2_data_buffer_21_mux000022
    SLICE_X19Y18.F4      net (fanout=1)        0.339   INST_MMU/ddr2_data_buffer_21_mux000022
    SLICE_X19Y18.CLK     Tfck                  0.722   INST_MMU/ddr2_data_buffer<21>
                                                       INST_MMU/ddr2_data_buffer_21_mux000040
                                                       INST_MMU/ddr2_data_buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      8.692ns (6.039ns logic, 2.653ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_5 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_21 (FF)
  Requirement:          7.518ns
  Data Path Delay:      8.626ns (Levels of Logic = 8)
  Clock Path Skew:      0.022ns (0.273 - 0.251)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_5 to INST_MMU/ddr2_data_buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.XQ       Tcko                  0.591   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_5
    SLICE_X14Y9.G3       net (fanout=4)        0.421   INST_MMU/ram_access_cnt<5>
    SLICE_X14Y9.Y        Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X14Y9.F3       net (fanout=1)        0.043   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X14Y9.X        Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X14Y8.G2       net (fanout=11)       0.287   INST_MMU/br_data_in_and0000
    SLICE_X14Y8.Y        Tilo                  0.707   INST_MMU/N27
                                                       INST_MMU/data_out_10_and000011
    SLICE_X14Y8.F4       net (fanout=8)        0.149   INST_MMU/ddr2_data_buffer_10_and0000
    SLICE_X14Y8.X        Tilo                  0.692   INST_MMU/N27
                                                       INST_MMU/ddr2_data_buffer_16_mux000011
    SLICE_X19Y13.G4      net (fanout=2)        0.569   INST_MMU/N27
    SLICE_X19Y13.Y       Tilo                  0.648   N2892
                                                       INST_MMU/ddr2_data_buffer_16_mux0000186
    SLICE_X17Y18.G4      net (fanout=8)        0.725   INST_MMU/N4
    SLICE_X17Y18.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer_21_mux000022
                                                       INST_MMU/ddr2_data_buffer_21_mux000022_SW0
    SLICE_X17Y18.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_21_mux000022_SW0/O
    SLICE_X17Y18.X       Tilo                  0.643   INST_MMU/ddr2_data_buffer_21_mux000022
                                                       INST_MMU/ddr2_data_buffer_21_mux000022
    SLICE_X19Y18.F4      net (fanout=1)        0.339   INST_MMU/ddr2_data_buffer_21_mux000022
    SLICE_X19Y18.CLK     Tfck                  0.722   INST_MMU/ddr2_data_buffer<21>
                                                       INST_MMU/ddr2_data_buffer_21_mux000040
                                                       INST_MMU/ddr2_data_buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      8.626ns (6.050ns logic, 2.576ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_5/SRL16E (SLICE_X6Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_7 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_5/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.359 - 0.286)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_7 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_5/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.XQ       Tcko                  0.473   INST_MMU/INST_DDR2_Control_VHDL/input_adress<7>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_7
    SLICE_X6Y14.BX       net (fanout=1)        0.349   INST_MMU/INST_DDR2_Control_VHDL/input_adress<7>
    SLICE_X6Y14.CLK      Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg<5>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_5/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.327ns logic, 0.349ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_4/SRL16E (SLICE_X6Y14.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_6 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_4/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.359 - 0.286)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_6 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_4/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.YQ       Tcko                  0.464   INST_MMU/INST_DDR2_Control_VHDL/input_adress<7>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_6
    SLICE_X6Y14.BY       net (fanout=1)        0.361   INST_MMU/INST_DDR2_Control_VHDL/input_adress<6>
    SLICE_X6Y14.CLK      Tdh         (-Th)     0.126   INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg<5>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_4/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.338ns logic, 0.361ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_3/SRL16E (SLICE_X4Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.644ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_5 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_3/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.283 - 0.219)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_5 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_3/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y5.XQ        Tcko                  0.505   INST_MMU/INST_DDR2_Control_VHDL/input_adress<5>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_5
    SLICE_X4Y4.BX        net (fanout=1)        0.349   INST_MMU/INST_DDR2_Control_VHDL/input_adress<5>
    SLICE_X4Y4.CLK       Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg<3>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_3/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.708ns (0.359ns logic, 0.349ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.947ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: INST_MMU/INST_BLOCKRAM/Mram_cells/CLKA
  Logical resource: INST_MMU/INST_BLOCKRAM/Mram_cells/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_tb
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WA_FSM_FFd4/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WA_FSM_FFd4/SR
  Location pin: SLICE_X8Y25.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WA_FSM_FFd4/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WA_FSM_FFd4/SR
  Location pin: SLICE_X8Y25.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm 
= PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK         
PHASE 1.879675 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1065 paths analyzed, 553 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.462ns.
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_3 (SLICE_X35Y53.BX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_0 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_3 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.391ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.598 - 0.669)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_0 to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.YQ      Tcko                  0.580   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<1>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_0
    SLICE_X2Y52.F1       net (fanout=8)        4.179   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<0>
    SLICE_X2Y52.X        Tilo                  0.692   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<3>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit3.SLICEM_F
    SLICE_X35Y53.BX      net (fanout=1)        1.689   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<3>
    SLICE_X35Y53.CLK     Tdick                 0.251   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r<3>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_3
    -------------------------------------------------  ---------------------------
    Total                                      7.391ns (1.523ns logic, 5.868ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_1 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_3 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.054ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.598 - 0.669)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_1 to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.XQ      Tcko                  0.591   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<1>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_1
    SLICE_X2Y52.F2       net (fanout=8)        3.831   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<1>
    SLICE_X2Y52.X        Tilo                  0.692   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<3>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit3.SLICEM_F
    SLICE_X35Y53.BX      net (fanout=1)        1.689   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<3>
    SLICE_X35Y53.CLK     Tdick                 0.251   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r<3>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_3
    -------------------------------------------------  ---------------------------
    Total                                      7.054ns (1.534ns logic, 5.520ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_3 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_3 (FF)
  Requirement:          7.518ns
  Data Path Delay:      4.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.136ns (0.598 - 0.734)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_3 to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.XQ       Tcko                  0.591   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<3>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_3
    SLICE_X2Y52.F4       net (fanout=8)        1.263   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<3>
    SLICE_X2Y52.X        Tilo                  0.692   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<3>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit3.SLICEM_F
    SLICE_X35Y53.BX      net (fanout=1)        1.689   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<3>
    SLICE_X35Y53.CLK     Tdick                 0.251   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r<3>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (1.534ns logic, 2.952ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_12 (SLICE_X27Y22.BY), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_5 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_12 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.281ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (0.590 - 0.710)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_5 to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.XQ       Tcko                  0.591   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<5>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_5
    SLICE_X0Y76.F2       net (fanout=8)        2.295   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<5>
    SLICE_X0Y76.X        Tilo                  0.692   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<12>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit4.SLICEM_F
    SLICE_X27Y22.BY      net (fanout=1)        3.389   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<12>
    SLICE_X27Y22.CLK     Tdick                 0.314   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r<13>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_12
    -------------------------------------------------  ---------------------------
    Total                                      7.281ns (1.597ns logic, 5.684ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_6 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_12 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.582ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (0.590 - 0.710)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_6 to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y60.YQ       Tcko                  0.676   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<7>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_6
    SLICE_X0Y76.F3       net (fanout=8)        1.511   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<6>
    SLICE_X0Y76.X        Tilo                  0.692   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<12>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit4.SLICEM_F
    SLICE_X27Y22.BY      net (fanout=1)        3.389   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<12>
    SLICE_X27Y22.CLK     Tdick                 0.314   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r<13>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_12
    -------------------------------------------------  ---------------------------
    Total                                      6.582ns (1.682ns logic, 4.900ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_4 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_12 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.554ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (0.590 - 0.710)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_4 to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.YQ       Tcko                  0.580   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<5>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_4
    SLICE_X0Y76.F1       net (fanout=8)        1.579   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<4>
    SLICE_X0Y76.X        Tilo                  0.692   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<12>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit4.SLICEM_F
    SLICE_X27Y22.BY      net (fanout=1)        3.389   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<12>
    SLICE_X27Y22.CLK     Tdick                 0.314   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r<13>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_12
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (1.586ns logic, 4.968ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_5 (SLICE_X23Y56.BX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_0 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_5 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.287ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.579 - 0.669)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_0 to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.YQ      Tcko                  0.580   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<1>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_0
    SLICE_X2Y50.F1       net (fanout=8)        4.179   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<0>
    SLICE_X2Y50.X        Tilo                  0.692   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<5>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F
    SLICE_X23Y56.BX      net (fanout=1)        1.585   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<5>
    SLICE_X23Y56.CLK     Tdick                 0.251   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r<5>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_5
    -------------------------------------------------  ---------------------------
    Total                                      7.287ns (1.523ns logic, 5.764ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_1 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_5 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.683ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.579 - 0.669)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_1 to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.XQ      Tcko                  0.591   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<1>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_1
    SLICE_X2Y50.F2       net (fanout=8)        3.564   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<1>
    SLICE_X2Y50.X        Tilo                  0.692   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<5>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F
    SLICE_X23Y56.BX      net (fanout=1)        1.585   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<5>
    SLICE_X23Y56.CLK     Tdick                 0.251   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r<5>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_5
    -------------------------------------------------  ---------------------------
    Total                                      6.683ns (1.534ns logic, 5.149ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_3 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_5 (FF)
  Requirement:          7.518ns
  Data Path Delay:      4.400ns (Levels of Logic = 1)
  Clock Path Skew:      -0.130ns (0.440 - 0.570)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_3 to INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.XQ       Tcko                  0.591   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<3>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r_3
    SLICE_X2Y50.F4       net (fanout=8)        1.281   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo0_rd_addr_r<3>
    SLICE_X2Y50.X        Tilo                  0.692   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<5>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F
    SLICE_X23Y56.BX      net (fanout=1)        1.585   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out<5>
    SLICE_X23Y56.CLK     Tdick                 0.251   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r<5>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo_0_data_out_r_5
    -------------------------------------------------  ---------------------------
    Total                                      4.400ns (1.534ns logic, 2.866ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E (SLICE_X2Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_5 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.731ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.014 - 0.004)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_5 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.XQ        Tcko                  0.505   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<5>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_5
    SLICE_X2Y11.BX       net (fanout=2)        0.372   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<5>
    SLICE_X2Y11.CLK      Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2<5>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.731ns (0.359ns logic, 0.372ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E (SLICE_X2Y11.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.014 - 0.004)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y9.XQ        Tcko                  0.505   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<4>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4
    SLICE_X2Y11.BY       net (fanout=2)        0.401   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<4>
    SLICE_X2Y11.CLK      Tdh         (-Th)     0.126   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2<5>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.379ns logic, 0.401ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_19 (SLICE_X25Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_19 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      0.120ns (0.564 - 0.444)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_19 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.XQ      Tcko                  0.473   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data<19>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data_19
    SLICE_X25Y23.BX      net (fanout=2)        0.367   INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/first_sdr_data<19>
    SLICE_X25Y23.CLK     Tckdi       (-Th)    -0.089   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb<19>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_19
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.562ns logic, 0.367ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<24>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24/SR
  Location pin: SLICE_X10Y24.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<24>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24/SR
  Location pin: SLICE_X10Y24.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<20>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_20/SR
  Location pin: SLICE_X4Y11.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      7.519ns|      4.800ns|     10.433ns|            0|          213|            0|        13098|
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|     10.433ns|          N/A|          213|            0|        12033|            0|
| ucture_top0_clk_dcm0_clk0dcm  |             |             |             |             |             |             |             |
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|      7.462ns|          N/A|            0|            0|         1065|            0|
| ucture_top0_clk_dcm0_clk90dcm |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLKB_130M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB_130M      |    8.998|    4.442|    3.570|    7.367|
clk_50mhz      |    8.998|    4.442|    3.570|    7.367|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB_130M      |    8.998|    4.442|    3.570|    7.367|
clk_50mhz      |    8.998|    4.442|    3.570|    7.367|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 215  Score: 89789  (Setup/Max: 89789, Hold: 0)

Constraints cover 13098 paths, 52 nets, and 5634 connections

Design statistics:
   Minimum period:  10.433ns{1}   (Maximum frequency:  95.850MHz)
   Maximum net delay:   2.160ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 15 16:17:30 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 196 MB



