INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project0_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_of_five_text_fixture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
