/* Generated by Yosys 0.14+42 (git sha1 04316fe0d, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module \$paramod\Test\C=s32'00000000000000000000000000000010 (a, y, a_t0, y_t0);
  input [1:0] a;
  wire [1:0] a;
  input [1:0] a_t0;
  wire [1:0] a_t0;
  output [3:0] y;
  wire [3:0] y;
  output [3:0] y_t0;
  wire [3:0] y_t0;
endmodule

module t(a, y, a_t0, y_t0);
  input [1:0] a;
  wire [1:0] a;
  input [1:0] a_t0;
  wire [1:0] a_t0;
  output [3:0] y;
  wire [3:0] y;
  output [3:0] y_t0;
  wire [3:0] y_t0;
  \$paramod\Test\C=s32'00000000000000000000000000000010  test (
    .a(a),
    .a_t0(a_t0),
    .y(y),
    .y_t0(y_t0)
  );
endmodule
