# Reading D:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do mea_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/Clock_Division.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Clock_Division
# -- Compiling architecture behav of Clock_Division
# vcom -93 -work work {E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/switch_scoure.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity switch_scoure
# -- Compiling architecture behav of switch_scoure
# vcom -93 -work work {E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity count_add
# -- Compiling architecture behav of count_add
# vcom -93 -work work {E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity smg_display
# -- Compiling architecture behav of smg_display
# 
