
---------- Begin Simulation Statistics ----------
simSeconds                                   1.140940                       # Number of seconds simulated (Second)
simTicks                                 1140940079500                       # Number of ticks simulated (Tick)
finalTick                                1140940079500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    691.51                       # Real time elapsed on the host (Second)
hostTickRate                               1649931278                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     667964                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       95981396                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    72306                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     138800                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       2281880159                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                              45.637494                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.021912                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             50000120                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               96025459                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                 45.637494                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.021912                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           51877766                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          96019925                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          1350076                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        52072721                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          550      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     42597742     44.36%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          725      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           21      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          199      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          786      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           12      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          788      0.00%     44.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         1839      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     44.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      1349628      1.41%     45.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       199576      0.21%     45.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          448      0.00%     45.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     51873145     54.02%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     96025459                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      6543942                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      6539395                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         4547                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      6532565                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        11377                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         3803                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         3797                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       40282911                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          40282911                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      40282911                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         40282911                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     13095929                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        13095929                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     13095929                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       13095929                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 1029532800500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 1029532800500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 1029532800500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 1029532800500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     53378840                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      53378840                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     53378840                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     53378840                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.245339                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.245339                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.245339                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.245339                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 78614.720689                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 78614.720689                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 78614.720689                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 78614.720689                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     13021624                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          13021624                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     13095929                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     13095929                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     13095929                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     13095929                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1016436871500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1016436871500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1016436871500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1016436871500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.245339                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.245339                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.245339                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.245339                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 77614.720689                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 77614.720689                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 77614.720689                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 77614.720689                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               13095901                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           12                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           12                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            4                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data        52000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total        52000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           16                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           16                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        13000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        13000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       112000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       112000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data        28000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total        28000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           16                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           16                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           16                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           16                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1255707                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1255707                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        94370                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         94370                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1431521000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1431521000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1350077                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1350077                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.069900                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.069900                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 15169.238105                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 15169.238105                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        94370                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        94370                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1337151000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1337151000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.069900                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.069900                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 14169.238105                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 14169.238105                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     39027204                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       39027204                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     13001559                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     13001559                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 1028101279500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 1028101279500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     52028763                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     52028763                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.249892                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.249892                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 79075.230863                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 79075.230863                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     13001559                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     13001559                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 1015099720500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 1015099720500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.249892                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.249892                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 78075.230863                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 78075.230863                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            31.999872                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             53378872                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           13095933                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.075988                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              246500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    31.999872                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           66474805                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          66474805                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns         7600                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles   2281880159                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       53422797                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses     51877766                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads       51881646                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          4175                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     96019925                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      99734757                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     30763552                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          53422797                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     66518931                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              50000120                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                96025459                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.021912                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            6543942                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.002868                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       70796021                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          70796021                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      70796021                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         70796021                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        16671                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           16671                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        16671                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          16671                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    328394500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    328394500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    328394500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    328394500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     70812692                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      70812692                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     70812692                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     70812692                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000235                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000235                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000235                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000235                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 19698.548377                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 19698.548377                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 19698.548377                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 19698.548377                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        16639                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             16639                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        16671                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        16671                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        16671                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        16671                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    311723500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    311723500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    311723500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    311723500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000235                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000235                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000235                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000235                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 18698.548377                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 18698.548377                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 18698.548377                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 18698.548377                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  16639                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     70796021                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        70796021                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        16671                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         16671                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    328394500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    328394500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     70812692                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     70812692                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000235                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000235                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 19698.548377                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 19698.548377                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        16671                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        16671                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    311723500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    311723500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000235                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000235                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 18698.548377                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 18698.548377                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            31.999880                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             70812692                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              16671                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            4247.657129                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    31.999880                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           70829363                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          70829363                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 1350093                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                52072734                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        81                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    145306                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                70812692                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        63                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   108                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  15046                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 132632                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    147678                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 15046                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                132632                       # number of overall hits (Count)
system.l2.overallHits::total                   147678                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1625                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             12963301                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                12964926                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1625                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            12963301                       # number of overall misses (Count)
system.l2.overallMisses::total               12964926                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       128545000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    995225743000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       995354288000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      128545000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   995225743000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      995354288000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              16671                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           13095933                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              13112604                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             16671                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          13095933                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             13112604                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.097475                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.989872                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.988738                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.097475                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.989872                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.988738                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79104.615385                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 76772.555308                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    76772.847604                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79104.615385                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 76772.555308                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   76772.847604                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks             12930153                       # number of writebacks (Count)
system.l2.writebacks::total                  12930153                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1625                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         12963301                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            12964926                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1625                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        12963301                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           12964926                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    112295000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 865592733000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   865705028000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    112295000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 865592733000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  865705028000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.097475                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.989872                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.988738                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.097475                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.989872                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.988738                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69104.615385                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 66772.555308                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 66772.847604                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69104.615385                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 66772.555308                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 66772.847604                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       12932267                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst           15046                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              15046                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1625                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1625                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    128545000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    128545000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        16671                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          16671                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.097475                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.097475                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79104.615385                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79104.615385                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1625                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1625                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    112295000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    112295000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.097475                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.097475                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69104.615385                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69104.615385                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              38742                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 38742                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data         12962821                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total            12962821                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 995185579000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   995185579000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data       13001563                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total          13001563                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.997020                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.997020                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 76772.299718                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 76772.299718                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data     12962821                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total        12962821                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 865557369000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 865557369000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.997020                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.997020                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 66772.299718                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 66772.299718                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          93890                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             93890                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          480                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             480                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     40164000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     40164000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        94370                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         94370                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.005086                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.005086                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data        83675                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total        83675                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          480                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          480                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     35364000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     35364000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.005086                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.005086                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data        73675                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total        73675                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        16639                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            16639                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        16639                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        16639                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks     13021624                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total         13021624                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks     13021624                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total     13021624                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32496.873099                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     26225144                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   12965035                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.022759                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.198579                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         7.020301                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     32489.654218                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.991506                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.991726                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  115                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1029                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                10315                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                21309                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   39190179                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  39190179                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   6465836.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1625.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples  12963301.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.021434708500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       404061                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       404061                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            38738855                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            6071548                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    12964926                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                   12930153                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  12964926                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                 12930153                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts               6464317                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5              12964926                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5             12930153                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                12964925                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 404063                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 404062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 404062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 404062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 404061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 404061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 404061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 404061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 404061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 404062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 404061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 404062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 404061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 404061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 404061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 404061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       404061                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      32.086534                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     32.009032                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     27.199234                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511        404054    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-15871            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        404061                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       404061                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.002076                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.001956                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.064505                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           403641     99.90%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                4      0.00%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              413      0.10%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        404061                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               414877632                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            413764896                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              363627888.48807377                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              362652608.52377653                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1140940062500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      44060.11                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        52000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    414825632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    206906080                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 45576.451326688628                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 363582312.036747038364                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 181347017.006075829268                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1625                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data     12963301                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks     12930153                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     45973500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 337160103500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 27897225253000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28291.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26008.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2157532.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        52000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    414825632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      414877632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        52000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        52000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    413764896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    413764896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1625                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data     12963301                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        12964926                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks     12930153                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total       12930153                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          45576                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      363582312                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         363627888                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        45576                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         45576                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    362652609                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        362652609                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    362652609                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         45576                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     363582312                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        726280497                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             12964926                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             6465815                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       810189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       810109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       810091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       810388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       810441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       810436                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       810330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       810012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       809709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       810205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       810440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       810596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       810204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       810724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       810588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       810464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       403994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       404010                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       404018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       404142                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       404182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       404126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       404134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       403931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       403850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       404077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       404229                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       404279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       404084                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       404316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       404254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       404189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             94113714500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           64824630000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       337206077000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7259.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26009.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits            11972454                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            6008277                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1450009                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   857.626986                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   756.820567                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   290.269593                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        40263      2.78%      2.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        67108      4.63%      7.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        41059      2.83%     10.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        81221      5.60%     15.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        47861      3.30%     19.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        72741      5.02%     24.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        58881      4.06%     28.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        44865      3.09%     31.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       996010     68.69%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1450009                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             829755264                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          413812160                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              727.255777                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              362.694034                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.52                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.68                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.83                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      5177363940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2751834195                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    46281451440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   16873843140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 90064428480.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 264607027920                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 215294019840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  641049968955                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   561.861206                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 551181037250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  38098320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 551660722250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      5175707460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2750949960                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    46288120200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   16877711160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 90064428480.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 264535831500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 215353974720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  641046723480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   561.858361                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 551335265500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  38098320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 551506494000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2105                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      12930153                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1973                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq           12962821                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp          12962821                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2105                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     38861978                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     38861978                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                38861978                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    828642528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    828642528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                828642528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           12964926                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 12964926    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             12964926                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         51757359500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        42314217000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       25897052                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     12932126                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             111041                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     25951777                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        16639                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            76391                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq          13001563                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp         13001563                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          16671                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         94370                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        49981                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     39287767                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               39337748                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1065920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    835761824                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               836827744                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        12932267                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 413764896                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          26044871                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000005                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.002327                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                26044730    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     141      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            26044871                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1140940079500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        19631703500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          16671000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       13095933000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      26225144                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     13112540                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             141                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
