Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 16 04:44:43 2020
| Host         : tkrasnoperov-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -90.015    -3014.600                    375                 2940        0.072        0.000                      0                 2940        3.000        0.000                       0                   799  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
m_clk/inst/clk_in1    {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0  {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0  {0.000 30.000}     60.000          16.667          
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
m_clk/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0       30.049        0.000                      0                  707        0.097        0.000                      0                  707       21.634        0.000                       0                   226  
  clkfbout_clk_wiz_0                                                                                                                                                   40.000        0.000                       0                     3  
sys_clk_pin               -90.015    -2671.314                    294                 2161        0.072        0.000                      0                 2161        4.500        0.000                       0                   569  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         axis_clk_clk_wiz_0       -5.564      -63.967                     12                   12        0.243        0.000                      0                   12  
axis_clk_clk_wiz_0  sys_clk_pin              -5.880     -279.318                     69                   69        0.104        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  m_clk/inst/clk_in1
  To Clock:  m_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.049ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][47]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.694ns  (logic 7.475ns (54.584%)  route 6.219ns (45.416%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 45.712 - 44.267 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.647     1.649    m_vc/clk
    DSP48_X1Y11          DSP48E1                                      r  m_vc/unamedDSP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.658 r  m_vc/unamedDSP__0/P[47]
                         net (fo=18, routed)          1.512     7.170    m_vc/unamedDSP__0_n_58
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[42]_P[5])
                                                      1.820     8.990 r  m_vc/unamedDSP__1/P[5]
                         net (fo=2, routed)           1.355    10.345    m_vc/unamedDSP__1_n_100
    SLICE_X54Y34         LUT3 (Prop_lut3_I1_O)        0.156    10.501 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.816    11.317    m_vc/unamedDSP_i_34_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.355    11.672 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000    11.672    m_vc/unamedDSP_i_38_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.185 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.185    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.500 r  m_vc/unamedDSP_i_20/O[3]
                         net (fo=1, routed)           1.047    13.547    m_vc/unamedDSP_i_20_n_4
    SLICE_X53Y46         LUT4 (Prop_lut4_I3_O)        0.307    13.854 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           1.489    15.343    m_vc/unamedDSP_i_2_n_0
    SLICE_X53Y55         FDRE                                         r  m_vc/data_reg[0][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.442    45.712    m_vc/clk
    SLICE_X53Y55         FDRE                                         r  m_vc/data_reg[0][47]/C
                         clock pessimism             -0.001    45.711    
                         clock uncertainty           -0.213    45.498    
    SLICE_X53Y55         FDRE (Setup_fdre_C_D)       -0.105    45.393    m_vc/data_reg[0][47]
  -------------------------------------------------------------------
                         required time                         45.393    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                 30.049    

Slack (MET) :             30.464ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.323ns  (logic 7.482ns (56.159%)  route 5.841ns (43.841%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 45.713 - 44.267 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.647     1.649    m_vc/clk
    DSP48_X1Y11          DSP48E1                                      r  m_vc/unamedDSP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.658 r  m_vc/unamedDSP__0/P[47]
                         net (fo=18, routed)          1.512     7.170    m_vc/unamedDSP__0_n_58
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[42]_P[5])
                                                      1.820     8.990 r  m_vc/unamedDSP__1/P[5]
                         net (fo=2, routed)           1.355    10.345    m_vc/unamedDSP__1_n_100
    SLICE_X54Y34         LUT3 (Prop_lut3_I1_O)        0.156    10.501 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.816    11.317    m_vc/unamedDSP_i_34_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.355    11.672 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000    11.672    m_vc/unamedDSP_i_38_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.185 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.185    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.508 r  m_vc/unamedDSP_i_20/O[1]
                         net (fo=1, routed)           0.994    13.502    m_vc/unamedDSP_i_20_n_6
    SLICE_X55Y41         LUT4 (Prop_lut4_I3_O)        0.306    13.808 r  m_vc/unamedDSP_i_4/O
                         net (fo=2, routed)           1.164    14.972    m_vc/unamedDSP_i_4_n_0
    SLICE_X54Y51         FDRE                                         r  m_vc/data_reg[0][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.443    45.713    m_vc/clk
    SLICE_X54Y51         FDRE                                         r  m_vc/data_reg[0][45]/C
                         clock pessimism             -0.001    45.712    
                         clock uncertainty           -0.213    45.499    
    SLICE_X54Y51         FDRE (Setup_fdre_C_D)       -0.063    45.436    m_vc/data_reg[0][45]
  -------------------------------------------------------------------
                         required time                         45.436    
                         arrival time                         -14.972    
  -------------------------------------------------------------------
                         slack                                 30.464    

Slack (MET) :             30.532ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][46]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.284ns  (logic 7.393ns (55.655%)  route 5.891ns (44.345%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 45.713 - 44.267 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.647     1.649    m_vc/clk
    DSP48_X1Y11          DSP48E1                                      r  m_vc/unamedDSP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.658 r  m_vc/unamedDSP__0/P[47]
                         net (fo=18, routed)          1.512     7.170    m_vc/unamedDSP__0_n_58
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[42]_P[5])
                                                      1.820     8.990 r  m_vc/unamedDSP__1/P[5]
                         net (fo=2, routed)           1.355    10.345    m_vc/unamedDSP__1_n_100
    SLICE_X54Y34         LUT3 (Prop_lut3_I1_O)        0.156    10.501 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.816    11.317    m_vc/unamedDSP_i_34_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.355    11.672 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000    11.672    m_vc/unamedDSP_i_38_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.185 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.185    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.424 r  m_vc/unamedDSP_i_20/O[2]
                         net (fo=1, routed)           1.069    13.493    m_vc/unamedDSP_i_20_n_5
    SLICE_X54Y41         LUT4 (Prop_lut4_I3_O)        0.301    13.794 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           1.138    14.933    m_vc/unamedDSP_i_3_n_0
    SLICE_X54Y51         FDRE                                         r  m_vc/data_reg[0][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.443    45.713    m_vc/clk
    SLICE_X54Y51         FDRE                                         r  m_vc/data_reg[0][46]/C
                         clock pessimism             -0.001    45.712    
                         clock uncertainty           -0.213    45.499    
    SLICE_X54Y51         FDRE (Setup_fdre_C_D)       -0.034    45.465    m_vc/data_reg[0][46]
  -------------------------------------------------------------------
                         required time                         45.465    
                         arrival time                         -14.933    
  -------------------------------------------------------------------
                         slack                                 30.532    

Slack (MET) :             30.567ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.910ns  (logic 7.327ns (56.756%)  route 5.583ns (43.244%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 45.803 - 44.267 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.660     1.662    m_vc/clk
    DSP48_X1Y16          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.671 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.320     6.991    m_vc/unamedDSP__5_n_58
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[43]_P[2])
                                                      1.820     8.811 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.168     9.979    m_vc/unamedDSP__6_n_103
    SLICE_X53Y43         LUT3 (Prop_lut3_I1_O)        0.152    10.131 r  m_vc/unamedDSP__4_i_37/O
                         net (fo=2, routed)           0.928    11.059    m_vc/unamedDSP__4_i_37_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    11.768 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.768    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.102 r  m_vc/unamedDSP__4_i_17/O[1]
                         net (fo=1, routed)           0.962    13.064    m_vc/unamedDSP__4_i_17_n_6
    SLICE_X55Y43         LUT4 (Prop_lut4_I3_O)        0.303    13.367 r  m_vc/unamedDSP__4_i_8/O
                         net (fo=2, routed)           1.205    14.571    m_vc/unamedDSP__4_i_8_n_0
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__4/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.532    45.803    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism             -0.001    45.802    
                         clock uncertainty           -0.213    45.588    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    45.138    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         45.138    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                 30.567    

Slack (MET) :             30.659ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.934ns  (logic 7.482ns (57.847%)  route 5.452ns (42.153%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 45.812 - 44.267 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.647     1.649    m_vc/clk
    DSP48_X1Y11          DSP48E1                                      r  m_vc/unamedDSP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.658 r  m_vc/unamedDSP__0/P[47]
                         net (fo=18, routed)          1.512     7.170    m_vc/unamedDSP__0_n_58
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[42]_P[5])
                                                      1.820     8.990 r  m_vc/unamedDSP__1/P[5]
                         net (fo=2, routed)           1.355    10.345    m_vc/unamedDSP__1_n_100
    SLICE_X54Y34         LUT3 (Prop_lut3_I1_O)        0.156    10.501 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.816    11.317    m_vc/unamedDSP_i_34_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.355    11.672 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000    11.672    m_vc/unamedDSP_i_38_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.185 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.185    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.508 r  m_vc/unamedDSP_i_20/O[1]
                         net (fo=1, routed)           0.994    13.502    m_vc/unamedDSP_i_20_n_6
    SLICE_X55Y41         LUT4 (Prop_lut4_I3_O)        0.306    13.808 r  m_vc/unamedDSP_i_4/O
                         net (fo=2, routed)           0.775    14.583    m_vc/unamedDSP_i_4_n_0
    DSP48_X1Y18          DSP48E1                                      r  m_vc/unamedDSP/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.542    45.812    m_vc/clk
    DSP48_X1Y18          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.093    45.905    
                         clock uncertainty           -0.213    45.692    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    45.242    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         45.242    
                         arrival time                         -14.583    
  -------------------------------------------------------------------
                         slack                                 30.659    

Slack (MET) :             30.674ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 7.367ns (55.746%)  route 5.848ns (44.254%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 45.723 - 44.267 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.647     1.649    m_vc/clk
    DSP48_X1Y11          DSP48E1                                      r  m_vc/unamedDSP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.658 r  m_vc/unamedDSP__0/P[47]
                         net (fo=18, routed)          1.512     7.170    m_vc/unamedDSP__0_n_58
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[42]_P[5])
                                                      1.820     8.990 r  m_vc/unamedDSP__1/P[5]
                         net (fo=2, routed)           1.355    10.345    m_vc/unamedDSP__1_n_100
    SLICE_X54Y34         LUT3 (Prop_lut3_I1_O)        0.156    10.501 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.816    11.317    m_vc/unamedDSP_i_34_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.355    11.672 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000    11.672    m_vc/unamedDSP_i_38_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.185 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.185    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.404 r  m_vc/unamedDSP_i_20/O[0]
                         net (fo=1, routed)           1.227    13.631    m_vc/unamedDSP_i_20_n_7
    SLICE_X52Y45         LUT4 (Prop_lut4_I3_O)        0.295    13.926 r  m_vc/unamedDSP_i_5/O
                         net (fo=2, routed)           0.938    14.864    m_vc/unamedDSP_i_5_n_0
    SLICE_X54Y46         FDRE                                         r  m_vc/data_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.452    45.723    m_vc/clk
    SLICE_X54Y46         FDRE                                         r  m_vc/data_reg[0][44]/C
                         clock pessimism              0.093    45.816    
                         clock uncertainty           -0.213    45.602    
    SLICE_X54Y46         FDRE (Setup_fdre_C_D)       -0.064    45.538    m_vc/data_reg[0][44]
  -------------------------------------------------------------------
                         required time                         45.538    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                 30.674    

Slack (MET) :             30.696ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.897ns  (logic 7.475ns (57.958%)  route 5.422ns (42.042%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 45.812 - 44.267 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.647     1.649    m_vc/clk
    DSP48_X1Y11          DSP48E1                                      r  m_vc/unamedDSP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.658 r  m_vc/unamedDSP__0/P[47]
                         net (fo=18, routed)          1.512     7.170    m_vc/unamedDSP__0_n_58
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[42]_P[5])
                                                      1.820     8.990 r  m_vc/unamedDSP__1/P[5]
                         net (fo=2, routed)           1.355    10.345    m_vc/unamedDSP__1_n_100
    SLICE_X54Y34         LUT3 (Prop_lut3_I1_O)        0.156    10.501 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.816    11.317    m_vc/unamedDSP_i_34_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.355    11.672 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000    11.672    m_vc/unamedDSP_i_38_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.185 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.185    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.500 r  m_vc/unamedDSP_i_20/O[3]
                         net (fo=1, routed)           1.047    13.547    m_vc/unamedDSP_i_20_n_4
    SLICE_X53Y46         LUT4 (Prop_lut4_I3_O)        0.307    13.854 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           0.692    14.546    m_vc/unamedDSP_i_2_n_0
    DSP48_X1Y18          DSP48E1                                      r  m_vc/unamedDSP/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.542    45.812    m_vc/clk
    DSP48_X1Y18          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.093    45.905    
                         clock uncertainty           -0.213    45.692    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    45.242    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         45.242    
                         arrival time                         -14.546    
  -------------------------------------------------------------------
                         slack                                 30.696    

Slack (MET) :             30.743ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[1][47]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.038ns  (logic 7.253ns (55.628%)  route 5.785ns (44.372%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 45.712 - 44.267 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.660     1.662    m_vc/clk
    DSP48_X1Y16          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.671 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.320     6.991    m_vc/unamedDSP__5_n_58
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[43]_P[10])
                                                      1.820     8.811 r  m_vc/unamedDSP__6/P[10]
                         net (fo=2, routed)           1.168     9.979    m_vc/unamedDSP__6_n_95
    SLICE_X53Y45         LUT3 (Prop_lut3_I1_O)        0.152    10.131 r  m_vc/unamedDSP__4_i_21/O
                         net (fo=2, routed)           1.305    11.436    m_vc/unamedDSP__4_i_21_n_0
    SLICE_X53Y45         LUT4 (Prop_lut4_I3_O)        0.326    11.762 r  m_vc/unamedDSP__4_i_25/O
                         net (fo=1, routed)           0.000    11.762    m_vc/unamedDSP__4_i_25_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.402 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.656    13.058    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X52Y45         LUT4 (Prop_lut4_I3_O)        0.306    13.364 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           1.336    14.700    m_vc/unamedDSP__4_i_2_n_0
    SLICE_X52Y53         FDRE                                         r  m_vc/data_reg[1][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.442    45.712    m_vc/clk
    SLICE_X52Y53         FDRE                                         r  m_vc/data_reg[1][47]/C
                         clock pessimism             -0.001    45.711    
                         clock uncertainty           -0.213    45.498    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)       -0.054    45.444    m_vc/data_reg[1][47]
  -------------------------------------------------------------------
                         required time                         45.444    
                         arrival time                         -14.700    
  -------------------------------------------------------------------
                         slack                                 30.743    

Slack (MET) :             30.747ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.846ns  (logic 7.367ns (57.350%)  route 5.479ns (42.650%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 45.812 - 44.267 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.647     1.649    m_vc/clk
    DSP48_X1Y11          DSP48E1                                      r  m_vc/unamedDSP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.658 r  m_vc/unamedDSP__0/P[47]
                         net (fo=18, routed)          1.512     7.170    m_vc/unamedDSP__0_n_58
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[42]_P[5])
                                                      1.820     8.990 r  m_vc/unamedDSP__1/P[5]
                         net (fo=2, routed)           1.355    10.345    m_vc/unamedDSP__1_n_100
    SLICE_X54Y34         LUT3 (Prop_lut3_I1_O)        0.156    10.501 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.816    11.317    m_vc/unamedDSP_i_34_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.355    11.672 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000    11.672    m_vc/unamedDSP_i_38_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.185 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.185    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.404 r  m_vc/unamedDSP_i_20/O[0]
                         net (fo=1, routed)           1.227    13.631    m_vc/unamedDSP_i_20_n_7
    SLICE_X52Y45         LUT4 (Prop_lut4_I3_O)        0.295    13.926 r  m_vc/unamedDSP_i_5/O
                         net (fo=2, routed)           0.569    14.495    m_vc/unamedDSP_i_5_n_0
    DSP48_X1Y18          DSP48E1                                      r  m_vc/unamedDSP/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.542    45.812    m_vc/clk
    DSP48_X1Y18          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.093    45.905    
                         clock uncertainty           -0.213    45.692    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    45.242    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         45.242    
                         arrival time                         -14.495    
  -------------------------------------------------------------------
                         slack                                 30.747    

Slack (MET) :             30.799ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.992ns  (logic 7.255ns (55.842%)  route 5.737ns (44.158%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 45.713 - 44.267 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.647     1.649    m_vc/clk
    DSP48_X1Y11          DSP48E1                                      r  m_vc/unamedDSP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.658 r  m_vc/unamedDSP__0/P[47]
                         net (fo=18, routed)          1.512     7.170    m_vc/unamedDSP__0_n_58
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[42]_P[5])
                                                      1.820     8.990 r  m_vc/unamedDSP__1/P[5]
                         net (fo=2, routed)           1.355    10.345    m_vc/unamedDSP__1_n_100
    SLICE_X54Y34         LUT3 (Prop_lut3_I1_O)        0.156    10.501 r  m_vc/unamedDSP_i_34/O
                         net (fo=2, routed)           0.816    11.317    m_vc/unamedDSP_i_34_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.355    11.672 r  m_vc/unamedDSP_i_38/O
                         net (fo=1, routed)           0.000    11.672    m_vc/unamedDSP_i_38_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.280 r  m_vc/unamedDSP_i_21/O[3]
                         net (fo=1, routed)           0.770    13.050    m_vc/unamedDSP_i_21_n_4
    SLICE_X55Y39         LUT4 (Prop_lut4_I3_O)        0.307    13.357 r  m_vc/unamedDSP_i_6/O
                         net (fo=2, routed)           1.284    14.641    m_vc/unamedDSP_i_6_n_0
    SLICE_X54Y51         FDRE                                         r  m_vc/data_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.443    45.713    m_vc/clk
    SLICE_X54Y51         FDRE                                         r  m_vc/data_reg[0][43]/C
                         clock pessimism             -0.001    45.712    
                         clock uncertainty           -0.213    45.499    
    SLICE_X54Y51         FDRE (Setup_fdre_C_D)       -0.059    45.440    m_vc/data_reg[0][43]
  -------------------------------------------------------------------
                         required time                         45.440    
                         arrival time                         -14.641    
  -------------------------------------------------------------------
                         slack                                 30.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 m_vc/data_reg[0][41]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            x_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.099%)  route 0.276ns (56.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.566     0.568    m_vc/clk
    SLICE_X54Y46         FDRE                                         r  m_vc/data_reg[0][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.164     0.732 r  m_vc/data_reg[0][41]/Q
                         net (fo=1, routed)           0.276     1.008    m_vc/data_reg_n_0_[0][41]
    SLICE_X58Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.053 r  m_vc/m_axis_data[17]_INST_0/O
                         net (fo=1, routed)           0.000     1.053    axis_tx_data[17]
    SLICE_X58Y51         FDRE                                         r  x_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.863     0.864    rx_mclk_OBUF
    SLICE_X58Y51         FDRE                                         r  x_frame_reg[5]/C
                         clock pessimism              0.000     0.864    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.091     0.955    x_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 m_vc/data_reg[0][36]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            x_frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.718%)  route 0.307ns (62.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.566     0.568    m_vc/clk
    SLICE_X53Y46         FDRE                                         r  m_vc/data_reg[0][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  m_vc/data_reg[0][36]/Q
                         net (fo=1, routed)           0.307     1.016    m_vc/data_reg_n_0_[0][36]
    SLICE_X50Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.061 r  m_vc/m_axis_data[12]_INST_0/O
                         net (fo=1, routed)           0.000     1.061    axis_tx_data[12]
    SLICE_X50Y51         FDRE                                         r  x_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.835     0.837    rx_mclk_OBUF
    SLICE_X50Y51         FDRE                                         r  x_frame_reg[0]/C
                         clock pessimism              0.000     0.837    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.121     0.958    x_frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.645     0.647    m_i2s2/axis_clk
    SLICE_X53Y106        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.141     0.788 r  m_i2s2/tx_data_r_shift_reg[17]/Q
                         net (fo=1, routed)           0.056     0.844    m_i2s2/tx_data_r_shift_reg_n_0_[17]
    SLICE_X52Y106        LUT3 (Prop_lut3_I2_O)        0.045     0.889 r  m_i2s2/tx_data_r_shift[18]_i_1/O
                         net (fo=1, routed)           0.000     0.889    m_i2s2/tx_data_r_shift[18]_i_1_n_0
    SLICE_X52Y106        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.919     0.921    m_i2s2/axis_clk
    SLICE_X52Y106        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/C
                         clock pessimism             -0.261     0.660    
    SLICE_X52Y106        FDRE (Hold_fdre_C_D)         0.120     0.780    m_i2s2/tx_data_r_shift_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][38]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            x_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.565     0.567    m_vc/clk
    SLICE_X51Y52         FDRE                                         r  m_vc/data_reg[1][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  m_vc/data_reg[1][38]/Q
                         net (fo=1, routed)           0.087     0.795    m_vc/data_reg_n_0_[1][38]
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  m_vc/m_axis_data[14]_INST_0/O
                         net (fo=1, routed)           0.000     0.840    axis_tx_data[14]
    SLICE_X50Y52         FDRE                                         r  x_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.835     0.837    rx_mclk_OBUF
    SLICE_X50Y52         FDRE                                         r  x_frame_reg[2]/C
                         clock pessimism             -0.258     0.580    
    SLICE_X50Y52         FDRE (Hold_fdre_C_D)         0.120     0.700    x_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.645     0.647    m_i2s2/axis_clk
    SLICE_X53Y103        FDRE                                         r  m_i2s2/tx_data_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.141     0.788 r  m_i2s2/tx_data_r_reg[23]/Q
                         net (fo=1, routed)           0.087     0.875    m_i2s2/tx_data_r_reg_n_0_[23]
    SLICE_X52Y103        LUT3 (Prop_lut3_I0_O)        0.045     0.920 r  m_i2s2/tx_data_r_shift[23]_i_2/O
                         net (fo=1, routed)           0.000     0.920    m_i2s2/tx_data_r_shift[23]_i_2_n_0
    SLICE_X52Y103        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.919     0.921    m_i2s2/axis_clk
    SLICE_X52Y103        FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/C
                         clock pessimism             -0.261     0.660    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.120     0.780    m_i2s2/tx_data_r_shift_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 m_vc/data_reg[0][40]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            x_frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.345%)  route 0.296ns (58.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.566     0.568    m_vc/clk
    SLICE_X54Y46         FDRE                                         r  m_vc/data_reg[0][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.164     0.732 r  m_vc/data_reg[0][40]/Q
                         net (fo=1, routed)           0.296     1.028    m_vc/data_reg_n_0_[0][40]
    SLICE_X55Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.073 r  m_vc/m_axis_data[16]_INST_0/O
                         net (fo=1, routed)           0.000     1.073    axis_tx_data[16]
    SLICE_X55Y53         FDRE                                         r  x_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.834     0.836    rx_mclk_OBUF
    SLICE_X55Y53         FDRE                                         r  x_frame_reg[4]/C
                         clock pessimism              0.000     0.836    
    SLICE_X55Y53         FDRE (Hold_fdre_C_D)         0.092     0.928    x_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 m_vc/data_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            x_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.345%)  route 0.296ns (58.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.566     0.568    m_vc/clk
    SLICE_X54Y46         FDRE                                         r  m_vc/data_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.164     0.732 r  m_vc/data_reg[0][39]/Q
                         net (fo=1, routed)           0.296     1.028    m_vc/data_reg_n_0_[0][39]
    SLICE_X55Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.073 r  m_vc/m_axis_data[15]_INST_0/O
                         net (fo=1, routed)           0.000     1.073    axis_tx_data[15]
    SLICE_X55Y53         FDRE                                         r  x_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.834     0.836    rx_mclk_OBUF
    SLICE_X55Y53         FDRE                                         r  x_frame_reg[3]/C
                         clock pessimism              0.000     0.836    
    SLICE_X55Y53         FDRE (Hold_fdre_C_D)         0.091     0.927    x_frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.530%)  route 0.118ns (45.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.566     0.568    m_i2s2/axis_clk
    SLICE_X51Y46         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  m_i2s2/rx_data_r_shift_reg[23]/Q
                         net (fo=1, routed)           0.118     0.826    m_i2s2/rx_data_r_shift_reg_n_0_[23]
    SLICE_X49Y46         FDRE                                         r  m_i2s2/rx_data_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.836     0.838    m_i2s2/axis_clk
    SLICE_X49Y46         FDRE                                         r  m_i2s2/rx_data_r_reg[23]/C
                         clock pessimism             -0.234     0.604    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.070     0.674    m_i2s2/rx_data_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.592%)  route 0.127ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.566     0.568    m_i2s2/axis_clk
    SLICE_X49Y45         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  m_i2s2/rx_data_r_shift_reg[21]/Q
                         net (fo=2, routed)           0.127     0.836    m_i2s2/rx_data_r_shift_reg_n_0_[21]
    SLICE_X51Y45         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.837     0.839    m_i2s2/axis_clk
    SLICE_X51Y45         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[22]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X51Y45         FDRE (Hold_fdre_C_D)         0.075     0.680    m_i2s2/rx_data_r_shift_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            x_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.564     0.566    m_vc/clk
    SLICE_X54Y53         FDRE                                         r  m_vc/data_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  m_vc/data_reg[1][44]/Q
                         net (fo=1, routed)           0.052     0.782    m_vc/data_reg_n_0_[1][44]
    SLICE_X55Y53         LUT4 (Prop_lut4_I3_O)        0.045     0.827 r  m_vc/m_axis_data[20]_INST_0/O
                         net (fo=1, routed)           0.000     0.827    axis_tx_data[20]
    SLICE_X55Y53         FDRE                                         r  x_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.834     0.836    rx_mclk_OBUF
    SLICE_X55Y53         FDRE                                         r  x_frame_reg[8]/C
                         clock pessimism             -0.258     0.579    
    SLICE_X55Y53         FDRE (Hold_fdre_C_D)         0.092     0.671    x_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y0    m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X50Y51     x_frame_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X54Y52     x_frame_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X51Y55     x_frame_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X54Y52     x_frame_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X50Y52     x_frame_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X55Y53     x_frame_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X55Y53     x_frame_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X58Y51     x_frame_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X50Y51     x_frame_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X54Y52     x_frame_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X51Y55     x_frame_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X54Y52     x_frame_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X50Y52     x_frame_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y53     x_frame_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y53     x_frame_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X50Y51     x_frame_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y53     x_frame_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y53     x_frame_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X50Y51     x_frame_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X50Y51     x_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X54Y52     x_frame_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X54Y52     x_frame_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X51Y55     x_frame_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X51Y55     x_frame_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X54Y52     x_frame_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X54Y52     x_frame_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X50Y52     x_frame_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X50Y52     x_frame_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y1    m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          294  Failing Endpoints,  Worst Slack      -90.015ns,  Total Violation    -2671.314ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -90.015ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.986ns  (logic 64.931ns (64.940%)  route 35.055ns (35.060%))
  Logic Levels:           328  (CARRY4=289 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.664     5.215    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y19          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.649 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.699     6.349    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.473 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.330     6.803    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.398 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.398    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.515    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.632    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.749    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.866    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.983    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.001     8.100    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.217    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.334 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           1.066     9.401    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.525 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.525    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    10.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.000    10.171    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.399 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.808    11.206    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X57Y43         LUT4 (Prop_lut4_I0_O)        0.313    11.519 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    11.519    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.069 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    12.069    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.183 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    12.183    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.000    12.297    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.568 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.661    13.229    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.373    13.602 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.602    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.135 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    14.135    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.252 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    14.252    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.369 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.369    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.526 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.532    15.058    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.332    15.390 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.390    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.940    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    16.054    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.001    16.169    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.397 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.549    16.946    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.313    17.259 r  wavelet_resampler_1/y_reg[11]_i_904/O
                         net (fo=1, routed)           0.000    17.259    wavelet_resampler_1/y_reg[11]_i_904_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.792 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.792    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.909 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.001    17.910    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.027 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    18.027    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.144 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.053    19.197    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I0_O)        0.124    19.321 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.321    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.871 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.871    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.985    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.099    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.000    20.213    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.484 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.886    21.369    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.373    21.742 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.742    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.275 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.275    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.392 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.392    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.509 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.509    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.626 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.626    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.783 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          1.032    23.815    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.332    24.147 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    24.147    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.697 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.697    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.811 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.001    24.812    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.926 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.926    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    25.040    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.268 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.860    26.128    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.313    26.441 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.441    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.991 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.991    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.105 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.001    27.106    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    27.220    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.334    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.166    28.613    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.737 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.737    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.270 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.001    29.271    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.388 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.388    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.505 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.505    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.622 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.622    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.739 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.739    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.993 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.901    30.894    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X51Y51         LUT5 (Prop_lut5_I0_O)        0.367    31.261 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.261    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.811 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.811    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.925 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.925    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.039    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000    32.153    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.267    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.424 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          0.819    33.244    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.329    33.573 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.573    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.123 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.123    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.237    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.351    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.465    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.579    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.807 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          1.012    35.819    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.313    36.132 r  wavelet_resampler_1/y_reg[11]_i_715/O
                         net (fo=1, routed)           0.000    36.132    wavelet_resampler_1/y_reg[11]_i_715_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.512 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.512    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.629    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.746    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.863 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.000    36.863    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.980 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.980    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.097 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.000    38.097    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    38.221 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.221    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.771 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.771    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.885 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.885    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.999 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    38.999    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.113 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.113    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.227 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    39.227    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.341 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.341    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.612 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.910    40.522    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X57Y56         LUT5 (Prop_lut5_I0_O)        0.373    40.895 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.895    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.445 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.445    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.559 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.559    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.673 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.673    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.787 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.787    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.901 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.901    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.015 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    42.015    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.172 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.876    43.048    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X56Y59         LUT5 (Prop_lut5_I0_O)        0.329    43.377 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.377    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.910 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.910    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.027 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    44.027    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.144 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.144    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.261 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.261    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.378    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.495    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.724 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.728    45.452    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.310    45.762 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.762    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.295 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.295    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.412 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.412    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.529 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.529    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.646 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.646    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.763 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.763    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.880 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.880    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.997 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.209    48.207    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.124    48.331 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.331    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.881 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    48.881    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.995 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.995    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.109 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.109    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.223 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.223    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.337 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.337    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.451 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.451    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.565 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.565    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.836 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.732    50.568    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X54Y71         LUT5 (Prop_lut5_I0_O)        0.373    50.941 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    50.941    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.474 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.474    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.591 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.591    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.708 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    51.708    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.825 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.009    51.834    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.951 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    51.951    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.068    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.185    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.342 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          0.720    53.062    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.332    53.394 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    53.394    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.944 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    53.944    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.058 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.058    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.172 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.172    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.286 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.286    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.400 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    54.400    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.514 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    54.514    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.628 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    54.628    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.856 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          0.926    55.781    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X54Y80         LUT5 (Prop_lut5_I0_O)        0.313    56.094 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.094    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.627 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    56.627    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.744 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    56.744    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.861 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    56.861    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.978 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    56.978    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.095 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.095    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.212 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.212    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.329 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    57.329    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.446 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.194    58.641    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.124    58.765 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    58.765    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.315 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.315    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.429    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    59.543    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.657    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    59.771    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    59.885    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    59.999    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.113 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.113    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.384 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.887    61.271    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.373    61.644 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    61.644    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.194 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.194    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.308 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    62.308    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.422 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    62.422    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.536 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.000    62.536    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.650 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    62.650    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.764 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.764    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.878 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    62.878    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.992 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.992    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.149 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.923    64.072    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.329    64.401 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    64.401    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.951 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    64.951    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.065    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.179    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    65.293    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.001    65.408    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.522    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    65.636    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    65.750    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.978 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          0.702    66.679    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X49Y99         LUT5 (Prop_lut5_I0_O)        0.313    66.992 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    66.992    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.542 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.001    67.543    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.657 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    67.657    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.771 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    67.771    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.885 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    67.885    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.999 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    67.999    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.113 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    68.113    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.227 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    68.227    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.341 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.341    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.455 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.518    69.973    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X50Y103        LUT3 (Prop_lut3_I0_O)        0.124    70.097 r  wavelet_resampler_1/y_reg[11]_i_212/O
                         net (fo=1, routed)           0.000    70.097    wavelet_resampler_1/y_reg[11]_i_212_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.610 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    70.610    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.727 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    70.727    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.844 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    70.844    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.961 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.961    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.078 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.078    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.195 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.195    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.312 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.312    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.987    72.553    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I0_O)        0.367    72.920 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    72.920    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.470 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    73.470    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    73.584    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    73.698    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    73.812    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    73.926    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.040    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    74.154    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.268    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.382 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.382    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.539 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.872    75.412    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X52Y111        LUT5 (Prop_lut5_I0_O)        0.329    75.741 r  wavelet_resampler_1/y_reg[11]_i_359/O
                         net (fo=1, routed)           0.000    75.741    wavelet_resampler_1/y_reg[11]_i_359_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.274 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    76.274    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.391 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.391    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.508 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    76.508    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.625 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    76.625    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.742 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    76.742    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.859 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    76.859    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.976 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.976    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.093 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.093    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.210 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.210    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    77.439 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.775    78.214    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X51Y117        LUT5 (Prop_lut5_I0_O)        0.310    78.524 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    78.524    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.074 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.074    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.188 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    79.188    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.302 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    79.302    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.416 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    79.416    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.530 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    79.530    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.644 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    79.644    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.758 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.758    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.872 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.009    79.881    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.995    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.223 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          0.855    81.078    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.313    81.391 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.391    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X50Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.924 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    81.924    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.041 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.041    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.158 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.009    82.167    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.284 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.284    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.401 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.401    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.518 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.518    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.635 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.635    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.752 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.752    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.869 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.869    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    83.098 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.738    83.836    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X51Y128        LUT5 (Prop_lut5_I0_O)        0.310    84.146 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.146    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.696 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.696    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.810 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    84.810    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.924 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.924    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.038 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.038    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.152 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.152    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.266 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.266    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.380 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.380    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.494 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.494    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.608 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.608    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.836 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.758    86.595    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y134        LUT5 (Prop_lut5_I0_O)        0.313    86.908 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    86.908    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.441 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.441    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.558 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.558    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.675 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.675    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.792 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    87.792    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.909    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.026    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.143    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.260    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.377    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.606 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          0.927    89.532    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X55Y136        LUT5 (Prop_lut5_I0_O)        0.310    89.842 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.842    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.392 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.392    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.506 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.506    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.620 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.620    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.734 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.734    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.848 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.848    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.962    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.076    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.190    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.304    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.532 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.813    92.346    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X54Y137        LUT5 (Prop_lut5_I0_O)        0.313    92.659 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    92.659    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.192 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    93.192    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.309 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    93.309    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.426 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.426    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.543 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    93.543    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.660 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    93.660    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.777    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.894    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.011 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    94.011    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.128 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.128    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    94.357 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          1.112    95.469    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.310    95.779 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    95.779    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.329 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    96.329    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.443 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    96.443    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.557 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    96.557    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.671 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.671    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.785 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    96.785    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.899 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    96.899    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.013 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.013    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.127 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.127    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.241 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    97.241    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.469 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          0.936    98.405    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y135        LUT5 (Prop_lut5_I0_O)        0.313    98.718 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000    98.718    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.251 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.251    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.368 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    99.368    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.485 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    99.485    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.602 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    99.602    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.719 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    99.719    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.836 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.836    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.953 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    99.953    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.070 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.070    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.187 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.187    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.416 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          0.985   101.401    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X49Y135        LUT3 (Prop_lut3_I0_O)        0.310   101.711 r  wavelet_resampler_1/y_reg[3]_i_199/O
                         net (fo=1, routed)           0.000   101.711    wavelet_resampler_1/y_reg[3]_i_199_n_0
    SLICE_X49Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.261 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   102.261    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   102.375    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   102.489    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   102.603    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   102.717    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.831    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.945    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.059    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.173    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.330 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.562   103.892    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X48Y141        LUT3 (Prop_lut3_I1_O)        0.329   104.221 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   104.221    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.753 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.753    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.867 r  wavelet_resampler_1/y_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.867    wavelet_resampler_1/y_reg_reg[7]_i_1_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   105.201 r  wavelet_resampler_1/y_reg_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.000   105.201    wavelet_resampler_1/y_reg_reg[11]_i_2_n_6
    SLICE_X48Y143        FDRE                                         r  wavelet_resampler_1/y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.609    14.980    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y143        FDRE                                         r  wavelet_resampler_1/y_reg_reg[9]/C
                         clock pessimism              0.180    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X48Y143        FDRE (Setup_fdre_C_D)        0.062    15.187    wavelet_resampler_1/y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                        -105.202    
  -------------------------------------------------------------------
                         slack                                -90.015    

Slack (VIOLATED) :        -89.994ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.965ns  (logic 64.910ns (64.932%)  route 35.055ns (35.068%))
  Logic Levels:           328  (CARRY4=289 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.664     5.215    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y19          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.649 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.699     6.349    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.473 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.330     6.803    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.398 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.398    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.515    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.632    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.749    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.866    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.983    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.001     8.100    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.217    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.334 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           1.066     9.401    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.525 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.525    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    10.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.000    10.171    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.399 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.808    11.206    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X57Y43         LUT4 (Prop_lut4_I0_O)        0.313    11.519 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    11.519    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.069 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    12.069    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.183 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    12.183    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.000    12.297    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.568 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.661    13.229    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.373    13.602 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.602    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.135 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    14.135    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.252 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    14.252    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.369 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.369    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.526 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.532    15.058    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.332    15.390 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.390    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.940    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    16.054    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.001    16.169    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.397 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.549    16.946    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.313    17.259 r  wavelet_resampler_1/y_reg[11]_i_904/O
                         net (fo=1, routed)           0.000    17.259    wavelet_resampler_1/y_reg[11]_i_904_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.792 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.792    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.909 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.001    17.910    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.027 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    18.027    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.144 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.053    19.197    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I0_O)        0.124    19.321 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.321    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.871 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.871    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.985    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.099    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.000    20.213    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.484 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.886    21.369    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.373    21.742 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.742    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.275 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.275    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.392 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.392    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.509 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.509    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.626 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.626    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.783 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          1.032    23.815    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.332    24.147 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    24.147    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.697 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.697    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.811 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.001    24.812    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.926 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.926    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    25.040    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.268 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.860    26.128    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.313    26.441 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.441    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.991 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.991    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.105 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.001    27.106    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    27.220    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.334    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.166    28.613    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.737 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.737    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.270 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.001    29.271    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.388 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.388    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.505 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.505    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.622 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.622    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.739 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.739    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.993 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.901    30.894    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X51Y51         LUT5 (Prop_lut5_I0_O)        0.367    31.261 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.261    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.811 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.811    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.925 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.925    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.039    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000    32.153    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.267    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.424 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          0.819    33.244    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.329    33.573 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.573    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.123 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.123    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.237    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.351    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.465    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.579    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.807 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          1.012    35.819    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.313    36.132 r  wavelet_resampler_1/y_reg[11]_i_715/O
                         net (fo=1, routed)           0.000    36.132    wavelet_resampler_1/y_reg[11]_i_715_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.512 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.512    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.629    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.746    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.863 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.000    36.863    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.980 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.980    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.097 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.000    38.097    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    38.221 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.221    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.771 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.771    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.885 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.885    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.999 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    38.999    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.113 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.113    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.227 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    39.227    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.341 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.341    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.612 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.910    40.522    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X57Y56         LUT5 (Prop_lut5_I0_O)        0.373    40.895 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.895    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.445 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.445    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.559 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.559    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.673 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.673    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.787 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.787    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.901 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.901    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.015 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    42.015    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.172 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.876    43.048    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X56Y59         LUT5 (Prop_lut5_I0_O)        0.329    43.377 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.377    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.910 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.910    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.027 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    44.027    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.144 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.144    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.261 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.261    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.378    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.495    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.724 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.728    45.452    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.310    45.762 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.762    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.295 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.295    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.412 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.412    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.529 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.529    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.646 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.646    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.763 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.763    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.880 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.880    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.997 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.209    48.207    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.124    48.331 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.331    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.881 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    48.881    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.995 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.995    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.109 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.109    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.223 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.223    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.337 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.337    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.451 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.451    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.565 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.565    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.836 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.732    50.568    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X54Y71         LUT5 (Prop_lut5_I0_O)        0.373    50.941 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    50.941    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.474 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.474    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.591 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.591    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.708 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    51.708    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.825 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.009    51.834    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.951 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    51.951    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.068    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.185    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.342 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          0.720    53.062    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.332    53.394 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    53.394    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.944 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    53.944    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.058 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.058    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.172 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.172    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.286 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.286    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.400 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    54.400    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.514 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    54.514    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.628 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    54.628    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.856 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          0.926    55.781    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X54Y80         LUT5 (Prop_lut5_I0_O)        0.313    56.094 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.094    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.627 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    56.627    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.744 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    56.744    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.861 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    56.861    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.978 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    56.978    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.095 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.095    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.212 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.212    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.329 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    57.329    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.446 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.194    58.641    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.124    58.765 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    58.765    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.315 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.315    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.429    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    59.543    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.657    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    59.771    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    59.885    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    59.999    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.113 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.113    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.384 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.887    61.271    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.373    61.644 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    61.644    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.194 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.194    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.308 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    62.308    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.422 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    62.422    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.536 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.000    62.536    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.650 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    62.650    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.764 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.764    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.878 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    62.878    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.992 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.992    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.149 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.923    64.072    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.329    64.401 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    64.401    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.951 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    64.951    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.065    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.179    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    65.293    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.001    65.408    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.522    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    65.636    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    65.750    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.978 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          0.702    66.679    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X49Y99         LUT5 (Prop_lut5_I0_O)        0.313    66.992 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    66.992    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.542 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.001    67.543    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.657 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    67.657    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.771 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    67.771    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.885 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    67.885    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.999 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    67.999    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.113 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    68.113    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.227 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    68.227    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.341 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.341    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.455 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.518    69.973    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X50Y103        LUT3 (Prop_lut3_I0_O)        0.124    70.097 r  wavelet_resampler_1/y_reg[11]_i_212/O
                         net (fo=1, routed)           0.000    70.097    wavelet_resampler_1/y_reg[11]_i_212_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.610 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    70.610    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.727 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    70.727    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.844 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    70.844    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.961 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.961    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.078 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.078    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.195 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.195    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.312 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.312    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.987    72.553    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I0_O)        0.367    72.920 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    72.920    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.470 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    73.470    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    73.584    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    73.698    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    73.812    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    73.926    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.040    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    74.154    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.268    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.382 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.382    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.539 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.872    75.412    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X52Y111        LUT5 (Prop_lut5_I0_O)        0.329    75.741 r  wavelet_resampler_1/y_reg[11]_i_359/O
                         net (fo=1, routed)           0.000    75.741    wavelet_resampler_1/y_reg[11]_i_359_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.274 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    76.274    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.391 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.391    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.508 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    76.508    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.625 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    76.625    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.742 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    76.742    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.859 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    76.859    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.976 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.976    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.093 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.093    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.210 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.210    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    77.439 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.775    78.214    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X51Y117        LUT5 (Prop_lut5_I0_O)        0.310    78.524 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    78.524    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.074 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.074    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.188 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    79.188    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.302 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    79.302    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.416 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    79.416    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.530 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    79.530    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.644 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    79.644    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.758 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.758    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.872 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.009    79.881    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.995    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.223 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          0.855    81.078    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.313    81.391 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.391    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X50Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.924 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    81.924    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.041 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.041    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.158 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.009    82.167    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.284 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.284    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.401 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.401    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.518 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.518    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.635 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.635    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.752 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.752    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.869 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.869    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    83.098 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.738    83.836    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X51Y128        LUT5 (Prop_lut5_I0_O)        0.310    84.146 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.146    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.696 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.696    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.810 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    84.810    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.924 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.924    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.038 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.038    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.152 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.152    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.266 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.266    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.380 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.380    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.494 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.494    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.608 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.608    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.836 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.758    86.595    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y134        LUT5 (Prop_lut5_I0_O)        0.313    86.908 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    86.908    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.441 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.441    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.558 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.558    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.675 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.675    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.792 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    87.792    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.909    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.026    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.143    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.260    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.377    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.606 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          0.927    89.532    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X55Y136        LUT5 (Prop_lut5_I0_O)        0.310    89.842 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.842    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.392 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.392    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.506 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.506    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.620 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.620    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.734 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.734    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.848 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.848    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.962    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.076    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.190    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.304    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.532 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.813    92.346    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X54Y137        LUT5 (Prop_lut5_I0_O)        0.313    92.659 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    92.659    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.192 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    93.192    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.309 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    93.309    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.426 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.426    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.543 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    93.543    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.660 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    93.660    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.777    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.894    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.011 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    94.011    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.128 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.128    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    94.357 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          1.112    95.469    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.310    95.779 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    95.779    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.329 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    96.329    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.443 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    96.443    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.557 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    96.557    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.671 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.671    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.785 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    96.785    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.899 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    96.899    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.013 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.013    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.127 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.127    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.241 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    97.241    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.469 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          0.936    98.405    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y135        LUT5 (Prop_lut5_I0_O)        0.313    98.718 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000    98.718    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.251 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.251    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.368 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    99.368    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.485 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    99.485    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.602 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    99.602    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.719 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    99.719    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.836 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.836    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.953 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    99.953    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.070 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.070    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.187 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.187    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.416 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          0.985   101.401    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X49Y135        LUT3 (Prop_lut3_I0_O)        0.310   101.711 r  wavelet_resampler_1/y_reg[3]_i_199/O
                         net (fo=1, routed)           0.000   101.711    wavelet_resampler_1/y_reg[3]_i_199_n_0
    SLICE_X49Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.261 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   102.261    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   102.375    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   102.489    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   102.603    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   102.717    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.831    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.945    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.059    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.173    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.330 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.562   103.892    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X48Y141        LUT3 (Prop_lut3_I1_O)        0.329   104.221 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   104.221    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.753 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.753    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.867 r  wavelet_resampler_1/y_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.867    wavelet_resampler_1/y_reg_reg[7]_i_1_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   105.180 r  wavelet_resampler_1/y_reg_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.000   105.180    wavelet_resampler_1/y_reg_reg[11]_i_2_n_4
    SLICE_X48Y143        FDRE                                         r  wavelet_resampler_1/y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.609    14.980    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y143        FDRE                                         r  wavelet_resampler_1/y_reg_reg[11]/C
                         clock pessimism              0.180    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X48Y143        FDRE (Setup_fdre_C_D)        0.062    15.187    wavelet_resampler_1/y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                        -105.181    
  -------------------------------------------------------------------
                         slack                                -89.994    

Slack (VIOLATED) :        -89.920ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.891ns  (logic 64.836ns (64.907%)  route 35.055ns (35.094%))
  Logic Levels:           328  (CARRY4=289 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.664     5.215    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y19          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.649 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.699     6.349    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.473 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.330     6.803    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.398 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.398    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.515    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.632    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.749    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.866    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.983    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.001     8.100    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.217    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.334 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           1.066     9.401    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.525 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.525    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    10.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.000    10.171    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.399 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.808    11.206    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X57Y43         LUT4 (Prop_lut4_I0_O)        0.313    11.519 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    11.519    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.069 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    12.069    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.183 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    12.183    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.000    12.297    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.568 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.661    13.229    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.373    13.602 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.602    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.135 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    14.135    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.252 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    14.252    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.369 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.369    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.526 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.532    15.058    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.332    15.390 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.390    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.940    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    16.054    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.001    16.169    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.397 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.549    16.946    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.313    17.259 r  wavelet_resampler_1/y_reg[11]_i_904/O
                         net (fo=1, routed)           0.000    17.259    wavelet_resampler_1/y_reg[11]_i_904_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.792 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.792    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.909 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.001    17.910    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.027 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    18.027    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.144 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.053    19.197    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I0_O)        0.124    19.321 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.321    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.871 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.871    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.985    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.099    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.000    20.213    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.484 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.886    21.369    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.373    21.742 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.742    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.275 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.275    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.392 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.392    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.509 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.509    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.626 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.626    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.783 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          1.032    23.815    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.332    24.147 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    24.147    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.697 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.697    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.811 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.001    24.812    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.926 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.926    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    25.040    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.268 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.860    26.128    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.313    26.441 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.441    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.991 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.991    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.105 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.001    27.106    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    27.220    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.334    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.166    28.613    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.737 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.737    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.270 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.001    29.271    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.388 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.388    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.505 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.505    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.622 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.622    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.739 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.739    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.993 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.901    30.894    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X51Y51         LUT5 (Prop_lut5_I0_O)        0.367    31.261 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.261    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.811 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.811    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.925 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.925    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.039    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000    32.153    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.267    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.424 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          0.819    33.244    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.329    33.573 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.573    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.123 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.123    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.237    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.351    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.465    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.579    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.807 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          1.012    35.819    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.313    36.132 r  wavelet_resampler_1/y_reg[11]_i_715/O
                         net (fo=1, routed)           0.000    36.132    wavelet_resampler_1/y_reg[11]_i_715_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.512 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.512    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.629    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.746    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.863 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.000    36.863    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.980 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.980    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.097 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.000    38.097    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    38.221 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.221    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.771 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.771    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.885 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.885    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.999 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    38.999    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.113 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.113    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.227 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    39.227    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.341 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.341    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.612 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.910    40.522    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X57Y56         LUT5 (Prop_lut5_I0_O)        0.373    40.895 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.895    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.445 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.445    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.559 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.559    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.673 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.673    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.787 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.787    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.901 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.901    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.015 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    42.015    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.172 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.876    43.048    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X56Y59         LUT5 (Prop_lut5_I0_O)        0.329    43.377 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.377    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.910 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.910    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.027 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    44.027    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.144 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.144    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.261 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.261    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.378    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.495    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.724 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.728    45.452    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.310    45.762 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.762    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.295 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.295    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.412 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.412    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.529 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.529    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.646 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.646    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.763 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.763    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.880 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.880    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.997 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.209    48.207    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.124    48.331 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.331    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.881 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    48.881    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.995 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.995    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.109 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.109    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.223 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.223    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.337 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.337    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.451 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.451    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.565 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.565    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.836 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.732    50.568    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X54Y71         LUT5 (Prop_lut5_I0_O)        0.373    50.941 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    50.941    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.474 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.474    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.591 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.591    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.708 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    51.708    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.825 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.009    51.834    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.951 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    51.951    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.068    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.185    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.342 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          0.720    53.062    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.332    53.394 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    53.394    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.944 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    53.944    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.058 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.058    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.172 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.172    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.286 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.286    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.400 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    54.400    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.514 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    54.514    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.628 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    54.628    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.856 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          0.926    55.781    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X54Y80         LUT5 (Prop_lut5_I0_O)        0.313    56.094 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.094    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.627 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    56.627    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.744 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    56.744    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.861 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    56.861    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.978 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    56.978    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.095 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.095    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.212 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.212    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.329 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    57.329    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.446 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.194    58.641    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.124    58.765 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    58.765    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.315 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.315    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.429    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    59.543    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.657    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    59.771    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    59.885    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    59.999    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.113 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.113    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.384 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.887    61.271    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.373    61.644 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    61.644    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.194 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.194    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.308 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    62.308    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.422 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    62.422    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.536 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.000    62.536    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.650 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    62.650    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.764 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.764    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.878 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    62.878    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.992 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.992    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.149 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.923    64.072    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.329    64.401 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    64.401    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.951 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    64.951    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.065    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.179    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    65.293    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.001    65.408    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.522    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    65.636    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    65.750    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.978 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          0.702    66.679    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X49Y99         LUT5 (Prop_lut5_I0_O)        0.313    66.992 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    66.992    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.542 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.001    67.543    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.657 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    67.657    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.771 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    67.771    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.885 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    67.885    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.999 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    67.999    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.113 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    68.113    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.227 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    68.227    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.341 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.341    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.455 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.518    69.973    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X50Y103        LUT3 (Prop_lut3_I0_O)        0.124    70.097 r  wavelet_resampler_1/y_reg[11]_i_212/O
                         net (fo=1, routed)           0.000    70.097    wavelet_resampler_1/y_reg[11]_i_212_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.610 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    70.610    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.727 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    70.727    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.844 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    70.844    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.961 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.961    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.078 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.078    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.195 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.195    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.312 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.312    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.987    72.553    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I0_O)        0.367    72.920 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    72.920    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.470 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    73.470    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    73.584    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    73.698    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    73.812    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    73.926    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.040    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    74.154    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.268    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.382 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.382    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.539 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.872    75.412    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X52Y111        LUT5 (Prop_lut5_I0_O)        0.329    75.741 r  wavelet_resampler_1/y_reg[11]_i_359/O
                         net (fo=1, routed)           0.000    75.741    wavelet_resampler_1/y_reg[11]_i_359_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.274 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    76.274    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.391 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.391    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.508 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    76.508    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.625 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    76.625    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.742 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    76.742    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.859 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    76.859    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.976 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.976    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.093 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.093    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.210 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.210    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    77.439 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.775    78.214    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X51Y117        LUT5 (Prop_lut5_I0_O)        0.310    78.524 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    78.524    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.074 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.074    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.188 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    79.188    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.302 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    79.302    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.416 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    79.416    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.530 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    79.530    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.644 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    79.644    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.758 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.758    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.872 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.009    79.881    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.995    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.223 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          0.855    81.078    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.313    81.391 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.391    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X50Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.924 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    81.924    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.041 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.041    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.158 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.009    82.167    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.284 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.284    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.401 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.401    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.518 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.518    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.635 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.635    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.752 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.752    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.869 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.869    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    83.098 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.738    83.836    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X51Y128        LUT5 (Prop_lut5_I0_O)        0.310    84.146 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.146    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.696 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.696    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.810 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    84.810    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.924 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.924    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.038 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.038    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.152 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.152    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.266 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.266    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.380 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.380    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.494 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.494    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.608 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.608    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.836 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.758    86.595    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y134        LUT5 (Prop_lut5_I0_O)        0.313    86.908 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    86.908    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.441 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.441    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.558 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.558    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.675 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.675    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.792 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    87.792    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.909    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.026    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.143    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.260    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.377    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.606 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          0.927    89.532    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X55Y136        LUT5 (Prop_lut5_I0_O)        0.310    89.842 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.842    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.392 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.392    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.506 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.506    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.620 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.620    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.734 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.734    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.848 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.848    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.962    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.076    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.190    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.304    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.532 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.813    92.346    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X54Y137        LUT5 (Prop_lut5_I0_O)        0.313    92.659 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    92.659    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.192 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    93.192    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.309 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    93.309    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.426 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.426    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.543 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    93.543    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.660 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    93.660    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.777    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.894    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.011 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    94.011    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.128 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.128    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    94.357 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          1.112    95.469    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.310    95.779 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    95.779    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.329 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    96.329    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.443 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    96.443    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.557 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    96.557    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.671 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.671    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.785 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    96.785    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.899 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    96.899    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.013 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.013    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.127 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.127    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.241 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    97.241    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.469 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          0.936    98.405    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y135        LUT5 (Prop_lut5_I0_O)        0.313    98.718 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000    98.718    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.251 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.251    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.368 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    99.368    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.485 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    99.485    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.602 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    99.602    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.719 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    99.719    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.836 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.836    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.953 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    99.953    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.070 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.070    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.187 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.187    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.416 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          0.985   101.401    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X49Y135        LUT3 (Prop_lut3_I0_O)        0.310   101.711 r  wavelet_resampler_1/y_reg[3]_i_199/O
                         net (fo=1, routed)           0.000   101.711    wavelet_resampler_1/y_reg[3]_i_199_n_0
    SLICE_X49Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.261 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   102.261    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   102.375    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   102.489    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   102.603    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   102.717    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.831    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.945    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.059    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.173    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.330 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.562   103.892    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X48Y141        LUT3 (Prop_lut3_I1_O)        0.329   104.221 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   104.221    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.753 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.753    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.867 r  wavelet_resampler_1/y_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.867    wavelet_resampler_1/y_reg_reg[7]_i_1_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   105.106 r  wavelet_resampler_1/y_reg_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000   105.106    wavelet_resampler_1/y_reg_reg[11]_i_2_n_5
    SLICE_X48Y143        FDRE                                         r  wavelet_resampler_1/y_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.609    14.980    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y143        FDRE                                         r  wavelet_resampler_1/y_reg_reg[10]/C
                         clock pessimism              0.180    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X48Y143        FDRE (Setup_fdre_C_D)        0.062    15.187    wavelet_resampler_1/y_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                        -105.107    
  -------------------------------------------------------------------
                         slack                                -89.920    

Slack (VIOLATED) :        -89.904ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.875ns  (logic 64.820ns (64.901%)  route 35.055ns (35.099%))
  Logic Levels:           328  (CARRY4=289 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.664     5.215    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y19          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.649 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.699     6.349    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.473 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.330     6.803    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.398 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.398    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.515    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.632    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.749    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.866    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.983    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.001     8.100    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.217    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.334 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           1.066     9.401    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.525 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.525    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    10.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.000    10.171    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.399 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.808    11.206    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X57Y43         LUT4 (Prop_lut4_I0_O)        0.313    11.519 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    11.519    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.069 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    12.069    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.183 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    12.183    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.000    12.297    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.568 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.661    13.229    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.373    13.602 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.602    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.135 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    14.135    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.252 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    14.252    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.369 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.369    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.526 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.532    15.058    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.332    15.390 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.390    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.940    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    16.054    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.001    16.169    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.397 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.549    16.946    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.313    17.259 r  wavelet_resampler_1/y_reg[11]_i_904/O
                         net (fo=1, routed)           0.000    17.259    wavelet_resampler_1/y_reg[11]_i_904_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.792 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.792    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.909 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.001    17.910    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.027 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    18.027    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.144 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.053    19.197    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I0_O)        0.124    19.321 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.321    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.871 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.871    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.985    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.099    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.000    20.213    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.484 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.886    21.369    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.373    21.742 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.742    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.275 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.275    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.392 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.392    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.509 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.509    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.626 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.626    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.783 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          1.032    23.815    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.332    24.147 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    24.147    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.697 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.697    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.811 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.001    24.812    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.926 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.926    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    25.040    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.268 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.860    26.128    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.313    26.441 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.441    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.991 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.991    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.105 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.001    27.106    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    27.220    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.334    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.166    28.613    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.737 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.737    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.270 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.001    29.271    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.388 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.388    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.505 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.505    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.622 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.622    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.739 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.739    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.993 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.901    30.894    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X51Y51         LUT5 (Prop_lut5_I0_O)        0.367    31.261 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.261    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.811 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.811    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.925 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.925    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.039    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000    32.153    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.267    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.424 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          0.819    33.244    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.329    33.573 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.573    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.123 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.123    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.237    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.351    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.465    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.579    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.807 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          1.012    35.819    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.313    36.132 r  wavelet_resampler_1/y_reg[11]_i_715/O
                         net (fo=1, routed)           0.000    36.132    wavelet_resampler_1/y_reg[11]_i_715_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.512 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.512    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.629    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.746    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.863 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.000    36.863    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.980 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.980    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.097 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.000    38.097    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    38.221 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.221    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.771 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.771    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.885 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.885    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.999 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    38.999    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.113 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.113    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.227 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    39.227    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.341 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.341    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.612 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.910    40.522    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X57Y56         LUT5 (Prop_lut5_I0_O)        0.373    40.895 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.895    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.445 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.445    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.559 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.559    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.673 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.673    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.787 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.787    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.901 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.901    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.015 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    42.015    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.172 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.876    43.048    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X56Y59         LUT5 (Prop_lut5_I0_O)        0.329    43.377 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.377    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.910 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.910    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.027 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    44.027    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.144 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.144    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.261 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.261    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.378    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.495    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.724 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.728    45.452    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.310    45.762 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.762    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.295 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.295    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.412 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.412    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.529 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.529    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.646 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.646    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.763 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.763    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.880 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.880    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.997 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.209    48.207    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.124    48.331 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.331    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.881 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    48.881    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.995 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.995    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.109 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.109    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.223 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.223    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.337 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.337    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.451 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.451    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.565 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.565    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.836 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.732    50.568    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X54Y71         LUT5 (Prop_lut5_I0_O)        0.373    50.941 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    50.941    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.474 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.474    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.591 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.591    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.708 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    51.708    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.825 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.009    51.834    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.951 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    51.951    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.068    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.185    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.342 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          0.720    53.062    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.332    53.394 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    53.394    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.944 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    53.944    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.058 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.058    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.172 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.172    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.286 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.286    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.400 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    54.400    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.514 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    54.514    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.628 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    54.628    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.856 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          0.926    55.781    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X54Y80         LUT5 (Prop_lut5_I0_O)        0.313    56.094 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.094    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.627 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    56.627    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.744 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    56.744    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.861 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    56.861    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.978 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    56.978    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.095 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.095    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.212 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.212    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.329 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    57.329    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.446 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.194    58.641    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.124    58.765 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    58.765    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.315 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.315    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.429    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    59.543    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.657    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    59.771    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    59.885    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    59.999    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.113 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.113    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.384 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.887    61.271    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.373    61.644 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    61.644    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.194 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.194    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.308 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    62.308    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.422 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    62.422    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.536 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.000    62.536    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.650 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    62.650    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.764 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.764    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.878 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    62.878    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.992 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.992    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.149 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.923    64.072    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.329    64.401 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    64.401    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.951 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    64.951    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.065    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.179    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    65.293    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.001    65.408    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.522    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    65.636    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    65.750    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.978 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          0.702    66.679    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X49Y99         LUT5 (Prop_lut5_I0_O)        0.313    66.992 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    66.992    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.542 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.001    67.543    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.657 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    67.657    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.771 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    67.771    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.885 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    67.885    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.999 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    67.999    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.113 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    68.113    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.227 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    68.227    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.341 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.341    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.455 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.518    69.973    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X50Y103        LUT3 (Prop_lut3_I0_O)        0.124    70.097 r  wavelet_resampler_1/y_reg[11]_i_212/O
                         net (fo=1, routed)           0.000    70.097    wavelet_resampler_1/y_reg[11]_i_212_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.610 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    70.610    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.727 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    70.727    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.844 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    70.844    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.961 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.961    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.078 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.078    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.195 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.195    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.312 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.312    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.987    72.553    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I0_O)        0.367    72.920 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    72.920    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.470 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    73.470    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    73.584    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    73.698    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    73.812    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    73.926    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.040    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    74.154    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.268    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.382 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.382    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.539 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.872    75.412    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X52Y111        LUT5 (Prop_lut5_I0_O)        0.329    75.741 r  wavelet_resampler_1/y_reg[11]_i_359/O
                         net (fo=1, routed)           0.000    75.741    wavelet_resampler_1/y_reg[11]_i_359_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.274 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    76.274    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.391 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.391    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.508 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    76.508    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.625 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    76.625    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.742 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    76.742    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.859 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    76.859    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.976 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.976    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.093 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.093    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.210 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.210    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    77.439 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.775    78.214    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X51Y117        LUT5 (Prop_lut5_I0_O)        0.310    78.524 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    78.524    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.074 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.074    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.188 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    79.188    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.302 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    79.302    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.416 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    79.416    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.530 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    79.530    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.644 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    79.644    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.758 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.758    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.872 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.009    79.881    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.995    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.223 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          0.855    81.078    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.313    81.391 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.391    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X50Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.924 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    81.924    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.041 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.041    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.158 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.009    82.167    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.284 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.284    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.401 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.401    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.518 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.518    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.635 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.635    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.752 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.752    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.869 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.869    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    83.098 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.738    83.836    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X51Y128        LUT5 (Prop_lut5_I0_O)        0.310    84.146 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.146    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.696 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.696    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.810 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    84.810    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.924 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.924    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.038 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.038    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.152 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.152    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.266 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.266    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.380 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.380    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.494 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.494    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.608 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.608    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.836 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.758    86.595    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y134        LUT5 (Prop_lut5_I0_O)        0.313    86.908 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    86.908    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.441 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.441    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.558 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.558    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.675 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.675    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.792 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    87.792    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.909    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.026    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.143    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.260    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.377    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.606 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          0.927    89.532    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X55Y136        LUT5 (Prop_lut5_I0_O)        0.310    89.842 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.842    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.392 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.392    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.506 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.506    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.620 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.620    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.734 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.734    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.848 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.848    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.962    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.076    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.190    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.304    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.532 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.813    92.346    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X54Y137        LUT5 (Prop_lut5_I0_O)        0.313    92.659 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    92.659    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.192 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    93.192    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.309 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    93.309    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.426 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.426    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.543 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    93.543    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.660 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    93.660    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.777    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.894    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.011 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    94.011    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.128 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.128    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    94.357 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          1.112    95.469    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.310    95.779 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    95.779    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.329 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    96.329    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.443 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    96.443    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.557 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    96.557    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.671 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.671    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.785 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    96.785    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.899 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    96.899    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.013 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.013    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.127 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.127    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.241 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    97.241    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.469 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          0.936    98.405    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y135        LUT5 (Prop_lut5_I0_O)        0.313    98.718 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000    98.718    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.251 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.251    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.368 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    99.368    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.485 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    99.485    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.602 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    99.602    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.719 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    99.719    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.836 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.836    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.953 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    99.953    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.070 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.070    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.187 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.187    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.416 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          0.985   101.401    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X49Y135        LUT3 (Prop_lut3_I0_O)        0.310   101.711 r  wavelet_resampler_1/y_reg[3]_i_199/O
                         net (fo=1, routed)           0.000   101.711    wavelet_resampler_1/y_reg[3]_i_199_n_0
    SLICE_X49Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.261 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   102.261    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   102.375    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   102.489    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   102.603    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   102.717    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.831    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.945    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.059    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.173    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.330 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.562   103.892    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X48Y141        LUT3 (Prop_lut3_I1_O)        0.329   104.221 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   104.221    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.753 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.753    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.867 r  wavelet_resampler_1/y_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.867    wavelet_resampler_1/y_reg_reg[7]_i_1_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   105.090 r  wavelet_resampler_1/y_reg_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000   105.090    wavelet_resampler_1/y_reg_reg[11]_i_2_n_7
    SLICE_X48Y143        FDRE                                         r  wavelet_resampler_1/y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.609    14.980    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y143        FDRE                                         r  wavelet_resampler_1/y_reg_reg[8]/C
                         clock pessimism              0.180    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X48Y143        FDRE (Setup_fdre_C_D)        0.062    15.187    wavelet_resampler_1/y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                        -105.091    
  -------------------------------------------------------------------
                         slack                                -89.904    

Slack (VIOLATED) :        -89.902ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.872ns  (logic 64.817ns (64.900%)  route 35.055ns (35.100%))
  Logic Levels:           327  (CARRY4=288 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.664     5.215    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y19          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.649 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.699     6.349    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.473 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.330     6.803    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.398 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.398    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.515    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.632    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.749    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.866    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.983    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.001     8.100    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.217    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.334 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           1.066     9.401    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.525 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.525    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    10.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.000    10.171    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.399 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.808    11.206    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X57Y43         LUT4 (Prop_lut4_I0_O)        0.313    11.519 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    11.519    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.069 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    12.069    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.183 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    12.183    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.000    12.297    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.568 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.661    13.229    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.373    13.602 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.602    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.135 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    14.135    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.252 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    14.252    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.369 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.369    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.526 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.532    15.058    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.332    15.390 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.390    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.940    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    16.054    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.001    16.169    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.397 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.549    16.946    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.313    17.259 r  wavelet_resampler_1/y_reg[11]_i_904/O
                         net (fo=1, routed)           0.000    17.259    wavelet_resampler_1/y_reg[11]_i_904_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.792 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.792    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.909 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.001    17.910    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.027 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    18.027    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.144 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.053    19.197    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I0_O)        0.124    19.321 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.321    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.871 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.871    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.985    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.099    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.000    20.213    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.484 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.886    21.369    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.373    21.742 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.742    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.275 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.275    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.392 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.392    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.509 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.509    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.626 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.626    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.783 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          1.032    23.815    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.332    24.147 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    24.147    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.697 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.697    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.811 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.001    24.812    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.926 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.926    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    25.040    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.268 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.860    26.128    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.313    26.441 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.441    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.991 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.991    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.105 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.001    27.106    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    27.220    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.334    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.166    28.613    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.737 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.737    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.270 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.001    29.271    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.388 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.388    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.505 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.505    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.622 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.622    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.739 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.739    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.993 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.901    30.894    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X51Y51         LUT5 (Prop_lut5_I0_O)        0.367    31.261 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.261    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.811 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.811    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.925 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.925    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.039    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000    32.153    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.267    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.424 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          0.819    33.244    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.329    33.573 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.573    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.123 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.123    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.237    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.351    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.465    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.579    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.807 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          1.012    35.819    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.313    36.132 r  wavelet_resampler_1/y_reg[11]_i_715/O
                         net (fo=1, routed)           0.000    36.132    wavelet_resampler_1/y_reg[11]_i_715_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.512 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.512    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.629    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.746    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.863 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.000    36.863    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.980 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.980    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.097 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.000    38.097    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    38.221 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.221    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.771 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.771    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.885 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.885    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.999 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    38.999    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.113 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.113    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.227 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    39.227    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.341 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.341    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.612 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.910    40.522    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X57Y56         LUT5 (Prop_lut5_I0_O)        0.373    40.895 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.895    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.445 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.445    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.559 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.559    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.673 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.673    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.787 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.787    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.901 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.901    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.015 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    42.015    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.172 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.876    43.048    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X56Y59         LUT5 (Prop_lut5_I0_O)        0.329    43.377 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.377    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.910 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.910    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.027 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    44.027    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.144 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.144    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.261 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.261    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.378    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.495    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.724 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.728    45.452    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.310    45.762 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.762    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.295 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.295    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.412 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.412    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.529 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.529    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.646 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.646    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.763 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.763    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.880 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.880    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.997 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.209    48.207    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.124    48.331 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.331    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.881 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    48.881    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.995 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.995    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.109 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.109    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.223 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.223    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.337 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.337    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.451 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.451    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.565 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.565    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.836 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.732    50.568    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X54Y71         LUT5 (Prop_lut5_I0_O)        0.373    50.941 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    50.941    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.474 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.474    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.591 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.591    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.708 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    51.708    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.825 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.009    51.834    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.951 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    51.951    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.068    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.185    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.342 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          0.720    53.062    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.332    53.394 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    53.394    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.944 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    53.944    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.058 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.058    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.172 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.172    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.286 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.286    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.400 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    54.400    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.514 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    54.514    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.628 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    54.628    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.856 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          0.926    55.781    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X54Y80         LUT5 (Prop_lut5_I0_O)        0.313    56.094 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.094    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.627 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    56.627    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.744 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    56.744    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.861 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    56.861    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.978 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    56.978    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.095 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.095    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.212 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.212    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.329 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    57.329    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.446 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.194    58.641    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.124    58.765 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    58.765    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.315 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.315    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.429    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    59.543    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.657    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    59.771    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    59.885    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    59.999    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.113 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.113    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.384 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.887    61.271    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.373    61.644 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    61.644    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.194 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.194    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.308 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    62.308    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.422 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    62.422    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.536 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.000    62.536    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.650 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    62.650    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.764 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.764    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.878 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    62.878    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.992 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.992    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.149 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.923    64.072    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.329    64.401 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    64.401    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.951 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    64.951    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.065    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.179    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    65.293    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.001    65.408    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.522    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    65.636    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    65.750    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.978 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          0.702    66.679    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X49Y99         LUT5 (Prop_lut5_I0_O)        0.313    66.992 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    66.992    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.542 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.001    67.543    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.657 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    67.657    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.771 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    67.771    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.885 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    67.885    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.999 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    67.999    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.113 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    68.113    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.227 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    68.227    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.341 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.341    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.455 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.518    69.973    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X50Y103        LUT3 (Prop_lut3_I0_O)        0.124    70.097 r  wavelet_resampler_1/y_reg[11]_i_212/O
                         net (fo=1, routed)           0.000    70.097    wavelet_resampler_1/y_reg[11]_i_212_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.610 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    70.610    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.727 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    70.727    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.844 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    70.844    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.961 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.961    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.078 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.078    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.195 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.195    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.312 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.312    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.987    72.553    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I0_O)        0.367    72.920 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    72.920    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.470 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    73.470    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    73.584    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    73.698    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    73.812    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    73.926    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.040    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    74.154    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.268    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.382 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.382    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.539 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.872    75.412    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X52Y111        LUT5 (Prop_lut5_I0_O)        0.329    75.741 r  wavelet_resampler_1/y_reg[11]_i_359/O
                         net (fo=1, routed)           0.000    75.741    wavelet_resampler_1/y_reg[11]_i_359_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.274 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    76.274    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.391 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.391    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.508 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    76.508    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.625 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    76.625    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.742 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    76.742    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.859 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    76.859    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.976 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.976    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.093 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.093    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.210 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.210    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    77.439 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.775    78.214    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X51Y117        LUT5 (Prop_lut5_I0_O)        0.310    78.524 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    78.524    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.074 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.074    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.188 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    79.188    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.302 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    79.302    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.416 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    79.416    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.530 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    79.530    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.644 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    79.644    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.758 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.758    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.872 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.009    79.881    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.995    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.223 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          0.855    81.078    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.313    81.391 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.391    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X50Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.924 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    81.924    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.041 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.041    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.158 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.009    82.167    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.284 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.284    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.401 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.401    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.518 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.518    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.635 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.635    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.752 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.752    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.869 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.869    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    83.098 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.738    83.836    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X51Y128        LUT5 (Prop_lut5_I0_O)        0.310    84.146 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.146    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.696 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.696    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.810 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    84.810    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.924 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.924    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.038 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.038    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.152 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.152    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.266 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.266    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.380 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.380    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.494 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.494    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.608 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.608    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.836 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.758    86.595    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y134        LUT5 (Prop_lut5_I0_O)        0.313    86.908 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    86.908    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.441 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.441    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.558 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.558    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.675 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.675    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.792 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    87.792    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.909    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.026    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.143    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.260    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.377    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.606 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          0.927    89.532    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X55Y136        LUT5 (Prop_lut5_I0_O)        0.310    89.842 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.842    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.392 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.392    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.506 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.506    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.620 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.620    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.734 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.734    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.848 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.848    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.962    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.076    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.190    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.304    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.532 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.813    92.346    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X54Y137        LUT5 (Prop_lut5_I0_O)        0.313    92.659 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    92.659    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.192 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    93.192    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.309 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    93.309    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.426 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.426    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.543 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    93.543    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.660 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    93.660    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.777    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.894    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.011 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    94.011    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.128 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.128    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    94.357 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          1.112    95.469    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.310    95.779 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    95.779    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.329 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    96.329    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.443 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    96.443    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.557 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    96.557    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.671 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.671    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.785 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    96.785    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.899 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    96.899    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.013 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.013    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.127 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.127    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.241 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    97.241    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.469 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          0.936    98.405    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y135        LUT5 (Prop_lut5_I0_O)        0.313    98.718 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000    98.718    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.251 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.251    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.368 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    99.368    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.485 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    99.485    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.602 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    99.602    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.719 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    99.719    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.836 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.836    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.953 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    99.953    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.070 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.070    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.187 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.187    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.416 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          0.985   101.401    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X49Y135        LUT3 (Prop_lut3_I0_O)        0.310   101.711 r  wavelet_resampler_1/y_reg[3]_i_199/O
                         net (fo=1, routed)           0.000   101.711    wavelet_resampler_1/y_reg[3]_i_199_n_0
    SLICE_X49Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.261 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   102.261    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   102.375    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   102.489    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   102.603    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   102.717    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.831    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.945    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.059    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.173    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.330 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.562   103.892    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X48Y141        LUT3 (Prop_lut3_I1_O)        0.329   104.221 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   104.221    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.753 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.753    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   105.087 r  wavelet_resampler_1/y_reg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000   105.087    wavelet_resampler_1/y_reg_reg[7]_i_1_n_6
    SLICE_X48Y142        FDRE                                         r  wavelet_resampler_1/y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.608    14.979    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y142        FDRE                                         r  wavelet_resampler_1/y_reg_reg[5]/C
                         clock pessimism              0.180    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X48Y142        FDRE (Setup_fdre_C_D)        0.062    15.186    wavelet_resampler_1/y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                        -105.088    
  -------------------------------------------------------------------
                         slack                                -89.902    

Slack (VIOLATED) :        -89.881ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.851ns  (logic 64.796ns (64.892%)  route 35.055ns (35.108%))
  Logic Levels:           327  (CARRY4=288 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.664     5.215    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y19          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.649 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.699     6.349    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.473 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.330     6.803    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.398 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.398    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.515    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.632    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.749    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.866    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.983    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.001     8.100    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.217    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.334 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           1.066     9.401    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.525 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.525    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    10.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.000    10.171    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.399 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.808    11.206    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X57Y43         LUT4 (Prop_lut4_I0_O)        0.313    11.519 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    11.519    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.069 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    12.069    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.183 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    12.183    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.000    12.297    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.568 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.661    13.229    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.373    13.602 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.602    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.135 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    14.135    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.252 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    14.252    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.369 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.369    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.526 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.532    15.058    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.332    15.390 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.390    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.940    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    16.054    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.001    16.169    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.397 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.549    16.946    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.313    17.259 r  wavelet_resampler_1/y_reg[11]_i_904/O
                         net (fo=1, routed)           0.000    17.259    wavelet_resampler_1/y_reg[11]_i_904_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.792 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.792    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.909 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.001    17.910    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.027 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    18.027    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.144 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.053    19.197    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I0_O)        0.124    19.321 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.321    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.871 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.871    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.985    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.099    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.000    20.213    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.484 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.886    21.369    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.373    21.742 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.742    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.275 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.275    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.392 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.392    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.509 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.509    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.626 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.626    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.783 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          1.032    23.815    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.332    24.147 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    24.147    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.697 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.697    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.811 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.001    24.812    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.926 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.926    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    25.040    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.268 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.860    26.128    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.313    26.441 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.441    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.991 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.991    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.105 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.001    27.106    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    27.220    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.334    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.166    28.613    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.737 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.737    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.270 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.001    29.271    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.388 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.388    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.505 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.505    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.622 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.622    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.739 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.739    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.993 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.901    30.894    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X51Y51         LUT5 (Prop_lut5_I0_O)        0.367    31.261 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.261    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.811 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.811    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.925 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.925    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.039    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000    32.153    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.267    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.424 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          0.819    33.244    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.329    33.573 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.573    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.123 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.123    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.237    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.351    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.465    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.579    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.807 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          1.012    35.819    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.313    36.132 r  wavelet_resampler_1/y_reg[11]_i_715/O
                         net (fo=1, routed)           0.000    36.132    wavelet_resampler_1/y_reg[11]_i_715_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.512 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.512    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.629    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.746    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.863 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.000    36.863    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.980 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.980    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.097 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.000    38.097    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    38.221 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.221    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.771 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.771    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.885 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.885    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.999 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    38.999    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.113 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.113    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.227 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    39.227    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.341 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.341    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.612 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.910    40.522    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X57Y56         LUT5 (Prop_lut5_I0_O)        0.373    40.895 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.895    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.445 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.445    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.559 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.559    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.673 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.673    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.787 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.787    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.901 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.901    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.015 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    42.015    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.172 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.876    43.048    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X56Y59         LUT5 (Prop_lut5_I0_O)        0.329    43.377 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.377    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.910 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.910    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.027 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    44.027    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.144 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.144    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.261 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.261    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.378    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.495    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.724 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.728    45.452    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.310    45.762 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.762    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.295 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.295    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.412 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.412    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.529 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.529    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.646 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.646    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.763 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.763    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.880 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.880    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.997 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.209    48.207    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.124    48.331 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.331    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.881 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    48.881    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.995 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.995    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.109 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.109    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.223 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.223    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.337 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.337    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.451 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.451    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.565 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.565    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.836 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.732    50.568    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X54Y71         LUT5 (Prop_lut5_I0_O)        0.373    50.941 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    50.941    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.474 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.474    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.591 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.591    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.708 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    51.708    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.825 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.009    51.834    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.951 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    51.951    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.068    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.185    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.342 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          0.720    53.062    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.332    53.394 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    53.394    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.944 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    53.944    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.058 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.058    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.172 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.172    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.286 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.286    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.400 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    54.400    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.514 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    54.514    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.628 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    54.628    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.856 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          0.926    55.781    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X54Y80         LUT5 (Prop_lut5_I0_O)        0.313    56.094 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.094    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.627 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    56.627    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.744 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    56.744    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.861 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    56.861    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.978 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    56.978    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.095 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.095    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.212 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.212    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.329 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    57.329    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.446 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.194    58.641    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.124    58.765 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    58.765    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.315 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.315    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.429    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    59.543    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.657    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    59.771    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    59.885    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    59.999    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.113 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.113    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.384 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.887    61.271    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.373    61.644 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    61.644    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.194 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.194    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.308 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    62.308    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.422 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    62.422    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.536 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.000    62.536    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.650 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    62.650    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.764 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.764    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.878 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    62.878    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.992 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.992    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.149 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.923    64.072    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.329    64.401 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    64.401    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.951 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    64.951    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.065    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.179    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    65.293    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.001    65.408    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.522    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    65.636    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    65.750    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.978 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          0.702    66.679    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X49Y99         LUT5 (Prop_lut5_I0_O)        0.313    66.992 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    66.992    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.542 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.001    67.543    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.657 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    67.657    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.771 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    67.771    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.885 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    67.885    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.999 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    67.999    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.113 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    68.113    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.227 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    68.227    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.341 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.341    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.455 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.518    69.973    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X50Y103        LUT3 (Prop_lut3_I0_O)        0.124    70.097 r  wavelet_resampler_1/y_reg[11]_i_212/O
                         net (fo=1, routed)           0.000    70.097    wavelet_resampler_1/y_reg[11]_i_212_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.610 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    70.610    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.727 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    70.727    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.844 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    70.844    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.961 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.961    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.078 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.078    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.195 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.195    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.312 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.312    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.987    72.553    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I0_O)        0.367    72.920 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    72.920    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.470 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    73.470    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    73.584    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    73.698    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    73.812    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    73.926    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.040    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    74.154    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.268    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.382 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.382    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.539 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.872    75.412    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X52Y111        LUT5 (Prop_lut5_I0_O)        0.329    75.741 r  wavelet_resampler_1/y_reg[11]_i_359/O
                         net (fo=1, routed)           0.000    75.741    wavelet_resampler_1/y_reg[11]_i_359_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.274 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    76.274    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.391 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.391    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.508 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    76.508    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.625 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    76.625    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.742 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    76.742    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.859 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    76.859    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.976 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.976    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.093 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.093    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.210 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.210    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    77.439 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.775    78.214    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X51Y117        LUT5 (Prop_lut5_I0_O)        0.310    78.524 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    78.524    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.074 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.074    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.188 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    79.188    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.302 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    79.302    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.416 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    79.416    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.530 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    79.530    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.644 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    79.644    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.758 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.758    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.872 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.009    79.881    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.995    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.223 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          0.855    81.078    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.313    81.391 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.391    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X50Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.924 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    81.924    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.041 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.041    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.158 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.009    82.167    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.284 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.284    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.401 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.401    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.518 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.518    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.635 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.635    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.752 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.752    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.869 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.869    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    83.098 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.738    83.836    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X51Y128        LUT5 (Prop_lut5_I0_O)        0.310    84.146 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.146    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.696 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.696    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.810 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    84.810    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.924 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.924    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.038 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.038    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.152 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.152    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.266 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.266    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.380 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.380    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.494 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.494    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.608 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.608    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.836 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.758    86.595    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y134        LUT5 (Prop_lut5_I0_O)        0.313    86.908 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    86.908    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.441 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.441    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.558 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.558    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.675 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.675    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.792 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    87.792    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.909    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.026    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.143    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.260    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.377    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.606 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          0.927    89.532    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X55Y136        LUT5 (Prop_lut5_I0_O)        0.310    89.842 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.842    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.392 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.392    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.506 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.506    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.620 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.620    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.734 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.734    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.848 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.848    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.962    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.076    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.190    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.304    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.532 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.813    92.346    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X54Y137        LUT5 (Prop_lut5_I0_O)        0.313    92.659 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    92.659    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.192 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    93.192    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.309 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    93.309    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.426 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.426    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.543 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    93.543    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.660 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    93.660    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.777    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.894    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.011 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    94.011    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.128 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.128    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    94.357 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          1.112    95.469    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.310    95.779 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    95.779    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.329 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    96.329    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.443 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    96.443    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.557 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    96.557    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.671 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.671    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.785 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    96.785    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.899 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    96.899    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.013 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.013    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.127 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.127    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.241 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    97.241    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.469 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          0.936    98.405    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y135        LUT5 (Prop_lut5_I0_O)        0.313    98.718 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000    98.718    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.251 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.251    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.368 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    99.368    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.485 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    99.485    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.602 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    99.602    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.719 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    99.719    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.836 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.836    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.953 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    99.953    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.070 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.070    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.187 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.187    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.416 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          0.985   101.401    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X49Y135        LUT3 (Prop_lut3_I0_O)        0.310   101.711 r  wavelet_resampler_1/y_reg[3]_i_199/O
                         net (fo=1, routed)           0.000   101.711    wavelet_resampler_1/y_reg[3]_i_199_n_0
    SLICE_X49Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.261 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   102.261    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   102.375    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   102.489    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   102.603    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   102.717    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.831    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.945    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.059    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.173    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.330 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.562   103.892    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X48Y141        LUT3 (Prop_lut3_I1_O)        0.329   104.221 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   104.221    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.753 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.753    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   105.066 r  wavelet_resampler_1/y_reg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000   105.066    wavelet_resampler_1/y_reg_reg[7]_i_1_n_4
    SLICE_X48Y142        FDRE                                         r  wavelet_resampler_1/y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.608    14.979    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y142        FDRE                                         r  wavelet_resampler_1/y_reg_reg[7]/C
                         clock pessimism              0.180    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X48Y142        FDRE (Setup_fdre_C_D)        0.062    15.186    wavelet_resampler_1/y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                        -105.067    
  -------------------------------------------------------------------
                         slack                                -89.881    

Slack (VIOLATED) :        -89.807ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.777ns  (logic 64.722ns (64.866%)  route 35.055ns (35.134%))
  Logic Levels:           327  (CARRY4=288 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.664     5.215    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y19          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.649 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.699     6.349    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.473 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.330     6.803    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.398 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.398    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.515    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.632    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.749    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.866    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.983    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.001     8.100    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.217    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.334 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           1.066     9.401    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.525 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.525    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    10.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.000    10.171    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.399 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.808    11.206    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X57Y43         LUT4 (Prop_lut4_I0_O)        0.313    11.519 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    11.519    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.069 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    12.069    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.183 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    12.183    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.000    12.297    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.568 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.661    13.229    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.373    13.602 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.602    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.135 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    14.135    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.252 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    14.252    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.369 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.369    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.526 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.532    15.058    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.332    15.390 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.390    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.940    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    16.054    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.001    16.169    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.397 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.549    16.946    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.313    17.259 r  wavelet_resampler_1/y_reg[11]_i_904/O
                         net (fo=1, routed)           0.000    17.259    wavelet_resampler_1/y_reg[11]_i_904_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.792 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.792    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.909 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.001    17.910    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.027 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    18.027    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.144 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.053    19.197    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I0_O)        0.124    19.321 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.321    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.871 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.871    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.985    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.099    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.000    20.213    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.484 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.886    21.369    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.373    21.742 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.742    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.275 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.275    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.392 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.392    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.509 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.509    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.626 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.626    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.783 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          1.032    23.815    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.332    24.147 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    24.147    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.697 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.697    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.811 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.001    24.812    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.926 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.926    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    25.040    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.268 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.860    26.128    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.313    26.441 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.441    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.991 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.991    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.105 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.001    27.106    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    27.220    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.334    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.166    28.613    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.737 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.737    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.270 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.001    29.271    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.388 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.388    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.505 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.505    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.622 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.622    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.739 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.739    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.993 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.901    30.894    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X51Y51         LUT5 (Prop_lut5_I0_O)        0.367    31.261 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.261    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.811 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.811    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.925 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.925    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.039    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000    32.153    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.267    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.424 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          0.819    33.244    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.329    33.573 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.573    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.123 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.123    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.237    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.351    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.465    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.579    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.807 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          1.012    35.819    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.313    36.132 r  wavelet_resampler_1/y_reg[11]_i_715/O
                         net (fo=1, routed)           0.000    36.132    wavelet_resampler_1/y_reg[11]_i_715_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.512 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.512    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.629    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.746    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.863 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.000    36.863    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.980 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.980    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.097 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.000    38.097    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    38.221 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.221    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.771 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.771    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.885 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.885    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.999 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    38.999    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.113 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.113    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.227 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    39.227    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.341 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.341    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.612 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.910    40.522    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X57Y56         LUT5 (Prop_lut5_I0_O)        0.373    40.895 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.895    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.445 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.445    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.559 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.559    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.673 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.673    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.787 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.787    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.901 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.901    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.015 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    42.015    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.172 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.876    43.048    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X56Y59         LUT5 (Prop_lut5_I0_O)        0.329    43.377 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.377    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.910 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.910    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.027 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    44.027    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.144 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.144    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.261 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.261    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.378    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.495    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.724 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.728    45.452    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.310    45.762 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.762    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.295 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.295    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.412 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.412    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.529 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.529    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.646 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.646    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.763 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.763    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.880 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.880    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.997 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.209    48.207    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.124    48.331 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.331    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.881 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    48.881    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.995 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.995    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.109 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.109    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.223 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.223    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.337 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.337    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.451 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.451    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.565 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.565    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.836 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.732    50.568    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X54Y71         LUT5 (Prop_lut5_I0_O)        0.373    50.941 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    50.941    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.474 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.474    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.591 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.591    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.708 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    51.708    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.825 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.009    51.834    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.951 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    51.951    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.068    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.185    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.342 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          0.720    53.062    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.332    53.394 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    53.394    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.944 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    53.944    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.058 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.058    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.172 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.172    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.286 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.286    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.400 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    54.400    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.514 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    54.514    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.628 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    54.628    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.856 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          0.926    55.781    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X54Y80         LUT5 (Prop_lut5_I0_O)        0.313    56.094 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.094    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.627 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    56.627    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.744 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    56.744    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.861 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    56.861    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.978 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    56.978    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.095 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.095    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.212 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.212    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.329 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    57.329    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.446 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.194    58.641    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.124    58.765 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    58.765    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.315 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.315    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.429    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    59.543    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.657    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    59.771    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    59.885    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    59.999    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.113 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.113    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.384 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.887    61.271    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.373    61.644 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    61.644    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.194 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.194    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.308 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    62.308    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.422 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    62.422    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.536 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.000    62.536    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.650 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    62.650    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.764 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.764    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.878 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    62.878    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.992 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.992    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.149 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.923    64.072    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.329    64.401 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    64.401    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.951 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    64.951    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.065    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.179    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    65.293    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.001    65.408    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.522    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    65.636    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    65.750    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.978 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          0.702    66.679    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X49Y99         LUT5 (Prop_lut5_I0_O)        0.313    66.992 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    66.992    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.542 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.001    67.543    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.657 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    67.657    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.771 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    67.771    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.885 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    67.885    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.999 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    67.999    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.113 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    68.113    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.227 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    68.227    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.341 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.341    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.455 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.518    69.973    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X50Y103        LUT3 (Prop_lut3_I0_O)        0.124    70.097 r  wavelet_resampler_1/y_reg[11]_i_212/O
                         net (fo=1, routed)           0.000    70.097    wavelet_resampler_1/y_reg[11]_i_212_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.610 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    70.610    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.727 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    70.727    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.844 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    70.844    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.961 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.961    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.078 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.078    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.195 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.195    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.312 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.312    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.987    72.553    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I0_O)        0.367    72.920 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    72.920    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.470 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    73.470    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    73.584    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    73.698    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    73.812    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    73.926    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.040    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    74.154    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.268    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.382 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.382    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.539 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.872    75.412    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X52Y111        LUT5 (Prop_lut5_I0_O)        0.329    75.741 r  wavelet_resampler_1/y_reg[11]_i_359/O
                         net (fo=1, routed)           0.000    75.741    wavelet_resampler_1/y_reg[11]_i_359_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.274 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    76.274    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.391 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.391    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.508 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    76.508    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.625 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    76.625    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.742 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    76.742    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.859 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    76.859    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.976 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.976    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.093 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.093    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.210 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.210    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    77.439 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.775    78.214    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X51Y117        LUT5 (Prop_lut5_I0_O)        0.310    78.524 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    78.524    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.074 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.074    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.188 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    79.188    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.302 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    79.302    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.416 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    79.416    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.530 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    79.530    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.644 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    79.644    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.758 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.758    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.872 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.009    79.881    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.995    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.223 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          0.855    81.078    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.313    81.391 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.391    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X50Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.924 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    81.924    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.041 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.041    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.158 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.009    82.167    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.284 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.284    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.401 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.401    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.518 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.518    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.635 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.635    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.752 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.752    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.869 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.869    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    83.098 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.738    83.836    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X51Y128        LUT5 (Prop_lut5_I0_O)        0.310    84.146 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.146    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.696 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.696    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.810 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    84.810    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.924 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.924    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.038 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.038    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.152 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.152    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.266 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.266    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.380 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.380    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.494 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.494    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.608 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.608    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.836 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.758    86.595    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y134        LUT5 (Prop_lut5_I0_O)        0.313    86.908 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    86.908    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.441 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.441    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.558 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.558    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.675 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.675    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.792 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    87.792    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.909    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.026    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.143    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.260    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.377    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.606 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          0.927    89.532    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X55Y136        LUT5 (Prop_lut5_I0_O)        0.310    89.842 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.842    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.392 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.392    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.506 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.506    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.620 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.620    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.734 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.734    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.848 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.848    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.962    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.076    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.190    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.304    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.532 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.813    92.346    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X54Y137        LUT5 (Prop_lut5_I0_O)        0.313    92.659 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    92.659    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.192 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    93.192    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.309 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    93.309    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.426 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.426    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.543 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    93.543    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.660 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    93.660    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.777    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.894    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.011 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    94.011    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.128 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.128    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    94.357 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          1.112    95.469    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.310    95.779 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    95.779    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.329 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    96.329    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.443 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    96.443    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.557 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    96.557    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.671 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.671    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.785 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    96.785    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.899 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    96.899    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.013 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.013    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.127 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.127    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.241 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    97.241    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.469 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          0.936    98.405    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y135        LUT5 (Prop_lut5_I0_O)        0.313    98.718 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000    98.718    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.251 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.251    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.368 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    99.368    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.485 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    99.485    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.602 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    99.602    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.719 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    99.719    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.836 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.836    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.953 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    99.953    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.070 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.070    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.187 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.187    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.416 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          0.985   101.401    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X49Y135        LUT3 (Prop_lut3_I0_O)        0.310   101.711 r  wavelet_resampler_1/y_reg[3]_i_199/O
                         net (fo=1, routed)           0.000   101.711    wavelet_resampler_1/y_reg[3]_i_199_n_0
    SLICE_X49Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.261 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   102.261    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   102.375    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   102.489    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   102.603    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   102.717    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.831    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.945    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.059    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.173    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.330 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.562   103.892    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X48Y141        LUT3 (Prop_lut3_I1_O)        0.329   104.221 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   104.221    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.753 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.753    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   104.992 r  wavelet_resampler_1/y_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000   104.992    wavelet_resampler_1/y_reg_reg[7]_i_1_n_5
    SLICE_X48Y142        FDRE                                         r  wavelet_resampler_1/y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.608    14.979    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y142        FDRE                                         r  wavelet_resampler_1/y_reg_reg[6]/C
                         clock pessimism              0.180    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X48Y142        FDRE (Setup_fdre_C_D)        0.062    15.186    wavelet_resampler_1/y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                        -104.993    
  -------------------------------------------------------------------
                         slack                                -89.807    

Slack (VIOLATED) :        -89.791ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.761ns  (logic 64.706ns (64.861%)  route 35.055ns (35.139%))
  Logic Levels:           327  (CARRY4=288 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.664     5.215    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y19          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.649 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.699     6.349    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.473 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.330     6.803    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.398 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.398    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.515    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.632    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.749    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.866    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.983    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.001     8.100    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.217    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.334 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           1.066     9.401    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.525 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.525    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    10.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.000    10.171    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.399 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.808    11.206    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X57Y43         LUT4 (Prop_lut4_I0_O)        0.313    11.519 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    11.519    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.069 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    12.069    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.183 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    12.183    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.000    12.297    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.568 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.661    13.229    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.373    13.602 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.602    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.135 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    14.135    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.252 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    14.252    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.369 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.369    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.526 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.532    15.058    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.332    15.390 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.390    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.940    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    16.054    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.001    16.169    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.397 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.549    16.946    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.313    17.259 r  wavelet_resampler_1/y_reg[11]_i_904/O
                         net (fo=1, routed)           0.000    17.259    wavelet_resampler_1/y_reg[11]_i_904_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.792 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.792    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.909 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.001    17.910    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.027 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    18.027    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.144 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.053    19.197    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I0_O)        0.124    19.321 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.321    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.871 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.871    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.985    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.099    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.000    20.213    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.484 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.886    21.369    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.373    21.742 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.742    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.275 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.275    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.392 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.392    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.509 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.509    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.626 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.626    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.783 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          1.032    23.815    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.332    24.147 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    24.147    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.697 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.697    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.811 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.001    24.812    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.926 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.926    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    25.040    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.268 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.860    26.128    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.313    26.441 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.441    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.991 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.991    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.105 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.001    27.106    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    27.220    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.334    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.166    28.613    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.737 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.737    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.270 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.001    29.271    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.388 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.388    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.505 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.505    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.622 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.622    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.739 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.739    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.993 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.901    30.894    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X51Y51         LUT5 (Prop_lut5_I0_O)        0.367    31.261 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.261    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.811 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.811    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.925 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.925    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.039    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000    32.153    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.267    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.424 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          0.819    33.244    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.329    33.573 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.573    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.123 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.123    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.237    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.351    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.465    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.579    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.807 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          1.012    35.819    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.313    36.132 r  wavelet_resampler_1/y_reg[11]_i_715/O
                         net (fo=1, routed)           0.000    36.132    wavelet_resampler_1/y_reg[11]_i_715_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.512 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.512    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.629    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.746    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.863 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.000    36.863    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.980 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.980    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.097 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.000    38.097    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    38.221 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.221    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.771 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.771    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.885 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.885    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.999 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    38.999    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.113 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.113    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.227 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    39.227    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.341 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.341    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.612 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.910    40.522    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X57Y56         LUT5 (Prop_lut5_I0_O)        0.373    40.895 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.895    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.445 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.445    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.559 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.559    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.673 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.673    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.787 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.787    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.901 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.901    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.015 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    42.015    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.172 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.876    43.048    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X56Y59         LUT5 (Prop_lut5_I0_O)        0.329    43.377 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.377    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.910 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.910    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.027 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    44.027    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.144 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.144    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.261 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.261    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.378    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.495    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.724 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.728    45.452    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.310    45.762 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.762    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.295 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.295    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.412 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.412    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.529 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.529    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.646 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.646    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.763 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.763    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.880 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.880    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.997 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.209    48.207    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.124    48.331 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.331    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.881 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    48.881    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.995 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.995    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.109 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.109    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.223 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.223    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.337 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.337    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.451 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.451    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.565 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.565    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.836 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.732    50.568    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X54Y71         LUT5 (Prop_lut5_I0_O)        0.373    50.941 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    50.941    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.474 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.474    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.591 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.591    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.708 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    51.708    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.825 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.009    51.834    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.951 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    51.951    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.068    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.185    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.342 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          0.720    53.062    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.332    53.394 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    53.394    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.944 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    53.944    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.058 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.058    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.172 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.172    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.286 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.286    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.400 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    54.400    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.514 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    54.514    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.628 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    54.628    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.856 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          0.926    55.781    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X54Y80         LUT5 (Prop_lut5_I0_O)        0.313    56.094 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.094    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.627 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    56.627    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.744 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    56.744    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.861 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    56.861    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.978 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    56.978    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.095 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.095    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.212 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.212    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.329 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    57.329    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.446 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.194    58.641    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.124    58.765 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    58.765    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.315 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.315    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.429    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    59.543    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.657    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    59.771    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    59.885    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    59.999    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.113 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.113    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.384 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.887    61.271    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.373    61.644 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    61.644    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.194 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.194    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.308 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    62.308    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.422 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    62.422    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.536 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.000    62.536    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.650 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    62.650    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.764 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.764    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.878 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    62.878    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.992 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.992    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.149 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.923    64.072    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.329    64.401 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    64.401    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.951 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    64.951    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.065    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.179    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    65.293    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.001    65.408    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.522    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    65.636    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    65.750    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.978 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          0.702    66.679    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X49Y99         LUT5 (Prop_lut5_I0_O)        0.313    66.992 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    66.992    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.542 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.001    67.543    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.657 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    67.657    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.771 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    67.771    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.885 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    67.885    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.999 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    67.999    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.113 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    68.113    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.227 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    68.227    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.341 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.341    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.455 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.518    69.973    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X50Y103        LUT3 (Prop_lut3_I0_O)        0.124    70.097 r  wavelet_resampler_1/y_reg[11]_i_212/O
                         net (fo=1, routed)           0.000    70.097    wavelet_resampler_1/y_reg[11]_i_212_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.610 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    70.610    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.727 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    70.727    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.844 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    70.844    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.961 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.961    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.078 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.078    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.195 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.195    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.312 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.312    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.987    72.553    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I0_O)        0.367    72.920 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    72.920    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.470 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    73.470    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    73.584    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    73.698    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    73.812    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    73.926    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.040    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    74.154    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.268    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.382 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.382    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.539 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.872    75.412    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X52Y111        LUT5 (Prop_lut5_I0_O)        0.329    75.741 r  wavelet_resampler_1/y_reg[11]_i_359/O
                         net (fo=1, routed)           0.000    75.741    wavelet_resampler_1/y_reg[11]_i_359_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.274 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    76.274    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.391 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.391    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.508 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    76.508    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.625 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    76.625    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.742 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    76.742    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.859 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    76.859    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.976 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.976    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.093 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.093    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.210 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.210    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    77.439 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.775    78.214    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X51Y117        LUT5 (Prop_lut5_I0_O)        0.310    78.524 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    78.524    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.074 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.074    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.188 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    79.188    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.302 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    79.302    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.416 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    79.416    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.530 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    79.530    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.644 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    79.644    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.758 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.758    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.872 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.009    79.881    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.995    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.223 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          0.855    81.078    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.313    81.391 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.391    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X50Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.924 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    81.924    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.041 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.041    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.158 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.009    82.167    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.284 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.284    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.401 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.401    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.518 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.518    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.635 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.635    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.752 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.752    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.869 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.869    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    83.098 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.738    83.836    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X51Y128        LUT5 (Prop_lut5_I0_O)        0.310    84.146 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.146    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.696 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.696    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.810 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    84.810    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.924 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.924    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.038 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.038    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.152 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.152    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.266 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.266    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.380 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.380    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.494 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.494    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.608 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.608    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.836 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.758    86.595    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y134        LUT5 (Prop_lut5_I0_O)        0.313    86.908 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    86.908    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.441 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.441    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.558 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.558    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.675 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.675    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.792 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    87.792    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.909    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.026    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.143    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.260    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.377    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.606 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          0.927    89.532    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X55Y136        LUT5 (Prop_lut5_I0_O)        0.310    89.842 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.842    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.392 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.392    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.506 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.506    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.620 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.620    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.734 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.734    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.848 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.848    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.962    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.076    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.190    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.304    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.532 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.813    92.346    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X54Y137        LUT5 (Prop_lut5_I0_O)        0.313    92.659 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    92.659    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.192 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    93.192    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.309 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    93.309    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.426 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.426    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.543 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    93.543    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.660 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    93.660    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.777    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.894    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.011 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    94.011    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.128 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.128    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    94.357 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          1.112    95.469    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.310    95.779 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    95.779    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.329 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    96.329    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.443 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    96.443    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.557 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    96.557    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.671 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.671    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.785 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    96.785    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.899 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    96.899    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.013 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.013    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.127 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.127    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.241 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    97.241    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.469 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          0.936    98.405    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y135        LUT5 (Prop_lut5_I0_O)        0.313    98.718 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000    98.718    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.251 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.251    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.368 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    99.368    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.485 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    99.485    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.602 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    99.602    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.719 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    99.719    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.836 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.836    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.953 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    99.953    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.070 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.070    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.187 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.187    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.416 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          0.985   101.401    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X49Y135        LUT3 (Prop_lut3_I0_O)        0.310   101.711 r  wavelet_resampler_1/y_reg[3]_i_199/O
                         net (fo=1, routed)           0.000   101.711    wavelet_resampler_1/y_reg[3]_i_199_n_0
    SLICE_X49Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.261 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   102.261    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   102.375    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   102.489    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   102.603    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   102.717    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.831    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.945    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.059    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.173    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.330 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.562   103.892    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X48Y141        LUT3 (Prop_lut3_I1_O)        0.329   104.221 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   104.221    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.753 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.753    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   104.976 r  wavelet_resampler_1/y_reg_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000   104.976    wavelet_resampler_1/y_reg_reg[7]_i_1_n_7
    SLICE_X48Y142        FDRE                                         r  wavelet_resampler_1/y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.608    14.979    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y142        FDRE                                         r  wavelet_resampler_1/y_reg_reg[4]/C
                         clock pessimism              0.180    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X48Y142        FDRE (Setup_fdre_C_D)        0.062    15.186    wavelet_resampler_1/y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                        -104.977    
  -------------------------------------------------------------------
                         slack                                -89.791    

Slack (VIOLATED) :        -89.642ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.612ns  (logic 64.557ns (64.808%)  route 35.055ns (35.192%))
  Logic Levels:           326  (CARRY4=287 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.664     5.215    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y19          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.649 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.699     6.349    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.473 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.330     6.803    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.398 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.398    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.515    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.632    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.749    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.866    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.983    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.001     8.100    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.217    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.334 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           1.066     9.401    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.525 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.525    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    10.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.000    10.171    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.399 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.808    11.206    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X57Y43         LUT4 (Prop_lut4_I0_O)        0.313    11.519 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    11.519    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.069 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    12.069    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.183 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    12.183    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.000    12.297    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.568 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.661    13.229    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.373    13.602 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.602    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.135 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    14.135    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.252 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    14.252    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.369 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.369    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.526 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.532    15.058    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.332    15.390 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.390    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.940    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    16.054    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.001    16.169    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.397 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.549    16.946    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.313    17.259 r  wavelet_resampler_1/y_reg[11]_i_904/O
                         net (fo=1, routed)           0.000    17.259    wavelet_resampler_1/y_reg[11]_i_904_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.792 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.792    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.909 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.001    17.910    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.027 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    18.027    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.144 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.053    19.197    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I0_O)        0.124    19.321 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.321    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.871 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.871    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.985    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.099    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.000    20.213    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.484 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.886    21.369    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.373    21.742 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.742    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.275 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.275    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.392 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.392    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.509 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.509    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.626 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.626    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.783 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          1.032    23.815    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.332    24.147 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    24.147    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.697 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.697    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.811 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.001    24.812    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.926 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.926    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    25.040    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.268 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.860    26.128    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.313    26.441 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.441    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.991 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.991    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.105 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.001    27.106    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    27.220    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.334    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.166    28.613    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.737 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.737    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.270 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.001    29.271    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.388 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.388    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.505 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.505    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.622 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.622    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.739 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.739    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.993 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.901    30.894    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X51Y51         LUT5 (Prop_lut5_I0_O)        0.367    31.261 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.261    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.811 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.811    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.925 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.925    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.039    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000    32.153    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.267    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.424 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          0.819    33.244    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.329    33.573 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.573    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.123 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.123    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.237    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.351    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.465    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.579    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.807 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          1.012    35.819    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.313    36.132 r  wavelet_resampler_1/y_reg[11]_i_715/O
                         net (fo=1, routed)           0.000    36.132    wavelet_resampler_1/y_reg[11]_i_715_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.512 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.512    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.629    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.746    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.863 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.000    36.863    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.980 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.980    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.097 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.000    38.097    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    38.221 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.221    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.771 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.771    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.885 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.885    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.999 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    38.999    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.113 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.113    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.227 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    39.227    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.341 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.341    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.612 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.910    40.522    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X57Y56         LUT5 (Prop_lut5_I0_O)        0.373    40.895 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.895    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.445 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.445    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.559 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.559    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.673 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.673    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.787 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.787    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.901 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.901    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.015 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    42.015    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.172 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.876    43.048    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X56Y59         LUT5 (Prop_lut5_I0_O)        0.329    43.377 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.377    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.910 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.910    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.027 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    44.027    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.144 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.144    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.261 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.261    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.378    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.495    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.724 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.728    45.452    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.310    45.762 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.762    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.295 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.295    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.412 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.412    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.529 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.529    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.646 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.646    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.763 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.763    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.880 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.880    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.997 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.209    48.207    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.124    48.331 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.331    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.881 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    48.881    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.995 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.995    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.109 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.109    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.223 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.223    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.337 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.337    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.451 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.451    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.565 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.565    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.836 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.732    50.568    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X54Y71         LUT5 (Prop_lut5_I0_O)        0.373    50.941 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    50.941    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.474 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.474    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.591 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.591    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.708 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    51.708    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.825 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.009    51.834    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.951 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    51.951    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.068    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.185    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.342 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          0.720    53.062    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.332    53.394 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    53.394    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.944 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    53.944    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.058 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.058    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.172 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.172    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.286 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.286    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.400 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    54.400    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.514 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    54.514    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.628 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    54.628    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.856 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          0.926    55.781    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X54Y80         LUT5 (Prop_lut5_I0_O)        0.313    56.094 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.094    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.627 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    56.627    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.744 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    56.744    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.861 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    56.861    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.978 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    56.978    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.095 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.095    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.212 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.212    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.329 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    57.329    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.446 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.194    58.641    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.124    58.765 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    58.765    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.315 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.315    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.429    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    59.543    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.657    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    59.771    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    59.885    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    59.999    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.113 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.113    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.384 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.887    61.271    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.373    61.644 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    61.644    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.194 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.194    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.308 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    62.308    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.422 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    62.422    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.536 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.000    62.536    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.650 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    62.650    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.764 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.764    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.878 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    62.878    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.992 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.992    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.149 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.923    64.072    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.329    64.401 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    64.401    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.951 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    64.951    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.065    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.179    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    65.293    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.001    65.408    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.522    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    65.636    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    65.750    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.978 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          0.702    66.679    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X49Y99         LUT5 (Prop_lut5_I0_O)        0.313    66.992 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    66.992    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.542 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.001    67.543    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.657 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    67.657    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.771 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    67.771    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.885 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    67.885    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.999 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    67.999    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.113 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    68.113    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.227 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    68.227    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.341 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.341    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.455 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.518    69.973    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X50Y103        LUT3 (Prop_lut3_I0_O)        0.124    70.097 r  wavelet_resampler_1/y_reg[11]_i_212/O
                         net (fo=1, routed)           0.000    70.097    wavelet_resampler_1/y_reg[11]_i_212_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.610 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    70.610    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.727 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    70.727    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.844 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    70.844    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.961 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.961    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.078 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.078    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.195 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.195    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.312 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.312    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.987    72.553    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I0_O)        0.367    72.920 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    72.920    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.470 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    73.470    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    73.584    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    73.698    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    73.812    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    73.926    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.040    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    74.154    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.268    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.382 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.382    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.539 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.872    75.412    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X52Y111        LUT5 (Prop_lut5_I0_O)        0.329    75.741 r  wavelet_resampler_1/y_reg[11]_i_359/O
                         net (fo=1, routed)           0.000    75.741    wavelet_resampler_1/y_reg[11]_i_359_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.274 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    76.274    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.391 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.391    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.508 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    76.508    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.625 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    76.625    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.742 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    76.742    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.859 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    76.859    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.976 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.976    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.093 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.093    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.210 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.210    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    77.439 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.775    78.214    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X51Y117        LUT5 (Prop_lut5_I0_O)        0.310    78.524 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    78.524    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.074 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.074    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.188 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    79.188    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.302 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    79.302    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.416 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    79.416    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.530 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    79.530    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.644 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    79.644    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.758 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.758    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.872 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.009    79.881    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.995    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.223 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          0.855    81.078    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.313    81.391 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.391    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X50Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.924 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    81.924    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.041 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.041    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.158 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.009    82.167    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.284 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.284    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.401 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.401    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.518 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.518    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.635 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.635    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.752 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.752    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.869 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.869    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    83.098 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.738    83.836    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X51Y128        LUT5 (Prop_lut5_I0_O)        0.310    84.146 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.146    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.696 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.696    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.810 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    84.810    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.924 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.924    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.038 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.038    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.152 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.152    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.266 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.266    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.380 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.380    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.494 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.494    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.608 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.608    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.836 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.758    86.595    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y134        LUT5 (Prop_lut5_I0_O)        0.313    86.908 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    86.908    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.441 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.441    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.558 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.558    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.675 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.675    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.792 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    87.792    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.909    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.026    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.143    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.260    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.377    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.606 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          0.927    89.532    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X55Y136        LUT5 (Prop_lut5_I0_O)        0.310    89.842 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.842    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.392 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.392    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.506 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.506    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.620 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.620    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.734 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.734    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.848 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.848    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.962    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.076    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.190    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.304    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.532 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.813    92.346    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X54Y137        LUT5 (Prop_lut5_I0_O)        0.313    92.659 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    92.659    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.192 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    93.192    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.309 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    93.309    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.426 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.426    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.543 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    93.543    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.660 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    93.660    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.777    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.894    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.011 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    94.011    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.128 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.128    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    94.357 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          1.112    95.469    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.310    95.779 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    95.779    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.329 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    96.329    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.443 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    96.443    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.557 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    96.557    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.671 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.671    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.785 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    96.785    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.899 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    96.899    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.013 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.013    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.127 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.127    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.241 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    97.241    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.469 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          0.936    98.405    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y135        LUT5 (Prop_lut5_I0_O)        0.313    98.718 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000    98.718    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.251 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.251    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.368 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    99.368    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.485 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    99.485    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.602 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    99.602    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.719 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    99.719    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.836 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.836    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.953 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    99.953    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.070 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.070    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.187 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.187    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.416 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          0.985   101.401    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X49Y135        LUT3 (Prop_lut3_I0_O)        0.310   101.711 r  wavelet_resampler_1/y_reg[3]_i_199/O
                         net (fo=1, routed)           0.000   101.711    wavelet_resampler_1/y_reg[3]_i_199_n_0
    SLICE_X49Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.261 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   102.261    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   102.375    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   102.489    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   102.603    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   102.717    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.831    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.945    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.059    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.173    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.330 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.562   103.892    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X48Y141        LUT3 (Prop_lut3_I1_O)        0.329   104.221 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   104.221    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   104.827 r  wavelet_resampler_1/y_reg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000   104.827    wavelet_resampler_1/y_reg_reg[3]_i_1_n_4
    SLICE_X48Y141        FDRE                                         r  wavelet_resampler_1/y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.608    14.979    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y141        FDRE                                         r  wavelet_resampler_1/y_reg_reg[3]/C
                         clock pessimism              0.180    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X48Y141        FDRE (Setup_fdre_C_D)        0.062    15.186    wavelet_resampler_1/y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                        -104.828    
  -------------------------------------------------------------------
                         slack                                -89.642    

Slack (VIOLATED) :        -89.583ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.553ns  (logic 64.498ns (64.787%)  route 35.055ns (35.213%))
  Logic Levels:           326  (CARRY4=287 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.664     5.215    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y19          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.649 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.699     6.349    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.473 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.330     6.803    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.398 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.398    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.515    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.632    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.749    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.866    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.983    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.001     8.100    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.217    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.334 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           1.066     9.401    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.525 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.525    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    10.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.000    10.171    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.399 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.808    11.206    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X57Y43         LUT4 (Prop_lut4_I0_O)        0.313    11.519 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    11.519    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.069 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    12.069    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.183 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    12.183    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.000    12.297    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.568 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.661    13.229    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.373    13.602 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.602    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.135 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    14.135    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.252 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    14.252    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.369 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.369    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.526 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.532    15.058    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.332    15.390 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.390    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.940    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    16.054    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.001    16.169    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.397 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.549    16.946    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.313    17.259 r  wavelet_resampler_1/y_reg[11]_i_904/O
                         net (fo=1, routed)           0.000    17.259    wavelet_resampler_1/y_reg[11]_i_904_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.792 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.792    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.909 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.001    17.910    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.027 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    18.027    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.144 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.053    19.197    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I0_O)        0.124    19.321 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.321    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.871 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.871    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.985    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.099    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.000    20.213    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.484 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.886    21.369    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.373    21.742 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.742    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.275 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.275    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.392 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.392    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.509 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.509    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.626 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.626    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.783 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          1.032    23.815    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.332    24.147 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    24.147    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.697 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.697    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.811 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.001    24.812    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.926 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.926    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    25.040    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.268 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.860    26.128    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.313    26.441 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.441    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.991 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.991    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.105 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.001    27.106    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.220 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    27.220    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.334 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.334    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.448 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.166    28.613    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.737 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.737    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.270 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.001    29.271    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.388 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.388    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.505 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.505    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.622 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.622    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.739 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.739    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.993 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.901    30.894    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X51Y51         LUT5 (Prop_lut5_I0_O)        0.367    31.261 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.261    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.811 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.811    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.925 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.925    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.039    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000    32.153    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.267    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.424 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          0.819    33.244    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.329    33.573 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.573    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.123 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.123    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.237 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.237    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.351 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.351    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.465 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.465    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.579 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.579    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.807 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          1.012    35.819    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.313    36.132 r  wavelet_resampler_1/y_reg[11]_i_715/O
                         net (fo=1, routed)           0.000    36.132    wavelet_resampler_1/y_reg[11]_i_715_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.512 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.512    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.629    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.746    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.863 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.000    36.863    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.980 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.980    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.097 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.000    38.097    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    38.221 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.221    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.771 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.771    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.885 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.885    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.999 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    38.999    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.113 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.113    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.227 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    39.227    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.341 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.341    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.612 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.910    40.522    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X57Y56         LUT5 (Prop_lut5_I0_O)        0.373    40.895 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.895    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.445 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.445    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.559 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.559    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.673 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.673    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.787 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.787    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.901 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.901    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.015 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    42.015    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.172 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.876    43.048    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X56Y59         LUT5 (Prop_lut5_I0_O)        0.329    43.377 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.377    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.910 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.910    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.027 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    44.027    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.144 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.144    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.261 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.261    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.378    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.495    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.724 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.728    45.452    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.310    45.762 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.762    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.295 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.295    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.412 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.412    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.529 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.529    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.646 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.646    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.763 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.763    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.880 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.880    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.997 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.209    48.207    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.124    48.331 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.331    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.881 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    48.881    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.995 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.995    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.109 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.109    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.223 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.223    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.337 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.337    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.451 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.451    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.565 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.565    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.836 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.732    50.568    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X54Y71         LUT5 (Prop_lut5_I0_O)        0.373    50.941 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    50.941    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.474 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.474    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.591 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.591    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.708 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    51.708    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.825 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.009    51.834    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.951 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    51.951    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.068    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.185    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.342 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          0.720    53.062    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.332    53.394 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    53.394    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.944 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    53.944    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.058 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.058    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.172 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.172    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.286 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.286    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.400 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    54.400    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.514 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    54.514    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.628 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    54.628    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.856 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          0.926    55.781    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X54Y80         LUT5 (Prop_lut5_I0_O)        0.313    56.094 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.094    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.627 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    56.627    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.744 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    56.744    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.861 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    56.861    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.978 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    56.978    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.095 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.095    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.212 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.212    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.329 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    57.329    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.446 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.194    58.641    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.124    58.765 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    58.765    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.315 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.315    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.429    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    59.543    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.657    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    59.771    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    59.885    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    59.999    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.113 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.113    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.384 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.887    61.271    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.373    61.644 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    61.644    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.194 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.194    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.308 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    62.308    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.422 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    62.422    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.536 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.000    62.536    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.650 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    62.650    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.764 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    62.764    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.878 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    62.878    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.992 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.992    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.149 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.923    64.072    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.329    64.401 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    64.401    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.951 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    64.951    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.065    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.179    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    65.293    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.001    65.408    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.522 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.522    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.636 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    65.636    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.750 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    65.750    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.978 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          0.702    66.679    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X49Y99         LUT5 (Prop_lut5_I0_O)        0.313    66.992 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    66.992    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.542 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.001    67.543    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.657 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    67.657    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.771 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    67.771    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.885 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    67.885    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.999 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    67.999    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.113 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    68.113    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.227 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    68.227    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.341 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.341    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.455 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.518    69.973    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X50Y103        LUT3 (Prop_lut3_I0_O)        0.124    70.097 r  wavelet_resampler_1/y_reg[11]_i_212/O
                         net (fo=1, routed)           0.000    70.097    wavelet_resampler_1/y_reg[11]_i_212_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.610 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    70.610    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.727 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    70.727    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.844 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    70.844    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.961 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.961    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.078 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.078    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.195 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.195    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.312 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.312    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.987    72.553    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I0_O)        0.367    72.920 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    72.920    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.470 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    73.470    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    73.584    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    73.698    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    73.812    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    73.926    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.040    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    74.154    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.268    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.382 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.382    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.539 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.872    75.412    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X52Y111        LUT5 (Prop_lut5_I0_O)        0.329    75.741 r  wavelet_resampler_1/y_reg[11]_i_359/O
                         net (fo=1, routed)           0.000    75.741    wavelet_resampler_1/y_reg[11]_i_359_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.274 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    76.274    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.391 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.391    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.508 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    76.508    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.625 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    76.625    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.742 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    76.742    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.859 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    76.859    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.976 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.976    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.093 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.093    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.210 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.210    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    77.439 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.775    78.214    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X51Y117        LUT5 (Prop_lut5_I0_O)        0.310    78.524 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    78.524    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.074 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.074    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.188 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    79.188    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.302 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    79.302    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.416 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    79.416    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.530 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    79.530    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.644 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    79.644    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.758 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.758    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.872 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.009    79.881    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.995 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.995    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.223 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          0.855    81.078    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.313    81.391 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.391    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X50Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.924 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    81.924    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.041 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.041    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.158 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.009    82.167    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.284 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.284    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.401 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.401    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.518 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.518    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.635 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.635    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.752 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.752    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.869 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.869    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    83.098 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.738    83.836    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X51Y128        LUT5 (Prop_lut5_I0_O)        0.310    84.146 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.146    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X51Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.696 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.696    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.810 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    84.810    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.924 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.924    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.038 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.038    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.152 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.152    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.266 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.266    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.380 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.380    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.494 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.494    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.608 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.608    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.836 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.758    86.595    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y134        LUT5 (Prop_lut5_I0_O)        0.313    86.908 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    86.908    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.441 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.441    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.558 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.558    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.675 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.675    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.792 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    87.792    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.909    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.026    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.143    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.260    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.377    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.606 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          0.927    89.532    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X55Y136        LUT5 (Prop_lut5_I0_O)        0.310    89.842 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.842    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.392 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.392    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.506 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.506    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.620 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.620    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.734 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.734    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.848 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.848    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.962    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.076    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.190    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.304    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.532 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.813    92.346    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X54Y137        LUT5 (Prop_lut5_I0_O)        0.313    92.659 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    92.659    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.192 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    93.192    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.309 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    93.309    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.426 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.426    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.543 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    93.543    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.660 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    93.660    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.777    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.894    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.011 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    94.011    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.128 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.128    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    94.357 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          1.112    95.469    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.310    95.779 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    95.779    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.329 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    96.329    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.443 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    96.443    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.557 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    96.557    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.671 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.671    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.785 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    96.785    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.899 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    96.899    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.013 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.013    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.127 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.127    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.241 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    97.241    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    97.469 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          0.936    98.405    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y135        LUT5 (Prop_lut5_I0_O)        0.313    98.718 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000    98.718    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X52Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.251 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.251    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.368 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    99.368    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.485 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    99.485    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.602 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    99.602    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.719 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    99.719    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.836 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.836    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.953 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    99.953    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.070 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.070    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.187 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.187    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.416 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          0.985   101.401    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X49Y135        LUT3 (Prop_lut3_I0_O)        0.310   101.711 r  wavelet_resampler_1/y_reg[3]_i_199/O
                         net (fo=1, routed)           0.000   101.711    wavelet_resampler_1/y_reg[3]_i_199_n_0
    SLICE_X49Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.261 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   102.261    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   102.375    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   102.489    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   102.603    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   102.717    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.831    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.945    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.059    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.173    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.330 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.562   103.892    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X48Y141        LUT3 (Prop_lut3_I1_O)        0.329   104.221 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   104.221    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   104.768 r  wavelet_resampler_1/y_reg_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000   104.768    wavelet_resampler_1/y_reg_reg[3]_i_1_n_5
    SLICE_X48Y141        FDRE                                         r  wavelet_resampler_1/y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.608    14.979    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y141        FDRE                                         r  wavelet_resampler_1/y_reg_reg[2]/C
                         clock pessimism              0.180    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X48Y141        FDRE (Setup_fdre_C_D)        0.062    15.186    wavelet_resampler_1/y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                        -104.769    
  -------------------------------------------------------------------
                         slack                                -89.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/x_buffer_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/x_buffer_idx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.176%)  route 0.255ns (57.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.561     1.474    wavelet_resampler_1/CLK100MHZ
    SLICE_X49Y57         FDRE                                         r  wavelet_resampler_1/x_buffer_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  wavelet_resampler_1/x_buffer_idx_reg[1]/Q
                         net (fo=12, routed)          0.255     1.870    wavelet_resampler_1/x_buffer_idx_reg[1]
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.915 r  wavelet_resampler_1/x_buffer_idx[5]_i_1/O
                         net (fo=1, routed)           0.000     1.915    wavelet_resampler_1/x_buffer_idx[5]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  wavelet_resampler_1/x_buffer_idx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.839     1.997    wavelet_resampler_1/CLK100MHZ
    SLICE_X49Y49         FDRE                                         r  wavelet_resampler_1/x_buffer_idx_reg[5]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.091     1.843    wavelet_resampler_1/x_buffer_idx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/x_buffer_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_1_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.027%)  route 0.446ns (75.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.561     1.474    wavelet_resampler_1/CLK100MHZ
    SLICE_X49Y57         FDRE                                         r  wavelet_resampler_1/x_buffer_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  wavelet_resampler_1/x_buffer_idx_reg[1]/Q
                         net (fo=12, routed)          0.446     2.061    wavelet_resampler_1/x_buffer_idx_reg[1]
    RAMB36_X1Y9          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.881     2.039    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y9          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_1/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.978    wavelet_resampler_1/x_buffer_reg_1_1
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/x_buffer_idx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_1_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.494%)  route 0.183ns (56.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.476    wavelet_resampler_1/CLK100MHZ
    SLICE_X49Y51         FDRE                                         r  wavelet_resampler_1/x_buffer_idx_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  wavelet_resampler_1/x_buffer_idx_reg[10]/Q
                         net (fo=7, routed)           0.183     1.801    wavelet_resampler_1/x_buffer_idx_reg[10]
    RAMB36_X1Y10         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.874     2.032    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y10         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/CLKARDCLK
                         clock pessimism             -0.498     1.534    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.717    wavelet_resampler_1/x_buffer_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/x_buffer_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_1_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.128ns (23.945%)  route 0.407ns (76.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.561     1.474    wavelet_resampler_1/CLK100MHZ
    SLICE_X49Y57         FDRE                                         r  wavelet_resampler_1/x_buffer_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  wavelet_resampler_1/x_buffer_idx_reg[2]/Q
                         net (fo=11, routed)          0.407     2.009    wavelet_resampler_1/x_buffer_idx_reg[2]
    RAMB36_X1Y9          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.881     2.039    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y9          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_1/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129     1.924    wavelet_resampler_1/x_buffer_reg_1_1
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ac/bin_write_select_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/covariance_states_1/memory_array_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.358%)  route 0.184ns (56.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.559     1.472    ac/CLK100MHZ
    SLICE_X48Y87         FDRE                                         r  ac/bin_write_select_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ac/bin_write_select_reg[6]/Q
                         net (fo=5, routed)           0.184     1.798    ac/covariance_states_1/write_addr[6]
    RAMB36_X1Y17         RAMB36E1                                     r  ac/covariance_states_1/memory_array_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.869     2.027    ac/covariance_states_1/CLK100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  ac/covariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.529    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.712    ac/covariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ac/av_new_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/autovariance_states_1/memory_array_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.510%)  route 0.183ns (56.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.561     1.474    ac/CLK100MHZ
    SLICE_X53Y90         FDRE                                         r  ac/av_new_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ac/av_new_reg[18]/Q
                         net (fo=4, routed)           0.183     1.799    ac/autovariance_states_1/write_data[18]
    RAMB36_X1Y18         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.873     2.031    ac/autovariance_states_1/CLK100MHZ
    RAMB36_X1Y18         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.553    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.155     1.708    ac/autovariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ac/diff_norm_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/min_diff_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.298ns (61.495%)  route 0.187ns (38.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.652     1.566    ac/CLK100MHZ
    DSP48_X1Y39          DSP48E1                                      r  ac/diff_norm_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.126     1.692 r  ac/diff_norm_reg/P[32]
                         net (fo=3, routed)           0.186     1.878    ac/diff_norm_reg_n_73
    SLICE_X54Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.997 r  ac/min_diff_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.998    ac/min_diff_reg[68]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.051 r  ac/min_diff_reg[71]_i_3/O[0]
                         net (fo=3, routed)           0.000     2.051    ac/diff_norm_reg__1[69]
    SLICE_X54Y100        FDRE                                         r  ac/min_diff_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.918     2.076    ac/CLK100MHZ
    SLICE_X54Y100        FDRE                                         r  ac/min_diff_reg[69]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.130     1.957    ac/min_diff_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ac/av_new_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/autovariance_states_1/memory_array_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.203%)  route 0.193ns (57.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.561     1.474    ac/CLK100MHZ
    SLICE_X53Y90         FDRE                                         r  ac/av_new_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ac/av_new_reg[16]/Q
                         net (fo=4, routed)           0.193     1.809    ac/autovariance_states_1/write_data[16]
    RAMB36_X1Y18         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.873     2.031    ac/autovariance_states_1/CLK100MHZ
    RAMB36_X1Y18         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.553    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.155     1.708    ac/autovariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ac/diff_norm_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/min_diff_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.255ns (51.507%)  route 0.240ns (48.493%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.652     1.566    ac/CLK100MHZ
    DSP48_X1Y39          DSP48E1                                      r  ac/diff_norm_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[34])
                                                      0.126     1.692 r  ac/diff_norm_reg/P[34]
                         net (fo=3, routed)           0.240     1.932    ac/diff_norm_reg_n_71
    SLICE_X54Y100        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.061 r  ac/min_diff_reg[71]_i_3/O[1]
                         net (fo=3, routed)           0.000     2.061    ac/diff_norm_reg__1[70]
    SLICE_X54Y100        FDRE                                         r  ac/min_diff_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.918     2.076    ac/CLK100MHZ
    SLICE_X54Y100        FDRE                                         r  ac/min_diff_reg[70]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.130     1.957    ac/min_diff_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ac/diff_norm_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/min_diff_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.311ns (62.501%)  route 0.187ns (37.499%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.652     1.566    ac/CLK100MHZ
    DSP48_X1Y39          DSP48E1                                      r  ac/diff_norm_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.126     1.692 r  ac/diff_norm_reg/P[32]
                         net (fo=3, routed)           0.186     1.878    ac/diff_norm_reg_n_73
    SLICE_X54Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.997 r  ac/min_diff_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.998    ac/min_diff_reg[68]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.064 r  ac/min_diff_reg[71]_i_3/O[2]
                         net (fo=3, routed)           0.000     2.064    ac/diff_norm_reg__1[71]
    SLICE_X54Y100        FDRE                                         r  ac/min_diff_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.918     2.076    ac/CLK100MHZ
    SLICE_X54Y100        FDRE                                         r  ac/min_diff_reg[71]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.130     1.957    ac/min_diff_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y19   wavelet_resampler_1/delta_x_delta_y_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y28   wavelet_resampler_1/resolution_position_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y37   ac/diff_norm_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y39   ac/diff_norm_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y18  ac/autovariance_states_1/memory_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y18  ac/autovariance_states_1/memory_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y17  ac/covariance_states_1/memory_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y17  ac/covariance_states_1/memory_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  ac/head_buffer/queue_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y36  ac/head_buffer/queue_reg_1/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y98  ac/av_add_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y98  ac/av_add_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y98  ac/av_add_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y98  ac/av_add_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y98  ac/av_add_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y98  ac/av_add_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y98  ac/av_add_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y98  ac/av_add_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y84  ac/av_sub_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y81  ac/cv_add_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y85  ac/av_sub_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y87  ac/av_sub_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y87  ac/av_sub_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y87  ac/av_sub_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y88  ac/av_sub_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y88  ac/av_sub_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y87  ac/av_sub_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y85  ac/av_sub_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y85  ac/av_sub_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y85  ac/av_sub_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  axis_clk_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -5.564ns,  Total Violation      -63.967ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.564ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.245ns  (logic 0.456ns (36.625%)  route 0.789ns (63.375%))
  Logic Levels:           0  
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 3321.663 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 3325.283 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.731  3325.283    wavelet_resampler_1/CLK100MHZ
    SLICE_X51Y113        FDRE                                         r  wavelet_resampler_1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.456  3325.739 r  wavelet_resampler_1/y_reg[1]/Q
                         net (fo=1, routed)           0.789  3326.528    y_frame_wire[1]
    SLICE_X51Y112        FDRE                                         r  y_frame_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.608  3321.663    rx_mclk_OBUF
    SLICE_X51Y112        FDRE                                         r  y_frame_reg[13]/C
                         clock pessimism              0.000  3321.663    
                         clock uncertainty           -0.594  3321.069    
    SLICE_X51Y112        FDRE (Setup_fdre_C_D)       -0.105  3320.964    y_frame_reg[13]
  -------------------------------------------------------------------
                         required time                       3320.964    
                         arrival time                       -3326.528    
  -------------------------------------------------------------------
                         slack                                 -5.564    

Slack (VIOLATED) :        -5.521ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.091ns  (logic 0.478ns (43.794%)  route 0.613ns (56.206%))
  Logic Levels:           0  
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 3321.668 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.289ns = ( 3325.289 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.737  3325.289    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y148        FDRE                                         r  wavelet_resampler_1/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.478  3325.767 r  wavelet_resampler_1/y_reg[9]/Q
                         net (fo=1, routed)           0.613  3326.380    y_frame_wire[9]
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.613  3321.668    rx_mclk_OBUF
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[21]/C
                         clock pessimism              0.000  3321.668    
                         clock uncertainty           -0.594  3321.074    
    SLICE_X51Y148        FDRE (Setup_fdre_C_D)       -0.215  3320.859    y_frame_reg[21]
  -------------------------------------------------------------------
                         required time                       3320.859    
                         arrival time                       -3326.380    
  -------------------------------------------------------------------
                         slack                                 -5.521    

Slack (VIOLATED) :        -5.419ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.561%)  route 0.641ns (58.439%))
  Logic Levels:           0  
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 3321.663 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 3325.283 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.731  3325.283    wavelet_resampler_1/CLK100MHZ
    SLICE_X51Y113        FDRE                                         r  wavelet_resampler_1/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.456  3325.739 r  wavelet_resampler_1/y_reg[3]/Q
                         net (fo=1, routed)           0.641  3326.380    y_frame_wire[3]
    SLICE_X51Y112        FDRE                                         r  y_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.608  3321.663    rx_mclk_OBUF
    SLICE_X51Y112        FDRE                                         r  y_frame_reg[15]/C
                         clock pessimism              0.000  3321.663    
                         clock uncertainty           -0.594  3321.069    
    SLICE_X51Y112        FDRE (Setup_fdre_C_D)       -0.108  3320.961    y_frame_reg[15]
  -------------------------------------------------------------------
                         required time                       3320.961    
                         arrival time                       -3326.380    
  -------------------------------------------------------------------
                         slack                                 -5.419    

Slack (VIOLATED) :        -5.407ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.828%)  route 0.634ns (58.172%))
  Logic Levels:           0  
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 3321.663 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 3325.283 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.731  3325.283    wavelet_resampler_1/CLK100MHZ
    SLICE_X51Y113        FDRE                                         r  wavelet_resampler_1/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.456  3325.739 r  wavelet_resampler_1/y_reg[0]/Q
                         net (fo=1, routed)           0.634  3326.373    y_frame_wire[0]
    SLICE_X51Y112        FDRE                                         r  y_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.608  3321.663    rx_mclk_OBUF
    SLICE_X51Y112        FDRE                                         r  y_frame_reg[12]/C
                         clock pessimism              0.000  3321.663    
                         clock uncertainty           -0.594  3321.069    
    SLICE_X51Y112        FDRE (Setup_fdre_C_D)       -0.103  3320.966    y_frame_reg[12]
  -------------------------------------------------------------------
                         required time                       3320.966    
                         arrival time                       -3326.373    
  -------------------------------------------------------------------
                         slack                                 -5.407    

Slack (VIOLATED) :        -5.404ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.801%)  route 0.613ns (54.199%))
  Logic Levels:           0  
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 3321.668 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.289ns = ( 3325.289 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.737  3325.289    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y148        FDRE                                         r  wavelet_resampler_1/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.518  3325.807 r  wavelet_resampler_1/y_reg[6]/Q
                         net (fo=1, routed)           0.613  3326.420    y_frame_wire[6]
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.613  3321.668    rx_mclk_OBUF
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[18]/C
                         clock pessimism              0.000  3321.668    
                         clock uncertainty           -0.594  3321.074    
    SLICE_X51Y148        FDRE (Setup_fdre_C_D)       -0.058  3321.016    y_frame_reg[18]
  -------------------------------------------------------------------
                         required time                       3321.016    
                         arrival time                       -3326.420    
  -------------------------------------------------------------------
                         slack                                 -5.404    

Slack (VIOLATED) :        -5.354ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.881%)  route 0.583ns (56.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 3321.663 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 3325.283 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.731  3325.283    wavelet_resampler_1/CLK100MHZ
    SLICE_X51Y113        FDRE                                         r  wavelet_resampler_1/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.456  3325.739 r  wavelet_resampler_1/y_reg[10]/Q
                         net (fo=1, routed)           0.583  3326.322    y_frame_wire[10]
    SLICE_X51Y112        FDRE                                         r  y_frame_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.608  3321.663    rx_mclk_OBUF
    SLICE_X51Y112        FDRE                                         r  y_frame_reg[22]/C
                         clock pessimism              0.000  3321.663    
                         clock uncertainty           -0.594  3321.069    
    SLICE_X51Y112        FDRE (Setup_fdre_C_D)       -0.101  3320.968    y_frame_reg[22]
  -------------------------------------------------------------------
                         required time                       3320.968    
                         arrival time                       -3326.322    
  -------------------------------------------------------------------
                         slack                                 -5.354    

Slack (VIOLATED) :        -5.314ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        0.861ns  (logic 0.478ns (55.532%)  route 0.383ns (44.468%))
  Logic Levels:           0  
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 3321.668 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.289ns = ( 3325.289 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.737  3325.289    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y148        FDRE                                         r  wavelet_resampler_1/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.478  3325.767 r  wavelet_resampler_1/y_reg[8]/Q
                         net (fo=1, routed)           0.383  3326.150    y_frame_wire[8]
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.613  3321.668    rx_mclk_OBUF
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[20]/C
                         clock pessimism              0.000  3321.668    
                         clock uncertainty           -0.594  3321.074    
    SLICE_X51Y148        FDRE (Setup_fdre_C_D)       -0.239  3320.835    y_frame_reg[20]
  -------------------------------------------------------------------
                         required time                       3320.835    
                         arrival time                       -3326.149    
  -------------------------------------------------------------------
                         slack                                 -5.314    

Slack (VIOLATED) :        -5.260ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        0.952ns  (logic 0.518ns (54.394%)  route 0.434ns (45.606%))
  Logic Levels:           0  
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 3321.668 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.289ns = ( 3325.289 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.737  3325.289    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y148        FDRE                                         r  wavelet_resampler_1/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.518  3325.807 r  wavelet_resampler_1/y_reg[4]/Q
                         net (fo=1, routed)           0.434  3326.241    y_frame_wire[4]
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.613  3321.668    rx_mclk_OBUF
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[16]/C
                         clock pessimism              0.000  3321.668    
                         clock uncertainty           -0.594  3321.074    
    SLICE_X51Y148        FDRE (Setup_fdre_C_D)       -0.093  3320.981    y_frame_reg[16]
  -------------------------------------------------------------------
                         required time                       3320.981    
                         arrival time                       -3326.241    
  -------------------------------------------------------------------
                         slack                                 -5.260    

Slack (VIOLATED) :        -5.259ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        0.951ns  (logic 0.518ns (54.451%)  route 0.433ns (45.549%))
  Logic Levels:           0  
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 3321.668 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.289ns = ( 3325.289 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.737  3325.289    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y148        FDRE                                         r  wavelet_resampler_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.518  3325.807 r  wavelet_resampler_1/y_reg[5]/Q
                         net (fo=1, routed)           0.433  3326.240    y_frame_wire[5]
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.613  3321.668    rx_mclk_OBUF
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[17]/C
                         clock pessimism              0.000  3321.668    
                         clock uncertainty           -0.594  3321.074    
    SLICE_X51Y148        FDRE (Setup_fdre_C_D)       -0.093  3320.981    y_frame_reg[17]
  -------------------------------------------------------------------
                         required time                       3320.981    
                         arrival time                       -3326.240    
  -------------------------------------------------------------------
                         slack                                 -5.259    

Slack (VIOLATED) :        -5.254ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.190%)  route 0.343ns (41.810%))
  Logic Levels:           0  
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 3321.668 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.289ns = ( 3325.289 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.737  3325.289    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y148        FDRE                                         r  wavelet_resampler_1/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.478  3325.767 r  wavelet_resampler_1/y_reg[7]/Q
                         net (fo=1, routed)           0.343  3326.110    y_frame_wire[7]
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.613  3321.668    rx_mclk_OBUF
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[19]/C
                         clock pessimism              0.000  3321.668    
                         clock uncertainty           -0.594  3321.074    
    SLICE_X51Y148        FDRE (Setup_fdre_C_D)       -0.218  3320.856    y_frame_reg[19]
  -------------------------------------------------------------------
                         required time                       3320.856    
                         arrival time                       -3326.110    
  -------------------------------------------------------------------
                         slack                                 -5.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.640     1.554    wavelet_resampler_1/CLK100MHZ
    SLICE_X52Y112        FDRE                                         r  wavelet_resampler_1/y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.164     1.718 f  wavelet_resampler_1/y_reg[11]/Q
                         net (fo=1, routed)           0.082     1.800    y_frame_wire[11]
    SLICE_X53Y112        LUT1 (Prop_lut1_I0_O)        0.045     1.845 r  y_frame[23]_i_3/O
                         net (fo=1, routed)           0.000     1.845    y_frame[23]_i_3_n_0
    SLICE_X53Y112        FDRE                                         r  y_frame_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.915     0.917    rx_mclk_OBUF
    SLICE_X53Y112        FDRE                                         r  y_frame_reg[23]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.594     1.511    
    SLICE_X53Y112        FDRE (Hold_fdre_C_D)         0.091     1.602    y_frame_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.644     1.558    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y148        FDRE                                         r  wavelet_resampler_1/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  wavelet_resampler_1/y_reg[2]/Q
                         net (fo=1, routed)           0.105     1.827    y_frame_wire[2]
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.920     0.922    rx_mclk_OBUF
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[14]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.594     1.516    
    SLICE_X51Y148        FDRE (Hold_fdre_C_D)         0.046     1.562    y_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (55.965%)  route 0.116ns (44.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.644     1.558    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y148        FDRE                                         r  wavelet_resampler_1/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.148     1.706 r  wavelet_resampler_1/y_reg[7]/Q
                         net (fo=1, routed)           0.116     1.822    y_frame_wire[7]
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.920     0.922    rx_mclk_OBUF
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[19]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.594     1.516    
    SLICE_X51Y148        FDRE (Hold_fdre_C_D)         0.022     1.538    y_frame_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.644     1.558    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y148        FDRE                                         r  wavelet_resampler_1/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.148     1.706 r  wavelet_resampler_1/y_reg[8]/Q
                         net (fo=1, routed)           0.120     1.826    y_frame_wire[8]
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.920     0.922    rx_mclk_OBUF
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[20]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.594     1.516    
    SLICE_X51Y148        FDRE (Hold_fdre_C_D)         0.017     1.533    y_frame_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.068%)  route 0.194ns (57.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.639     1.553    wavelet_resampler_1/CLK100MHZ
    SLICE_X51Y113        FDRE                                         r  wavelet_resampler_1/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  wavelet_resampler_1/y_reg[10]/Q
                         net (fo=1, routed)           0.194     1.888    y_frame_wire[10]
    SLICE_X51Y112        FDRE                                         r  y_frame_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.915     0.917    rx_mclk_OBUF
    SLICE_X51Y112        FDRE                                         r  y_frame_reg[22]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.594     1.511    
    SLICE_X51Y112        FDRE (Hold_fdre_C_D)         0.060     1.571    y_frame_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.106%)  route 0.163ns (49.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.644     1.558    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y148        FDRE                                         r  wavelet_resampler_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  wavelet_resampler_1/y_reg[5]/Q
                         net (fo=1, routed)           0.163     1.885    y_frame_wire[5]
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.920     0.922    rx_mclk_OBUF
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[17]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.594     1.516    
    SLICE_X51Y148        FDRE (Hold_fdre_C_D)         0.047     1.563    y_frame_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.953%)  route 0.164ns (50.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.644     1.558    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y148        FDRE                                         r  wavelet_resampler_1/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  wavelet_resampler_1/y_reg[4]/Q
                         net (fo=1, routed)           0.164     1.886    y_frame_wire[4]
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.920     0.922    rx_mclk_OBUF
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[16]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.594     1.516    
    SLICE_X51Y148        FDRE (Hold_fdre_C_D)         0.047     1.563    y_frame_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.151%)  route 0.210ns (59.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.639     1.553    wavelet_resampler_1/CLK100MHZ
    SLICE_X51Y113        FDRE                                         r  wavelet_resampler_1/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  wavelet_resampler_1/y_reg[0]/Q
                         net (fo=1, routed)           0.210     1.904    y_frame_wire[0]
    SLICE_X51Y112        FDRE                                         r  y_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.915     0.917    rx_mclk_OBUF
    SLICE_X51Y112        FDRE                                         r  y_frame_reg[12]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.594     1.511    
    SLICE_X51Y112        FDRE (Hold_fdre_C_D)         0.063     1.574    y_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.933%)  route 0.201ns (55.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.644     1.558    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y148        FDRE                                         r  wavelet_resampler_1/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  wavelet_resampler_1/y_reg[6]/Q
                         net (fo=1, routed)           0.201     1.923    y_frame_wire[6]
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.920     0.922    rx_mclk_OBUF
    SLICE_X51Y148        FDRE                                         r  y_frame_reg[18]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.594     1.516    
    SLICE_X51Y148        FDRE (Hold_fdre_C_D)         0.072     1.588    y_frame_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.811%)  route 0.213ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.639     1.553    wavelet_resampler_1/CLK100MHZ
    SLICE_X51Y113        FDRE                                         r  wavelet_resampler_1/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  wavelet_resampler_1/y_reg[3]/Q
                         net (fo=1, routed)           0.213     1.907    y_frame_wire[3]
    SLICE_X51Y112        FDRE                                         r  y_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.915     0.917    rx_mclk_OBUF
    SLICE_X51Y112        FDRE                                         r  y_frame_reg[15]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.594     1.511    
    SLICE_X51Y112        FDRE (Hold_fdre_C_D)         0.060     1.571    y_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.336    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :           69  Failing Endpoints,  Worst Slack       -5.880ns,  Total Violation     -279.318ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.880ns  (required time - arrival time)
  Source:                 x_frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        8.359ns  (logic 0.518ns (6.197%)  route 7.841ns (93.803%))
  Logic Levels:           0  
  Clock Path Skew:        3.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 6954.851 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 6951.536 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.560  6951.537    rx_mclk_OBUF
    SLICE_X54Y52         FDRE                                         r  x_frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.518  6952.055 r  x_frame_reg[1]/Q
                         net (fo=5, routed)           7.841  6959.896    ac/head_buffer/write_value[1]
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.479  6954.850    ac/head_buffer/CLK100MHZ
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.850    
                         clock uncertainty           -0.594  6954.256    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241  6954.015    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.016    
                         arrival time                       -6959.896    
  -------------------------------------------------------------------
                         slack                                 -5.880    

Slack (VIOLATED) :        -5.549ns  (required time - arrival time)
  Source:                 x_frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/pivot_buffer/queue_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        8.025ns  (logic 0.518ns (6.455%)  route 7.507ns (93.545%))
  Logic Levels:           0  
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 6954.847 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 6951.536 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.560  6951.537    rx_mclk_OBUF
    SLICE_X54Y52         FDRE                                         r  x_frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.518  6952.055 r  x_frame_reg[1]/Q
                         net (fo=5, routed)           7.507  6959.562    ac/pivot_buffer/write_value[1]
    RAMB36_X2Y16         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.475  6954.846    ac/pivot_buffer/CLK100MHZ
    RAMB36_X2Y16         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.846    
                         clock uncertainty           -0.594  6954.252    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241  6954.011    ac/pivot_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.012    
                         arrival time                       -6959.561    
  -------------------------------------------------------------------
                         slack                                 -5.549    

Slack (VIOLATED) :        -5.182ns  (required time - arrival time)
  Source:                 x_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.662ns  (logic 0.518ns (6.761%)  route 7.144ns (93.239%))
  Logic Levels:           0  
  Clock Path Skew:        3.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 6954.851 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 6951.536 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.560  6951.537    rx_mclk_OBUF
    SLICE_X50Y52         FDRE                                         r  x_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.518  6952.055 r  x_frame_reg[2]/Q
                         net (fo=5, routed)           7.144  6959.198    ac/head_buffer/write_value[2]
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.479  6954.850    ac/head_buffer/CLK100MHZ
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.850    
                         clock uncertainty           -0.594  6954.256    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241  6954.015    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.016    
                         arrival time                       -6959.198    
  -------------------------------------------------------------------
                         slack                                 -5.182    

Slack (VIOLATED) :        -5.168ns  (required time - arrival time)
  Source:                 x_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.649ns  (logic 0.456ns (5.962%)  route 7.193ns (94.038%))
  Logic Levels:           0  
  Clock Path Skew:        3.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 6954.851 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 6951.535 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559  6951.536    rx_mclk_OBUF
    SLICE_X55Y53         FDRE                                         r  x_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.456  6951.992 r  x_frame_reg[4]/Q
                         net (fo=5, routed)           7.193  6959.184    ac/head_buffer/write_value[4]
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.479  6954.850    ac/head_buffer/CLK100MHZ
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.850    
                         clock uncertainty           -0.594  6954.256    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.241  6954.015    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.016    
                         arrival time                       -6959.184    
  -------------------------------------------------------------------
                         slack                                 -5.168    

Slack (VIOLATED) :        -5.013ns  (required time - arrival time)
  Source:                 x_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.493ns  (logic 0.456ns (6.085%)  route 7.037ns (93.915%))
  Logic Levels:           0  
  Clock Path Skew:        3.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 6954.851 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 6951.535 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559  6951.536    rx_mclk_OBUF
    SLICE_X55Y53         FDRE                                         r  x_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.456  6951.992 r  x_frame_reg[3]/Q
                         net (fo=5, routed)           7.037  6959.029    ac/head_buffer/write_value[3]
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.479  6954.850    ac/head_buffer/CLK100MHZ
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.850    
                         clock uncertainty           -0.594  6954.256    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241  6954.015    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.016    
                         arrival time                       -6959.029    
  -------------------------------------------------------------------
                         slack                                 -5.013    

Slack (VIOLATED) :        -4.984ns  (required time - arrival time)
  Source:                 x_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/pivot_buffer/queue_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.461ns  (logic 0.456ns (6.112%)  route 7.005ns (93.888%))
  Logic Levels:           0  
  Clock Path Skew:        3.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 6954.847 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 6951.535 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559  6951.536    rx_mclk_OBUF
    SLICE_X55Y53         FDRE                                         r  x_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.456  6951.992 r  x_frame_reg[4]/Q
                         net (fo=5, routed)           7.005  6958.997    ac/pivot_buffer/write_value[4]
    RAMB36_X2Y16         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.475  6954.846    ac/pivot_buffer/CLK100MHZ
    RAMB36_X2Y16         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.846    
                         clock uncertainty           -0.594  6954.252    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.241  6954.011    ac/pivot_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.012    
                         arrival time                       -6958.997    
  -------------------------------------------------------------------
                         slack                                 -4.984    

Slack (VIOLATED) :        -4.976ns  (required time - arrival time)
  Source:                 x_frame_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.456ns  (logic 0.456ns (6.116%)  route 7.000ns (93.884%))
  Logic Levels:           0  
  Clock Path Skew:        3.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 6954.851 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 6951.535 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559  6951.536    rx_mclk_OBUF
    SLICE_X55Y53         FDRE                                         r  x_frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.456  6951.992 r  x_frame_reg[8]/Q
                         net (fo=5, routed)           7.000  6958.992    ac/head_buffer/write_value[8]
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.479  6954.850    ac/head_buffer/CLK100MHZ
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.850    
                         clock uncertainty           -0.594  6954.256    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.241  6954.015    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.016    
                         arrival time                       -6958.992    
  -------------------------------------------------------------------
                         slack                                 -4.976    

Slack (VIOLATED) :        -4.890ns  (required time - arrival time)
  Source:                 x_frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/tail_buffer/queue_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.358ns  (logic 0.518ns (7.040%)  route 6.840ns (92.960%))
  Logic Levels:           0  
  Clock Path Skew:        3.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 6954.839 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 6951.536 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.560  6951.537    rx_mclk_OBUF
    SLICE_X54Y52         FDRE                                         r  x_frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.518  6952.055 r  x_frame_reg[1]/Q
                         net (fo=5, routed)           6.840  6958.895    ac/tail_buffer/write_value[1]
    RAMB36_X1Y15         RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.468  6954.839    ac/tail_buffer/CLK100MHZ
    RAMB36_X1Y15         RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.839    
                         clock uncertainty           -0.594  6954.246    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241  6954.004    ac/tail_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.005    
                         arrival time                       -6958.895    
  -------------------------------------------------------------------
                         slack                                 -4.890    

Slack (VIOLATED) :        -4.797ns  (required time - arrival time)
  Source:                 x_frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.277ns  (logic 0.518ns (7.118%)  route 6.759ns (92.882%))
  Logic Levels:           0  
  Clock Path Skew:        3.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 6954.851 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 6951.536 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.560  6951.537    rx_mclk_OBUF
    SLICE_X54Y52         FDRE                                         r  x_frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.518  6952.055 r  x_frame_reg[9]/Q
                         net (fo=5, routed)           6.759  6958.814    ac/head_buffer/write_value[9]
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.479  6954.850    ac/head_buffer/CLK100MHZ
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.850    
                         clock uncertainty           -0.594  6954.256    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.241  6954.015    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.016    
                         arrival time                       -6958.813    
  -------------------------------------------------------------------
                         slack                                 -4.797    

Slack (VIOLATED) :        -4.767ns  (required time - arrival time)
  Source:                 x_frame_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/pivot_buffer/queue_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.177ns  (logic 0.456ns (6.354%)  route 6.721ns (93.646%))
  Logic Levels:           0  
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 6954.847 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 6951.602 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.626  6951.603    rx_mclk_OBUF
    SLICE_X58Y51         FDRE                                         r  x_frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456  6952.059 r  x_frame_reg[5]/Q
                         net (fo=5, routed)           6.721  6958.779    ac/pivot_buffer/write_value[5]
    RAMB36_X2Y16         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.475  6954.846    ac/pivot_buffer/CLK100MHZ
    RAMB36_X2Y16         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.846    
                         clock uncertainty           -0.594  6954.252    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.241  6954.011    ac/pivot_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.012    
                         arrival time                       -6958.779    
  -------------------------------------------------------------------
                         slack                                 -4.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 x_frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_1_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.418ns (8.697%)  route 4.388ns (91.303%))
  Logic Levels:           0  
  Clock Path Skew:        3.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.443     1.446    rx_mclk_OBUF
    SLICE_X50Y51         FDRE                                         r  x_frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.418     1.864 r  x_frame_reg[0]/Q
                         net (fo=5, routed)           4.388     6.252    wavelet_resampler_1/x_frame[0]
    RAMB36_X1Y10         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.598     5.150    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y10         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/CLKARDCLK
                         clock pessimism              0.000     5.150    
                         clock uncertainty            0.594     5.743    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     6.148    wavelet_resampler_1/x_buffer_reg_1_0
  -------------------------------------------------------------------
                         required time                         -6.148    
                         arrival time                           6.252    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 x_frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/tail_buffer/queue_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.367ns (7.644%)  route 4.434ns (92.356%))
  Logic Levels:           0  
  Clock Path Skew:        3.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.442     1.445    rx_mclk_OBUF
    SLICE_X55Y53         FDRE                                         r  x_frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.367     1.812 r  x_frame_reg[7]/Q
                         net (fo=5, routed)           4.434     6.246    ac/tail_buffer/write_value[7]
    RAMB36_X1Y15         RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.584     5.136    ac/tail_buffer/CLK100MHZ
    RAMB36_X1Y15         RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000     5.136    
                         clock uncertainty            0.594     5.729    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.405     6.134    ac/tail_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -6.134    
                         arrival time                           6.246    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 x_frame_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_2_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.367ns (7.628%)  route 4.444ns (92.372%))
  Logic Levels:           0  
  Clock Path Skew:        3.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.442     1.445    rx_mclk_OBUF
    SLICE_X51Y55         FDRE                                         r  x_frame_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.367     1.812 r  x_frame_reg[11]/Q
                         net (fo=5, routed)           4.444     6.256    wavelet_resampler_1/x_frame[11]
    RAMB36_X1Y13         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.587     5.139    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y13         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_1/CLKARDCLK
                         clock pessimism              0.000     5.139    
                         clock uncertainty            0.594     5.732    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.405     6.137    wavelet_resampler_1/x_buffer_reg_2_1
  -------------------------------------------------------------------
                         required time                         -6.137    
                         arrival time                           6.256    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 x_frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_2_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 0.418ns (8.651%)  route 4.414ns (91.349%))
  Logic Levels:           0  
  Clock Path Skew:        3.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.443     1.446    rx_mclk_OBUF
    SLICE_X50Y51         FDRE                                         r  x_frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.418     1.864 r  x_frame_reg[6]/Q
                         net (fo=5, routed)           4.414     6.277    wavelet_resampler_1/x_frame[6]
    RAMB36_X1Y14         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.580     5.132    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_0/CLKARDCLK
                         clock pessimism              0.000     5.132    
                         clock uncertainty            0.594     5.725    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.405     6.130    wavelet_resampler_1/x_buffer_reg_2_0
  -------------------------------------------------------------------
                         required time                         -6.130    
                         arrival time                           6.277    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 x_frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_2_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 0.418ns (8.601%)  route 4.442ns (91.399%))
  Logic Levels:           0  
  Clock Path Skew:        3.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.443     1.446    rx_mclk_OBUF
    SLICE_X50Y51         FDRE                                         r  x_frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.418     1.864 r  x_frame_reg[0]/Q
                         net (fo=5, routed)           4.442     6.306    wavelet_resampler_1/x_frame[0]
    RAMB36_X1Y14         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.580     5.132    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_0/CLKARDCLK
                         clock pessimism              0.000     5.132    
                         clock uncertainty            0.594     5.725    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     6.130    wavelet_resampler_1/x_buffer_reg_2_0
  -------------------------------------------------------------------
                         required time                         -6.130    
                         arrival time                           6.306    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 x_frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_2_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 0.418ns (8.566%)  route 4.462ns (91.434%))
  Logic Levels:           0  
  Clock Path Skew:        3.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.443     1.446    rx_mclk_OBUF
    SLICE_X54Y52         FDRE                                         r  x_frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.418     1.864 r  x_frame_reg[9]/Q
                         net (fo=5, routed)           4.462     6.326    wavelet_resampler_1/x_frame[9]
    RAMB36_X1Y13         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.587     5.139    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y13         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_1/CLKARDCLK
                         clock pessimism              0.000     5.139    
                         clock uncertainty            0.594     5.732    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     6.137    wavelet_resampler_1/x_buffer_reg_2_1
  -------------------------------------------------------------------
                         required time                         -6.137    
                         arrival time                           6.326    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 x_frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_1_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 0.418ns (8.518%)  route 4.489ns (91.482%))
  Logic Levels:           0  
  Clock Path Skew:        3.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.443     1.446    rx_mclk_OBUF
    SLICE_X54Y52         FDRE                                         r  x_frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.418     1.864 r  x_frame_reg[1]/Q
                         net (fo=5, routed)           4.489     6.353    wavelet_resampler_1/x_frame[1]
    RAMB36_X1Y10         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.598     5.150    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y10         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/CLKARDCLK
                         clock pessimism              0.000     5.150    
                         clock uncertainty            0.594     5.743    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405     6.148    wavelet_resampler_1/x_buffer_reg_1_0
  -------------------------------------------------------------------
                         required time                         -6.148    
                         arrival time                           6.353    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 x_frame_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.141ns (5.900%)  route 2.249ns (94.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593     0.595    rx_mclk_OBUF
    SLICE_X58Y51         FDRE                                         r  x_frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  x_frame_reg[5]/Q
                         net (fo=5, routed)           2.249     2.985    ac/head_buffer/write_value[5]
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.873     2.031    ac/head_buffer/CLK100MHZ
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000     2.031    
                         clock uncertainty            0.594     2.625    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     2.780    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -2.780    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 x_frame_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_1_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 0.367ns (7.422%)  route 4.578ns (92.578%))
  Logic Levels:           0  
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.442     1.445    rx_mclk_OBUF
    SLICE_X51Y55         FDRE                                         r  x_frame_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.367     1.812 r  x_frame_reg[11]/Q
                         net (fo=5, routed)           4.578     6.390    wavelet_resampler_1/x_frame[11]
    RAMB36_X1Y9          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.616     5.167    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y9          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_1/CLKARDCLK
                         clock pessimism              0.000     5.167    
                         clock uncertainty            0.594     5.761    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.405     6.166    wavelet_resampler_1/x_buffer_reg_1_1
  -------------------------------------------------------------------
                         required time                         -6.166    
                         arrival time                           6.390    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 x_frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 0.418ns (8.449%)  route 4.530ns (91.551%))
  Logic Levels:           0  
  Clock Path Skew:        3.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.148ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.443     1.446    rx_mclk_OBUF
    SLICE_X54Y52         FDRE                                         r  x_frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.418     1.864 r  x_frame_reg[10]/Q
                         net (fo=5, routed)           4.530     6.393    ac/head_buffer/write_value[10]
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.596     5.148    ac/head_buffer/CLK100MHZ
    RAMB36_X2Y17         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000     5.148    
                         clock uncertainty            0.594     5.741    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.405     6.146    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -6.146    
                         arrival time                           6.393    
  -------------------------------------------------------------------
                         slack                                  0.247    





