{
  "module_name": "ddk750_reg.h",
  "hash_id": "e5a90e9c6b112b7641d782691e590272f345d770cc0d7441c94f4620a4a73030",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/sm750fb/ddk750_reg.h",
  "human_readable_source": " \n#ifndef DDK750_REG_H__\n#define DDK750_REG_H__\n\n \n#define DE_STATE1                                        0x100054\n#define DE_STATE1_DE_ABORT                               BIT(0)\n\n#define DE_STATE2                                        0x100058\n#define DE_STATE2_DE_FIFO_EMPTY                          BIT(3)\n#define DE_STATE2_DE_STATUS_BUSY                         BIT(2)\n#define DE_STATE2_DE_MEM_FIFO_EMPTY                      BIT(1)\n\n#define SYSTEM_CTRL                                   0x000000\n#define SYSTEM_CTRL_DPMS_MASK                         (0x3 << 30)\n#define SYSTEM_CTRL_DPMS_VPHP                         (0x0 << 30)\n#define SYSTEM_CTRL_DPMS_VPHN                         (0x1 << 30)\n#define SYSTEM_CTRL_DPMS_VNHP                         (0x2 << 30)\n#define SYSTEM_CTRL_DPMS_VNHN                         (0x3 << 30)\n#define SYSTEM_CTRL_PCI_BURST                         BIT(29)\n#define SYSTEM_CTRL_PCI_MASTER                        BIT(25)\n#define SYSTEM_CTRL_LATENCY_TIMER_OFF                 BIT(24)\n#define SYSTEM_CTRL_DE_FIFO_EMPTY                     BIT(23)\n#define SYSTEM_CTRL_DE_STATUS_BUSY                    BIT(22)\n#define SYSTEM_CTRL_DE_MEM_FIFO_EMPTY                 BIT(21)\n#define SYSTEM_CTRL_CSC_STATUS_BUSY                   BIT(20)\n#define SYSTEM_CTRL_CRT_VSYNC_ACTIVE                  BIT(19)\n#define SYSTEM_CTRL_PANEL_VSYNC_ACTIVE                BIT(18)\n#define SYSTEM_CTRL_CURRENT_BUFFER_FLIP_PENDING       BIT(17)\n#define SYSTEM_CTRL_DMA_STATUS_BUSY                   BIT(16)\n#define SYSTEM_CTRL_PCI_BURST_READ                    BIT(15)\n#define SYSTEM_CTRL_DE_ABORT                          BIT(13)\n#define SYSTEM_CTRL_PCI_SUBSYS_ID_LOCK                BIT(11)\n#define SYSTEM_CTRL_PCI_RETRY_OFF                     BIT(7)\n#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_MASK    (0x3 << 4)\n#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_1       (0x0 << 4)\n#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_2       (0x1 << 4)\n#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_4       (0x2 << 4)\n#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_8       (0x3 << 4)\n#define SYSTEM_CTRL_CRT_TRISTATE                      BIT(3)\n#define SYSTEM_CTRL_PCIMEM_TRISTATE                   BIT(2)\n#define SYSTEM_CTRL_LOCALMEM_TRISTATE                 BIT(1)\n#define SYSTEM_CTRL_PANEL_TRISTATE                    BIT(0)\n\n#define MISC_CTRL                                     0x000004\n#define MISC_CTRL_DRAM_RERESH_COUNT                   BIT(27)\n#define MISC_CTRL_DRAM_REFRESH_TIME_MASK              (0x3 << 25)\n#define MISC_CTRL_DRAM_REFRESH_TIME_8                 (0x0 << 25)\n#define MISC_CTRL_DRAM_REFRESH_TIME_16                (0x1 << 25)\n#define MISC_CTRL_DRAM_REFRESH_TIME_32                (0x2 << 25)\n#define MISC_CTRL_DRAM_REFRESH_TIME_64                (0x3 << 25)\n#define MISC_CTRL_INT_OUTPUT_INVERT                   BIT(24)\n#define MISC_CTRL_PLL_CLK_COUNT                       BIT(23)\n#define MISC_CTRL_DAC_POWER_OFF                       BIT(20)\n#define MISC_CTRL_CLK_SELECT_TESTCLK                  BIT(16)\n#define MISC_CTRL_DRAM_COLUMN_SIZE_MASK               (0x3 << 14)\n#define MISC_CTRL_DRAM_COLUMN_SIZE_256                (0x0 << 14)\n#define MISC_CTRL_DRAM_COLUMN_SIZE_512                (0x1 << 14)\n#define MISC_CTRL_DRAM_COLUMN_SIZE_1024               (0x2 << 14)\n#define MISC_CTRL_LOCALMEM_SIZE_MASK                  (0x3 << 12)\n#define MISC_CTRL_LOCALMEM_SIZE_8M                    (0x3 << 12)\n#define MISC_CTRL_LOCALMEM_SIZE_16M                   (0x0 << 12)\n#define MISC_CTRL_LOCALMEM_SIZE_32M                   (0x1 << 12)\n#define MISC_CTRL_LOCALMEM_SIZE_64M                   (0x2 << 12)\n#define MISC_CTRL_DRAM_TWTR                           BIT(11)\n#define MISC_CTRL_DRAM_TWR                            BIT(10)\n#define MISC_CTRL_DRAM_TRP                            BIT(9)\n#define MISC_CTRL_DRAM_TRFC                           BIT(8)\n#define MISC_CTRL_DRAM_TRAS                           BIT(7)\n#define MISC_CTRL_LOCALMEM_RESET                      BIT(6)\n#define MISC_CTRL_LOCALMEM_STATE_INACTIVE             BIT(5)\n#define MISC_CTRL_CPU_CAS_LATENCY                     BIT(4)\n#define MISC_CTRL_DLL_OFF                             BIT(3)\n#define MISC_CTRL_DRAM_OUTPUT_HIGH                    BIT(2)\n#define MISC_CTRL_LOCALMEM_BUS_SIZE                   BIT(1)\n#define MISC_CTRL_EMBEDDED_LOCALMEM_OFF               BIT(0)\n\n#define GPIO_MUX                                      0x000008\n#define GPIO_MUX_31                                   BIT(31)\n#define GPIO_MUX_30                                   BIT(30)\n#define GPIO_MUX_29                                   BIT(29)\n#define GPIO_MUX_28                                   BIT(28)\n#define GPIO_MUX_27                                   BIT(27)\n#define GPIO_MUX_26                                   BIT(26)\n#define GPIO_MUX_25                                   BIT(25)\n#define GPIO_MUX_24                                   BIT(24)\n#define GPIO_MUX_23                                   BIT(23)\n#define GPIO_MUX_22                                   BIT(22)\n#define GPIO_MUX_21                                   BIT(21)\n#define GPIO_MUX_20                                   BIT(20)\n#define GPIO_MUX_19                                   BIT(19)\n#define GPIO_MUX_18                                   BIT(18)\n#define GPIO_MUX_17                                   BIT(17)\n#define GPIO_MUX_16                                   BIT(16)\n#define GPIO_MUX_15                                   BIT(15)\n#define GPIO_MUX_14                                   BIT(14)\n#define GPIO_MUX_13                                   BIT(13)\n#define GPIO_MUX_12                                   BIT(12)\n#define GPIO_MUX_11                                   BIT(11)\n#define GPIO_MUX_10                                   BIT(10)\n#define GPIO_MUX_9                                    BIT(9)\n#define GPIO_MUX_8                                    BIT(8)\n#define GPIO_MUX_7                                    BIT(7)\n#define GPIO_MUX_6                                    BIT(6)\n#define GPIO_MUX_5                                    BIT(5)\n#define GPIO_MUX_4                                    BIT(4)\n#define GPIO_MUX_3                                    BIT(3)\n#define GPIO_MUX_2                                    BIT(2)\n#define GPIO_MUX_1                                    BIT(1)\n#define GPIO_MUX_0                                    BIT(0)\n\n#define LOCALMEM_ARBITRATION                          0x00000C\n#define LOCALMEM_ARBITRATION_ROTATE                   BIT(28)\n#define LOCALMEM_ARBITRATION_VGA_MASK                 (0x7 << 24)\n#define LOCALMEM_ARBITRATION_VGA_OFF                  (0x0 << 24)\n#define LOCALMEM_ARBITRATION_VGA_PRIORITY_1           (0x1 << 24)\n#define LOCALMEM_ARBITRATION_VGA_PRIORITY_2           (0x2 << 24)\n#define LOCALMEM_ARBITRATION_VGA_PRIORITY_3           (0x3 << 24)\n#define LOCALMEM_ARBITRATION_VGA_PRIORITY_4           (0x4 << 24)\n#define LOCALMEM_ARBITRATION_VGA_PRIORITY_5           (0x5 << 24)\n#define LOCALMEM_ARBITRATION_VGA_PRIORITY_6           (0x6 << 24)\n#define LOCALMEM_ARBITRATION_VGA_PRIORITY_7           (0x7 << 24)\n#define LOCALMEM_ARBITRATION_DMA_MASK                 (0x7 << 20)\n#define LOCALMEM_ARBITRATION_DMA_OFF                  (0x0 << 20)\n#define LOCALMEM_ARBITRATION_DMA_PRIORITY_1           (0x1 << 20)\n#define LOCALMEM_ARBITRATION_DMA_PRIORITY_2           (0x2 << 20)\n#define LOCALMEM_ARBITRATION_DMA_PRIORITY_3           (0x3 << 20)\n#define LOCALMEM_ARBITRATION_DMA_PRIORITY_4           (0x4 << 20)\n#define LOCALMEM_ARBITRATION_DMA_PRIORITY_5           (0x5 << 20)\n#define LOCALMEM_ARBITRATION_DMA_PRIORITY_6           (0x6 << 20)\n#define LOCALMEM_ARBITRATION_DMA_PRIORITY_7           (0x7 << 20)\n#define LOCALMEM_ARBITRATION_ZVPORT1_MASK             (0x7 << 16)\n#define LOCALMEM_ARBITRATION_ZVPORT1_OFF              (0x0 << 16)\n#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_1       (0x1 << 16)\n#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_2       (0x2 << 16)\n#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_3       (0x3 << 16)\n#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_4       (0x4 << 16)\n#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_5       (0x5 << 16)\n#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_6       (0x6 << 16)\n#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_7       (0x7 << 16)\n#define LOCALMEM_ARBITRATION_ZVPORT0_MASK             (0x7 << 12)\n#define LOCALMEM_ARBITRATION_ZVPORT0_OFF              (0x0 << 12)\n#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_1       (0x1 << 12)\n#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_2       (0x2 << 12)\n#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_3       (0x3 << 12)\n#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_4       (0x4 << 12)\n#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_5       (0x5 << 12)\n#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_6       (0x6 << 12)\n#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_7       (0x7 << 12)\n#define LOCALMEM_ARBITRATION_VIDEO_MASK               (0x7 << 8)\n#define LOCALMEM_ARBITRATION_VIDEO_OFF                (0x0 << 8)\n#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_1         (0x1 << 8)\n#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_2         (0x2 << 8)\n#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_3         (0x3 << 8)\n#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_4         (0x4 << 8)\n#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_5         (0x5 << 8)\n#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_6         (0x6 << 8)\n#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_7         (0x7 << 8)\n#define LOCALMEM_ARBITRATION_PANEL_MASK               (0x7 << 4)\n#define LOCALMEM_ARBITRATION_PANEL_OFF                (0x0 << 4)\n#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_1         (0x1 << 4)\n#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_2         (0x2 << 4)\n#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_3         (0x3 << 4)\n#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_4         (0x4 << 4)\n#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_5         (0x5 << 4)\n#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_6         (0x6 << 4)\n#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_7         (0x7 << 4)\n#define LOCALMEM_ARBITRATION_CRT_MASK                 0x7\n#define LOCALMEM_ARBITRATION_CRT_OFF                  0x0\n#define LOCALMEM_ARBITRATION_CRT_PRIORITY_1           0x1\n#define LOCALMEM_ARBITRATION_CRT_PRIORITY_2           0x2\n#define LOCALMEM_ARBITRATION_CRT_PRIORITY_3           0x3\n#define LOCALMEM_ARBITRATION_CRT_PRIORITY_4           0x4\n#define LOCALMEM_ARBITRATION_CRT_PRIORITY_5           0x5\n#define LOCALMEM_ARBITRATION_CRT_PRIORITY_6           0x6\n#define LOCALMEM_ARBITRATION_CRT_PRIORITY_7           0x7\n\n#define PCIMEM_ARBITRATION                            0x000010\n#define PCIMEM_ARBITRATION_ROTATE                     BIT(28)\n#define PCIMEM_ARBITRATION_VGA_MASK                   (0x7 << 24)\n#define PCIMEM_ARBITRATION_VGA_OFF                    (0x0 << 24)\n#define PCIMEM_ARBITRATION_VGA_PRIORITY_1             (0x1 << 24)\n#define PCIMEM_ARBITRATION_VGA_PRIORITY_2             (0x2 << 24)\n#define PCIMEM_ARBITRATION_VGA_PRIORITY_3             (0x3 << 24)\n#define PCIMEM_ARBITRATION_VGA_PRIORITY_4             (0x4 << 24)\n#define PCIMEM_ARBITRATION_VGA_PRIORITY_5             (0x5 << 24)\n#define PCIMEM_ARBITRATION_VGA_PRIORITY_6             (0x6 << 24)\n#define PCIMEM_ARBITRATION_VGA_PRIORITY_7             (0x7 << 24)\n#define PCIMEM_ARBITRATION_DMA_MASK                   (0x7 << 20)\n#define PCIMEM_ARBITRATION_DMA_OFF                    (0x0 << 20)\n#define PCIMEM_ARBITRATION_DMA_PRIORITY_1             (0x1 << 20)\n#define PCIMEM_ARBITRATION_DMA_PRIORITY_2             (0x2 << 20)\n#define PCIMEM_ARBITRATION_DMA_PRIORITY_3             (0x3 << 20)\n#define PCIMEM_ARBITRATION_DMA_PRIORITY_4             (0x4 << 20)\n#define PCIMEM_ARBITRATION_DMA_PRIORITY_5             (0x5 << 20)\n#define PCIMEM_ARBITRATION_DMA_PRIORITY_6             (0x6 << 20)\n#define PCIMEM_ARBITRATION_DMA_PRIORITY_7             (0x7 << 20)\n#define PCIMEM_ARBITRATION_ZVPORT1_MASK               (0x7 << 16)\n#define PCIMEM_ARBITRATION_ZVPORT1_OFF                (0x0 << 16)\n#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_1         (0x1 << 16)\n#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_2         (0x2 << 16)\n#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_3         (0x3 << 16)\n#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_4         (0x4 << 16)\n#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_5         (0x5 << 16)\n#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_6         (0x6 << 16)\n#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_7         (0x7 << 16)\n#define PCIMEM_ARBITRATION_ZVPORT0_MASK               (0x7 << 12)\n#define PCIMEM_ARBITRATION_ZVPORT0_OFF                (0x0 << 12)\n#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_1         (0x1 << 12)\n#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_2         (0x2 << 12)\n#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_3         (0x3 << 12)\n#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_4         (0x4 << 12)\n#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_5         (0x5 << 12)\n#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_6         (0x6 << 12)\n#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_7         (0x7 << 12)\n#define PCIMEM_ARBITRATION_VIDEO_MASK                 (0x7 << 8)\n#define PCIMEM_ARBITRATION_VIDEO_OFF                  (0x0 << 8)\n#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_1           (0x1 << 8)\n#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_2           (0x2 << 8)\n#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_3           (0x3 << 8)\n#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_4           (0x4 << 8)\n#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_5           (0x5 << 8)\n#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_6           (0x6 << 8)\n#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_7           (0x7 << 8)\n#define PCIMEM_ARBITRATION_PANEL_MASK                 (0x7 << 4)\n#define PCIMEM_ARBITRATION_PANEL_OFF                  (0x0 << 4)\n#define PCIMEM_ARBITRATION_PANEL_PRIORITY_1           (0x1 << 4)\n#define PCIMEM_ARBITRATION_PANEL_PRIORITY_2           (0x2 << 4)\n#define PCIMEM_ARBITRATION_PANEL_PRIORITY_3           (0x3 << 4)\n#define PCIMEM_ARBITRATION_PANEL_PRIORITY_4           (0x4 << 4)\n#define PCIMEM_ARBITRATION_PANEL_PRIORITY_5           (0x5 << 4)\n#define PCIMEM_ARBITRATION_PANEL_PRIORITY_6           (0x6 << 4)\n#define PCIMEM_ARBITRATION_PANEL_PRIORITY_7           (0x7 << 4)\n#define PCIMEM_ARBITRATION_CRT_MASK                   0x7\n#define PCIMEM_ARBITRATION_CRT_OFF                    0x0\n#define PCIMEM_ARBITRATION_CRT_PRIORITY_1             0x1\n#define PCIMEM_ARBITRATION_CRT_PRIORITY_2             0x2\n#define PCIMEM_ARBITRATION_CRT_PRIORITY_3             0x3\n#define PCIMEM_ARBITRATION_CRT_PRIORITY_4             0x4\n#define PCIMEM_ARBITRATION_CRT_PRIORITY_5             0x5\n#define PCIMEM_ARBITRATION_CRT_PRIORITY_6             0x6\n#define PCIMEM_ARBITRATION_CRT_PRIORITY_7             0x7\n\n#define RAW_INT                                       0x000020\n#define RAW_INT_ZVPORT1_VSYNC                         BIT(4)\n#define RAW_INT_ZVPORT0_VSYNC                         BIT(3)\n#define RAW_INT_CRT_VSYNC                             BIT(2)\n#define RAW_INT_PANEL_VSYNC                           BIT(1)\n#define RAW_INT_VGA_VSYNC                             BIT(0)\n\n#define INT_STATUS                                    0x000024\n#define INT_STATUS_GPIO31                             BIT(31)\n#define INT_STATUS_GPIO30                             BIT(30)\n#define INT_STATUS_GPIO29                             BIT(29)\n#define INT_STATUS_GPIO28                             BIT(28)\n#define INT_STATUS_GPIO27                             BIT(27)\n#define INT_STATUS_GPIO26                             BIT(26)\n#define INT_STATUS_GPIO25                             BIT(25)\n#define INT_STATUS_I2C                                BIT(12)\n#define INT_STATUS_PWM                                BIT(11)\n#define INT_STATUS_DMA1                               BIT(10)\n#define INT_STATUS_DMA0                               BIT(9)\n#define INT_STATUS_PCI                                BIT(8)\n#define INT_STATUS_SSP1                               BIT(7)\n#define INT_STATUS_SSP0                               BIT(6)\n#define INT_STATUS_DE                                 BIT(5)\n#define INT_STATUS_ZVPORT1_VSYNC                      BIT(4)\n#define INT_STATUS_ZVPORT0_VSYNC                      BIT(3)\n#define INT_STATUS_CRT_VSYNC                          BIT(2)\n#define INT_STATUS_PANEL_VSYNC                        BIT(1)\n#define INT_STATUS_VGA_VSYNC                          BIT(0)\n\n#define INT_MASK                                      0x000028\n#define INT_MASK_GPIO31                               BIT(31)\n#define INT_MASK_GPIO30                               BIT(30)\n#define INT_MASK_GPIO29                               BIT(29)\n#define INT_MASK_GPIO28                               BIT(28)\n#define INT_MASK_GPIO27                               BIT(27)\n#define INT_MASK_GPIO26                               BIT(26)\n#define INT_MASK_GPIO25                               BIT(25)\n#define INT_MASK_I2C                                  BIT(12)\n#define INT_MASK_PWM                                  BIT(11)\n#define INT_MASK_DMA1                                 BIT(10)\n#define INT_MASK_DMA                                  BIT(9)\n#define INT_MASK_PCI                                  BIT(8)\n#define INT_MASK_SSP1                                 BIT(7)\n#define INT_MASK_SSP0                                 BIT(6)\n#define INT_MASK_DE                                   BIT(5)\n#define INT_MASK_ZVPORT1_VSYNC                        BIT(4)\n#define INT_MASK_ZVPORT0_VSYNC                        BIT(3)\n#define INT_MASK_CRT_VSYNC                            BIT(2)\n#define INT_MASK_PANEL_VSYNC                          BIT(1)\n#define INT_MASK_VGA_VSYNC                            BIT(0)\n\n#define CURRENT_GATE                                  0x000040\n#define CURRENT_GATE_MCLK_MASK                        (0x3 << 14)\n#ifdef VALIDATION_CHIP\n    #define CURRENT_GATE_MCLK_112MHZ                  (0x0 << 14)\n    #define CURRENT_GATE_MCLK_84MHZ                   (0x1 << 14)\n    #define CURRENT_GATE_MCLK_56MHZ                   (0x2 << 14)\n    #define CURRENT_GATE_MCLK_42MHZ                   (0x3 << 14)\n#else\n    #define CURRENT_GATE_MCLK_DIV_3                   (0x0 << 14)\n    #define CURRENT_GATE_MCLK_DIV_4                   (0x1 << 14)\n    #define CURRENT_GATE_MCLK_DIV_6                   (0x2 << 14)\n    #define CURRENT_GATE_MCLK_DIV_8                   (0x3 << 14)\n#endif\n#define CURRENT_GATE_M2XCLK_MASK                      (0x3 << 12)\n#ifdef VALIDATION_CHIP\n    #define CURRENT_GATE_M2XCLK_336MHZ                (0x0 << 12)\n    #define CURRENT_GATE_M2XCLK_168MHZ                (0x1 << 12)\n    #define CURRENT_GATE_M2XCLK_112MHZ                (0x2 << 12)\n    #define CURRENT_GATE_M2XCLK_84MHZ                 (0x3 << 12)\n#else\n    #define CURRENT_GATE_M2XCLK_DIV_1                 (0x0 << 12)\n    #define CURRENT_GATE_M2XCLK_DIV_2                 (0x1 << 12)\n    #define CURRENT_GATE_M2XCLK_DIV_3                 (0x2 << 12)\n    #define CURRENT_GATE_M2XCLK_DIV_4                 (0x3 << 12)\n#endif\n#define CURRENT_GATE_VGA                              BIT(10)\n#define CURRENT_GATE_PWM                              BIT(9)\n#define CURRENT_GATE_I2C                              BIT(8)\n#define CURRENT_GATE_SSP                              BIT(7)\n#define CURRENT_GATE_GPIO                             BIT(6)\n#define CURRENT_GATE_ZVPORT                           BIT(5)\n#define CURRENT_GATE_CSC                              BIT(4)\n#define CURRENT_GATE_DE                               BIT(3)\n#define CURRENT_GATE_DISPLAY                          BIT(2)\n#define CURRENT_GATE_LOCALMEM                         BIT(1)\n#define CURRENT_GATE_DMA                              BIT(0)\n\n#define MODE0_GATE                                    0x000044\n#define MODE0_GATE_MCLK_MASK                          (0x3 << 14)\n#define MODE0_GATE_MCLK_112MHZ                        (0x0 << 14)\n#define MODE0_GATE_MCLK_84MHZ                         (0x1 << 14)\n#define MODE0_GATE_MCLK_56MHZ                         (0x2 << 14)\n#define MODE0_GATE_MCLK_42MHZ                         (0x3 << 14)\n#define MODE0_GATE_M2XCLK_MASK                        (0x3 << 12)\n#define MODE0_GATE_M2XCLK_336MHZ                      (0x0 << 12)\n#define MODE0_GATE_M2XCLK_168MHZ                      (0x1 << 12)\n#define MODE0_GATE_M2XCLK_112MHZ                      (0x2 << 12)\n#define MODE0_GATE_M2XCLK_84MHZ                       (0x3 << 12)\n#define MODE0_GATE_VGA                                BIT(10)\n#define MODE0_GATE_PWM                                BIT(9)\n#define MODE0_GATE_I2C                                BIT(8)\n#define MODE0_GATE_SSP                                BIT(7)\n#define MODE0_GATE_GPIO                               BIT(6)\n#define MODE0_GATE_ZVPORT                             BIT(5)\n#define MODE0_GATE_CSC                                BIT(4)\n#define MODE0_GATE_DE                                 BIT(3)\n#define MODE0_GATE_DISPLAY                            BIT(2)\n#define MODE0_GATE_LOCALMEM                           BIT(1)\n#define MODE0_GATE_DMA                                BIT(0)\n\n#define MODE1_GATE                                    0x000048\n#define MODE1_GATE_MCLK_MASK                          (0x3 << 14)\n#define MODE1_GATE_MCLK_112MHZ                        (0x0 << 14)\n#define MODE1_GATE_MCLK_84MHZ                         (0x1 << 14)\n#define MODE1_GATE_MCLK_56MHZ                         (0x2 << 14)\n#define MODE1_GATE_MCLK_42MHZ                         (0x3 << 14)\n#define MODE1_GATE_M2XCLK_MASK                        (0x3 << 12)\n#define MODE1_GATE_M2XCLK_336MHZ                      (0x0 << 12)\n#define MODE1_GATE_M2XCLK_168MHZ                      (0x1 << 12)\n#define MODE1_GATE_M2XCLK_112MHZ                      (0x2 << 12)\n#define MODE1_GATE_M2XCLK_84MHZ                       (0x3 << 12)\n#define MODE1_GATE_VGA                                BIT(10)\n#define MODE1_GATE_PWM                                BIT(9)\n#define MODE1_GATE_I2C                                BIT(8)\n#define MODE1_GATE_SSP                                BIT(7)\n#define MODE1_GATE_GPIO                               BIT(6)\n#define MODE1_GATE_ZVPORT                             BIT(5)\n#define MODE1_GATE_CSC                                BIT(4)\n#define MODE1_GATE_DE                                 BIT(3)\n#define MODE1_GATE_DISPLAY                            BIT(2)\n#define MODE1_GATE_LOCALMEM                           BIT(1)\n#define MODE1_GATE_DMA                                BIT(0)\n\n#define POWER_MODE_CTRL                               0x00004C\n#ifdef VALIDATION_CHIP\n    #define POWER_MODE_CTRL_336CLK                    BIT(4)\n#endif\n#define POWER_MODE_CTRL_OSC_INPUT                     BIT(3)\n#define POWER_MODE_CTRL_ACPI                          BIT(2)\n#define POWER_MODE_CTRL_MODE_MASK                     (0x3 << 0)\n#define POWER_MODE_CTRL_MODE_MODE0                    (0x0 << 0)\n#define POWER_MODE_CTRL_MODE_MODE1                    (0x1 << 0)\n#define POWER_MODE_CTRL_MODE_SLEEP                    (0x2 << 0)\n\n#define PCI_MASTER_BASE                               0x000050\n#define PCI_MASTER_BASE_ADDRESS_MASK                  0xff\n\n#define DEVICE_ID                                     0x000054\n#define DEVICE_ID_DEVICE_ID_MASK                      (0xffff << 16)\n#define DEVICE_ID_REVISION_ID_MASK                    0xff\n\n#define PLL_CLK_COUNT                                 0x000058\n#define PLL_CLK_COUNT_COUNTER_MASK                    0xffff\n\n#define PANEL_PLL_CTRL                                0x00005C\n#define PLL_CTRL_BYPASS                               BIT(18)\n#define PLL_CTRL_POWER                                BIT(17)\n#define PLL_CTRL_INPUT                                BIT(16)\n#ifdef VALIDATION_CHIP\n    #define PLL_CTRL_OD_SHIFT                         14\n    #define PLL_CTRL_OD_MASK                          (0x3 << 14)\n#else\n    #define PLL_CTRL_POD_SHIFT                        14\n    #define PLL_CTRL_POD_MASK                         (0x3 << 14)\n    #define PLL_CTRL_OD_SHIFT                         12\n    #define PLL_CTRL_OD_MASK                          (0x3 << 12)\n#endif\n#define PLL_CTRL_N_SHIFT                              8\n#define PLL_CTRL_N_MASK                               (0xf << 8)\n#define PLL_CTRL_M_SHIFT                              0\n#define PLL_CTRL_M_MASK                               0xff\n\n#define CRT_PLL_CTRL                                  0x000060\n\n#define VGA_PLL0_CTRL                                 0x000064\n\n#define VGA_PLL1_CTRL                                 0x000068\n\n#define SCRATCH_DATA                                  0x00006c\n\n#ifndef VALIDATION_CHIP\n\n#define MXCLK_PLL_CTRL                                0x000070\n\n#define VGA_CONFIGURATION                             0x000088\n#define VGA_CONFIGURATION_USER_DEFINE_MASK            (0x3 << 4)\n#define VGA_CONFIGURATION_PLL                         BIT(2)\n#define VGA_CONFIGURATION_MODE                        BIT(1)\n\n#endif\n\n#define GPIO_DATA                                       0x010000\n#define GPIO_DATA_31                                    BIT(31)\n#define GPIO_DATA_30                                    BIT(30)\n#define GPIO_DATA_29                                    BIT(29)\n#define GPIO_DATA_28                                    BIT(28)\n#define GPIO_DATA_27                                    BIT(27)\n#define GPIO_DATA_26                                    BIT(26)\n#define GPIO_DATA_25                                    BIT(25)\n#define GPIO_DATA_24                                    BIT(24)\n#define GPIO_DATA_23                                    BIT(23)\n#define GPIO_DATA_22                                    BIT(22)\n#define GPIO_DATA_21                                    BIT(21)\n#define GPIO_DATA_20                                    BIT(20)\n#define GPIO_DATA_19                                    BIT(19)\n#define GPIO_DATA_18                                    BIT(18)\n#define GPIO_DATA_17                                    BIT(17)\n#define GPIO_DATA_16                                    BIT(16)\n#define GPIO_DATA_15                                    BIT(15)\n#define GPIO_DATA_14                                    BIT(14)\n#define GPIO_DATA_13                                    BIT(13)\n#define GPIO_DATA_12                                    BIT(12)\n#define GPIO_DATA_11                                    BIT(11)\n#define GPIO_DATA_10                                    BIT(10)\n#define GPIO_DATA_9                                     BIT(9)\n#define GPIO_DATA_8                                     BIT(8)\n#define GPIO_DATA_7                                     BIT(7)\n#define GPIO_DATA_6                                     BIT(6)\n#define GPIO_DATA_5                                     BIT(5)\n#define GPIO_DATA_4                                     BIT(4)\n#define GPIO_DATA_3                                     BIT(3)\n#define GPIO_DATA_2                                     BIT(2)\n#define GPIO_DATA_1                                     BIT(1)\n#define GPIO_DATA_0                                     BIT(0)\n\n#define GPIO_DATA_DIRECTION                             0x010004\n#define GPIO_DATA_DIRECTION_31                          BIT(31)\n#define GPIO_DATA_DIRECTION_30                          BIT(30)\n#define GPIO_DATA_DIRECTION_29                          BIT(29)\n#define GPIO_DATA_DIRECTION_28                          BIT(28)\n#define GPIO_DATA_DIRECTION_27                          BIT(27)\n#define GPIO_DATA_DIRECTION_26                          BIT(26)\n#define GPIO_DATA_DIRECTION_25                          BIT(25)\n#define GPIO_DATA_DIRECTION_24                          BIT(24)\n#define GPIO_DATA_DIRECTION_23                          BIT(23)\n#define GPIO_DATA_DIRECTION_22                          BIT(22)\n#define GPIO_DATA_DIRECTION_21                          BIT(21)\n#define GPIO_DATA_DIRECTION_20                          BIT(20)\n#define GPIO_DATA_DIRECTION_19                          BIT(19)\n#define GPIO_DATA_DIRECTION_18                          BIT(18)\n#define GPIO_DATA_DIRECTION_17                          BIT(17)\n#define GPIO_DATA_DIRECTION_16                          BIT(16)\n#define GPIO_DATA_DIRECTION_15                          BIT(15)\n#define GPIO_DATA_DIRECTION_14                          BIT(14)\n#define GPIO_DATA_DIRECTION_13                          BIT(13)\n#define GPIO_DATA_DIRECTION_12                          BIT(12)\n#define GPIO_DATA_DIRECTION_11                          BIT(11)\n#define GPIO_DATA_DIRECTION_10                          BIT(10)\n#define GPIO_DATA_DIRECTION_9                           BIT(9)\n#define GPIO_DATA_DIRECTION_8                           BIT(8)\n#define GPIO_DATA_DIRECTION_7                           BIT(7)\n#define GPIO_DATA_DIRECTION_6                           BIT(6)\n#define GPIO_DATA_DIRECTION_5                           BIT(5)\n#define GPIO_DATA_DIRECTION_4                           BIT(4)\n#define GPIO_DATA_DIRECTION_3                           BIT(3)\n#define GPIO_DATA_DIRECTION_2                           BIT(2)\n#define GPIO_DATA_DIRECTION_1                           BIT(1)\n#define GPIO_DATA_DIRECTION_0                           BIT(0)\n\n#define GPIO_INTERRUPT_SETUP                            0x010008\n#define GPIO_INTERRUPT_SETUP_TRIGGER_31                 BIT(22)\n#define GPIO_INTERRUPT_SETUP_TRIGGER_30                 BIT(21)\n#define GPIO_INTERRUPT_SETUP_TRIGGER_29                 BIT(20)\n#define GPIO_INTERRUPT_SETUP_TRIGGER_28                 BIT(19)\n#define GPIO_INTERRUPT_SETUP_TRIGGER_27                 BIT(18)\n#define GPIO_INTERRUPT_SETUP_TRIGGER_26                 BIT(17)\n#define GPIO_INTERRUPT_SETUP_TRIGGER_25                 BIT(16)\n#define GPIO_INTERRUPT_SETUP_ACTIVE_31                  BIT(14)\n#define GPIO_INTERRUPT_SETUP_ACTIVE_30                  BIT(13)\n#define GPIO_INTERRUPT_SETUP_ACTIVE_29                  BIT(12)\n#define GPIO_INTERRUPT_SETUP_ACTIVE_28                  BIT(11)\n#define GPIO_INTERRUPT_SETUP_ACTIVE_27                  BIT(10)\n#define GPIO_INTERRUPT_SETUP_ACTIVE_26                  BIT(9)\n#define GPIO_INTERRUPT_SETUP_ACTIVE_25                  BIT(8)\n#define GPIO_INTERRUPT_SETUP_ENABLE_31                  BIT(6)\n#define GPIO_INTERRUPT_SETUP_ENABLE_30                  BIT(5)\n#define GPIO_INTERRUPT_SETUP_ENABLE_29                  BIT(4)\n#define GPIO_INTERRUPT_SETUP_ENABLE_28                  BIT(3)\n#define GPIO_INTERRUPT_SETUP_ENABLE_27                  BIT(2)\n#define GPIO_INTERRUPT_SETUP_ENABLE_26                  BIT(1)\n#define GPIO_INTERRUPT_SETUP_ENABLE_25                  BIT(0)\n\n#define GPIO_INTERRUPT_STATUS                           0x01000C\n#define GPIO_INTERRUPT_STATUS_31                        BIT(22)\n#define GPIO_INTERRUPT_STATUS_30                        BIT(21)\n#define GPIO_INTERRUPT_STATUS_29                        BIT(20)\n#define GPIO_INTERRUPT_STATUS_28                        BIT(19)\n#define GPIO_INTERRUPT_STATUS_27                        BIT(18)\n#define GPIO_INTERRUPT_STATUS_26                        BIT(17)\n#define GPIO_INTERRUPT_STATUS_25                        BIT(16)\n\n#define PANEL_DISPLAY_CTRL                            0x080000\n#define PANEL_DISPLAY_CTRL_RESERVED_MASK              0xc0f08000\n#define PANEL_DISPLAY_CTRL_SELECT_SHIFT               28\n#define PANEL_DISPLAY_CTRL_SELECT_MASK                (0x3 << 28)\n#define PANEL_DISPLAY_CTRL_SELECT_PANEL               (0x0 << 28)\n#define PANEL_DISPLAY_CTRL_SELECT_VGA                 (0x1 << 28)\n#define PANEL_DISPLAY_CTRL_SELECT_CRT                 (0x2 << 28)\n#define PANEL_DISPLAY_CTRL_FPEN                       BIT(27)\n#define PANEL_DISPLAY_CTRL_VBIASEN                    BIT(26)\n#define PANEL_DISPLAY_CTRL_DATA                       BIT(25)\n#define PANEL_DISPLAY_CTRL_FPVDDEN                    BIT(24)\n#define PANEL_DISPLAY_CTRL_DUAL_DISPLAY               BIT(19)\n#define PANEL_DISPLAY_CTRL_DOUBLE_PIXEL               BIT(18)\n#define PANEL_DISPLAY_CTRL_FIFO                       (0x3 << 16)\n#define PANEL_DISPLAY_CTRL_FIFO_1                     (0x0 << 16)\n#define PANEL_DISPLAY_CTRL_FIFO_3                     (0x1 << 16)\n#define PANEL_DISPLAY_CTRL_FIFO_7                     (0x2 << 16)\n#define PANEL_DISPLAY_CTRL_FIFO_11                    (0x3 << 16)\n#define DISPLAY_CTRL_CLOCK_PHASE                      BIT(14)\n#define DISPLAY_CTRL_VSYNC_PHASE                      BIT(13)\n#define DISPLAY_CTRL_HSYNC_PHASE                      BIT(12)\n#define PANEL_DISPLAY_CTRL_VSYNC                      BIT(11)\n#define PANEL_DISPLAY_CTRL_CAPTURE_TIMING             BIT(10)\n#define PANEL_DISPLAY_CTRL_COLOR_KEY                  BIT(9)\n#define DISPLAY_CTRL_TIMING                           BIT(8)\n#define PANEL_DISPLAY_CTRL_VERTICAL_PAN_DIR           BIT(7)\n#define PANEL_DISPLAY_CTRL_VERTICAL_PAN               BIT(6)\n#define PANEL_DISPLAY_CTRL_HORIZONTAL_PAN_DIR         BIT(5)\n#define PANEL_DISPLAY_CTRL_HORIZONTAL_PAN             BIT(4)\n#define DISPLAY_CTRL_GAMMA                            BIT(3)\n#define DISPLAY_CTRL_PLANE                            BIT(2)\n#define PANEL_DISPLAY_CTRL_FORMAT                     (0x3 << 0)\n#define PANEL_DISPLAY_CTRL_FORMAT_8                   (0x0 << 0)\n#define PANEL_DISPLAY_CTRL_FORMAT_16                  (0x1 << 0)\n#define PANEL_DISPLAY_CTRL_FORMAT_32                  (0x2 << 0)\n\n#define PANEL_PAN_CTRL                                0x080004\n#define PANEL_PAN_CTRL_VERTICAL_PAN_MASK              (0xff << 24)\n#define PANEL_PAN_CTRL_VERTICAL_VSYNC_MASK            (0x3f << 16)\n#define PANEL_PAN_CTRL_HORIZONTAL_PAN_MASK            (0xff << 8)\n#define PANEL_PAN_CTRL_HORIZONTAL_VSYNC_MASK          0x3f\n\n#define PANEL_COLOR_KEY                               0x080008\n#define PANEL_COLOR_KEY_MASK_MASK                     (0xffff << 16)\n#define PANEL_COLOR_KEY_VALUE_MASK                    0xffff\n\n#define PANEL_FB_ADDRESS                              0x08000C\n#define PANEL_FB_ADDRESS_STATUS                       BIT(31)\n#define PANEL_FB_ADDRESS_EXT                          BIT(27)\n#define PANEL_FB_ADDRESS_ADDRESS_MASK                 0x1ffffff\n\n#define PANEL_FB_WIDTH                                0x080010\n#define PANEL_FB_WIDTH_WIDTH_SHIFT                    16\n#define PANEL_FB_WIDTH_WIDTH_MASK                     (0x3fff << 16)\n#define PANEL_FB_WIDTH_OFFSET_MASK                    0x3fff\n\n#define PANEL_WINDOW_WIDTH                            0x080014\n#define PANEL_WINDOW_WIDTH_WIDTH_SHIFT                16\n#define PANEL_WINDOW_WIDTH_WIDTH_MASK                 (0xfff << 16)\n#define PANEL_WINDOW_WIDTH_X_MASK                     0xfff\n\n#define PANEL_WINDOW_HEIGHT                           0x080018\n#define PANEL_WINDOW_HEIGHT_HEIGHT_SHIFT              16\n#define PANEL_WINDOW_HEIGHT_HEIGHT_MASK               (0xfff << 16)\n#define PANEL_WINDOW_HEIGHT_Y_MASK                    0xfff\n\n#define PANEL_PLANE_TL                                0x08001C\n#define PANEL_PLANE_TL_TOP_SHIFT                      16\n#define PANEL_PLANE_TL_TOP_MASK                       (0x7ff << 16)\n#define PANEL_PLANE_TL_LEFT_MASK                      0x7ff\n\n#define PANEL_PLANE_BR                                0x080020\n#define PANEL_PLANE_BR_BOTTOM_SHIFT                   16\n#define PANEL_PLANE_BR_BOTTOM_MASK                    (0x7ff << 16)\n#define PANEL_PLANE_BR_RIGHT_MASK                     0x7ff\n\n#define PANEL_HORIZONTAL_TOTAL                        0x080024\n#define PANEL_HORIZONTAL_TOTAL_TOTAL_SHIFT            16\n#define PANEL_HORIZONTAL_TOTAL_TOTAL_MASK             (0xfff << 16)\n#define PANEL_HORIZONTAL_TOTAL_DISPLAY_END_MASK       0xfff\n\n#define PANEL_HORIZONTAL_SYNC                         0x080028\n#define PANEL_HORIZONTAL_SYNC_WIDTH_SHIFT             16\n#define PANEL_HORIZONTAL_SYNC_WIDTH_MASK              (0xff << 16)\n#define PANEL_HORIZONTAL_SYNC_START_MASK              0xfff\n\n#define PANEL_VERTICAL_TOTAL                          0x08002C\n#define PANEL_VERTICAL_TOTAL_TOTAL_SHIFT              16\n#define PANEL_VERTICAL_TOTAL_TOTAL_MASK               (0x7ff << 16)\n#define PANEL_VERTICAL_TOTAL_DISPLAY_END_MASK         0x7ff\n\n#define PANEL_VERTICAL_SYNC                           0x080030\n#define PANEL_VERTICAL_SYNC_HEIGHT_SHIFT              16\n#define PANEL_VERTICAL_SYNC_HEIGHT_MASK               (0x3f << 16)\n#define PANEL_VERTICAL_SYNC_START_MASK                0x7ff\n\n#define PANEL_CURRENT_LINE                            0x080034\n#define PANEL_CURRENT_LINE_LINE_MASK                  0x7ff\n\n \n\n#define VIDEO_DISPLAY_CTRL                              0x080040\n#define VIDEO_DISPLAY_CTRL_LINE_BUFFER                  BIT(18)\n#define VIDEO_DISPLAY_CTRL_FIFO_MASK                    (0x3 << 16)\n#define VIDEO_DISPLAY_CTRL_FIFO_1                       (0x0 << 16)\n#define VIDEO_DISPLAY_CTRL_FIFO_3                       (0x1 << 16)\n#define VIDEO_DISPLAY_CTRL_FIFO_7                       (0x2 << 16)\n#define VIDEO_DISPLAY_CTRL_FIFO_11                      (0x3 << 16)\n#define VIDEO_DISPLAY_CTRL_BUFFER                       BIT(15)\n#define VIDEO_DISPLAY_CTRL_CAPTURE                      BIT(14)\n#define VIDEO_DISPLAY_CTRL_DOUBLE_BUFFER                BIT(13)\n#define VIDEO_DISPLAY_CTRL_BYTE_SWAP                    BIT(12)\n#define VIDEO_DISPLAY_CTRL_VERTICAL_SCALE               BIT(11)\n#define VIDEO_DISPLAY_CTRL_HORIZONTAL_SCALE             BIT(10)\n#define VIDEO_DISPLAY_CTRL_VERTICAL_MODE                BIT(9)\n#define VIDEO_DISPLAY_CTRL_HORIZONTAL_MODE              BIT(8)\n#define VIDEO_DISPLAY_CTRL_PIXEL_MASK                   (0xf << 4)\n#define VIDEO_DISPLAY_CTRL_GAMMA                        BIT(3)\n#define VIDEO_DISPLAY_CTRL_FORMAT_MASK                  0x3\n#define VIDEO_DISPLAY_CTRL_FORMAT_8                     0x0\n#define VIDEO_DISPLAY_CTRL_FORMAT_16                    0x1\n#define VIDEO_DISPLAY_CTRL_FORMAT_32                    0x2\n#define VIDEO_DISPLAY_CTRL_FORMAT_YUV                   0x3\n\n#define VIDEO_FB_0_ADDRESS                            0x080044\n#define VIDEO_FB_0_ADDRESS_STATUS                     BIT(31)\n#define VIDEO_FB_0_ADDRESS_EXT                        BIT(27)\n#define VIDEO_FB_0_ADDRESS_ADDRESS_MASK               0x3ffffff\n\n#define VIDEO_FB_WIDTH                                0x080048\n#define VIDEO_FB_WIDTH_WIDTH_MASK                     (0x3fff << 16)\n#define VIDEO_FB_WIDTH_OFFSET_MASK                    0x3fff\n\n#define VIDEO_FB_0_LAST_ADDRESS                       0x08004C\n#define VIDEO_FB_0_LAST_ADDRESS_EXT                   BIT(27)\n#define VIDEO_FB_0_LAST_ADDRESS_ADDRESS_MASK          0x3ffffff\n\n#define VIDEO_PLANE_TL                                0x080050\n#define VIDEO_PLANE_TL_TOP_MASK                       (0x7ff << 16)\n#define VIDEO_PLANE_TL_LEFT_MASK                      0x7ff\n\n#define VIDEO_PLANE_BR                                0x080054\n#define VIDEO_PLANE_BR_BOTTOM_MASK                    (0x7ff << 16)\n#define VIDEO_PLANE_BR_RIGHT_MASK                     0x7ff\n\n#define VIDEO_SCALE                                   0x080058\n#define VIDEO_SCALE_VERTICAL_MODE                     BIT(31)\n#define VIDEO_SCALE_VERTICAL_SCALE_MASK               (0xfff << 16)\n#define VIDEO_SCALE_HORIZONTAL_MODE                   BIT(15)\n#define VIDEO_SCALE_HORIZONTAL_SCALE_MASK             0xfff\n\n#define VIDEO_INITIAL_SCALE                           0x08005C\n#define VIDEO_INITIAL_SCALE_FB_1_MASK                 (0xfff << 16)\n#define VIDEO_INITIAL_SCALE_FB_0_MASK                 0xfff\n\n#define VIDEO_YUV_CONSTANTS                           0x080060\n#define VIDEO_YUV_CONSTANTS_Y_MASK                    (0xff << 24)\n#define VIDEO_YUV_CONSTANTS_R_MASK                    (0xff << 16)\n#define VIDEO_YUV_CONSTANTS_G_MASK                    (0xff << 8)\n#define VIDEO_YUV_CONSTANTS_B_MASK                    0xff\n\n#define VIDEO_FB_1_ADDRESS                            0x080064\n#define VIDEO_FB_1_ADDRESS_STATUS                     BIT(31)\n#define VIDEO_FB_1_ADDRESS_EXT                        BIT(27)\n#define VIDEO_FB_1_ADDRESS_ADDRESS_MASK               0x3ffffff\n\n#define VIDEO_FB_1_LAST_ADDRESS                       0x080068\n#define VIDEO_FB_1_LAST_ADDRESS_EXT                   BIT(27)\n#define VIDEO_FB_1_LAST_ADDRESS_ADDRESS_MASK          0x3ffffff\n\n \n\n#define VIDEO_ALPHA_DISPLAY_CTRL                        0x080080\n#define VIDEO_ALPHA_DISPLAY_CTRL_SELECT                 BIT(28)\n#define VIDEO_ALPHA_DISPLAY_CTRL_ALPHA_MASK             (0xf << 24)\n#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO_MASK              (0x3 << 16)\n#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO_1                 (0x0 << 16)\n#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO_3                 (0x1 << 16)\n#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO_7                 (0x2 << 16)\n#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO_11                (0x3 << 16)\n#define VIDEO_ALPHA_DISPLAY_CTRL_VERT_SCALE             BIT(11)\n#define VIDEO_ALPHA_DISPLAY_CTRL_HORZ_SCALE             BIT(10)\n#define VIDEO_ALPHA_DISPLAY_CTRL_VERT_MODE              BIT(9)\n#define VIDEO_ALPHA_DISPLAY_CTRL_HORZ_MODE              BIT(8)\n#define VIDEO_ALPHA_DISPLAY_CTRL_PIXEL_MASK             (0xf << 4)\n#define VIDEO_ALPHA_DISPLAY_CTRL_CHROMA_KEY             BIT(3)\n#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT_MASK            0x3\n#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT_8               0x0\n#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT_16              0x1\n#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT_ALPHA_4_4       0x2\n#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT_ALPHA_4_4_4_4   0x3\n\n#define VIDEO_ALPHA_FB_ADDRESS                        0x080084\n#define VIDEO_ALPHA_FB_ADDRESS_STATUS                 BIT(31)\n#define VIDEO_ALPHA_FB_ADDRESS_EXT                    BIT(27)\n#define VIDEO_ALPHA_FB_ADDRESS_ADDRESS_MASK           0x3ffffff\n\n#define VIDEO_ALPHA_FB_WIDTH                          0x080088\n#define VIDEO_ALPHA_FB_WIDTH_WIDTH_MASK               (0x3fff << 16)\n#define VIDEO_ALPHA_FB_WIDTH_OFFSET_MASK              0x3fff\n\n#define VIDEO_ALPHA_FB_LAST_ADDRESS                   0x08008C\n#define VIDEO_ALPHA_FB_LAST_ADDRESS_EXT               BIT(27)\n#define VIDEO_ALPHA_FB_LAST_ADDRESS_ADDRESS_MASK      0x3ffffff\n\n#define VIDEO_ALPHA_PLANE_TL                          0x080090\n#define VIDEO_ALPHA_PLANE_TL_TOP_MASK                 (0x7ff << 16)\n#define VIDEO_ALPHA_PLANE_TL_LEFT_MASK                0x7ff\n\n#define VIDEO_ALPHA_PLANE_BR                          0x080094\n#define VIDEO_ALPHA_PLANE_BR_BOTTOM_MASK              (0x7ff << 16)\n#define VIDEO_ALPHA_PLANE_BR_RIGHT_MASK               0x7ff\n\n#define VIDEO_ALPHA_SCALE                             0x080098\n#define VIDEO_ALPHA_SCALE_VERTICAL_MODE               BIT(31)\n#define VIDEO_ALPHA_SCALE_VERTICAL_SCALE_MASK         (0xfff << 16)\n#define VIDEO_ALPHA_SCALE_HORIZONTAL_MODE             BIT(15)\n#define VIDEO_ALPHA_SCALE_HORIZONTAL_SCALE_MASK       0xfff\n\n#define VIDEO_ALPHA_INITIAL_SCALE                     0x08009C\n#define VIDEO_ALPHA_INITIAL_SCALE_VERTICAL_MASK       (0xfff << 16)\n#define VIDEO_ALPHA_INITIAL_SCALE_HORIZONTAL_MASK     0xfff\n\n#define VIDEO_ALPHA_CHROMA_KEY                        0x0800A0\n#define VIDEO_ALPHA_CHROMA_KEY_MASK_MASK              (0xffff << 16)\n#define VIDEO_ALPHA_CHROMA_KEY_VALUE_MASK             0xffff\n\n#define VIDEO_ALPHA_COLOR_LOOKUP_01                   0x0800A4\n#define VIDEO_ALPHA_COLOR_LOOKUP_01_1_MASK            (0xffff << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_01_1_RED_MASK        (0x1f << 27)\n#define VIDEO_ALPHA_COLOR_LOOKUP_01_1_GREEN_MASK      (0x3f << 21)\n#define VIDEO_ALPHA_COLOR_LOOKUP_01_1_BLUE_MASK       (0x1f << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_01_0_MASK            0xffff\n#define VIDEO_ALPHA_COLOR_LOOKUP_01_0_RED_MASK        (0x1f << 11)\n#define VIDEO_ALPHA_COLOR_LOOKUP_01_0_GREEN_MASK      (0x3f << 5)\n#define VIDEO_ALPHA_COLOR_LOOKUP_01_0_BLUE_MASK       0x1f\n\n#define VIDEO_ALPHA_COLOR_LOOKUP_23                   0x0800A8\n#define VIDEO_ALPHA_COLOR_LOOKUP_23_3_MASK            (0xffff << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_23_3_RED_MASK        (0x1f << 27)\n#define VIDEO_ALPHA_COLOR_LOOKUP_23_3_GREEN_MASK      (0x3f << 21)\n#define VIDEO_ALPHA_COLOR_LOOKUP_23_3_BLUE_MASK       (0x1f << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_23_2_MASK            0xffff\n#define VIDEO_ALPHA_COLOR_LOOKUP_23_2_RED_MASK        (0x1f << 11)\n#define VIDEO_ALPHA_COLOR_LOOKUP_23_2_GREEN_MASK      (0x3f << 5)\n#define VIDEO_ALPHA_COLOR_LOOKUP_23_2_BLUE_MASK       0x1f\n\n#define VIDEO_ALPHA_COLOR_LOOKUP_45                   0x0800AC\n#define VIDEO_ALPHA_COLOR_LOOKUP_45_5_MASK            (0xffff << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_45_5_RED_MASK        (0x1f << 27)\n#define VIDEO_ALPHA_COLOR_LOOKUP_45_5_GREEN_MASK      (0x3f << 21)\n#define VIDEO_ALPHA_COLOR_LOOKUP_45_5_BLUE_MASK       (0x1f << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_45_4_MASK            0xffff\n#define VIDEO_ALPHA_COLOR_LOOKUP_45_4_RED_MASK        (0x1f << 11)\n#define VIDEO_ALPHA_COLOR_LOOKUP_45_4_GREEN_MASK      (0x3f << 5)\n#define VIDEO_ALPHA_COLOR_LOOKUP_45_4_BLUE_MASK       0x1f\n\n#define VIDEO_ALPHA_COLOR_LOOKUP_67                   0x0800B0\n#define VIDEO_ALPHA_COLOR_LOOKUP_67_7_MASK            (0xffff << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_67_7_RED_MASK        (0x1f << 27)\n#define VIDEO_ALPHA_COLOR_LOOKUP_67_7_GREEN_MASK      (0x3f << 21)\n#define VIDEO_ALPHA_COLOR_LOOKUP_67_7_BLUE_MASK       (0x1f << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_67_6_MASK            0xffff\n#define VIDEO_ALPHA_COLOR_LOOKUP_67_6_RED_MASK        (0x1f << 11)\n#define VIDEO_ALPHA_COLOR_LOOKUP_67_6_GREEN_MASK      (0x3f << 5)\n#define VIDEO_ALPHA_COLOR_LOOKUP_67_6_BLUE_MASK       0x1f\n\n#define VIDEO_ALPHA_COLOR_LOOKUP_89                   0x0800B4\n#define VIDEO_ALPHA_COLOR_LOOKUP_89_9_MASK            (0xffff << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_89_9_RED_MASK        (0x1f << 27)\n#define VIDEO_ALPHA_COLOR_LOOKUP_89_9_GREEN_MASK      (0x3f << 21)\n#define VIDEO_ALPHA_COLOR_LOOKUP_89_9_BLUE_MASK       (0x1f << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_89_8_MASK            0xffff\n#define VIDEO_ALPHA_COLOR_LOOKUP_89_8_RED_MASK        (0x1f << 11)\n#define VIDEO_ALPHA_COLOR_LOOKUP_89_8_GREEN_MASK      (0x3f << 5)\n#define VIDEO_ALPHA_COLOR_LOOKUP_89_8_BLUE_MASK       0x1f\n\n#define VIDEO_ALPHA_COLOR_LOOKUP_AB                   0x0800B8\n#define VIDEO_ALPHA_COLOR_LOOKUP_AB_B_MASK            (0xffff << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_AB_B_RED_MASK        (0x1f << 27)\n#define VIDEO_ALPHA_COLOR_LOOKUP_AB_B_GREEN_MASK      (0x3f << 21)\n#define VIDEO_ALPHA_COLOR_LOOKUP_AB_B_BLUE_MASK       (0x1f << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_AB_A_MASK            0xffff\n#define VIDEO_ALPHA_COLOR_LOOKUP_AB_A_RED_MASK        (0x1f << 11)\n#define VIDEO_ALPHA_COLOR_LOOKUP_AB_A_GREEN_MASK      (0x3f << 5)\n#define VIDEO_ALPHA_COLOR_LOOKUP_AB_A_BLUE_MASK       0x1f\n\n#define VIDEO_ALPHA_COLOR_LOOKUP_CD                   0x0800BC\n#define VIDEO_ALPHA_COLOR_LOOKUP_CD_D_MASK            (0xffff << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_CD_D_RED_MASK        (0x1f << 27)\n#define VIDEO_ALPHA_COLOR_LOOKUP_CD_D_GREEN_MASK      (0x3f << 21)\n#define VIDEO_ALPHA_COLOR_LOOKUP_CD_D_BLUE_MASK       (0x1f << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_CD_C_MASK            0xffff\n#define VIDEO_ALPHA_COLOR_LOOKUP_CD_C_RED_MASK        (0x1f << 11)\n#define VIDEO_ALPHA_COLOR_LOOKUP_CD_C_GREEN_MASK      (0x3f << 5)\n#define VIDEO_ALPHA_COLOR_LOOKUP_CD_C_BLUE_MASK       0x1f\n\n#define VIDEO_ALPHA_COLOR_LOOKUP_EF                   0x0800C0\n#define VIDEO_ALPHA_COLOR_LOOKUP_EF_F_MASK            (0xffff << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_EF_F_RED_MASK        (0x1f << 27)\n#define VIDEO_ALPHA_COLOR_LOOKUP_EF_F_GREEN_MASK      (0x3f << 21)\n#define VIDEO_ALPHA_COLOR_LOOKUP_EF_F_BLUE_MASK       (0x1f << 16)\n#define VIDEO_ALPHA_COLOR_LOOKUP_EF_E_MASK            0xffff\n#define VIDEO_ALPHA_COLOR_LOOKUP_EF_E_RED_MASK        (0x1f << 11)\n#define VIDEO_ALPHA_COLOR_LOOKUP_EF_E_GREEN_MASK      (0x3f << 5)\n#define VIDEO_ALPHA_COLOR_LOOKUP_EF_E_BLUE_MASK       0x1f\n\n \n\n#define PANEL_HWC_ADDRESS                             0x0800F0\n#define PANEL_HWC_ADDRESS_ENABLE                      BIT(31)\n#define PANEL_HWC_ADDRESS_EXT                         BIT(27)\n#define PANEL_HWC_ADDRESS_ADDRESS_MASK                0x3ffffff\n\n#define PANEL_HWC_LOCATION                            0x0800F4\n#define PANEL_HWC_LOCATION_TOP                        BIT(27)\n#define PANEL_HWC_LOCATION_Y_MASK                     (0x7ff << 16)\n#define PANEL_HWC_LOCATION_LEFT                       BIT(11)\n#define PANEL_HWC_LOCATION_X_MASK                     0x7ff\n\n#define PANEL_HWC_COLOR_12                            0x0800F8\n#define PANEL_HWC_COLOR_12_2_RGB565_MASK              (0xffff << 16)\n#define PANEL_HWC_COLOR_12_1_RGB565_MASK              0xffff\n\n#define PANEL_HWC_COLOR_3                             0x0800FC\n#define PANEL_HWC_COLOR_3_RGB565_MASK                 0xffff\n\n \n#define PANEL_HWC_COLOR_01                            0x0800F8\n#define PANEL_HWC_COLOR_01_1_RED_MASK                 (0x1f << 27)\n#define PANEL_HWC_COLOR_01_1_GREEN_MASK               (0x3f << 21)\n#define PANEL_HWC_COLOR_01_1_BLUE_MASK                (0x1f << 16)\n#define PANEL_HWC_COLOR_01_0_RED_MASK                 (0x1f << 11)\n#define PANEL_HWC_COLOR_01_0_GREEN_MASK               (0x3f << 5)\n#define PANEL_HWC_COLOR_01_0_BLUE_MASK                0x1f\n\n#define PANEL_HWC_COLOR_2                             0x0800FC\n#define PANEL_HWC_COLOR_2_RED_MASK                    (0x1f << 11)\n#define PANEL_HWC_COLOR_2_GREEN_MASK                  (0x3f << 5)\n#define PANEL_HWC_COLOR_2_BLUE_MASK                   0x1f\n \n\n \n\n#define ALPHA_DISPLAY_CTRL                            0x080100\n#define ALPHA_DISPLAY_CTRL_SELECT                     BIT(28)\n#define ALPHA_DISPLAY_CTRL_ALPHA_MASK                 (0xf << 24)\n#define ALPHA_DISPLAY_CTRL_FIFO_MASK                  (0x3 << 16)\n#define ALPHA_DISPLAY_CTRL_FIFO_1                     (0x0 << 16)\n#define ALPHA_DISPLAY_CTRL_FIFO_3                     (0x1 << 16)\n#define ALPHA_DISPLAY_CTRL_FIFO_7                     (0x2 << 16)\n#define ALPHA_DISPLAY_CTRL_FIFO_11                    (0x3 << 16)\n#define ALPHA_DISPLAY_CTRL_PIXEL_MASK                 (0xf << 4)\n#define ALPHA_DISPLAY_CTRL_CHROMA_KEY                 BIT(3)\n#define ALPHA_DISPLAY_CTRL_FORMAT_MASK                0x3\n#define ALPHA_DISPLAY_CTRL_FORMAT_16                  0x1\n#define ALPHA_DISPLAY_CTRL_FORMAT_ALPHA_4_4           0x2\n#define ALPHA_DISPLAY_CTRL_FORMAT_ALPHA_4_4_4_4       0x3\n\n#define ALPHA_FB_ADDRESS                              0x080104\n#define ALPHA_FB_ADDRESS_STATUS                       BIT(31)\n#define ALPHA_FB_ADDRESS_EXT                          BIT(27)\n#define ALPHA_FB_ADDRESS_ADDRESS_MASK                 0x3ffffff\n\n#define ALPHA_FB_WIDTH                                0x080108\n#define ALPHA_FB_WIDTH_WIDTH_MASK                     (0x3fff << 16)\n#define ALPHA_FB_WIDTH_OFFSET_MASK                    0x3fff\n\n#define ALPHA_PLANE_TL                                0x08010C\n#define ALPHA_PLANE_TL_TOP_MASK                       (0x7ff << 16)\n#define ALPHA_PLANE_TL_LEFT_MASK                      0x7ff\n\n#define ALPHA_PLANE_BR                                0x080110\n#define ALPHA_PLANE_BR_BOTTOM_MASK                    (0x7ff << 16)\n#define ALPHA_PLANE_BR_RIGHT_MASK                     0x7ff\n\n#define ALPHA_CHROMA_KEY                              0x080114\n#define ALPHA_CHROMA_KEY_MASK_MASK                    (0xffff << 16)\n#define ALPHA_CHROMA_KEY_VALUE_MASK                   0xffff\n\n#define ALPHA_COLOR_LOOKUP_01                         0x080118\n#define ALPHA_COLOR_LOOKUP_01_1_MASK                  (0xffff << 16)\n#define ALPHA_COLOR_LOOKUP_01_1_RED_MASK              (0x1f << 27)\n#define ALPHA_COLOR_LOOKUP_01_1_GREEN_MASK            (0x3f << 21)\n#define ALPHA_COLOR_LOOKUP_01_1_BLUE_MASK             (0x1f << 16)\n#define ALPHA_COLOR_LOOKUP_01_0_MASK                  0xffff\n#define ALPHA_COLOR_LOOKUP_01_0_RED_MASK              (0x1f << 11)\n#define ALPHA_COLOR_LOOKUP_01_0_GREEN_MASK            (0x3f << 5)\n#define ALPHA_COLOR_LOOKUP_01_0_BLUE_MASK             0x1f\n\n#define ALPHA_COLOR_LOOKUP_23                         0x08011C\n#define ALPHA_COLOR_LOOKUP_23_3_MASK                  (0xffff << 16)\n#define ALPHA_COLOR_LOOKUP_23_3_RED_MASK              (0x1f << 27)\n#define ALPHA_COLOR_LOOKUP_23_3_GREEN_MASK            (0x3f << 21)\n#define ALPHA_COLOR_LOOKUP_23_3_BLUE_MASK             (0x1f << 16)\n#define ALPHA_COLOR_LOOKUP_23_2_MASK                  0xffff\n#define ALPHA_COLOR_LOOKUP_23_2_RED_MASK              (0x1f << 11)\n#define ALPHA_COLOR_LOOKUP_23_2_GREEN_MASK            (0x3f << 5)\n#define ALPHA_COLOR_LOOKUP_23_2_BLUE_MASK             0x1f\n\n#define ALPHA_COLOR_LOOKUP_45                         0x080120\n#define ALPHA_COLOR_LOOKUP_45_5_MASK                  (0xffff << 16)\n#define ALPHA_COLOR_LOOKUP_45_5_RED_MASK              (0x1f << 27)\n#define ALPHA_COLOR_LOOKUP_45_5_GREEN_MASK            (0x3f << 21)\n#define ALPHA_COLOR_LOOKUP_45_5_BLUE_MASK             (0x1f << 16)\n#define ALPHA_COLOR_LOOKUP_45_4_MASK                  0xffff\n#define ALPHA_COLOR_LOOKUP_45_4_RED_MASK              (0x1f << 11)\n#define ALPHA_COLOR_LOOKUP_45_4_GREEN_MASK            (0x3f << 5)\n#define ALPHA_COLOR_LOOKUP_45_4_BLUE_MASK             0x1f\n\n#define ALPHA_COLOR_LOOKUP_67                         0x080124\n#define ALPHA_COLOR_LOOKUP_67_7_MASK                  (0xffff << 16)\n#define ALPHA_COLOR_LOOKUP_67_7_RED_MASK              (0x1f << 27)\n#define ALPHA_COLOR_LOOKUP_67_7_GREEN_MASK            (0x3f << 21)\n#define ALPHA_COLOR_LOOKUP_67_7_BLUE_MASK             (0x1f << 16)\n#define ALPHA_COLOR_LOOKUP_67_6_MASK                  0xffff\n#define ALPHA_COLOR_LOOKUP_67_6_RED_MASK              (0x1f << 11)\n#define ALPHA_COLOR_LOOKUP_67_6_GREEN_MASK            (0x3f << 5)\n#define ALPHA_COLOR_LOOKUP_67_6_BLUE_MASK             0x1f\n\n#define ALPHA_COLOR_LOOKUP_89                         0x080128\n#define ALPHA_COLOR_LOOKUP_89_9_MASK                  (0xffff << 16)\n#define ALPHA_COLOR_LOOKUP_89_9_RED_MASK              (0x1f << 27)\n#define ALPHA_COLOR_LOOKUP_89_9_GREEN_MASK            (0x3f << 21)\n#define ALPHA_COLOR_LOOKUP_89_9_BLUE_MASK             (0x1f << 16)\n#define ALPHA_COLOR_LOOKUP_89_8_MASK                  0xffff\n#define ALPHA_COLOR_LOOKUP_89_8_RED_MASK              (0x1f << 11)\n#define ALPHA_COLOR_LOOKUP_89_8_GREEN_MASK            (0x3f << 5)\n#define ALPHA_COLOR_LOOKUP_89_8_BLUE_MASK             0x1f\n\n#define ALPHA_COLOR_LOOKUP_AB                         0x08012C\n#define ALPHA_COLOR_LOOKUP_AB_B_MASK                  (0xffff << 16)\n#define ALPHA_COLOR_LOOKUP_AB_B_RED_MASK              (0x1f << 27)\n#define ALPHA_COLOR_LOOKUP_AB_B_GREEN_MASK            (0x3f << 21)\n#define ALPHA_COLOR_LOOKUP_AB_B_BLUE_MASK             (0x1f << 16)\n#define ALPHA_COLOR_LOOKUP_AB_A_MASK                  0xffff\n#define ALPHA_COLOR_LOOKUP_AB_A_RED_MASK              (0x1f << 11)\n#define ALPHA_COLOR_LOOKUP_AB_A_GREEN_MASK            (0x3f << 5)\n#define ALPHA_COLOR_LOOKUP_AB_A_BLUE_MASK             0x1f\n\n#define ALPHA_COLOR_LOOKUP_CD                         0x080130\n#define ALPHA_COLOR_LOOKUP_CD_D_MASK                  (0xffff << 16)\n#define ALPHA_COLOR_LOOKUP_CD_D_RED_MASK              (0x1f << 27)\n#define ALPHA_COLOR_LOOKUP_CD_D_GREEN_MASK            (0x3f << 21)\n#define ALPHA_COLOR_LOOKUP_CD_D_BLUE_MASK             (0x1f << 16)\n#define ALPHA_COLOR_LOOKUP_CD_C_MASK                  0xffff\n#define ALPHA_COLOR_LOOKUP_CD_C_RED_MASK              (0x1f << 11)\n#define ALPHA_COLOR_LOOKUP_CD_C_GREEN_MASK            (0x3f << 5)\n#define ALPHA_COLOR_LOOKUP_CD_C_BLUE_MASK             0x1f\n\n#define ALPHA_COLOR_LOOKUP_EF                         0x080134\n#define ALPHA_COLOR_LOOKUP_EF_F_MASK                  (0xffff << 16)\n#define ALPHA_COLOR_LOOKUP_EF_F_RED_MASK              (0x1f << 27)\n#define ALPHA_COLOR_LOOKUP_EF_F_GREEN_MASK            (0x3f << 21)\n#define ALPHA_COLOR_LOOKUP_EF_F_BLUE_MASK             (0x1f << 16)\n#define ALPHA_COLOR_LOOKUP_EF_E_MASK                  0xffff\n#define ALPHA_COLOR_LOOKUP_EF_E_RED_MASK              (0x1f << 11)\n#define ALPHA_COLOR_LOOKUP_EF_E_GREEN_MASK            (0x3f << 5)\n#define ALPHA_COLOR_LOOKUP_EF_E_BLUE_MASK             0x1f\n\n \n\n#define CRT_DISPLAY_CTRL                              0x080200\n#define CRT_DISPLAY_CTRL_RESERVED_MASK                0xfb008200\n\n \n#define CRT_DISPLAY_CTRL_DPMS_SHIFT                   30\n#define CRT_DISPLAY_CTRL_DPMS_MASK                    (0x3 << 30)\n#define CRT_DISPLAY_CTRL_DPMS_0                       (0x0 << 30)\n#define CRT_DISPLAY_CTRL_DPMS_1                       (0x1 << 30)\n#define CRT_DISPLAY_CTRL_DPMS_2                       (0x2 << 30)\n#define CRT_DISPLAY_CTRL_DPMS_3                       (0x3 << 30)\n#define CRT_DISPLAY_CTRL_CLK_MASK                     (0x7 << 27)\n#define CRT_DISPLAY_CTRL_CLK_PLL25                    (0x0 << 27)\n#define CRT_DISPLAY_CTRL_CLK_PLL41                    (0x1 << 27)\n#define CRT_DISPLAY_CTRL_CLK_PLL62                    (0x2 << 27)\n#define CRT_DISPLAY_CTRL_CLK_PLL65                    (0x3 << 27)\n#define CRT_DISPLAY_CTRL_CLK_PLL74                    (0x4 << 27)\n#define CRT_DISPLAY_CTRL_CLK_PLL80                    (0x5 << 27)\n#define CRT_DISPLAY_CTRL_CLK_PLL108                   (0x6 << 27)\n#define CRT_DISPLAY_CTRL_CLK_RESERVED                 (0x7 << 27)\n#define CRT_DISPLAY_CTRL_SHIFT_VGA_DAC                BIT(26)\n\n \n#define CRT_DISPLAY_CTRL_CRTSELECT                    BIT(25)\n#define CRT_DISPLAY_CTRL_RGBBIT                       BIT(24)\n\n#ifndef VALIDATION_CHIP\n    #define CRT_DISPLAY_CTRL_CENTERING                BIT(24)\n#endif\n#define CRT_DISPLAY_CTRL_LOCK_TIMING                  BIT(23)\n#define CRT_DISPLAY_CTRL_EXPANSION                    BIT(22)\n#define CRT_DISPLAY_CTRL_VERTICAL_MODE                BIT(21)\n#define CRT_DISPLAY_CTRL_HORIZONTAL_MODE              BIT(20)\n#define CRT_DISPLAY_CTRL_SELECT_SHIFT                 18\n#define CRT_DISPLAY_CTRL_SELECT_MASK                  (0x3 << 18)\n#define CRT_DISPLAY_CTRL_SELECT_PANEL                 (0x0 << 18)\n#define CRT_DISPLAY_CTRL_SELECT_VGA                   (0x1 << 18)\n#define CRT_DISPLAY_CTRL_SELECT_CRT                   (0x2 << 18)\n#define CRT_DISPLAY_CTRL_FIFO_MASK                    (0x3 << 16)\n#define CRT_DISPLAY_CTRL_FIFO_1                       (0x0 << 16)\n#define CRT_DISPLAY_CTRL_FIFO_3                       (0x1 << 16)\n#define CRT_DISPLAY_CTRL_FIFO_7                       (0x2 << 16)\n#define CRT_DISPLAY_CTRL_FIFO_11                      (0x3 << 16)\n#define CRT_DISPLAY_CTRL_BLANK                        BIT(10)\n#define CRT_DISPLAY_CTRL_PIXEL_MASK                   (0xf << 4)\n#define CRT_DISPLAY_CTRL_FORMAT_MASK                  (0x3 << 0)\n#define CRT_DISPLAY_CTRL_FORMAT_8                     (0x0 << 0)\n#define CRT_DISPLAY_CTRL_FORMAT_16                    (0x1 << 0)\n#define CRT_DISPLAY_CTRL_FORMAT_32                    (0x2 << 0)\n\n#define CRT_FB_ADDRESS                                0x080204\n#define CRT_FB_ADDRESS_STATUS                         BIT(31)\n#define CRT_FB_ADDRESS_EXT                            BIT(27)\n#define CRT_FB_ADDRESS_ADDRESS_MASK                   0x3ffffff\n\n#define CRT_FB_WIDTH                                  0x080208\n#define CRT_FB_WIDTH_WIDTH_SHIFT                      16\n#define CRT_FB_WIDTH_WIDTH_MASK                       (0x3fff << 16)\n#define CRT_FB_WIDTH_OFFSET_MASK                      0x3fff\n\n#define CRT_HORIZONTAL_TOTAL                          0x08020C\n#define CRT_HORIZONTAL_TOTAL_TOTAL_SHIFT              16\n#define CRT_HORIZONTAL_TOTAL_TOTAL_MASK               (0xfff << 16)\n#define CRT_HORIZONTAL_TOTAL_DISPLAY_END_MASK         0xfff\n\n#define CRT_HORIZONTAL_SYNC                           0x080210\n#define CRT_HORIZONTAL_SYNC_WIDTH_SHIFT               16\n#define CRT_HORIZONTAL_SYNC_WIDTH_MASK                (0xff << 16)\n#define CRT_HORIZONTAL_SYNC_START_MASK                0xfff\n\n#define CRT_VERTICAL_TOTAL                            0x080214\n#define CRT_VERTICAL_TOTAL_TOTAL_SHIFT                16\n#define CRT_VERTICAL_TOTAL_TOTAL_MASK                 (0x7ff << 16)\n#define CRT_VERTICAL_TOTAL_DISPLAY_END_MASK           (0x7ff)\n\n#define CRT_VERTICAL_SYNC                             0x080218\n#define CRT_VERTICAL_SYNC_HEIGHT_SHIFT                16\n#define CRT_VERTICAL_SYNC_HEIGHT_MASK                 (0x3f << 16)\n#define CRT_VERTICAL_SYNC_START_MASK                  0x7ff\n\n#define CRT_SIGNATURE_ANALYZER                        0x08021C\n#define CRT_SIGNATURE_ANALYZER_STATUS_MASK            (0xffff << 16)\n#define CRT_SIGNATURE_ANALYZER_ENABLE                 BIT(3)\n#define CRT_SIGNATURE_ANALYZER_RESET                  BIT(2)\n#define CRT_SIGNATURE_ANALYZER_SOURCE_MASK            0x3\n#define CRT_SIGNATURE_ANALYZER_SOURCE_RED             0\n#define CRT_SIGNATURE_ANALYZER_SOURCE_GREEN           1\n#define CRT_SIGNATURE_ANALYZER_SOURCE_BLUE            2\n\n#define CRT_CURRENT_LINE                              0x080220\n#define CRT_CURRENT_LINE_LINE_MASK                    0x7ff\n\n#define CRT_MONITOR_DETECT                            0x080224\n#define CRT_MONITOR_DETECT_VALUE                      BIT(25)\n#define CRT_MONITOR_DETECT_ENABLE                     BIT(24)\n#define CRT_MONITOR_DETECT_RED_MASK                   (0xff << 16)\n#define CRT_MONITOR_DETECT_GREEN_MASK                 (0xff << 8)\n#define CRT_MONITOR_DETECT_BLUE_MASK                  0xff\n\n#define CRT_SCALE                                     0x080228\n#define CRT_SCALE_VERTICAL_MODE                       BIT(31)\n#define CRT_SCALE_VERTICAL_SCALE_MASK                 (0xfff << 16)\n#define CRT_SCALE_HORIZONTAL_MODE                     BIT(15)\n#define CRT_SCALE_HORIZONTAL_SCALE_MASK               0xfff\n\n \n\n#define CRT_HWC_ADDRESS                               0x080230\n#define CRT_HWC_ADDRESS_ENABLE                        BIT(31)\n#define CRT_HWC_ADDRESS_EXT                           BIT(27)\n#define CRT_HWC_ADDRESS_ADDRESS_MASK                  0x3ffffff\n\n#define CRT_HWC_LOCATION                              0x080234\n#define CRT_HWC_LOCATION_TOP                          BIT(27)\n#define CRT_HWC_LOCATION_Y_MASK                       (0x7ff << 16)\n#define CRT_HWC_LOCATION_LEFT                         BIT(11)\n#define CRT_HWC_LOCATION_X_MASK                       0x7ff\n\n#define CRT_HWC_COLOR_12                              0x080238\n#define CRT_HWC_COLOR_12_2_RGB565_MASK                (0xffff << 16)\n#define CRT_HWC_COLOR_12_1_RGB565_MASK                0xffff\n\n#define CRT_HWC_COLOR_3                               0x08023C\n#define CRT_HWC_COLOR_3_RGB565_MASK                   0xffff\n\n \n#define CRT_VERTICAL_EXPANSION                        0x080240\n#ifndef VALIDATION_CHIP\n    #define CRT_VERTICAL_CENTERING_VALUE_MASK         (0xff << 24)\n#endif\n#define CRT_VERTICAL_EXPANSION_COMPARE_VALUE_MASK     (0xff << 16)\n#define CRT_VERTICAL_EXPANSION_LINE_BUFFER_MASK       (0xf << 12)\n#define CRT_VERTICAL_EXPANSION_SCALE_FACTOR_MASK      0xfff\n\n \n#define CRT_HORIZONTAL_EXPANSION                      0x080268\n#ifndef VALIDATION_CHIP\n    #define CRT_HORIZONTAL_CENTERING_VALUE_MASK       (0xff << 24)\n#endif\n#define CRT_HORIZONTAL_EXPANSION_COMPARE_VALUE_MASK   (0xff << 16)\n#define CRT_HORIZONTAL_EXPANSION_SCALE_FACTOR_MASK    0xfff\n\n#ifndef VALIDATION_CHIP\n     \n    #define CRT_AUTO_CENTERING_TL                     0x080280\n    #define CRT_AUTO_CENTERING_TL_TOP_MASK            (0x7ff << 16)\n    #define CRT_AUTO_CENTERING_TL_LEFT_MASK           0x7ff\n\n    #define CRT_AUTO_CENTERING_BR                     0x080284\n    #define CRT_AUTO_CENTERING_BR_BOTTOM_MASK         (0x7ff << 16)\n    #define CRT_AUTO_CENTERING_BR_BOTTOM_SHIFT        16\n    #define CRT_AUTO_CENTERING_BR_RIGHT_MASK          0x7ff\n#endif\n\n \n#define DISPLAY_CONTROL_750LE\t\t\t      0x80288\n \n\n \n#define PANEL_PALETTE_RAM                             0x080400\n\n \n#define CRT_PALETTE_RAM                               0x080C00\n\n \n\n#define CSC_Y_SOURCE_BASE                               0x1000C8\n#define CSC_Y_SOURCE_BASE_EXT                           BIT(27)\n#define CSC_Y_SOURCE_BASE_CS                            BIT(26)\n#define CSC_Y_SOURCE_BASE_ADDRESS_MASK                  0x3ffffff\n\n#define CSC_CONSTANTS                                   0x1000CC\n#define CSC_CONSTANTS_Y_MASK                            (0xff << 24)\n#define CSC_CONSTANTS_R_MASK                            (0xff << 16)\n#define CSC_CONSTANTS_G_MASK                            (0xff << 8)\n#define CSC_CONSTANTS_B_MASK                            0xff\n\n#define CSC_Y_SOURCE_X                                  0x1000D0\n#define CSC_Y_SOURCE_X_INTEGER_MASK                     (0x7ff << 16)\n#define CSC_Y_SOURCE_X_FRACTION_MASK                    (0x1fff << 3)\n\n#define CSC_Y_SOURCE_Y                                  0x1000D4\n#define CSC_Y_SOURCE_Y_INTEGER_MASK                     (0xfff << 16)\n#define CSC_Y_SOURCE_Y_FRACTION_MASK                    (0x1fff << 3)\n\n#define CSC_U_SOURCE_BASE                               0x1000D8\n#define CSC_U_SOURCE_BASE_EXT                           BIT(27)\n#define CSC_U_SOURCE_BASE_CS                            BIT(26)\n#define CSC_U_SOURCE_BASE_ADDRESS_MASK                  0x3ffffff\n\n#define CSC_V_SOURCE_BASE                               0x1000DC\n#define CSC_V_SOURCE_BASE_EXT                           BIT(27)\n#define CSC_V_SOURCE_BASE_CS                            BIT(26)\n#define CSC_V_SOURCE_BASE_ADDRESS_MASK                  0x3ffffff\n\n#define CSC_SOURCE_DIMENSION                            0x1000E0\n#define CSC_SOURCE_DIMENSION_X_MASK                     (0xffff << 16)\n#define CSC_SOURCE_DIMENSION_Y_MASK                     0xffff\n\n#define CSC_SOURCE_PITCH                                0x1000E4\n#define CSC_SOURCE_PITCH_Y_MASK                         (0xffff << 16)\n#define CSC_SOURCE_PITCH_UV_MASK                        0xffff\n\n#define CSC_DESTINATION                                 0x1000E8\n#define CSC_DESTINATION_WRAP                            BIT(31)\n#define CSC_DESTINATION_X_MASK                          (0xfff << 16)\n#define CSC_DESTINATION_Y_MASK                          0xfff\n\n#define CSC_DESTINATION_DIMENSION                       0x1000EC\n#define CSC_DESTINATION_DIMENSION_X_MASK                (0xffff << 16)\n#define CSC_DESTINATION_DIMENSION_Y_MASK                0xffff\n\n#define CSC_DESTINATION_PITCH                           0x1000F0\n#define CSC_DESTINATION_PITCH_X_MASK                    (0xffff << 16)\n#define CSC_DESTINATION_PITCH_Y_MASK                    0xffff\n\n#define CSC_SCALE_FACTOR                                0x1000F4\n#define CSC_SCALE_FACTOR_HORIZONTAL_MASK                (0xffff << 16)\n#define CSC_SCALE_FACTOR_VERTICAL_MASK                  0xffff\n\n#define CSC_DESTINATION_BASE                            0x1000F8\n#define CSC_DESTINATION_BASE_EXT                        BIT(27)\n#define CSC_DESTINATION_BASE_CS                         BIT(26)\n#define CSC_DESTINATION_BASE_ADDRESS_MASK               0x3ffffff\n\n#define CSC_CONTROL                                     0x1000FC\n#define CSC_CONTROL_STATUS                              BIT(31)\n#define CSC_CONTROL_SOURCE_FORMAT_MASK                  (0x7 << 28)\n#define CSC_CONTROL_SOURCE_FORMAT_YUV422                (0x0 << 28)\n#define CSC_CONTROL_SOURCE_FORMAT_YUV420I               (0x1 << 28)\n#define CSC_CONTROL_SOURCE_FORMAT_YUV420                (0x2 << 28)\n#define CSC_CONTROL_SOURCE_FORMAT_YVU9                  (0x3 << 28)\n#define CSC_CONTROL_SOURCE_FORMAT_IYU1                  (0x4 << 28)\n#define CSC_CONTROL_SOURCE_FORMAT_IYU2                  (0x5 << 28)\n#define CSC_CONTROL_SOURCE_FORMAT_RGB565                (0x6 << 28)\n#define CSC_CONTROL_SOURCE_FORMAT_RGB8888               (0x7 << 28)\n#define CSC_CONTROL_DESTINATION_FORMAT_MASK             (0x3 << 26)\n#define CSC_CONTROL_DESTINATION_FORMAT_RGB565           (0x0 << 26)\n#define CSC_CONTROL_DESTINATION_FORMAT_RGB8888          (0x1 << 26)\n#define CSC_CONTROL_HORIZONTAL_FILTER                   BIT(25)\n#define CSC_CONTROL_VERTICAL_FILTER                     BIT(24)\n#define CSC_CONTROL_BYTE_ORDER                          BIT(23)\n\n#define DE_DATA_PORT                                    0x110000\n\n#define I2C_BYTE_COUNT                                  0x010040\n#define I2C_BYTE_COUNT_COUNT_MASK                       0xf\n\n#define I2C_CTRL                                        0x010041\n#define I2C_CTRL_INT                                    BIT(4)\n#define I2C_CTRL_DIR                                    BIT(3)\n#define I2C_CTRL_CTRL                                   BIT(2)\n#define I2C_CTRL_MODE                                   BIT(1)\n#define I2C_CTRL_EN                                     BIT(0)\n\n#define I2C_STATUS                                      0x010042\n#define I2C_STATUS_TX                                   BIT(3)\n#define I2C_STATUS_ERR                                  BIT(2)\n#define I2C_STATUS_ACK                                  BIT(1)\n#define I2C_STATUS_BSY                                  BIT(0)\n\n#define I2C_RESET                                       0x010042\n#define I2C_RESET_BUS_ERROR                             BIT(2)\n\n#define I2C_SLAVE_ADDRESS                               0x010043\n#define I2C_SLAVE_ADDRESS_ADDRESS_MASK                  (0x7f << 1)\n#define I2C_SLAVE_ADDRESS_RW                            BIT(0)\n\n#define I2C_DATA0                                       0x010044\n#define I2C_DATA1                                       0x010045\n#define I2C_DATA2                                       0x010046\n#define I2C_DATA3                                       0x010047\n#define I2C_DATA4                                       0x010048\n#define I2C_DATA5                                       0x010049\n#define I2C_DATA6                                       0x01004A\n#define I2C_DATA7                                       0x01004B\n#define I2C_DATA8                                       0x01004C\n#define I2C_DATA9                                       0x01004D\n#define I2C_DATA10                                      0x01004E\n#define I2C_DATA11                                      0x01004F\n#define I2C_DATA12                                      0x010050\n#define I2C_DATA13                                      0x010051\n#define I2C_DATA14                                      0x010052\n#define I2C_DATA15                                      0x010053\n\n#define ZV0_CAPTURE_CTRL                                0x090000\n#define ZV0_CAPTURE_CTRL_FIELD_INPUT                    BIT(27)\n#define ZV0_CAPTURE_CTRL_SCAN                           BIT(26)\n#define ZV0_CAPTURE_CTRL_CURRENT_BUFFER                 BIT(25)\n#define ZV0_CAPTURE_CTRL_VERTICAL_SYNC                  BIT(24)\n#define ZV0_CAPTURE_CTRL_ADJ                            BIT(19)\n#define ZV0_CAPTURE_CTRL_HA                             BIT(18)\n#define ZV0_CAPTURE_CTRL_VSK                            BIT(17)\n#define ZV0_CAPTURE_CTRL_HSK                            BIT(16)\n#define ZV0_CAPTURE_CTRL_FD                             BIT(15)\n#define ZV0_CAPTURE_CTRL_VP                             BIT(14)\n#define ZV0_CAPTURE_CTRL_HP                             BIT(13)\n#define ZV0_CAPTURE_CTRL_CP                             BIT(12)\n#define ZV0_CAPTURE_CTRL_UVS                            BIT(11)\n#define ZV0_CAPTURE_CTRL_BS                             BIT(10)\n#define ZV0_CAPTURE_CTRL_CS                             BIT(9)\n#define ZV0_CAPTURE_CTRL_CF                             BIT(8)\n#define ZV0_CAPTURE_CTRL_FS                             BIT(7)\n#define ZV0_CAPTURE_CTRL_WEAVE                          BIT(6)\n#define ZV0_CAPTURE_CTRL_BOB                            BIT(5)\n#define ZV0_CAPTURE_CTRL_DB                             BIT(4)\n#define ZV0_CAPTURE_CTRL_CC                             BIT(3)\n#define ZV0_CAPTURE_CTRL_RGB                            BIT(2)\n#define ZV0_CAPTURE_CTRL_656                            BIT(1)\n#define ZV0_CAPTURE_CTRL_CAP                            BIT(0)\n\n#define ZV0_CAPTURE_CLIP                                0x090004\n#define ZV0_CAPTURE_CLIP_EYCLIP_MASK                    (0x3ff << 16)\n#define ZV0_CAPTURE_CLIP_XCLIP_MASK                     0x3ff\n\n#define ZV0_CAPTURE_SIZE                                0x090008\n#define ZV0_CAPTURE_SIZE_HEIGHT_MASK                    (0x7ff << 16)\n#define ZV0_CAPTURE_SIZE_WIDTH_MASK                     0x7ff\n\n#define ZV0_CAPTURE_BUF0_ADDRESS                        0x09000C\n#define ZV0_CAPTURE_BUF0_ADDRESS_STATUS                 BIT(31)\n#define ZV0_CAPTURE_BUF0_ADDRESS_EXT                    BIT(27)\n#define ZV0_CAPTURE_BUF0_ADDRESS_CS                     BIT(26)\n#define ZV0_CAPTURE_BUF0_ADDRESS_ADDRESS_MASK           0x3ffffff\n\n#define ZV0_CAPTURE_BUF1_ADDRESS                        0x090010\n#define ZV0_CAPTURE_BUF1_ADDRESS_STATUS                 BIT(31)\n#define ZV0_CAPTURE_BUF1_ADDRESS_EXT                    BIT(27)\n#define ZV0_CAPTURE_BUF1_ADDRESS_CS                     BIT(26)\n#define ZV0_CAPTURE_BUF1_ADDRESS_ADDRESS_MASK           0x3ffffff\n\n#define ZV0_CAPTURE_BUF_OFFSET                          0x090014\n#ifndef VALIDATION_CHIP\n    #define ZV0_CAPTURE_BUF_OFFSET_YCLIP_ODD_FIELD      (0x3ff << 16)\n#endif\n#define ZV0_CAPTURE_BUF_OFFSET_OFFSET_MASK              0xffff\n\n#define ZV0_CAPTURE_FIFO_CTRL                           0x090018\n#define ZV0_CAPTURE_FIFO_CTRL_FIFO_MASK                 0x7\n#define ZV0_CAPTURE_FIFO_CTRL_FIFO_0                    0\n#define ZV0_CAPTURE_FIFO_CTRL_FIFO_1                    1\n#define ZV0_CAPTURE_FIFO_CTRL_FIFO_2                    2\n#define ZV0_CAPTURE_FIFO_CTRL_FIFO_3                    3\n#define ZV0_CAPTURE_FIFO_CTRL_FIFO_4                    4\n#define ZV0_CAPTURE_FIFO_CTRL_FIFO_5                    5\n#define ZV0_CAPTURE_FIFO_CTRL_FIFO_6                    6\n#define ZV0_CAPTURE_FIFO_CTRL_FIFO_7                    7\n\n#define ZV0_CAPTURE_YRGB_CONST                          0x09001C\n#define ZV0_CAPTURE_YRGB_CONST_Y_MASK                   (0xff << 24)\n#define ZV0_CAPTURE_YRGB_CONST_R_MASK                   (0xff << 16)\n#define ZV0_CAPTURE_YRGB_CONST_G_MASK                   (0xff << 8)\n#define ZV0_CAPTURE_YRGB_CONST_B_MASK                   0xff\n\n#define ZV0_CAPTURE_LINE_COMP                           0x090020\n#define ZV0_CAPTURE_LINE_COMP_LC_MASK                   0x7ff\n\n \n\n#define ZV1_CAPTURE_CTRL                                0x098000\n#define ZV1_CAPTURE_CTRL_FIELD_INPUT                    BIT(27)\n#define ZV1_CAPTURE_CTRL_SCAN                           BIT(26)\n#define ZV1_CAPTURE_CTRL_CURRENT_BUFFER                 BIT(25)\n#define ZV1_CAPTURE_CTRL_VERTICAL_SYNC                  BIT(24)\n#define ZV1_CAPTURE_CTRL_PANEL                          BIT(20)\n#define ZV1_CAPTURE_CTRL_ADJ                            BIT(19)\n#define ZV1_CAPTURE_CTRL_HA                             BIT(18)\n#define ZV1_CAPTURE_CTRL_VSK                            BIT(17)\n#define ZV1_CAPTURE_CTRL_HSK                            BIT(16)\n#define ZV1_CAPTURE_CTRL_FD                             BIT(15)\n#define ZV1_CAPTURE_CTRL_VP                             BIT(14)\n#define ZV1_CAPTURE_CTRL_HP                             BIT(13)\n#define ZV1_CAPTURE_CTRL_CP                             BIT(12)\n#define ZV1_CAPTURE_CTRL_UVS                            BIT(11)\n#define ZV1_CAPTURE_CTRL_BS                             BIT(10)\n#define ZV1_CAPTURE_CTRL_CS                             BIT(9)\n#define ZV1_CAPTURE_CTRL_CF                             BIT(8)\n#define ZV1_CAPTURE_CTRL_FS                             BIT(7)\n#define ZV1_CAPTURE_CTRL_WEAVE                          BIT(6)\n#define ZV1_CAPTURE_CTRL_BOB                            BIT(5)\n#define ZV1_CAPTURE_CTRL_DB                             BIT(4)\n#define ZV1_CAPTURE_CTRL_CC                             BIT(3)\n#define ZV1_CAPTURE_CTRL_RGB                            BIT(2)\n#define ZV1_CAPTURE_CTRL_656                            BIT(1)\n#define ZV1_CAPTURE_CTRL_CAP                            BIT(0)\n\n#define ZV1_CAPTURE_CLIP                                0x098004\n#define ZV1_CAPTURE_CLIP_YCLIP_MASK                     (0x3ff << 16)\n#define ZV1_CAPTURE_CLIP_XCLIP_MASK                     0x3ff\n\n#define ZV1_CAPTURE_SIZE                                0x098008\n#define ZV1_CAPTURE_SIZE_HEIGHT_MASK                    (0x7ff << 16)\n#define ZV1_CAPTURE_SIZE_WIDTH_MASK                     0x7ff\n\n#define ZV1_CAPTURE_BUF0_ADDRESS                        0x09800C\n#define ZV1_CAPTURE_BUF0_ADDRESS_STATUS                 BIT(31)\n#define ZV1_CAPTURE_BUF0_ADDRESS_EXT                    BIT(27)\n#define ZV1_CAPTURE_BUF0_ADDRESS_CS                     BIT(26)\n#define ZV1_CAPTURE_BUF0_ADDRESS_ADDRESS_MASK           0x3ffffff\n\n#define ZV1_CAPTURE_BUF1_ADDRESS                        0x098010\n#define ZV1_CAPTURE_BUF1_ADDRESS_STATUS                 BIT(31)\n#define ZV1_CAPTURE_BUF1_ADDRESS_EXT                    BIT(27)\n#define ZV1_CAPTURE_BUF1_ADDRESS_CS                     BIT(26)\n#define ZV1_CAPTURE_BUF1_ADDRESS_ADDRESS_MASK           0x3ffffff\n\n#define ZV1_CAPTURE_BUF_OFFSET                          0x098014\n#define ZV1_CAPTURE_BUF_OFFSET_OFFSET_MASK              0xffff\n\n#define ZV1_CAPTURE_FIFO_CTRL                           0x098018\n#define ZV1_CAPTURE_FIFO_CTRL_FIFO_MASK                 0x7\n#define ZV1_CAPTURE_FIFO_CTRL_FIFO_0                    0\n#define ZV1_CAPTURE_FIFO_CTRL_FIFO_1                    1\n#define ZV1_CAPTURE_FIFO_CTRL_FIFO_2                    2\n#define ZV1_CAPTURE_FIFO_CTRL_FIFO_3                    3\n#define ZV1_CAPTURE_FIFO_CTRL_FIFO_4                    4\n#define ZV1_CAPTURE_FIFO_CTRL_FIFO_5                    5\n#define ZV1_CAPTURE_FIFO_CTRL_FIFO_6                    6\n#define ZV1_CAPTURE_FIFO_CTRL_FIFO_7                    7\n\n#define ZV1_CAPTURE_YRGB_CONST                          0x09801C\n#define ZV1_CAPTURE_YRGB_CONST_Y_MASK                   (0xff << 24)\n#define ZV1_CAPTURE_YRGB_CONST_R_MASK                   (0xff << 16)\n#define ZV1_CAPTURE_YRGB_CONST_G_MASK                   (0xff << 8)\n#define ZV1_CAPTURE_YRGB_CONST_B_MASK                   0xff\n\n#define DMA_1_SOURCE                                    0x0D0010\n#define DMA_1_SOURCE_ADDRESS_EXT                        BIT(27)\n#define DMA_1_SOURCE_ADDRESS_CS                         BIT(26)\n#define DMA_1_SOURCE_ADDRESS_MASK                       0x3ffffff\n\n#define DMA_1_DESTINATION                               0x0D0014\n#define DMA_1_DESTINATION_ADDRESS_EXT                   BIT(27)\n#define DMA_1_DESTINATION_ADDRESS_CS                    BIT(26)\n#define DMA_1_DESTINATION_ADDRESS_MASK                  0x3ffffff\n\n#define DMA_1_SIZE_CONTROL                              0x0D0018\n#define DMA_1_SIZE_CONTROL_STATUS                       BIT(31)\n#define DMA_1_SIZE_CONTROL_SIZE_MASK                    0xffffff\n\n#define DMA_ABORT_INTERRUPT                             0x0D0020\n#define DMA_ABORT_INTERRUPT_ABORT_1                     BIT(5)\n#define DMA_ABORT_INTERRUPT_ABORT_0                     BIT(4)\n#define DMA_ABORT_INTERRUPT_INT_1                       BIT(1)\n#define DMA_ABORT_INTERRUPT_INT_0                       BIT(0)\n\n \n#define DEFAULT_I2C_SCL                     30\n#define DEFAULT_I2C_SDA                     31\n\n#define GPIO_DATA_SM750LE                               0x020018\n#define GPIO_DATA_SM750LE_1                             BIT(1)\n#define GPIO_DATA_SM750LE_0                             BIT(0)\n\n#define GPIO_DATA_DIRECTION_SM750LE                     0x02001C\n#define GPIO_DATA_DIRECTION_SM750LE_1                   BIT(1)\n#define GPIO_DATA_DIRECTION_SM750LE_0                   BIT(0)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}