#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May  5 16:38:49 2025
# Process ID: 32540
# Current directory: C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.runs/synth_1
# Command line: vivado.exe -log register_bank.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source register_bank.tcl
# Log file: C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.runs/synth_1/register_bank.vds
# Journal file: C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source register_bank.tcl -notrace
Command: synth_design -top register_bank -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20296 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 435.031 ; gain = 95.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'register_bank' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/new/register_bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/new/register_bank.vhd:68]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (1#1) [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (2#1) [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R0' of component 'Reg' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/new/register_bank.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/nanoprocessor/component/D_FF/D_FF.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF_0' of component 'D_FF' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd:53]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/nanoprocessor/component/D_FF/D_FF.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (3#1) [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/nanoprocessor/component/D_FF/D_FF.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/nanoprocessor/component/D_FF/D_FF.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF_1' of component 'D_FF' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd:61]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/nanoprocessor/component/D_FF/D_FF.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF_2' of component 'D_FF' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd:69]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/nanoprocessor/component/D_FF/D_FF.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF_3' of component 'D_FF' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'Reg' (4#1) [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R1' of component 'Reg' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/new/register_bank.vhd:82]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R2' of component 'Reg' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/new/register_bank.vhd:90]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R3' of component 'Reg' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/new/register_bank.vhd:98]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R4' of component 'Reg' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/new/register_bank.vhd:106]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R5' of component 'Reg' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/new/register_bank.vhd:114]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R6' of component 'Reg' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/new/register_bank.vhd:122]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R7' of component 'Reg' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/new/register_bank.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'register_bank' (5#1) [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/new/register_bank.vhd:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 490.559 ; gain = 151.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.559 ; gain = 151.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.559 ; gain = 151.504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.559 ; gain = 151.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'R0/D_FF_1/Q_reg' into 'R0/D_FF_0/Q_reg' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/nanoprocessor/component/D_FF/D_FF.srcs/sources_1/imports/new/D_FF.vhd:50]
INFO: [Synth 8-4471] merging register 'R0/D_FF_2/Q_reg' into 'R0/D_FF_0/Q_reg' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/nanoprocessor/component/D_FF/D_FF.srcs/sources_1/imports/new/D_FF.vhd:50]
INFO: [Synth 8-4471] merging register 'R0/D_FF_3/Q_reg' into 'R0/D_FF_0/Q_reg' [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/nanoprocessor/component/D_FF/D_FF.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element R0/D_FF_1/Q_reg was removed.  [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/nanoprocessor/component/D_FF/D_FF.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element R0/D_FF_2/Q_reg was removed.  [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/nanoprocessor/component/D_FF/D_FF.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element R0/D_FF_3/Q_reg was removed.  [C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.srcs/sources_1/imports/Documents/nanoprocessor/component/D_FF/D_FF.srcs/sources_1/imports/new/D_FF.vhd:50]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\R0/D_FF_0/Q_reg )
WARNING: [Synth 8-3332] Sequential element (R0/D_FF_0/Q_reg) is unused and will be removed from module register_bank.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 614.809 ; gain = 275.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 614.809 ; gain = 275.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 614.809 ; gain = 275.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 614.809 ; gain = 275.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 614.809 ; gain = 275.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 614.809 ; gain = 275.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 614.809 ; gain = 275.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 614.809 ; gain = 275.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 614.809 ; gain = 275.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     7|
|3     |FDRE |    28|
|4     |IBUF |     9|
|5     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------------------+------------------+------+
|      |Instance             |Module            |Cells |
+------+---------------------+------------------+------+
|1     |top                  |                  |    77|
|2     |  R1                 |Reg               |     4|
|3     |    D_FF_0           |D_FF_29           |     1|
|4     |    D_FF_1           |D_FF_30           |     1|
|5     |    D_FF_2           |D_FF_31           |     1|
|6     |    D_FF_3           |D_FF_32           |     1|
|7     |  R2                 |Reg_0             |     4|
|8     |    D_FF_0           |D_FF_25           |     1|
|9     |    D_FF_1           |D_FF_26           |     1|
|10    |    D_FF_2           |D_FF_27           |     1|
|11    |    D_FF_3           |D_FF_28           |     1|
|12    |  R3                 |Reg_1             |     4|
|13    |    D_FF_0           |D_FF_21           |     1|
|14    |    D_FF_1           |D_FF_22           |     1|
|15    |    D_FF_2           |D_FF_23           |     1|
|16    |    D_FF_3           |D_FF_24           |     1|
|17    |  R4                 |Reg_2             |     4|
|18    |    D_FF_0           |D_FF_17           |     1|
|19    |    D_FF_1           |D_FF_18           |     1|
|20    |    D_FF_2           |D_FF_19           |     1|
|21    |    D_FF_3           |D_FF_20           |     1|
|22    |  R5                 |Reg_3             |     4|
|23    |    D_FF_0           |D_FF_13           |     1|
|24    |    D_FF_1           |D_FF_14           |     1|
|25    |    D_FF_2           |D_FF_15           |     1|
|26    |    D_FF_3           |D_FF_16           |     1|
|27    |  R6                 |Reg_4             |     4|
|28    |    D_FF_0           |D_FF_9            |     1|
|29    |    D_FF_1           |D_FF_10           |     1|
|30    |    D_FF_2           |D_FF_11           |     1|
|31    |    D_FF_3           |D_FF_12           |     1|
|32    |  R7                 |Reg_5             |     4|
|33    |    D_FF_0           |D_FF              |     1|
|34    |    D_FF_1           |D_FF_6            |     1|
|35    |    D_FF_2           |D_FF_7            |     1|
|36    |    D_FF_3           |D_FF_8            |     1|
|37    |  Decoder_3_to_8_0   |Decoder_3_to_8    |     7|
|38    |    Decoder_2_to_4_0 |Decoder_2_to_4    |     3|
|39    |    Decoder_2_to_4_1 |Decoder_2_to_4_33 |     4|
+------+---------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 614.809 ; gain = 275.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 614.809 ; gain = 275.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 614.809 ; gain = 275.754
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 725.039 ; gain = 397.828
INFO: [Common 17-1381] The checkpoint 'C:/Users/DELL/Documents/nanoprocessor/component/Register Bank/Register Bank.runs/synth_1/register_bank.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file register_bank_utilization_synth.rpt -pb register_bank_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 725.039 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May  5 16:39:12 2025...
