{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1502796032808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1502796032819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 15 19:20:32 2017 " "Processing started: Tue Aug 15 19:20:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1502796032819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1502796032819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rs232_test -c rs232_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off rs232_test -c rs232_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1502796032819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1502796033555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Found entity 1: uart_test" {  } { { "source/uart_test.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uart_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502796033692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502796033692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "source/uarttx.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uarttx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502796033719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502796033719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uartrx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uartrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartrx " "Found entity 1: uartrx" {  } { { "source/uartrx.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uartrx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502796033743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502796033743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uartctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uartctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartctrl " "Found entity 1: uartctrl" {  } { { "source/uartctrl.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uartctrl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502796033765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502796033765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "source/clkdiv.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/clkdiv.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502796033786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502796033786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rs232_test.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rs232_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_test " "Found entity 1: rs232_test" {  } { { "source/rs232_test.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502796033822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502796033822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdsig uart_test.v(27) " "Verilog HDL Implicit Net warning at uart_test.v(27): created implicit net for \"rdsig\"" {  } { { "source/uart_test.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uart_test.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1502796033825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrsig uart_test.v(37) " "Verilog HDL Implicit Net warning at uart_test.v(37): created implicit net for \"wrsig\"" {  } { { "source/uart_test.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uart_test.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1502796033825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdsig rs232_test.v(31) " "Verilog HDL Implicit Net warning at rs232_test.v(31): created implicit net for \"rdsig\"" {  } { { "source/rs232_test.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1502796033825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrsig rs232_test.v(41) " "Verilog HDL Implicit Net warning at rs232_test.v(41): created implicit net for \"wrsig\"" {  } { { "source/rs232_test.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1502796033825 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "dataout packed uartrx.v(14) " "Verilog HDL Port Declaration warning at uartrx.v(14): data type declaration for \"dataout\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/uartrx.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uartrx.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1502796033826 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dataout uartrx.v(9) " "HDL info at uartrx.v(9): see declaration for object \"dataout\"" {  } { { "source/uartrx.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uartrx.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1502796033826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rs232_test " "Elaborating entity \"rs232_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1502796033935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:u0 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:u0\"" {  } { { "source/rs232_test.v" "u0" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502796033946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartrx uartrx:u1 " "Elaborating entity \"uartrx\" for hierarchy \"uartrx:u1\"" {  } { { "source/rs232_test.v" "u1" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502796033953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttx uarttx:u2 " "Elaborating entity \"uarttx\" for hierarchy \"uarttx:u2\"" {  } { { "source/rs232_test.v" "u2" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502796033960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartctrl uartctrl:u3 " "Elaborating entity \"uartctrl\" for hierarchy \"uartctrl:u3\"" {  } { { "source/rs232_test.v" "u3" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502796033967 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1502796035976 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1502796036454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1502796037227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1502796037227 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1502796037694 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1502796037694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1502796037694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1502796037694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1502796037908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 15 19:20:37 2017 " "Processing ended: Tue Aug 15 19:20:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1502796037908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1502796037908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1502796037908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1502796037908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1502796039081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1502796039092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 15 19:20:38 2017 " "Processing started: Tue Aug 15 19:20:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1502796039092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1502796039092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rs232_test -c rs232_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rs232_test -c rs232_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1502796039092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1502796039497 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rs232_test EP4CE6F17C6 " "Selected device EP4CE6F17C6 for design \"rs232_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1502796039544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1502796039607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1502796039609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1502796039609 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1502796039969 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1502796040236 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1502796040236 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1502796040236 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1502796040236 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN3485/Verilog/rs232_test/" { { 0 { 0 ""} 0 467 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1502796040246 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN3485/Verilog/rs232_test/" { { 0 { 0 ""} 0 469 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1502796040246 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN3485/Verilog/rs232_test/" { { 0 { 0 ""} 0 471 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1502796040246 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN3485/Verilog/rs232_test/" { { 0 { 0 ""} 0 473 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1502796040246 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN3485/Verilog/rs232_test/" { { 0 { 0 ""} 0 475 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1502796040246 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1502796040246 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1502796040249 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rs232_test.sdc " "Synopsys Design Constraints File file not found: 'rs232_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1502796041024 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1502796041025 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1502796041028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1502796041029 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1502796041029 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1502796041046 ""}  } { { "source/rs232_test.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 7 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN3485/Verilog/rs232_test/" { { 0 { 0 ""} 0 461 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1502796041046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv:u0\|clkout  " "Automatically promoted node clkdiv:u0\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1502796041048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:u0\|clkout~0 " "Destination node clkdiv:u0\|clkout~0" {  } { { "source/clkdiv.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/clkdiv.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:u0|clkout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN3485/Verilog/rs232_test/" { { 0 { 0 ""} 0 268 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1502796041048 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1502796041048 ""}  } { { "source/clkdiv.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/clkdiv.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:u0|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN3485/Verilog/rs232_test/" { { 0 { 0 ""} 0 144 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1502796041048 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1502796041478 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1502796041479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1502796041479 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1502796041480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1502796041481 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1502796041481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1502796041481 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1502796041481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1502796041493 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1502796041494 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1502796041494 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1502796041502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1502796042257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1502796042344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1502796042349 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1502796042772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1502796042772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1502796043297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "Y:/project/AN/AN3485/Verilog/rs232_test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1502796043813 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1502796043813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1502796044272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1502796044274 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1502796044274 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1502796044416 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1502796044526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1502796044656 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1502796044825 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1502796045515 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/project/AN/AN3485/Verilog/rs232_test/output_files/rs232_test.fit.smsg " "Generated suppressed messages file Y:/project/AN/AN3485/Verilog/rs232_test/output_files/rs232_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1502796046156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1502796047965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 15 19:20:47 2017 " "Processing ended: Tue Aug 15 19:20:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1502796047965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1502796047965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1502796047965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1502796047965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1502796049443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1502796049454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 15 19:20:49 2017 " "Processing started: Tue Aug 15 19:20:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1502796049454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1502796049454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rs232_test -c rs232_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rs232_test -c rs232_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1502796049454 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1502796050293 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1502796050375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1502796051058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 15 19:20:51 2017 " "Processing ended: Tue Aug 15 19:20:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1502796051058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1502796051058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1502796051058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1502796051058 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1502796051798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1502796052350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1502796052363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 15 19:20:51 2017 " "Processing started: Tue Aug 15 19:20:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1502796052363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1502796052363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rs232_test -c rs232_test " "Command: quartus_sta rs232_test -c rs232_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1502796052363 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1502796052443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1502796052838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1502796052839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1502796052896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1502796052896 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rs232_test.sdc " "Synopsys Design Constraints File file not found: 'rs232_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1502796053460 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1502796053461 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkdiv:u0\|clkout clkdiv:u0\|clkout " "create_clock -period 1.000 -name clkdiv:u0\|clkout clkdiv:u0\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1502796053462 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1502796053462 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1502796053462 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1502796053542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1502796053543 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1502796053545 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1502796053654 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1502796053720 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1502796053720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.571 " "Worst-case setup slack is -2.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796053781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796053781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.571      -170.639 clkdiv:u0\|clkout  " "   -2.571      -170.639 clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796053781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.966       -20.099 clk50  " "   -1.966       -20.099 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796053781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502796053781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.146 " "Worst-case hold slack is -0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796053841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796053841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146        -0.146 clk50  " "   -0.146        -0.146 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796053841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 clkdiv:u0\|clkout  " "    0.356         0.000 clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796053841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502796053841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1502796053901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1502796053963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796054021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796054021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -20.000 clk50  " "   -3.000       -20.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796054021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -91.000 clkdiv:u0\|clkout  " "   -1.000       -91.000 clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796054021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502796054021 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1502796054537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1502796054554 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1502796054816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1502796055049 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1502796055115 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1502796055115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.235 " "Worst-case setup slack is -2.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796055175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796055175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.235      -146.024 clkdiv:u0\|clkout  " "   -2.235      -146.024 clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796055175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.651       -16.007 clk50  " "   -1.651       -16.007 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796055175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502796055175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.119 " "Worst-case hold slack is -0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796055236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796055236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119        -0.119 clk50  " "   -0.119        -0.119 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796055236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 clkdiv:u0\|clkout  " "    0.311         0.000 clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796055236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502796055236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1502796055296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1502796055357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796055417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796055417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -20.000 clk50  " "   -3.000       -20.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796055417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -91.000 clkdiv:u0\|clkout  " "   -1.000       -91.000 clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796055417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502796055417 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1502796055952 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1502796056175 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1502796056178 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1502796056178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.992 " "Worst-case setup slack is -0.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796056241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796056241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.992       -56.044 clkdiv:u0\|clkout  " "   -0.992       -56.044 clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796056241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.633        -4.266 clk50  " "   -0.633        -4.266 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796056241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502796056241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.133 " "Worst-case hold slack is -0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796056305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796056305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133        -0.133 clk50  " "   -0.133        -0.133 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796056305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clkdiv:u0\|clkout  " "    0.186         0.000 clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796056305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502796056305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1502796056367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1502796056431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796056493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796056493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -21.115 clk50  " "   -3.000       -21.115 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796056493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -91.000 clkdiv:u0\|clkout  " "   -1.000       -91.000 clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502796056493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502796056493 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1502796057796 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1502796057796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1502796058352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 15 19:20:58 2017 " "Processing ended: Tue Aug 15 19:20:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1502796058352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1502796058352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1502796058352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1502796058352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1502796060169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1502796060180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 15 19:21:00 2017 " "Processing started: Tue Aug 15 19:21:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1502796060180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1502796060180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rs232_test -c rs232_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rs232_test -c rs232_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1502796060180 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rs232_test_6_1200mv_85c_slow.vho Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/ simulation " "Generated file rs232_test_6_1200mv_85c_slow.vho in folder \"Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1502796060859 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rs232_test_6_1200mv_0c_slow.vho Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/ simulation " "Generated file rs232_test_6_1200mv_0c_slow.vho in folder \"Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1502796060965 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rs232_test_min_1200mv_0c_fast.vho Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/ simulation " "Generated file rs232_test_min_1200mv_0c_fast.vho in folder \"Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1502796061064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rs232_test.vho Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/ simulation " "Generated file rs232_test.vho in folder \"Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1502796061165 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rs232_test_6_1200mv_85c_vhd_slow.sdo Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/ simulation " "Generated file rs232_test_6_1200mv_85c_vhd_slow.sdo in folder \"Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1502796061243 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rs232_test_6_1200mv_0c_vhd_slow.sdo Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/ simulation " "Generated file rs232_test_6_1200mv_0c_vhd_slow.sdo in folder \"Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1502796061320 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rs232_test_min_1200mv_0c_vhd_fast.sdo Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/ simulation " "Generated file rs232_test_min_1200mv_0c_vhd_fast.sdo in folder \"Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1502796061390 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rs232_test_vhd.sdo Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/ simulation " "Generated file rs232_test_vhd.sdo in folder \"Y:/project/AN/AN3485/Verilog/rs232_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1502796061461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1502796061724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 15 19:21:01 2017 " "Processing ended: Tue Aug 15 19:21:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1502796061724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1502796061724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1502796061724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1502796061724 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1502796062506 ""}
