
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007998                       # Number of seconds simulated (Second)
simTicks                                   7997996000                       # Number of ticks simulated (Tick)
finalTick                                  8986902000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     45.37                       # Real time elapsed on the host (Second)
hostTickRate                                176295673                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680116                       # Number of bytes of host memory used (Byte)
simInsts                                     10712911                       # Number of instructions simulated (Count)
simOps                                       10982526                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   236138                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     242081                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         15995992                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         9192902                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       12837281                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     24                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               136720                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            109533                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            15994793                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.802591                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.571426                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  11754959     73.49%     73.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    906476      5.67%     79.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    906955      5.67%     84.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    700500      4.38%     89.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1063330      6.65%     95.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    385914      2.41%     98.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    152843      0.96%     99.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     75081      0.47%     99.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     48735      0.30%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              15994793                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    3405      0.51%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                    102      0.02%      0.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   1085      0.16%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 662604     99.31%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    14      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       5773236     44.97%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       422554      3.29%     48.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       243766      1.90%     50.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     50.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     50.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       208732      1.63%     51.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     51.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc      1672387     13.03%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      4308232     33.56%     98.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       208374      1.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       12837281                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.802531                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              667210                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.051974                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 27961905                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 6095007                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5973614                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 14374679                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 3234618                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         3175645                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5985291                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     7519200                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          12829574                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       4308210                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      7702                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4516583                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         217703                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       208373                       # Number of stores executed (Count)
system.cpu.numRate                           0.802049                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                               8                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1199                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     9055517                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       9056032                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.766436                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.766436                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.566112                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.566112                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   16290041                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   4901860                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    9316510                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     2564052                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    2564475                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  13920879                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         629912                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        210224                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        26401                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  221933                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            221863                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              3766                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               218050                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   16                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  218026                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999890                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       8                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              34                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               34                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          136517                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              3764                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     15976313                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.566841                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.916179                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        14109042     88.31%     88.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          645252      4.04%     92.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           69093      0.43%     92.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          142897      0.89%     93.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            4560      0.03%     93.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           72344      0.45%     94.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             420      0.00%     94.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             217      0.00%     94.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          932488      5.84%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     15976313                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              9055517                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                9056032                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      832328                       # Number of memory references committed (Count)
system.cpu.commit.loads                        624390                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     215363                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          3152647                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     6520351                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      5695447     62.89%     62.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            1      0.00%     62.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     62.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     62.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     62.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       415872      4.59%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       240960      2.66%     70.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       207936      2.30%     72.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc      1663488     18.37%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       624390      6.89%     97.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       207938      2.30%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      9056032                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        932488                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         322331                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            322331                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        322331                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           322331                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       515179                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          515179                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       515179                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         515179                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  35025090268                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  35025090268                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  35025090268                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  35025090268                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       837510                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        837510                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       837510                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       837510                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.615132                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.615132                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.615132                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.615132                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 67986.253842                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 67986.253842                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 67986.253842                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 67986.253842                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     14714658                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       399207                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      36.859719                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            0                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       207948                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            207948                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       100926                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        100926                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       100926                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       100926                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       414253                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       414253                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       414253                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       414253                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  31143210268                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  31143210268                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  31143210268                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  31143210268                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.494625                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.494625                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.494625                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.494625                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 75179.202729                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 75179.202729                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 75179.202729                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 75179.202729                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 414250                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       322328                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          322328                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       307244                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        307244                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  16085657500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  16085657500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       629572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       629572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.488020                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.488020                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 52354.667626                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 52354.667626                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       100926                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       100926                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       206318                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       206318                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  12411712500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  12411712500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.327712                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.327712                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 60158.166035                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 60158.166035                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data            3                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total              3                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       207935                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       207935                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  18939432768                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  18939432768                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       207938                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       207938                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.999986                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.999986                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 91083.428802                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 91083.428802                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       207935                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       207935                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  18731497768                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  18731497768                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.999986                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.999986                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 90083.428802                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 90083.428802                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               787395                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             414250                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.900772                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          325                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          475                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          192                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            3764290                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           3764290                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   308261                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              14516078                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    451173                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                715059                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   4222                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               213953                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                9235807                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     3                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             662357                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        9372553                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      221933                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             218034                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      15328212                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    8448                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    660425                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  2431                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           15994793                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.586013                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.949059                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 14445261     90.31%     90.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    89560      0.56%     90.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    88376      0.55%     91.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   232561      1.45%     92.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    61828      0.39%     93.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    80454      0.50%     93.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    70998      0.44%     94.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    72445      0.45%     94.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   853310      5.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             15994793                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.013874                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.585931                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         660418                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            660418                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        660418                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           660418                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            7                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               7                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            7                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              7                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       836000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       836000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       836000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       836000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       660425                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        660425                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       660425                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       660425                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000011                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000011                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 119428.571429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 119428.571429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 119428.571429                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 119428.571429                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            7                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 7                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            1                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            6                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            6                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       783500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       783500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       783500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       783500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000009                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000009                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000009                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000009                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 130583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 130583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 130583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 130583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      7                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       660418                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          660418                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            7                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             7                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       836000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       836000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       660425                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       660425                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 119428.571429                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 119428.571429                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            1                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            6                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       783500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       783500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 130583.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 130583.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                   29                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  7                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               4.142857                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2641707                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2641707                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      4222                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    7976524                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   109568                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                9192905                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  783                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   629912                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  210224                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     63496                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           3750                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           14                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 3764                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  9149952                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 9149259                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7053620                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  10884452                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.571972                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.648045                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                           0                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    5496                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2256                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 390684                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             624390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            290.928942                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           156.846735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  23098      3.70%      3.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1680      0.27%      3.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 6225      1.00%      4.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1531      0.25%      5.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1596      0.26%      5.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1230      0.20%      5.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1488      0.24%      5.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1287      0.21%      6.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1238      0.20%      6.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1460      0.23%      6.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1919      0.31%      6.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               2874      0.46%      7.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               5279      0.85%      8.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               9272      1.48%      9.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              12983      2.08%     11.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              23783      3.81%     15.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              27906      4.47%     20.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              28705      4.60%     24.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              21611      3.46%     28.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              17318      2.77%     30.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              13567      2.17%     33.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              12631      2.02%     35.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              11667      1.87%     36.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              12795      2.05%     38.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              12875      2.06%     41.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              16641      2.67%     43.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              27835      4.46%     48.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              34399      5.51%     53.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              21890      3.51%     57.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              18621      2.98%     60.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           248986     39.88%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1330                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               624390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   4222                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   561163                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                12918867                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    838120                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1672421                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                9212620                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                343497                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1127408                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                    269                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            11369167                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    24590861                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8993388                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  6401597                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              11172131                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   196942                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4178433                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         24230420                       # The number of ROB reads (Count)
system.cpu.rob.writes                        18403731                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  9055517                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    9056032                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.data                  77449                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     77449                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 77449                       # number of overall hits (Count)
system.l2.overallHits::total                    77449                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                    6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               336804                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  336810                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   6                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              336804                       # number of overall misses (Count)
system.l2.overallMisses::total                 336810                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst          773000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     29477684000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        29478457000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst         773000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    29477684000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       29478457000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  6                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             414253                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                414259                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 6                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            414253                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               414259                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.813039                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.813042                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.813039                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.813042                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 128833.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 87521.775276                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    87522.511208                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 128833.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 87521.775276                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   87522.511208                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               206188                       # number of writebacks (Count)
system.l2.writebacks::total                    206188                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst                6                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           336804                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              336810                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst               6                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          336804                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             336810                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst       703000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  26109674000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    26110377000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst       703000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  26109674000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   26110377000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.813039                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.813042                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.813039                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.813042                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 117166.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 77521.864348                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 77522.570589                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 117166.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 77521.864348                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 77522.570589                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         336881                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           79                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             79                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst             6                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                6                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst       773000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       773000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            6                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              6                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 128833.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 128833.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst            6                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            6                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst       703000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       703000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 117166.666667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 117166.666667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data           207935                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              207935                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  18215307000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    18215307000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         207935                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            207935                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 87600.966648                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 87600.966648                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       207935                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          207935                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  16135957000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  16135957000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 77600.966648                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 77600.966648                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          77449                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             77449                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       128869                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          128869                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  11262377000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  11262377000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       206318                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        206318                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.624613                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.624613                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 87393.997005                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 87393.997005                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       128869                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       128869                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   9973717000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   9973717000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.624613                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.624613                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 77394.229799                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 77394.229799                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks            7                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total                7                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks            7                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total            7                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       207948                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           207948                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       207948                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       207948                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       770741                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     336881                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.287873                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      51.808553                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       144.611363                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3899.580084                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.012649                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.035306                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.952046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  438                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  523                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  454                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2681                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    6965001                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   6965001                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    206188.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    336804.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000074252500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        12857                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        12857                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              810788                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             193767                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      336810                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     206188                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    336810                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   206188                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.71                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.08                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                336810                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               206188                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  117038                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  115460                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   76793                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   27518                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2456                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   8475                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  12697                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  14278                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  14258                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  14299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  14244                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  14173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  14345                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  15440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  14112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  13993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  14342                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  13011                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  12963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  12868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        12857                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      26.213502                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     24.983643                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      9.935397                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-15            488      3.80%      3.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-23          4747     36.92%     40.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-31          3351     26.06%     66.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-39          4139     32.19%     98.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-47            81      0.63%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-55             6      0.05%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-63             3      0.02%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-79             1      0.01%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-87             3      0.02%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-95             2      0.02%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-103            1      0.01%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-111            1      0.01%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-119            5      0.04%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-127            2      0.02%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-135            2      0.02%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::136-143            2      0.02%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-151            6      0.05%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::152-159            2      0.02%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-167            5      0.04%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::168-175            3      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-183            1      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::184-191            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-199            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::200-207            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-215            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::232-239            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::248-255            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         12857                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        12857                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.037489                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.034458                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.332806                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            12645     98.35%     98.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               88      0.68%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               32      0.25%     99.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               48      0.37%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               34      0.26%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               10      0.08%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         12857                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                21555840                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             13196032                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2695155136.36165857                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1649917304.28472328                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    7998042000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      14729.41                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     21555456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     13196416                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 56014.031514894479                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2695107124.334645748138                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1649965316.311736106873                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       336804                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       206188                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       415500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  12138481250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 203992977000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     69250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     36040.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    989354.26                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     21555456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       21555904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     13196032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     13196032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       336804                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          336811                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       206188                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         206188                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          56014                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2695107124                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2695163138                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        56014                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         56014                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1649917304                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1649917304                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1649917304                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         56014                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2695107124                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       4345080443                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               336811                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              206194                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        14344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        14338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        40264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        14337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        14336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        14903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        39947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        15922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        15360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        15360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        40002                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        14475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        15122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        14341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        39424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        14336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        14203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        14084                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         7165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        14249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        14192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        14083                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        11295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        11176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        15160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        15121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        11262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        14258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        10749                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        14154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        10787                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        14256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              5823690500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1684055000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        12138896750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                17290.68                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           36040.68                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              310414                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             186584                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.16                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.49                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        46000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   755.449043                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   614.049962                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   345.939816                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2143      4.66%      4.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         4024      8.75%     13.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2982      6.48%     19.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2504      5.44%     25.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         3963      8.62%     33.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1630      3.54%     37.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1588      3.45%     40.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2130      4.63%     45.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        25036     54.43%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        46000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              21555904                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           13196416                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2695.163138                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1649.965316                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   33.95                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               21.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              12.89                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       166861800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        88670175                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1202311740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     524333340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 631235280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   3562687530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     70992960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    6247092825                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   781.082264                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    153056750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    267280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7577697750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       161628180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        85899825                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1202518800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     551999340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 631235280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   3555622950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     76942080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    6265846455                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   783.427055                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    166679500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    267280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7564075000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              128873                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        206188                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            130423                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             207935                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            207935                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         128875                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1010229                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1010229                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     34751744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 34751744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             336810                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   336810    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               336810                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1606518000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1768351750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         673421                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       336611                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             206322                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       414136                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean            7                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           336995                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            207935                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           207935                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              6                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        206318                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           20                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1242753                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1242773                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     39820672                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                39821568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          336881                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  13196032                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            751140                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000465                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.021550                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  750791     99.95%     99.95% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     349      0.05%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              751140                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8986902000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          622213000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         621375000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        828516                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       414256                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             349                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000028                       # Number of seconds simulated (Second)
simTicks                                     28497000                       # Number of ticks simulated (Tick)
finalTick                                  9015399000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.11                       # Real time elapsed on the host (Second)
hostTickRate                                265069926                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     10722996                       # Number of instructions simulated (Count)
simOps                                       10994545                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 99623431                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  102130315                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            56994                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           21174                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      240                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18466                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     54                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9566                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5512                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  85                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               35914                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.514173                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.388374                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     29488     82.11%     82.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2214      6.16%     88.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1342      3.74%     92.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       815      2.27%     94.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       677      1.89%     96.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       509      1.42%     97.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       430      1.20%     98.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       222      0.62%     99.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       217      0.60%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 35914                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      99     18.20%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    258     47.43%     65.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   187     34.38%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          420      2.27%      2.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11602     62.83%     65.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           35      0.19%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            16      0.09%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4279     23.17%     88.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2101     11.38%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18466                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.323999                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 544                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029460                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    72855                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   30674                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16892                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      594                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     318                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18265                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         325                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             18148                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4168                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       323                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  70                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6240                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3131                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2072                       # Number of stores executed (Count)
system.cpu.numRate                           0.318419                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             165                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           21080                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10085                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12019                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.651363                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.651363                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.176948                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.176948                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18842                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11966                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2844                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2928                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2261                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4697                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2321                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          556                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          130                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5386                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3814                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               375                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1928                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  232                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1641                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.851141                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     409                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             606                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              587                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           84                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9630                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               628                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        34048                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.353383                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.329827                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           30438     89.40%     89.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1337      3.93%     93.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             614      1.80%     95.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             301      0.88%     96.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             349      1.03%     97.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             186      0.55%     97.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             122      0.36%     97.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             102      0.30%     98.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             599      1.76%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        34048                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10098                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12032                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4190                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2641                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2192                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11225                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   199                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7714     64.11%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     65.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2641     21.95%     87.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1549     12.87%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12032                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           599                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4539                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4539                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4539                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4539                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          765                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             765                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          765                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            765                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     69912488                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     69912488                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     69912488                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     69912488                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5304                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5304                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5304                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5304                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.144231                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.144231                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.144231                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.144231                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 91388.873203                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 91388.873203                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 91388.873203                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 91388.873203                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3491                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           29                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           55                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      63.472727                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          inf                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          141                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               141                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          427                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           427                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          427                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          427                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          338                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          338                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     33542997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     33542997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     33542997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     33542997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063725                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063725                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063725                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063725                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 99239.636095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 99239.636095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 99239.636095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 99239.636095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    344                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3167                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3167                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          664                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           664                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     61663500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     61663500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3831                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3831                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.173323                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.173323                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 92866.716867                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 92866.716867                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          350                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          350                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          314                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          314                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     31304500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     31304500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.081963                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.081963                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 99695.859873                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 99695.859873                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       296000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       296000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 98666.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 98666.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       293000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       293000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 97666.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 97666.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1372                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1372                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          101                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          101                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      8248988                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      8248988                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.068568                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.068568                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 81673.148515                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 81673.148515                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           77                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           77                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           24                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           24                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      2238497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      2238497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.016293                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.016293                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 93270.708333                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 93270.708333                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 7085                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1368                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.179094                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          808                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          106                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21864                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21864                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8085                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 22855                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3937                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   383                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    654                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1524                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    87                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23766                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   290                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               7587                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          23327                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5386                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2069                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         24988                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1476                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  345                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2256                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      3076                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   200                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              35914                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.746311                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.087468                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    30957     86.20%     86.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      431      1.20%     87.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      487      1.36%     88.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      481      1.34%     90.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      484      1.35%     91.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      545      1.52%     92.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      316      0.88%     93.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      306      0.85%     94.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1907      5.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                35914                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.094501                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.409289                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2798                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2798                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2798                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2798                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          278                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             278                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          278                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            278                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     23189000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     23189000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     23189000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     23189000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3076                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3076                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3076                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3076                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.090377                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.090377                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.090377                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.090377                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 83413.669065                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 83413.669065                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 83413.669065                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 83413.669065                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          211                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     105.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          218                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               218                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           59                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            59                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           59                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           59                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          219                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          219                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          219                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          219                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     18697000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     18697000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     18697000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     18697000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.071196                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.071196                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.071196                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.071196                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 85374.429224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 85374.429224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 85374.429224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 85374.429224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    218                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2798                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2798                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          278                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           278                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     23189000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     23189000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3076                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3076                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.090377                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.090377                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 83413.669065                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 83413.669065                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           59                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           59                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          219                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          219                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     18697000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     18697000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.071196                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.071196                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 85374.429224                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 85374.429224                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               741765                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                474                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1564.905063                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12522                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12522                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       654                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       7226                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1181                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21484                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   83                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4697                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2321                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   240                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        56                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1080                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             89                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          630                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  719                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17649                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   17156                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8940                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14951                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.301014                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597953                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         158                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2084                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    804                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   55                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     51                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2641                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             33.585763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            74.672276                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2198     83.23%     83.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   13      0.49%     83.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    9      0.34%     84.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    6      0.23%     84.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    2      0.08%     84.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    2      0.08%     84.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.04%     84.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  5      0.19%     84.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 15      0.57%     85.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 93      3.52%     88.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 27      1.02%     89.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  6      0.23%     90.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 26      0.98%     90.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  9      0.34%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 18      0.68%     92.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                117      4.43%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 40      1.51%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 11      0.42%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  4      0.15%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  5      0.19%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  6      0.23%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.04%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.04%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               26      0.98%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              707                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2641                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    654                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8352                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    9449                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           9890                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3972                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3597                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22736                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    683                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1560                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1472                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20822                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30577                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23801                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      237                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11183                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9754                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   8                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1783                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            54890                       # The number of ROB reads (Count)
system.cpu.rob.writes                           45027                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10085                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12019                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     22                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        23                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    22                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       23                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  197                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  340                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     537                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 197                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 340                       # number of overall misses (Count)
system.l2.overallMisses::total                    537                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        18114500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        33289500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           51404000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       18114500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       33289500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          51404000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                219                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                341                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   560                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               219                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               341                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  560                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.899543                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.997067                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.958929                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.899543                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.997067                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.958929                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 91951.776650                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 97910.294118                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    95724.394786                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 91951.776650                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 97910.294118                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   95724.394786                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  492                       # number of writebacks (Count)
system.l2.writebacks::total                       492                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              197                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              340                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 537                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             197                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             340                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                537                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16154500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     29859500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       46014000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16154500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     29859500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      46014000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.899543                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.997067                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.958929                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.899543                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.997067                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.958929                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 82002.538071                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 87822.058824                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 85687.150838                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 82002.538071                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 87822.058824                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 85687.150838                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            713                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           44                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             44                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           197                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              197                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     18114500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     18114500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          219                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            219                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.899543                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.899543                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 91951.776650                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 91951.776650                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          197                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          197                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16154500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16154500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.899543                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.899543                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 82002.538071                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 82002.538071                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               27                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  27                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2488500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2488500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             27                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                27                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 92166.666667                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 92166.666667                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           27                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              27                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      2218500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      2218500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 82166.666667                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 82166.666667                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          313                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             313                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     30801000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     30801000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          314                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           314                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996815                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996815                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 98405.750799                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 98405.750799                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          313                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          313                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     27641000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     27641000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996815                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996815                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 88309.904153                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 88309.904153                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          218                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              218                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          218                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          218                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          141                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              141                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          141                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          141                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        69912                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4809                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      14.537742                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      88.582854                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        91.690182                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3915.726965                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.021627                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.022385                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.955988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  210                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1316                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  382                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2188                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9689                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9689                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       491.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       196.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       340.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000010350250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           30                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           30                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1385                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                467                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         536                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        491                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       536                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      491                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.22                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   536                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  491                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     280                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      64                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           30                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.233333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.723673                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      4.215598                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8                 1      3.33%      3.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                1      3.33%      6.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                3     10.00%     16.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15                1      3.33%     20.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                2      6.67%     26.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                4     13.33%     40.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18                3     10.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19                5     16.67%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                5     16.67%     83.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21                1      3.33%     86.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23                1      3.33%     90.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26                1      3.33%     93.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27                2      6.67%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            30                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           30                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.566667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.533277                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.104328                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               23     76.67%     76.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      3.33%     80.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2      6.67%     86.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                4     13.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            30                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   34304                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                31424                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1203775836.05291796                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1102712566.23504233                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      28487000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      27738.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        12544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        31808                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 440186686.317858040333                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 763589149.735059857368                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1116187668.877425670624                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          196                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          340                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          491                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8029750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     15475250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    699477000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     40968.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     45515.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1424596.74                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        12544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          34304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        12544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        12544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        31424                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        31424                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          196                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          340                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             536                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          491                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            491                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      440186686                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      763589150                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1203775836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    440186686                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     440186686                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1102712566                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1102712566                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1102712566                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     440186686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     763589150                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2306488402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  536                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 497                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           60                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           78                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           59                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                13455000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2680000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           23505000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25102.61                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           43852.61                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 311                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                385                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            58.02                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           77.46                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          332                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   196.240964                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   134.689156                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   204.046413                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          144     43.37%     43.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           96     28.92%     72.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           41     12.35%     84.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           16      4.82%     89.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           16      4.82%     94.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            7      2.11%     96.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            5      1.51%     97.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      0.90%     98.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            4      1.20%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          332                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 34304                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              31808                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1203.775836                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1116.187669                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   18.12                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               8.72                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               67.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1142400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          603405                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1899240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        871740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     12709290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       240480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      19310475                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   677.631856                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       543750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     27173250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1263780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          656535                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1927800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1722600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     12957240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        31680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      20403555                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   715.989578                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     27717000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 512                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           491                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               188                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 27                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                27                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            509                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1754                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1754                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        65920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    65920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                536                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      536    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  536                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3304500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2895750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1215                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          679                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                535                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          633                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          218                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              424                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                27                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               27                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            219                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           314                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          655                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1029                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1684                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        31040                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   58944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             713                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     31488                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1273                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.060487                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.238481                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1196     93.95%     93.95% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      77      6.05%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1273                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     28497000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             920000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            327000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            516000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1122                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          562                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              77                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           77                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
