Drill report for panel.kicad_pcb
Created on 2025-02-18T22:36:09-0500

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  In3.Cu                    in3
    L5 :  In4.Cu                    in4
    L6 :  B.Cu                      back


Drill file 'panel.drl' contains
    plated through holes:
    =============================================================
    T1  0.200mm  0.0079"  (476 holes)
    T2  0.250mm  0.0098"  (40 holes)
    T3  0.300mm  0.0118"  (168 holes)
    T4  0.350mm  0.0138"  (8 holes)

    Total plated holes count 692


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T5  0.300mm  0.0118"  (292 holes)
    T6  1.152mm  0.0454"  (3 holes)

    Total unplated holes count 295
