Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr  1 07:20:31 2024
| Host         : DESKTOP-7RQ9HLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_top_module_timing_summary_routed.rpt -pb main_top_module_timing_summary_routed.pb -rpx main_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : main_top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CPU_RESETN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEL_BUTN (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: UUT1/SCAN_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UUT1/dummy_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UUT2/CHAR_CHANGE_CLK_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: UUT2/SCAN_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 379 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.285        0.000                      0                  656        0.118        0.000                      0                  656        4.500        0.000                       0                   360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.285        0.000                      0                  656        0.118        0.000                      0                  656        4.500        0.000                       0                   360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 UUT1/ascii_char_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 1.310ns (22.924%)  route 4.405ns (77.076%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 15.752 - 10.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.841    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.685    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.781 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.630     6.411    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y110         FDCE                                         r  UUT1/ascii_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDCE (Prop_fdce_C_Q)         0.456     6.867 r  UUT1/ascii_char_reg[2]/Q
                         net (fo=83, routed)          2.393     9.261    UUT1/ascii_char_reg_n_0_[2]
    SLICE_X11Y112        LUT4 (Prop_lut4_I1_O)        0.152     9.413 f  UUT1/screenArea[1][0]_i_6/O
                         net (fo=3, routed)           0.891    10.304    UUT1/screenArea[1][0]_i_6_n_0
    SLICE_X10Y112        LUT5 (Prop_lut5_I0_O)        0.354    10.658 r  UUT1/screenArea[3][0]_i_6/O
                         net (fo=1, routed)           1.120    11.778    UUT1/screenArea[3][0]_i_6_n_0
    SLICE_X12Y111        LUT6 (Prop_lut6_I5_O)        0.348    12.126 r  UUT1/screenArea[3][0]_i_1/O
                         net (fo=1, routed)           0.000    12.126    UUT1/screenArea[3][0]_i_1_n_0
    SLICE_X12Y111        FDCE                                         r  UUT1/screenArea_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.415    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.515 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.153    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.244 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.508    15.752    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X12Y111        FDCE                                         r  UUT1/screenArea_reg[3][0]/C
                         clock pessimism              0.616    16.367    
                         clock uncertainty           -0.035    16.332    
    SLICE_X12Y111        FDCE (Setup_fdce_C_D)        0.079    16.411    UUT1/screenArea_reg[3][0]
  -------------------------------------------------------------------
                         required time                         16.411    
                         arrival time                         -12.126    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 UUT1/ascii_char_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.182ns (21.666%)  route 4.274ns (78.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 15.751 - 10.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.841    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.685    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.781 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.630     6.411    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y110         FDCE                                         r  UUT1/ascii_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDCE (Prop_fdce_C_Q)         0.456     6.867 r  UUT1/ascii_char_reg[2]/Q
                         net (fo=83, routed)          2.393     9.261    UUT1/ascii_char_reg_n_0_[2]
    SLICE_X11Y112        LUT4 (Prop_lut4_I1_O)        0.152     9.413 f  UUT1/screenArea[1][0]_i_6/O
                         net (fo=3, routed)           0.701    10.114    UUT1/screenArea[1][0]_i_6_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I5_O)        0.326    10.440 r  UUT1/screenArea[2][0]_i_2/O
                         net (fo=2, routed)           0.293    10.733    UUT1/screenArea[2][0]_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.857 r  UUT1/screenArea[1][0]_i_2/O
                         net (fo=2, routed)           0.886    11.743    UUT1/screenArea[1][0]_i_2_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I0_O)        0.124    11.867 r  UUT1/screenArea[1][0]_i_1/O
                         net (fo=1, routed)           0.000    11.867    UUT1/screenArea[1][0]_i_1_n_0
    SLICE_X14Y112        FDCE                                         r  UUT1/screenArea_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.415    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.515 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.153    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.244 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.507    15.751    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X14Y112        FDCE                                         r  UUT1/screenArea_reg[1][0]/C
                         clock pessimism              0.616    16.366    
                         clock uncertainty           -0.035    16.331    
    SLICE_X14Y112        FDCE (Setup_fdce_C_D)        0.077    16.408    UUT1/screenArea_reg[1][0]
  -------------------------------------------------------------------
                         required time                         16.408    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 UUT1/ascii_char_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.182ns (22.283%)  route 4.123ns (77.717%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 15.752 - 10.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.841    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.685    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.781 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.630     6.411    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y110         FDCE                                         r  UUT1/ascii_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDCE (Prop_fdce_C_Q)         0.456     6.867 r  UUT1/ascii_char_reg[2]/Q
                         net (fo=83, routed)          2.393     9.261    UUT1/ascii_char_reg_n_0_[2]
    SLICE_X11Y112        LUT4 (Prop_lut4_I1_O)        0.152     9.413 f  UUT1/screenArea[1][0]_i_6/O
                         net (fo=3, routed)           0.701    10.114    UUT1/screenArea[1][0]_i_6_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I5_O)        0.326    10.440 r  UUT1/screenArea[2][0]_i_2/O
                         net (fo=2, routed)           0.293    10.733    UUT1/screenArea[2][0]_i_2_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.857 r  UUT1/screenArea[1][0]_i_2/O
                         net (fo=2, routed)           0.735    11.592    UUT1/screenArea[1][0]_i_2_n_0
    SLICE_X14Y111        LUT5 (Prop_lut5_I0_O)        0.124    11.716 r  UUT1/screenArea[0][0]_i_1/O
                         net (fo=1, routed)           0.000    11.716    UUT1/screenArea[0][0]_i_1_n_0
    SLICE_X14Y111        FDCE                                         r  UUT1/screenArea_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.415    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.515 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.153    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.244 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.508    15.752    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X14Y111        FDCE                                         r  UUT1/screenArea_reg[0][0]/C
                         clock pessimism              0.616    16.367    
                         clock uncertainty           -0.035    16.332    
    SLICE_X14Y111        FDCE (Setup_fdce_C_D)        0.079    16.411    UUT1/screenArea_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.411    
                         arrival time                         -11.716    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 UUT1/ascii_char_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 1.210ns (24.113%)  route 3.808ns (75.887%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 15.753 - 10.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.841    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.685    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.781 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.630     6.411    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y110         FDCE                                         r  UUT1/ascii_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDCE (Prop_fdce_C_Q)         0.456     6.867 r  UUT1/ascii_char_reg[2]/Q
                         net (fo=83, routed)          2.751     9.619    UUT1/ascii_char_reg_n_0_[2]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.124     9.743 r  UUT1/g0_b3__10/O
                         net (fo=1, routed)           0.000     9.743    UUT1/g0_b3__10_n_0
    SLICE_X8Y113         MUXF7 (Prop_muxf7_I0_O)      0.209     9.952 r  UUT1/screenArea_reg[4][0]_i_6/O
                         net (fo=1, routed)           0.469    10.421    UUT1/screenArea_reg[4][0]_i_6_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I4_O)        0.297    10.718 r  UUT1/screenArea[4][0]_i_3/O
                         net (fo=1, routed)           0.587    11.305    UUT1/screenArea[4][0]_i_3_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I1_O)        0.124    11.429 r  UUT1/screenArea[4][0]_i_1/O
                         net (fo=1, routed)           0.000    11.429    UUT1/screenArea[4][0]_i_1_n_0
    SLICE_X10Y113        FDCE                                         r  UUT1/screenArea_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.415    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.515 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.153    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.244 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.509    15.753    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X10Y113        FDCE                                         r  UUT1/screenArea_reg[4][0]/C
                         clock pessimism              0.616    16.368    
                         clock uncertainty           -0.035    16.333    
    SLICE_X10Y113        FDCE (Setup_fdce_C_D)        0.079    16.412    UUT1/screenArea_reg[4][0]
  -------------------------------------------------------------------
                         required time                         16.412    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[2][31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.014ns (22.178%)  route 3.558ns (77.822%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 15.738 - 10.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.841    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.685    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.781 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.632     6.413    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X8Y106         FDCE                                         r  UUT1/shiftSpeedCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.518     6.931 r  UUT1/shiftSpeedCounter_reg[2]/Q
                         net (fo=2, routed)           0.856     7.788    UUT1/shiftSpeedCounter_reg[2]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=1, routed)           0.403     8.314    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I2_O)        0.124     8.438 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=1, routed)           0.433     8.872    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124     8.996 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=25, routed)          0.757     9.753    UUT1/shiftSpeedCounter[0]_i_3_n_0
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.124     9.877 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.108    10.985    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X9Y125         FDCE                                         r  UUT1/screenArea_reg[2][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.415    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.515 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.153    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.244 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.494    15.738    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y125         FDCE                                         r  UUT1/screenArea_reg[2][31]/C
                         clock pessimism              0.616    16.353    
                         clock uncertainty           -0.035    16.318    
    SLICE_X9Y125         FDCE (Setup_fdce_C_CE)      -0.205    16.113    UUT1/screenArea_reg[2][31]
  -------------------------------------------------------------------
                         required time                         16.113    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[4][31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.014ns (22.178%)  route 3.558ns (77.822%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 15.738 - 10.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.841    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.685    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.781 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.632     6.413    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X8Y106         FDCE                                         r  UUT1/shiftSpeedCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.518     6.931 r  UUT1/shiftSpeedCounter_reg[2]/Q
                         net (fo=2, routed)           0.856     7.788    UUT1/shiftSpeedCounter_reg[2]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=1, routed)           0.403     8.314    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I2_O)        0.124     8.438 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=1, routed)           0.433     8.872    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124     8.996 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=25, routed)          0.757     9.753    UUT1/shiftSpeedCounter[0]_i_3_n_0
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.124     9.877 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.108    10.985    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X9Y125         FDCE                                         r  UUT1/screenArea_reg[4][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.415    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.515 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.153    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.244 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.494    15.738    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y125         FDCE                                         r  UUT1/screenArea_reg[4][31]/C
                         clock pessimism              0.616    16.353    
                         clock uncertainty           -0.035    16.318    
    SLICE_X9Y125         FDCE (Setup_fdce_C_CE)      -0.205    16.113    UUT1/screenArea_reg[4][31]
  -------------------------------------------------------------------
                         required time                         16.113    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[6][30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.014ns (22.178%)  route 3.558ns (77.822%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 15.738 - 10.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.841    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.685    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.781 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.632     6.413    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X8Y106         FDCE                                         r  UUT1/shiftSpeedCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.518     6.931 r  UUT1/shiftSpeedCounter_reg[2]/Q
                         net (fo=2, routed)           0.856     7.788    UUT1/shiftSpeedCounter_reg[2]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=1, routed)           0.403     8.314    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I2_O)        0.124     8.438 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=1, routed)           0.433     8.872    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124     8.996 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=25, routed)          0.757     9.753    UUT1/shiftSpeedCounter[0]_i_3_n_0
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.124     9.877 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.108    10.985    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X9Y125         FDCE                                         r  UUT1/screenArea_reg[6][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.415    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.515 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.153    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.244 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.494    15.738    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y125         FDCE                                         r  UUT1/screenArea_reg[6][30]/C
                         clock pessimism              0.616    16.353    
                         clock uncertainty           -0.035    16.318    
    SLICE_X9Y125         FDCE (Setup_fdce_C_CE)      -0.205    16.113    UUT1/screenArea_reg[6][30]
  -------------------------------------------------------------------
                         required time                         16.113    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[6][31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.014ns (22.178%)  route 3.558ns (77.822%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 15.738 - 10.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.841    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.685    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.781 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.632     6.413    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X8Y106         FDCE                                         r  UUT1/shiftSpeedCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.518     6.931 r  UUT1/shiftSpeedCounter_reg[2]/Q
                         net (fo=2, routed)           0.856     7.788    UUT1/shiftSpeedCounter_reg[2]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=1, routed)           0.403     8.314    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I2_O)        0.124     8.438 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=1, routed)           0.433     8.872    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124     8.996 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=25, routed)          0.757     9.753    UUT1/shiftSpeedCounter[0]_i_3_n_0
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.124     9.877 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.108    10.985    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X9Y125         FDCE                                         r  UUT1/screenArea_reg[6][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.415    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.515 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.153    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.244 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.494    15.738    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y125         FDCE                                         r  UUT1/screenArea_reg[6][31]/C
                         clock pessimism              0.616    16.353    
                         clock uncertainty           -0.035    16.318    
    SLICE_X9Y125         FDCE (Setup_fdce_C_CE)      -0.205    16.113    UUT1/screenArea_reg[6][31]
  -------------------------------------------------------------------
                         required time                         16.113    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[1][22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.014ns (22.195%)  route 3.555ns (77.805%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 15.740 - 10.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.841    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.685    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.781 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.632     6.413    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X8Y106         FDCE                                         r  UUT1/shiftSpeedCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.518     6.931 r  UUT1/shiftSpeedCounter_reg[2]/Q
                         net (fo=2, routed)           0.856     7.788    UUT1/shiftSpeedCounter_reg[2]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=1, routed)           0.403     8.314    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I2_O)        0.124     8.438 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=1, routed)           0.433     8.872    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124     8.996 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=25, routed)          0.757     9.753    UUT1/shiftSpeedCounter[0]_i_3_n_0
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.124     9.877 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.105    10.982    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X13Y123        FDCE                                         r  UUT1/screenArea_reg[1][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.415    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.515 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.153    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.244 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.496    15.740    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X13Y123        FDCE                                         r  UUT1/screenArea_reg[1][22]/C
                         clock pessimism              0.616    16.355    
                         clock uncertainty           -0.035    16.320    
    SLICE_X13Y123        FDCE (Setup_fdce_C_CE)      -0.205    16.115    UUT1/screenArea_reg[1][22]
  -------------------------------------------------------------------
                         required time                         16.115    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[1][23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.014ns (22.195%)  route 3.555ns (77.805%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 15.740 - 10.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.841    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.685    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.781 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.632     6.413    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X8Y106         FDCE                                         r  UUT1/shiftSpeedCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.518     6.931 r  UUT1/shiftSpeedCounter_reg[2]/Q
                         net (fo=2, routed)           0.856     7.788    UUT1/shiftSpeedCounter_reg[2]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=1, routed)           0.403     8.314    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I2_O)        0.124     8.438 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=1, routed)           0.433     8.872    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124     8.996 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=25, routed)          0.757     9.753    UUT1/shiftSpeedCounter[0]_i_3_n_0
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.124     9.877 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.105    10.982    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X13Y123        FDCE                                         r  UUT1/screenArea_reg[1][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.415    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.515 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.153    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.244 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.496    15.740    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X13Y123        FDCE                                         r  UUT1/screenArea_reg[1][23]/C
                         clock pessimism              0.616    16.355    
                         clock uncertainty           -0.035    16.320    
    SLICE_X13Y123        FDCE (Setup_fdce_C_CE)      -0.205    16.115    UUT1/screenArea_reg[1][23]
  -------------------------------------------------------------------
                         required time                         16.115    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  5.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.225    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.270 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.536    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.562 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.567     2.129    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X11Y114        FDCE                                         r  UUT1/screenArea_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDCE (Prop_fdce_C_Q)         0.141     2.270 r  UUT1/screenArea_reg[1][6]/Q
                         net (fo=2, routed)           0.066     2.336    UUT1/in10[7]
    SLICE_X10Y114        FDCE                                         r  UUT1/screenArea_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.576    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.632 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.931    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.960 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.836     2.797    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X10Y114        FDCE                                         r  UUT1/screenArea_reg[1][7]/C
                         clock pessimism             -0.655     2.142    
    SLICE_X10Y114        FDCE (Hold_fdce_C_D)         0.076     2.218    UUT1/screenArea_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[3][26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[3][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.225    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.270 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.536    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.562 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.558     2.120    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X11Y124        FDCE                                         r  UUT1/screenArea_reg[3][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDCE (Prop_fdce_C_Q)         0.141     2.261 r  UUT1/screenArea_reg[3][26]/Q
                         net (fo=2, routed)           0.067     2.328    UUT1/in24[27]
    SLICE_X10Y124        FDCE                                         r  UUT1/screenArea_reg[3][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.576    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.632 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.931    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.960 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.826     2.786    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X10Y124        FDCE                                         r  UUT1/screenArea_reg[3][27]/C
                         clock pessimism             -0.653     2.133    
    SLICE_X10Y124        FDCE (Hold_fdce_C_D)         0.075     2.208    UUT1/screenArea_reg[3][27]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[1][24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[1][25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.353%)  route 0.123ns (46.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.225    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.270 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.536    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.562 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.558     2.120    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X13Y124        FDCE                                         r  UUT1/screenArea_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDCE (Prop_fdce_C_Q)         0.141     2.261 r  UUT1/screenArea_reg[1][24]/Q
                         net (fo=2, routed)           0.123     2.384    UUT1/in10[25]
    SLICE_X12Y123        FDCE                                         r  UUT1/screenArea_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.576    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.632 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.931    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.960 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.826     2.787    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X12Y123        FDCE                                         r  UUT1/screenArea_reg[1][25]/C
                         clock pessimism             -0.653     2.134    
    SLICE_X12Y123        FDCE (Hold_fdce_C_D)         0.075     2.209    UUT1/screenArea_reg[1][25]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[1][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[1][24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.225    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.270 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.536    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.562 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.559     2.121    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X13Y123        FDCE                                         r  UUT1/screenArea_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDCE (Prop_fdce_C_Q)         0.141     2.262 r  UUT1/screenArea_reg[1][23]/Q
                         net (fo=2, routed)           0.119     2.381    UUT1/in10[24]
    SLICE_X13Y124        FDCE                                         r  UUT1/screenArea_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.576    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.632 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.931    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.960 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.826     2.786    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X13Y124        FDCE                                         r  UUT1/screenArea_reg[1][24]/C
                         clock pessimism             -0.653     2.133    
    SLICE_X13Y124        FDCE (Hold_fdce_C_D)         0.070     2.203    UUT1/screenArea_reg[1][24]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[6][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[6][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.225    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.270 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.536    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.562 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.564     2.126    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X11Y118        FDCE                                         r  UUT1/screenArea_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDCE (Prop_fdce_C_Q)         0.141     2.267 r  UUT1/screenArea_reg[6][12]/Q
                         net (fo=2, routed)           0.122     2.389    UUT1/in45[13]
    SLICE_X11Y119        FDCE                                         r  UUT1/screenArea_reg[6][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.576    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.632 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.931    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.960 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.831     2.792    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X11Y119        FDCE                                         r  UUT1/screenArea_reg[6][13]/C
                         clock pessimism             -0.653     2.139    
    SLICE_X11Y119        FDCE (Hold_fdce_C_D)         0.070     2.209    UUT1/screenArea_reg[6][13]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[1][29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[1][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.229%)  route 0.128ns (43.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.225    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.270 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.536    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.562 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.559     2.121    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X10Y123        FDCE                                         r  UUT1/screenArea_reg[1][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDCE (Prop_fdce_C_Q)         0.164     2.285 r  UUT1/screenArea_reg[1][29]/Q
                         net (fo=2, routed)           0.128     2.413    UUT1/in10[30]
    SLICE_X9Y123         FDCE                                         r  UUT1/screenArea_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.576    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.632 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.931    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.960 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.826     2.787    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y123         FDCE                                         r  UUT1/screenArea_reg[1][30]/C
                         clock pessimism             -0.632     2.155    
    SLICE_X9Y123         FDCE (Hold_fdce_C_D)         0.070     2.225    UUT1/screenArea_reg[1][30]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[2][20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[2][21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.729%)  route 0.108ns (43.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.225    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.270 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.536    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.562 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.563     2.125    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y119        FDCE                                         r  UUT1/screenArea_reg[2][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDCE (Prop_fdce_C_Q)         0.141     2.266 r  UUT1/screenArea_reg[2][20]/Q
                         net (fo=2, routed)           0.108     2.373    UUT1/in17[21]
    SLICE_X13Y120        FDCE                                         r  UUT1/screenArea_reg[2][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.576    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.632 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.931    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.960 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.831     2.791    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X13Y120        FDCE                                         r  UUT1/screenArea_reg[2][21]/C
                         clock pessimism             -0.653     2.138    
    SLICE_X13Y120        FDCE (Hold_fdce_C_D)         0.047     2.185    UUT1/screenArea_reg[2][21]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[2][24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[2][25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.112%)  route 0.146ns (50.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.225    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.270 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.536    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.562 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.559     2.121    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X13Y123        FDCE                                         r  UUT1/screenArea_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDCE (Prop_fdce_C_Q)         0.141     2.262 r  UUT1/screenArea_reg[2][24]/Q
                         net (fo=2, routed)           0.146     2.408    UUT1/in17[25]
    SLICE_X10Y123        FDCE                                         r  UUT1/screenArea_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.576    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.632 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.931    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.960 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.826     2.787    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X10Y123        FDCE                                         r  UUT1/screenArea_reg[2][25]/C
                         clock pessimism             -0.632     2.155    
    SLICE_X10Y123        FDCE (Hold_fdce_C_D)         0.063     2.218    UUT1/screenArea_reg[2][25]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[5][21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[5][22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.225    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.270 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.536    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.562 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.559     2.121    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X13Y123        FDCE                                         r  UUT1/screenArea_reg[5][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDCE (Prop_fdce_C_Q)         0.141     2.262 r  UUT1/screenArea_reg[5][21]/Q
                         net (fo=2, routed)           0.128     2.390    UUT1/in21[22]
    SLICE_X12Y123        FDCE                                         r  UUT1/screenArea_reg[5][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.576    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.632 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.931    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.960 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.826     2.787    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X12Y123        FDCE                                         r  UUT1/screenArea_reg[5][22]/C
                         clock pessimism             -0.653     2.134    
    SLICE_X12Y123        FDCE (Hold_fdce_C_D)         0.063     2.197    UUT1/screenArea_reg[5][22]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[0][30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[0][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.579%)  route 0.149ns (51.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.225    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.270 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.536    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.562 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.558     2.120    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y124         FDCE                                         r  UUT1/screenArea_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDCE (Prop_fdce_C_Q)         0.141     2.261 r  UUT1/screenArea_reg[0][30]/Q
                         net (fo=2, routed)           0.149     2.410    UUT1/in3[31]
    SLICE_X8Y125         FDCE                                         r  UUT1/screenArea_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.576    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.632 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.931    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.960 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.826     2.786    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X8Y125         FDCE                                         r  UUT1/screenArea_reg[0][31]/C
                         clock pessimism             -0.632     2.154    
    SLICE_X8Y125         FDCE (Hold_fdce_C_D)         0.059     2.213    UUT1/screenArea_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAIN_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  MAIN_CLK_arch1_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113   UUT1/CHAR_CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y113   UUT1/FSM_onehot_shiftedColumnState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y112   UUT1/drtcount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y110   UUT1/drtcount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111   UUT1/drtcount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y112   UUT1/drtcount_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111   UUT1/drtcount_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111   UUT1/drtcount_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y110   UUT1/drtcount_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112   UUT2/drtcount_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112   UUT2/drtcount_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112   UUT2/drtcount_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   UUT2/drtcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y115   UUT2/drtcount_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y115   UUT2/drtcount_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y115   UUT2/drtcount_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117   UUT2/SCAN_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116   UUT2/drtcount_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116   UUT2/drtcount_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y117  UUT1/screenArea_reg[5][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y117  UUT1/screenArea_reg[5][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y117  UUT1/screenArea_reg[5][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y121  UUT1/screenArea_reg[6][28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y117  UUT1/screenArea_reg[7][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y117  UUT1/screenArea_reg[7][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y117  UUT1/screenArea_reg[7][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y117  UUT1/screenArea_reg[7][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y121  UUT1/screenArea_reg[1][21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y123  UUT1/screenArea_reg[1][22]/C



