

================================================================
== Vitis HLS Report for 'gesummv_Pipeline_lpwr'
================================================================
* Date:           Mon Dec  2 12:52:40 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.873 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lpwr    |       64|       64|         2|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/gesummv.c:6]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/gesummv.c:6]   --->   Operation 7 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc95"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [src/gesummv.c:41]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.77ns)   --->   "%icmp_ln41 = icmp_eq  i7 %i_1, i7 64" [src/gesummv.c:41]   --->   Operation 10 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%add_ln41 = add i7 %i_1, i7 1" [src/gesummv.c:41]   --->   Operation 11 'add' 'add_ln41' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc95.split, void %for.end97.exitStub" [src/gesummv.c:41]   --->   Operation 12 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i7 %i_1" [src/gesummv.c:41]   --->   Operation 13 'zext' 'zext_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln41" [src/gesummv.c:42]   --->   Operation 14 'getelementptr' 'buff_y_out_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.23ns)   --->   "%buff_y_out_load = load i6 %buff_y_out_addr" [src/gesummv.c:42]   --->   Operation 15 'load' 'buff_y_out_load' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln41, i7 %i" [src/gesummv.c:6]   --->   Operation 16 'store' 'store_ln6' <Predicate = (!icmp_ln41)> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.87>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gesummv_opt_6ee46e47e337b68f24f5f84a5cf74f02/opt.tcl:6]   --->   Operation 17 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/gesummv.c:6]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/gesummv.c:41]   --->   Operation 19 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (1.23ns)   --->   "%buff_y_out_load = load i6 %buff_y_out_addr" [src/gesummv.c:42]   --->   Operation 20 'load' 'buff_y_out_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %buff_y_out_load" [src/gesummv.c:42]   --->   Operation 21 'bitcast' 'bitcast_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.63ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_out, i32 %bitcast_ln42" [src/gesummv.c:42]   --->   Operation 22 'write' 'write_ln42' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc95" [src/gesummv.c:41]   --->   Operation 23 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buff_y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
store_ln6             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_1                   (load             ) [ 000]
icmp_ln41             (icmp             ) [ 010]
add_ln41              (add              ) [ 000]
br_ln41               (br               ) [ 000]
zext_ln41             (zext             ) [ 000]
buff_y_out_addr       (getelementptr    ) [ 011]
store_ln6             (store            ) [ 000]
specpipeline_ln6      (specpipeline     ) [ 000]
speclooptripcount_ln6 (speclooptripcount) [ 000]
specloopname_ln41     (specloopname     ) [ 000]
buff_y_out_load       (load             ) [ 000]
bitcast_ln42          (bitcast          ) [ 000]
write_ln42            (write            ) [ 000]
br_ln41               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buff_y_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_y_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="write_ln42_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="buff_y_out_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="7" slack="0"/>
<pin id="51" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_addr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="6" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_y_out_load/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="store_ln6_store_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="7" slack="0"/>
<pin id="63" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="i_1_load_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="0"/>
<pin id="67" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="icmp_ln41_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="0"/>
<pin id="70" dir="0" index="1" bw="7" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="add_ln41_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln41_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln6_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="7" slack="0"/>
<pin id="87" dir="0" index="1" bw="7" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="bitcast_ln42_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="i_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="105" class="1005" name="buff_y_out_addr_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="1"/>
<pin id="107" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="34" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="22" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="47" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="72"><net_src comp="65" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="65" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="65" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="89"><net_src comp="74" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="54" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="98"><net_src comp="36" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="100"><net_src comp="95" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="101"><net_src comp="95" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="108"><net_src comp="47" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="54" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_out | {2 }
 - Input state : 
	Port: gesummv_Pipeline_lpwr : buff_y_out | {1 2 }
  - Chain level:
	State 1
		store_ln6 : 1
		i_1 : 1
		icmp_ln41 : 2
		add_ln41 : 2
		br_ln41 : 3
		zext_ln41 : 2
		buff_y_out_addr : 3
		buff_y_out_load : 4
		store_ln6 : 3
	State 2
		bitcast_ln42 : 1
		write_ln42 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   icmp   |     icmp_ln41_fu_68    |    0    |    14   |
|----------|------------------------|---------|---------|
|    add   |     add_ln41_fu_74     |    0    |    14   |
|----------|------------------------|---------|---------|
|   write  | write_ln42_write_fu_40 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |     zext_ln41_fu_80    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    28   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|buff_y_out_addr_reg_105|    6   |
|        i_reg_95       |    7   |
+-----------------------+--------+
|         Total         |   13   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_54 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   13   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   13   |   37   |
+-----------+--------+--------+--------+
