<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="nios_base/simulation/submodules/nios_base_irq_mapper.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_rsp_xbar_demux_002.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/altera_reset_controller.v"
   type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_id_router_002.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_id_router.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_addr_router_001.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_addr_router.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_ext_ctrl.v"
   type="VERILOG" />
 <file path="nios_base/simulation/submodules/write_master.v" type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/latency_aware_read_master.v"
   type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_sysid.vo"
   type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_cpu_oci_test_bench.v"
   type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_cpu_rf_ram_a.mif"
   type="MIF" />
 <file path="nios_base/simulation/submodules/nios_base_cpu.sdc" type="SDC" />
 <file
   path="nios_base/simulation/submodules/nios_base_cpu_jtag_debug_module_tck.v"
   type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_cpu_rf_ram_b.dat"
   type="DAT" />
 <file
   path="nios_base/simulation/submodules/nios_base_cpu_ociram_default_contents.dat"
   type="DAT" />
 <file path="nios_base/simulation/submodules/nios_base_cpu.v" type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_cpu_jtag_debug_module_wrapper.v"
   type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_cpu_rf_ram_a.hex"
   type="HEX" />
 <file
   path="nios_base/simulation/submodules/nios_base_cpu_test_bench.v"
   type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_cpu_ociram_default_contents.hex"
   type="HEX" />
 <file
   path="nios_base/simulation/submodules/nios_base_cpu_rf_ram_b.mif"
   type="MIF" />
 <file
   path="nios_base/simulation/submodules/nios_base_cpu_jtag_debug_module_sysclk.v"
   type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_cpu_rf_ram_a.dat"
   type="DAT" />
 <file
   path="nios_base/simulation/submodules/nios_base_cpu_ociram_default_contents.mif"
   type="MIF" />
 <file
   path="nios_base/simulation/submodules/nios_base_cpu_rf_ram_b.hex"
   type="HEX" />
 <file path="nios_base/simulation/submodules/nios_base_cpu.do" type="OTHER" />
 <file
   path="nios_base/simulation/submodules/nios_base_sys_clk_timer.v"
   type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_jtag_uart.v"
   type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_jtag_uart_output_stream.dat"
   type="OTHER" />
 <file
   path="nios_base/simulation/submodules/nios_base_jtag_uart_input_mutex.dat"
   type="OTHER" />
 <file
   path="nios_base/simulation/submodules/nios_base_jtag_uart_input_stream.dat"
   type="OTHER" />
 <file
   path="nios_base/simulation/submodules/nios_base_onchip_ram.v"
   type="VERILOG" />
 <file
   path="nios_base/simulation/submodules/nios_base_onchip_ram.hex"
   type="HEX" />
 <file path="nios_base/simulation/nios_base.v" type="VERILOG" />
 <topLevel name="nios_base" />
 <deviceFamily name="Stratix IV" />
 <modelMap
   controllerPath="nios_base.onchip_ram"
   modelPath="nios_base.onchip_ram" />
</simPackage>
