
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002801                       # Number of seconds simulated (Second)
simTicks                                   2801447500                       # Number of ticks simulated (Tick)
finalTick                                116446598893500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     19.96                       # Real time elapsed on the host (Second)
hostTickRate                                140344911                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   52976200                       # Number of bytes of host memory used (Byte)
simInsts                                     10000016                       # Number of instructions simulated (Count)
simOps                                       12528166                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   500972                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     627625                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                               22                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.466667                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.681818                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts                   15                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                     22                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.466667                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.681818                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                22                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numRMWLoadInsts             0                       # Number of read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numStoreInsts               8                       # Number of store instructions (Count)
system.cpu.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu           14     63.64%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            0      0.00%     63.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            8     36.36%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total           22                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall            1                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data              5                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::switch_cpus.data      4183682                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4183687                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data             5                       # number of overall hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data      4183682                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4183687                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data            3                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::switch_cpus.data        57762                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           57765                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data            3                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data        57762                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          57765                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data   2786483497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2786483497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data   2786483497                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2786483497                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data            8                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::switch_cpus.data      4241444                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4241452                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data            8                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data      4241444                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4241452                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.375000                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.013618                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.013619                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.375000                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.013618                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.013619                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 48240.772428                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 48238.267065                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 48240.772428                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 48238.267065                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       309068                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         9951                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      31.058989                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         6076                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              6076                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data        21184                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         21184                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data        21184                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        21184                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data        36578                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        36578                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data        36578                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        36578                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data   1736150499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1736150499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data   1736150499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1736150499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.008624                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.008624                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.008624                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.008624                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 47464.336459                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 47464.336459                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 47464.336459                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 47464.336459                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  32486                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data      2444388                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2444388                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data        57651                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         57651                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data   2783657500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2783657500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data      2502039                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2502039                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.023042                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.023042                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 48284.635132                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 48284.635132                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data        21099                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        21099                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data        36552                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        36552                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data   1735420000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1735420000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.014609                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.014609                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 47478.113373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 47478.113373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data            5                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::switch_cpus.data      1739294                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1739299                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data            3                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data          111                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          114                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data      2825997                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      2825997                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data            8                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data      1739405                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1739413                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.375000                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.000064                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000066                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 25459.432432                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 24789.447368                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data           85                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           85                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data       730499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       730499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.000015                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000015                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 28096.115385                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 28096.115385                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          3705.959110                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2492564                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              32486                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              76.727329                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        116443797447000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     0.936724                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data  3705.022386                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.000229                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.904546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.904775                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         4095                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          104                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          829                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         3140                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.999756                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            8519485                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           8519485                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            1                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles           22                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              8                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses           22                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads            27                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites           14                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs                 8                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                    15                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                      22                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.681818                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches                  1                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.045455                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst             12                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::switch_cpus.inst      2079582                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2079594                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst            12                       # number of overall hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst      2079582                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2079594                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            3                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          544                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             547                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            3                       # number of overall misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          544                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            547                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     44199000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     44199000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     44199000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     44199000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst           15                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::switch_cpus.inst      2080126                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2080141                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst           15                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst      2080126                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2080141                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.200000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000262                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000263                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.200000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000262                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000263                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 81248.161765                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 80802.559415                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 81248.161765                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 80802.559415                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          276                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      55.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::switch_cpus.inst          139                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           139                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst          139                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          139                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst          405                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          405                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst          405                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          405                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     34496000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     34496000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     34496000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     34496000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000195                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000195                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000195                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000195                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 85175.308642                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 85175.308642                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 85175.308642                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 85175.308642                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst           12                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst      2079582                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2079594                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            3                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          544                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           547                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     44199000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     44199000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst           15                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst      2080126                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2080141                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.200000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000262                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000263                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 81248.161765                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 80802.559415                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst          139                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          139                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst          405                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          405                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     34496000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     34496000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000195                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000195                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 85175.308642                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 85175.308642                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           380.934351                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        116443797446500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst     2.999994                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   377.934357                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.000732                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.092269                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.093002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          408                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          408                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.099609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4160690                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4160690                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON 116443797457000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF   2801436500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst              8                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data          18832                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     18840                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst             8                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data         18832                       # number of overall hits (Count)
system.l2.overallHits::total                    18840                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                    3                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                    3                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.inst          397                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data        17745                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   18148                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   3                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                   3                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.inst          397                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data        17745                       # number of overall misses (Count)
system.l2.overallMisses::total                  18148                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst     33796000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data   1474509000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1508305000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     33796000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data   1474509000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1508305000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                  3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.inst          405                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data        36577                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 36988                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data                 3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst          405                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data        36577                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                36988                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.inst     0.980247                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.485141                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.490646                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.980247                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.485141                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.490646                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 85128.463476                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 83094.336433                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83111.362134                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 85128.463476                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 83094.336433                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83111.362134                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                    3                       # number of writebacks (Count)
system.l2.writebacks::total                         3                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst          397                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data        17745                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               18142                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          397                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data        17745                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              18142                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst     29826000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data   1297059000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1326885000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     29826000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data   1297059000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1326885000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.980247                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.485141                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.490483                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.980247                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.485141                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.490483                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 75128.463476                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73094.336433                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73138.849079                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 75128.463476                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73094.336433                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73138.849079                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                              4                       # number of replacements (Count)
system.l2.InvalidateReq.hits::switch_cpus.data            1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::switch_cpus.inst            8                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  8                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst             3                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          397                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              400                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     33796000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     33796000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus.inst          405                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            408                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.980247                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.980392                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 85128.463476                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        84490                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          397                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          397                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     29826000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     29826000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.980247                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.973039                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 75128.463476                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75128.463476                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data           19                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    19                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                3                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::switch_cpus.data            6                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   9                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data       476500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         476500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data              3                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::switch_cpus.data           25                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                28                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::switch_cpus.data     0.240000                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.321429                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 79416.666667                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 52944.444444                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data            6                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               6                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data       416500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       416500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.240000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.214286                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 69416.666667                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69416.666667                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data        18813                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             18813                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data        17739                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           17739                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data   1474032500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1474032500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data        36552                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         36552                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.485309                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.485309                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 83095.580360                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 83095.580360                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data        17739                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        17739                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data   1296642500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1296642500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.485309                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.485309                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 73095.580360                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 73095.580360                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks         6076                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             6076                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         6076                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         6076                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 13752.003358                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                           10                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                          5                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                              2                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                116443797446500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst         2.999994                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data         2.689706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst   370.808317                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 13375.505342                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.005658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.204094                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.209839                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          18143                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::2                  100                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                18043                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.276840                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     573716                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    573716                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       397.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples     17742.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000771500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               36243                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       18142                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          3                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     18142                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        3                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       1.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 18142                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    3                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   10670                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    4565                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2169                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     722                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1161088                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                  192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              414460024.68366802                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              68535.99790822                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2659091500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     146546.79                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        25408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data      1135488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 9069597.056521672755                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 405321891.629238069057                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          397                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data        17745                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks            3                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     13470000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data    564721750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     33929.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     31824.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        25408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data      1135680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1161472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        25408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        25600                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst          397                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data        17745                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           18148                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks            3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total              3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          68536                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data          68536                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst      9069597                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    405390428                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         414597097                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        68536                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst      9069597                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       9138133                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks        68536                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total            68536                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks        68536                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         68536                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data         68536                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst      9069597                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    405390428                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        414665633                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                18139                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1038                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1022                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1030                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1144                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               238085500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              90695000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          578191750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13125.61                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31875.61                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               12750                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            70.29                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         5389                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   215.419558                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   153.786533                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   195.842539                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         1829     33.94%     33.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1705     31.64%     65.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          800     14.85%     80.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          444      8.24%     88.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          295      5.47%     94.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          145      2.69%     96.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           96      1.78%     98.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           34      0.63%     99.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           41      0.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         5389                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           1160896                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              414.391489                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.24                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               70.29                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        18885300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        10037775                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       64745520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 220655760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    784815900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    414829440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1513969695                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   540.424083                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1071197500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     93340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1636899000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        19592160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        10413480                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       64766940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 220655760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    805427100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    397471200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1518326640                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   541.979330                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1026208500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     93340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1681888000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               18139                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             3                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  9                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 9                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          18139                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        36299                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   36299                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1161664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1161664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              18148                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    18148    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                18148                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            21757500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           96228500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          18151                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                  5602873                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                       0.560287                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                       1.784799                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                14603560                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.instsIssued               14079728                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued          19064                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined      2075233                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined      1911997                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.numIssuedDist::samples      5573026                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       2.526406                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.594200                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0           1848059     33.16%     33.16% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1            674794     12.11%     45.27% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2            653178     11.72%     56.99% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3            606042     10.87%     67.86% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4            553787      9.94%     77.80% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5            402258      7.22%     85.02% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6            323155      5.80%     90.82% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7            238736      4.28%     95.10% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8            111532      2.00%     97.10% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::9             63192      1.13%     98.24% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::10            98278      1.76%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::11               12      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::12                3      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value           12                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total       5573026                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu          218606     31.38%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMatMultAcc            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::Matrix               0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixMov            0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixOP             0      0.00%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead         288966     41.48%     72.86% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite        189045     27.14%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdExt              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass          116      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu      9053194     64.30%     64.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult         3798      0.03%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::Matrix            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixMov            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixOP            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead      3204943     22.76%     87.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite      1817677     12.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total     14079728                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 2.512948                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                      696617                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.049477                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads         34445527                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites        16673294                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses     13381363                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads             2633                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites            9418                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses         1053                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses            14774716                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                1513                       # Number of vector alu accesses (Count)
system.switch_cpus.numSquashedInsts             53739                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.timesIdled                     284                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                   29847                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.MemDepUnit__0.insertedLoads      2842408                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores      1991686                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads       401249                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores       590339                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__0.MDPLookups      4834094                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__0.LFSTReads      2009824                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.LFSTWrites      1108905                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.hits          992010                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.predictions      4834094                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__1.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__2.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__3.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::Return       249451      8.34%      8.34% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallDirect       240119      8.03%     16.37% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallIndirect        10651      0.36%     16.73% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectCond      2331653     77.96%     94.69% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectUncond       158829      5.31%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::total      2990703                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::Return        40993      7.56%      7.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallDirect        42160      7.78%     15.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallIndirect          151      0.03%     15.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectCond       431500     79.61%     94.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectUncond        27212      5.02%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::total       542016                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::Return          212      0.61%      0.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallDirect           88      0.25%      0.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallIndirect            8      0.02%      0.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectCond        34369     98.56%     99.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectUncond          193      0.55%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::total        34870                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::Return       208454      8.51%      8.51% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallDirect       197954      8.08%     16.60% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallIndirect        10500      0.43%     17.03% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectCond      1900131     77.60%     94.63% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectUncond       131614      5.37%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::total      2448653                       # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::Return            5      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallDirect           26      0.08%      0.10% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallIndirect            7      0.02%      0.12% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectCond        31749     99.80%     99.92% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectUncond           25      0.08%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::total        31812                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.targetProvider_0::NoTarget      1247551     41.71%     41.71% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::BTB      1483087     49.59%     91.30% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::RAS       249430      8.34%     99.64% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::Indirect        10635      0.36%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::total      2990703                       # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetWrong_0::NoBranch        19031     54.58%     54.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::Return        15636     44.84%     99.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallDirect          203      0.58%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::total        34870                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.condPredicted      2331653                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condPredictedTaken      1099379                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus.branchPred.condIncorrect        34870                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.predTakenBTBMiss         7416                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus.branchPred.NotTakenMispredicted        19234                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus.branchPred.TakenMispredicted        15636                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus.branchPred.BTBLookups      2990703                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates        19014                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits         1790700                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.598756                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.BTBMispredicted         7596                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus.branchPred.indirectLookups        10651                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits        10635                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses           16                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::Return       249451      8.34%      8.34% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallDirect       240119      8.03%     16.37% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallIndirect        10651      0.36%     16.73% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectCond      2331653     77.96%     94.69% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectUncond       158829      5.31%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::total      2990703                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::Return       249451     20.79%     20.79% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallDirect          337      0.03%     20.82% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallIndirect        10651      0.89%     21.70% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectCond       938793     78.23%     99.94% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectUncond          771      0.06%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::total      1200003                       # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallDirect           88      0.46%      0.46% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallIndirect            0      0.00%      0.46% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectCond        18733     98.52%     98.98% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectUncond          193      1.02%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::total        19014                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallDirect           88      0.46%      0.46% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.46% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectCond        18733     98.52%     98.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectUncond          193      1.02%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::total        19014                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.branchPred.indirectBranchPred.lookups        10651                       # Number of lookups (Count)
system.switch_cpus.branchPred.indirectBranchPred.hits        10635                       # Number of hits of a tag (Count)
system.switch_cpus.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.switch_cpus.branchPred.indirectBranchPred.targetRecords            8                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords        10659                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus.branchPred.ras.pushes       291763                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus.branchPred.ras.pops         291762                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus.branchPred.ras.squashes        83304                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus.branchPred.ras.used         208454                       # Number of times the RAS is the provider (Count)
system.switch_cpus.branchPred.ras.correct       208449                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.ras.incorrect            5                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus.commit.commitSquashedInsts      2075317                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.branchMispredicts        34704                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples      5371983                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     2.332127                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     3.771941                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0      2667961     49.66%     49.66% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1       987633     18.38%     68.05% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2       299676      5.58%     73.63% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3       311200      5.79%     79.42% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4       105216      1.96%     81.38% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5        99575      1.85%     83.23% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6        97758      1.82%     85.05% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7        97597      1.82%     86.87% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8        79366      1.48%     88.35% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::9        76909      1.43%     89.78% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::10        20620      0.38%     90.16% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::11        55880      1.04%     91.20% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::12       472592      8.80%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value           12                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total      5371983                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.functionCalls        208454                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu      8310075     66.33%     66.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult         3608      0.03%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::Matrix            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixMov            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixOP            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead      2475050     19.76%     86.12% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite      1739411     13.88%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total     12528144                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples       472592                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.commitStats0.numInsts     10000001                       # Number of instructions committed (thread level) (Count)
system.switch_cpus.commitStats0.numOps       12528144                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP     10000001                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP     12528144                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi          0.560287                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc          1.784799                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs      4214461                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts     11202917                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts      2475050                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numRMWLoadInsts            0                       # Number of read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numStoreInsts      1739411                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu      8310075     66.33%     66.33% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult         3608      0.03%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     66.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead      2475050     19.76%     86.12% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite      1739411     13.88%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total     12528144                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedControl::IsControl      2448653                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsDirectControl      2229699                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsIndirectControl       218954                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCondControl      1900131                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsUncondControl       548522                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCall       208454                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsReturn       208454                       # Class of control type instructions committed (Count)
system.switch_cpus.decode.idleCycles          1877171                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles       1134698                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles           2450847                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles         73466                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles          36841                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved      1452628                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred           288                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts       14995042                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts           807                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.executeStats0.numInsts     14025986                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop             0                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches      2572748                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts      3193421                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts      1813076                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate     2.503356                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numCCRegReads      3905911                       # Number of times the CC registers were read (Count)
system.switch_cpus.executeStats0.numCCRegWrites      3885153                       # Number of times the CC registers were written (Count)
system.switch_cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numIntRegReads     13969204                       # Number of times the integer registers were read (Count)
system.switch_cpus.executeStats0.numIntRegWrites      8774748                       # Number of times the integer registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs      5006497                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numMiscRegReads      1505379                       # Number of times the Misc registers were read (Count)
system.switch_cpus.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numVecRegReads         1071                       # Number of times the vector registers were read (Count)
system.switch_cpus.executeStats0.numVecRegWrites            4                       # Number of times the vector registers were written (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetch.predictedBranches      1743152                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles               3431876                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles           74244                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles          227                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles          705                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines           2080127                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes         18091                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples      5573026                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      2.750266                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     3.784179                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0          2818042     50.57%     50.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1           257640      4.62%     55.19% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2           408259      7.33%     62.51% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3           394267      7.07%     69.59% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4           282104      5.06%     74.65% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5           273686      4.91%     79.56% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6           241503      4.33%     83.90% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7           154995      2.78%     86.68% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8           120320      2.16%     88.84% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::9            68061      1.22%     90.06% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::10           64524      1.16%     91.21% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::11           56332      1.01%     92.23% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::12          433293      7.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value           12                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total      5573026                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetchStats0.numInsts      12304326                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate     2.196074                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.numBranches      2990703                       # Number of branches fetched (Count)
system.switch_cpus.fetchStats0.branchRate     0.533780                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.icacheStallCycles      2103078                       # ICache total stall cycles (Cycle)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles             36841                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles             880012                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles            11821                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts       14603560                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts        58656                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts          2842408                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts         1991686                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts             0                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents              7652                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents                3                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents         3952                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect        16815                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect        24442                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.PNDLoadViolations            0                       # Number of mem order violations triggered by a PND load (Count)
system.switch_cpus.iew.branchMispredicts        41257                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit         13396997                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount        13382416                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst           6931597                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst          13213050                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                2.388492                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.524602                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads               73295                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads          367329                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation         3952                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores         252245                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads       511185                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache           9231                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples      2475050                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     13.406357                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    63.175241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9        2182836     88.19%     88.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19       137808      5.57%     93.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29        44174      1.78%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39        16989      0.69%     96.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49        14912      0.60%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59         5137      0.21%     97.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69         4347      0.18%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79         2407      0.10%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89          756      0.03%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99          520      0.02%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109          641      0.03%     97.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119         1063      0.04%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129         1699      0.07%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139         1675      0.07%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149         8230      0.33%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159         1725      0.07%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169         2186      0.09%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179         5049      0.20%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189         2089      0.08%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199         1553      0.06%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209         4221      0.17%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219         1850      0.07%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229         1020      0.04%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239         1182      0.05%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249          857      0.03%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259         1048      0.04%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269          883      0.04%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279         1099      0.04%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289         1283      0.05%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299         1296      0.05%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows        24515      0.99%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         3241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total      2475050                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2801447500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles          36841                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles          1917125                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles          978248                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles         4419                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles           2477546                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles        158843                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts       14873460                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents          2318                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents         141260                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.renamedOperands     15550676                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups            20947330                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups         14838038                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups             4858                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps      13109445                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps          2441026                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing             288                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts            461096                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                 19502852                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                29409121                       # The number of ROB writes (Count)
system.switch_cpus.rob.squashedLoads           393758                       # The number of load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWLoads             0                       # The number of read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWALoads            0                       # The number of atomic read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedStores          271848                       # The number of store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWStores            0                       # The number of read-modify-write store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWAStores            0                       # The number of atomic read-modify-write store instructions squashed (Count)
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps           12528144                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp              36960                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         6079                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            26411                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                28                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               28                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            408                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         36552                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             1                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          816                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       105648                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 106464                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        26112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2729984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 2756096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               4                       # Total snoops (Count)
system.tol2bus.snoopTraffic                       192                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             36993                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000973                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.031181                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   36957     99.90%     99.90% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      36      0.10%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               36993                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 116446598893500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           40810500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            607500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          54866000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         69475                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        32492                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               1                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.141565                       # Number of seconds simulated (Second)
simTicks                                 141565288500                       # Number of ticks simulated (Tick)
finalTick                                116588164182000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    816.38                       # Real time elapsed on the host (Second)
hostTickRate                                173405377                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   52976200                       # Number of bytes of host memory used (Byte)
simInsts                                    110000017                       # Number of instructions simulated (Count)
simOps                                      175234373                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   134741                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     214647                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numOps                      0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                       nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                       nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numRMWLoadInsts             0                       # Number of read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::switch_cpus.data     64461954                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          64461954                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data     64461954                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         64461954                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data     24140203                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        24140203                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data     24140203                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       24140203                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 1466639339459                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 1466639339459                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 1466639339459                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 1466639339459                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data     88602157                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      88602157                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data     88602157                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     88602157                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.272456                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.272456                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.272456                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.272456                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 60755.054109                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 60755.054109                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 60755.054109                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 60755.054109                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    190710091                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        25789                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      4699040                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          196                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      40.584905                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   131.576531                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      2303556                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           2303556                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data     17820757                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      17820757                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data     17820757                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     17820757                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data      6319446                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      6319446                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data      6319446                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      6319446                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 459259713728                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 459259713728                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 459259713728                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 459259713728                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.071324                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.071324                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.071324                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.071324                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 72674.046701                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 72674.046701                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 72674.046701                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 72674.046701                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                6319441                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data     40265308                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        40265308                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data     14930931                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      14930931                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 776809827000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 776809827000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data     55196239                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     55196239                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.270506                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.270506                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 52026.884794                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 52026.884794                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data     10003718                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     10003718                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data      4927213                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      4927213                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data 335793857500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 335793857500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.089267                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.089267                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 68150.870989                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 68150.870989                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data       147166                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total       147166                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data   4830097809                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total   4830097809                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data       147166                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total       147166                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 32820.745342                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 32820.745342                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data       147166                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total       147166                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data   4682931809                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   4682931809                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 31820.745342                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 31820.745342                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data     24196646                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       24196646                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data      9062106                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      9062106                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data 684999414650                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 684999414650                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data     33258752                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     33258752                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.272473                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.272473                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 75589.428622                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 75589.428622                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data      7817039                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      7817039                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data      1245067                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1245067                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data 118782924419                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 118782924419                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.037436                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.037436                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 95402.837292                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 95402.837292                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          4095.991486                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             72509100                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            6323537                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              11.466542                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data  4095.991486                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          555                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         2752                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          782                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          183523756                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         183523756                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                 nan                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                  nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                 nan                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::switch_cpus.inst     11655715                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11655715                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     11655715                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11655715                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          379                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             379                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          379                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            379                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     35700000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     35700000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     35700000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     35700000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst     11656094                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11656094                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     11656094                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11656094                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000033                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000033                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000033                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000033                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 94195.250660                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 94195.250660                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 94195.250660                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 94195.250660                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          223                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     111.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 4                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst           88                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            88                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst           88                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           88                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst          291                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          291                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst          291                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          291                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     27804500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     27804500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     27804500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     27804500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000025                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000025                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000025                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000025                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 95548.109966                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 95548.109966                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 95548.109966                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 95548.109966                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      4                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     11655715                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11655715                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          379                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           379                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     35700000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     35700000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     11656094                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11656094                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000033                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000033                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 94195.250660                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 94195.250660                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst           88                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           88                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst          291                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          291                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     27804500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     27804500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 95548.109966                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 95548.109966                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           612.636271                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             13736008                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                699                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           19650.941345                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   609.636271                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.000732                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.148837                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.149569                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          695                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          694                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.169678                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           23312479                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          23312479                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst              1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data        1492606                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   1492607                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst             1                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data       1492606                       # number of overall hits (Count)
system.l2.overallHits::total                  1492607                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst          290                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data      4610033                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 4610323                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst          290                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data      4610033                       # number of overall misses (Count)
system.l2.overallMisses::total                4610323                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst     27351000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data 426041979000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       426069330000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     27351000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data 426041979000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      426069330000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst          291                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data      6102639                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               6102930                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst          291                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data      6102639                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              6102930                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.996564                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.755416                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.755428                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.996564                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.755416                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.755428                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 94313.793103                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 92416.253636                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    92416.372996                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 94313.793103                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 92416.253636                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   92416.372996                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2012020                       # number of writebacks (Count)
system.l2.writebacks::total                   2012020                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst          290                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data      4610033                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             4610323                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          290                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data      4610033                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            4610323                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst     24451000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data 379941552254                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   379966003254                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     24451000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data 379941552254                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  379966003254                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.996564                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.755416                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.755428                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.996564                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.755416                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.755428                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 84313.793103                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 82416.232650                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 82416.352011                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 84313.793103                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 82416.232650                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 82416.352011                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        4779592                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           67                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             67                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::switch_cpus.data          187                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               187                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::switch_cpus.data       216620                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total          216620                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data       216807                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total        216807                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data     0.999137                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.999137                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data       216620                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total       216620                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data   4216807000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total   4216807000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data     0.999137                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.999137                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 19466.378912                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 19466.378912                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus.inst            1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          290                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              290                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     27351000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     27351000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst          291                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            291                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.996564                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.996564                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 94313.793103                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 94313.793103                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          290                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          290                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     24451000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     24451000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.996564                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.996564                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 84313.793103                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 84313.793103                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data        17882                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 17882                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data      1157556                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1157556                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data 114091346000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   114091346000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data      1175438                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1175438                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.984787                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.984787                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 98562.269126                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 98562.269126                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data      1157556                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1157556                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 102515755561                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 102515755561                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.984787                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.984787                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 88562.242830                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 88562.242830                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data      1474724                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           1474724                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data      3452477                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         3452477                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data 311950633000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 311950633000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data      4927201                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       4927201                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.700697                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.700697                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 90355.600631                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 90355.600631                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data      3452477                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      3452477                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 277425796693                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 277425796693                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.700697                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.700697                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 80355.581425                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 80355.581425                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks            4                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total                4                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks            4                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total            4                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2303556                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2303556                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2303556                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2303556                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 64990.457727                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     12491902                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4845315                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.578140                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    2579.594964                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.045643                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data         0.031591                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst     8.878046                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 62401.907482                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.039361                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.000135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.952178                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.991676                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          65536                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  360                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3276                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                33967                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                27933                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  105940420                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 105940420                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   2012017.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       290.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples   4609519.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.005581182500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       124631                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       124631                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            10324800                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1892282                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     4610323                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2012020                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   4610323                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  2012020                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    514                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.49                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.14                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               4610323                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              2012020                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1616413                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 1552371                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1022119                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  418871                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1863                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2434                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  31282                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  71335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 102397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 120147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 125347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 130649                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 134414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 136685                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 139866                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 141136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 140978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 146849                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 154094                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 140815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 154849                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 131209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   3035                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   1251                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    302                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       124631                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      37.132688                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     26.010842                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     74.279227                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023       124613     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           14      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        124631                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       124631                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.143568                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.122585                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.940124                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           120265     96.50%     96.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              667      0.54%     97.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1083      0.87%     97.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              800      0.64%     98.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              310      0.25%     98.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              394      0.32%     99.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              273      0.22%     99.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              128      0.10%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24              196      0.16%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25              208      0.17%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26              129      0.10%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               73      0.06%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               40      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               35      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30               19      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        124631                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   32896                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               295060672                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            128769280                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2084272741.76042104                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              909610550.47049904                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  141707565500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      21398.40                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        18560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data    295009152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    128767296                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 131105.585250864649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 2083908810.739293575287                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 909596535.735523939133                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          290                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data      4610033                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      2012020                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     12465000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 188749651250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3535400628250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     42982.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     40943.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1757139.90                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        18560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data    295041920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      295060480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        18560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        18560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    128769280                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    128769280                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst          290                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data      4610030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         4610320                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2012020                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2012020                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst       131106                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data   2084140280                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2084271385                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst       131106                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        131106                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    909610550                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        909610550                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    909610550                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst       131106                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data   2084140280                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2993881936                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              4609808                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             2011989                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       292815                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       288896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       300839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       287357                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       287988                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       288438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       301161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       287236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       271766                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       283719                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       282265                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       275877                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       298518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       282473                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       282253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       298207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       126054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       124416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       128236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       126171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       124234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       124557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       126691                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       126541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       124454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       124920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       124094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       125389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       128049                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       126608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       125627                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       125948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            102328216250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           23049040000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       188762116250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22197.93                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           40947.93                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             3820694                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1510003                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            82.88                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           75.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1291096                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   328.243489                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   197.613370                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   326.063682                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       433467     33.57%     33.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       309186     23.95%     57.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       129941     10.06%     67.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        81099      6.28%     73.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        61875      4.79%     78.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        53740      4.16%     82.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        50379      3.90%     86.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        56603      4.38%     91.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       114806      8.89%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1291096                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         295027712                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      128767296                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2084.039916                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              909.596536                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   23.39                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               16.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.11                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               80.50                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      4624942140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2458207455                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    16669972200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    5256018000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 11175384480.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  59370834630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   4364578560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  103919937465                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   734.077814                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10576114750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4727320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 126261853750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      4593504720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2441498070                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    16244049780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    5246564580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 11175384480.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  58860846510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4794042240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  103355890380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   730.093454                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  11671145750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4727320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 125166822750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3452764                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2012020                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2766818                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1157556                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1157556                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3452767                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         216620                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     14216101                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                14216101                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    423829760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                423829760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4826943                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4826943    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4826943                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         19038339500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        24291264500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        9605781                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4778847                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                283130577                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                       2.828276                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                       0.353572                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded               283917112                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded               12                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued              369989005                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued        1241689                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined    121210518                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined    143343146                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples    283108946                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       1.306879                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.222771                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0         188886775     66.72%     66.72% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1          14228957      5.03%     71.74% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2          12006463      4.24%     75.99% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3           8756624      3.09%     79.08% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4          32494199     11.48%     90.56% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5           9318365      3.29%     93.85% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6           6326837      2.23%     96.08% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7           3962634      1.40%     97.48% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8           3121094      1.10%     98.58% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::9           2120671      0.75%     99.33% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::10          1672236      0.59%     99.92% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::11           137074      0.05%     99.97% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::12            77017      0.03%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value           12                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total     283108946                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu         2619508      6.30%      6.30% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0      0.00%      6.30% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%      6.30% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%      6.30% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%      6.30% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%      6.30% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%      6.30% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%      6.30% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%      6.30% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%      6.30% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%      6.30% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%      6.30% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%      6.30% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu         303375      0.73%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc           372      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMatMultAcc            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::Matrix               0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixMov            0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixOP             0      0.00%      7.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead       36508793     87.85%     94.89% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite       2124646      5.11%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdExt              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass           26      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu    124182428     33.56%     33.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult         2197      0.00%     33.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            0      0.00%     33.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0      0.00%     33.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     33.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0      0.00%     33.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     33.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     33.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     33.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc        38686      0.01%     33.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     33.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            0      0.00%     33.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     33.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu     20856074      5.64%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            4      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc       198750      0.05%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::Matrix            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixMov            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixOP            0      0.00%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead    181843776     49.15%     88.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite     42867064     11.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total    369989005                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 1.306779                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                    41556694                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.112319                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads        610380854                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites       224967030                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses    140867527                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads        455504484                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites       180334570                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses     94464230                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses           167759820                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses           243785853                       # Number of vector alu accesses (Count)
system.switch_cpus.numSquashedInsts           1285140                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.timesIdled                     241                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                   21631                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.MemDepUnit__0.insertedLoads     64006142                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores     57787837                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads     24998128                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores     45604694                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__0.MDPLookups    121793943                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__0.LFSTReads     72631900                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.LFSTWrites     46387905                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.hits        70605143                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.predictions    121793943                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__1.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__2.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__3.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::Return       348716      1.20%      1.20% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallDirect       350104      1.21%      2.41% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallIndirect         5927      0.02%      2.43% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectCond     26371391     91.00%     93.44% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectUncond      1775990      6.13%     99.57% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.57% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectUncond       125943      0.43%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::total     28978071                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::Return        78819      0.52%      0.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallDirect        86060      0.57%      1.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallIndirect           77      0.00%      1.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectCond     13930043     92.06%     93.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectUncond       996722      6.59%     99.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectCond            0      0.00%     99.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectUncond        39023      0.26%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::total     15130744                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::Return            3      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallDirect           67      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallIndirect            0      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectCond       397930     99.91%     99.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectUncond           87      0.02%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectUncond          198      0.05%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::total       398285                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::Return       269901      1.95%      1.95% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallDirect       264047      1.91%      3.86% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallIndirect         5850      0.04%      3.90% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectCond     12441327     89.85%     93.74% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectUncond       779267      5.63%     99.37% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.37% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectUncond        86919      0.63%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::total     13847311                       # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::Return            1      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallDirect           27      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectCond       270620     99.92%     99.93% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectUncond           25      0.01%     99.94% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.94% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond          168      0.06%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::total       270841                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.targetProvider_0::NoTarget      6009663     20.74%     20.74% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::BTB     22488683     77.61%     98.34% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::RAS       348713      1.20%     99.55% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::Indirect       131012      0.45%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::total     28978071                       # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetWrong_0::NoBranch        35833      9.00%      9.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::Return       362321     90.97%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallDirect            2      0.00%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallIndirect          129      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::total       398285                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.condPredicted     26371391                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condPredictedTaken     20373604                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus.branchPred.condIncorrect       398285                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.predTakenBTBMiss         4086                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus.branchPred.NotTakenMispredicted        35964                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus.branchPred.TakenMispredicted       362321                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus.branchPred.BTBLookups     28978071                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates        35763                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits        24530218                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.846510                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.BTBMispredicted         4218                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus.branchPred.indirectLookups       131870                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits       131012                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses          858                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::Return       348716      1.20%      1.20% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallDirect       350104      1.21%      2.41% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallIndirect         5927      0.02%      2.43% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectCond     26371391     91.00%     93.44% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectUncond      1775990      6.13%     99.57% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.57% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectUncond       125943      0.43%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::total     28978071                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::Return       348716      7.84%      7.84% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallDirect          836      0.02%      7.86% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallIndirect         5927      0.13%      7.99% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectCond      3964959     89.14%     97.14% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectUncond         1472      0.03%     97.17% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectCond            0      0.00%     97.17% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectUncond       125943      2.83%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::total      4447853                       # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallDirect           67      0.19%      0.19% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallIndirect            0      0.00%      0.19% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectCond        35609     99.57%     99.76% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectUncond           87      0.24%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::total        35763                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallDirect           67      0.19%      0.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectCond        35609     99.57%     99.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectUncond           87      0.24%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::total        35763                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.branchPred.indirectBranchPred.lookups       131870                       # Number of lookups (Count)
system.switch_cpus.branchPred.indirectBranchPred.hits       131012                       # Number of hits of a tag (Count)
system.switch_cpus.branchPred.indirectBranchPred.misses          858                       # Number of misses (Count)
system.switch_cpus.branchPred.indirectBranchPred.targetRecords          198                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords       132068                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus.branchPred.ras.pushes       434850                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus.branchPred.ras.pops         434853                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus.branchPred.ras.squashes       164956                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus.branchPred.ras.used         269901                       # Number of times the RAS is the provider (Count)
system.switch_cpus.branchPred.ras.correct       269900                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.ras.incorrect            1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus.commit.commitSquashedInsts    121196327                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts       398131                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples    272350778                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.597808                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     1.969899                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0    230008996     84.45%     84.45% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1     17124719      6.29%     90.74% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2      2938328      1.08%     91.82% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3      6361232      2.34%     94.16% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4      4435924      1.63%     95.78% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5       691130      0.25%     96.04% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6       586287      0.22%     96.25% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7      4145399      1.52%     97.78% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8       911405      0.33%     98.11% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::9       553471      0.20%     98.31% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::10       113067      0.04%     98.35% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::11       179579      0.07%     98.42% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::12      4301241      1.58%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value           12                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total    272350778                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.functionCalls        269897                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu     75703059     46.50%     46.50% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult         2197      0.00%     46.50% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     46.50% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     46.50% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     46.50% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     46.50% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     46.50% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.50% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     46.50% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc        38686      0.02%     46.52% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     46.52% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     46.52% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.52% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu     17033936     10.46%     56.98% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     56.98% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     56.98% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc       157124      0.10%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::Matrix            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixMov            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixOP            0      0.00%     57.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead     36472424     22.40%     79.48% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite     33405916     20.52%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total    162813342                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples      4301241                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.commitStats0.numInsts    100107136                       # Number of instructions committed (thread level) (Count)
system.switch_cpus.commitStats0.numOps      162813342                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP    100000001                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP    162706207                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi          2.828276                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc          0.353572                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs     69878340                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts    133855954                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts     36472424                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numRMWLoadInsts            0                       # Number of read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numStoreInsts     33405916                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numVecInsts     74339089                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu     75703059     46.50%     46.50% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult         2197      0.00%     46.50% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv            0      0.00%     46.50% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     46.50% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     46.50% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     46.50% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult            0      0.00%     46.50% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.50% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     46.50% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc        38686      0.02%     46.52% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.52% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd            0      0.00%     46.52% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.52% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu     17033936     10.46%     56.98% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp            0      0.00%     56.98% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     56.98% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc       157124      0.10%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     57.08% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead     36472424     22.40%     79.48% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite     33405916     20.52%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total    162813342                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedControl::IsControl     13847311                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsDirectControl     13484641                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsIndirectControl       362670                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCondControl     12441327                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsUncondControl      1405984                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCall       269897                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsReturn       269901                       # Class of control type instructions committed (Count)
system.switch_cpus.decode.idleCycles          8118615                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles     244417092                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles          20970945                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles       9042268                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         560026                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved     19193191                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred           159                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts      293910653                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts           541                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.executeStats0.numInsts    368703864                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop        131044                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches     22493622                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts    181359684                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts     42821737                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate     1.302240                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numCCRegReads     56967948                       # Number of times the CC registers were read (Count)
system.switch_cpus.executeStats0.numCCRegWrites     57983658                       # Number of times the CC registers were written (Count)
system.switch_cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numIntRegReads    341127881                       # Number of times the integer registers were read (Count)
system.switch_cpus.executeStats0.numIntRegWrites    110013648                       # Number of times the integer registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs    224181421                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numMiscRegReads    438668856                       # Number of times the Misc registers were read (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numVecPredRegReads            1                       # Number of times the predicate registers were read (Count)
system.switch_cpus.executeStats0.numVecPredRegWrites            4                       # Number of times the predicate registers were written (Count)
system.switch_cpus.executeStats0.numVecRegReads     77999319                       # Number of times the vector registers were read (Count)
system.switch_cpus.executeStats0.numVecRegWrites     58273200                       # Number of times the vector registers were written (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetch.predictedBranches     22968408                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles             270679971                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles         1120360                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.cacheLines          11656094                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes         45807                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples    283108946                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      1.208404                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     3.115886                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0        236417317     83.51%     83.51% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1          1600140      0.57%     84.07% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2          3559829      1.26%     85.33% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3          2337104      0.83%     86.16% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4          3762856      1.33%     87.48% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5          9580803      3.38%     90.87% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6          3709894      1.31%     92.18% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7          1387625      0.49%     92.67% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8          2063420      0.73%     93.40% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::9          2265102      0.80%     94.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::10          811198      0.29%     94.48% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::11          918596      0.32%     94.81% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::12        14695062      5.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value           12                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total    283108946                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetchStats0.numInsts     209622667                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate     0.740375                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.numBranches     28978071                       # Number of branches fetched (Count)
system.switch_cpus.fetchStats0.branchRate     0.102349                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.icacheStallCycles     11868795                       # ICache total stall cycles (Cycle)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            560026                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles          120424051                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles         26920528                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts      284048168                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts       425141                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts         64006142                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts        57787837                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts            12                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents            972226                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents         25279091                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents       174040                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect       365470                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect        45039                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.PNDLoadViolations            0                       # Number of mem order violations triggered by a PND load (Count)
system.switch_cpus.iew.branchMispredicts       410509                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit        236608282                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount       235331757                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst         151889604                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst         294718946                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.831177                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.515371                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads              433152                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads        27533594                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation       174040                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores       24381861                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads      1058687                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache        4591638                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples     36472422                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean    170.895060                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev   327.628923                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9       19433456     53.28%     53.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19       982997      2.70%     55.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29      1266747      3.47%     59.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39       509211      1.40%     60.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49       407293      1.12%     61.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59       392077      1.07%     63.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69       370552      1.02%     64.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79       344600      0.94%     65.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89       232364      0.64%     65.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99       349937      0.96%     66.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109       227024      0.62%     67.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119       211498      0.58%     67.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129       246607      0.68%     68.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139       449366      1.23%     69.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149       837829      2.30%     72.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159       412884      1.13%     73.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169       287920      0.79%     73.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179       322707      0.88%     74.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189       242870      0.67%     75.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199       283954      0.78%     76.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209       403657      1.11%     77.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219       252569      0.69%     78.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229       187507      0.51%     78.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239       162863      0.45%     79.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249       137522      0.38%     79.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259       142594      0.39%     79.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269       155416      0.43%     80.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279       175969      0.48%     80.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289       280061      0.77%     81.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299       189233      0.52%     81.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows      6573138     18.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         3949                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total     36472422                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         560026                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles         11478619                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles       171404174                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles      7524448                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles          26110074                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles      66031605                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts      289075669                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents       2086203                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents       26297540                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents       25364231                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents       14777120                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands    269528038                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups           692863537                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups        254465107                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups        108211987                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.vecPredLookups            8                       # Number of vector predicate rename lookups (Count)
system.switch_cpus.rename.committedMaps     150325756                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps        119201946                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing           19193                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            5                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts          79068431                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                551940308                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes               578779927                       # The number of ROB writes (Count)
system.switch_cpus.rob.squashedLoads         28711104                       # The number of load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWLoads             0                       # The number of read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWALoads            0                       # The number of atomic read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedStores        25103603                       # The number of store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWStores            0                       # The number of read-modify-write store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWAStores            0                       # The number of atomic read-modify-write store instructions squashed (Count)
system.switch_cpus.thread_0.numInsts        100000001                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps          162706207                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp            4927488                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      4315576                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean            4                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          6783457                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1175438                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1175438                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            291                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       4927201                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq        216807                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp       216807                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          586                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     18958329                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               18958915                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        18880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    537996224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               538015104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4779592                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 128769280                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          11099329                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000076                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.008704                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                11098488     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     841      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            11099329                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 141565288500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         8623151000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            436500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        9262356000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      12639182                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      6319439                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             821                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          821                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
