{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668002130110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668002130110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 09 08:55:29 2022 " "Processing started: Wed Nov 09 08:55:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668002130110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668002130110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemoriaFull_P -c MemoriaFull_P " "Command: quartus_map --read_settings_files=on --write_settings_files=off MemoriaFull_P -c MemoriaFull_P" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668002130110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1668002130948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/digitalesii/rom_proyecto/rom_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/digitalesii/rom_proyecto/rom_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_P-ROM_P_arch " "Found design unit 1: ROM_P-ROM_P_arch" {  } { { "../ROM_Proyecto/ROM_P.vhd" "" { Text "C:/altera/DigitalesII/ROM_Proyecto/ROM_P.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668002131683 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_P " "Found entity 1: ROM_P" {  } { { "../ROM_Proyecto/ROM_P.vhd" "" { Text "C:/altera/DigitalesII/ROM_Proyecto/ROM_P.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668002131683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668002131683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/digitalesii/puertosout_p/puertosout_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/digitalesii/puertosout_p/puertosout_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PuertosOut_P-PuertosOut_P_arch " "Found design unit 1: PuertosOut_P-PuertosOut_P_arch" {  } { { "../PuertosOut_P/PuertosOut_P.vhd" "" { Text "C:/altera/DigitalesII/PuertosOut_P/PuertosOut_P.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668002131698 ""} { "Info" "ISGN_ENTITY_NAME" "1 PuertosOut_P " "Found entity 1: PuertosOut_P" {  } { { "../PuertosOut_P/PuertosOut_P.vhd" "" { Text "C:/altera/DigitalesII/PuertosOut_P/PuertosOut_P.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668002131698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668002131698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/digitalesii/ram_proyecto/ram_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/digitalesii/ram_proyecto/ram_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_P-RAM_P_arch " "Found design unit 1: RAM_P-RAM_P_arch" {  } { { "../RAM_Proyecto/RAM_P.vhd" "" { Text "C:/altera/DigitalesII/RAM_Proyecto/RAM_P.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668002131698 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_P " "Found entity 1: RAM_P" {  } { { "../RAM_Proyecto/RAM_P.vhd" "" { Text "C:/altera/DigitalesII/RAM_Proyecto/RAM_P.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668002131698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668002131698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriafull_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriafull_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaFull_P-MemoriaFull_P_arch " "Found design unit 1: MemoriaFull_P-MemoriaFull_P_arch" {  } { { "MemoriaFull_P.vhd" "" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668002131698 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoriaFull_P " "Found entity 1: MemoriaFull_P" {  } { { "MemoriaFull_P.vhd" "" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668002131698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668002131698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemoriaFull_P " "Elaborating entity \"MemoriaFull_P\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668002131776 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_out_0 MemoriaFull_P.vhd(11) " "VHDL Signal Declaration warning at MemoriaFull_P.vhd(11): used implicit default value for signal \"port_out_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MemoriaFull_P.vhd" "" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1668002131792 "|MemoriaFull_P"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_P ROM_P:ROM " "Elaborating entity \"ROM_P\" for hierarchy \"ROM_P:ROM\"" {  } { { "MemoriaFull_P.vhd" "ROM" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668002131792 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EN ROM_P.vhd(14) " "Verilog HDL or VHDL warning at ROM_P.vhd(14): object \"EN\" assigned a value but never read" {  } { { "../ROM_Proyecto/ROM_P.vhd" "" { Text "C:/altera/DigitalesII/ROM_Proyecto/ROM_P.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668002131808 "|MemoriaFull_P|ROM_P:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_P RAM_P:RAM " "Elaborating entity \"RAM_P\" for hierarchy \"RAM_P:RAM\"" {  } { { "MemoriaFull_P.vhd" "RAM" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668002131839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PuertosOut_P PuertosOut_P:PUER " "Elaborating entity \"PuertosOut_P\" for hierarchy \"PuertosOut_P:PUER\"" {  } { { "MemoriaFull_P.vhd" "PUER" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668002131855 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM_P:RAM\|RW " "RAM logic \"RAM_P:RAM\|RW\" is uninferred due to asynchronous read logic" {  } { { "../RAM_Proyecto/RAM_P.vhd" "RW" { Text "C:/altera/DigitalesII/RAM_Proyecto/RAM_P.vhd" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1668002132323 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1668002132323 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_0\[0\] GND " "Pin \"port_out_0\[0\]\" is stuck at GND" {  } { { "MemoriaFull_P.vhd" "" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668002134949 "|MemoriaFull_P|port_out_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_0\[1\] GND " "Pin \"port_out_0\[1\]\" is stuck at GND" {  } { { "MemoriaFull_P.vhd" "" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668002134949 "|MemoriaFull_P|port_out_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_0\[2\] GND " "Pin \"port_out_0\[2\]\" is stuck at GND" {  } { { "MemoriaFull_P.vhd" "" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668002134949 "|MemoriaFull_P|port_out_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_0\[3\] GND " "Pin \"port_out_0\[3\]\" is stuck at GND" {  } { { "MemoriaFull_P.vhd" "" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668002134949 "|MemoriaFull_P|port_out_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_0\[4\] GND " "Pin \"port_out_0\[4\]\" is stuck at GND" {  } { { "MemoriaFull_P.vhd" "" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668002134949 "|MemoriaFull_P|port_out_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_0\[5\] GND " "Pin \"port_out_0\[5\]\" is stuck at GND" {  } { { "MemoriaFull_P.vhd" "" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668002134949 "|MemoriaFull_P|port_out_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_0\[6\] GND " "Pin \"port_out_0\[6\]\" is stuck at GND" {  } { { "MemoriaFull_P.vhd" "" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668002134949 "|MemoriaFull_P|port_out_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_0\[7\] GND " "Pin \"port_out_0\[7\]\" is stuck at GND" {  } { { "MemoriaFull_P.vhd" "" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668002134949 "|MemoriaFull_P|port_out_0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1668002134949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1668002135340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668002142389 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668002142389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4089 " "Implemented 4089 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "147 " "Implemented 147 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668002143436 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668002143436 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3870 " "Implemented 3870 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668002143436 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668002143436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668002143546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 09 08:55:43 2022 " "Processing ended: Wed Nov 09 08:55:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668002143546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668002143546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668002143546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668002143546 ""}
