{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1394702927999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1394702928001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 03:28:47 2014 " "Processing started: Thu Mar 13 03:28:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1394702928001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1394702928001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDL_Lab6 -c DDL_Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDL_Lab6 -c DDL_Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1394702928001 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1394702929232 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab6.v(90) " "Verilog HDL information at lab6.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "lab6.v" "" { Text "C:/Users/Conrad/Documents/LPCXpresso_6.1.2_177/workspace/DDL_Lab6/DE0_Quartus_Project/lab6.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1394702929426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.v 1 1 " "Found 1 design units, including 1 entities, in source file lab6.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6 " "Found entity 1: lab6" {  } { { "lab6.v" "" { Text "C:/Users/Conrad/Documents/LPCXpresso_6.1.2_177/workspace/DDL_Lab6/DE0_Quartus_Project/lab6.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1394702929431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1394702929431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6 " "Elaborating entity \"lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1394702930903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EN_coeff_calc lab6.v(44) " "Verilog HDL or VHDL warning at lab6.v(44): object \"EN_coeff_calc\" assigned a value but never read" {  } { { "lab6.v" "" { Text "C:/Users/Conrad/Documents/LPCXpresso_6.1.2_177/workspace/DDL_Lab6/DE0_Quartus_Project/lab6.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1394702930909 "|lab6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coefficient lab6.v(54) " "Verilog HDL or VHDL warning at lab6.v(54): object \"coefficient\" assigned a value but never read" {  } { { "lab6.v" "" { Text "C:/Users/Conrad/Documents/LPCXpresso_6.1.2_177/workspace/DDL_Lab6/DE0_Quartus_Project/lab6.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1394702930910 "|lab6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab6.v(616) " "Verilog HDL assignment warning at lab6.v(616): truncated value with size 32 to match size of target (10)" {  } { { "lab6.v" "" { Text "C:/Users/Conrad/Documents/LPCXpresso_6.1.2_177/workspace/DDL_Lab6/DE0_Quartus_Project/lab6.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1394702932002 "|lab6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lab6.v(617) " "Verilog HDL assignment warning at lab6.v(617): truncated value with size 32 to match size of target (12)" {  } { { "lab6.v" "" { Text "C:/Users/Conrad/Documents/LPCXpresso_6.1.2_177/workspace/DDL_Lab6/DE0_Quartus_Project/lab6.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1394702932003 "|lab6"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "lab6.v" "Mult0" { Text "C:/Users/Conrad/Documents/LPCXpresso_6.1.2_177/workspace/DDL_Lab6/DE0_Quartus_Project/lab6.v" 604 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1394702968577 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1394702968577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lab6.v" "" { Text "C:/Users/Conrad/Documents/LPCXpresso_6.1.2_177/workspace/DDL_Lab6/DE0_Quartus_Project/lab6.v" 604 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1394702968805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1394702968806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1394702968806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1394702968806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1394702968806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1394702968806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1394702968806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1394702968806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1394702968806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1394702968806 ""}  } { { "lab6.v" "" { Text "C:/Users/Conrad/Documents/LPCXpresso_6.1.2_177/workspace/DDL_Lab6/DE0_Quartus_Project/lab6.v" 604 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1394702968806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_n4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_n4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_n4t " "Found entity 1: mult_n4t" {  } { { "db/mult_n4t.tdf" "" { Text "C:/Users/Conrad/Documents/LPCXpresso_6.1.2_177/workspace/DDL_Lab6/DE0_Quartus_Project/db/mult_n4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1394702969015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1394702969015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1394703084322 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1394703134585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Conrad/Documents/LPCXpresso_6.1.2_177/workspace/DDL_Lab6/DE0_Quartus_Project/DDL_Lab6.map.smsg " "Generated suppressed messages file C:/Users/Conrad/Documents/LPCXpresso_6.1.2_177/workspace/DDL_Lab6/DE0_Quartus_Project/DDL_Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1394703135250 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1394703137228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1394703137228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8646 " "Implemented 8646 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1394703140691 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1394703140691 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8633 " "Implemented 8633 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1394703140691 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1394703140691 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1394703140691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1394703140812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 03:32:20 2014 " "Processing ended: Thu Mar 13 03:32:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1394703140812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:33 " "Elapsed time: 00:03:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1394703140812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:31 " "Total CPU time (on all processors): 00:03:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1394703140812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1394703140812 ""}
