#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 16 14:37:16 2022
# Process ID: 11708
# Current directory: C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/projeto/palindrome
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12164 C:\Academico\UA\4ano\2semestre\CR\Pratica\Projeto\projeto\palindrome\palindrome.xpr
# Log file: C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/projeto/palindrome/vivado.log
# Journal file: C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/projeto/palindrome\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/projeto/palindrome/palindrome.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/projeto/ip_repo/CounterPalindrome_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/projeto/ip_repo/CheckPalindrome_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/projeto/ip_repo/CheckCountPalindrome_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.387 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd}
Reading block design file <C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s02_mmu
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_buttons
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_displays
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Adding component instance block -- xilinx.com:ip:axi_emc:3.0 - axi_emc_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:user:CheckPalindrome:1.0 - CheckPalindrome_0
Adding component instance block -- xilinx.com:user:CounterPalindrome:1.0 - CounterPalindrome_0
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_gpio_buttons/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_gpio_displays/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_gpio_leds/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_gpio_switches/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /microblaze_0_axi_intc/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Successfully read diagram <mb_design> from block design file <C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1000.387 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_intf_nets CheckPalindrome_0_M00_AXI] [get_bd_cells CheckPalindrome_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M09_AXI] [get_bd_cells CounterPalindrome_0]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/projeto/ip_repo/CheckPalindrome_1.0/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/projeto/ip_repo/CounterPalindrome_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/projeto/ip_repo/CheckPalindrome_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/projeto/ip_repo/CheckCountPalindrome_1.0'.
