/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_arcss_misc.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/28/11 1:34a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 17:44:18 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_vice2_arcss_misc.h $
 * 
 * Hydra_Software_Devel/1   10/28/11 1:34a vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_ARCSS_MISC_H__
#define BCHP_VICE2_ARCSS_MISC_H__

/***************************************************************************
 *VICE2_ARCSS_MISC - VICE2 ARCSS MISC Control Registers
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_MISC_SYNC_GLOBAL_RBUS   0x00782000 /* Sync Global Rbus */
#define BCHP_VICE2_ARCSS_MISC_INIT_SYS_REG_ADDR_OFFSET 0x00782004 /* System Registers Address Space Offset */
#define BCHP_VICE2_ARCSS_MISC_INIT_SYS_ARC_CONFIG 0x00782008 /* ARC CONFIG */
#define BCHP_VICE2_ARCSS_MISC_JTAG               0x0078200c /* JTAG */
#define BCHP_VICE2_ARCSS_MISC_STC0_LOWER         0x00782010 /* STC0 LOWER 32bit */
#define BCHP_VICE2_ARCSS_MISC_STC0_UPPER         0x00782014 /* STC0 UPPER 10bit */
#define BCHP_VICE2_ARCSS_MISC_STC1_LOWER         0x00782018 /* STC1 LOWER 32bit */
#define BCHP_VICE2_ARCSS_MISC_STC1_UPPER         0x0078201c /* STC1 UPPER 10bit */
#define BCHP_VICE2_ARCSS_MISC_STC0_CTRL          0x00782020 /* STC 0 Control */
#define BCHP_VICE2_ARCSS_MISC_STC1_CTRL          0x00782024 /* STC 1 Control */
#define BCHP_VICE2_ARCSS_MISC_MISC_CTRL          0x00782030 /* MISC Control */

/***************************************************************************
 *SYNC_GLOBAL_RBUS - Sync Global Rbus
 ***************************************************************************/
/* VICE2_ARCSS_MISC :: SYNC_GLOBAL_RBUS :: DATA [31:00] */
#define BCHP_VICE2_ARCSS_MISC_SYNC_GLOBAL_RBUS_DATA_MASK           0xffffffff
#define BCHP_VICE2_ARCSS_MISC_SYNC_GLOBAL_RBUS_DATA_SHIFT          0
#define BCHP_VICE2_ARCSS_MISC_SYNC_GLOBAL_RBUS_DATA_DEFAULT        0

/***************************************************************************
 *INIT_SYS_REG_ADDR_OFFSET - System Registers Address Space Offset
 ***************************************************************************/
/* VICE2_ARCSS_MISC :: INIT_SYS_REG_ADDR_OFFSET :: OFFSET [31:00] */
#define BCHP_VICE2_ARCSS_MISC_INIT_SYS_REG_ADDR_OFFSET_OFFSET_MASK 0xffffffff
#define BCHP_VICE2_ARCSS_MISC_INIT_SYS_REG_ADDR_OFFSET_OFFSET_SHIFT 0
#define BCHP_VICE2_ARCSS_MISC_INIT_SYS_REG_ADDR_OFFSET_OFFSET_DEFAULT 0

/***************************************************************************
 *INIT_SYS_ARC_CONFIG - ARC CONFIG
 ***************************************************************************/
/* VICE2_ARCSS_MISC :: INIT_SYS_ARC_CONFIG :: reserved0 [31:01] */
#define BCHP_VICE2_ARCSS_MISC_INIT_SYS_ARC_CONFIG_reserved0_MASK   0xfffffffe
#define BCHP_VICE2_ARCSS_MISC_INIT_SYS_ARC_CONFIG_reserved0_SHIFT  1

/* VICE2_ARCSS_MISC :: INIT_SYS_ARC_CONFIG :: SEL [00:00] */
#define BCHP_VICE2_ARCSS_MISC_INIT_SYS_ARC_CONFIG_SEL_MASK         0x00000001
#define BCHP_VICE2_ARCSS_MISC_INIT_SYS_ARC_CONFIG_SEL_SHIFT        0
#define BCHP_VICE2_ARCSS_MISC_INIT_SYS_ARC_CONFIG_SEL_DEFAULT      0

/***************************************************************************
 *JTAG - JTAG
 ***************************************************************************/
/* VICE2_ARCSS_MISC :: JTAG :: reserved0 [31:01] */
#define BCHP_VICE2_ARCSS_MISC_JTAG_reserved0_MASK                  0xfffffffe
#define BCHP_VICE2_ARCSS_MISC_JTAG_reserved0_SHIFT                 1

/* VICE2_ARCSS_MISC :: JTAG :: CONFIG [00:00] */
#define BCHP_VICE2_ARCSS_MISC_JTAG_CONFIG_MASK                     0x00000001
#define BCHP_VICE2_ARCSS_MISC_JTAG_CONFIG_SHIFT                    0
#define BCHP_VICE2_ARCSS_MISC_JTAG_CONFIG_DEFAULT                  0

/***************************************************************************
 *STC0_LOWER - STC0 LOWER 32bit
 ***************************************************************************/
/* VICE2_ARCSS_MISC :: STC0_LOWER :: COUNT [31:00] */
#define BCHP_VICE2_ARCSS_MISC_STC0_LOWER_COUNT_MASK                0xffffffff
#define BCHP_VICE2_ARCSS_MISC_STC0_LOWER_COUNT_SHIFT               0
#define BCHP_VICE2_ARCSS_MISC_STC0_LOWER_COUNT_DEFAULT             0

/***************************************************************************
 *STC0_UPPER - STC0 UPPER 10bit
 ***************************************************************************/
/* VICE2_ARCSS_MISC :: STC0_UPPER :: reserved0 [31:10] */
#define BCHP_VICE2_ARCSS_MISC_STC0_UPPER_reserved0_MASK            0xfffffc00
#define BCHP_VICE2_ARCSS_MISC_STC0_UPPER_reserved0_SHIFT           10

/* VICE2_ARCSS_MISC :: STC0_UPPER :: COUNT [09:00] */
#define BCHP_VICE2_ARCSS_MISC_STC0_UPPER_COUNT_MASK                0x000003ff
#define BCHP_VICE2_ARCSS_MISC_STC0_UPPER_COUNT_SHIFT               0
#define BCHP_VICE2_ARCSS_MISC_STC0_UPPER_COUNT_DEFAULT             0

/***************************************************************************
 *STC1_LOWER - STC1 LOWER 32bit
 ***************************************************************************/
/* VICE2_ARCSS_MISC :: STC1_LOWER :: COUNT [31:00] */
#define BCHP_VICE2_ARCSS_MISC_STC1_LOWER_COUNT_MASK                0xffffffff
#define BCHP_VICE2_ARCSS_MISC_STC1_LOWER_COUNT_SHIFT               0
#define BCHP_VICE2_ARCSS_MISC_STC1_LOWER_COUNT_DEFAULT             0

/***************************************************************************
 *STC1_UPPER - STC1 UPPER 10bit
 ***************************************************************************/
/* VICE2_ARCSS_MISC :: STC1_UPPER :: reserved0 [31:10] */
#define BCHP_VICE2_ARCSS_MISC_STC1_UPPER_reserved0_MASK            0xfffffc00
#define BCHP_VICE2_ARCSS_MISC_STC1_UPPER_reserved0_SHIFT           10

/* VICE2_ARCSS_MISC :: STC1_UPPER :: COUNT [09:00] */
#define BCHP_VICE2_ARCSS_MISC_STC1_UPPER_COUNT_MASK                0x000003ff
#define BCHP_VICE2_ARCSS_MISC_STC1_UPPER_COUNT_SHIFT               0
#define BCHP_VICE2_ARCSS_MISC_STC1_UPPER_COUNT_DEFAULT             0

/***************************************************************************
 *STC0_CTRL - STC 0 Control
 ***************************************************************************/
/* VICE2_ARCSS_MISC :: STC0_CTRL :: reserved0 [31:04] */
#define BCHP_VICE2_ARCSS_MISC_STC0_CTRL_reserved0_MASK             0xfffffff0
#define BCHP_VICE2_ARCSS_MISC_STC0_CTRL_reserved0_SHIFT            4

/* VICE2_ARCSS_MISC :: STC0_CTRL :: MODE42B [03:03] */
#define BCHP_VICE2_ARCSS_MISC_STC0_CTRL_MODE42B_MASK               0x00000008
#define BCHP_VICE2_ARCSS_MISC_STC0_CTRL_MODE42B_SHIFT              3
#define BCHP_VICE2_ARCSS_MISC_STC0_CTRL_MODE42B_DEFAULT            0

/* VICE2_ARCSS_MISC :: STC0_CTRL :: SEL [02:00] */
#define BCHP_VICE2_ARCSS_MISC_STC0_CTRL_SEL_MASK                   0x00000007
#define BCHP_VICE2_ARCSS_MISC_STC0_CTRL_SEL_SHIFT                  0
#define BCHP_VICE2_ARCSS_MISC_STC0_CTRL_SEL_DEFAULT                0

/***************************************************************************
 *STC1_CTRL - STC 1 Control
 ***************************************************************************/
/* VICE2_ARCSS_MISC :: STC1_CTRL :: reserved0 [31:04] */
#define BCHP_VICE2_ARCSS_MISC_STC1_CTRL_reserved0_MASK             0xfffffff0
#define BCHP_VICE2_ARCSS_MISC_STC1_CTRL_reserved0_SHIFT            4

/* VICE2_ARCSS_MISC :: STC1_CTRL :: MODE42B [03:03] */
#define BCHP_VICE2_ARCSS_MISC_STC1_CTRL_MODE42B_MASK               0x00000008
#define BCHP_VICE2_ARCSS_MISC_STC1_CTRL_MODE42B_SHIFT              3
#define BCHP_VICE2_ARCSS_MISC_STC1_CTRL_MODE42B_DEFAULT            0

/* VICE2_ARCSS_MISC :: STC1_CTRL :: SEL [02:00] */
#define BCHP_VICE2_ARCSS_MISC_STC1_CTRL_SEL_MASK                   0x00000007
#define BCHP_VICE2_ARCSS_MISC_STC1_CTRL_SEL_SHIFT                  0
#define BCHP_VICE2_ARCSS_MISC_STC1_CTRL_SEL_DEFAULT                0

/***************************************************************************
 *MISC_CTRL - MISC Control
 ***************************************************************************/
/* VICE2_ARCSS_MISC :: MISC_CTRL :: reserved0 [31:02] */
#define BCHP_VICE2_ARCSS_MISC_MISC_CTRL_reserved0_MASK             0xfffffffc
#define BCHP_VICE2_ARCSS_MISC_MISC_CTRL_reserved0_SHIFT            2

/* VICE2_ARCSS_MISC :: MISC_CTRL :: CLEAR [01:01] */
#define BCHP_VICE2_ARCSS_MISC_MISC_CTRL_CLEAR_MASK                 0x00000002
#define BCHP_VICE2_ARCSS_MISC_MISC_CTRL_CLEAR_SHIFT                1
#define BCHP_VICE2_ARCSS_MISC_MISC_CTRL_CLEAR_DEFAULT              0

/* VICE2_ARCSS_MISC :: MISC_CTRL :: ENABLE [00:00] */
#define BCHP_VICE2_ARCSS_MISC_MISC_CTRL_ENABLE_MASK                0x00000001
#define BCHP_VICE2_ARCSS_MISC_MISC_CTRL_ENABLE_SHIFT               0
#define BCHP_VICE2_ARCSS_MISC_MISC_CTRL_ENABLE_DEFAULT             0

#endif /* #ifndef BCHP_VICE2_ARCSS_MISC_H__ */

/* End of File */
