#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Mar  3 17:16:16 2024
# Process ID: 731732
# Current directory: /home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_adc_spi_wrapper_0_0_synth_1
# Command line: vivado -log design_1_adc_spi_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_adc_spi_wrapper_0_0.tcl
# Log file: /home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_adc_spi_wrapper_0_0_synth_1/design_1_adc_spi_wrapper_0_0.vds
# Journal file: /home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_adc_spi_wrapper_0_0_synth_1/vivado.jou
# Running On: yihongliu-SER, OS: Linux, CPU Frequency: 3253.066 MHz, CPU Physical cores: 16, Host memory: 64168 MB
#-----------------------------------------------------------
source design_1_adc_spi_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/media/yihongliu/linux_data/Downloads/vivado-library-master'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_adc_spi_wrapper_0_0
Command: synth_design -top design_1_adc_spi_wrapper_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 731752
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.742 ; gain = 403.715 ; free physical = 43963 ; free virtual = 56939
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'tx_delay' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:35]
WARNING: [Synth 8-6901] identifier 'clk_en' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:36]
WARNING: [Synth 8-6901] identifier 'sdo0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:38]
WARNING: [Synth 8-6901] identifier 'sdo1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_adc_spi_wrapper_0_0' [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_adc_spi_wrapper_0_0/synth/design_1_adc_spi_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'adc_spi_wrapper' [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adc_spi_wrapper' (0#1) [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adc_spi_wrapper_0_0' (0#1) [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_adc_spi_wrapper_0_0/synth/design_1_adc_spi_wrapper_0_0.v:53]
WARNING: [Synth 8-3848] Net ram_rst in module/entity adc_spi_wrapper does not have driver. [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:22]
WARNING: [Synth 8-3848] Net pos_r_0 in module/entity adc_spi_wrapper does not have driver. [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:216]
WARNING: [Synth 8-3848] Net neg_r_0 in module/entity adc_spi_wrapper does not have driver. [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:218]
WARNING: [Synth 8-3848] Net pos_r_1 in module/entity adc_spi_wrapper does not have driver. [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:217]
WARNING: [Synth 8-3848] Net neg_r_1 in module/entity adc_spi_wrapper does not have driver. [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:219]
WARNING: [Synth 8-7129] Port ram_rst in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[11] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[10] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[9] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[8] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[7] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[6] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[5] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[4] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[3] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[2] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[1] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[0] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[11] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[10] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[9] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[8] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[7] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[6] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[5] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[4] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[3] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[2] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[1] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[0] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[11] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[10] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[9] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[8] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[7] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[6] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[5] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[4] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[3] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[2] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[1] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[0] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_1[11] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_1[10] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_1[9] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_1[8] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_1[7] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_1[6] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_1[5] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_1[4] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_1[3] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_1[2] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_1[1] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_1[0] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCK0 in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[31] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[30] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[29] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[28] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[27] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[26] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[25] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[24] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[23] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[22] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[21] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[20] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[19] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[18] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ila_clk in module adc_spi_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2099.711 ; gain = 484.684 ; free physical = 43859 ; free virtual = 56835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2114.555 ; gain = 499.527 ; free physical = 43857 ; free virtual = 56833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2114.555 ; gain = 499.527 ; free physical = 43857 ; free virtual = 56833
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2114.555 ; gain = 0.000 ; free physical = 43857 ; free virtual = 56833
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.305 ; gain = 0.000 ; free physical = 43883 ; free virtual = 56859
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2264.340 ; gain = 0.000 ; free physical = 43883 ; free virtual = 56859
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43866 ; free virtual = 56842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43866 ; free virtual = 56842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43866 ; free virtual = 56842
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_delay_reg' in module 'adc_spi_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE4 |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE5 |                              101 |                              101
                 iSTATE2 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_delay_reg' using encoding 'sequential' in module 'adc_spi_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43865 ; free virtual = 56842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   31 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 29    
	   4 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_adc_spi_wrapper_0_0 has port axi_addr[31] driven by constant 0
WARNING: [Synth 8-7129] Port ram_rst in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[11] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[10] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[9] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[8] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[7] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[6] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[5] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[4] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[3] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[2] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[1] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_0[0] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[11] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[10] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[9] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[8] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[7] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[6] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[5] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[4] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[3] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[2] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[1] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg_0[0] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[11] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[10] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[9] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[8] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[7] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[6] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[5] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[4] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[3] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos_1[2] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43846 ; free virtual = 56823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43842 ; free virtual = 56819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43842 ; free virtual = 56819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43841 ; free virtual = 56818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43834 ; free virtual = 56811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43834 ; free virtual = 56811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43834 ; free virtual = 56811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43834 ; free virtual = 56811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43834 ; free virtual = 56811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43834 ; free virtual = 56811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT2   |    24|
|3     |LUT3   |    14|
|4     |LUT4   |    15|
|5     |LUT5   |    91|
|6     |LUT6   |    21|
|7     |FDRE   |   204|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43834 ; free virtual = 56811
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2264.340 ; gain = 499.527 ; free physical = 43834 ; free virtual = 56811
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2264.340 ; gain = 649.312 ; free physical = 43834 ; free virtual = 56811
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.340 ; gain = 0.000 ; free physical = 44119 ; free virtual = 57096
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.340 ; gain = 0.000 ; free physical = 44124 ; free virtual = 57101
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 228c1bb6
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2264.340 ; gain = 974.555 ; free physical = 44123 ; free virtual = 57100
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1804.553; main = 1477.156; forked = 372.129
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3222.863; main = 2264.309; forked = 990.570
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.316 ; gain = 0.000 ; free physical = 44123 ; free virtual = 57100
INFO: [Common 17-1381] The checkpoint '/home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_adc_spi_wrapper_0_0_synth_1/design_1_adc_spi_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_adc_spi_wrapper_0_0, cache-ID = 0f7bd3c888aff51d
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.316 ; gain = 0.000 ; free physical = 44140 ; free virtual = 57117
INFO: [Common 17-1381] The checkpoint '/home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_adc_spi_wrapper_0_0_synth_1/design_1_adc_spi_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_adc_spi_wrapper_0_0_utilization_synth.rpt -pb design_1_adc_spi_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  3 17:16:41 2024...
