/*
 * Instance header file for PIC32CM6408JH00064
 *
 * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2022-03-14T06:27:59Z */
#ifndef _PIC32CMJH00_PTC_INSTANCE_
#define _PIC32CMJH00_PTC_INSTANCE_


/* ========== Instance Parameter definitions for PTC peripheral ========== */
#define PTC_DMAC_ID_EOC                          (46)       /* Index of DMA EOC trigger */
#define PTC_DMAC_ID_SEQ                          (48)       /* Index of DMA SEQ trigger */
#define PTC_DMAC_ID_WCOMP                        (47)       /* Index of DMA WCOMP trigger */
#define PTC_GCLK_ID                              (37)       /* Index of Generic Clock */
#define PTC_INSTANCE_ID                          (86)       
#define PTC_MUTUAL_CAP_CHANNELS_NUM              (256)      /* Number of mutual-capacitance channels */
#define PTC_SELF_CAP_CHANNELS_NUM                (32)       /* Number of self-capacitance channels */
#define PTC_X_LINES_NUM                          (16)       /* Number of X lines */
#define PTC_Y_LINES_NUM                          (32)       /* Number of Y lines */

#endif /* _PIC32CMJH00_PTC_INSTANCE_ */
