#Build: Synplify Pro (R) T-2022.09M-SP2, Build 096R, Mar  8 2023
#install: /usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro
#OS: Linux 
#Hostname: ideapad

# Wed Oct 23 16:26:13 2024

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: /usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro
OS: Ubuntu 24.04.1 LTS
Hostname: ideapad
max virtual memory: unlimited (bytes)
max user processes: 30975
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys HDL Compiler, Version comp202209synp2, Build 096R, Built Mar  8 2023 09:23:09, @4639882

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: /usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro
OS: Ubuntu 24.04.1 LTS
Hostname: ideapad
max virtual memory: unlimited (bytes)
max user processes: 30975
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys VHDL Compiler, Version comp202209synp2, Build 096R, Built Mar  8 2023 09:23:09, @4639882

@N|Running in 64-bit mode
@N|stack limit increased to max
@N:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/top_sd/top_sd.vhd":19:7:19:12|Top entity is set to top_sd.
Options changed - recompiling
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/usram_128to9216x8.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/Actel/DirectCore/COREAHBLSRAM/2.2.104/rtl/vhdl/core/coreahblsram_pkg.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_package.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_cfu.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_clockgate.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/xbus2ahblite_bridge.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/CoreAHBLSRAM.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_bitmanip.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_cond.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_fpu.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_muldiv.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_decompressor.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_pmp.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xbus.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_bootloader_image.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_boot_rom.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cache.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cfs.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_crc.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_debug_dm.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_debug_dtm.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dma.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gptmr.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.entity.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_neoled.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_onewire.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_pwm.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sdi.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_slink.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_spi.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_trng.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_twi.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_wdt.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xip.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xirq.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/top_sd/top_sd.vhd'.
VHDL syntax check successful!
Options changed - recompiling
@N: CD231 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/top_sd/top_sd.vhd":19:7:19:12|Synthesizing work.top_sd.rtl.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/xbus2ahblite_bridge.vhd":15:7:15:25|Synthesizing neorv32.xbus2ahblite_bridge.xbus2ahblite_bridge_rtl.
Post processing for neorv32.xbus2ahblite_bridge.xbus2ahblite_bridge_rtl
Running optimization stage 1 on xbus2ahblite_bridge .......
Finished optimization stage 1 on xbus2ahblite_bridge (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
@N: CD630 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":790:10:790:17|Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0.vhd":39:7:39:12|Synthesizing work.osc_c0.rtl.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":8:7:8:25|Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
Post processing for work.osc_c0_osc_c0_0_osc.def_arch
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":15:10:15:19|Signal XTLOSC_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":12:10:12:27|Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.
Finished optimization stage 1 on OSC_C0_OSC_C0_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Post processing for work.osc_c0.rtl
Running optimization stage 1 on OSC_C0 .......
Finished optimization stage 1 on OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
@N: CD630 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":207:10:207:12|Synthesizing smartfusion2.or2.syn_black_box.
Post processing for smartfusion2.or2.syn_black_box
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":17:7:17:38|Synthesizing work.neorv32_processortop_minimalboot.neorv32_processortop_minimalboot_rtl.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port mtime_time_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port neoled_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port cfs_out_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port pwm_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port onewire_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port twi_scl_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port twi_sda_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port sdi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port spi_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port spi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port spi_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port uart1_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port uart1_txd_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port uart0_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xip_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xip_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xip_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_lst_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_val_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_dst_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_rx_rdy_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port jtag_tdo_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":23:7:23:17|Synthesizing neorv32.neorv32_top.neorv32_top_rtl.
@N: CD231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":271:20:271:21|Using onehot encoding for type cg_en_enum_t. For example, enumeration cg_cfs is mapped to "10000000000".
@N: CD231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":315:19:315:20|Using onehot encoding for type firq_enum_t. For example, enumeration firq_trng is mapped to "1000000000000000".
@N: CD231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":304:25:304:26|Using onehot encoding for type io_devices_enum_t. For example, enumeration iodev_ocd is mapped to "100000000000000000000".
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":281:9:281:15|Signal dmi_req.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":281:9:281:15|Signal dmi_req.op is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":281:9:281:15|Signal dmi_req.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":282:9:282:15|Signal dmi_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":282:9:282:15|Signal dmi_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.fence is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.priv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.src is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.stb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.ben is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.fence is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.priv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.src is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.stb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.ben is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":18:7:18:21|Synthesizing neorv32.neorv32_sysinfo.neorv32_sysinfo_rtl.
Post processing for neorv32.neorv32_sysinfo.neorv32_sysinfo_rtl
Running optimization stage 1 on neorv32_sysinfo .......
Finished optimization stage 1 on neorv32_sysinfo (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 183MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":24:7:24:18|Synthesizing neorv32.neorv32_uart.neorv32_uart_rtl.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":18:7:18:18|Synthesizing neorv32.neorv32_fifo.neorv32_fifo_rtl.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Signal fifo_mem_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":57:37:57:44|Signal r_pnt_ff is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":60:9:60:12|Signal diff is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for neorv32.neorv32_fifo.neorv32_fifo_rtl
Running optimization stage 1 on neorv32_fifo .......
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 0 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 1 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 2 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 3 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 4 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 5 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 6 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 7 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL177 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":242:6:242:7|Sharing sequential element avail_o and merging half_o. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on neorv32_fifo (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)
Post processing for neorv32.neorv32_uart.neorv32_uart_rtl
Running optimization stage 1 on neorv32_uart .......
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":321:4:321:5|Pruning unused register tx_engine.done_3. Make sure that there are no unused intermediate registers.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.data(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.data(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.data(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Finished optimization stage 1 on neorv32_uart (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 188MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":18:7:18:19|Synthesizing neorv32.neorv32_mtime.neorv32_mtime_rtl.
Post processing for neorv32.neorv32_mtime.neorv32_mtime_rtl
Running optimization stage 1 on neorv32_mtime .......
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":53:4:53:5|All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Finished optimization stage 1 on neorv32_mtime (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 188MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":18:7:18:18|Synthesizing neorv32.neorv32_gpio.neorv32_gpio_rtl.
Post processing for neorv32.neorv32_gpio.neorv32_gpio_rtl
Running optimization stage 1 on neorv32_gpio .......
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":90:4:90:5|Pruning unused bits 63 to 8 of din_3(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Pruning register bits 31 to 8 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Pruning register bits 63 to 8 of dout(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on neorv32_gpio (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 188MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":382:7:382:27|Synthesizing neorv32.neorv32_bus_io_switch.neorv32_bus_io_switch_rtl.
Post processing for neorv32.neorv32_bus_io_switch.neorv32_bus_io_switch_rtl
Running optimization stage 1 on neorv32_bus_io_switch .......
Finished optimization stage 1 on neorv32_bus_io_switch (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xbus.vhd":20:7:20:18|Synthesizing neorv32.neorv32_xbus.neorv32_xbus_rtl.
Post processing for neorv32.neorv32_xbus.neorv32_xbus_rtl
Running optimization stage 1 on neorv32_xbus .......
Finished optimization stage 1 on neorv32_xbus (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":18:7:18:18|Synthesizing neorv32.neorv32_dmem.neorv32_dmem_rtl.
Post processing for neorv32.neorv32_dmem.neorv32_dmem_rtl
Running optimization stage 1 on neorv32_dmem .......
@N: CL134 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:45:31:54|Found RAM mem_ram_b3, depth=2048, width=8
@N: CL134 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:33:31:42|Found RAM mem_ram_b2, depth=2048, width=8
@N: CL134 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:21:31:30|Found RAM mem_ram_b1, depth=2048, width=8
@N: CL134 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:9:31:18|Found RAM mem_ram_b0, depth=2048, width=8
Finished optimization stage 1 on neorv32_dmem (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":173:7:173:25|Synthesizing neorv32.neorv32_bus_gateway.neorv32_bus_gateway_rtl.
Post processing for neorv32.neorv32_bus_gateway.neorv32_bus_gateway_rtl
Running optimization stage 1 on neorv32_bus_gateway .......
Finished optimization stage 1 on neorv32_bus_gateway (CPU Time 0h:00m:00s, Memory Used current: 190MB peak: 190MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":20:7:20:24|Synthesizing neorv32.neorv32_bus_switch.neorv32_bus_switch_rtl.
Post processing for neorv32.neorv32_bus_switch.neorv32_bus_switch_rtl
Running optimization stage 1 on neorv32_bus_switch .......
Finished optimization stage 1 on neorv32_bus_switch (CPU Time 0h:00m:00s, Memory Used current: 190MB peak: 190MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu.vhd":23:7:23:17|Synthesizing neorv32.neorv32_cpu.neorv32_cpu_rtl.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":18:7:18:21|Synthesizing neorv32.neorv32_cpu_lsu.neorv32_cpu_lsu_rtl.
Post processing for neorv32.neorv32_cpu_lsu.neorv32_cpu_lsu_rtl
Running optimization stage 1 on neorv32_cpu_lsu .......
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":80:4:80:5|Optimizing register bit bus_req_o.rvso to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":80:4:80:5|Pruning unused register bus_req_o.rvso. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on neorv32_cpu_lsu (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 191MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":18:7:18:21|Synthesizing neorv32.neorv32_cpu_alu.neorv32_cpu_cpu_rtl.
@N: CD604 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":136:6:136:26|OTHERS clause is not synthesized.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":80:9:80:18|Signal fpu_csr_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":80:21:80:30|Signal cfu_csr_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":81:9:81:18|Signal fpu_csr_we is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":81:21:81:30|Signal cfu_csr_we is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":82:9:82:18|Signal fpu_csr_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":82:21:82:30|Signal cfu_csr_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":85:9:85:15|Signal cfu_run is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":86:9:86:16|Signal cfu_done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":87:9:87:16|Signal cfu_wait is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":88:9:88:15|Signal cfu_res is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":21:7:21:28|Synthesizing neorv32.neorv32_cpu_cp_shifter.neorv32_cpu_cp_shifter_rtl.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":55:9:55:16|Signal bs_level is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":56:9:56:15|Signal bs_sign is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":57:9:57:16|Signal bs_start is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":58:9:58:17|Signal bs_result is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for neorv32.neorv32_cpu_cp_shifter.neorv32_cpu_cp_shifter_rtl
Running optimization stage 1 on neorv32_cpu_cp_shifter .......
Finished optimization stage 1 on neorv32_cpu_cp_shifter (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 191MB)
Post processing for neorv32.neorv32_cpu_alu.neorv32_cpu_cpu_rtl
Running optimization stage 1 on neorv32_cpu_alu .......
Finished optimization stage 1 on neorv32_cpu_alu (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 191MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":28:7:28:25|Synthesizing neorv32.neorv32_cpu_regfile.neorv32_cpu_regfile_rtl.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":62:9:62:16|Signal rs3_addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":63:9:63:16|Signal rs4_addr is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for neorv32.neorv32_cpu_regfile.neorv32_cpu_regfile_rtl
Running optimization stage 1 on neorv32_cpu_regfile .......
@N: CL134 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":56:9:56:16|Found RAM reg_file, depth=32, width=32
@N: CL134 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":56:9:56:16|Found RAM reg_file, depth=32, width=32
Finished optimization stage 1 on neorv32_cpu_regfile (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 191MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":29:7:29:25|Synthesizing neorv32.neorv32_cpu_control.neorv32_cpu_control_rtl.
@N: CD233 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":110:28:110:29|Using sequential encoding for type fetch_engine_state_t.
@N: CD231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":157:30:157:31|Using onehot encoding for type execute_engine_state_t. For example, enumeration dispatch is mapped to "1000000000000".
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":737:74:737:89|Signal hw_trigger_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.ci_i32 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.ci_i16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_clr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_set is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":266:9:266:19|Signal hpmevent_we is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":18:7:18:18|Synthesizing neorv32.neorv32_fifo.neorv32_fifo_rtl.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":51:9:51:16|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for neorv32.neorv32_fifo.neorv32_fifo_rtl
Running optimization stage 1 on neorv32_fifo .......
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":202:8:202:9|Removing unused bit 1 of r_pnt_ff_1(1 downto 0). Either assign all bits or reduce the width of the signal.
@N: CL134 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Found RAM fifo_mem, depth=2, width=17
Finished optimization stage 1 on neorv32_fifo (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for neorv32.neorv32_cpu_control.neorv32_cpu_control_rtl
Running optimization stage 1 on neorv32_cpu_control .......
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 0 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 1 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 2 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 3 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 4 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 5 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 6 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 7 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 8 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 9 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 10 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 11 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 12 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 13 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 14 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 15 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 16 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 17 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 18 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 19 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 20 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 21 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 22 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 23 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 24 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 25 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 26 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 27 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 28 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 29 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 30 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 31 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 0 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 1 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 2 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 3 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 4 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 5 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 6 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 7 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 8 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 9 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 10 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 11 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 12 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 13 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 14 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 15 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_clr is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_set is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align is floating; a simulation mismatch is possible.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_15_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_14_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_13_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_12_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_11_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_10_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_9_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_8_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_7_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_6_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_5_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_4_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_3_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_1_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Pruning unused register cnt.hi_1_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Pruning unused register cnt.ovf_1_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Pruning unused register cnt.lo_1_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.tdata2_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.tdata1_dmode_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.tdata1_execute_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dscratch0_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dpc_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_cause_4(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_prv_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_ebreaku_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_ebreakm_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.mcounteren_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_debug_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_trap_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_sleep_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_priv_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.ir_opcode_3(6 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.ir_funct12_3(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.ir_funct3_2(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.lsu_priv_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.lsu_mo_we_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.rf_rd_2(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.rf_rs2_2(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.rf_rs1_3(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1387:4:1387:5|Removing unused bit 5 of trap_ctrl.cause_34(6 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Pruning unused bits 20 to 19 of trap_ctrl.irq_pnd_9(20 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Removing unused bit 0 of execute_engine.link_pc_2(31 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Removing unused bit 0 of execute_engine.next_pc_10(31 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.privilege are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mstatus_tw are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mstatus_mprv are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mstatus_mpp are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.dcsr_step are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Optimizing register bit fetch_engine.priv to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Optimizing register bit execute_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1292:4:1292:5|Optimizing register bit trap_ctrl.exc_buf(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1292:4:1292:5|Optimizing register bit trap_ctrl.exc_buf(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Optimizing register bit csr.mepc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Optimizing register bit csr.mtvec(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1292:4:1292:5|Pruning register bits 10 to 9 of trap_ctrl.exc_buf(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 0 of execute_engine.pc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning register bit 1 of csr.mtvec(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning register bit 0 of csr.mepc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Pruning unused register fetch_engine.priv. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on neorv32_cpu_control (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 209MB)
Post processing for neorv32.neorv32_cpu.neorv32_cpu_rtl
Running optimization stage 1 on neorv32_cpu .......
Finished optimization stage 1 on neorv32_cpu (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 209MB)
Post processing for neorv32.neorv32_top.neorv32_top_rtl
Running optimization stage 1 on neorv32_top .......
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.err is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.ack is floating; a simulation mismatch is possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 0 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 1 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 2 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 3 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 4 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 5 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 6 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 7 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 8 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 9 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 10 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 11 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 12 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 13 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 14 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 15 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 16 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 17 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 18 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 19 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 20 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 21 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 22 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 23 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 24 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 25 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 26 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 27 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 28 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 29 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 30 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 31 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.fence is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rvso is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.priv is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.src is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rw is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.stb is floating; a simulation mismatch is possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 0 of signal xipcache_req.ben is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 1 of signal xipcache_req.ben is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 2 of signal xipcache_req.ben is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 3 of signal xipcache_req.ben is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 0 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 1 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 2 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 3 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 4 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 5 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 6 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 7 of signal xipcache_req.data is floating -- simulation mismatch possible.

Only the first 100 messages of id 'CL252' are reported. To see all messages use 'report_messages -log /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/synlog/top_sd_compiler.srr -id CL252' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL252} -count unlimited' in the Tcl shell.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.err is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.ack is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.fence is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rvso is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.priv is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.src is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rw is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.stb is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":282:9:282:15|Signal dmi_rsp.ack is floating; a simulation mismatch is possible.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":422:6:422:7|Pruning unused register rst_cause_5(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":398:6:398:7|Pruning unused register rstn_ext_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":398:6:398:7|Pruning unused register rstn_ext_sreg_3(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":438:6:438:7|Pruning unused bits 8 to 7 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":438:6:438:7|Pruning unused bits 4 to 3 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on neorv32_top (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 209MB)
Post processing for work.neorv32_processortop_minimalboot.neorv32_processortop_minimalboot_rtl
Running optimization stage 1 on neorv32_ProcessorTop_MinimalBoot .......
Finished optimization stage 1 on neorv32_ProcessorTop_MinimalBoot (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 209MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0.vhd":145:7:145:13|Synthesizing work.fccc_c0.rtl.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd":8:7:8:28|Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.
@N: CD630 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":798:10:798:12|Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N: CD630 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.fccc_c0_fccc_c0_0_fccc.def_arch
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 209MB)
Post processing for work.fccc_c0.rtl
Running optimization stage 1 on FCCC_C0 .......
Finished optimization stage 1 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 209MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0.vhd":34:7:34:21|Synthesizing work.coreahblsram_c0.rtl.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/CoreAHBLSRAM.vhd":24:7:24:52|Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_coreahblsram.translated.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":23:7:23:50|Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_sramctrlif.translated.
@N: CD364 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":380:13:380:31|Removing redundant assignment.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":128:10:128:28|Signal ahbsram_wdata_upd_r is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":129:10:129:30|Signal u_ahbsram_wdata_upd_r is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":131:10:131:21|Signal u_busy_all_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":132:10:132:21|Signal u_busy_all_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":133:10:133:21|Signal u_busy_all_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":134:10:134:21|Signal u_busy_all_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":136:10:136:21|Signal l_busy_all_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":137:10:137:21|Signal l_busy_all_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":138:10:138:21|Signal l_busy_all_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":143:10:143:15|Signal xhdl_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":144:10:144:15|Signal xhdl_8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":145:10:145:16|Signal xhdl_10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":146:10:146:16|Signal xhdl_12 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24:7:24:60|Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_lsram_2048to139264x8.translated.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:26:944:35|Signal readdata20 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:38:944:47|Signal readdata21 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:50:944:59|Signal readdata22 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:62:944:71|Signal readdata23 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:74:944:83|Signal readdata24 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:86:944:95|Signal readdata25 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:98:944:107|Signal readdata26 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:110:944:119|Signal readdata27 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:123:944:132|Signal readdata28 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:135:944:144|Signal readdata29 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:147:944:156|Signal readdata30 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:159:944:168|Signal readdata31 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:171:944:180|Signal readdata32 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:183:944:192|Signal readdata33 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:195:944:204|Signal readdata34 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:207:944:216|Signal readdata35 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:219:944:228|Signal readdata36 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:231:944:240|Signal readdata37 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:243:944:252|Signal readdata38 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:255:944:264|Signal readdata39 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:267:944:276|Signal readdata40 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:279:944:288|Signal readdata41 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:291:944:300|Signal readdata42 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:303:944:312|Signal readdata43 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:315:944:324|Signal readdata44 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:327:944:336|Signal readdata45 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:339:944:348|Signal readdata46 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:351:944:360|Signal readdata47 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:363:944:372|Signal readdata48 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:375:944:384|Signal readdata49 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:398:944:407|Signal readdata50 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:410:944:418|Signal readdata1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:421:944:430|Signal readdata51 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:433:944:441|Signal readdata2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:444:944:453|Signal readdata52 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:456:944:464|Signal readdata3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:467:944:476|Signal readdata53 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:479:944:487|Signal readdata4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:490:944:499|Signal readdata54 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:502:944:510|Signal readdata5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:513:944:521|Signal readdata6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:524:944:533|Signal readdata55 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:536:944:544|Signal readdata7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:547:944:556|Signal readdata56 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:559:944:567|Signal readdata8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:570:944:579|Signal readdata57 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:582:944:590|Signal readdata9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:593:944:602|Signal readdata58 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:605:944:614|Signal readdata59 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:618:944:626|Signal writeaddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:629:944:638|Signal readdata60 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:641:944:650|Signal readdata61 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:653:944:662|Signal readdata62 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:665:944:674|Signal readdata63 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:677:944:686|Signal readdata64 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:689:944:698|Signal readdata65 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:700:944:709|Signal readdata66 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:712:944:721|Signal readdata67 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:724:944:733|Signal readdata68 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:736:944:744|Signal writedata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:747:944:754|Signal readaddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:757:944:766|Signal readdata10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:769:944:778|Signal readdata11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:781:944:790|Signal readdata12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:793:944:802|Signal readdata13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:805:944:814|Signal readdata14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:817:944:826|Signal readdata15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:829:944:838|Signal readdata16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:841:944:850|Signal readdata17 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:853:944:862|Signal readdata18 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:865:944:874|Signal readdata19 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD630 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":588:10:588:16|Synthesizing smartfusion2.ram1k18.syn_black_box.
Post processing for smartfusion2.ram1k18.syn_black_box
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":220:10:220:21|Signal wen_b68_xhdl is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":359:10:359:19|Signal writeaddr0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":360:10:360:19|Signal writeaddr1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":361:10:361:19|Signal writeaddr2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":362:10:362:19|Signal writeaddr3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":363:10:363:19|Signal writeaddr4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":364:10:364:19|Signal writeaddr5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":365:10:365:19|Signal writeaddr6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":366:10:366:19|Signal writeaddr7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":367:10:367:19|Signal writeaddr8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":368:10:368:19|Signal writeaddr9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":369:10:369:20|Signal writeaddr10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":370:10:370:20|Signal writeaddr11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":371:10:371:20|Signal writeaddr12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":372:10:372:20|Signal writeaddr13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":373:10:373:20|Signal writeaddr14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":374:10:374:20|Signal writeaddr15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":375:10:375:20|Signal writeaddr16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":376:10:376:20|Signal writeaddr17 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":377:10:377:20|Signal writeaddr18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":378:10:378:20|Signal writeaddr19 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":379:10:379:20|Signal writeaddr20 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":380:10:380:20|Signal writeaddr21 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":381:10:381:20|Signal writeaddr22 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":382:10:382:20|Signal writeaddr23 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":383:10:383:20|Signal writeaddr24 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":384:10:384:20|Signal writeaddr25 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":385:10:385:20|Signal writeaddr26 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":386:10:386:20|Signal writeaddr27 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":387:10:387:20|Signal writeaddr28 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":388:10:388:20|Signal writeaddr29 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":389:10:389:20|Signal writeaddr30 is undriven. Either assign the signal a value or remove the signal declaration.

Only the first 100 messages of id 'CD638' are reported. To see all messages use 'report_messages -log /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/synlog/top_sd_compiler.srr -id CD638' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CD638} -count unlimited' in the Tcl shell.
Post processing for coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_lsram_2048to139264x8.translated
Running optimization stage 1 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8 .......
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25863:3:25863:9|Removing instance block17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25823:3:25823:9|Removing instance block18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25783:3:25783:9|Removing instance block19 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25743:3:25743:9|Removing instance block20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25703:3:25703:9|Removing instance block21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25663:3:25663:9|Removing instance block22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25623:3:25623:9|Removing instance block23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25583:3:25583:9|Removing instance block24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25543:3:25543:9|Removing instance block25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25503:3:25503:9|Removing instance block26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25463:3:25463:9|Removing instance block27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25423:3:25423:9|Removing instance block28 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25383:3:25383:9|Removing instance block29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25343:3:25343:9|Removing instance block30 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25303:3:25303:9|Removing instance block31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25263:3:25263:9|Removing instance block32 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25223:3:25223:9|Removing instance block33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25183:3:25183:9|Removing instance block34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25143:3:25143:9|Removing instance block35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25103:3:25103:9|Removing instance block36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25063:3:25063:9|Removing instance block37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25023:3:25023:9|Removing instance block38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24983:3:24983:9|Removing instance block39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24943:3:24943:9|Removing instance block40 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24903:3:24903:9|Removing instance block41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24863:3:24863:9|Removing instance block42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24823:3:24823:9|Removing instance block43 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24783:3:24783:9|Removing instance block44 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24743:3:24743:9|Removing instance block45 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24703:3:24703:9|Removing instance block46 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24663:3:24663:9|Removing instance block47 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24623:3:24623:9|Removing instance block48 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24583:3:24583:9|Removing instance block49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24543:3:24543:9|Removing instance block50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24503:3:24503:9|Removing instance block51 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24463:3:24463:9|Removing instance block52 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24423:3:24423:9|Removing instance block53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24383:3:24383:9|Removing instance block54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24343:3:24343:9|Removing instance block55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24303:3:24303:9|Removing instance block56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24263:3:24263:9|Removing instance block57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24223:3:24223:9|Removing instance block58 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24183:3:24183:9|Removing instance block59 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24143:3:24143:9|Removing instance block60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24103:3:24103:9|Removing instance block61 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24063:3:24063:9|Removing instance block62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24023:3:24023:9|Removing instance block63 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":23983:3:23983:9|Removing instance block64 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":23943:3:23943:9|Removing instance block65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":23903:3:23903:9|Removing instance block66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":23863:3:23863:9|Removing instance block67 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":23823:3:23823:9|Removing instance block68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":932:6:932:7|Pruning unused register ckRdAddr_4(15 downto 9). Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8 (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 209MB)
Post processing for coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_sramctrlif.translated
Running optimization stage 1 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf .......
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":138:10:138:21|Signal l_BUSY_all_3 is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":137:10:137:21|Signal l_BUSY_all_2 is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":136:10:136:21|Signal l_BUSY_all_1 is floating; a simulation mismatch is possible.
Finished optimization stage 1 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 209MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":23:7:23:50|Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_ahblsramif.translated.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":128:12:128:15|Signal hsel in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":128:26:128:31|Signal htrans in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":128:33:128:40|Signal hreadyin in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":183:55:183:60|Signal hburst in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":183:73:183:87|Signal hreadyout_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":183:90:183:99|Signal hwdata_cal in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":183:117:183:121|Signal hsize in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":183:124:183:127|Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":183:161:183:165|Signal haddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD364 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":276:17:276:21|Removing redundant assignment.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:12:308:18|Signal hsize_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:21:308:35|Signal ahbsram_req_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:38:308:44|Signal sresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:47:308:53|Signal aresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:76:308:92|Signal ahbsram_req_xhdl4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:95:308:98|Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:124:308:137|Signal ahbsram_req_d1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:140:308:154|Signal burst_count_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:157:308:167|Signal burst_count in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:190:308:194|Signal count in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:197:308:203|Signal haddr_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:227:308:232|Signal hwdata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:235:308:242|Signal hwrite_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":356:29:356:53|Signal ahbsram_wdata_usram_xhdl6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":356:56:356:62|Signal sresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":356:65:356:71|Signal aresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":356:89:356:92|Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_ahblsramif.translated
Running optimization stage 1 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf .......
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":135:6:135:7|Pruning unused register HREADYIN_d_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":135:6:135:7|Pruning unused register HSEL_d_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":135:6:135:7|Pruning unused register HBURST_d_4(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":135:6:135:7|Pruning unused register HTRANS_d_4(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":135:6:135:7|Pruning unused register HWDATA_d_5(31 downto 0). Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 209MB)
Post processing for coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_coreahblsram.translated
Running optimization stage 1 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM .......
Finished optimization stage 1 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 209MB)
Post processing for work.coreahblsram_c0.rtl
Running optimization stage 1 on COREAHBLSRAM_C0 .......
Finished optimization stage 1 on COREAHBLSRAM_C0 (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 209MB)
@N: CD630 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":191:10:191:13|Synthesizing smartfusion2.and2.syn_black_box.
Post processing for smartfusion2.and2.syn_black_box
Post processing for work.top_sd.rtl
Running optimization stage 1 on top_sd .......
Finished optimization stage 1 on top_sd (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 209MB)
Running optimization stage 2 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf .......
@N: CL201 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":172:6:172:7|Trying to extract state machine for register ahbcurr_state.
Extracted state machine for register ahbcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":56:6:56:9|Input BUSY is unused.
Finished optimization stage 2 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8 .......
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":34:6:34:14|Input port bits 15 to 9 of writeaddr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":35:6:35:13|Input readAddr is unused.
Finished optimization stage 2 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf .......
@N: CL201 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":179:6:179:7|Trying to extract state machine for register sramcurr_state.
Extracted state machine for register sramcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":40:6:40:17|Input port bits 19 to 18 of ahbsram_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":38:6:38:24|Input ahbsram_wdata_usram is unused.
Finished optimization stage 2 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM .......
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/CoreAHBLSRAM.vhd":42:6:42:10|Input port bits 31 to 20 of haddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on COREAHBLSRAM_C0 .......
Finished optimization stage 2 on COREAHBLSRAM_C0 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on FCCC_C0 .......
Finished optimization stage 2 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on neorv32_fifo_2_17_false_false_false .......
Finished optimization stage 2 on neorv32_fifo_2_17_false_false_false (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on neorv32_cpu_control .......
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Optimizing register bit fetch_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Pruning register bit 0 of fetch_engine.pc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 5 of ctrl.alu_cp_trig(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 2 of ctrl.alu_cp_trig(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Register bit ctrl.alu_cp_trig(1) is always 0.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 1 of ctrl.alu_cp_trig(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Trying to extract state machine for register trap_ctrl.irq_buf.
@N: CL201 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Trying to extract state machine for register execute_engine.state.
Extracted state machine for register execute_engine.state
State machine has 13 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
   0100000000000
   1000000000000
@N: CL201 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Trying to extract state machine for register fetch_engine.state.
Extracted state machine for register fetch_engine.state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Optimizing register bit trap_ctrl.irq_buf(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Optimizing register bit trap_ctrl.irq_buf(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Pruning register bits 20 to 19 of trap_ctrl.irq_buf(20 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1438:4:1438:5|Pruning unused register trap_ctrl.env_entered. Make sure that there are no unused intermediate registers.
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":74:4:74:12|Input port bit 0 of alu_add_i(31 downto 0) is unused 
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":87:4:87:16|Input db_halt_req_i is unused.
Finished optimization stage 2 on neorv32_cpu_control (CPU Time 0h:00m:01s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on neorv32_cpu_regfile .......
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":39:4:39:9|Input port bits 60 to 17 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":38:4:38:9|Input rstn_i is unused.
Finished optimization stage 2 on neorv32_cpu_regfile (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on neorv32_cpu_cp_shifter .......
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bit 60 of ctrl_i(60 downto 0) is unused 
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bits 58 to 49 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bits 47 to 38 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bits 36 to 0 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_cpu_cp_shifter (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on neorv32_cpu_alu .......
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":37:4:37:11|Input csr_we_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":38:4:38:13|Input csr_addr_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":39:4:39:14|Input csr_wdata_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":44:4:44:8|Input rs3_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":45:4:45:8|Input rs4_i is unused.
Finished optimization stage 2 on neorv32_cpu_alu (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on neorv32_cpu_lsu .......
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":26:4:26:9|Input port bit 60 of ctrl_i(60 downto 0) is unused 
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":26:4:26:9|Input port bits 58 to 38 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":26:4:26:9|Input port bits 29 to 0 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_cpu_lsu (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on neorv32_cpu .......
@N: Z100 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu.vhd":125:2:125:7|"[NEORV32] CPU ISA: rv32ix_zicsr_zicntr_zifencei"
@N: Z100 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu.vhd":147:2:147:7|"[NEORV32] CPU tuning options: "
Finished optimization stage 2 on neorv32_cpu (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on neorv32_bus_switch .......
@N: CL201 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":59:4:59:5|Trying to extract state machine for register arbiter.state.
Extracted state machine for register arbiter.state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":31:4:31:10|Input port bits 67 to 32 of b_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_bus_switch (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on neorv32_bus_gateway .......
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":220:4:220:10|Input a_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":224:4:224:10|Input c_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":226:4:226:10|Input d_rsp_i is unused.
Finished optimization stage 2 on neorv32_bus_gateway (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on neorv32_dmem .......
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":25:4:25:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":25:4:25:12|Input port bits 31 to 13 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":25:4:25:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_dmem (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on neorv32_xbus .......
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xbus.vhd":28:4:28:12|Input port bits 73 to 72 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_xbus (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on neorv32_bus_io_switch .......
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":424:34:424:45|Input dev_00_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":426:34:426:45|Input dev_02_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":428:34:428:45|Input dev_04_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":429:34:429:45|Input dev_05_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":430:34:430:45|Input dev_06_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":431:34:431:45|Input dev_07_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":432:34:432:45|Input dev_08_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":433:34:433:45|Input dev_09_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":436:34:436:45|Input dev_12_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":437:34:437:45|Input dev_13_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":438:34:438:45|Input dev_14_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":439:34:439:45|Input dev_15_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":440:34:440:45|Input dev_16_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":441:34:441:45|Input dev_17_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":442:34:442:45|Input dev_18_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":443:34:443:45|Input dev_19_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":444:34:444:45|Input dev_20_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":445:34:445:45|Input dev_21_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":446:34:446:45|Input dev_22_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":447:34:447:45|Input dev_23_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":448:34:448:45|Input dev_24_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":449:34:449:45|Input dev_25_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":450:34:450:45|Input dev_26_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":451:34:451:45|Input dev_27_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":452:34:452:45|Input dev_28_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":453:34:453:45|Input dev_29_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":454:34:454:45|Input dev_30_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":455:34:455:45|Input dev_31_rsp_i is unused.
Finished optimization stage 2 on neorv32_bus_io_switch (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on neorv32_gpio .......
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 67 to 40 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":28:4:28:9|Input port bits 63 to 8 of gpio_i(63 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_gpio (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on neorv32_mtime .......
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 67 to 64 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_mtime (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 243MB)
Running optimization stage 2 on neorv32_fifo_1_8_true_true_false .......
Finished optimization stage 2 on neorv32_fifo_1_8_true_true_false (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 243MB)
Running optimization stage 2 on neorv32_uart .......
@N: CL201 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":393:4:393:5|Trying to extract state machine for register rx_engine.state.
Extracted state machine for register rx_engine.state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":321:4:321:5|Trying to extract state machine for register tx_engine.state.
Extracted state machine for register tx_engine.state
State machine has 6 reachable states with original encodings of:
   000
   001
   011
   100
   101
   111
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 67 to 62 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bit 59 of bus_req_i(73 downto 0) is unused 
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 53 to 48 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 31 to 3 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_uart (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 243MB)
Running optimization stage 2 on neorv32_sysinfo .......
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 67 to 64 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_sysinfo (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 243MB)
Running optimization stage 2 on neorv32_top .......
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":438:6:438:7|Pruning register bit 0 of clk_div_ff(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: Z100 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":333:4:333:9|"[NEORV32] The NEORV32 RISC-V Processor (v1.10.2.0), github.com/stnolting/neorv32"
@N: Z100 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":339:4:339:9|"[NEORV32] Processor Configuration: DMEM XBUS GPIO MTIME UART0 SYSINFO "
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":140:4:140:13|Input jtag_tck_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":143:4:143:13|Input jtag_tms_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":158:4:158:17|Input slink_rx_dat_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":159:4:159:17|Input slink_rx_src_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":160:4:160:17|Input slink_rx_val_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":161:4:161:17|Input slink_rx_lst_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":167:4:167:17|Input slink_tx_rdy_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":172:4:172:12|Input xip_dat_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":187:4:187:14|Input uart1_rxd_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":189:4:189:14|Input uart1_cts_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":194:4:194:12|Input spi_dat_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":198:4:198:12|Input sdi_clk_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":200:4:200:12|Input sdi_dat_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":201:4:201:12|Input sdi_csn_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":204:4:204:12|Input twi_sda_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":206:4:206:12|Input twi_scl_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":210:4:210:12|Input onewire_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":217:4:217:11|Input cfs_in_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":227:4:227:9|Input xirq_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":230:4:230:14|Input mtime_irq_i is unused.
Finished optimization stage 2 on neorv32_top (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 243MB)
Running optimization stage 2 on neorv32_ProcessorTop_MinimalBoot .......
Finished optimization stage 2 on neorv32_ProcessorTop_MinimalBoot (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 243MB)
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":10:10:10:12|Input XTL is unused.
Finished optimization stage 2 on OSC_C0_OSC_C0_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 243MB)
Running optimization stage 2 on OSC_C0 .......
Finished optimization stage 2 on OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 243MB)
Running optimization stage 2 on xbus2ahblite_bridge .......
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/xbus2ahblite_bridge.vhd":23:4:23:13|Input port bit 1 of xbus_tag_i(2 downto 0) is unused 
Finished optimization stage 2 on xbus2ahblite_bridge (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 243MB)
Running optimization stage 2 on top_sd .......
Finished optimization stage 2 on top_sd (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 243MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/synwork/layer0.duruntime



At c_vhdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 243MB peak: 243MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Wed Oct 23 16:26:17 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: /usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro
OS: Ubuntu 24.04.1 LTS
Hostname: ideapad
max virtual memory: unlimited (bytes)
max user processes: 30975
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 096R, Built Mar  8 2023 09:23:09, @4639882

@N|Running in 64-bit mode
File /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/synwork/layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 23 16:26:17 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/synwork/top_sd_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 44MB peak: 44MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Wed Oct 23 16:26:17 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: /usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro
OS: Ubuntu 24.04.1 LTS
Hostname: ideapad
max virtual memory: unlimited (bytes)
max user processes: 30975
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 096R, Built Mar  8 2023 09:23:09, @4639882

@N|Running in 64-bit mode
File /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/synwork/top_sd_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 23 16:26:18 2024

###########################################################]
Premap Report

# Wed Oct 23 16:26:18 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: /usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro
OS: Ubuntu 24.04.1 LTS
Hostname: ideapad
max virtual memory: unlimited (bytes)
max user processes: 30975
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 067R, Built Mar  9 2023 03:59:21, @4641499


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)

Reading constraint file: /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/designer/top_sd/synthesis.fdc
@L: /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/top_sd_scck.rpt 
See clock summary report "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/top_sd_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 255MB)

NConnInternalConnection caching is on

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 291MB peak: 291MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 291MB peak: 291MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 291MB peak: 291MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 291MB peak: 291MB)

@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":251:6:251:7|Removing sequential instance burst_count_reg[4:0] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":135:6:135:7|Removing sequential instance HADDR_d[19:0] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":135:6:135:7|Removing sequential instance HSIZE_d[2:0] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":135:6:135:7|Removing sequential instance HWRITE_d (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Removing sequential instance ctrl\.alu_cp_trig[4:3] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25903:3:25903:9|Removing sequential instance block16 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25943:3:25943:9|Removing sequential instance block15 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25983:3:25983:9|Removing sequential instance block14 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":26023:3:26023:9|Removing sequential instance block13 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":26063:3:26063:9|Removing sequential instance block12 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":26103:3:26103:9|Removing sequential instance block11 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":26143:3:26143:9|Removing sequential instance block10 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":26183:3:26183:8|Removing sequential instance block9 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":26223:3:26223:8|Removing sequential instance block8 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":26263:3:26263:8|Removing sequential instance block7 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":26303:3:26303:8|Removing sequential instance block6 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":26343:3:26343:8|Removing sequential instance block5 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":26383:3:26383:8|Removing sequential instance block4 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":26423:3:26423:8|Removing sequential instance block3 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":26463:3:26463:8|Removing sequential instance block2 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":26503:3:26503:8|Removing sequential instance block1 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":463:4:463:5|Removing sequential instance uart_rts_o (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":121:4:121:5|Removing sequential instance mtime_lo_q[31:0] (in view: neorv32.neorv32_mtime(neorv32_mtime_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Removing sequential instance ctrl\.lsu_fence (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=21 on top level netlist top_sd 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 291MB peak: 291MB)

@W: MT688 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/designer/top_sd/synthesis.fdc":8:0:8:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST 


Clock Summary
******************

          Start                                         Requested     Requested     Clock                                                          Clock                Clock
Level     Clock                                         Frequency     Period        Type                                                           Group                Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                       default_clkgroup     0    
1 .         FCCC_C0_0/FCCC_C0_0/GL0                     10.0 MHz      100.000       generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     1509 
                                                                                                                                                                             
0 -       System                                        100.0 MHz     10.000        system                                                         system_clkgroup      0    
=============================================================================================================================================================================



Clock Load Summary
***********************

                                              Clock     Source                                                        Clock Pin                             Non-clock Pin     Non-clock Pin                                                      
Clock                                         Load      Pin                                                           Seq Example                           Seq Example       Comb Example                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     0         OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     -                                     -                 -                                                                  
FCCC_C0_0/FCCC_C0_0/GL0                       1509      FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                         xbus2ahblite_bridge_0.pending_q.C     -                 neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.un1_clk_i.I[0](inv)
                                                                                                                                                                                                                                                 
System                                        0         -                                                             -                                     -                 -                                                                  
=================================================================================================================================================================================================================================================

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/top_sd.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 291MB peak: 291MB)

Encoding state machine ahbcurr_state[0:2] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sramcurr_state[0:2] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine execute_engine\.state[0:12] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl))
original code -> new code
   0000000000001 -> 0000000000001
   0000000000010 -> 0000000000010
   0000000000100 -> 0000000000100
   0000000001000 -> 0000000001000
   0000000010000 -> 0000000010000
   0000000100000 -> 0000000100000
   0000001000000 -> 0000001000000
   0000010000000 -> 0000010000000
   0000100000000 -> 0000100000000
   0001000000000 -> 0001000000000
   0010000000000 -> 0010000000000
   0100000000000 -> 0100000000000
   1000000000000 -> 1000000000000
Encoding state machine fetch_engine\.state[0:2] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine arbiter\.state[0:2] (in view: neorv32.neorv32_bus_switch(neorv32_bus_switch_rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine tx_engine\.state[0:5] (in view: neorv32.neorv32_uart(neorv32_uart_rtl))
original code -> new code
   000 -> 000001
   001 -> 000010
   011 -> 000100
   100 -> 001000
   101 -> 010000
   111 -> 100000
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":321:4:321:5|Removing sequential instance tx_engine\.state[3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":321:4:321:5|Removing sequential instance tx_engine\.state[4] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine rx_engine\.state[0:3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":393:4:393:5|There are no possible illegal states for state machine rx_engine\.state[0:3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 291MB peak: 291MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/top_sd_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 291MB peak: 291MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 291MB peak: 291MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 23 16:26:20 2024

###########################################################]
Map & Optimize Report

# Wed Oct 23 16:26:20 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: /usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro
OS: Ubuntu 24.04.1 LTS
Hostname: ideapad
max virtual memory: unlimited (bytes)
max user processes: 30975
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 067R, Built Mar  9 2023 03:59:21, @4641499


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 279MB peak: 279MB)

@W: BN132 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":387:6:387:7|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sram_ren_d because it is equivalent to instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sram_done. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":343:6:343:7|Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 281MB peak: 281MB)

Encoding state machine ahbcurr_state[0:2] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO197 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":172:6:172:7|Removing FSM register ahbcurr_state[1] (in view view:coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated)) because its output is a constant.
@N: MO231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":264:6:264:7|Found counter in view:coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated) instance count[4:0] 
Encoding state machine sramcurr_state[0:2] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":179:6:179:7|Removing sequential instance sramcurr_state[0] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf(translated)) because it does not drive other instances.
@N: FX106 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:45:31:54|Using block RAM for single-port RAM
@W: FX107 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:45:31:54|RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b3[31:24] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX106 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:33:31:42|Using block RAM for single-port RAM
@W: FX107 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:33:31:42|RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b2[23:16] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX106 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:21:31:30|Using block RAM for single-port RAM
@W: FX107 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:21:31:30|RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b1[15:8] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX106 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:9:31:18|Using block RAM for single-port RAM
@W: FX107 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:9:31:18|RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b0[7:0] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":56:9:56:16|Property "block_ram" or "no_rw_check" found for RAM core_complex\.neorv32_cpu_inst.neorv32_cpu_regfile_inst.reg_file_1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":56:9:56:16|RAM core_complex\.neorv32_cpu_inst.neorv32_cpu_regfile_inst.reg_file_1[31:0] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":56:9:56:16|RAM core_complex\.neorv32_cpu_inst.neorv32_cpu_regfile_inst.reg_file[31:0] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":438:6:438:7|Found counter in view:neorv32.neorv32_top(neorv32_top_rtl) instance clk_div[11:0] 
@N: MO231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xbus.vhd":96:4:96:5|Found counter in view:neorv32.neorv32_top(neorv32_top_rtl) instance memory_system\.neorv32_xbus_inst_true\.neorv32_xbus_inst.timeout_cnt[8:0] 
@N: MO231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":332:4:332:5|Found counter in view:neorv32.neorv32_top(neorv32_top_rtl) instance neorv32_bus_gateway_inst.keeper\.cnt[4:0] 
Encoding state machine execute_engine\.state[0:12] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl))
original code -> new code
   0000000000001 -> 0000000000001
   0000000000010 -> 0000000000010
   0000000000100 -> 0000000000100
   0000000001000 -> 0000000001000
   0000000010000 -> 0000000010000
   0000000100000 -> 0000000100000
   0000001000000 -> 0000001000000
   0000010000000 -> 0000010000000
   0000100000000 -> 0000100000000
   0001000000000 -> 0001000000000
   0010000000000 -> 0010000000000
   0100000000000 -> 0100000000000
   1000000000000 -> 1000000000000
Encoding state machine fetch_engine\.state[0:2] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.lo_2[31:0] 
@N: MO231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.lo_0[31:0] 
@N: MO231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.hi_2[31:0] 
@N: MO231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.hi_0[31:0] 
@W: FX107 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|RAM prefetch_buffer\.1\.prefetch_buffer_inst.fifo_mem[15:0] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|RAM prefetch_buffer\.0\.prefetch_buffer_inst.fifo_mem[16:0] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[18] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[17] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[16] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[15] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[14] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[13] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[12] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[11] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[10] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[9] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[8] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[7] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[4] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[3] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[2] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Register bit trap_ctrl\.irq_buf[0] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":100:32:100:44|Found 32 by 32 bit equality operator ('==') un1_cmp (in view: neorv32.neorv32_cpu_alu(neorv32_cpu_cpu_rtl))
@N: MO231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":69:6:69:7|Found counter in view:neorv32.neorv32_cpu_cp_shifter(neorv32_cpu_cp_shifter_rtl) instance shifter\.cnt[4:0] 
Encoding state machine arbiter\.state[0:2] (in view: neorv32.neorv32_bus_switch(neorv32_bus_switch_rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":90:4:90:5|Found counter in view:neorv32.neorv32_mtime(neorv32_mtime_rtl) instance mtime_lo[31:0] 
@N: MO231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":90:4:90:5|Found counter in view:neorv32.neorv32_mtime(neorv32_mtime_rtl) instance mtime_hi[31:0] 
@N: MF179 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":146:25:146:53|Found 32 by 32 bit equality operator ('==') un2_cmp_lo_eq (in view: neorv32.neorv32_mtime(neorv32_mtime_rtl))
@N: MF179 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":148:25:148:53|Found 32 by 32 bit equality operator ('==') un2_cmp_hi_eq (in view: neorv32.neorv32_mtime(neorv32_mtime_rtl))
Encoding state machine tx_engine\.state[0:5] (in view: neorv32.neorv32_uart(neorv32_uart_rtl))
original code -> new code
   000 -> 000001
   001 -> 000010
   011 -> 000100
   100 -> 001000
   101 -> 010000
   111 -> 100000
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":321:4:321:5|Removing sequential instance tx_engine\.state[3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":321:4:321:5|Removing sequential instance tx_engine\.state[4] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine rx_engine\.state[0:3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":393:4:393:5|There are no possible illegal states for state machine rx_engine\.state[0:3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)); safe FSM implementation is not required.
@N: MO231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":393:4:393:5|Found counter in view:neorv32.neorv32_uart(neorv32_uart_rtl) instance rx_engine\.baudcnt[9:0] 
@N: MO231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":321:4:321:5|Found counter in view:neorv32.neorv32_uart(neorv32_uart_rtl) instance tx_engine\.baudcnt[9:0] 
@W: BN132 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|Removing instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[20] because it is equivalent to instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|Removing instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[23] because it is equivalent to instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 284MB peak: 284MB)

@W: BN132 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":438:6:438:7|Removing instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.clk_gen_en_ff because it is equivalent to instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine.state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 303MB peak: 303MB)

NConnInternalConnection caching is on
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Removing sequential instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.fetch_engine\.pc[1] (in view: work.top_sd(rtl)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 326MB peak: 326MB)

@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":26543:3:26543:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.S0\.byte_0.block0 (in view: work.top_sd(rtl)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":172:6:172:7|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf.ahbcurr_state[0] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":294:6:294:7|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf.ahbsram_req_d1 (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[29] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[30] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[31] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[14] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[15] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[16] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[17] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[18] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[19] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[20] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[21] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[22] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[23] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[24] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[25] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[26] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[27] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[28] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[0] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[1] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[2] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[3] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[4] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[5] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[6] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[7] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[8] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[9] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[10] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[11] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[12] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":372:7:372:8|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[13] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":401:6:401:7|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sram_done (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xbus.vhd":96:4:96:5|Removing sequential instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.memory_system\.neorv32_xbus_inst_true\.neorv32_xbus_inst.bus_rw (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":179:6:179:7|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramcurr_state[1] (in view: work.top_sd(rtl)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 326MB peak: 326MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 326MB peak: 326MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 326MB peak: 326MB)

@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":264:6:264:7|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf.count[0] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":264:6:264:7|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf.count[2] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":264:6:264:7|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf.count[1] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":264:6:264:7|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf.count[4] (in view: work.top_sd(rtl)) because it does not drive other instances.
@N: BN362 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":264:6:264:7|Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf.count[3] (in view: work.top_sd(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 326MB peak: 326MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 340MB peak: 340MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    83.68ns		2495 /      1157
@N: FP130 |Promoting Net neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.rstn_sys on CLKINT  I_455 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 340MB peak: 340MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 340MB peak: 340MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1158 clock pin(s) of sequential element(s)
0 instances converted, 1158 sequential instances remain driven by gated/generated clocks

============================================================================ Gated/Generated Clocks ============================================================================
Clock Tree ID     Driving Element                  Drive Element Type     Fanout     Sample Instance                     Explanation                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    1158       xbus2ahblite_bridge_0.pending_q     No gated clock conversion method for cell cell:ACG4.SLE
================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 340MB peak: 340MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 340MB peak: 340MB)


Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 340MB peak: 340MB)

Writing Analyst data base /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/synwork/top_sd_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 340MB peak: 340MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 340MB peak: 340MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 340MB peak: 340MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 340MB peak: 340MB)

@W: MT246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 100.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Wed Oct 23 16:26:31 2024
#


Top view:               top_sd
Requested Frequency:    10.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/designer/top_sd/synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 46.236

                                              Requested     Estimated     Requested     Estimated                Clock                                                          Clock           
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                                                           Group           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0/FCCC_C0_0/GL0                       10.0 MHz      82.8 MHz      100.000       12.075        46.236     generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      NA            20.000        NA            NA         declared                                                       default_clkgroup
System                                        100.0 MHz     NA            10.000        NA            97.585     system                                                         system_clkgroup 
================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------
Starting                 Ending                   |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------
System                   FCCC_C0_0/FCCC_C0_0/GL0  |  100.000     97.585  |  No paths    -       |  100.000     97.585  |  No paths    -     
FCCC_C0_0/FCCC_C0_0/GL0  FCCC_C0_0/FCCC_C0_0/GL0  |  100.000     87.925  |  100.000     98.709  |  No paths    -       |  50.000      46.236
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_C0_0/FCCC_C0_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                              Starting                                                    Arrival           
Instance                                                                                                                                                      Reference                   Type     Pin     Net            Time        Slack 
                                                                                                                                                              Clock                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.rstn_sys                                                                                                      FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       rstn_sys_0     0.108       46.236
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.1\.prefetch_buffer_inst.r_pnt[0]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       r_pnt[0]       0.108       87.925
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.1\.prefetch_buffer_inst.w_pnt[0]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       w_pnt[0]       0.108       88.026
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.0\.prefetch_buffer_inst.w_pnt[1]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       w_pnt[1]       0.108       88.130
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.0\.prefetch_buffer_inst.r_pnt[1]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       r_pnt[1]       0.108       88.194
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.0\.prefetch_buffer_inst.r_pnt[0]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       r_pnt[0]       0.108       88.248
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.1\.prefetch_buffer_inst.r_pnt[1]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       r_pnt[1]       0.108       88.336
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.0\.prefetch_buffer_inst.w_pnt[0]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       w_pnt[0]       0.108       88.349
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.1\.prefetch_buffer_inst.w_pnt[1]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       w_pnt[1]       0.108       88.400
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.fetch_engine\.state[0]                                FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       state[0]       0.108       89.063
============================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                          Starting                                                  Required           
Instance                                                                                                                  Reference                   Type     Pin     Net          Time         Slack 
                                                                                                                          Clock                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.arbiter\.a_req                 FCCC_C0_0/FCCC_C0_0/GL0     SLE      ALn     rstn_sys     50.000       46.236
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.arbiter\.b_req                 FCCC_C0_0/FCCC_C0_0/GL0     SLE      ALn     rstn_sys     50.000       46.236
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.arbiter\.state[0]              FCCC_C0_0/FCCC_C0_0/GL0     SLE      ALn     rstn_sys     50.000       46.236
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.arbiter\.state[1]              FCCC_C0_0/FCCC_C0_0/GL0     SLE      ALn     rstn_sys     50.000       46.236
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_lsu_inst.arbiter_err           FCCC_C0_0/FCCC_C0_0/GL0     SLE      ALn     rstn_sys     50.000       46.236
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_lsu_inst.arbiter_req           FCCC_C0_0/FCCC_C0_0/GL0     SLE      ALn     rstn_sys     50.000       46.236
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system\.neorv32_sysinfo_inst_true\.neorv32_sysinfo_inst.buf_ack        FCCC_C0_0/FCCC_C0_0/GL0     SLE      ALn     rstn_sys     50.000       46.236
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system\.neorv32_sysinfo_inst_true\.neorv32_sysinfo_inst.buf_adr[0]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      ALn     rstn_sys     50.000       46.236
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system\.neorv32_sysinfo_inst_true\.neorv32_sysinfo_inst.buf_adr[1]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      ALn     rstn_sys     50.000       46.236
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_lsu_inst.bus_req_o\.ben[0]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      ALn     rstn_sys     50.000       46.236
=======================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.000

    - Propagation time:                      3.764
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     46.236

    Number of logic level(s):                1
    Starting point:                          neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.rstn_sys / Q
    Ending point:                            neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.arbiter\.a_req / ALn
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [falling] (rise=0.000 fall=50.000 period=100.000) on pin CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] (rise=0.000 fall=50.000 period=100.000) on pin CLK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                          Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.rstn_sys                                                      SLE        Q        Out     0.108     0.108 f     -         
rstn_sys_0                                                                                                    Net        -        -       1.830     -           1         
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.rstn_sys_RNIN5R3                                              CLKINT     A        In      -         1.938 f     -         
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.rstn_sys_RNIN5R3                                              CLKINT     Y        Out     0.375     2.314 f     -         
rstn_sys                                                                                                      Net        -        -       1.450     -           1119      
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.arbiter\.a_req     SLE        ALn      In      -         3.764 f     -         
==========================================================================================================================================================================
Total path delay (propagation time + setup) of 3.764 is 0.484(12.8%) logic and 3.280(87.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                           Arrival           
Instance                         Reference     Type     Pin      Net                Time        Slack 
                                 Clock                                                                
------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST     System        CCC      LOCK     FCCC_C0_0_LOCK     0.000       97.585
======================================================================================================


Ending Points with Worst Slack
******************************

                                                                     Starting                                    Required           
Instance                                                             Reference     Type     Pin     Net          Time         Slack 
                                                                     Clock                                                          
------------------------------------------------------------------------------------------------------------------------------------
xbus2ahblite_bridge_0.addr_ack_q                                     System        SLE      ALn     AND2_0_Y     100.000      97.585
xbus2ahblite_bridge_0.pending_q                                      System        SLE      ALn     AND2_0_Y     100.000      97.585
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.rstn_sys             System        SLE      ALn     AND2_0_Y     100.000      97.585
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.rstn_sys_sreg[0]     System        SLE      ALn     AND2_0_Y     100.000      97.585
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.rstn_sys_sreg[1]     System        SLE      ALn     AND2_0_Y     100.000      97.585
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.rstn_sys_sreg[2]     System        SLE      ALn     AND2_0_Y     100.000      97.585
neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.rstn_sys_sreg[3]     System        SLE      ALn     AND2_0_Y     100.000      97.585
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.000

    - Propagation time:                      2.415
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 97.585

    Number of logic level(s):                1
    Starting point:                          FCCC_C0_0.FCCC_C0_0.CCC_INST / LOCK
    Ending point:                            xbus2ahblite_bridge_0.addr_ack_q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] (rise=0.000 fall=50.000 period=100.000) on pin CLK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                                 Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST         CCC      LOCK     Out     0.000     0.000 f     -         
FCCC_C0_0_LOCK                       Net      -        -       1.117     -           1         
AND2_0                               AND2     B        In      -         1.117 f     -         
AND2_0                               AND2     Y        Out     0.164     1.281 f     -         
AND2_0_Y                             Net      -        -       1.134     -           7         
xbus2ahblite_bridge_0.addr_ack_q     SLE      ALn      In      -         2.415 f     -         
===============================================================================================
Total path delay (propagation time + setup) of 2.415 is 0.164(6.8%) logic and 2.251(93.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 340MB peak: 340MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 340MB peak: 340MB)

---------------------------------------
Resource Usage Report for top_sd 

Mapping to part: m2gl010vf400std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          2 uses
OR2             1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           3 uses
CFG2           322 uses
CFG3           510 uses
CFG4           920 uses

Carry cells:
ARI1            492 uses - used for arithmetic functions
ARI1            66 uses - used for Wide-Mux implementation
Total ARI1      558 uses


Sequential Cells: 
SLE            1141 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 11
I/O primitives: 10
INBUF          1 use
OUTBUF         9 uses


Global Clock Buffers: 2

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 4 of 21 (19%)
Total Block RAMs (RAM64x18) : 4 of 22 (18%)

Total LUTs:    2313

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 144; LUTs = 144;
RAM1K18  Interface Logic : SLEs = 144; LUTs = 144;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  1141 + 144 + 144 + 0 = 1429;
Total number of LUTs after P&R:  2313 + 144 + 144 + 0 = 2601;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 340MB peak: 340MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime
# Wed Oct 23 16:26:31 2024

###########################################################]
