
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006216                       # Number of seconds simulated (Second)
simTicks                                   6215840000                       # Number of ticks simulated (Tick)
finalTick                                  6215840000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     52.12                       # Real time elapsed on the host (Second)
hostTickRate                                119271573                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     17456484                       # Number of instructions simulated (Count)
simOps                                       17928379                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   334960                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     344015                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         12431681                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        18554592                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      408                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       18329530                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   4544                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               626620                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            557891                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 135                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            12294127                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.490918                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.583938                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8287980     67.41%     67.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    675979      5.50%     72.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    530888      4.32%     77.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    313835      2.55%     79.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    479850      3.90%     83.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    242474      1.97%     85.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    503120      4.09%     89.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    580228      4.72%     94.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    679773      5.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              12294127                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  133036     11.75%     11.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   1270      0.11%     11.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1192      0.11%     11.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     11.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     11.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     11.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     11.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     11.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     11.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     11.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     11.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     11.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     11.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 958424     84.64%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     17      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     96.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  23374      2.06%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14980      1.32%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       101356      0.55%      0.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       9484328     51.74%     52.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       611387      3.34%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2710      0.01%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      1791314      9.77%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      2993045     16.33%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      1196169      6.53%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     88.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1331860      7.27%     95.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       817234      4.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       18329530                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.474421                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1132293                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.061774                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 36560157                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                12836895                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        11950405                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 13529867                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 6344820                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         6284886                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    12216568                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     7143899                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          18303503                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1320120                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     26027                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 442                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2135556                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1694824                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       815436                       # Number of stores executed (Count)
system.cpu.numRate                           1.472327                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1455                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          137554                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    17456484                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      17928379                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.712153                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.712153                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.404193                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.404193                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   18412043                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   9083333                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   13863940                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     4928973                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4926888                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  12696632                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      213                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1318138                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        824788                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       331289                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       128727                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1822986                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1748442                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             16941                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               372494                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8506                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  369691                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.992475                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17577                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 41                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6703                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1337                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5366                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          666                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          620395                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             273                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16845                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     12198611                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.469716                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.935392                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         9201681     75.43%     75.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          452886      3.71%     79.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          241094      1.98%     81.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           74404      0.61%     81.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          164136      1.35%     83.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           86717      0.71%     83.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           64000      0.52%     84.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           13461      0.11%     84.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1900232     15.58%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     12198611                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             17456603                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               17928498                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1993084                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1207342                       # Number of loads committed (Count)
system.cpu.commit.amos                            106                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         114                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1645130                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          6280892                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    11717580                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11001                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       100554      0.56%      0.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      9246089     51.57%     52.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       609182      3.40%     55.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2565      0.01%     55.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     55.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     55.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     55.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     55.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     55.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     55.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     55.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      1790319      9.99%     65.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      2991217     16.68%     82.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           97      0.00%     82.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     82.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      1195389      6.67%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1207342      6.73%     95.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       785742      4.38%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     17928498                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1900232                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1655215                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1655215                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1655215                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1655215                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       142841                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          142841                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       142841                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         142841                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  10492639991                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10492639991                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10492639991                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10492639991                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1798056                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1798056                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1798056                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1798056                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.079442                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.079442                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.079442                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.079442                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 73456.780553                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 73456.780553                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 73456.780553                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 73456.780553                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        97109                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          462                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2130                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      45.591080                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    46.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        28636                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             28636                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        50602                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         50602                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        50602                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        50602                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        92239                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        92239                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        92239                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        92239                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   7007008203                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   7007008203                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   7007008203                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   7007008203                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.051299                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.051299                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.051299                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.051299                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 75965.786739                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 75965.786739                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 75965.786739                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 75965.786739                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  91221                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       875259                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          875259                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       137147                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        137147                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  10154220000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  10154220000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1012406                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1012406                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.135466                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.135466                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 74038.950907                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 74038.950907                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        47164                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        47164                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        89983                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        89983                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   6872314500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   6872314500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.088880                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.088880                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 76373.476101                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 76373.476101                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       421000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       421000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 70166.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 70166.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       415000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       415000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 69166.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 69166.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       779956                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         779956                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5563                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5563                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    334245083                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    334245083                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       785519                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       785519                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.007082                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.007082                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 60083.602912                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 60083.602912                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3438                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3438                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2125                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2125                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    130649795                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    130649795                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002705                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002705                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61482.256471                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61482.256471                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1017.970203                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1747560                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              92245                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              18.944767                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1017.970203                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.994112                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.994112                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          898                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            7284893                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           7284893                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   991030                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               8785561                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2188378                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                311721                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  17437                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               346610                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   830                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               18726497                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2813                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1423685                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       18352479                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1822986                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             388605                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      10846526                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   36486                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  745                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4889                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1375507                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5041                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           12294127                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.540088                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.052655                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  9615173     78.21%     78.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    56534      0.46%     78.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   147215      1.20%     79.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    61501      0.50%     80.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    51484      0.42%     80.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   138282      1.12%     81.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   133919      1.09%     83.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    22443      0.18%     83.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2067576     16.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             12294127                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.146640                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.476267                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1372910                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1372910                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1372910                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1372910                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2597                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2597                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2597                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2597                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    173218998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    173218998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    173218998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    173218998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1375507                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1375507                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1375507                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1375507                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001888                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001888                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001888                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001888                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66699.652676                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66699.652676                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66699.652676                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66699.652676                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          599                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      46.076923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1778                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1778                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          562                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           562                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          562                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          562                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2035                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2035                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2035                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2035                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    136886499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    136886499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    136886499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    136886499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001479                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001479                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001479                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001479                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67266.092875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67266.092875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67266.092875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67266.092875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1778                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1372910                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1372910                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2597                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2597                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    173218998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    173218998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1375507                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1375507                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001888                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001888                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66699.652676                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66699.652676                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          562                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          562                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2035                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2035                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    136886499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    136886499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001479                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001479                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67266.092875                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67266.092875                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.365180                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1374944                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2034                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             675.980334                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.365180                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.997520                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.997520                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           79                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            5504062                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           5504062                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     17437                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4455394                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   123948                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               18555442                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1895                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1318138                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  824788                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   402                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     88988                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    27382                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             95                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8586                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        10654                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                19240                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 18245284                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                18235291                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  14285187                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  19641589                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.466840                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.727293                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      273827                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  110796                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   44                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  95                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  39046                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9311                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2032                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1207342                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             19.204530                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            54.526030                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1078211     89.30%     89.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2838      0.24%     89.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 6798      0.56%     90.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1094      0.09%     90.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  877      0.07%     90.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  276      0.02%     90.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  166      0.01%     90.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  127      0.01%     90.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  129      0.01%     90.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  343      0.03%     90.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                704      0.06%     90.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1314      0.11%     90.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2087      0.17%     90.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4317      0.36%     91.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              80873      6.70%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2550      0.21%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1288      0.11%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               7148      0.59%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1215      0.10%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2221      0.18%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4372      0.36%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                518      0.04%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                124      0.01%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                120      0.01%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                216      0.02%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                146      0.01%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                419      0.03%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                383      0.03%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                501      0.04%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                377      0.03%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             5590      0.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1207342                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  17437                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1071810                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 8120323                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          38174                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2360210                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                686173                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               18656816                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 53373                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 418308                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 105520                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34459                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            20960347                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    45276297                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 18840162                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  8726803                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              20232997                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   727350                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     371                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  97                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1450859                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         28840642                       # The number of ROB reads (Count)
system.cpu.rob.writes                        37194121                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 17456484                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   17928379                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    54                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    405                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   4400                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      4805                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   405                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  4400                       # number of overall hits (Count)
system.l2.overallHits::total                     4805                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1630                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                87704                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   89334                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1630                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               87704                       # number of overall misses (Count)
system.l2.overallMisses::total                  89334                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       129467000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      6817952500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         6947419500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      129467000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     6817952500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        6947419500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2035                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              92104                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 94139                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2035                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             92104                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                94139                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.800983                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.952228                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.948958                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.800983                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.952228                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.948958                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79427.607362                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 77738.216045                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    77769.040903                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79427.607362                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 77738.216045                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   77769.040903                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                26833                       # number of writebacks (Count)
system.l2.writebacks::total                     26833                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1630                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            87704                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               89334                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1630                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           87704                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              89334                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    113177000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   5940912500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     6054089500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    113177000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   5940912500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    6054089500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.800983                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.952228                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.948958                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.800983                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.952228                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.948958                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69433.742331                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67738.216045                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 67769.152842                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69433.742331                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67738.216045                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 67769.152842                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          85915                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          161                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            161                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          141                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             141                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          141                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          141                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2672500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2672500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18953.900709                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18953.900709                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             405                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                405                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1630                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1630                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    129467000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    129467000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2035                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2035                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.800983                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.800983                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79427.607362                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79427.607362                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1630                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1630                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    113177000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    113177000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.800983                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.800983                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69433.742331                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69433.742331                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1482                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1482                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    120515500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      120515500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2121                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2121                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.698727                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.698727                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81319.500675                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81319.500675                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1482                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1482                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    105695500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    105695500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.698727                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.698727                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71319.500675                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71319.500675                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3761                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3761                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        86222                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           86222                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6697437000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6697437000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        89983                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         89983                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.958203                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.958203                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 77676.660249                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 77676.660249                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        86222                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        86222                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5835217000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5835217000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.958203                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.958203                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67676.660249                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 67676.660249                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1777                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1777                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1777                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1777                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        28636                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            28636                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        28636                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        28636                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4031.333421                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       186975                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      90011                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.077246                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      15.587386                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        50.199832                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3965.546203                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.003806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.012256                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.968151                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.984212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  223                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1529                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2344                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1588235                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1588235                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     26832.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1629.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     87682.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000195210500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1668                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1668                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              203559                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              25153                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       89333                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      26832                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     89333                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    26832                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 89333                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                26832                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   59525                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   28019                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1314                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     420                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1551                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   1679                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   1673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1670                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   1670                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   1673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   1701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1677                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   1680                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   1710                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   1673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   1674                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   1679                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   1669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   1668                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1668                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      53.531175                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     35.592803                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    104.264866                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          1501     89.99%     89.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255          147      8.81%     98.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383           17      1.02%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      0.06%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            1      0.06%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1668                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1668                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.069544                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.065000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.400908                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1614     96.76%     96.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                8      0.48%     97.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               32      1.92%     99.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               12      0.72%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1668                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 5717312                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1717248                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              919797163.37614858                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              276269659.45069373                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    6215756500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      53508.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       104256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      5611648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1715456                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 16772632.500193053856                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 902798012.818862795830                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 275981363.741666436195                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1629                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        87704                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        26832                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     46101500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2337608000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 149296654750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28300.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26653.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5564126.97                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       104256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5613056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        5717312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       104256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       104256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1717248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1717248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1629                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        87704                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           89333                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        26832                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          26832                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       16772633                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      903024531                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         919797163                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     16772633                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      16772633                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    276269659                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        276269659                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    276269659                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      16772633                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     903024531                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1196066823                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                89311                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               26804                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         4856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         4987                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         5040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         4889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         4930                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         5876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         5547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         5786                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         5797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         5891                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5930                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         5879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         1045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         1623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1765                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1497                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1537                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1597                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1982                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1683                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               709128250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             446555000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2383709500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7939.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26689.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               79344                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              24170                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.84                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.17                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        12589                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   590.097387                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   376.436966                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   413.467862                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2475     19.66%     19.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1787     14.19%     33.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          820      6.51%     40.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          579      4.60%     44.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          532      4.23%     49.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          461      3.66%     52.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          462      3.67%     56.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          447      3.55%     60.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5026     39.92%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        12589                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               5715904                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1715456                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              919.570645                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              275.981364                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    9.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.18                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.16                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.15                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        44325120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        23536590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      299680080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      69138900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 490482720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1923553920                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    767047680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    3617765010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   582.023509                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1967464750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    207480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4040895250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        45646020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        24238665                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      338000460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      70777980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 490482720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2101738200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    616997760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    3687881805                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   593.303850                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1575868500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    207480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4432491500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               87851                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         26832                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             58460                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1482                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1482                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          87851                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            141                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       264099                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  264099                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      7434560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  7434560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              89474                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    89474    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                89474                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           307573500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          471051000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         174766                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        85292                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              92017                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        55469                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1778                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           121667                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2121                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2121                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2035                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         89983                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           141                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          141                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5847                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       275711                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 281558                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       243968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7727360                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 7971328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           85915                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1717312                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            180195                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004351                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.065817                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  179411     99.56%     99.56% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     784      0.44%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              180195                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6215840000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          124053500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3051998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         138226500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        187279                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        92999                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             783                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          783                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
