
*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8648 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 317.184 ; gain = 85.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:6]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:79]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:79]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IFIDRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:71]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
WARNING: [Synth 8-689] width (1) of port connection 'WriteRegister' does not match port width (5) of module 'RegisterFile' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/InstructionDecode.v:34]
INFO: [Synth 8-638] synthesizing module 'Control' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:132]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:191]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:42]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
WARNING: [Synth 8-3848] Net WriteRegsiter in module/entity InstructionDecode does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/InstructionDecode.v:34]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Immediate_Extended' does not match port width (32) of module 'InstructionDecode' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:78]
WARNING: [Synth 8-689] width (1) of port connection 'ALUOp' does not match port width (6) of module 'InstructionDecode' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:81]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_In' does not match port width (32) of module 'IDEXRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:85]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IDEXRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:90]
INFO: [Synth 8-638] synthesizing module 'Execution' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (11#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (32) of module 'Mux32Bit2To1' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:42]
WARNING: [Synth 8-689] width (5) of port connection 'inA' does not match port width (32) of module 'Mux32Bit2To1' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:43]
WARNING: [Synth 8-689] width (5) of port connection 'inB' does not match port width (32) of module 'Mux32Bit2To1' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:44]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (12#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
WARNING: [Synth 8-689] width (1) of port connection 'Lo_IN' does not match port width (32) of module 'ALU32Bit' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:52]
WARNING: [Synth 8-689] width (1) of port connection 'Hi_IN' does not match port width (32) of module 'ALU32Bit' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:53]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (13#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'HiOut' does not match port width (32) of module 'HiLoRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:61]
WARNING: [Synth 8-689] width (1) of port connection 'LoOut' does not match port width (32) of module 'HiLoRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:62]
WARNING: [Synth 8-3848] Net ReadData2_Out in module/entity Execution does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:27]
WARNING: [Synth 8-3848] Net MemRead_Out in module/entity Execution does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:29]
WARNING: [Synth 8-3848] Net MemWrite_Out in module/entity Execution does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:29]
WARNING: [Synth 8-3848] Net MemtoReg_Out in module/entity Execution does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:29]
WARNING: [Synth 8-3848] Net RegWrite_Out in module/entity Execution does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:29]
INFO: [Synth 8-256] done synthesizing module 'Execution' (14#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'ALUOp' does not match port width (6) of module 'Execution' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:113]
WARNING: [Synth 8-689] width (32) of port connection 'ALUResult' does not match port width (64) of module 'Execution' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:120]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:120]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (15#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:127]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:128]
WARNING: [Synth 8-689] width (5) of port connection 'RegDstMUX_In' does not match port width (1) of module 'EXMEMRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:129]
WARNING: [Synth 8-689] width (5) of port connection 'RegDstMUX_Out' does not match port width (1) of module 'EXMEMRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:129]
INFO: [Synth 8-638] synthesizing module 'Memory' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
WARNING: [Synth 8-567] referenced signal 'Address' should be on the sensitivity list [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/DataMemory.v:56]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (16#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
WARNING: [Synth 8-3848] Net ALUResult_Out in module/entity Memory does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Memory.v:20]
INFO: [Synth 8-256] done synthesizing module 'Memory' (17#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDestAddress_Out' does not match port width (5) of module 'Memory' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:143]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (18#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
WARNING: [Synth 8-350] instance 'MEMWB' of module 'MEMWBRegister' requires 11 connections, but only 7 given [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:146]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-3848] Net RegWrite in module/entity WriteBack does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/WriteBack.v:17]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (19#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg' does not match port width (5) of module 'WriteBack' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:157]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg_Out' does not match port width (5) of module 'WriteBack' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:159]
WARNING: [Synth 8-3848] Net PCValue in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:10]
WARNING: [Synth 8-3848] Net Hi_Out in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:10]
WARNING: [Synth 8-3848] Net Lo_Out in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:10]
WARNING: [Synth 8-3848] Net MemRead_MEM in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:141]
WARNING: [Synth 8-3848] Net MemRead_EX in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:31]
WARNING: [Synth 8-3848] Net HiLoCtl_EX in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:32]
WARNING: [Synth 8-3848] Net ZeroExtend_EX in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:32]
WARNING: [Synth 8-3848] Net Instruction_Extended_ID in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:25]
WARNING: [Synth 8-3848] Net HiLoCtr_ID in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:99]
WARNING: [Synth 8-3848] Net RegWrite_ID in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:27]
WARNING: [Synth 8-3848] Net WriteRegister_ID in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:23]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (20#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:6]
WARNING: [Synth 8-3331] design WriteBack has unconnected port RegWrite
WARNING: [Synth 8-3331] design WriteBack has unconnected port Clk
WARNING: [Synth 8-3331] design WriteBack has unconnected port Rst
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[31]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[30]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[29]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[28]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[27]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[26]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[25]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[24]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[23]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[22]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[21]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[20]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[19]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[18]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[17]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[16]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[15]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[14]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[13]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[12]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[11]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[10]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[9]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[8]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[7]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[6]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[5]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[4]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[3]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[2]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[1]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[31]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[30]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[29]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[28]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[27]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[26]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[25]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[24]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[23]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[22]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[21]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[20]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[19]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[18]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[17]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[16]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[15]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[14]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[13]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[12]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[11]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[10]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[9]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[8]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[7]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[6]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[5]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[4]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[3]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[2]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[1]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[0]
WARNING: [Synth 8-3331] design Execution has unconnected port MemRead_Out
WARNING: [Synth 8-3331] design Execution has unconnected port MemWrite_Out
WARNING: [Synth 8-3331] design Execution has unconnected port MemtoReg_Out
WARNING: [Synth 8-3331] design Execution has unconnected port RegWrite_Out
WARNING: [Synth 8-3331] design Execution has unconnected port Clk
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port RegWrite
WARNING: [Synth 8-3331] design Execution has unconnected port MemWrite
WARNING: [Synth 8-3331] design Execution has unconnected port MemRead
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 343.984 ; gain = 112.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 343.984 ; gain = 112.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 343.984 ; gain = 112.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:36]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:37]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:38]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUOp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "HiLoCtl" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'HiLoCtl_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:105]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'HiOut_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'LoOut_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 363.621 ; gain = 132.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 6     
	  17 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 6     
	  17 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:70]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:66]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemWriteStore_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:60]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/MemWriteStore_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:60]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/ALUOp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/HiLoCtl" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:38]
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[31]' (FD) to 'IFID/InstructionVal_reg[24]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'MEMWB/ReadDataStore_reg[0]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[31]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'MEMWB/ReadData_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[0]' (FD) to 'MEMWB/ReadDataStore_reg[1]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[1]' (FD) to 'MEMWB/ReadDataStore_reg[2]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[2]' (FD) to 'MEMWB/ReadDataStore_reg[3]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[3]' (FD) to 'MEMWB/ReadDataStore_reg[4]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[4]' (FD) to 'MEMWB/ReadDataStore_reg[5]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[5]' (FD) to 'MEMWB/ReadDataStore_reg[6]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[6]' (FD) to 'MEMWB/ReadDataStore_reg[7]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[7]' (FD) to 'MEMWB/ReadDataStore_reg[8]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[8]' (FD) to 'MEMWB/ReadDataStore_reg[9]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[9]' (FD) to 'MEMWB/ReadDataStore_reg[10]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[10]' (FD) to 'MEMWB/ReadDataStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[11]' (FD) to 'MEMWB/ReadDataStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[12]' (FD) to 'MEMWB/ReadDataStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[13]' (FD) to 'MEMWB/ReadDataStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[14]' (FD) to 'MEMWB/ReadDataStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[15]' (FD) to 'MEMWB/ReadDataStore_reg[16]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[16]' (FD) to 'MEMWB/ReadDataStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[17]' (FD) to 'MEMWB/ReadDataStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[18]' (FD) to 'MEMWB/ReadDataStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[19]' (FD) to 'MEMWB/ReadDataStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[20]' (FD) to 'MEMWB/ReadDataStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[21]' (FD) to 'MEMWB/ReadDataStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[22]' (FD) to 'MEMWB/ReadDataStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[23]' (FD) to 'MEMWB/ReadDataStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[24]' (FD) to 'MEMWB/ReadDataStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[25]' (FD) to 'MEMWB/ReadDataStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[26]' (FD) to 'MEMWB/ReadDataStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[27]' (FD) to 'MEMWB/ReadDataStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[28]' (FD) to 'MEMWB/ReadDataStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[29]' (FD) to 'MEMWB/ReadDataStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[30]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadDataStore_reg[31] )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[0]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[31]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[30]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[29]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[28]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[27]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[26]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[25]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[24]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[23]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[22]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[21]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[20]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[19]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[18]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[17]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[16]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[15]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[14]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[13]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[12]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[11]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[10]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[9]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[8]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[7]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[6]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[5]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[4]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[3]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[2]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[1]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[1]' (FD_1) to 'MEMWB/ReadData_Out_reg[2]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[2]' (FD_1) to 'MEMWB/ReadData_Out_reg[3]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[3]' (FD_1) to 'MEMWB/ReadData_Out_reg[4]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[4]' (FD_1) to 'MEMWB/ReadData_Out_reg[5]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[5]' (FD_1) to 'MEMWB/ReadData_Out_reg[6]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[6]' (FD_1) to 'MEMWB/ReadData_Out_reg[7]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[7]' (FD_1) to 'MEMWB/ReadData_Out_reg[8]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[8]' (FD_1) to 'MEMWB/ReadData_Out_reg[9]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[9]' (FD_1) to 'MEMWB/ReadData_Out_reg[10]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[10]' (FD_1) to 'MEMWB/ReadData_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[11]' (FD_1) to 'MEMWB/ReadData_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[12]' (FD_1) to 'MEMWB/ReadData_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[13]' (FD_1) to 'MEMWB/ReadData_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[14]' (FD_1) to 'MEMWB/ReadData_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[15]' (FD_1) to 'MEMWB/ReadData_Out_reg[16]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[16]' (FD_1) to 'MEMWB/ReadData_Out_reg[17]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[17]' (FD_1) to 'MEMWB/ReadData_Out_reg[18]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[18]' (FD_1) to 'MEMWB/ReadData_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[19]' (FD_1) to 'MEMWB/ReadData_Out_reg[20]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[20]' (FD_1) to 'MEMWB/ReadData_Out_reg[21]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[21]' (FD_1) to 'MEMWB/ReadData_Out_reg[22]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[22]' (FD_1) to 'MEMWB/ReadData_Out_reg[23]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[23]' (FD_1) to 'MEMWB/ReadData_Out_reg[24]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[24]' (FD_1) to 'MEMWB/ReadData_Out_reg[25]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[25]' (FD_1) to 'MEMWB/ReadData_Out_reg[26]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[26]' (FD_1) to 'MEMWB/ReadData_Out_reg[27]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[27]' (FD_1) to 'MEMWB/ReadData_Out_reg[28]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[28]' (FD_1) to 'MEMWB/ReadData_Out_reg[29]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[29]' (FD_1) to 'MEMWB/ReadData_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[30]' (FD_1) to 'MEMWB/ReadData_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadData_Out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/RegWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/RegDst_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ALUSrc_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ALUOp_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ALUOp_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ALUOp_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ALUOp_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ALUOp_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ALUOp_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/HiLoCtl_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ZeroExtend_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[6]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 464.313 ; gain = 233.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 464.313 ; gain = 233.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |    32|
|2     |OBUFT |    96|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   128|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1132 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

175 Infos, 265 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 554.168 ; gain = 331.734
INFO: [Common 17-1381] The checkpoint 'E:/Fall 2017/ECE 369/LABS8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 554.168 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 13:50:12 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 38616 
ERROR: [Synth 8-2537] port Clk is not defined [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:8]
ERROR: [Synth 8-2537] port WrEn is not defined [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:9]
ERROR: [Synth 8-2537] port RdEn is not defined [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:10]
ERROR: [Synth 8-1031] HiOut_int is not declared [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
ERROR: [Synth 8-1031] LoOut_int is not declared [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:27]
INFO: [Synth 8-2350] module HiLoRegister ignored due to previous errors [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:3]
Failed to read verilog 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v'
2 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 17:20:00 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 38940 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 317.496 ; gain = 86.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:79]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:204]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:55]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_In' does not match port width (32) of module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:94]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:99]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:2]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (14#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:2]
WARNING: [Synth 8-350] instance 'hi_low_reg' of module 'HiLoRegister' requires 6 connections, but only 5 given [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:73]
INFO: [Synth 8-256] done synthesizing module 'Execution' (15#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:132]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:143]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:144]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
WARNING: [Synth 8-567] referenced signal 'Address' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:56]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (17#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDestAddress_Out' does not match port width (5) of module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:162]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (19#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDstMUX_In' does not match port width (5) of module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:168]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (20#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg' does not match port width (5) of module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:177]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg_Out' does not match port width (5) of module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:179]
WARNING: [Synth 8-3848] Net ZeroExtend_EX in module/entity TopLevel does not have driver. [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:30]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (21#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:3]
WARNING: [Synth 8-3331] design WriteBack has unconnected port Clk
WARNING: [Synth 8-3331] design WriteBack has unconnected port Rst
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[0]
WARNING: [Synth 8-3331] design Execution has unconnected port Clk
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 345.301 ; gain = 113.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 345.301 ; gain = 113.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 345.301 ; gain = 113.973
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:49]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:50]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:51]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUOp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "HiLoCtl" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:77]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'HiLoCtl_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'HiOut_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'LoOut_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'HiLoCtl_Out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.641 ; gain = 141.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 6     
	  17 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 6     
	  17 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:73]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:69]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWriteStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:64]
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/RegWriteStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:67]
INFO: [Synth 8-4471] merging register 'MEMWB/RegDstMUXStore_reg' into 'EXMEM/RegDstMUXStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWriteStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:64]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:67]
WARNING: [Synth 8-6014] Unused sequential element MEMWB/RegDstMUXStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/ALUOp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/HiLoCtl" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:38]
INFO: [Synth 8-3971] The signal instruction_decode/regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'IDEX/RegWrite_Out_reg' (FD_1) to 'IDEX/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWriteStore_reg' (FD) to 'EXMEM/MemToRegStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decode/ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWrite_Out_reg' (FD_1) to 'EXMEM/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegDstMUX_Out_reg[0]' (FD_1) to 'MEMWB/RegDstMUX_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/MemReadStore_reg' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Branch_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemWrite_Out_reg' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWriteStore_reg' (FD) to 'MEMWB/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[31]' (FD) to 'IFID/InstructionVal_reg[24]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionVal_reg[19] )
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[31]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[30]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[29]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[28]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[27]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[26]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[25]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[24]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[23]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[22]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[21]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[20]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[19]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[18]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[17]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[16]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[15]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[14]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[13]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[12]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[11]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[10]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[9]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[8]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[7]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[6]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[5]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[4]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[3]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[2]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[1]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_Out_reg' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWriteStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/BranchStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWrite_Out_reg' (FD_1) to 'MEMWB/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[31]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[24]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16Store_reg[3]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16_Out_reg[3]' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/Branch_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWrite_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[0]' (FD) to 'IDEX/SignExtendStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[1]' (FD) to 'IDEX/SignExtendStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[2]' (FD) to 'IDEX/SignExtendStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[3]' (FD) to 'IDEX/SignExtendStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[4]' (FD) to 'IDEX/SignExtendStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[16]' (FD) to 'IDEX/SignExtendStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[17]' (FD) to 'IDEX/SignExtendStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[18]' (FD) to 'IDEX/SignExtendStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[19]' (FD) to 'IDEX/SignExtendStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[20]' (FD) to 'IDEX/SignExtendStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[21]' (FD) to 'IDEX/SignExtendStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[22]' (FD) to 'IDEX/SignExtendStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[23]' (FD) to 'IDEX/SignExtendStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[24]' (FD) to 'IDEX/SignExtendStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[25]' (FD) to 'IDEX/SignExtendStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[26]' (FD) to 'IDEX/SignExtendStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[27]' (FD) to 'IDEX/SignExtendStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[28]' (FD) to 'IDEX/SignExtendStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[29]' (FD) to 'IDEX/SignExtendStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[30]' (FD) to 'IDEX/SignExtendStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[0]' (FD_1) to 'IDEX/SignExtend_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[1]' (FD_1) to 'IDEX/SignExtend_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[2]' (FD_1) to 'IDEX/SignExtend_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[3]' (FD_1) to 'IDEX/SignExtend_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[4]' (FD_1) to 'IDEX/SignExtend_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[16]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[17]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[18]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[19]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[20]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[21]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[22]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[23]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[24]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[25]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[26]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[27]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[28]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[29]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[30]' (FD_1) to 'IDEX/SignExtend_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/IFID_Instruction_Out_reg[19] )
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemReadStore_reg )
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemRead_Out_reg )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[0]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemReadStore_reg' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[1]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[2]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[3]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[4]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[5]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadDataStore_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadData_Out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/RegDst_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegDst_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/hi_low_reg/HiLoCtl_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/ALUZero_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[11]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 574.094 ; gain = 342.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 574.094 ; gain = 342.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 574.094 ; gain = 342.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 574.094 ; gain = 342.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 574.094 ; gain = 342.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 574.094 ; gain = 342.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 574.094 ; gain = 342.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 574.094 ; gain = 342.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 574.094 ; gain = 342.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     4|
|2     |CARRY4   |   118|
|3     |DSP48E1  |    11|
|4     |LUT1     |    34|
|5     |LUT2     |   356|
|6     |LUT3     |   111|
|7     |LUT4     |   101|
|8     |LUT5     |   249|
|9     |LUT6     |   656|
|10    |MUXF7    |    43|
|11    |MUXF8    |    11|
|12    |RAMB18E1 |     2|
|13    |FDRE     |   407|
|14    |LD       |   136|
|15    |LDC      |     2|
|16    |IBUF     |     2|
|17    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  2371|
|2     |  EXMEM              |EXMEMRegister        |    66|
|3     |  IDEX               |IDEXRegister         |  1280|
|4     |  IFID               |IFIDRegister         |    92|
|5     |  MEMWB              |MEMWBRegister        |    98|
|6     |  execution          |Execution            |   479|
|7     |    ALUSrcMux        |Mux32Bit2To1         |    33|
|8     |    aluCalculation   |ALU32Bit             |   238|
|9     |    hi_low_reg       |HiLoRegister         |   208|
|10    |  instruction_decode |InstructionDecode    |    12|
|11    |    ctl              |Control              |    10|
|12    |    regFile          |RegisterFile         |     2|
|13    |  instruction_fetch  |InstructionFetchUnit |   209|
|14    |    u0               |ProgramCounter       |   209|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 574.094 ; gain = 342.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 299 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 574.094 ; gain = 342.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 574.094 ; gain = 342.766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 138 instances were transformed.
  LD => LDCE: 136 instances
  LDC => LDCE: 2 instances

193 Infos, 179 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 608.695 ; gain = 385.137
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 608.695 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 17:22:09 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15088 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 317.773 ; gain = 86.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:79]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:227]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:58]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_In' does not match port width (32) of module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:94]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:99]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
ERROR: [Synth 8-564] redeclaration of port 'WrEn' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
ERROR: [Synth 8-285] failed synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
ERROR: [Synth 8-285] failed synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
ERROR: [Synth 8-285] failed synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 345.578 ; gain = 114.398
---------------------------------------------------------------------------------
synthesize failed
34 Infos, 9 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 14:11:37 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 48392 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 317.707 ; gain = 86.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:79]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:227]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:58]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_In' does not match port width (32) of module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:94]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:99]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (14#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'Execution' (15#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:132]
WARNING: [Synth 8-350] instance 'execution' of module 'Execution' requires 29 connections, but only 27 given [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:118]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:143]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:144]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
WARNING: [Synth 8-567] referenced signal 'Address' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:56]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (17#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDestAddress_Out' does not match port width (5) of module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:162]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (19#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDstMUX_In' does not match port width (5) of module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:168]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (20#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg' does not match port width (5) of module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:177]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg_Out' does not match port width (5) of module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:179]
WARNING: [Synth 8-3848] Net ZeroExtend_EX in module/entity TopLevel does not have driver. [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:30]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (21#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:3]
WARNING: [Synth 8-3331] design WriteBack has unconnected port Clk
WARNING: [Synth 8-3331] design WriteBack has unconnected port Rst
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[0]
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port WrEn
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 345.512 ; gain = 114.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 345.512 ; gain = 114.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 345.512 ; gain = 114.289
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:49]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:50]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:51]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:75]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'WrEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 372.855 ; gain = 141.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 6     
	  21 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 6     
	  21 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HiLoRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:67]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWriteStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:64]
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/RegWriteStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:67]
INFO: [Synth 8-4471] merging register 'MEMWB/RegDstMUXStore_reg' into 'EXMEM/RegDstMUXStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWriteStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:64]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:67]
WARNING: [Synth 8-6014] Unused sequential element MEMWB/RegDstMUXStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:38]
INFO: [Synth 8-3971] The signal instruction_decode/regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'IDEX/RegWrite_Out_reg' (FD_1) to 'IDEX/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWriteStore_reg' (FD) to 'EXMEM/MemToRegStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decode/ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWrite_Out_reg' (FD_1) to 'EXMEM/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegDstMUX_Out_reg[0]' (FD_1) to 'MEMWB/RegDstMUX_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/MemReadStore_reg' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Branch_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemWrite_Out_reg' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWriteStore_reg' (FD) to 'MEMWB/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionVal_reg[31] )
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_Out_reg' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[1]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[2]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[3]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[4]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[5]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[6]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[7]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[8]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[9]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[10]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[11]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[12]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[13]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[14]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[15]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[16]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[17]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[18]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[19]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[20]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[21]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[22]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[23]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[25]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[26]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[27]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[28]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[29]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[30]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[31]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWriteStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/BranchStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16Store_reg[3]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWrite_Out_reg' (FD_1) to 'MEMWB/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16_Out_reg[3]' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/Branch_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWrite_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[0]' (FD) to 'IDEX/SignExtendStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[1]' (FD) to 'IDEX/SignExtendStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[2]' (FD) to 'IDEX/SignExtendStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[3]' (FD) to 'IDEX/SignExtendStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[4]' (FD) to 'IDEX/SignExtendStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[16]' (FD) to 'IDEX/SignExtendStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[17]' (FD) to 'IDEX/SignExtendStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[18]' (FD) to 'IDEX/SignExtendStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[19]' (FD) to 'IDEX/SignExtendStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[20]' (FD) to 'IDEX/SignExtendStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[21]' (FD) to 'IDEX/SignExtendStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[22]' (FD) to 'IDEX/SignExtendStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[23]' (FD) to 'IDEX/SignExtendStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[24]' (FD) to 'IDEX/SignExtendStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[25]' (FD) to 'IDEX/SignExtendStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[26]' (FD) to 'IDEX/SignExtendStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[27]' (FD) to 'IDEX/SignExtendStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[28]' (FD) to 'IDEX/SignExtendStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[29]' (FD) to 'IDEX/SignExtendStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[30]' (FD) to 'IDEX/SignExtendStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[0]' (FD_1) to 'IDEX/SignExtend_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[1]' (FD_1) to 'IDEX/SignExtend_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[2]' (FD_1) to 'IDEX/SignExtend_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[3]' (FD_1) to 'IDEX/SignExtend_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[4]' (FD_1) to 'IDEX/SignExtend_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[16]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[17]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[18]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[19]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[20]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[21]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[22]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[23]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[24]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[25]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[26]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[27]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[28]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[29]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[30]' (FD_1) to 'IDEX/SignExtend_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/IFID_Instruction_Out_reg[31] )
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[31]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemReadStore_reg )
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[31]' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemRead_Out_reg )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[0]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemReadStore_reg' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[1]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[2]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[3]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[4]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[5]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadDataStore_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadData_Out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/RegDst_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/WrEn_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegDst_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/HiLoCtr_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/ALUZero_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[12]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 574.242 ; gain = 343.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 574.242 ; gain = 343.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 574.242 ; gain = 343.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 574.242 ; gain = 343.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 574.242 ; gain = 343.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 574.242 ; gain = 343.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 574.242 ; gain = 343.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 574.242 ; gain = 343.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 574.242 ; gain = 343.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   118|
|3     |DSP48E1  |    11|
|4     |LUT1     |   162|
|5     |LUT2     |   229|
|6     |LUT3     |   111|
|7     |LUT4     |   100|
|8     |LUT5     |   248|
|9     |LUT6     |   656|
|10    |MUXF7    |    43|
|11    |MUXF8    |    11|
|12    |RAMB18E1 |     2|
|13    |FDRE     |   405|
|14    |LD       |    65|
|15    |LDC      |     8|
|16    |IBUF     |     2|
|17    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  2302|
|2     |  EXMEM              |EXMEMRegister        |    66|
|3     |  IDEX               |IDEXRegister         |  1278|
|4     |  IFID               |IFIDRegister         |    91|
|5     |  MEMWB              |MEMWBRegister        |    98|
|6     |  execution          |Execution            |   415|
|7     |    ALUSrcMux        |Mux32Bit2To1         |    33|
|8     |    aluCalculation   |ALU32Bit             |   382|
|9     |  instruction_decode |InstructionDecode    |    11|
|10    |    ctl              |Control              |     9|
|11    |    regFile          |RegisterFile         |     2|
|12    |  instruction_fetch  |InstructionFetchUnit |   209|
|13    |    u0               |ProgramCounter       |   209|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 574.242 ; gain = 343.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 426 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 574.242 ; gain = 343.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 574.242 ; gain = 343.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  LD => LDCE: 65 instances
  LDC => LDCE: 8 instances

192 Infos, 176 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 608.848 ; gain = 385.387
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 608.848 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 14:13:45 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41992 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 317.594 ; gain = 86.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:79]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:181]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:238]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:59]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_In' does not match port width (32) of module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:96]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:101]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (14#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'Execution' (15#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:137]
WARNING: [Synth 8-350] instance 'execution' of module 'Execution' requires 30 connections, but only 28 given [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:121]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:148]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:149]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
WARNING: [Synth 8-567] referenced signal 'Address' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:56]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (17#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDestAddress_Out' does not match port width (5) of module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:167]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (19#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDstMUX_In' does not match port width (5) of module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:173]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (20#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg' does not match port width (5) of module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:182]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg_Out' does not match port width (5) of module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:184]
WARNING: [Synth 8-3848] Net ZeroExtend_EX in module/entity TopLevel does not have driver. [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:30]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (21#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:3]
WARNING: [Synth 8-3331] design WriteBack has unconnected port Clk
WARNING: [Synth 8-3331] design WriteBack has unconnected port Rst
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[0]
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design Execution has unconnected port WrEnWire_In
WARNING: [Synth 8-3331] design Execution has unconnected port RdEnWire_In
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 346.398 ; gain = 115.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 346.398 ; gain = 115.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 346.398 ; gain = 115.195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:50]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:51]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:52]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:75]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'WrEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'RdEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 378.750 ; gain = 147.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HiLoRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:67]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWriteStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:63]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/RegWriteStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
INFO: [Synth 8-4471] merging register 'MEMWB/RegDstMUXStore_reg' into 'EXMEM/RegDstMUXStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWriteStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:63]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
WARNING: [Synth 8-6014] Unused sequential element MEMWB/RegDstMUXStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:38]
INFO: [Synth 8-3971] The signal instruction_decode/regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'IDEX/RegWrite_Out_reg' (FD_1) to 'IDEX/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWriteStore_reg' (FD) to 'EXMEM/MemToRegStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decode/ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWrite_Out_reg' (FD_1) to 'EXMEM/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegDstMUX_Out_reg[0]' (FD_1) to 'MEMWB/RegDstMUX_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/MemReadStore_reg' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/Branch_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemWrite_Out_reg' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWriteStore_reg' (FD) to 'MEMWB/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionVal_reg[31] )
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[31]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[30]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[29]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[28]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[27]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[26]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[25]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[24]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[23]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[22]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[21]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[20]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[19]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[18]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[17]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[16]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[15]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[14]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[13]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[12]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[11]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[10]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[9]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[8]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[7]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[6]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[5]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[4]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[3]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[2]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[1]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_Out_reg' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWriteStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/BranchStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWrite_Out_reg' (FD_1) to 'MEMWB/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16Store_reg[3]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16_Out_reg[3]' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/Branch_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWrite_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[0]' (FD) to 'IDEX/SignExtendStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[1]' (FD) to 'IDEX/SignExtendStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[2]' (FD) to 'IDEX/SignExtendStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[3]' (FD) to 'IDEX/SignExtendStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[4]' (FD) to 'IDEX/SignExtendStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[16]' (FD) to 'IDEX/SignExtendStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[17]' (FD) to 'IDEX/SignExtendStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[18]' (FD) to 'IDEX/SignExtendStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[19]' (FD) to 'IDEX/SignExtendStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[20]' (FD) to 'IDEX/SignExtendStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[21]' (FD) to 'IDEX/SignExtendStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[22]' (FD) to 'IDEX/SignExtendStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[23]' (FD) to 'IDEX/SignExtendStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[24]' (FD) to 'IDEX/SignExtendStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[25]' (FD) to 'IDEX/SignExtendStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[26]' (FD) to 'IDEX/SignExtendStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[27]' (FD) to 'IDEX/SignExtendStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[28]' (FD) to 'IDEX/SignExtendStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[29]' (FD) to 'IDEX/SignExtendStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[30]' (FD) to 'IDEX/SignExtendStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[0]' (FD_1) to 'IDEX/SignExtend_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[1]' (FD_1) to 'IDEX/SignExtend_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[2]' (FD_1) to 'IDEX/SignExtend_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[3]' (FD_1) to 'IDEX/SignExtend_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[4]' (FD_1) to 'IDEX/SignExtend_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[16]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[17]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[18]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[19]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[20]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[21]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[22]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[23]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[24]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[25]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[26]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[27]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[28]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[29]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[30]' (FD_1) to 'IDEX/SignExtend_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/IFID_Instruction_Out_reg[31] )
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[31]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemReadStore_reg )
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[31]' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemRead_Out_reg )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[0]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemReadStore_reg' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[1]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[2]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[3]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[4]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[5]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadDataStore_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadData_Out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/RegDst_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegDst_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/ALUZero_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[10]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 575.801 ; gain = 344.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 575.801 ; gain = 344.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 575.801 ; gain = 344.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 575.801 ; gain = 344.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 575.801 ; gain = 344.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 575.801 ; gain = 344.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 575.801 ; gain = 344.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 575.801 ; gain = 344.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 575.801 ; gain = 344.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   118|
|3     |DSP48E1  |    11|
|4     |LUT1     |    35|
|5     |LUT2     |   360|
|6     |LUT3     |   112|
|7     |LUT4     |   100|
|8     |LUT5     |   248|
|9     |LUT6     |   660|
|10    |MUXF7    |    43|
|11    |MUXF8    |    11|
|12    |RAMB18E1 |     2|
|13    |FDRE     |   537|
|14    |LD       |    65|
|15    |LDC      |    10|
|16    |IBUF     |     2|
|17    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  2445|
|2     |  EXMEM              |EXMEMRegister        |    66|
|3     |  IDEX               |IDEXRegister         |  1282|
|4     |  IFID               |IFIDRegister         |   100|
|5     |  MEMWB              |MEMWBRegister        |    98|
|6     |  execution          |Execution            |   543|
|7     |    ALUSrcMux        |Mux32Bit2To1         |    33|
|8     |    aluCalculation   |ALU32Bit             |   238|
|9     |    hi_low_reg       |HiLoRegister         |   272|
|10    |  instruction_decode |InstructionDecode    |    13|
|11    |    ctl              |Control              |    11|
|12    |    regFile          |RegisterFile         |     2|
|13    |  instruction_fetch  |InstructionFetchUnit |   209|
|14    |    u0               |ProgramCounter       |   209|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 575.801 ; gain = 344.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 297 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 575.801 ; gain = 344.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 575.801 ; gain = 344.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  LD => LDCE: 65 instances
  LDC => LDCE: 10 instances

195 Infos, 178 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 610.406 ; gain = 386.973
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 610.406 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 15:10:40 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 50316 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 318.445 ; gain = 87.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:79]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:181]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:238]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:59]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_In' does not match port width (32) of module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:96]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:101]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (14#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'Execution' (15#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:137]
WARNING: [Synth 8-350] instance 'execution' of module 'Execution' requires 30 connections, but only 28 given [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:121]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:148]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:149]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
WARNING: [Synth 8-567] referenced signal 'Address' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:56]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (17#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDestAddress_Out' does not match port width (5) of module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:167]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (19#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDstMUX_In' does not match port width (5) of module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:173]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (20#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg' does not match port width (5) of module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:182]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg_Out' does not match port width (5) of module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:184]
WARNING: [Synth 8-3848] Net ZeroExtend_EX in module/entity TopLevel does not have driver. [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:30]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (21#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:3]
WARNING: [Synth 8-3331] design WriteBack has unconnected port Clk
WARNING: [Synth 8-3331] design WriteBack has unconnected port Rst
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[0]
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design Execution has unconnected port WrEnWire_In
WARNING: [Synth 8-3331] design Execution has unconnected port RdEnWire_In
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 346.254 ; gain = 115.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 346.254 ; gain = 115.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 346.254 ; gain = 115.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:50]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:51]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:52]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:75]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'WrEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'RdEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 377.602 ; gain = 146.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HiLoRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:67]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWriteStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:63]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/RegWriteStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
INFO: [Synth 8-4471] merging register 'MEMWB/RegDstMUXStore_reg' into 'EXMEM/RegDstMUXStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWriteStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:63]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
WARNING: [Synth 8-6014] Unused sequential element MEMWB/RegDstMUXStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:38]
INFO: [Synth 8-3971] The signal instruction_decode/regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'IDEX/RegWrite_Out_reg' (FD_1) to 'IDEX/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWriteStore_reg' (FD) to 'EXMEM/MemToRegStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decode/ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWrite_Out_reg' (FD_1) to 'EXMEM/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegDstMUX_Out_reg[0]' (FD_1) to 'MEMWB/RegDstMUX_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/MemReadStore_reg' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/Branch_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemWrite_Out_reg' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWriteStore_reg' (FD) to 'MEMWB/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionVal_reg[31] )
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[31]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[30]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[29]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[28]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[27]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[26]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[25]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[24]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[23]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[22]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[21]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[20]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[19]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[18]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[17]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[16]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[15]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[14]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[13]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[12]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[11]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[10]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[9]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[8]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[7]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[6]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[5]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[4]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[3]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[2]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[1]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_Out_reg' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWriteStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/BranchStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWrite_Out_reg' (FD_1) to 'MEMWB/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16Store_reg[3]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16_Out_reg[3]' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/Branch_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWrite_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[0]' (FD) to 'IDEX/SignExtendStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[1]' (FD) to 'IDEX/SignExtendStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[2]' (FD) to 'IDEX/SignExtendStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[3]' (FD) to 'IDEX/SignExtendStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[4]' (FD) to 'IDEX/SignExtendStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[16]' (FD) to 'IDEX/SignExtendStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[17]' (FD) to 'IDEX/SignExtendStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[18]' (FD) to 'IDEX/SignExtendStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[19]' (FD) to 'IDEX/SignExtendStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[20]' (FD) to 'IDEX/SignExtendStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[21]' (FD) to 'IDEX/SignExtendStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[22]' (FD) to 'IDEX/SignExtendStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[23]' (FD) to 'IDEX/SignExtendStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[24]' (FD) to 'IDEX/SignExtendStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[25]' (FD) to 'IDEX/SignExtendStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[26]' (FD) to 'IDEX/SignExtendStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[27]' (FD) to 'IDEX/SignExtendStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[28]' (FD) to 'IDEX/SignExtendStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[29]' (FD) to 'IDEX/SignExtendStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[30]' (FD) to 'IDEX/SignExtendStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[0]' (FD_1) to 'IDEX/SignExtend_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[1]' (FD_1) to 'IDEX/SignExtend_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[2]' (FD_1) to 'IDEX/SignExtend_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[3]' (FD_1) to 'IDEX/SignExtend_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[4]' (FD_1) to 'IDEX/SignExtend_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[16]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[17]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[18]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[19]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[20]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[21]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[22]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[23]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[24]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[25]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[26]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[27]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[28]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[29]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[30]' (FD_1) to 'IDEX/SignExtend_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/IFID_Instruction_Out_reg[31] )
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[31]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemReadStore_reg )
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[31]' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemRead_Out_reg )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[0]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemReadStore_reg' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[1]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[2]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[3]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[4]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[5]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadDataStore_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadData_Out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/RegDst_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegDst_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/ALUZero_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[10]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 575.984 ; gain = 344.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 575.984 ; gain = 344.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 575.984 ; gain = 344.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 575.984 ; gain = 344.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 575.984 ; gain = 344.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 575.984 ; gain = 344.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 575.984 ; gain = 344.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 575.984 ; gain = 344.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 575.984 ; gain = 344.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   118|
|3     |DSP48E1  |    11|
|4     |LUT1     |    35|
|5     |LUT2     |   360|
|6     |LUT3     |   112|
|7     |LUT4     |   100|
|8     |LUT5     |   248|
|9     |LUT6     |   660|
|10    |MUXF7    |    43|
|11    |MUXF8    |    11|
|12    |RAMB18E1 |     2|
|13    |FDRE     |   537|
|14    |LD       |    65|
|15    |LDC      |    10|
|16    |IBUF     |     2|
|17    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  2445|
|2     |  EXMEM              |EXMEMRegister        |    66|
|3     |  IDEX               |IDEXRegister         |  1282|
|4     |  IFID               |IFIDRegister         |   100|
|5     |  MEMWB              |MEMWBRegister        |    98|
|6     |  execution          |Execution            |   543|
|7     |    ALUSrcMux        |Mux32Bit2To1         |    33|
|8     |    aluCalculation   |ALU32Bit             |   238|
|9     |    hi_low_reg       |HiLoRegister         |   272|
|10    |  instruction_decode |InstructionDecode    |    13|
|11    |    ctl              |Control              |    11|
|12    |    regFile          |RegisterFile         |     2|
|13    |  instruction_fetch  |InstructionFetchUnit |   209|
|14    |    u0               |ProgramCounter       |   209|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 575.984 ; gain = 344.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 297 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 575.984 ; gain = 344.863
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 575.984 ; gain = 344.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  LD => LDCE: 65 instances
  LDC => LDCE: 10 instances

195 Infos, 178 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 609.586 ; gain = 386.234
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 609.586 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 15:57:01 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 38188 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 317.770 ; gain = 86.258
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:92]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:181]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:238]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:59]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_In' does not match port width (32) of module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:109]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:114]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (14#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'Execution' (15#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:150]
WARNING: [Synth 8-350] instance 'execution' of module 'Execution' requires 30 connections, but only 28 given [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:134]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:161]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:162]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
WARNING: [Synth 8-567] referenced signal 'Address' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:56]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (17#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDestAddress_Out' does not match port width (5) of module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:180]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (19#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDstMUX_In' does not match port width (5) of module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:186]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (20#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg' does not match port width (5) of module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:195]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg_Out' does not match port width (5) of module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:197]
WARNING: [Synth 8-3848] Net ZeroExtend_EX in module/entity TopLevel does not have driver. [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:43]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (21#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
WARNING: [Synth 8-3331] design WriteBack has unconnected port Clk
WARNING: [Synth 8-3331] design WriteBack has unconnected port Rst
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[0]
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design Execution has unconnected port WrEnWire_In
WARNING: [Synth 8-3331] design Execution has unconnected port RdEnWire_In
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 345.574 ; gain = 114.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 345.574 ; gain = 114.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 345.574 ; gain = 114.063
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:50]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:51]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:52]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:75]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'WrEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'RdEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 358.070 ; gain = 126.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HiLoRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:67]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWriteStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:63]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/RegWriteStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
INFO: [Synth 8-4471] merging register 'MEMWB/RegDstMUXStore_reg' into 'EXMEM/RegDstMUXStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWriteStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:63]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
WARNING: [Synth 8-6014] Unused sequential element MEMWB/RegDstMUXStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:38]
INFO: [Synth 8-3971] The signal instruction_decode/regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'IDEX/RegWrite_Out_reg' (FD_1) to 'IDEX/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWriteStore_reg' (FD) to 'EXMEM/MemToRegStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decode/ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWrite_Out_reg' (FD_1) to 'EXMEM/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegDstMUX_Out_reg[0]' (FD_1) to 'MEMWB/RegDstMUX_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/MemReadStore_reg' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/Branch_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemWrite_Out_reg' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWriteStore_reg' (FD) to 'MEMWB/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionVal_reg[31] )
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[31]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[30]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[29]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[28]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[27]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[26]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[25]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[24]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[23]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[22]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[21]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[20]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[19]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[18]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[17]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[16]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[15]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[14]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[13]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[12]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[11]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[10]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[9]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[8]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[7]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[6]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[5]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[4]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[3]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[2]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[1]' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_Out_reg' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWriteStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/BranchStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWrite_Out_reg' (FD_1) to 'MEMWB/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16Store_reg[3]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16_Out_reg[3]' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/Branch_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWrite_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[0]' (FD) to 'IDEX/SignExtendStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[1]' (FD) to 'IDEX/SignExtendStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[2]' (FD) to 'IDEX/SignExtendStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[3]' (FD) to 'IDEX/SignExtendStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[4]' (FD) to 'IDEX/SignExtendStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[16]' (FD) to 'IDEX/SignExtendStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[17]' (FD) to 'IDEX/SignExtendStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[18]' (FD) to 'IDEX/SignExtendStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[19]' (FD) to 'IDEX/SignExtendStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[20]' (FD) to 'IDEX/SignExtendStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[21]' (FD) to 'IDEX/SignExtendStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[22]' (FD) to 'IDEX/SignExtendStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[23]' (FD) to 'IDEX/SignExtendStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[24]' (FD) to 'IDEX/SignExtendStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[25]' (FD) to 'IDEX/SignExtendStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[26]' (FD) to 'IDEX/SignExtendStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[27]' (FD) to 'IDEX/SignExtendStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[28]' (FD) to 'IDEX/SignExtendStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[29]' (FD) to 'IDEX/SignExtendStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[30]' (FD) to 'IDEX/SignExtendStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[0]' (FD_1) to 'IDEX/SignExtend_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[1]' (FD_1) to 'IDEX/SignExtend_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[2]' (FD_1) to 'IDEX/SignExtend_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[3]' (FD_1) to 'IDEX/SignExtend_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[4]' (FD_1) to 'IDEX/SignExtend_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[16]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[17]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[18]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[19]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[20]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[21]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[22]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[23]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[24]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[25]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[26]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[27]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[28]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[29]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[30]' (FD_1) to 'IDEX/SignExtend_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/IFID_Instruction_Out_reg[31] )
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[31]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemReadStore_reg )
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[31]' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemRead_Out_reg )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[0]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemReadStore_reg' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[1]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[2]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[3]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[4]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[5]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadDataStore_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadData_Out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/RegDst_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegDst_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/ALUZero_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (EXMEM/RegisterRead2_Out_reg[10]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 576.402 ; gain = 344.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 576.402 ; gain = 344.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 576.402 ; gain = 344.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 576.402 ; gain = 344.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 576.402 ; gain = 344.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 576.402 ; gain = 344.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 576.402 ; gain = 344.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 576.402 ; gain = 344.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 576.402 ; gain = 344.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   118|
|3     |DSP48E1  |    11|
|4     |LUT1     |    35|
|5     |LUT2     |   360|
|6     |LUT3     |   112|
|7     |LUT4     |   100|
|8     |LUT5     |   248|
|9     |LUT6     |   660|
|10    |MUXF7    |    43|
|11    |MUXF8    |    11|
|12    |RAMB18E1 |     2|
|13    |FDRE     |   537|
|14    |LD       |    65|
|15    |LDC      |    10|
|16    |IBUF     |     2|
|17    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  2445|
|2     |  EXMEM              |EXMEMRegister        |    66|
|3     |  IDEX               |IDEXRegister         |  1282|
|4     |  IFID               |IFIDRegister         |   100|
|5     |  MEMWB              |MEMWBRegister        |    98|
|6     |  execution          |Execution            |   543|
|7     |    ALUSrcMux        |Mux32Bit2To1         |    33|
|8     |    aluCalculation   |ALU32Bit             |   238|
|9     |    hi_low_reg       |HiLoRegister         |   272|
|10    |  instruction_decode |InstructionDecode    |    13|
|11    |    ctl              |Control              |    11|
|12    |    regFile          |RegisterFile         |     2|
|13    |  instruction_fetch  |InstructionFetchUnit |   209|
|14    |    u0               |ProgramCounter       |   209|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 576.402 ; gain = 344.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 297 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 576.402 ; gain = 344.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 576.402 ; gain = 344.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  LD => LDCE: 65 instances
  LDC => LDCE: 10 instances

195 Infos, 178 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:17 . Memory (MB): peak = 611.004 ; gain = 388.258
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 611.004 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 15:10:21 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 54372 
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:19]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 317.414 ; gain = 85.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:181]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:238]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:59]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (14#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:22]
INFO: [Synth 8-256] done synthesizing module 'Execution' (15#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:150]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:161]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:162]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
WARNING: [Synth 8-567] referenced signal 'Address' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:56]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (17#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDestAddress_Out' does not match port width (5) of module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:180]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (19#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDstMUX_In' does not match port width (5) of module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:186]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-3848] Net WriteReg_Out in module/entity WriteBack does not have driver. [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:15]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (20#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg_Out' does not match port width (5) of module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:197]
WARNING: [Synth 8-3848] Net ZeroExtend_EX in module/entity TopLevel does not have driver. [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:43]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (21#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[4]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[3]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[2]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[1]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[0]
WARNING: [Synth 8-3331] design WriteBack has unconnected port Clk
WARNING: [Synth 8-3331] design WriteBack has unconnected port Rst
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[0]
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 346.219 ; gain = 114.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 346.219 ; gain = 114.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 346.219 ; gain = 114.570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:50]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:51]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:52]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:75]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'WrEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'RdEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 377.566 ; gain = 145.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HiLoRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:67]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWriteStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:59]
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:60]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/RegWriteStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
INFO: [Synth 8-4471] merging register 'MEMWB/RegDstMUXStore_reg' into 'EXMEM/RegDstMUXStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWriteStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:59]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:60]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element MEMWB/RegDstMUXStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:38]
INFO: [Synth 8-3971] The signal instruction_decode/regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'IDEX/RegWrite_Out_reg' (FD_1) to 'IDEX/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWriteStore_reg' (FD) to 'EXMEM/MemToRegStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decode/ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWrite_Out_reg' (FD_1) to 'EXMEM/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegDstMUX_Out_reg[0]' (FD_1) to 'MEMWB/RegDstMUX_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/MemReadStore_reg' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/Branch_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemWrite_Out_reg' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWriteStore_reg' (FD) to 'MEMWB/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionVal_reg[31] )
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_Out_reg' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWriteStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/BranchStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWrite_Out_reg' (FD_1) to 'MEMWB/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16Store_reg[3]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16_Out_reg[3]' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/Branch_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWrite_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[0]' (FD) to 'IDEX/SignExtendStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[1]' (FD) to 'IDEX/SignExtendStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[2]' (FD) to 'IDEX/SignExtendStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[3]' (FD) to 'IDEX/SignExtendStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[4]' (FD) to 'IDEX/SignExtendStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[16]' (FD) to 'IDEX/SignExtendStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[17]' (FD) to 'IDEX/SignExtendStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[18]' (FD) to 'IDEX/SignExtendStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[19]' (FD) to 'IDEX/SignExtendStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[20]' (FD) to 'IDEX/SignExtendStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[21]' (FD) to 'IDEX/SignExtendStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[22]' (FD) to 'IDEX/SignExtendStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[23]' (FD) to 'IDEX/SignExtendStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[24]' (FD) to 'IDEX/SignExtendStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[25]' (FD) to 'IDEX/SignExtendStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[26]' (FD) to 'IDEX/SignExtendStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[27]' (FD) to 'IDEX/SignExtendStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[28]' (FD) to 'IDEX/SignExtendStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[29]' (FD) to 'IDEX/SignExtendStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[30]' (FD) to 'IDEX/SignExtendStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[0]' (FD_1) to 'IDEX/SignExtend_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[1]' (FD_1) to 'IDEX/SignExtend_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[2]' (FD_1) to 'IDEX/SignExtend_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[3]' (FD_1) to 'IDEX/SignExtend_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[4]' (FD_1) to 'IDEX/SignExtend_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[16]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[17]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[18]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[19]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[20]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[21]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[22]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[23]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[24]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[25]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[26]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[27]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[28]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[29]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[30]' (FD_1) to 'IDEX/SignExtend_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/IFID_Instruction_Out_reg[31] )
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[31]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemReadStore_reg )
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[31]' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemRead_Out_reg )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[0]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemReadStore_reg' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[1]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[2]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[3]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[4]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[5]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[6]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[7]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[8]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[9]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[10]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[11]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[12]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[13]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[14]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[15]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[16]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[17]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[18]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[19]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[20]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[21]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[22]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[23]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[24]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[25]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[26]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[27]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[28]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[29]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[30]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadDataStore_reg[31] )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[0]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemRead_Out_reg' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[1]' (FD_1) to 'MEMWB/ReadData_Out_reg[2]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[2]' (FD_1) to 'MEMWB/ReadData_Out_reg[3]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[3]' (FD_1) to 'MEMWB/ReadData_Out_reg[4]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[4]' (FD_1) to 'MEMWB/ReadData_Out_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadData_Out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/RegDst_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegDst_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[3]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 575.949 ; gain = 344.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 575.949 ; gain = 344.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 575.949 ; gain = 344.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 575.949 ; gain = 344.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 575.949 ; gain = 344.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 575.949 ; gain = 344.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 575.949 ; gain = 344.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 575.949 ; gain = 344.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 575.949 ; gain = 344.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   118|
|3     |DSP48E1  |    11|
|4     |LUT1     |    35|
|5     |LUT2     |   360|
|6     |LUT3     |   112|
|7     |LUT4     |   100|
|8     |LUT5     |   248|
|9     |LUT6     |   660|
|10    |MUXF7    |    43|
|11    |MUXF8    |    11|
|12    |RAMB18E1 |     2|
|13    |FDRE     |   537|
|14    |LD       |    65|
|15    |LDC      |    10|
|16    |IBUF     |     2|
|17    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  2445|
|2     |  EXMEM              |EXMEMRegister        |    66|
|3     |  IDEX               |IDEXRegister         |  1282|
|4     |  IFID               |IFIDRegister         |   100|
|5     |  MEMWB              |MEMWBRegister        |    98|
|6     |  execution          |Execution            |   543|
|7     |    ALUSrcMux        |Mux32Bit2To1         |    33|
|8     |    aluCalculation   |ALU32Bit             |   238|
|9     |    hi_low_reg       |HiLoRegister         |   272|
|10    |  instruction_decode |InstructionDecode    |    13|
|11    |    ctl              |Control              |    11|
|12    |    regFile          |RegisterFile         |     2|
|13    |  instruction_fetch  |InstructionFetchUnit |   209|
|14    |    u0               |ProgramCounter       |   209|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 575.949 ; gain = 344.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 360 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 575.949 ; gain = 344.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 575.949 ; gain = 344.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  LD => LDCE: 65 instances
  LDC => LDCE: 10 instances

195 Infos, 179 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 610.551 ; gain = 387.672
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 610.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 18:18:25 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 57576 
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:19]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 317.723 ; gain = 86.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:181]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:238]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:59]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (14#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:22]
INFO: [Synth 8-256] done synthesizing module 'Execution' (15#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:150]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:161]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:162]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
WARNING: [Synth 8-567] referenced signal 'Address' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:56]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (17#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDestAddress_Out' does not match port width (5) of module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:180]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (19#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDstMUX_In' does not match port width (5) of module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:186]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-3848] Net WriteReg_Out in module/entity WriteBack does not have driver. [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:15]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (20#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg_Out' does not match port width (5) of module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:197]
WARNING: [Synth 8-3848] Net ZeroExtend_EX in module/entity TopLevel does not have driver. [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:43]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (21#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[4]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[3]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[2]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[1]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[0]
WARNING: [Synth 8-3331] design WriteBack has unconnected port Clk
WARNING: [Synth 8-3331] design WriteBack has unconnected port Rst
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[0]
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 346.527 ; gain = 115.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 346.527 ; gain = 115.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 346.527 ; gain = 115.340
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:50]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:51]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:52]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:75]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'WrEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'RdEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 378.879 ; gain = 147.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HiLoRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:67]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWriteStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:59]
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:60]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/RegWriteStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
INFO: [Synth 8-4471] merging register 'MEMWB/RegDstMUXStore_reg' into 'EXMEM/RegDstMUXStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWriteStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:59]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:60]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element MEMWB/RegDstMUXStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:38]
INFO: [Synth 8-3971] The signal instruction_decode/regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'IDEX/RegWrite_Out_reg' (FD_1) to 'IDEX/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWriteStore_reg' (FD) to 'EXMEM/MemToRegStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decode/ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWrite_Out_reg' (FD_1) to 'EXMEM/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegDstMUX_Out_reg[0]' (FD_1) to 'MEMWB/RegDstMUX_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/MemReadStore_reg' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/Branch_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemWrite_Out_reg' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWriteStore_reg' (FD) to 'MEMWB/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionVal_reg[31] )
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_Out_reg' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWriteStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/BranchStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWrite_Out_reg' (FD_1) to 'MEMWB/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16Store_reg[3]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16_Out_reg[3]' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/Branch_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWrite_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[0]' (FD) to 'IDEX/SignExtendStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[1]' (FD) to 'IDEX/SignExtendStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[2]' (FD) to 'IDEX/SignExtendStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[3]' (FD) to 'IDEX/SignExtendStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[4]' (FD) to 'IDEX/SignExtendStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[16]' (FD) to 'IDEX/SignExtendStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[17]' (FD) to 'IDEX/SignExtendStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[18]' (FD) to 'IDEX/SignExtendStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[19]' (FD) to 'IDEX/SignExtendStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[20]' (FD) to 'IDEX/SignExtendStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[21]' (FD) to 'IDEX/SignExtendStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[22]' (FD) to 'IDEX/SignExtendStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[23]' (FD) to 'IDEX/SignExtendStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[24]' (FD) to 'IDEX/SignExtendStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[25]' (FD) to 'IDEX/SignExtendStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[26]' (FD) to 'IDEX/SignExtendStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[27]' (FD) to 'IDEX/SignExtendStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[28]' (FD) to 'IDEX/SignExtendStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[29]' (FD) to 'IDEX/SignExtendStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[30]' (FD) to 'IDEX/SignExtendStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[0]' (FD_1) to 'IDEX/SignExtend_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[1]' (FD_1) to 'IDEX/SignExtend_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[2]' (FD_1) to 'IDEX/SignExtend_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[3]' (FD_1) to 'IDEX/SignExtend_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[4]' (FD_1) to 'IDEX/SignExtend_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[16]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[17]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[18]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[19]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[20]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[21]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[22]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[23]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[24]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[25]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[26]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[27]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[28]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[29]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[30]' (FD_1) to 'IDEX/SignExtend_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/IFID_Instruction_Out_reg[31] )
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[31]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemReadStore_reg )
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[31]' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemRead_Out_reg )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[0]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemReadStore_reg' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[1]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[2]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[3]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[4]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[5]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[6]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[7]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[8]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[9]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[10]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[11]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[12]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[13]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[14]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[15]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[16]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[17]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[18]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[19]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[20]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[21]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[22]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[23]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[24]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[25]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[26]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[27]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[28]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[29]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[30]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadDataStore_reg[31] )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[0]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemRead_Out_reg' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[1]' (FD_1) to 'MEMWB/ReadData_Out_reg[2]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[2]' (FD_1) to 'MEMWB/ReadData_Out_reg[3]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[3]' (FD_1) to 'MEMWB/ReadData_Out_reg[4]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[4]' (FD_1) to 'MEMWB/ReadData_Out_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadData_Out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/RegDst_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegDst_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[3]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 576.262 ; gain = 345.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 576.262 ; gain = 345.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 576.262 ; gain = 345.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 576.262 ; gain = 345.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 576.262 ; gain = 345.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 576.262 ; gain = 345.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 576.262 ; gain = 345.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 576.262 ; gain = 345.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 576.262 ; gain = 345.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   118|
|3     |DSP48E1  |    11|
|4     |LUT1     |    35|
|5     |LUT2     |   360|
|6     |LUT3     |   112|
|7     |LUT4     |   100|
|8     |LUT5     |   248|
|9     |LUT6     |   660|
|10    |MUXF7    |    43|
|11    |MUXF8    |    11|
|12    |RAMB18E1 |     2|
|13    |FDRE     |   537|
|14    |LD       |    65|
|15    |LDC      |    10|
|16    |IBUF     |     2|
|17    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  2445|
|2     |  EXMEM              |EXMEMRegister        |    66|
|3     |  IDEX               |IDEXRegister         |  1282|
|4     |  IFID               |IFIDRegister         |   100|
|5     |  MEMWB              |MEMWBRegister        |    98|
|6     |  execution          |Execution            |   543|
|7     |    ALUSrcMux        |Mux32Bit2To1         |    33|
|8     |    aluCalculation   |ALU32Bit             |   238|
|9     |    hi_low_reg       |HiLoRegister         |   272|
|10    |  instruction_decode |InstructionDecode    |    13|
|11    |    ctl              |Control              |    11|
|12    |    regFile          |RegisterFile         |     2|
|13    |  instruction_fetch  |InstructionFetchUnit |   209|
|14    |    u0               |ProgramCounter       |   209|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 576.262 ; gain = 345.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 360 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 576.262 ; gain = 345.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 576.262 ; gain = 345.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  LD => LDCE: 65 instances
  LDC => LDCE: 10 instances

195 Infos, 179 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 610.859 ; gain = 387.438
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 610.859 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 18:31:40 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33492 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 317.344 ; gain = 86.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:181]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:238]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:59]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (14#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'Execution' (15#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:150]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:161]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:162]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
WARNING: [Synth 8-567] referenced signal 'Address' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:56]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (17#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDestAddress_Out' does not match port width (5) of module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:180]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (19#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDstMUX_In' does not match port width (5) of module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:186]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-3848] Net WriteReg_Out in module/entity WriteBack does not have driver. [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:15]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (20#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg_Out' does not match port width (5) of module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:197]
WARNING: [Synth 8-3848] Net ZeroExtend_EX in module/entity TopLevel does not have driver. [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:43]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (21#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[4]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[3]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[2]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[1]
WARNING: [Synth 8-3331] design WriteBack has unconnected port WriteReg_Out[0]
WARNING: [Synth 8-3331] design WriteBack has unconnected port Clk
WARNING: [Synth 8-3331] design WriteBack has unconnected port Rst
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[0]
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 346.156 ; gain = 114.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 346.156 ; gain = 114.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 346.156 ; gain = 114.996
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:50]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:51]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:52]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:75]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'WrEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'RdEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 377.504 ; gain = 146.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HiLoRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:67]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWriteStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:59]
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:60]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/RegWriteStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
INFO: [Synth 8-4471] merging register 'MEMWB/RegDstMUXStore_reg' into 'EXMEM/RegDstMUXStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWriteStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:59]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:60]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element MEMWB/RegDstMUXStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:38]
INFO: [Synth 8-3971] The signal instruction_decode/regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'IDEX/RegWrite_Out_reg' (FD_1) to 'IDEX/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWriteStore_reg' (FD) to 'EXMEM/MemToRegStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decode/ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWrite_Out_reg' (FD_1) to 'EXMEM/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegDstMUX_Out_reg[0]' (FD_1) to 'MEMWB/RegDstMUX_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/MemReadStore_reg' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/Branch_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemWrite_Out_reg' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWriteStore_reg' (FD) to 'MEMWB/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionVal_reg[31] )
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_Out_reg' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWriteStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/BranchStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWrite_Out_reg' (FD_1) to 'MEMWB/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16Store_reg[3]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16_Out_reg[3]' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/Branch_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWrite_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[0]' (FD) to 'IDEX/SignExtendStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[1]' (FD) to 'IDEX/SignExtendStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[2]' (FD) to 'IDEX/SignExtendStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[3]' (FD) to 'IDEX/SignExtendStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[4]' (FD) to 'IDEX/SignExtendStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[16]' (FD) to 'IDEX/SignExtendStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[17]' (FD) to 'IDEX/SignExtendStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[18]' (FD) to 'IDEX/SignExtendStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[19]' (FD) to 'IDEX/SignExtendStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[20]' (FD) to 'IDEX/SignExtendStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[21]' (FD) to 'IDEX/SignExtendStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[22]' (FD) to 'IDEX/SignExtendStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[23]' (FD) to 'IDEX/SignExtendStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[24]' (FD) to 'IDEX/SignExtendStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[25]' (FD) to 'IDEX/SignExtendStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[26]' (FD) to 'IDEX/SignExtendStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[27]' (FD) to 'IDEX/SignExtendStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[28]' (FD) to 'IDEX/SignExtendStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[29]' (FD) to 'IDEX/SignExtendStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[30]' (FD) to 'IDEX/SignExtendStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[0]' (FD_1) to 'IDEX/SignExtend_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[1]' (FD_1) to 'IDEX/SignExtend_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[2]' (FD_1) to 'IDEX/SignExtend_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[3]' (FD_1) to 'IDEX/SignExtend_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[4]' (FD_1) to 'IDEX/SignExtend_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[16]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[17]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[18]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[19]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[20]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[21]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[22]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[23]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[24]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[25]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[26]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[27]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[28]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[29]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[30]' (FD_1) to 'IDEX/SignExtend_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/IFID_Instruction_Out_reg[31] )
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[31]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemReadStore_reg )
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[31]' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemRead_Out_reg )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[0]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemReadStore_reg' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[1]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[2]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[3]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[4]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[5]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[6]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[7]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[8]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[9]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[10]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[11]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[12]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[13]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[14]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[15]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[16]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[17]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[18]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[19]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[20]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[21]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[22]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[23]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[24]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[25]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[26]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[27]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[28]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[29]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[30]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadDataStore_reg[31] )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[0]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemRead_Out_reg' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[1]' (FD_1) to 'MEMWB/ReadData_Out_reg[2]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[2]' (FD_1) to 'MEMWB/ReadData_Out_reg[3]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[3]' (FD_1) to 'MEMWB/ReadData_Out_reg[4]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[4]' (FD_1) to 'MEMWB/ReadData_Out_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadData_Out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/RegDst_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegDst_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[3]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 575.617 ; gain = 344.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 575.617 ; gain = 344.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 575.617 ; gain = 344.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 575.617 ; gain = 344.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 575.617 ; gain = 344.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 575.617 ; gain = 344.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 575.617 ; gain = 344.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 575.617 ; gain = 344.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 575.617 ; gain = 344.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   118|
|3     |DSP48E1  |    11|
|4     |LUT1     |    35|
|5     |LUT2     |   360|
|6     |LUT3     |   112|
|7     |LUT4     |   100|
|8     |LUT5     |   248|
|9     |LUT6     |   660|
|10    |MUXF7    |    43|
|11    |MUXF8    |    11|
|12    |RAMB18E1 |     2|
|13    |FDRE     |   537|
|14    |LD       |    65|
|15    |LDC      |    10|
|16    |IBUF     |     2|
|17    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  2445|
|2     |  EXMEM              |EXMEMRegister        |    66|
|3     |  IDEX               |IDEXRegister         |  1282|
|4     |  IFID               |IFIDRegister         |   100|
|5     |  MEMWB              |MEMWBRegister        |    98|
|6     |  execution          |Execution            |   543|
|7     |    ALUSrcMux        |Mux32Bit2To1         |    33|
|8     |    aluCalculation   |ALU32Bit             |   238|
|9     |    hi_low_reg       |HiLoRegister         |   272|
|10    |  instruction_decode |InstructionDecode    |    13|
|11    |    ctl              |Control              |    11|
|12    |    regFile          |RegisterFile         |     2|
|13    |  instruction_fetch  |InstructionFetchUnit |   209|
|14    |    u0               |ProgramCounter       |   209|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 575.617 ; gain = 344.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 358 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 575.617 ; gain = 344.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 575.617 ; gain = 344.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  LD => LDCE: 65 instances
  LDC => LDCE: 10 instances

195 Infos, 177 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 610.219 ; gain = 386.824
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 610.219 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 18:55:47 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24416 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 317.430 ; gain = 86.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:181]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:238]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:59]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (14#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'Execution' (15#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:150]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:161]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:162]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
WARNING: [Synth 8-567] referenced signal 'Address' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:56]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (17#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDestAddress_Out' does not match port width (5) of module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:180]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (19#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDstMUX_In' does not match port width (5) of module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:186]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (20#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-3848] Net ZeroExtend_EX in module/entity TopLevel does not have driver. [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:43]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (21#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
WARNING: [Synth 8-3331] design WriteBack has unconnected port Clk
WARNING: [Synth 8-3331] design WriteBack has unconnected port Rst
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design MEMWBRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[4]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[3]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[2]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[1]
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In[0]
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 346.234 ; gain = 115.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 346.234 ; gain = 115.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 346.234 ; gain = 115.207
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:50]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:51]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:52]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:75]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'WrEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'RdEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 377.578 ; gain = 146.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HiLoRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:67]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWriteStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:59]
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:60]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/RegWriteStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
INFO: [Synth 8-4471] merging register 'MEMWB/RegDstMUXStore_reg' into 'EXMEM/RegDstMUXStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWriteStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:59]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:60]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element MEMWB/RegDstMUXStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:42]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:38]
INFO: [Synth 8-3971] The signal instruction_decode/regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'IDEX/RegWrite_Out_reg' (FD_1) to 'IDEX/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWriteStore_reg' (FD) to 'EXMEM/MemToRegStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decode/ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWrite_Out_reg' (FD_1) to 'EXMEM/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegDstMUX_Out_reg[0]' (FD_1) to 'MEMWB/RegDstMUX_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'IDEX/MemReadStore_reg' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/Branch_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemWrite_Out_reg' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWriteStore_reg' (FD) to 'MEMWB/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionVal_reg[31] )
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_Out_reg' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWriteStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/BranchStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWrite_Out_reg' (FD_1) to 'MEMWB/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16Store_reg[3]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16_Out_reg[3]' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/Branch_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWrite_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[0]' (FD) to 'IDEX/SignExtendStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[1]' (FD) to 'IDEX/SignExtendStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[2]' (FD) to 'IDEX/SignExtendStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[3]' (FD) to 'IDEX/SignExtendStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[4]' (FD) to 'IDEX/SignExtendStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[16]' (FD) to 'IDEX/SignExtendStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[17]' (FD) to 'IDEX/SignExtendStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[18]' (FD) to 'IDEX/SignExtendStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[19]' (FD) to 'IDEX/SignExtendStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[20]' (FD) to 'IDEX/SignExtendStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[21]' (FD) to 'IDEX/SignExtendStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[22]' (FD) to 'IDEX/SignExtendStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[23]' (FD) to 'IDEX/SignExtendStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[24]' (FD) to 'IDEX/SignExtendStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[25]' (FD) to 'IDEX/SignExtendStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[26]' (FD) to 'IDEX/SignExtendStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[27]' (FD) to 'IDEX/SignExtendStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[28]' (FD) to 'IDEX/SignExtendStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[29]' (FD) to 'IDEX/SignExtendStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[30]' (FD) to 'IDEX/SignExtendStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[0]' (FD_1) to 'IDEX/SignExtend_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[1]' (FD_1) to 'IDEX/SignExtend_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[2]' (FD_1) to 'IDEX/SignExtend_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[3]' (FD_1) to 'IDEX/SignExtend_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[4]' (FD_1) to 'IDEX/SignExtend_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[16]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[17]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[18]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[19]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[20]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[21]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[22]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[23]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[24]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[25]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[26]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[27]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[28]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[29]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[30]' (FD_1) to 'IDEX/SignExtend_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/IFID_Instruction_Out_reg[31] )
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[31]' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemReadStore_reg )
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[31]' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemRead_Out_reg )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[0]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemReadStore_reg' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[1]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[2]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[3]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[4]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[5]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[6]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[7]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[8]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[9]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[10]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[11]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[12]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[13]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[14]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[15]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[16]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[17]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[18]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[19]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[20]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[21]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[22]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[23]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[24]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[25]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[26]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[27]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[28]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[29]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[30]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadDataStore_reg[31] )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[0]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemRead_Out_reg' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[1]' (FD_1) to 'MEMWB/ReadData_Out_reg[2]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[2]' (FD_1) to 'MEMWB/ReadData_Out_reg[3]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[3]' (FD_1) to 'MEMWB/ReadData_Out_reg[4]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[4]' (FD_1) to 'MEMWB/ReadData_Out_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadData_Out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/RegDst_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegDst_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[3]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 575.961 ; gain = 344.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 575.961 ; gain = 344.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 575.961 ; gain = 344.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 575.961 ; gain = 344.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 575.961 ; gain = 344.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 575.961 ; gain = 344.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 575.961 ; gain = 344.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 575.961 ; gain = 344.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 575.961 ; gain = 344.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   118|
|3     |DSP48E1  |    11|
|4     |LUT1     |    35|
|5     |LUT2     |   360|
|6     |LUT3     |   112|
|7     |LUT4     |   100|
|8     |LUT5     |   248|
|9     |LUT6     |   660|
|10    |MUXF7    |    43|
|11    |MUXF8    |    11|
|12    |RAMB18E1 |     2|
|13    |FDRE     |   537|
|14    |LD       |    65|
|15    |LDC      |    10|
|16    |IBUF     |     2|
|17    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  2445|
|2     |  EXMEM              |EXMEMRegister        |    66|
|3     |  IDEX               |IDEXRegister         |  1282|
|4     |  IFID               |IFIDRegister         |   100|
|5     |  MEMWB              |MEMWBRegister        |    98|
|6     |  execution          |Execution            |   543|
|7     |    ALUSrcMux        |Mux32Bit2To1         |    33|
|8     |    aluCalculation   |ALU32Bit             |   238|
|9     |    hi_low_reg       |HiLoRegister         |   272|
|10    |  instruction_decode |InstructionDecode    |    13|
|11    |    ctl              |Control              |    11|
|12    |    regFile          |RegisterFile         |     2|
|13    |  instruction_fetch  |InstructionFetchUnit |   209|
|14    |    u0               |ProgramCounter       |   209|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 575.961 ; gain = 344.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 351 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 575.961 ; gain = 344.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 575.961 ; gain = 344.934
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  LD => LDCE: 65 instances
  LDC => LDCE: 10 instances

195 Infos, 170 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 610.563 ; gain = 387.297
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 610.563 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 18:59:58 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 58700 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 317.836 ; gain = 86.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:181]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:238]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:59]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (14#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'Execution' (15#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:151]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:162]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:163]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
WARNING: [Synth 8-567] referenced signal 'Address' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:56]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (17#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (19#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (20#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-3848] Net ZeroExtend_EX in module/entity TopLevel does not have driver. [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:43]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (21#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 345.641 ; gain = 114.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 345.641 ; gain = 114.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 345.641 ; gain = 114.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:50]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:51]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:52]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:75]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'WrEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'RdEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 377.992 ; gain = 146.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HiLoRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:67]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWriteStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:59]
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:60]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/RegWriteStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWriteStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:59]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:60]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/ZeroExtend" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:37]
INFO: [Synth 8-3971] The signal instruction_decode/regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[0]' (FD) to 'IDEX/SignExtendStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[1]' (FD) to 'IDEX/SignExtendStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[2]' (FD) to 'IDEX/SignExtendStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[3]' (FD) to 'IDEX/SignExtendStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[4]' (FD) to 'IDEX/SignExtendStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[0]' (FD_1) to 'IDEX/SignExtend_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[1]' (FD_1) to 'IDEX/SignExtend_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[2]' (FD_1) to 'IDEX/SignExtend_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[3]' (FD_1) to 'IDEX/SignExtend_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[4]' (FD_1) to 'IDEX/SignExtend_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/RegWrite_Out_reg' (FD_1) to 'IDEX/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWriteStore_reg' (FD) to 'EXMEM/MemToRegStore_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decode/ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWrite_Out_reg' (FD_1) to 'EXMEM/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemReadStore_reg' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/Branch_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemWrite_Out_reg' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWriteStore_reg' (FD) to 'MEMWB/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionVal_reg[31] )
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_Out_reg' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWriteStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/BranchStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWrite_Out_reg' (FD_1) to 'MEMWB/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemReadStore_reg' (FD) to 'IDEX/Instruction20_16Store_reg[3]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWrite_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/Branch_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[16]' (FD) to 'IDEX/SignExtendStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[17]' (FD) to 'IDEX/SignExtendStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[18]' (FD) to 'IDEX/SignExtendStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[19]' (FD) to 'IDEX/SignExtendStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[20]' (FD) to 'IDEX/SignExtendStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[21]' (FD) to 'IDEX/SignExtendStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[22]' (FD) to 'IDEX/SignExtendStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[23]' (FD) to 'IDEX/SignExtendStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[24]' (FD) to 'IDEX/SignExtendStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[25]' (FD) to 'IDEX/SignExtendStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[26]' (FD) to 'IDEX/SignExtendStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[27]' (FD) to 'IDEX/SignExtendStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[28]' (FD) to 'IDEX/SignExtendStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[29]' (FD) to 'IDEX/SignExtendStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[30]' (FD) to 'IDEX/SignExtendStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemRead_Out_reg' (FD_1) to 'IDEX/Instruction20_16_Out_reg[3]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[16]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[17]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[18]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[19]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[20]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[21]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[22]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[23]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[24]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[25]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[26]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[27]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[28]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[29]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[30]' (FD_1) to 'IDEX/SignExtend_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/IFID_Instruction_Out_reg[31] )
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[31]' (FD) to 'IDEX/Instruction20_16Store_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/Instruction20_16Store_reg[3] )
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[31]' (FD_1) to 'IDEX/Instruction20_16_Out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/Instruction20_16_Out_reg[3] )
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16Store_reg[3]' (FD) to 'MEMWB/ReadDataStore_reg[0]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[0]' (FD) to 'MEMWB/ReadDataStore_reg[1]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[1]' (FD) to 'MEMWB/ReadDataStore_reg[2]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[2]' (FD) to 'MEMWB/ReadDataStore_reg[3]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[3]' (FD) to 'MEMWB/ReadDataStore_reg[4]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[4]' (FD) to 'MEMWB/ReadDataStore_reg[5]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[5]' (FD) to 'MEMWB/ReadDataStore_reg[6]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[6]' (FD) to 'MEMWB/ReadDataStore_reg[7]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[7]' (FD) to 'MEMWB/ReadDataStore_reg[8]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[8]' (FD) to 'MEMWB/ReadDataStore_reg[9]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[9]' (FD) to 'MEMWB/ReadDataStore_reg[10]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[10]' (FD) to 'MEMWB/ReadDataStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[11]' (FD) to 'MEMWB/ReadDataStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[12]' (FD) to 'MEMWB/ReadDataStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[13]' (FD) to 'MEMWB/ReadDataStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[14]' (FD) to 'MEMWB/ReadDataStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[15]' (FD) to 'MEMWB/ReadDataStore_reg[16]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[16]' (FD) to 'MEMWB/ReadDataStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[17]' (FD) to 'MEMWB/ReadDataStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[18]' (FD) to 'MEMWB/ReadDataStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[19]' (FD) to 'MEMWB/ReadDataStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[20]' (FD) to 'MEMWB/ReadDataStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[21]' (FD) to 'MEMWB/ReadDataStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[22]' (FD) to 'MEMWB/ReadDataStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[23]' (FD) to 'MEMWB/ReadDataStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[24]' (FD) to 'MEMWB/ReadDataStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[25]' (FD) to 'MEMWB/ReadDataStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[26]' (FD) to 'MEMWB/ReadDataStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[27]' (FD) to 'MEMWB/ReadDataStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[28]' (FD) to 'MEMWB/ReadDataStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[29]' (FD) to 'MEMWB/ReadDataStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[30]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadDataStore_reg[31] )
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16_Out_reg[3]' (FD_1) to 'MEMWB/ReadData_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[0]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[1]' (FD_1) to 'MEMWB/ReadData_Out_reg[2]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[2]' (FD_1) to 'MEMWB/ReadData_Out_reg[3]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[3]' (FD_1) to 'MEMWB/ReadData_Out_reg[4]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[4]' (FD_1) to 'MEMWB/ReadData_Out_reg[5]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[5]' (FD_1) to 'MEMWB/ReadData_Out_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadData_Out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[2]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 575.996 ; gain = 344.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 575.996 ; gain = 344.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 575.996 ; gain = 344.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 575.996 ; gain = 344.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 575.996 ; gain = 344.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 575.996 ; gain = 344.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 575.996 ; gain = 344.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 575.996 ; gain = 344.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 575.996 ; gain = 344.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   118|
|3     |DSP48E1  |    11|
|4     |LUT1     |    35|
|5     |LUT2     |   360|
|6     |LUT3     |   117|
|7     |LUT4     |   101|
|8     |LUT5     |   247|
|9     |LUT6     |   661|
|10    |MUXF7    |    43|
|11    |MUXF8    |    11|
|12    |RAMB18E1 |     2|
|13    |FDRE     |   567|
|14    |LD       |    65|
|15    |LDC      |    11|
|16    |IBUF     |     2|
|17    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  2482|
|2     |  EXMEM              |EXMEMRegister        |    76|
|3     |  IDEX               |IDEXRegister         |  1292|
|4     |  IFID               |IFIDRegister         |   101|
|5     |  MEMWB              |MEMWBRegister        |   108|
|6     |  execution          |Execution            |   548|
|7     |    ALUSrcMux        |Mux32Bit2To1         |    33|
|8     |    RegDstMux        |Mux5Bit2To1          |     5|
|9     |    aluCalculation   |ALU32Bit             |   238|
|10    |    hi_low_reg       |HiLoRegister         |   272|
|11    |  instruction_decode |InstructionDecode    |    14|
|12    |    ctl              |Control              |    12|
|13    |    regFile          |RegisterFile         |     2|
|14    |  instruction_fetch  |InstructionFetchUnit |   209|
|15    |    u0               |ProgramCounter       |   209|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 575.996 ; gain = 344.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 324 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 575.996 ; gain = 344.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 575.996 ; gain = 344.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  LD => LDCE: 65 instances
  LDC => LDCE: 11 instances

194 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 610.598 ; gain = 387.016
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 610.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 19:37:56 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 53148 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ShiftLeft2 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v:3]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 321.754 ; gain = 88.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:60]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v:3]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v:3]
INFO: [Synth 8-638] synthesizing module 'EXAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXAdder.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXAdder' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXAdder.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (14#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (15#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'Execution' (17#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:151]
WARNING: [Synth 8-350] instance 'execution' of module 'Execution' requires 30 connections, but only 29 given [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:135]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (18#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:163]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:164]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (19#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (20#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (21#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (22#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (23#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 349.555 ; gain = 116.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 349.555 ; gain = 116.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 349.555 ; gain = 116.219
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:50]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:51]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:52]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:75]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'WrEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'RdEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ReadData_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 379.898 ; gain = 146.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module EXAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HiLoRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:67]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWriteStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:63]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/RegWriteStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWriteStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:63]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:37]
INFO: [Synth 8-3971] The signal instruction_decode/regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[0]' (FD) to 'IDEX/SignExtendStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[1]' (FD) to 'IDEX/SignExtendStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[2]' (FD) to 'IDEX/SignExtendStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[3]' (FD) to 'IDEX/SignExtendStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[4]' (FD) to 'IDEX/SignExtendStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[0]' (FD_1) to 'IDEX/SignExtend_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[1]' (FD_1) to 'IDEX/SignExtend_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[2]' (FD_1) to 'IDEX/SignExtend_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[3]' (FD_1) to 'IDEX/SignExtend_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[4]' (FD_1) to 'IDEX/SignExtend_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/RegWrite_Out_reg' (FD_1) to 'IDEX/MemToReg_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decode/ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWriteStore_reg' (FD) to 'EXMEM/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemReadStore_reg' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/Branch_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemWrite_Out_reg' (FD_1) to 'IDEX/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWrite_Out_reg' (FD_1) to 'EXMEM/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_Out_reg' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWriteStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/BranchStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWriteStore_reg' (FD) to 'MEMWB/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionVal_reg[31] )
INFO: [Synth 8-3886] merging instance 'EXMEM/MemReadStore_reg' (FD) to 'IDEX/Instruction20_16Store_reg[3]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWrite_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/Branch_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWrite_Out_reg' (FD_1) to 'MEMWB/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemRead_Out_reg' (FD_1) to 'IDEX/Instruction20_16_Out_reg[3]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[16]' (FD) to 'IDEX/SignExtendStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[17]' (FD) to 'IDEX/SignExtendStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[18]' (FD) to 'IDEX/SignExtendStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[19]' (FD) to 'IDEX/SignExtendStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[20]' (FD) to 'IDEX/SignExtendStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[21]' (FD) to 'IDEX/SignExtendStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[22]' (FD) to 'IDEX/SignExtendStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[23]' (FD) to 'IDEX/SignExtendStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[24]' (FD) to 'IDEX/SignExtendStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[25]' (FD) to 'IDEX/SignExtendStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[26]' (FD) to 'IDEX/SignExtendStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[27]' (FD) to 'IDEX/SignExtendStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[28]' (FD) to 'IDEX/SignExtendStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[29]' (FD) to 'IDEX/SignExtendStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[30]' (FD) to 'IDEX/SignExtendStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[16]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[17]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[18]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[19]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[20]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[21]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[22]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[23]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[24]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[25]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[26]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[27]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[28]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[29]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[30]' (FD_1) to 'IDEX/SignExtend_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\instruction_fetch/u0/PCResult_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/IFID_Instruction_Out_reg[31] )
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[31]' (FD) to 'IDEX/Instruction20_16Store_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/Instruction20_16Store_reg[3] )
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[31]' (FD_1) to 'IDEX/Instruction20_16_Out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/Instruction20_16_Out_reg[3] )
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \memory/dataMemory/ReadData_reg[17]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/ZeroExtend_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[3]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 578.289 ; gain = 344.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object                   | Inference | Size (Depth x Width) | Primitives        | 
+------------+------------------------------+-----------+----------------------+-------------------+
|TopLevel    | memory/dataMemory/memory_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+------------+------------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 578.289 ; gain = 344.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 578.289 ; gain = 344.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 578.289 ; gain = 344.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 578.289 ; gain = 344.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 578.289 ; gain = 344.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 578.289 ; gain = 344.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 578.289 ; gain = 344.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 578.289 ; gain = 344.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   118|
|3     |DSP48E1  |    11|
|4     |LUT1     |    34|
|5     |LUT2     |   359|
|6     |LUT3     |   116|
|7     |LUT4     |   101|
|8     |LUT5     |   247|
|9     |LUT6     |   659|
|10    |MUXF7    |    44|
|11    |MUXF8    |    11|
|12    |RAMB18E1 |     2|
|13    |FDRE     |   567|
|14    |LD       |    64|
|15    |LDC      |    12|
|16    |IBUF     |     2|
|17    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  2478|
|2     |  EXMEM              |EXMEMRegister        |    76|
|3     |  IDEX               |IDEXRegister         |  1292|
|4     |  IFID               |IFIDRegister         |    97|
|5     |  MEMWB              |MEMWBRegister        |   108|
|6     |  execution          |Execution            |   548|
|7     |    ALUSrcMux        |Mux32Bit2To1         |    33|
|8     |    RegDstMux        |Mux5Bit2To1          |     5|
|9     |    aluCalculation   |ALU32Bit             |   238|
|10    |    hi_low_reg       |HiLoRegister         |   272|
|11    |  instruction_decode |InstructionDecode    |    14|
|12    |    ctl              |Control              |    12|
|13    |    regFile          |RegisterFile         |     2|
|14    |  instruction_fetch  |InstructionFetchUnit |   209|
|15    |    u0               |ProgramCounter       |   209|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 578.289 ; gain = 344.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 996 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 578.289 ; gain = 344.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 578.289 ; gain = 344.953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  LD => LDCE: 64 instances
  LDC => LDCE: 12 instances

155 Infos, 256 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 612.891 ; gain = 389.309
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 612.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 11:24:37 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43720 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ShiftLeft2 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v:3]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 321.469 ; gain = 88.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:60]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v:3]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v:3]
INFO: [Synth 8-638] synthesizing module 'EXAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXAdder.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXAdder' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXAdder.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (14#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (15#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'Execution' (17#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:150]
WARNING: [Synth 8-350] instance 'execution' of module 'Execution' requires 30 connections, but only 29 given [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:134]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (18#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:162]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:163]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (19#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (20#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (21#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (22#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (23#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 349.273 ; gain = 116.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 349.273 ; gain = 116.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 349.273 ; gain = 116.234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:50]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:51]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:52]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:75]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'WrEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'RdEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 378.613 ; gain = 145.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module EXAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HiLoRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:67]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWriteStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:63]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/RegWriteStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWriteStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:63]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:37]
INFO: [Synth 8-3971] The signal instruction_decode/regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM memory/dataMemory/memory_reg to conserve power
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[0]' (FD) to 'IDEX/SignExtendStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[1]' (FD) to 'IDEX/SignExtendStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[2]' (FD) to 'IDEX/SignExtendStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[3]' (FD) to 'IDEX/SignExtendStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[4]' (FD) to 'IDEX/SignExtendStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[0]' (FD_1) to 'IDEX/SignExtend_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[1]' (FD_1) to 'IDEX/SignExtend_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[2]' (FD_1) to 'IDEX/SignExtend_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[3]' (FD_1) to 'IDEX/SignExtend_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[4]' (FD_1) to 'IDEX/SignExtend_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/RegWrite_Out_reg' (FD_1) to 'IDEX/MemToReg_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decode/ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWriteStore_reg' (FD) to 'EXMEM/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWrite_Out_reg' (FD_1) to 'EXMEM/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Branch_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWriteStore_reg' (FD) to 'MEMWB/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionVal_reg[31] )
INFO: [Synth 8-3886] merging instance 'EXMEM/BranchStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemReadStore_reg' (FD) to 'EXMEM/MemWriteStore_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWrite_Out_reg' (FD_1) to 'MEMWB/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/Branch_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemRead_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[16]' (FD) to 'IDEX/SignExtendStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[17]' (FD) to 'IDEX/SignExtendStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[18]' (FD) to 'IDEX/SignExtendStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[19]' (FD) to 'IDEX/SignExtendStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[20]' (FD) to 'IDEX/SignExtendStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[21]' (FD) to 'IDEX/SignExtendStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[22]' (FD) to 'IDEX/SignExtendStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[23]' (FD) to 'IDEX/SignExtendStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[24]' (FD) to 'IDEX/SignExtendStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[25]' (FD) to 'IDEX/SignExtendStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[26]' (FD) to 'IDEX/SignExtendStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[27]' (FD) to 'IDEX/SignExtendStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[28]' (FD) to 'IDEX/SignExtendStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[29]' (FD) to 'IDEX/SignExtendStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[30]' (FD) to 'IDEX/SignExtendStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[16]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[17]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[18]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[19]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[20]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[21]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[22]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[23]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[24]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[25]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[26]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[27]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[28]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[29]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[30]' (FD_1) to 'IDEX/SignExtend_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\instruction_fetch/u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\instruction_fetch/u0/PCResult_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/MemReadStore_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/IFID_Instruction_Out_reg[31] )
INFO: [Synth 8-3886] merging instance 'IDEX/MemReadStore_reg' (FD) to 'IDEX/Instruction20_16Store_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/Instruction20_16Store_reg[3] )
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16_Out_reg[3]' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/MemWrite_Out_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWriteStore_reg' (FD) to 'IDEX/Instruction20_16Store_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/Instruction20_16Store_reg[3] )
INFO: [Synth 8-3886] merging instance 'IDEX/MemWrite_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemWrite_Out_reg )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/ZeroExtend_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[4]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 576.000 ; gain = 342.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DataMemory: | memory_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 576.000 ; gain = 342.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance memory/dataMemory/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 576.000 ; gain = 342.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 576.000 ; gain = 342.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 576.000 ; gain = 342.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 576.000 ; gain = 342.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 576.000 ; gain = 342.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 576.000 ; gain = 342.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 576.000 ; gain = 342.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   118|
|3     |DSP48E1  |    11|
|4     |LUT1     |    34|
|5     |LUT2     |   327|
|6     |LUT3     |   148|
|7     |LUT4     |   101|
|8     |LUT5     |   247|
|9     |LUT6     |   659|
|10    |MUXF7    |    44|
|11    |MUXF8    |    11|
|12    |RAMB18E1 |     2|
|13    |RAMB36E1 |     1|
|14    |FDRE     |   695|
|15    |LD       |    64|
|16    |LDC      |    12|
|17    |IBUF     |     2|
|18    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  2607|
|2     |  memory             |Memory               |     1|
|3     |    dataMemory       |DataMemory           |     1|
|4     |  EXMEM              |EXMEMRegister        |   140|
|5     |  IDEX               |IDEXRegister         |  1292|
|6     |  IFID               |IFIDRegister         |    97|
|7     |  MEMWB              |MEMWBRegister        |   140|
|8     |  execution          |Execution            |   548|
|9     |    ALUSrcMux        |Mux32Bit2To1_0       |    33|
|10    |    RegDstMux        |Mux5Bit2To1          |     5|
|11    |    aluCalculation   |ALU32Bit             |   238|
|12    |    hi_low_reg       |HiLoRegister         |   272|
|13    |  instruction_decode |InstructionDecode    |    14|
|14    |    ctl              |Control              |    12|
|15    |    regFile          |RegisterFile         |     2|
|16    |  instruction_fetch  |InstructionFetchUnit |   209|
|17    |    u0               |ProgramCounter       |   209|
|18    |  write_back         |WriteBack            |    32|
|19    |    regDestination   |Mux32Bit2To1         |    32|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 576.000 ; gain = 342.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 261 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 576.000 ; gain = 342.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 576.000 ; gain = 342.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  LD => LDCE: 64 instances
  LDC => LDCE: 12 instances

157 Infos, 155 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 611.605 ; gain = 388.125
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 611.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 13:57:34 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 61932 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 317.328 ; gain = 86.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:60]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v:3]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v:3]
INFO: [Synth 8-638] synthesizing module 'EXAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXAdder.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXAdder' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXAdder.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (14#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (15#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'Execution' (17#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:150]
WARNING: [Synth 8-350] instance 'execution' of module 'Execution' requires 30 connections, but only 29 given [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:134]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (18#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:162]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:163]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (19#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (20#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (21#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (22#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (23#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 346.137 ; gain = 115.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 346.137 ; gain = 115.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 346.137 ; gain = 115.031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:50]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:51]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:52]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:75]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'WrEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'RdEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 376.484 ; gain = 145.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module EXAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HiLoRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:67]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWriteStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:63]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/RegWriteStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWriteStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:63]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:37]
INFO: [Synth 8-3971] The signal instruction_decode/regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM memory/dataMemory/memory_reg to conserve power
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[0]' (FD) to 'IDEX/SignExtendStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[1]' (FD) to 'IDEX/SignExtendStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[2]' (FD) to 'IDEX/SignExtendStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[3]' (FD) to 'IDEX/SignExtendStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[4]' (FD) to 'IDEX/SignExtendStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[0]' (FD_1) to 'IDEX/SignExtend_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[1]' (FD_1) to 'IDEX/SignExtend_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[2]' (FD_1) to 'IDEX/SignExtend_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[3]' (FD_1) to 'IDEX/SignExtend_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[4]' (FD_1) to 'IDEX/SignExtend_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/RegWrite_Out_reg' (FD_1) to 'IDEX/MemToReg_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decode/ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWriteStore_reg' (FD) to 'EXMEM/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWrite_Out_reg' (FD_1) to 'EXMEM/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Branch_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWriteStore_reg' (FD) to 'MEMWB/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionVal_reg[31] )
INFO: [Synth 8-3886] merging instance 'EXMEM/BranchStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemReadStore_reg' (FD) to 'EXMEM/MemWriteStore_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWrite_Out_reg' (FD_1) to 'MEMWB/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/Branch_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemRead_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[16]' (FD) to 'IDEX/SignExtendStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[17]' (FD) to 'IDEX/SignExtendStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[18]' (FD) to 'IDEX/SignExtendStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[19]' (FD) to 'IDEX/SignExtendStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[20]' (FD) to 'IDEX/SignExtendStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[21]' (FD) to 'IDEX/SignExtendStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[22]' (FD) to 'IDEX/SignExtendStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[23]' (FD) to 'IDEX/SignExtendStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[24]' (FD) to 'IDEX/SignExtendStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[25]' (FD) to 'IDEX/SignExtendStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[26]' (FD) to 'IDEX/SignExtendStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[27]' (FD) to 'IDEX/SignExtendStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[28]' (FD) to 'IDEX/SignExtendStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[29]' (FD) to 'IDEX/SignExtendStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[30]' (FD) to 'IDEX/SignExtendStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[16]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[17]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[18]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[19]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[20]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[21]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[22]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[23]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[24]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[25]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[26]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[27]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[28]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[29]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[30]' (FD_1) to 'IDEX/SignExtend_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\instruction_fetch/u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\instruction_fetch/u0/PCResult_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/MemReadStore_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/IFID_Instruction_Out_reg[31] )
INFO: [Synth 8-3886] merging instance 'IDEX/MemReadStore_reg' (FD) to 'IDEX/Instruction20_16Store_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/Instruction20_16Store_reg[3] )
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16_Out_reg[3]' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/MemWrite_Out_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWriteStore_reg' (FD) to 'IDEX/Instruction20_16Store_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/Instruction20_16Store_reg[3] )
INFO: [Synth 8-3886] merging instance 'IDEX/MemWrite_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemWrite_Out_reg )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/ZeroExtend_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[4]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 574.855 ; gain = 343.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DataMemory: | memory_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 574.855 ; gain = 343.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance memory/dataMemory/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 574.855 ; gain = 343.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 574.855 ; gain = 343.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 574.855 ; gain = 343.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 574.855 ; gain = 343.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 574.855 ; gain = 343.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 574.855 ; gain = 343.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 574.855 ; gain = 343.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   118|
|3     |DSP48E1  |    11|
|4     |LUT1     |    34|
|5     |LUT2     |   327|
|6     |LUT3     |   148|
|7     |LUT4     |   101|
|8     |LUT5     |   247|
|9     |LUT6     |   659|
|10    |MUXF7    |    44|
|11    |MUXF8    |    11|
|12    |RAMB18E1 |     2|
|13    |RAMB36E1 |     1|
|14    |FDRE     |   695|
|15    |LD       |    64|
|16    |LDC      |    12|
|17    |IBUF     |     2|
|18    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  2607|
|2     |  memory             |Memory               |     1|
|3     |    dataMemory       |DataMemory           |     1|
|4     |  EXMEM              |EXMEMRegister        |   140|
|5     |  IDEX               |IDEXRegister         |  1292|
|6     |  IFID               |IFIDRegister         |    97|
|7     |  MEMWB              |MEMWBRegister        |   140|
|8     |  execution          |Execution            |   548|
|9     |    ALUSrcMux        |Mux32Bit2To1_0       |    33|
|10    |    RegDstMux        |Mux5Bit2To1          |     5|
|11    |    aluCalculation   |ALU32Bit             |   238|
|12    |    hi_low_reg       |HiLoRegister         |   272|
|13    |  instruction_decode |InstructionDecode    |    14|
|14    |    ctl              |Control              |    12|
|15    |    regFile          |RegisterFile         |     2|
|16    |  instruction_fetch  |InstructionFetchUnit |   209|
|17    |    u0               |ProgramCounter       |   209|
|18    |  write_back         |WriteBack            |    32|
|19    |    regDestination   |Mux32Bit2To1         |    32|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 574.855 ; gain = 343.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 261 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 574.855 ; gain = 343.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 574.855 ; gain = 343.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  LD => LDCE: 64 instances
  LDC => LDCE: 12 instances

157 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 609.465 ; gain = 386.121
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 609.465 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 14:05:32 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31364 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 318.250 ; gain = 86.563
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:60]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v:3]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (11#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v:3]
INFO: [Synth 8-638] synthesizing module 'EXAdder' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXAdder.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXAdder' (12#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXAdder.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (13#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (14#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (15#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'Execution' (17#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:150]
WARNING: [Synth 8-350] instance 'execution' of module 'Execution' requires 30 connections, but only 29 given [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:134]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (18#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:162]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:163]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (19#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (20#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (21#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (22#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (23#1) [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/TopModules/TopLevel.v:16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 346.055 ; gain = 114.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 346.055 ; gain = 114.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 346.055 ; gain = 114.367
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:50]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:51]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:52]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:75]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'WrEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'RdEn_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/Controllers/Control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 377.398 ; gain = 145.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module EXAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HiLoRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:67]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWriteStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemReadStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:63]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/RegWriteStore_reg' [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWriteStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:63]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:65]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:37]
INFO: [Synth 8-3971] The signal instruction_decode/regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM memory/dataMemory/memory_reg to conserve power
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[0]' (FD) to 'IDEX/SignExtendStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[1]' (FD) to 'IDEX/SignExtendStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[2]' (FD) to 'IDEX/SignExtendStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[3]' (FD) to 'IDEX/SignExtendStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11Store_reg[4]' (FD) to 'IDEX/SignExtendStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[0]' (FD_1) to 'IDEX/SignExtend_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[1]' (FD_1) to 'IDEX/SignExtend_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[2]' (FD_1) to 'IDEX/SignExtend_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[3]' (FD_1) to 'IDEX/SignExtend_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_Out_reg[4]' (FD_1) to 'IDEX/SignExtend_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEX/RegWrite_Out_reg' (FD_1) to 'IDEX/MemToReg_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decode/ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWriteStore_reg' (FD) to 'EXMEM/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/RegWrite_Out_reg' (FD_1) to 'EXMEM/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/Branch_Out_reg' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWriteStore_reg' (FD) to 'MEMWB/MemToRegStore_reg'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'IFID/InstructionVal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionVal_reg[31] )
INFO: [Synth 8-3886] merging instance 'EXMEM/BranchStore_reg' (FD) to 'EXMEM/MemReadStore_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemReadStore_reg' (FD) to 'EXMEM/MemWriteStore_reg'
INFO: [Synth 8-3886] merging instance 'MEMWB/RegWrite_Out_reg' (FD_1) to 'MEMWB/MemToReg_Out_reg'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'EXMEM/Branch_Out_reg' (FD_1) to 'EXMEM/MemRead_Out_reg'
INFO: [Synth 8-3886] merging instance 'EXMEM/MemRead_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[16]' (FD) to 'IDEX/SignExtendStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[17]' (FD) to 'IDEX/SignExtendStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[18]' (FD) to 'IDEX/SignExtendStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[19]' (FD) to 'IDEX/SignExtendStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[20]' (FD) to 'IDEX/SignExtendStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[21]' (FD) to 'IDEX/SignExtendStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[22]' (FD) to 'IDEX/SignExtendStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[23]' (FD) to 'IDEX/SignExtendStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[24]' (FD) to 'IDEX/SignExtendStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[25]' (FD) to 'IDEX/SignExtendStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[26]' (FD) to 'IDEX/SignExtendStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[27]' (FD) to 'IDEX/SignExtendStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[28]' (FD) to 'IDEX/SignExtendStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[29]' (FD) to 'IDEX/SignExtendStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtendStore_reg[30]' (FD) to 'IDEX/SignExtendStore_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[16]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[17]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[18]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[19]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[20]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[21]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[22]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[23]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[24]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[25]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[26]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[27]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[28]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[29]' (FD_1) to 'IDEX/SignExtend_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_Out_reg[30]' (FD_1) to 'IDEX/SignExtend_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\instruction_fetch/u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\instruction_fetch/u0/PCResult_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/MemReadStore_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/IFID_Instruction_Out_reg[31] )
INFO: [Synth 8-3886] merging instance 'IDEX/MemReadStore_reg' (FD) to 'IDEX/Instruction20_16Store_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/Instruction20_16Store_reg[3] )
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction20_16_Out_reg[3]' (FD_1) to 'IDEX/MemWrite_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/MemWrite_Out_reg )
INFO: [Synth 8-3886] merging instance 'EXMEM/MemWriteStore_reg' (FD) to 'IDEX/Instruction20_16Store_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/Instruction20_16Store_reg[3] )
INFO: [Synth 8-3886] merging instance 'IDEX/MemWrite_Out_reg' (FD_1) to 'EXMEM/MemWrite_Out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EXMEM/MemWrite_Out_reg )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/ZeroExtend_Out_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/ALUSrcMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (execution/RegDstMux/out_reg[4]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 574.469 ; gain = 342.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DataMemory: | memory_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 574.469 ; gain = 342.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance memory/dataMemory/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance instruction_decode/regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 574.469 ; gain = 342.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 574.469 ; gain = 342.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 574.469 ; gain = 342.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 574.469 ; gain = 342.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 574.469 ; gain = 342.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 574.469 ; gain = 342.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 574.469 ; gain = 342.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   118|
|3     |DSP48E1  |    11|
|4     |LUT1     |    34|
|5     |LUT2     |   327|
|6     |LUT3     |   148|
|7     |LUT4     |   101|
|8     |LUT5     |   247|
|9     |LUT6     |   659|
|10    |MUXF7    |    44|
|11    |MUXF8    |    11|
|12    |RAMB18E1 |     2|
|13    |RAMB36E1 |     1|
|14    |FDRE     |   695|
|15    |LD       |    64|
|16    |LDC      |    12|
|17    |IBUF     |     2|
|18    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  2607|
|2     |  memory             |Memory               |     1|
|3     |    dataMemory       |DataMemory           |     1|
|4     |  EXMEM              |EXMEMRegister        |   140|
|5     |  IDEX               |IDEXRegister         |  1292|
|6     |  IFID               |IFIDRegister         |    97|
|7     |  MEMWB              |MEMWBRegister        |   140|
|8     |  execution          |Execution            |   548|
|9     |    ALUSrcMux        |Mux32Bit2To1_0       |    33|
|10    |    RegDstMux        |Mux5Bit2To1          |     5|
|11    |    aluCalculation   |ALU32Bit             |   238|
|12    |    hi_low_reg       |HiLoRegister         |   272|
|13    |  instruction_decode |InstructionDecode    |    14|
|14    |    ctl              |Control              |    12|
|15    |    regFile          |RegisterFile         |     2|
|16    |  instruction_fetch  |InstructionFetchUnit |   209|
|17    |    u0               |ProgramCounter       |   209|
|18    |  write_back         |WriteBack            |    32|
|19    |    regDestination   |Mux32Bit2To1         |    32|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 574.469 ; gain = 342.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 261 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 574.469 ; gain = 342.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 574.469 ; gain = 342.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  LD => LDCE: 64 instances
  LDC => LDCE: 12 instances

157 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 610.070 ; gain = 387.152
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/LABS8-17/LABS8-17 UPDATED 11-1-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 610.070 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 14:16:41 2017...
