============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.11 - v14.10-s012_1
  Generated on:           Dec 28 2017  12:01:25 am
  Module:                 fsm_Hand
  Technology libraries:   slow_vdd1v2 1.0
                          slow_vdd1v2_extvdd1v0 $Revision: 1.1 $
                          slow_vdd1v2_extvdd1v2 $Revision: 1.1 $
                          slow_vdd1v2_1 1.0
  Operating conditions:   PVT_1P08V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

	Timing
	------

No paths found.


	Area
	----

Instance  Cells  Cell Area  Net Area  Total Area 
-------------------------------------------------
fsm_Hand   3895      13077         0       13077 

	Design Rule Check
	-----------------

Max_transition design rule: no violations.

Max_capacitance design rule: no violations.


