

================================================================
== Vivado HLS Report for 'attention'
================================================================
* Date:           Thu Dec  5 02:39:27 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.386 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1371080|  1371080| 13.711 ms | 13.711 ms |  1371080|  1371080|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 2         |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 3         |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 4         |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 5         |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 5.1      |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 6         |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 6.1      |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 7         |     9440|     9440|       590|          -|          -|    16|    no    |
        | + Loop 7.1      |      588|      588|        98|          -|          -|     6|    no    |
        |  ++ Loop 7.1.1  |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 8         |     9440|     9440|       590|          -|          -|    16|    no    |
        | + Loop 8.1      |      588|      588|        98|          -|          -|     6|    no    |
        |  ++ Loop 8.1.1  |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 9         |      128|      128|         8|          -|          -|    16|    no    |
        | + Loop 9.1      |        6|        6|         1|          -|          -|     6|    no    |
        |- l_S_i_2_i12    |     1856|     1856|       116|          -|          -|    16|    no    |
        | + l_S_k_2_k10   |      114|      114|        19|          -|          -|     6|    no    |
        |- l_S_h_5_h6     |      128|      128|         8|          -|          -|    16|    no    |
        |- Loop 12        |      128|      128|         8|          -|          -|    16|    no    |
        | + Loop 12.1     |        6|        6|         1|          -|          -|     6|    no    |
        |- Loop 13        |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 13.1     |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 14        |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- l_S_h_8_h7     |     3104|     3104|       194|          -|          -|    16|    no    |
        | + l_S_d_8_d4    |      192|      192|         2|          -|          -|    96|    no    |
        |- Loop 16        |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 17        |     1536|     1536|         1|          -|          -|  1536|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 80
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 6 7 
7 --> 7 8 
8 --> 9 8 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 20 
19 --> 19 18 
20 --> 22 21 
21 --> 21 20 
22 --> 23 
23 --> 24 26 
24 --> 25 23 
25 --> 25 24 
26 --> 29 27 
27 --> 28 26 
28 --> 28 27 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 34 33 
33 --> 33 32 
34 --> 35 
35 --> 36 55 
36 --> 37 35 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 36 
55 --> 56 63 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 55 
63 --> 65 64 
64 --> 64 63 
65 --> 66 
66 --> 68 67 
67 --> 67 66 
68 --> 69 
69 --> 69 70 
70 --> 71 73 
71 --> 72 70 
72 --> 71 
73 --> 74 73 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 79 
80 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v270_1), !map !182"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v270_0), !map !189"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v268_1), !map !195"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v268_0), !map !199"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v266_1), !map !203"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v266_0), !map !207"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v264_1), !map !211"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([294912 x i8]* %v264_0), !map !215"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v263), !map !219"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %v265) nounwind, !map !224"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %v267) nounwind, !map !230"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %v269) nounwind, !map !234"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %v271) nounwind, !map !238"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([960 x float]* %v272), !map !242"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([960 x float]* %v273), !map !249"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v274) nounwind, !map !253"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v275) nounwind, !map !258"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7680 x float]* %v276), !map !262"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7680 x float]* %v277), !map !269"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %v278) nounwind, !map !273"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v279), !map !277"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @attention_str) nounwind"   --->   Operation 102 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%v271_read = call float @_ssdm_op_Read.ap_auto.float(float %v271)"   --->   Operation 103 'read' 'v271_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%v269_read = call float @_ssdm_op_Read.ap_auto.float(float %v269)"   --->   Operation 104 'read' 'v269_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%v267_read = call float @_ssdm_op_Read.ap_auto.float(float %v267)"   --->   Operation 105 'read' 'v267_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%v265_read = call float @_ssdm_op_Read.ap_auto.float(float %v265)"   --->   Operation 106 'read' 'v265_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%rms_hidden_states_0 = alloca [1536 x float], align 16" [kernel.cpp:477]   --->   Operation 107 'alloca' 'rms_hidden_states_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%q_proj_re = alloca [1536 x float], align 4" [kernel.cpp:498]   --->   Operation 108 'alloca' 'q_proj_re' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%k_proj_re = alloca [1536 x float], align 4" [kernel.cpp:504]   --->   Operation 109 'alloca' 'k_proj_re' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%v_proj_re = alloca [1536 x float], align 4" [kernel.cpp:510]   --->   Operation 110 'alloca' 'v_proj_re' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%q_embed_0 = alloca [1536 x float], align 4" [kernel.cpp:589]   --->   Operation 111 'alloca' 'q_embed_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%k_embed_0 = alloca [1536 x float], align 4" [kernel.cpp:597]   --->   Operation 112 'alloca' 'k_embed_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%updated_k_cache = alloca [9216 x float], align 4" [kernel.cpp:606]   --->   Operation 113 'alloca' 'updated_k_cache' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%updated_v_cache = alloca [9216 x float], align 4" [kernel.cpp:614]   --->   Operation 114 'alloca' 'updated_v_cache' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%attn_weights_0 = alloca [96 x float], align 4" [kernel.cpp:633]   --->   Operation 115 'alloca' 'attn_weights_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%softmax_attn_weights = alloca [96 x float], align 4" [kernel.cpp:671]   --->   Operation 116 'alloca' 'softmax_attn_weights' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%attn_output_0 = alloca [1536 x float], align 4" [kernel.cpp:680]   --->   Operation 117 'alloca' 'attn_output_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%attn_output_2D = alloca [1536 x float], align 4" [kernel.cpp:689]   --->   Operation 118 'alloca' 'attn_output_2D' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%rms_attn_output_0 = alloca [1536 x float], align 16" [kernel.cpp:703]   --->   Operation 119 'alloca' 'rms_attn_output_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 120 [1/1] (1.76ns)   --->   "br label %.preheader226.0" [kernel.cpp:479]   --->   Operation 120 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%v283_0_0 = phi i11 [ %add_ln479, %0 ], [ 0, %.preheader226.preheader.0 ]" [kernel.cpp:479]   --->   Operation 121 'phi' 'v283_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.88ns)   --->   "%icmp_ln479 = icmp eq i11 %v283_0_0, -512" [kernel.cpp:479]   --->   Operation 122 'icmp' 'icmp_ln479' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"   --->   Operation 123 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.63ns)   --->   "%add_ln479 = add i11 %v283_0_0, 1" [kernel.cpp:479]   --->   Operation 124 'add' 'add_ln479' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln479, label %.preheader223.preheader, label %0" [kernel.cpp:479]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln480 = zext i11 %v283_0_0 to i64" [kernel.cpp:480]   --->   Operation 126 'zext' 'zext_ln480' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%rms_hidden_states_0_1 = getelementptr [1536 x float]* %rms_hidden_states_0, i64 0, i64 %zext_ln480" [kernel.cpp:480]   --->   Operation 127 'getelementptr' 'rms_hidden_states_0_1' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %rms_hidden_states_0_1, align 4" [kernel.cpp:480]   --->   Operation 128 'store' <Predicate = (!icmp_ln479)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader226.0" [kernel.cpp:479]   --->   Operation 129 'br' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (1.76ns)   --->   "call fastcc void @rms_norm([1536 x float]* %v263, [1536 x float]* %v274, [1536 x float]* %rms_hidden_states_0)" [kernel.cpp:484]   --->   Operation 130 'call' <Predicate = (icmp_ln479)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 131 [1/2] (0.00ns)   --->   "call fastcc void @rms_norm([1536 x float]* %v263, [1536 x float]* %v274, [1536 x float]* %rms_hidden_states_0)" [kernel.cpp:484]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 132 [2/2] (1.76ns)   --->   "%scales_0 = call fastcc float @quantize_activation([1536 x float]* %rms_hidden_states_0, [1536 x i8]* @quantized_hidden_sta_8)" [kernel.cpp:497]   --->   Operation 132 'call' 'scales_0' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 133 [1/2] (0.00ns)   --->   "%scales_0 = call fastcc float @quantize_activation([1536 x float]* %rms_hidden_states_0, [1536 x i8]* @quantized_hidden_sta_8)" [kernel.cpp:497]   --->   Operation 133 'call' 'scales_0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [1/1] (1.76ns)   --->   "br label %.preheader222.0" [kernel.cpp:500]   --->   Operation 134 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%v293_0_0 = phi i11 [ %add_ln500, %1 ], [ 0, %.preheader223.preheader ]" [kernel.cpp:500]   --->   Operation 135 'phi' 'v293_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (1.88ns)   --->   "%icmp_ln500 = icmp eq i11 %v293_0_0, -512" [kernel.cpp:500]   --->   Operation 136 'icmp' 'icmp_ln500' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"   --->   Operation 137 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.63ns)   --->   "%add_ln500 = add i11 %v293_0_0, 1" [kernel.cpp:500]   --->   Operation 138 'add' 'add_ln500' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %icmp_ln500, label %.preheader220.0.preheader, label %1" [kernel.cpp:500]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %v293_0_0 to i64" [kernel.cpp:501]   --->   Operation 140 'zext' 'zext_ln501' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%q_proj_re_addr = getelementptr [1536 x float]* %q_proj_re, i64 0, i64 %zext_ln501" [kernel.cpp:501]   --->   Operation 141 'getelementptr' 'q_proj_re_addr' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %q_proj_re_addr, align 4" [kernel.cpp:501]   --->   Operation 142 'store' <Predicate = (!icmp_ln500)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader222.0" [kernel.cpp:500]   --->   Operation 143 'br' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (1.76ns)   --->   "br label %.preheader220.0" [kernel.cpp:506]   --->   Operation 144 'br' <Predicate = (icmp_ln500)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%v296_0_0 = phi i11 [ %add_ln506, %2 ], [ 0, %.preheader220.0.preheader ]" [kernel.cpp:506]   --->   Operation 145 'phi' 'v296_0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (1.88ns)   --->   "%icmp_ln506 = icmp eq i11 %v296_0_0, -512" [kernel.cpp:506]   --->   Operation 146 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"   --->   Operation 147 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.63ns)   --->   "%add_ln506 = add i11 %v296_0_0, 1" [kernel.cpp:506]   --->   Operation 148 'add' 'add_ln506' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln506, label %.preheader218.0.preheader, label %2" [kernel.cpp:506]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln507 = zext i11 %v296_0_0 to i64" [kernel.cpp:507]   --->   Operation 150 'zext' 'zext_ln507' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%k_proj_re_addr = getelementptr [1536 x float]* %k_proj_re, i64 0, i64 %zext_ln507" [kernel.cpp:507]   --->   Operation 151 'getelementptr' 'k_proj_re_addr' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %k_proj_re_addr, align 4" [kernel.cpp:507]   --->   Operation 152 'store' <Predicate = (!icmp_ln506)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader220.0" [kernel.cpp:506]   --->   Operation 153 'br' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (1.76ns)   --->   "br label %.preheader218.0" [kernel.cpp:512]   --->   Operation 154 'br' <Predicate = (icmp_ln506)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 4.43>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%v299_0_0 = phi i11 [ %add_ln512, %3 ], [ 0, %.preheader218.0.preheader ]" [kernel.cpp:512]   --->   Operation 155 'phi' 'v299_0_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (1.88ns)   --->   "%icmp_ln512 = icmp eq i11 %v299_0_0, -512" [kernel.cpp:512]   --->   Operation 156 'icmp' 'icmp_ln512' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"   --->   Operation 157 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (1.63ns)   --->   "%add_ln512 = add i11 %v299_0_0, 1" [kernel.cpp:512]   --->   Operation 158 'add' 'add_ln512' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln512, label %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv, label %3" [kernel.cpp:512]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i11 %v299_0_0 to i64" [kernel.cpp:513]   --->   Operation 160 'zext' 'zext_ln513' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%v_proj_re_addr = getelementptr [1536 x float]* %v_proj_re, i64 0, i64 %zext_ln513" [kernel.cpp:513]   --->   Operation 161 'getelementptr' 'v_proj_re_addr' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v_proj_re_addr, align 4" [kernel.cpp:513]   --->   Operation 162 'store' <Predicate = (!icmp_ln512)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader218.0" [kernel.cpp:512]   --->   Operation 163 'br' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_8 : Operation 164 [2/2] (4.43ns)   --->   "%d_assign_s = fpext float %scales_0 to double" [kernel.cpp:553]   --->   Operation 164 'fpext' 'd_assign_s' <Predicate = (icmp_ln512)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.67>
ST_9 : Operation 165 [2/2] (4.43ns)   --->   "%d_assign_5 = fpext float %v265_read to double" [kernel.cpp:516]   --->   Operation 165 'fpext' 'd_assign_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 166 [1/2] (4.43ns)   --->   "%d_assign_s = fpext float %scales_0 to double" [kernel.cpp:553]   --->   Operation 166 'fpext' 'd_assign_s' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln696_7 = bitcast double %d_assign_s to i64" [kernel.cpp:553]   --->   Operation 167 'bitcast' 'bitcast_ln696_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln557 = trunc i64 %bitcast_ln696_7 to i63" [kernel.cpp:553]   --->   Operation 168 'trunc' 'trunc_ln557' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_7, i32 63)" [kernel.cpp:553]   --->   Operation 169 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%p_Result_9 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_7, i32 52, i32 62)" [kernel.cpp:553]   --->   Operation 170 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln461_4 = zext i11 %p_Result_9 to i12" [kernel.cpp:553]   --->   Operation 171 'zext' 'zext_ln461_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln565_4 = trunc i64 %bitcast_ln696_7 to i52" [kernel.cpp:553]   --->   Operation 172 'trunc' 'trunc_ln565_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_4)" [kernel.cpp:553]   --->   Operation 173 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %tmp_1 to i54" [kernel.cpp:553]   --->   Operation 174 'zext' 'zext_ln569' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (3.23ns)   --->   "%sub_ln461 = sub i54 0, %zext_ln569" [kernel.cpp:553]   --->   Operation 175 'sub' 'sub_ln461' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.94ns)   --->   "%select_ln570 = select i1 %tmp_69, i54 %sub_ln461, i54 %zext_ln569" [kernel.cpp:553]   --->   Operation 176 'select' 'select_ln570' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (2.78ns)   --->   "%icmp_ln571_4 = icmp eq i63 %trunc_ln557, 0" [kernel.cpp:553]   --->   Operation 177 'icmp' 'icmp_ln571_4' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (1.54ns)   --->   "%sub_ln575 = sub i12 1075, %zext_ln461_4" [kernel.cpp:553]   --->   Operation 178 'sub' 'sub_ln575' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (1.99ns)   --->   "%icmp_ln581_4 = icmp sgt i12 %sub_ln575, 20" [kernel.cpp:553]   --->   Operation 179 'icmp' 'icmp_ln581_4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (1.54ns)   --->   "%add_ln581_4 = add i12 -20, %sub_ln575" [kernel.cpp:553]   --->   Operation 180 'add' 'add_ln581_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (1.54ns)   --->   "%sub_ln581_4 = sub i12 20, %sub_ln575" [kernel.cpp:553]   --->   Operation 181 'sub' 'sub_ln581_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.69ns)   --->   "%select_ln581 = select i1 %icmp_ln581_4, i12 %add_ln581_4, i12 %sub_ln581_4" [kernel.cpp:553]   --->   Operation 182 'select' 'select_ln581' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (1.99ns)   --->   "%icmp_ln582_4 = icmp eq i12 %sub_ln575, 20" [kernel.cpp:553]   --->   Operation 183 'icmp' 'icmp_ln582_4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln583_4 = trunc i54 %select_ln570 to i32" [kernel.cpp:553]   --->   Operation 184 'trunc' 'trunc_ln583_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_70 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %select_ln581, i32 5, i32 11)" [kernel.cpp:553]   --->   Operation 185 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.67>
ST_10 : Operation 186 [1/2] (4.43ns)   --->   "%d_assign_5 = fpext float %v265_read to double" [kernel.cpp:516]   --->   Operation 186 'fpext' 'd_assign_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign_5 to i64" [kernel.cpp:516]   --->   Operation 187 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [kernel.cpp:516]   --->   Operation 188 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [kernel.cpp:516]   --->   Operation 189 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [kernel.cpp:516]   --->   Operation 190 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [kernel.cpp:516]   --->   Operation 191 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [kernel.cpp:516]   --->   Operation 192 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [kernel.cpp:516]   --->   Operation 193 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_53 = zext i53 %tmp to i54" [kernel.cpp:516]   --->   Operation 194 'zext' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_53" [kernel.cpp:516]   --->   Operation 195 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_53" [kernel.cpp:516]   --->   Operation 196 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [kernel.cpp:516]   --->   Operation 197 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [kernel.cpp:516]   --->   Operation 198 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 20" [kernel.cpp:516]   --->   Operation 199 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -20, %F2" [kernel.cpp:516]   --->   Operation 200 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 20, %F2" [kernel.cpp:516]   --->   Operation 201 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [kernel.cpp:516]   --->   Operation 202 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 20" [kernel.cpp:516]   --->   Operation 203 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i32" [kernel.cpp:516]   --->   Operation 204 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_38 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [kernel.cpp:516]   --->   Operation 205 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln581_4 = sext i12 %select_ln581 to i32" [kernel.cpp:553]   --->   Operation 206 'sext' 'sext_ln581_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (1.99ns)   --->   "%icmp_ln585_4 = icmp ult i12 %select_ln581, 54" [kernel.cpp:553]   --->   Operation 207 'icmp' 'icmp_ln585_4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (1.48ns)   --->   "%icmp_ln603_4 = icmp eq i7 %tmp_70, 0" [kernel.cpp:553]   --->   Operation 208 'icmp' 'icmp_ln603_4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%zext_ln586_4 = zext i32 %sext_ln581_4 to i54" [kernel.cpp:553]   --->   Operation 209 'zext' 'zext_ln586_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%ashr_ln586_4 = ashr i54 %select_ln570, %zext_ln586_4" [kernel.cpp:553]   --->   Operation 210 'ashr' 'ashr_ln586_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%trunc_ln586_4 = trunc i54 %ashr_ln586_4 to i32" [kernel.cpp:553]   --->   Operation 211 'trunc' 'trunc_ln586_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%bitcast_ln696_8 = bitcast float %scales_0 to i32" [kernel.cpp:553]   --->   Operation 212 'bitcast' 'bitcast_ln696_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_8, i32 31)" [kernel.cpp:553]   --->   Operation 213 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln588_4 = select i1 %tmp_71, i32 -1, i32 0" [kernel.cpp:553]   --->   Operation 214 'select' 'select_ln588_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln571_4 = xor i1 %icmp_ln571_4, true" [kernel.cpp:553]   --->   Operation 215 'xor' 'xor_ln571_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln582_4 = and i1 %icmp_ln582_4, %xor_ln571_4" [kernel.cpp:553]   --->   Operation 216 'and' 'and_ln582_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln582 = select i1 %and_ln582_4, i32 %trunc_ln583_4, i32 0" [kernel.cpp:553]   --->   Operation 217 'select' 'select_ln582' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (0.97ns)   --->   "%or_ln582_4 = or i1 %icmp_ln571_4, %icmp_ln582_4" [kernel.cpp:553]   --->   Operation 218 'or' 'or_ln582_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_4)   --->   "%xor_ln582_4 = xor i1 %or_ln582_4, true" [kernel.cpp:553]   --->   Operation 219 'xor' 'xor_ln582_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_4 = and i1 %icmp_ln581_4, %xor_ln582_4" [kernel.cpp:553]   --->   Operation 220 'and' 'and_ln581_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln585_4 = xor i1 %icmp_ln585_4, true" [kernel.cpp:553]   --->   Operation 221 'xor' 'xor_ln585_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln585_8 = and i1 %and_ln581_4, %xor_ln585_4" [kernel.cpp:553]   --->   Operation 222 'and' 'and_ln585_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %and_ln585_8, i32 %select_ln588_4, i32 %select_ln582" [kernel.cpp:553]   --->   Operation 223 'select' 'select_ln585' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%and_ln585_9 = and i1 %and_ln581_4, %icmp_ln585_4" [kernel.cpp:553]   --->   Operation 224 'and' 'and_ln585_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 225 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln585_1 = select i1 %and_ln585_9, i32 %trunc_ln586_4, i32 %select_ln585" [kernel.cpp:553]   --->   Operation 225 'select' 'select_ln585_1' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_4)   --->   "%or_ln581_4 = or i1 %or_ln582_4, %icmp_ln581_4" [kernel.cpp:553]   --->   Operation 226 'or' 'or_ln581_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_4)   --->   "%xor_ln581_4 = xor i1 %or_ln581_4, true" [kernel.cpp:553]   --->   Operation 227 'xor' 'xor_ln581_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_4 = and i1 %icmp_ln603_4, %xor_ln581_4" [kernel.cpp:553]   --->   Operation 228 'and' 'and_ln603_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.77>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [kernel.cpp:516]   --->   Operation 229 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [kernel.cpp:516]   --->   Operation 230 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (1.48ns)   --->   "%icmp_ln603 = icmp eq i7 %tmp_38, 0" [kernel.cpp:516]   --->   Operation 231 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [kernel.cpp:516]   --->   Operation 232 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [kernel.cpp:516]   --->   Operation 233 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i32" [kernel.cpp:516]   --->   Operation 234 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %v265_read to i32" [kernel.cpp:516]   --->   Operation 235 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [kernel.cpp:516]   --->   Operation 236 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_39, i32 -1, i32 0" [kernel.cpp:516]   --->   Operation 237 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i32 %trunc_ln583, %sext_ln581" [kernel.cpp:516]   --->   Operation 238 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [kernel.cpp:516]   --->   Operation 239 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [kernel.cpp:516]   --->   Operation 240 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [kernel.cpp:516]   --->   Operation 241 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [kernel.cpp:516]   --->   Operation 242 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [kernel.cpp:516]   --->   Operation 243 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [kernel.cpp:516]   --->   Operation 244 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [kernel.cpp:516]   --->   Operation 245 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [kernel.cpp:516]   --->   Operation 246 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [kernel.cpp:516]   --->   Operation 247 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [kernel.cpp:516]   --->   Operation 248 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [kernel.cpp:516]   --->   Operation 249 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i32 %shl_ln604, i32 %trunc_ln586" [kernel.cpp:516]   --->   Operation 250 'select' 'select_ln603' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [kernel.cpp:516]   --->   Operation 251 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 252 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln583" [kernel.cpp:516]   --->   Operation 252 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [kernel.cpp:516]   --->   Operation 253 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node v300_V)   --->   "%select_ln603_2 = select i1 %or_ln603, i32 %select_ln603, i32 %select_ln603_1" [kernel.cpp:516]   --->   Operation 254 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [kernel.cpp:516]   --->   Operation 255 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 256 [1/1] (0.69ns) (out node of the LUT)   --->   "%v300_V = select i1 %or_ln603_2, i32 %select_ln603_2, i32 0" [kernel.cpp:516]   --->   Operation 256 'select' 'v300_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 257 [2/2] (4.43ns)   --->   "%d_assign_6 = fpext float %v267_read to double" [kernel.cpp:519]   --->   Operation 257 'fpext' 'd_assign_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 258 [2/2] (4.43ns)   --->   "%d_assign_7 = fpext float %v269_read to double" [kernel.cpp:522]   --->   Operation 258 'fpext' 'd_assign_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node scales_fixed_0_V)   --->   "%shl_ln604_4 = shl i32 %trunc_ln583_4, %sext_ln581_4" [kernel.cpp:553]   --->   Operation 259 'shl' 'shl_ln604_4' <Predicate = (and_ln603_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (4.42ns) (out node of the LUT)   --->   "%scales_fixed_0_V = select i1 %and_ln603_4, i32 %shl_ln604_4, i32 %select_ln585_1" [kernel.cpp:553]   --->   Operation 260 'select' 'scales_fixed_0_V' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 261 [1/2] (4.43ns)   --->   "%d_assign_6 = fpext float %v267_read to double" [kernel.cpp:519]   --->   Operation 261 'fpext' 'd_assign_6' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign_6 to i64" [kernel.cpp:519]   --->   Operation 262 'bitcast' 'ireg_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln556_1 = trunc i64 %ireg_V_1 to i63" [kernel.cpp:519]   --->   Operation 263 'trunc' 'trunc_ln556_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%p_Result_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [kernel.cpp:519]   --->   Operation 264 'bitselect' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [kernel.cpp:519]   --->   Operation 265 'partselect' 'exp_tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12" [kernel.cpp:519]   --->   Operation 266 'zext' 'zext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_V_1 to i52" [kernel.cpp:519]   --->   Operation 267 'trunc' 'trunc_ln565_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)" [kernel.cpp:519]   --->   Operation 268 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%p_Result_55 = zext i53 %tmp_s to i54" [kernel.cpp:519]   --->   Operation 269 'zext' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (3.23ns)   --->   "%man_V_4 = sub i54 0, %p_Result_55" [kernel.cpp:519]   --->   Operation 270 'sub' 'man_V_4' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 271 [1/1] (0.94ns)   --->   "%man_V_5 = select i1 %p_Result_54, i54 %man_V_4, i54 %p_Result_55" [kernel.cpp:519]   --->   Operation 271 'select' 'man_V_5' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 272 [1/1] (2.78ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0" [kernel.cpp:519]   --->   Operation 272 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 273 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, %zext_ln461_1" [kernel.cpp:519]   --->   Operation 273 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/1] (1.99ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2_1, 20" [kernel.cpp:519]   --->   Operation 274 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 275 [1/1] (1.54ns)   --->   "%add_ln581_1 = add i12 -20, %F2_1" [kernel.cpp:519]   --->   Operation 275 'add' 'add_ln581_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [1/1] (1.54ns)   --->   "%sub_ln581_1 = sub i12 20, %F2_1" [kernel.cpp:519]   --->   Operation 276 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 277 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [kernel.cpp:519]   --->   Operation 277 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 278 [1/1] (1.99ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2_1, 20" [kernel.cpp:519]   --->   Operation 278 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %man_V_5 to i32" [kernel.cpp:519]   --->   Operation 279 'trunc' 'trunc_ln583_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_41 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)" [kernel.cpp:519]   --->   Operation 280 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [1/2] (4.43ns)   --->   "%d_assign_7 = fpext float %v269_read to double" [kernel.cpp:522]   --->   Operation 281 'fpext' 'd_assign_7' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%ireg_V_2 = bitcast double %d_assign_7 to i64" [kernel.cpp:522]   --->   Operation 282 'bitcast' 'ireg_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln556_2 = trunc i64 %ireg_V_2 to i63" [kernel.cpp:522]   --->   Operation 283 'trunc' 'trunc_ln556_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%p_Result_56 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)" [kernel.cpp:522]   --->   Operation 284 'bitselect' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)" [kernel.cpp:522]   --->   Operation 285 'partselect' 'exp_tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln461_2 = zext i11 %exp_tmp_V_2 to i12" [kernel.cpp:522]   --->   Operation 286 'zext' 'zext_ln461_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln565_2 = trunc i64 %ireg_V_2 to i52" [kernel.cpp:522]   --->   Operation 287 'trunc' 'trunc_ln565_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_8 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)" [kernel.cpp:522]   --->   Operation 288 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%p_Result_57 = zext i53 %tmp_8 to i54" [kernel.cpp:522]   --->   Operation 289 'zext' 'p_Result_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (3.23ns)   --->   "%man_V_7 = sub i54 0, %p_Result_57" [kernel.cpp:522]   --->   Operation 290 'sub' 'man_V_7' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (0.94ns)   --->   "%man_V_8 = select i1 %p_Result_56, i54 %man_V_7, i54 %p_Result_57" [kernel.cpp:522]   --->   Operation 291 'select' 'man_V_8' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 292 [1/1] (2.78ns)   --->   "%icmp_ln571_2 = icmp eq i63 %trunc_ln556_2, 0" [kernel.cpp:522]   --->   Operation 292 'icmp' 'icmp_ln571_2' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [1/1] (1.54ns)   --->   "%F2_2 = sub i12 1075, %zext_ln461_2" [kernel.cpp:522]   --->   Operation 293 'sub' 'F2_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [1/1] (1.99ns)   --->   "%icmp_ln581_2 = icmp sgt i12 %F2_2, 20" [kernel.cpp:522]   --->   Operation 294 'icmp' 'icmp_ln581_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [1/1] (1.54ns)   --->   "%add_ln581_2 = add i12 -20, %F2_2" [kernel.cpp:522]   --->   Operation 295 'add' 'add_ln581_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (1.54ns)   --->   "%sub_ln581_2 = sub i12 20, %F2_2" [kernel.cpp:522]   --->   Operation 296 'sub' 'sub_ln581_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/1] (0.69ns)   --->   "%sh_amt_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2" [kernel.cpp:522]   --->   Operation 297 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (1.99ns)   --->   "%icmp_ln582_2 = icmp eq i12 %F2_2, 20" [kernel.cpp:522]   --->   Operation 298 'icmp' 'icmp_ln582_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln583_2 = trunc i54 %man_V_8 to i32" [kernel.cpp:522]   --->   Operation 299 'trunc' 'trunc_ln583_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_52 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2, i32 5, i32 11)" [kernel.cpp:522]   --->   Operation 300 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_hidden_sta_7, [192 x i8]* @quantized_hidden_sta_6, [192 x i8]* @quantized_hidden_sta_5, [192 x i8]* @quantized_hidden_sta_4, [192 x i8]* @quantized_hidden_sta_3, [192 x i8]* @quantized_hidden_sta_2, [192 x i8]* @quantized_hidden_sta_1, [192 x i8]* @quantized_hidden_sta, i32 %scales_fixed_0_V, [294912 x i8]* %v264_0, [294912 x i8]* %v264_1, i32 %v300_V, [1536 x float]* %q_proj_re)" [kernel.cpp:557]   --->   Operation 301 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.77>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln581_1 = sext i12 %sh_amt_1 to i32" [kernel.cpp:519]   --->   Operation 302 'sext' 'sext_ln581_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (1.99ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54" [kernel.cpp:519]   --->   Operation 303 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 304 [1/1] (1.48ns)   --->   "%icmp_ln603_1 = icmp eq i7 %tmp_41, 0" [kernel.cpp:519]   --->   Operation 304 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%zext_ln586_1 = zext i32 %sext_ln581_1 to i54" [kernel.cpp:519]   --->   Operation 305 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%ashr_ln586_1 = ashr i54 %man_V_5, %zext_ln586_1" [kernel.cpp:519]   --->   Operation 306 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i32" [kernel.cpp:519]   --->   Operation 307 'trunc' 'trunc_ln586_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%bitcast_ln696_2 = bitcast float %v267_read to i32" [kernel.cpp:519]   --->   Operation 308 'bitcast' 'bitcast_ln696_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_2, i32 31)" [kernel.cpp:519]   --->   Operation 309 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%select_ln588_1 = select i1 %tmp_42, i32 -1, i32 0" [kernel.cpp:519]   --->   Operation 310 'select' 'select_ln588_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%shl_ln604_1 = shl i32 %trunc_ln583_1, %sext_ln581_1" [kernel.cpp:519]   --->   Operation 311 'shl' 'shl_ln604_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_1, true" [kernel.cpp:519]   --->   Operation 312 'xor' 'xor_ln571_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%and_ln582_1 = and i1 %icmp_ln582_1, %xor_ln571_1" [kernel.cpp:519]   --->   Operation 313 'and' 'and_ln582_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 314 [1/1] (0.97ns)   --->   "%or_ln582_1 = or i1 %icmp_ln571_1, %icmp_ln582_1" [kernel.cpp:519]   --->   Operation 314 'or' 'or_ln582_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, true" [kernel.cpp:519]   --->   Operation 315 'xor' 'xor_ln582_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 316 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581_1, %xor_ln582_1" [kernel.cpp:519]   --->   Operation 316 'and' 'and_ln581_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_2)   --->   "%xor_ln585_1 = xor i1 %icmp_ln585_1, true" [kernel.cpp:519]   --->   Operation 317 'xor' 'xor_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585_2 = and i1 %and_ln581_1, %xor_ln585_1" [kernel.cpp:519]   --->   Operation 318 'and' 'and_ln585_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%and_ln585_3 = and i1 %and_ln581_1, %icmp_ln585_1" [kernel.cpp:519]   --->   Operation 319 'and' 'and_ln585_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_1" [kernel.cpp:519]   --->   Operation 320 'or' 'or_ln581_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, true" [kernel.cpp:519]   --->   Operation 321 'xor' 'xor_ln581_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 322 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_1 = and i1 %icmp_ln603_1, %xor_ln581_1" [kernel.cpp:519]   --->   Operation 322 'and' 'and_ln603_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 323 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_4 = select i1 %and_ln603_1, i32 %shl_ln604_1, i32 %trunc_ln586_1" [kernel.cpp:519]   --->   Operation 323 'select' 'select_ln603_4' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 324 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_3 = or i1 %and_ln603_1, %and_ln585_3" [kernel.cpp:519]   --->   Operation 324 'or' 'or_ln603_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 325 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_5 = select i1 %and_ln585_2, i32 %select_ln588_1, i32 %trunc_ln583_1" [kernel.cpp:519]   --->   Operation 325 'select' 'select_ln603_5' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%or_ln603_4 = or i1 %and_ln585_2, %and_ln582_1" [kernel.cpp:519]   --->   Operation 326 'or' 'or_ln603_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node v302_V)   --->   "%select_ln603_6 = select i1 %or_ln603_3, i32 %select_ln603_4, i32 %select_ln603_5" [kernel.cpp:519]   --->   Operation 327 'select' 'select_ln603_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 328 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_5 = or i1 %or_ln603_3, %or_ln603_4" [kernel.cpp:519]   --->   Operation 328 'or' 'or_ln603_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 329 [1/1] (0.69ns) (out node of the LUT)   --->   "%v302_V = select i1 %or_ln603_5, i32 %select_ln603_6, i32 0" [kernel.cpp:519]   --->   Operation 329 'select' 'v302_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln581_2 = sext i12 %sh_amt_2 to i32" [kernel.cpp:522]   --->   Operation 330 'sext' 'sext_ln581_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (1.99ns)   --->   "%icmp_ln585_2 = icmp ult i12 %sh_amt_2, 54" [kernel.cpp:522]   --->   Operation 331 'icmp' 'icmp_ln585_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 332 [1/1] (1.48ns)   --->   "%icmp_ln603_2 = icmp eq i7 %tmp_52, 0" [kernel.cpp:522]   --->   Operation 332 'icmp' 'icmp_ln603_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%zext_ln586_2 = zext i32 %sext_ln581_2 to i54" [kernel.cpp:522]   --->   Operation 333 'zext' 'zext_ln586_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%ashr_ln586_2 = ashr i54 %man_V_8, %zext_ln586_2" [kernel.cpp:522]   --->   Operation 334 'ashr' 'ashr_ln586_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%trunc_ln586_2 = trunc i54 %ashr_ln586_2 to i32" [kernel.cpp:522]   --->   Operation 335 'trunc' 'trunc_ln586_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_9)   --->   "%bitcast_ln696_4 = bitcast float %v269_read to i32" [kernel.cpp:522]   --->   Operation 336 'bitcast' 'bitcast_ln696_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_9)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_4, i32 31)" [kernel.cpp:522]   --->   Operation 337 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_9)   --->   "%select_ln588_2 = select i1 %tmp_53, i32 -1, i32 0" [kernel.cpp:522]   --->   Operation 338 'select' 'select_ln588_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%shl_ln604_2 = shl i32 %trunc_ln583_2, %sext_ln581_2" [kernel.cpp:522]   --->   Operation 339 'shl' 'shl_ln604_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%xor_ln571_2 = xor i1 %icmp_ln571_2, true" [kernel.cpp:522]   --->   Operation 340 'xor' 'xor_ln571_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%and_ln582_2 = and i1 %icmp_ln582_2, %xor_ln571_2" [kernel.cpp:522]   --->   Operation 341 'and' 'and_ln582_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 342 [1/1] (0.97ns)   --->   "%or_ln582_2 = or i1 %icmp_ln571_2, %icmp_ln582_2" [kernel.cpp:522]   --->   Operation 342 'or' 'or_ln582_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_2)   --->   "%xor_ln582_2 = xor i1 %or_ln582_2, true" [kernel.cpp:522]   --->   Operation 343 'xor' 'xor_ln582_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 344 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_2 = and i1 %icmp_ln581_2, %xor_ln582_2" [kernel.cpp:522]   --->   Operation 344 'and' 'and_ln581_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_4)   --->   "%xor_ln585_2 = xor i1 %icmp_ln585_2, true" [kernel.cpp:522]   --->   Operation 345 'xor' 'xor_ln585_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 346 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585_4 = and i1 %and_ln581_2, %xor_ln585_2" [kernel.cpp:522]   --->   Operation 346 'and' 'and_ln585_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%and_ln585_5 = and i1 %and_ln581_2, %icmp_ln585_2" [kernel.cpp:522]   --->   Operation 347 'and' 'and_ln585_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%or_ln581_2 = or i1 %or_ln582_2, %icmp_ln581_2" [kernel.cpp:522]   --->   Operation 348 'or' 'or_ln581_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln581_2 = xor i1 %or_ln581_2, true" [kernel.cpp:522]   --->   Operation 349 'xor' 'xor_ln581_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 350 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_2 = and i1 %icmp_ln603_2, %xor_ln581_2" [kernel.cpp:522]   --->   Operation 350 'and' 'and_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 351 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_8 = select i1 %and_ln603_2, i32 %shl_ln604_2, i32 %trunc_ln586_2" [kernel.cpp:522]   --->   Operation 351 'select' 'select_ln603_8' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 352 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_6 = or i1 %and_ln603_2, %and_ln585_5" [kernel.cpp:522]   --->   Operation 352 'or' 'or_ln603_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 353 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_9 = select i1 %and_ln585_4, i32 %select_ln588_2, i32 %trunc_ln583_2" [kernel.cpp:522]   --->   Operation 353 'select' 'select_ln603_9' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%or_ln603_7 = or i1 %and_ln585_4, %and_ln582_2" [kernel.cpp:522]   --->   Operation 354 'or' 'or_ln603_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node v304_V)   --->   "%select_ln603_10 = select i1 %or_ln603_6, i32 %select_ln603_8, i32 %select_ln603_9" [kernel.cpp:522]   --->   Operation 355 'select' 'select_ln603_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 356 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_8 = or i1 %or_ln603_6, %or_ln603_7" [kernel.cpp:522]   --->   Operation 356 'or' 'or_ln603_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 357 [1/1] (0.69ns) (out node of the LUT)   --->   "%v304_V = select i1 %or_ln603_8, i32 %select_ln603_10, i32 0" [kernel.cpp:522]   --->   Operation 357 'select' 'v304_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 358 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_hidden_sta_7, [192 x i8]* @quantized_hidden_sta_6, [192 x i8]* @quantized_hidden_sta_5, [192 x i8]* @quantized_hidden_sta_4, [192 x i8]* @quantized_hidden_sta_3, [192 x i8]* @quantized_hidden_sta_2, [192 x i8]* @quantized_hidden_sta_1, [192 x i8]* @quantized_hidden_sta, i32 %scales_fixed_0_V, [294912 x i8]* %v264_0, [294912 x i8]* %v264_1, i32 %v300_V, [1536 x float]* %q_proj_re)" [kernel.cpp:557]   --->   Operation 358 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 359 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_hidden_sta_7, [192 x i8]* @quantized_hidden_sta_6, [192 x i8]* @quantized_hidden_sta_5, [192 x i8]* @quantized_hidden_sta_4, [192 x i8]* @quantized_hidden_sta_3, [192 x i8]* @quantized_hidden_sta_2, [192 x i8]* @quantized_hidden_sta_1, [192 x i8]* @quantized_hidden_sta, i32 %scales_fixed_0_V, [294912 x i8]* %v266_0, [294912 x i8]* %v266_1, i32 %v302_V, [1536 x float]* %k_proj_re)" [kernel.cpp:559]   --->   Operation 359 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 360 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_hidden_sta_7, [192 x i8]* @quantized_hidden_sta_6, [192 x i8]* @quantized_hidden_sta_5, [192 x i8]* @quantized_hidden_sta_4, [192 x i8]* @quantized_hidden_sta_3, [192 x i8]* @quantized_hidden_sta_2, [192 x i8]* @quantized_hidden_sta_1, [192 x i8]* @quantized_hidden_sta, i32 %scales_fixed_0_V, [294912 x i8]* %v268_0, [294912 x i8]* %v268_1, i32 %v304_V, [1536 x float]* %v_proj_re)" [kernel.cpp:561]   --->   Operation 360 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 361 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x float]* %q_proj_re, [1536 x float]* @q_proj_0)" [kernel.cpp:586]   --->   Operation 361 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 4.43>
ST_15 : Operation 362 [2/2] (4.43ns)   --->   "%d_assign_8 = fpext float %v271_read to double" [kernel.cpp:525]   --->   Operation 362 'fpext' 'd_assign_8' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 363 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_hidden_sta_7, [192 x i8]* @quantized_hidden_sta_6, [192 x i8]* @quantized_hidden_sta_5, [192 x i8]* @quantized_hidden_sta_4, [192 x i8]* @quantized_hidden_sta_3, [192 x i8]* @quantized_hidden_sta_2, [192 x i8]* @quantized_hidden_sta_1, [192 x i8]* @quantized_hidden_sta, i32 %scales_fixed_0_V, [294912 x i8]* %v266_0, [294912 x i8]* %v266_1, i32 %v302_V, [1536 x float]* %k_proj_re)" [kernel.cpp:559]   --->   Operation 363 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 364 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_hidden_sta_7, [192 x i8]* @quantized_hidden_sta_6, [192 x i8]* @quantized_hidden_sta_5, [192 x i8]* @quantized_hidden_sta_4, [192 x i8]* @quantized_hidden_sta_3, [192 x i8]* @quantized_hidden_sta_2, [192 x i8]* @quantized_hidden_sta_1, [192 x i8]* @quantized_hidden_sta, i32 %scales_fixed_0_V, [294912 x i8]* %v268_0, [294912 x i8]* %v268_1, i32 %v304_V, [1536 x float]* %v_proj_re)" [kernel.cpp:561]   --->   Operation 364 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 365 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x float]* %q_proj_re, [1536 x float]* @q_proj_0)" [kernel.cpp:586]   --->   Operation 365 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.67>
ST_16 : Operation 366 [1/2] (4.43ns)   --->   "%d_assign_8 = fpext float %v271_read to double" [kernel.cpp:525]   --->   Operation 366 'fpext' 'd_assign_8' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 367 [1/1] (0.00ns)   --->   "%ireg_V_3 = bitcast double %d_assign_8 to i64" [kernel.cpp:525]   --->   Operation 367 'bitcast' 'ireg_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln556_3 = trunc i64 %ireg_V_3 to i63" [kernel.cpp:525]   --->   Operation 368 'trunc' 'trunc_ln556_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%p_Result_58 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)" [kernel.cpp:525]   --->   Operation 369 'bitselect' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 370 [1/1] (0.00ns)   --->   "%exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)" [kernel.cpp:525]   --->   Operation 370 'partselect' 'exp_tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln461_3 = zext i11 %exp_tmp_V_3 to i12" [kernel.cpp:525]   --->   Operation 371 'zext' 'zext_ln461_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln565_3 = trunc i64 %ireg_V_3 to i52" [kernel.cpp:525]   --->   Operation 372 'trunc' 'trunc_ln565_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_9 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_3)" [kernel.cpp:525]   --->   Operation 373 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 374 [1/1] (0.00ns)   --->   "%p_Result_59 = zext i53 %tmp_9 to i54" [kernel.cpp:525]   --->   Operation 374 'zext' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 375 [1/1] (3.23ns)   --->   "%man_V_10 = sub i54 0, %p_Result_59" [kernel.cpp:525]   --->   Operation 375 'sub' 'man_V_10' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 376 [1/1] (0.94ns)   --->   "%man_V_11 = select i1 %p_Result_58, i54 %man_V_10, i54 %p_Result_59" [kernel.cpp:525]   --->   Operation 376 'select' 'man_V_11' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 377 [1/1] (2.78ns)   --->   "%icmp_ln571_3 = icmp eq i63 %trunc_ln556_3, 0" [kernel.cpp:525]   --->   Operation 377 'icmp' 'icmp_ln571_3' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 378 [1/1] (1.54ns)   --->   "%F2_3 = sub i12 1075, %zext_ln461_3" [kernel.cpp:525]   --->   Operation 378 'sub' 'F2_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 379 [1/1] (1.99ns)   --->   "%icmp_ln581_3 = icmp sgt i12 %F2_3, 20" [kernel.cpp:525]   --->   Operation 379 'icmp' 'icmp_ln581_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 380 [1/1] (1.54ns)   --->   "%add_ln581_3 = add i12 -20, %F2_3" [kernel.cpp:525]   --->   Operation 380 'add' 'add_ln581_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 381 [1/1] (1.54ns)   --->   "%sub_ln581_3 = sub i12 20, %F2_3" [kernel.cpp:525]   --->   Operation 381 'sub' 'sub_ln581_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 382 [1/1] (0.69ns)   --->   "%sh_amt_3 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3" [kernel.cpp:525]   --->   Operation 382 'select' 'sh_amt_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 383 [1/1] (1.99ns)   --->   "%icmp_ln582_3 = icmp eq i12 %F2_3, 20" [kernel.cpp:525]   --->   Operation 383 'icmp' 'icmp_ln582_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln583_3 = trunc i54 %man_V_11 to i32" [kernel.cpp:525]   --->   Operation 384 'trunc' 'trunc_ln583_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_57 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)" [kernel.cpp:525]   --->   Operation 385 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 386 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x float]* %k_proj_re, [1536 x float]* @k_proj_0)" [kernel.cpp:587]   --->   Operation 386 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 387 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x float]* %v_proj_re, [1536 x float]* @v_proj_0)" [kernel.cpp:588]   --->   Operation 387 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.77>
ST_17 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln581_3 = sext i12 %sh_amt_3 to i32" [kernel.cpp:525]   --->   Operation 388 'sext' 'sext_ln581_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 389 [1/1] (1.99ns)   --->   "%icmp_ln585_3 = icmp ult i12 %sh_amt_3, 54" [kernel.cpp:525]   --->   Operation 389 'icmp' 'icmp_ln585_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 390 [1/1] (1.48ns)   --->   "%icmp_ln603_3 = icmp eq i7 %tmp_57, 0" [kernel.cpp:525]   --->   Operation 390 'icmp' 'icmp_ln603_3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_12)   --->   "%zext_ln586_3 = zext i32 %sext_ln581_3 to i54" [kernel.cpp:525]   --->   Operation 391 'zext' 'zext_ln586_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_12)   --->   "%ashr_ln586_3 = ashr i54 %man_V_11, %zext_ln586_3" [kernel.cpp:525]   --->   Operation 392 'ashr' 'ashr_ln586_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_12)   --->   "%trunc_ln586_3 = trunc i54 %ashr_ln586_3 to i32" [kernel.cpp:525]   --->   Operation 393 'trunc' 'trunc_ln586_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_13)   --->   "%bitcast_ln696_6 = bitcast float %v271_read to i32" [kernel.cpp:525]   --->   Operation 394 'bitcast' 'bitcast_ln696_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_13)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_6, i32 31)" [kernel.cpp:525]   --->   Operation 395 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_13)   --->   "%select_ln588_3 = select i1 %tmp_68, i32 -1, i32 0" [kernel.cpp:525]   --->   Operation 396 'select' 'select_ln588_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_12)   --->   "%shl_ln604_3 = shl i32 %trunc_ln583_3, %sext_ln581_3" [kernel.cpp:525]   --->   Operation 397 'shl' 'shl_ln604_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_11)   --->   "%xor_ln571_3 = xor i1 %icmp_ln571_3, true" [kernel.cpp:525]   --->   Operation 398 'xor' 'xor_ln571_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_11)   --->   "%and_ln582_3 = and i1 %icmp_ln582_3, %xor_ln571_3" [kernel.cpp:525]   --->   Operation 399 'and' 'and_ln582_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 400 [1/1] (0.97ns)   --->   "%or_ln582_3 = or i1 %icmp_ln571_3, %icmp_ln582_3" [kernel.cpp:525]   --->   Operation 400 'or' 'or_ln582_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_3)   --->   "%xor_ln582_3 = xor i1 %or_ln582_3, true" [kernel.cpp:525]   --->   Operation 401 'xor' 'xor_ln582_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 402 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_3 = and i1 %icmp_ln581_3, %xor_ln582_3" [kernel.cpp:525]   --->   Operation 402 'and' 'and_ln581_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_6)   --->   "%xor_ln585_3 = xor i1 %icmp_ln585_3, true" [kernel.cpp:525]   --->   Operation 403 'xor' 'xor_ln585_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 404 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585_6 = and i1 %and_ln581_3, %xor_ln585_3" [kernel.cpp:525]   --->   Operation 404 'and' 'and_ln585_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_9)   --->   "%and_ln585_7 = and i1 %and_ln581_3, %icmp_ln585_3" [kernel.cpp:525]   --->   Operation 405 'and' 'and_ln585_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_3)   --->   "%or_ln581_3 = or i1 %or_ln582_3, %icmp_ln581_3" [kernel.cpp:525]   --->   Operation 406 'or' 'or_ln581_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_3)   --->   "%xor_ln581_3 = xor i1 %or_ln581_3, true" [kernel.cpp:525]   --->   Operation 407 'xor' 'xor_ln581_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 408 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_3 = and i1 %icmp_ln603_3, %xor_ln581_3" [kernel.cpp:525]   --->   Operation 408 'and' 'and_ln603_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 409 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_12 = select i1 %and_ln603_3, i32 %shl_ln604_3, i32 %trunc_ln586_3" [kernel.cpp:525]   --->   Operation 409 'select' 'select_ln603_12' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 410 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_9 = or i1 %and_ln603_3, %and_ln585_7" [kernel.cpp:525]   --->   Operation 410 'or' 'or_ln603_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 411 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_13 = select i1 %and_ln585_6, i32 %select_ln588_3, i32 %trunc_ln583_3" [kernel.cpp:525]   --->   Operation 411 'select' 'select_ln603_13' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_11)   --->   "%or_ln603_10 = or i1 %and_ln585_6, %and_ln582_3" [kernel.cpp:525]   --->   Operation 412 'or' 'or_ln603_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node v306_V)   --->   "%select_ln603_14 = select i1 %or_ln603_9, i32 %select_ln603_12, i32 %select_ln603_13" [kernel.cpp:525]   --->   Operation 413 'select' 'select_ln603_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 414 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_11 = or i1 %or_ln603_9, %or_ln603_10" [kernel.cpp:525]   --->   Operation 414 'or' 'or_ln603_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 415 [1/1] (0.69ns) (out node of the LUT)   --->   "%v306_V = select i1 %or_ln603_11, i32 %select_ln603_14, i32 0" [kernel.cpp:525]   --->   Operation 415 'select' 'v306_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 416 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x float]* %k_proj_re, [1536 x float]* @k_proj_0)" [kernel.cpp:587]   --->   Operation 416 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 417 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x float]* %v_proj_re, [1536 x float]* @v_proj_0)" [kernel.cpp:588]   --->   Operation 417 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 418 [1/1] (1.76ns)   --->   "br label %.preheader204.1" [kernel.cpp:590]   --->   Operation 418 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 17> <Delay = 1.78>
ST_18 : Operation 419 [1/1] (0.00ns)   --->   "%v338_0 = phi i5 [ 0, %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11_ifconv ], [ %v338, %.preheader204.1.loopexit ]"   --->   Operation 419 'phi' 'v338_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 420 [1/1] (1.36ns)   --->   "%icmp_ln590 = icmp eq i5 %v338_0, -16" [kernel.cpp:590]   --->   Operation 420 'icmp' 'icmp_ln590' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 421 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 421 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 422 [1/1] (1.78ns)   --->   "%v338 = add i5 %v338_0, 1" [kernel.cpp:590]   --->   Operation 422 'add' 'v338' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 423 [1/1] (0.00ns)   --->   "br i1 %icmp_ln590, label %.preheader202.preheader, label %.preheader204.preheader" [kernel.cpp:590]   --->   Operation 423 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_24 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v338_0, i7 0)" [kernel.cpp:593]   --->   Operation 424 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln590)> <Delay = 0.00>
ST_18 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_25 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v338_0, i5 0)" [kernel.cpp:593]   --->   Operation 425 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln590)> <Delay = 0.00>
ST_18 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln593 = zext i10 %tmp_25 to i12" [kernel.cpp:593]   --->   Operation 426 'zext' 'zext_ln593' <Predicate = (!icmp_ln590)> <Delay = 0.00>
ST_18 : Operation 427 [1/1] (1.54ns)   --->   "%sub_ln593 = sub i12 %tmp_24, %zext_ln593" [kernel.cpp:593]   --->   Operation 427 'sub' 'sub_ln593' <Predicate = (!icmp_ln590)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 428 [1/1] (1.76ns)   --->   "br label %.preheader203.0" [kernel.cpp:592]   --->   Operation 428 'br' <Predicate = (!icmp_ln590)> <Delay = 1.76>
ST_18 : Operation 429 [1/1] (1.76ns)   --->   "br label %.preheader202" [kernel.cpp:598]   --->   Operation 429 'br' <Predicate = (icmp_ln590)> <Delay = 1.76>

State 19 <SV = 18> <Delay = 4.80>
ST_19 : Operation 430 [1/1] (0.00ns)   --->   "%v340_0_0 = phi i7 [ %add_ln592, %4 ], [ 0, %.preheader204.preheader ]" [kernel.cpp:592]   --->   Operation 430 'phi' 'v340_0_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 431 [1/1] (1.48ns)   --->   "%icmp_ln592 = icmp eq i7 %v340_0_0, -32" [kernel.cpp:592]   --->   Operation 431 'icmp' 'icmp_ln592' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 432 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind"   --->   Operation 432 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 433 [1/1] (1.87ns)   --->   "%add_ln592 = add i7 %v340_0_0, 1" [kernel.cpp:592]   --->   Operation 433 'add' 'add_ln592' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 434 [1/1] (0.00ns)   --->   "br i1 %icmp_ln592, label %.preheader204.1.loopexit, label %4" [kernel.cpp:592]   --->   Operation 434 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln593_1 = zext i7 %v340_0_0 to i12" [kernel.cpp:593]   --->   Operation 435 'zext' 'zext_ln593_1' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_19 : Operation 436 [1/1] (1.54ns)   --->   "%add_ln593 = add i12 %sub_ln593, %zext_ln593_1" [kernel.cpp:593]   --->   Operation 436 'add' 'add_ln593' <Predicate = (!icmp_ln592)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln593 = sext i12 %add_ln593 to i64" [kernel.cpp:593]   --->   Operation 437 'sext' 'sext_ln593' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_19 : Operation 438 [1/1] (0.00ns)   --->   "%q_embed_0_addr = getelementptr [1536 x float]* %q_embed_0, i64 0, i64 %sext_ln593" [kernel.cpp:593]   --->   Operation 438 'getelementptr' 'q_embed_0_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_19 : Operation 439 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %q_embed_0_addr, align 4" [kernel.cpp:593]   --->   Operation 439 'store' <Predicate = (!icmp_ln592)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_19 : Operation 440 [1/1] (0.00ns)   --->   "br label %.preheader203.0" [kernel.cpp:592]   --->   Operation 440 'br' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_19 : Operation 441 [1/1] (0.00ns)   --->   "br label %.preheader204.1"   --->   Operation 441 'br' <Predicate = (icmp_ln592)> <Delay = 0.00>

State 20 <SV = 18> <Delay = 1.78>
ST_20 : Operation 442 [1/1] (0.00ns)   --->   "%v342_0 = phi i5 [ %v342, %.preheader202.loopexit ], [ 0, %.preheader202.preheader ]"   --->   Operation 442 'phi' 'v342_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 443 [1/1] (1.36ns)   --->   "%icmp_ln598 = icmp eq i5 %v342_0, -16" [kernel.cpp:598]   --->   Operation 443 'icmp' 'icmp_ln598' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 444 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 444 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 445 [1/1] (1.78ns)   --->   "%v342 = add i5 %v342_0, 1" [kernel.cpp:598]   --->   Operation 445 'add' 'v342' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 446 [1/1] (0.00ns)   --->   "br i1 %icmp_ln598, label %6, label %.preheader201.preheader" [kernel.cpp:598]   --->   Operation 446 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_26 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v342_0, i7 0)" [kernel.cpp:601]   --->   Operation 447 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln598)> <Delay = 0.00>
ST_20 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_27 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v342_0, i5 0)" [kernel.cpp:601]   --->   Operation 448 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln598)> <Delay = 0.00>
ST_20 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln601 = zext i10 %tmp_27 to i12" [kernel.cpp:601]   --->   Operation 449 'zext' 'zext_ln601' <Predicate = (!icmp_ln598)> <Delay = 0.00>
ST_20 : Operation 450 [1/1] (1.54ns)   --->   "%sub_ln601 = sub i12 %tmp_26, %zext_ln601" [kernel.cpp:601]   --->   Operation 450 'sub' 'sub_ln601' <Predicate = (!icmp_ln598)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 451 [1/1] (1.76ns)   --->   "br label %.preheader200.0" [kernel.cpp:600]   --->   Operation 451 'br' <Predicate = (!icmp_ln598)> <Delay = 1.76>
ST_20 : Operation 452 [2/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([960 x float]* %v272, [960 x float]* %v273, [1536 x float]* %q_embed_0, [1536 x float]* %k_embed_0)" [kernel.cpp:605]   --->   Operation 452 'call' <Predicate = (icmp_ln598)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 19> <Delay = 4.80>
ST_21 : Operation 453 [1/1] (0.00ns)   --->   "%v344_0_0 = phi i7 [ %add_ln600, %5 ], [ 0, %.preheader201.preheader ]" [kernel.cpp:600]   --->   Operation 453 'phi' 'v344_0_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 454 [1/1] (1.48ns)   --->   "%icmp_ln600 = icmp eq i7 %v344_0_0, -32" [kernel.cpp:600]   --->   Operation 454 'icmp' 'icmp_ln600' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 455 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind"   --->   Operation 455 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 456 [1/1] (1.87ns)   --->   "%add_ln600 = add i7 %v344_0_0, 1" [kernel.cpp:600]   --->   Operation 456 'add' 'add_ln600' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 457 [1/1] (0.00ns)   --->   "br i1 %icmp_ln600, label %.preheader202.loopexit, label %5" [kernel.cpp:600]   --->   Operation 457 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln601_1 = zext i7 %v344_0_0 to i12" [kernel.cpp:601]   --->   Operation 458 'zext' 'zext_ln601_1' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_21 : Operation 459 [1/1] (1.54ns)   --->   "%add_ln601 = add i12 %sub_ln601, %zext_ln601_1" [kernel.cpp:601]   --->   Operation 459 'add' 'add_ln601' <Predicate = (!icmp_ln600)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln601 = sext i12 %add_ln601 to i64" [kernel.cpp:601]   --->   Operation 460 'sext' 'sext_ln601' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_21 : Operation 461 [1/1] (0.00ns)   --->   "%k_embed_0_addr = getelementptr [1536 x float]* %k_embed_0, i64 0, i64 %sext_ln601" [kernel.cpp:601]   --->   Operation 461 'getelementptr' 'k_embed_0_addr' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_21 : Operation 462 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %k_embed_0_addr, align 4" [kernel.cpp:601]   --->   Operation 462 'store' <Predicate = (!icmp_ln600)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_21 : Operation 463 [1/1] (0.00ns)   --->   "br label %.preheader200.0" [kernel.cpp:600]   --->   Operation 463 'br' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_21 : Operation 464 [1/1] (0.00ns)   --->   "br label %.preheader202"   --->   Operation 464 'br' <Predicate = (icmp_ln600)> <Delay = 0.00>

State 22 <SV = 19> <Delay = 1.76>
ST_22 : Operation 465 [1/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([960 x float]* %v272, [960 x float]* %v273, [1536 x float]* %q_embed_0, [1536 x float]* %k_embed_0)" [kernel.cpp:605]   --->   Operation 465 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 466 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:607]   --->   Operation 466 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 20> <Delay = 1.91>
ST_23 : Operation 467 [1/1] (0.00ns)   --->   "%v346_0 = phi i5 [ 0, %6 ], [ %v346, %.loopexit.loopexit ]"   --->   Operation 467 'phi' 'v346_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 468 [1/1] (1.36ns)   --->   "%icmp_ln607 = icmp eq i5 %v346_0, -16" [kernel.cpp:607]   --->   Operation 468 'icmp' 'icmp_ln607' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 469 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 469 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 470 [1/1] (1.78ns)   --->   "%v346 = add i5 %v346_0, 1" [kernel.cpp:607]   --->   Operation 470 'add' 'v346' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 471 [1/1] (0.00ns)   --->   "br i1 %icmp_ln607, label %.preheader197.preheader, label %.preheader199.preheader" [kernel.cpp:607]   --->   Operation 471 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v346_0, i3 0)" [kernel.cpp:610]   --->   Operation 472 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln607)> <Delay = 0.00>
ST_23 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln610 = zext i8 %tmp_28 to i9" [kernel.cpp:610]   --->   Operation 473 'zext' 'zext_ln610' <Predicate = (!icmp_ln607)> <Delay = 0.00>
ST_23 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_29 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v346_0, i1 false)" [kernel.cpp:610]   --->   Operation 474 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln607)> <Delay = 0.00>
ST_23 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln610_1 = zext i6 %tmp_29 to i9" [kernel.cpp:610]   --->   Operation 475 'zext' 'zext_ln610_1' <Predicate = (!icmp_ln607)> <Delay = 0.00>
ST_23 : Operation 476 [1/1] (1.91ns)   --->   "%sub_ln610 = sub i9 %zext_ln610, %zext_ln610_1" [kernel.cpp:610]   --->   Operation 476 'sub' 'sub_ln610' <Predicate = (!icmp_ln607)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln610 = sext i9 %sub_ln610 to i10" [kernel.cpp:610]   --->   Operation 477 'sext' 'sext_ln610' <Predicate = (!icmp_ln607)> <Delay = 0.00>
ST_23 : Operation 478 [1/1] (1.76ns)   --->   "br label %.preheader199" [kernel.cpp:608]   --->   Operation 478 'br' <Predicate = (!icmp_ln607)> <Delay = 1.76>
ST_23 : Operation 479 [1/1] (1.76ns)   --->   "br label %.preheader197" [kernel.cpp:615]   --->   Operation 479 'br' <Predicate = (icmp_ln607)> <Delay = 1.76>

State 24 <SV = 21> <Delay = 3.76>
ST_24 : Operation 480 [1/1] (0.00ns)   --->   "%v347_0 = phi i3 [ 0, %.preheader199.preheader ], [ %v347, %.preheader199.loopexit ]"   --->   Operation 480 'phi' 'v347_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 481 [1/1] (1.13ns)   --->   "%icmp_ln608 = icmp eq i3 %v347_0, -2" [kernel.cpp:608]   --->   Operation 481 'icmp' 'icmp_ln608' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 482 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 482 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 483 [1/1] (1.65ns)   --->   "%v347 = add i3 %v347_0, 1" [kernel.cpp:608]   --->   Operation 483 'add' 'v347' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 484 [1/1] (0.00ns)   --->   "br i1 %icmp_ln608, label %.loopexit.loopexit, label %.preheader198.preheader" [kernel.cpp:608]   --->   Operation 484 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln610_2 = zext i3 %v347_0 to i10" [kernel.cpp:610]   --->   Operation 485 'zext' 'zext_ln610_2' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_24 : Operation 486 [1/1] (1.82ns)   --->   "%add_ln610 = add i10 %zext_ln610_2, %sext_ln610" [kernel.cpp:610]   --->   Operation 486 'add' 'add_ln610' <Predicate = (!icmp_ln608)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln610 = trunc i10 %add_ln610 to i8" [kernel.cpp:610]   --->   Operation 487 'trunc' 'trunc_ln610' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_24 : Operation 488 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln610, i7 0)" [kernel.cpp:610]   --->   Operation 488 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_24 : Operation 489 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln610, i5 0)" [kernel.cpp:610]   --->   Operation 489 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_24 : Operation 490 [1/1] (1.94ns)   --->   "%sub_ln610_1 = sub i15 %p_shl8_cast, %p_shl9_cast" [kernel.cpp:610]   --->   Operation 490 'sub' 'sub_ln610_1' <Predicate = (!icmp_ln608)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 491 [1/1] (1.76ns)   --->   "br label %.preheader198" [kernel.cpp:609]   --->   Operation 491 'br' <Predicate = (!icmp_ln608)> <Delay = 1.76>
ST_24 : Operation 492 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 492 'br' <Predicate = (icmp_ln608)> <Delay = 0.00>

State 25 <SV = 22> <Delay = 5.19>
ST_25 : Operation 493 [1/1] (0.00ns)   --->   "%v348_0 = phi i7 [ %v348, %7 ], [ 0, %.preheader198.preheader ]"   --->   Operation 493 'phi' 'v348_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 494 [1/1] (1.48ns)   --->   "%icmp_ln609 = icmp eq i7 %v348_0, -32" [kernel.cpp:609]   --->   Operation 494 'icmp' 'icmp_ln609' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 495 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind"   --->   Operation 495 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 496 [1/1] (1.87ns)   --->   "%v348 = add i7 %v348_0, 1" [kernel.cpp:609]   --->   Operation 496 'add' 'v348' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 497 [1/1] (0.00ns)   --->   "br i1 %icmp_ln609, label %.preheader199.loopexit, label %7" [kernel.cpp:609]   --->   Operation 497 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln610_3 = zext i7 %v348_0 to i15" [kernel.cpp:610]   --->   Operation 498 'zext' 'zext_ln610_3' <Predicate = (!icmp_ln609)> <Delay = 0.00>
ST_25 : Operation 499 [1/1] (1.94ns)   --->   "%add_ln610_1 = add i15 %sub_ln610_1, %zext_ln610_3" [kernel.cpp:610]   --->   Operation 499 'add' 'add_ln610_1' <Predicate = (!icmp_ln609)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln610_4 = zext i15 %add_ln610_1 to i64" [kernel.cpp:610]   --->   Operation 500 'zext' 'zext_ln610_4' <Predicate = (!icmp_ln609)> <Delay = 0.00>
ST_25 : Operation 501 [1/1] (0.00ns)   --->   "%updated_k_cache_addr = getelementptr [9216 x float]* %updated_k_cache, i64 0, i64 %zext_ln610_4" [kernel.cpp:610]   --->   Operation 501 'getelementptr' 'updated_k_cache_addr' <Predicate = (!icmp_ln609)> <Delay = 0.00>
ST_25 : Operation 502 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %updated_k_cache_addr, align 4" [kernel.cpp:610]   --->   Operation 502 'store' <Predicate = (!icmp_ln609)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_25 : Operation 503 [1/1] (0.00ns)   --->   "br label %.preheader198" [kernel.cpp:609]   --->   Operation 503 'br' <Predicate = (!icmp_ln609)> <Delay = 0.00>
ST_25 : Operation 504 [1/1] (0.00ns)   --->   "br label %.preheader199"   --->   Operation 504 'br' <Predicate = (icmp_ln609)> <Delay = 0.00>

State 26 <SV = 21> <Delay = 1.91>
ST_26 : Operation 505 [1/1] (0.00ns)   --->   "%v350_0 = phi i5 [ %v350, %.preheader197.loopexit ], [ 0, %.preheader197.preheader ]"   --->   Operation 505 'phi' 'v350_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 506 [1/1] (1.36ns)   --->   "%icmp_ln615 = icmp eq i5 %v350_0, -16" [kernel.cpp:615]   --->   Operation 506 'icmp' 'icmp_ln615' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 507 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 507 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 508 [1/1] (1.78ns)   --->   "%v350 = add i5 %v350_0, 1" [kernel.cpp:615]   --->   Operation 508 'add' 'v350' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 509 [1/1] (0.00ns)   --->   "br i1 %icmp_ln615, label %9, label %.preheader196.preheader" [kernel.cpp:615]   --->   Operation 509 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v350_0, i3 0)" [kernel.cpp:618]   --->   Operation 510 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_26 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln618 = zext i8 %tmp_30 to i9" [kernel.cpp:618]   --->   Operation 511 'zext' 'zext_ln618' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_26 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_31 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v350_0, i1 false)" [kernel.cpp:618]   --->   Operation 512 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_26 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln618_1 = zext i6 %tmp_31 to i9" [kernel.cpp:618]   --->   Operation 513 'zext' 'zext_ln618_1' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_26 : Operation 514 [1/1] (1.91ns)   --->   "%sub_ln618 = sub i9 %zext_ln618, %zext_ln618_1" [kernel.cpp:618]   --->   Operation 514 'sub' 'sub_ln618' <Predicate = (!icmp_ln615)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln618 = sext i9 %sub_ln618 to i10" [kernel.cpp:618]   --->   Operation 515 'sext' 'sext_ln618' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_26 : Operation 516 [1/1] (1.76ns)   --->   "br label %.preheader196" [kernel.cpp:616]   --->   Operation 516 'br' <Predicate = (!icmp_ln615)> <Delay = 1.76>
ST_26 : Operation 517 [2/2] (1.76ns)   --->   "call fastcc void @cache_update([7680 x float]* %v276, [1536 x float]* %k_embed_0, [9216 x float]* %updated_k_cache)" [kernel.cpp:622]   --->   Operation 517 'call' <Predicate = (icmp_ln615)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 22> <Delay = 3.76>
ST_27 : Operation 518 [1/1] (0.00ns)   --->   "%v351_0 = phi i3 [ 0, %.preheader196.preheader ], [ %v351, %.preheader196.loopexit ]"   --->   Operation 518 'phi' 'v351_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 519 [1/1] (1.13ns)   --->   "%icmp_ln616 = icmp eq i3 %v351_0, -2" [kernel.cpp:616]   --->   Operation 519 'icmp' 'icmp_ln616' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 520 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 520 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 521 [1/1] (1.65ns)   --->   "%v351 = add i3 %v351_0, 1" [kernel.cpp:616]   --->   Operation 521 'add' 'v351' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 522 [1/1] (0.00ns)   --->   "br i1 %icmp_ln616, label %.preheader197.loopexit, label %.preheader195.preheader" [kernel.cpp:616]   --->   Operation 522 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln618_2 = zext i3 %v351_0 to i10" [kernel.cpp:618]   --->   Operation 523 'zext' 'zext_ln618_2' <Predicate = (!icmp_ln616)> <Delay = 0.00>
ST_27 : Operation 524 [1/1] (1.82ns)   --->   "%add_ln618 = add i10 %zext_ln618_2, %sext_ln618" [kernel.cpp:618]   --->   Operation 524 'add' 'add_ln618' <Predicate = (!icmp_ln616)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln618 = trunc i10 %add_ln618 to i8" [kernel.cpp:618]   --->   Operation 525 'trunc' 'trunc_ln618' <Predicate = (!icmp_ln616)> <Delay = 0.00>
ST_27 : Operation 526 [1/1] (0.00ns)   --->   "%p_shl_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln618, i7 0)" [kernel.cpp:618]   --->   Operation 526 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln616)> <Delay = 0.00>
ST_27 : Operation 527 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln618, i5 0)" [kernel.cpp:618]   --->   Operation 527 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln616)> <Delay = 0.00>
ST_27 : Operation 528 [1/1] (1.94ns)   --->   "%sub_ln618_1 = sub i15 %p_shl_cast, %p_shl2_cast" [kernel.cpp:618]   --->   Operation 528 'sub' 'sub_ln618_1' <Predicate = (!icmp_ln616)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 529 [1/1] (1.76ns)   --->   "br label %.preheader195" [kernel.cpp:617]   --->   Operation 529 'br' <Predicate = (!icmp_ln616)> <Delay = 1.76>
ST_27 : Operation 530 [1/1] (0.00ns)   --->   "br label %.preheader197"   --->   Operation 530 'br' <Predicate = (icmp_ln616)> <Delay = 0.00>

State 28 <SV = 23> <Delay = 5.19>
ST_28 : Operation 531 [1/1] (0.00ns)   --->   "%v352_0 = phi i7 [ %v352, %8 ], [ 0, %.preheader195.preheader ]"   --->   Operation 531 'phi' 'v352_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 532 [1/1] (1.48ns)   --->   "%icmp_ln617 = icmp eq i7 %v352_0, -32" [kernel.cpp:617]   --->   Operation 532 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 533 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind"   --->   Operation 533 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 534 [1/1] (1.87ns)   --->   "%v352 = add i7 %v352_0, 1" [kernel.cpp:617]   --->   Operation 534 'add' 'v352' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 535 [1/1] (0.00ns)   --->   "br i1 %icmp_ln617, label %.preheader196.loopexit, label %8" [kernel.cpp:617]   --->   Operation 535 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln618_3 = zext i7 %v352_0 to i15" [kernel.cpp:618]   --->   Operation 536 'zext' 'zext_ln618_3' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_28 : Operation 537 [1/1] (1.94ns)   --->   "%add_ln618_1 = add i15 %sub_ln618_1, %zext_ln618_3" [kernel.cpp:618]   --->   Operation 537 'add' 'add_ln618_1' <Predicate = (!icmp_ln617)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln618_4 = zext i15 %add_ln618_1 to i64" [kernel.cpp:618]   --->   Operation 538 'zext' 'zext_ln618_4' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_28 : Operation 539 [1/1] (0.00ns)   --->   "%updated_v_cache_addr = getelementptr [9216 x float]* %updated_v_cache, i64 0, i64 %zext_ln618_4" [kernel.cpp:618]   --->   Operation 539 'getelementptr' 'updated_v_cache_addr' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_28 : Operation 540 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %updated_v_cache_addr, align 4" [kernel.cpp:618]   --->   Operation 540 'store' <Predicate = (!icmp_ln617)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_28 : Operation 541 [1/1] (0.00ns)   --->   "br label %.preheader195" [kernel.cpp:617]   --->   Operation 541 'br' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_28 : Operation 542 [1/1] (0.00ns)   --->   "br label %.preheader196"   --->   Operation 542 'br' <Predicate = (icmp_ln617)> <Delay = 0.00>

State 29 <SV = 22> <Delay = 0.00>
ST_29 : Operation 543 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([7680 x float]* %v276, [1536 x float]* %k_embed_0, [9216 x float]* %updated_k_cache)" [kernel.cpp:622]   --->   Operation 543 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 23> <Delay = 1.76>
ST_30 : Operation 544 [2/2] (1.76ns)   --->   "call fastcc void @cache_update([7680 x float]* %v277, [1536 x float]* @v_proj_0, [9216 x float]* %updated_v_cache)" [kernel.cpp:623]   --->   Operation 544 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 545 [2/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([9216 x float]* %updated_k_cache, [9216 x float]* @k_proj_transposed)" [kernel.cpp:632]   --->   Operation 545 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 24> <Delay = 1.76>
ST_31 : Operation 546 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([7680 x float]* %v277, [1536 x float]* @v_proj_0, [9216 x float]* %updated_v_cache)" [kernel.cpp:623]   --->   Operation 546 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 547 [1/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([9216 x float]* %updated_k_cache, [9216 x float]* @k_proj_transposed)" [kernel.cpp:632]   --->   Operation 547 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 548 [1/1] (1.76ns)   --->   "br label %.preheader192.1" [kernel.cpp:634]   --->   Operation 548 'br' <Predicate = true> <Delay = 1.76>

State 32 <SV = 25> <Delay = 1.91>
ST_32 : Operation 549 [1/1] (0.00ns)   --->   "%v358_0 = phi i5 [ 0, %9 ], [ %v358, %.preheader192.1.loopexit ]"   --->   Operation 549 'phi' 'v358_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 550 [1/1] (1.36ns)   --->   "%icmp_ln634 = icmp eq i5 %v358_0, -16" [kernel.cpp:634]   --->   Operation 550 'icmp' 'icmp_ln634' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 551 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 551 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 552 [1/1] (1.78ns)   --->   "%v358 = add i5 %v358_0, 1" [kernel.cpp:634]   --->   Operation 552 'add' 'v358' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 553 [1/1] (0.00ns)   --->   "br i1 %icmp_ln634, label %11, label %.preheader192.preheader" [kernel.cpp:634]   --->   Operation 553 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v358_0, i3 0)" [kernel.cpp:637]   --->   Operation 554 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln634)> <Delay = 0.00>
ST_32 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_33 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v358_0, i1 false)" [kernel.cpp:637]   --->   Operation 555 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln634)> <Delay = 0.00>
ST_32 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln637 = zext i6 %tmp_33 to i8" [kernel.cpp:637]   --->   Operation 556 'zext' 'zext_ln637' <Predicate = (!icmp_ln634)> <Delay = 0.00>
ST_32 : Operation 557 [1/1] (1.91ns)   --->   "%sub_ln637 = sub i8 %tmp_32, %zext_ln637" [kernel.cpp:637]   --->   Operation 557 'sub' 'sub_ln637' <Predicate = (!icmp_ln634)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 558 [1/1] (1.76ns)   --->   "br label %.preheader191.0" [kernel.cpp:636]   --->   Operation 558 'br' <Predicate = (!icmp_ln634)> <Delay = 1.76>
ST_32 : Operation 559 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([1536 x float]* %q_embed_0, [96 x float]* %attn_weights_0)" [kernel.cpp:641]   --->   Operation 559 'call' <Predicate = (icmp_ln634)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 26> <Delay = 5.16>
ST_33 : Operation 560 [1/1] (0.00ns)   --->   "%v360_0_0 = phi i3 [ %add_ln636, %10 ], [ 0, %.preheader192.preheader ]" [kernel.cpp:636]   --->   Operation 560 'phi' 'v360_0_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 561 [1/1] (1.13ns)   --->   "%icmp_ln636 = icmp eq i3 %v360_0_0, -2" [kernel.cpp:636]   --->   Operation 561 'icmp' 'icmp_ln636' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 562 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 562 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 563 [1/1] (1.65ns)   --->   "%add_ln636 = add i3 %v360_0_0, 1" [kernel.cpp:636]   --->   Operation 563 'add' 'add_ln636' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 564 [1/1] (0.00ns)   --->   "br i1 %icmp_ln636, label %.preheader192.1.loopexit, label %10" [kernel.cpp:636]   --->   Operation 564 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln637_1 = zext i3 %v360_0_0 to i8" [kernel.cpp:637]   --->   Operation 565 'zext' 'zext_ln637_1' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_33 : Operation 566 [1/1] (1.91ns)   --->   "%add_ln637 = add i8 %sub_ln637, %zext_ln637_1" [kernel.cpp:637]   --->   Operation 566 'add' 'add_ln637' <Predicate = (!icmp_ln636)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln637 = sext i8 %add_ln637 to i64" [kernel.cpp:637]   --->   Operation 567 'sext' 'sext_ln637' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_33 : Operation 568 [1/1] (0.00ns)   --->   "%attn_weights_0_addr = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln637" [kernel.cpp:637]   --->   Operation 568 'getelementptr' 'attn_weights_0_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_33 : Operation 569 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %attn_weights_0_addr, align 4" [kernel.cpp:637]   --->   Operation 569 'store' <Predicate = (!icmp_ln636)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_33 : Operation 570 [1/1] (0.00ns)   --->   "br label %.preheader191.0" [kernel.cpp:636]   --->   Operation 570 'br' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_33 : Operation 571 [1/1] (0.00ns)   --->   "br label %.preheader192.1"   --->   Operation 571 'br' <Predicate = (icmp_ln636)> <Delay = 0.00>

State 34 <SV = 26> <Delay = 1.76>
ST_34 : Operation 572 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([1536 x float]* %q_embed_0, [96 x float]* %attn_weights_0)" [kernel.cpp:641]   --->   Operation 572 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 573 [1/1] (1.76ns)   --->   "br label %12" [kernel.cpp:644]   --->   Operation 573 'br' <Predicate = true> <Delay = 1.76>

State 35 <SV = 27> <Delay = 1.91>
ST_35 : Operation 574 [1/1] (0.00ns)   --->   "%i12_0 = phi i5 [ 0, %11 ], [ %i12, %l_S_j_2_j10_end ]"   --->   Operation 574 'phi' 'i12_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 575 [1/1] (1.36ns)   --->   "%icmp_ln644 = icmp eq i5 %i12_0, -16" [kernel.cpp:644]   --->   Operation 575 'icmp' 'icmp_ln644' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 576 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 576 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 577 [1/1] (1.78ns)   --->   "%i12 = add i5 %i12_0, 1" [kernel.cpp:644]   --->   Operation 577 'add' 'i12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 578 [1/1] (0.00ns)   --->   "br i1 %icmp_ln644, label %.preheader189.preheader.0.preheader, label %l_S_j_2_j10_begin" [kernel.cpp:644]   --->   Operation 578 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 579 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str52) nounwind" [kernel.cpp:644]   --->   Operation 579 'specloopname' <Predicate = (!icmp_ln644)> <Delay = 0.00>
ST_35 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i12_0, i3 0)" [kernel.cpp:647]   --->   Operation 580 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln644)> <Delay = 0.00>
ST_35 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_35 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i12_0, i1 false)" [kernel.cpp:647]   --->   Operation 581 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln644)> <Delay = 0.00>
ST_35 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i6 %tmp_35 to i8" [kernel.cpp:647]   --->   Operation 582 'zext' 'zext_ln647' <Predicate = (!icmp_ln644)> <Delay = 0.00>
ST_35 : Operation 583 [1/1] (1.91ns)   --->   "%sub_ln647 = sub i8 %tmp_34, %zext_ln647" [kernel.cpp:647]   --->   Operation 583 'sub' 'sub_ln647' <Predicate = (!icmp_ln644)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str53) nounwind" [kernel.cpp:645]   --->   Operation 584 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln644)> <Delay = 0.00>
ST_35 : Operation 585 [1/1] (1.76ns)   --->   "br label %13" [kernel.cpp:646]   --->   Operation 585 'br' <Predicate = (!icmp_ln644)> <Delay = 1.76>
ST_35 : Operation 586 [1/1] (1.76ns)   --->   "br label %.preheader189.preheader.0" [kernel.cpp:661]   --->   Operation 586 'br' <Predicate = (icmp_ln644)> <Delay = 1.76>

State 36 <SV = 28> <Delay = 5.16>
ST_36 : Operation 587 [1/1] (0.00ns)   --->   "%k10_0_0 = phi i3 [ 0, %l_S_j_2_j10_begin ], [ %add_ln646, %14 ]" [kernel.cpp:646]   --->   Operation 587 'phi' 'k10_0_0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 588 [1/1] (1.13ns)   --->   "%icmp_ln646 = icmp eq i3 %k10_0_0, -2" [kernel.cpp:646]   --->   Operation 588 'icmp' 'icmp_ln646' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 589 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 589 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 590 [1/1] (1.65ns)   --->   "%add_ln646 = add i3 %k10_0_0, 1" [kernel.cpp:646]   --->   Operation 590 'add' 'add_ln646' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 591 [1/1] (0.00ns)   --->   "br i1 %icmp_ln646, label %l_S_j_2_j10_end, label %14" [kernel.cpp:646]   --->   Operation 591 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln647_1 = zext i3 %k10_0_0 to i8" [kernel.cpp:647]   --->   Operation 592 'zext' 'zext_ln647_1' <Predicate = (!icmp_ln646)> <Delay = 0.00>
ST_36 : Operation 593 [1/1] (1.91ns)   --->   "%add_ln647 = add i8 %sub_ln647, %zext_ln647_1" [kernel.cpp:647]   --->   Operation 593 'add' 'add_ln647' <Predicate = (!icmp_ln646)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln647 = sext i8 %add_ln647 to i64" [kernel.cpp:647]   --->   Operation 594 'sext' 'sext_ln647' <Predicate = (!icmp_ln646)> <Delay = 0.00>
ST_36 : Operation 595 [1/1] (0.00ns)   --->   "%attn_weights_0_addr_2 = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln647" [kernel.cpp:647]   --->   Operation 595 'getelementptr' 'attn_weights_0_addr_2' <Predicate = (!icmp_ln646)> <Delay = 0.00>
ST_36 : Operation 596 [2/2] (3.25ns)   --->   "%attn_weights_0_load_1 = load float* %attn_weights_0_addr_2, align 4" [kernel.cpp:647]   --->   Operation 596 'load' 'attn_weights_0_load_1' <Predicate = (!icmp_ln646)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_36 : Operation 597 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str53, i32 %tmp_2) nounwind" [kernel.cpp:652]   --->   Operation 597 'specregionend' 'empty_84' <Predicate = (icmp_ln646)> <Delay = 0.00>
ST_36 : Operation 598 [1/1] (0.00ns)   --->   "br label %12" [kernel.cpp:644]   --->   Operation 598 'br' <Predicate = (icmp_ln646)> <Delay = 0.00>

State 37 <SV = 29> <Delay = 3.25>
ST_37 : Operation 599 [1/2] (3.25ns)   --->   "%attn_weights_0_load_1 = load float* %attn_weights_0_addr_2, align 4" [kernel.cpp:647]   --->   Operation 599 'load' 'attn_weights_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 38 <SV = 30> <Delay = 6.07>
ST_38 : Operation 600 [16/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 600 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 31> <Delay = 6.07>
ST_39 : Operation 601 [15/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 601 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 32> <Delay = 6.07>
ST_40 : Operation 602 [14/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 602 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 33> <Delay = 6.07>
ST_41 : Operation 603 [13/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 603 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 34> <Delay = 6.07>
ST_42 : Operation 604 [12/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 604 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 35> <Delay = 6.07>
ST_43 : Operation 605 [11/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 605 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 36> <Delay = 6.07>
ST_44 : Operation 606 [10/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 606 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 37> <Delay = 6.07>
ST_45 : Operation 607 [9/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 607 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 38> <Delay = 6.07>
ST_46 : Operation 608 [8/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 608 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 39> <Delay = 6.07>
ST_47 : Operation 609 [7/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 609 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 40> <Delay = 6.07>
ST_48 : Operation 610 [6/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 610 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 41> <Delay = 6.07>
ST_49 : Operation 611 [5/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 611 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 42> <Delay = 6.07>
ST_50 : Operation 612 [4/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 612 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 43> <Delay = 6.07>
ST_51 : Operation 613 [3/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 613 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 44> <Delay = 6.07>
ST_52 : Operation 614 [2/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 614 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 45> <Delay = 6.07>
ST_53 : Operation 615 [1/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:649]   --->   Operation 615 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 46> <Delay = 3.25>
ST_54 : Operation 616 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str54) nounwind" [kernel.cpp:646]   --->   Operation 616 'specloopname' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 617 [1/1] (3.25ns)   --->   "store float %v, float* %attn_weights_0_addr_2, align 4" [kernel.cpp:650]   --->   Operation 617 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_54 : Operation 618 [1/1] (0.00ns)   --->   "br label %13" [kernel.cpp:646]   --->   Operation 618 'br' <Predicate = true> <Delay = 0.00>

State 55 <SV = 28> <Delay = 5.16>
ST_55 : Operation 619 [1/1] (0.00ns)   --->   "%h6_0 = phi i5 [ %h6, %15 ], [ 0, %.preheader189.preheader.0.preheader ]"   --->   Operation 619 'phi' 'h6_0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 620 [1/1] (1.36ns)   --->   "%icmp_ln661 = icmp eq i5 %h6_0, -16" [kernel.cpp:661]   --->   Operation 620 'icmp' 'icmp_ln661' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 621 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 621 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 622 [1/1] (1.78ns)   --->   "%h6 = add i5 %h6_0, 1" [kernel.cpp:661]   --->   Operation 622 'add' 'h6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 623 [1/1] (0.00ns)   --->   "br i1 %icmp_ln661, label %.preheader188.preheader, label %15" [kernel.cpp:661]   --->   Operation 623 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %h6_0, i3 0)" [kernel.cpp:665]   --->   Operation 624 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_55 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_37 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h6_0, i1 false)" [kernel.cpp:665]   --->   Operation 625 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_55 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln665 = zext i6 %tmp_37 to i8" [kernel.cpp:665]   --->   Operation 626 'zext' 'zext_ln665' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_55 : Operation 627 [1/1] (1.91ns)   --->   "%sub_ln665 = sub i8 %tmp_36, %zext_ln665" [kernel.cpp:665]   --->   Operation 627 'sub' 'sub_ln665' <Predicate = (!icmp_ln661)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln665 = sext i8 %sub_ln665 to i64" [kernel.cpp:665]   --->   Operation 628 'sext' 'sext_ln665' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_55 : Operation 629 [1/1] (0.00ns)   --->   "%attn_weights_0_addr_1 = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln665" [kernel.cpp:665]   --->   Operation 629 'getelementptr' 'attn_weights_0_addr_1' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_55 : Operation 630 [2/2] (3.25ns)   --->   "%attn_weights_0_load = load float* %attn_weights_0_addr_1, align 8" [kernel.cpp:665]   --->   Operation 630 'load' 'attn_weights_0_load' <Predicate = (!icmp_ln661)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_55 : Operation 631 [1/1] (1.76ns)   --->   "br label %.preheader188" [kernel.cpp:672]   --->   Operation 631 'br' <Predicate = (icmp_ln661)> <Delay = 1.76>

State 56 <SV = 29> <Delay = 3.25>
ST_56 : Operation 632 [1/2] (3.25ns)   --->   "%attn_weights_0_load = load float* %attn_weights_0_addr_1, align 8" [kernel.cpp:665]   --->   Operation 632 'load' 'attn_weights_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 57 <SV = 30> <Delay = 7.25>
ST_57 : Operation 633 [5/5] (7.25ns)   --->   "%v2 = fadd float %attn_weights_0_load, 0.000000e+00" [kernel.cpp:666]   --->   Operation 633 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 31> <Delay = 7.25>
ST_58 : Operation 634 [4/5] (7.25ns)   --->   "%v2 = fadd float %attn_weights_0_load, 0.000000e+00" [kernel.cpp:666]   --->   Operation 634 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 32> <Delay = 7.25>
ST_59 : Operation 635 [3/5] (7.25ns)   --->   "%v2 = fadd float %attn_weights_0_load, 0.000000e+00" [kernel.cpp:666]   --->   Operation 635 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 33> <Delay = 7.25>
ST_60 : Operation 636 [2/5] (7.25ns)   --->   "%v2 = fadd float %attn_weights_0_load, 0.000000e+00" [kernel.cpp:666]   --->   Operation 636 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 34> <Delay = 7.25>
ST_61 : Operation 637 [1/5] (7.25ns)   --->   "%v2 = fadd float %attn_weights_0_load, 0.000000e+00" [kernel.cpp:666]   --->   Operation 637 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 35> <Delay = 3.25>
ST_62 : Operation 638 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str55) nounwind" [kernel.cpp:661]   --->   Operation 638 'specloopname' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 639 [1/1] (3.25ns)   --->   "store float %v2, float* %attn_weights_0_addr_1, align 8" [kernel.cpp:667]   --->   Operation 639 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_62 : Operation 640 [1/1] (0.00ns)   --->   "br label %.preheader189.preheader.0" [kernel.cpp:661]   --->   Operation 640 'br' <Predicate = true> <Delay = 0.00>

State 63 <SV = 29> <Delay = 1.91>
ST_63 : Operation 641 [1/1] (0.00ns)   --->   "%v378_0 = phi i5 [ %v378, %.preheader188.loopexit ], [ 0, %.preheader188.preheader ]"   --->   Operation 641 'phi' 'v378_0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 642 [1/1] (1.36ns)   --->   "%icmp_ln672 = icmp eq i5 %v378_0, -16" [kernel.cpp:672]   --->   Operation 642 'icmp' 'icmp_ln672' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 643 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 643 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 644 [1/1] (1.78ns)   --->   "%v378 = add i5 %v378_0, 1" [kernel.cpp:672]   --->   Operation 644 'add' 'v378' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 645 [1/1] (0.00ns)   --->   "br i1 %icmp_ln672, label %17, label %.preheader187.preheader" [kernel.cpp:672]   --->   Operation 645 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v378_0, i3 0)" [kernel.cpp:675]   --->   Operation 646 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln672)> <Delay = 0.00>
ST_63 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_43 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v378_0, i1 false)" [kernel.cpp:675]   --->   Operation 647 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln672)> <Delay = 0.00>
ST_63 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln675 = zext i6 %tmp_43 to i8" [kernel.cpp:675]   --->   Operation 648 'zext' 'zext_ln675' <Predicate = (!icmp_ln672)> <Delay = 0.00>
ST_63 : Operation 649 [1/1] (1.91ns)   --->   "%sub_ln675 = sub i8 %tmp_40, %zext_ln675" [kernel.cpp:675]   --->   Operation 649 'sub' 'sub_ln675' <Predicate = (!icmp_ln672)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 650 [1/1] (1.76ns)   --->   "br label %.preheader186.0" [kernel.cpp:674]   --->   Operation 650 'br' <Predicate = (!icmp_ln672)> <Delay = 1.76>
ST_63 : Operation 651 [2/2] (0.00ns)   --->   "call fastcc void @softmax([96 x float]* %attn_weights_0, [96 x float]* %softmax_attn_weights)" [kernel.cpp:679]   --->   Operation 651 'call' <Predicate = (icmp_ln672)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 30> <Delay = 5.16>
ST_64 : Operation 652 [1/1] (0.00ns)   --->   "%v380_0_0 = phi i3 [ %add_ln674, %16 ], [ 0, %.preheader187.preheader ]" [kernel.cpp:674]   --->   Operation 652 'phi' 'v380_0_0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 653 [1/1] (1.13ns)   --->   "%icmp_ln674 = icmp eq i3 %v380_0_0, -2" [kernel.cpp:674]   --->   Operation 653 'icmp' 'icmp_ln674' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 654 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 654 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 655 [1/1] (1.65ns)   --->   "%add_ln674 = add i3 %v380_0_0, 1" [kernel.cpp:674]   --->   Operation 655 'add' 'add_ln674' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 656 [1/1] (0.00ns)   --->   "br i1 %icmp_ln674, label %.preheader188.loopexit, label %16" [kernel.cpp:674]   --->   Operation 656 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln675_1 = zext i3 %v380_0_0 to i8" [kernel.cpp:675]   --->   Operation 657 'zext' 'zext_ln675_1' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_64 : Operation 658 [1/1] (1.91ns)   --->   "%add_ln675 = add i8 %sub_ln675, %zext_ln675_1" [kernel.cpp:675]   --->   Operation 658 'add' 'add_ln675' <Predicate = (!icmp_ln674)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln675 = sext i8 %add_ln675 to i64" [kernel.cpp:675]   --->   Operation 659 'sext' 'sext_ln675' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_64 : Operation 660 [1/1] (0.00ns)   --->   "%softmax_attn_weights_1 = getelementptr [96 x float]* %softmax_attn_weights, i64 0, i64 %sext_ln675" [kernel.cpp:675]   --->   Operation 660 'getelementptr' 'softmax_attn_weights_1' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_64 : Operation 661 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %softmax_attn_weights_1, align 4" [kernel.cpp:675]   --->   Operation 661 'store' <Predicate = (!icmp_ln674)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_64 : Operation 662 [1/1] (0.00ns)   --->   "br label %.preheader186.0" [kernel.cpp:674]   --->   Operation 662 'br' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_64 : Operation 663 [1/1] (0.00ns)   --->   "br label %.preheader188"   --->   Operation 663 'br' <Predicate = (icmp_ln674)> <Delay = 0.00>

State 65 <SV = 30> <Delay = 1.76>
ST_65 : Operation 664 [1/2] (0.00ns)   --->   "call fastcc void @softmax([96 x float]* %attn_weights_0, [96 x float]* %softmax_attn_weights)" [kernel.cpp:679]   --->   Operation 664 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 665 [1/1] (1.76ns)   --->   "br label %.preheader185.1" [kernel.cpp:681]   --->   Operation 665 'br' <Predicate = true> <Delay = 1.76>

State 66 <SV = 31> <Delay = 1.78>
ST_66 : Operation 666 [1/1] (0.00ns)   --->   "%v382_0 = phi i5 [ 0, %17 ], [ %v382, %.preheader185.1.loopexit ]"   --->   Operation 666 'phi' 'v382_0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 667 [1/1] (1.36ns)   --->   "%icmp_ln681 = icmp eq i5 %v382_0, -16" [kernel.cpp:681]   --->   Operation 667 'icmp' 'icmp_ln681' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 668 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 668 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 669 [1/1] (1.78ns)   --->   "%v382 = add i5 %v382_0, 1" [kernel.cpp:681]   --->   Operation 669 'add' 'v382' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 670 [1/1] (0.00ns)   --->   "br i1 %icmp_ln681, label %.preheader183.preheader.0, label %.preheader185.preheader" [kernel.cpp:681]   --->   Operation 670 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_44 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v382_0, i7 0)" [kernel.cpp:684]   --->   Operation 671 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln681)> <Delay = 0.00>
ST_66 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_45 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v382_0, i5 0)" [kernel.cpp:684]   --->   Operation 672 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln681)> <Delay = 0.00>
ST_66 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln684 = zext i10 %tmp_45 to i12" [kernel.cpp:684]   --->   Operation 673 'zext' 'zext_ln684' <Predicate = (!icmp_ln681)> <Delay = 0.00>
ST_66 : Operation 674 [1/1] (1.54ns)   --->   "%sub_ln684 = sub i12 %tmp_44, %zext_ln684" [kernel.cpp:684]   --->   Operation 674 'sub' 'sub_ln684' <Predicate = (!icmp_ln681)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 675 [1/1] (1.76ns)   --->   "br label %.preheader184.0" [kernel.cpp:683]   --->   Operation 675 'br' <Predicate = (!icmp_ln681)> <Delay = 1.76>
ST_66 : Operation 676 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float2([96 x float]* %softmax_attn_weights, [9216 x float]* %updated_v_cache, [1536 x float]* %attn_output_0)" [kernel.cpp:688]   --->   Operation 676 'call' <Predicate = (icmp_ln681)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 32> <Delay = 4.80>
ST_67 : Operation 677 [1/1] (0.00ns)   --->   "%v384_0_0 = phi i7 [ %add_ln683, %18 ], [ 0, %.preheader185.preheader ]" [kernel.cpp:683]   --->   Operation 677 'phi' 'v384_0_0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 678 [1/1] (1.48ns)   --->   "%icmp_ln683 = icmp eq i7 %v384_0_0, -32" [kernel.cpp:683]   --->   Operation 678 'icmp' 'icmp_ln683' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 679 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind"   --->   Operation 679 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 680 [1/1] (1.87ns)   --->   "%add_ln683 = add i7 %v384_0_0, 1" [kernel.cpp:683]   --->   Operation 680 'add' 'add_ln683' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 681 [1/1] (0.00ns)   --->   "br i1 %icmp_ln683, label %.preheader185.1.loopexit, label %18" [kernel.cpp:683]   --->   Operation 681 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln684_1 = zext i7 %v384_0_0 to i12" [kernel.cpp:684]   --->   Operation 682 'zext' 'zext_ln684_1' <Predicate = (!icmp_ln683)> <Delay = 0.00>
ST_67 : Operation 683 [1/1] (1.54ns)   --->   "%add_ln684 = add i12 %sub_ln684, %zext_ln684_1" [kernel.cpp:684]   --->   Operation 683 'add' 'add_ln684' <Predicate = (!icmp_ln683)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln684 = sext i12 %add_ln684 to i64" [kernel.cpp:684]   --->   Operation 684 'sext' 'sext_ln684' <Predicate = (!icmp_ln683)> <Delay = 0.00>
ST_67 : Operation 685 [1/1] (0.00ns)   --->   "%attn_output_0_addr = getelementptr [1536 x float]* %attn_output_0, i64 0, i64 %sext_ln684" [kernel.cpp:684]   --->   Operation 685 'getelementptr' 'attn_output_0_addr' <Predicate = (!icmp_ln683)> <Delay = 0.00>
ST_67 : Operation 686 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %attn_output_0_addr, align 4" [kernel.cpp:684]   --->   Operation 686 'store' <Predicate = (!icmp_ln683)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_67 : Operation 687 [1/1] (0.00ns)   --->   "br label %.preheader184.0" [kernel.cpp:683]   --->   Operation 687 'br' <Predicate = (!icmp_ln683)> <Delay = 0.00>
ST_67 : Operation 688 [1/1] (0.00ns)   --->   "br label %.preheader185.1"   --->   Operation 688 'br' <Predicate = (icmp_ln683)> <Delay = 0.00>

State 68 <SV = 32> <Delay = 1.76>
ST_68 : Operation 689 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float2([96 x float]* %softmax_attn_weights, [9216 x float]* %updated_v_cache, [1536 x float]* %attn_output_0)" [kernel.cpp:688]   --->   Operation 689 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 690 [1/1] (1.76ns)   --->   "br label %.preheader183.0" [kernel.cpp:691]   --->   Operation 690 'br' <Predicate = true> <Delay = 1.76>

State 69 <SV = 33> <Delay = 3.25>
ST_69 : Operation 691 [1/1] (0.00ns)   --->   "%v387_0_0 = phi i11 [ %add_ln691, %19 ], [ 0, %.preheader183.preheader.0 ]" [kernel.cpp:691]   --->   Operation 691 'phi' 'v387_0_0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 692 [1/1] (1.88ns)   --->   "%icmp_ln691 = icmp eq i11 %v387_0_0, -512" [kernel.cpp:691]   --->   Operation 692 'icmp' 'icmp_ln691' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 693 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"   --->   Operation 693 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 694 [1/1] (1.63ns)   --->   "%add_ln691 = add i11 %v387_0_0, 1" [kernel.cpp:691]   --->   Operation 694 'add' 'add_ln691' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 695 [1/1] (0.00ns)   --->   "br i1 %icmp_ln691, label %l_S_s_8_s4_begin, label %19" [kernel.cpp:691]   --->   Operation 695 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i11 %v387_0_0 to i64" [kernel.cpp:692]   --->   Operation 696 'zext' 'zext_ln692' <Predicate = (!icmp_ln691)> <Delay = 0.00>
ST_69 : Operation 697 [1/1] (0.00ns)   --->   "%attn_output_2D_addr = getelementptr [1536 x float]* %attn_output_2D, i64 0, i64 %zext_ln692" [kernel.cpp:692]   --->   Operation 697 'getelementptr' 'attn_output_2D_addr' <Predicate = (!icmp_ln691)> <Delay = 0.00>
ST_69 : Operation 698 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %attn_output_2D_addr, align 4" [kernel.cpp:692]   --->   Operation 698 'store' <Predicate = (!icmp_ln691)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_69 : Operation 699 [1/1] (0.00ns)   --->   "br label %.preheader183.0" [kernel.cpp:691]   --->   Operation 699 'br' <Predicate = (!icmp_ln691)> <Delay = 0.00>
ST_69 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str58) nounwind" [kernel.cpp:695]   --->   Operation 700 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln691)> <Delay = 0.00>
ST_69 : Operation 701 [1/1] (1.76ns)   --->   "br label %20" [kernel.cpp:696]   --->   Operation 701 'br' <Predicate = (icmp_ln691)> <Delay = 1.76>

State 70 <SV = 34> <Delay = 1.78>
ST_70 : Operation 702 [1/1] (0.00ns)   --->   "%h7_0_0 = phi i5 [ 0, %l_S_s_8_s4_begin ], [ %add_ln696, %l_S_h_8_h7_end ]" [kernel.cpp:696]   --->   Operation 702 'phi' 'h7_0_0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 703 [1/1] (1.36ns)   --->   "%icmp_ln696 = icmp eq i5 %h7_0_0, -16" [kernel.cpp:696]   --->   Operation 703 'icmp' 'icmp_ln696' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 704 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 704 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 705 [1/1] (1.78ns)   --->   "%add_ln696 = add i5 %h7_0_0, 1" [kernel.cpp:696]   --->   Operation 705 'add' 'add_ln696' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 706 [1/1] (0.00ns)   --->   "br i1 %icmp_ln696, label %l_S_s_8_s4_end, label %l_S_h_8_h7_begin" [kernel.cpp:696]   --->   Operation 706 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 707 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str59) nounwind" [kernel.cpp:696]   --->   Operation 707 'specloopname' <Predicate = (!icmp_ln696)> <Delay = 0.00>
ST_70 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str59) nounwind" [kernel.cpp:696]   --->   Operation 708 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln696)> <Delay = 0.00>
ST_70 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_46 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h7_0_0, i7 0)" [kernel.cpp:698]   --->   Operation 709 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln696)> <Delay = 0.00>
ST_70 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_47 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h7_0_0, i5 0)" [kernel.cpp:698]   --->   Operation 710 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln696)> <Delay = 0.00>
ST_70 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln698 = zext i10 %tmp_47 to i12" [kernel.cpp:698]   --->   Operation 711 'zext' 'zext_ln698' <Predicate = (!icmp_ln696)> <Delay = 0.00>
ST_70 : Operation 712 [1/1] (1.54ns)   --->   "%sub_ln698 = sub i12 %tmp_46, %zext_ln698" [kernel.cpp:698]   --->   Operation 712 'sub' 'sub_ln698' <Predicate = (!icmp_ln696)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln699 = trunc i5 %h7_0_0 to i4" [kernel.cpp:699]   --->   Operation 713 'trunc' 'trunc_ln699' <Predicate = (!icmp_ln696)> <Delay = 0.00>
ST_70 : Operation 714 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %trunc_ln699, i7 0)" [kernel.cpp:699]   --->   Operation 714 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln696)> <Delay = 0.00>
ST_70 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln699_1 = zext i11 %shl_ln to i12" [kernel.cpp:699]   --->   Operation 715 'zext' 'zext_ln699_1' <Predicate = (!icmp_ln696)> <Delay = 0.00>
ST_70 : Operation 716 [1/1] (0.00ns)   --->   "%shl_ln699_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln699, i5 0)" [kernel.cpp:699]   --->   Operation 716 'bitconcatenate' 'shl_ln699_1' <Predicate = (!icmp_ln696)> <Delay = 0.00>
ST_70 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln699_2 = zext i9 %shl_ln699_1 to i12" [kernel.cpp:699]   --->   Operation 717 'zext' 'zext_ln699_2' <Predicate = (!icmp_ln696)> <Delay = 0.00>
ST_70 : Operation 718 [1/1] (1.63ns)   --->   "%sub_ln699 = sub i12 %zext_ln699_1, %zext_ln699_2" [kernel.cpp:699]   --->   Operation 718 'sub' 'sub_ln699' <Predicate = (!icmp_ln696)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 719 [1/1] (1.76ns)   --->   "br label %21" [kernel.cpp:697]   --->   Operation 719 'br' <Predicate = (!icmp_ln696)> <Delay = 1.76>
ST_70 : Operation 720 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str58, i32 %tmp_3) nounwind" [kernel.cpp:702]   --->   Operation 720 'specregionend' 'empty_92' <Predicate = (icmp_ln696)> <Delay = 0.00>
ST_70 : Operation 721 [1/1] (1.76ns)   --->   "br label %.preheader180.0" [kernel.cpp:705]   --->   Operation 721 'br' <Predicate = (icmp_ln696)> <Delay = 1.76>

State 71 <SV = 35> <Delay = 4.80>
ST_71 : Operation 722 [1/1] (0.00ns)   --->   "%d4_0_0 = phi i7 [ 0, %l_S_h_8_h7_begin ], [ %add_ln697, %22 ]" [kernel.cpp:697]   --->   Operation 722 'phi' 'd4_0_0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln697 = zext i7 %d4_0_0 to i12" [kernel.cpp:697]   --->   Operation 723 'zext' 'zext_ln697' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 724 [1/1] (1.48ns)   --->   "%icmp_ln697 = icmp eq i7 %d4_0_0, -32" [kernel.cpp:697]   --->   Operation 724 'icmp' 'icmp_ln697' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 725 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind"   --->   Operation 725 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 726 [1/1] (1.87ns)   --->   "%add_ln697 = add i7 %d4_0_0, 1" [kernel.cpp:697]   --->   Operation 726 'add' 'add_ln697' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 727 [1/1] (0.00ns)   --->   "br i1 %icmp_ln697, label %l_S_h_8_h7_end, label %22" [kernel.cpp:697]   --->   Operation 727 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 728 [1/1] (1.54ns)   --->   "%add_ln698 = add i12 %sub_ln698, %zext_ln697" [kernel.cpp:698]   --->   Operation 728 'add' 'add_ln698' <Predicate = (!icmp_ln697)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln698 = sext i12 %add_ln698 to i64" [kernel.cpp:698]   --->   Operation 729 'sext' 'sext_ln698' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_71 : Operation 730 [1/1] (0.00ns)   --->   "%attn_output_0_addr_1 = getelementptr [1536 x float]* %attn_output_0, i64 0, i64 %sext_ln698" [kernel.cpp:698]   --->   Operation 730 'getelementptr' 'attn_output_0_addr_1' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_71 : Operation 731 [2/2] (3.25ns)   --->   "%attn_output_0_load = load float* %attn_output_0_addr_1, align 4" [kernel.cpp:698]   --->   Operation 731 'load' 'attn_output_0_load' <Predicate = (!icmp_ln697)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_71 : Operation 732 [1/1] (1.54ns)   --->   "%add_ln699 = add i12 %zext_ln697, %sub_ln699" [kernel.cpp:699]   --->   Operation 732 'add' 'add_ln699' <Predicate = (!icmp_ln697)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 733 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str59, i32 %tmp_4) nounwind" [kernel.cpp:701]   --->   Operation 733 'specregionend' 'empty_94' <Predicate = (icmp_ln697)> <Delay = 0.00>
ST_71 : Operation 734 [1/1] (0.00ns)   --->   "br label %20" [kernel.cpp:696]   --->   Operation 734 'br' <Predicate = (icmp_ln697)> <Delay = 0.00>

State 72 <SV = 36> <Delay = 6.50>
ST_72 : Operation 735 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str60) nounwind" [kernel.cpp:697]   --->   Operation 735 'specloopname' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 736 [1/2] (3.25ns)   --->   "%attn_output_0_load = load float* %attn_output_0_addr_1, align 4" [kernel.cpp:698]   --->   Operation 736 'load' 'attn_output_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_72 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln699 = sext i12 %add_ln699 to i32" [kernel.cpp:699]   --->   Operation 737 'sext' 'sext_ln699' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln699 = zext i32 %sext_ln699 to i64" [kernel.cpp:699]   --->   Operation 738 'zext' 'zext_ln699' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 739 [1/1] (0.00ns)   --->   "%attn_output_2D_addr_1 = getelementptr [1536 x float]* %attn_output_2D, i64 0, i64 %zext_ln699" [kernel.cpp:699]   --->   Operation 739 'getelementptr' 'attn_output_2D_addr_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 740 [1/1] (3.25ns)   --->   "store float %attn_output_0_load, float* %attn_output_2D_addr_1, align 4" [kernel.cpp:699]   --->   Operation 740 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_72 : Operation 741 [1/1] (0.00ns)   --->   "br label %21" [kernel.cpp:697]   --->   Operation 741 'br' <Predicate = true> <Delay = 0.00>

State 73 <SV = 35> <Delay = 3.25>
ST_73 : Operation 742 [1/1] (0.00ns)   --->   "%v394_0_0 = phi i11 [ %add_ln705, %23 ], [ 0, %l_S_s_8_s4_end ]" [kernel.cpp:705]   --->   Operation 742 'phi' 'v394_0_0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 743 [1/1] (1.88ns)   --->   "%icmp_ln705 = icmp eq i11 %v394_0_0, -512" [kernel.cpp:705]   --->   Operation 743 'icmp' 'icmp_ln705' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 744 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"   --->   Operation 744 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 745 [1/1] (1.63ns)   --->   "%add_ln705 = add i11 %v394_0_0, 1" [kernel.cpp:705]   --->   Operation 745 'add' 'add_ln705' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 746 [1/1] (0.00ns)   --->   "br i1 %icmp_ln705, label %.preheader177.preheader_ifconv, label %23" [kernel.cpp:705]   --->   Operation 746 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln706 = zext i11 %v394_0_0 to i64" [kernel.cpp:706]   --->   Operation 747 'zext' 'zext_ln706' <Predicate = (!icmp_ln705)> <Delay = 0.00>
ST_73 : Operation 748 [1/1] (0.00ns)   --->   "%rms_attn_output_0_a = getelementptr [1536 x float]* %rms_attn_output_0, i64 0, i64 %zext_ln706" [kernel.cpp:706]   --->   Operation 748 'getelementptr' 'rms_attn_output_0_a' <Predicate = (!icmp_ln705)> <Delay = 0.00>
ST_73 : Operation 749 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %rms_attn_output_0_a, align 4" [kernel.cpp:706]   --->   Operation 749 'store' <Predicate = (!icmp_ln705)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_73 : Operation 750 [1/1] (0.00ns)   --->   "br label %.preheader180.0" [kernel.cpp:705]   --->   Operation 750 'br' <Predicate = (!icmp_ln705)> <Delay = 0.00>
ST_73 : Operation 751 [2/2] (1.76ns)   --->   "call fastcc void @rms_norm([1536 x float]* %attn_output_2D, [1536 x float]* %v275, [1536 x float]* %rms_attn_output_0)" [kernel.cpp:710]   --->   Operation 751 'call' <Predicate = (icmp_ln705)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 36> <Delay = 0.00>
ST_74 : Operation 752 [1/2] (0.00ns)   --->   "call fastcc void @rms_norm([1536 x float]* %attn_output_2D, [1536 x float]* %v275, [1536 x float]* %rms_attn_output_0)" [kernel.cpp:710]   --->   Operation 752 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 37> <Delay = 1.76>
ST_75 : Operation 753 [2/2] (1.76ns)   --->   "%final_scales_0 = call fastcc float @quantize_activation([1536 x float]* %rms_attn_output_0, [1536 x i8]* @quantized_final_outp_8)" [kernel.cpp:723]   --->   Operation 753 'call' 'final_scales_0' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 38> <Delay = 4.43>
ST_76 : Operation 754 [1/2] (0.00ns)   --->   "%final_scales_0 = call fastcc float @quantize_activation([1536 x float]* %rms_attn_output_0, [1536 x i8]* @quantized_final_outp_8)" [kernel.cpp:723]   --->   Operation 754 'call' 'final_scales_0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 755 [2/2] (4.43ns)   --->   "%d_assign = fpext float %final_scales_0 to double" [kernel.cpp:731]   --->   Operation 755 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 39> <Delay = 8.67>
ST_77 : Operation 756 [1/2] (4.43ns)   --->   "%d_assign = fpext float %final_scales_0 to double" [kernel.cpp:731]   --->   Operation 756 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 757 [1/1] (0.00ns)   --->   "%bitcast_ln696_9 = bitcast double %d_assign to i64" [kernel.cpp:731]   --->   Operation 757 'bitcast' 'bitcast_ln696_9' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln557_1 = trunc i64 %bitcast_ln696_9 to i63" [kernel.cpp:731]   --->   Operation 758 'trunc' 'trunc_ln557_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_9, i32 63)" [kernel.cpp:731]   --->   Operation 759 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 760 [1/1] (0.00ns)   --->   "%p_Result_s_97 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_9, i32 52, i32 62)" [kernel.cpp:731]   --->   Operation 760 'partselect' 'p_Result_s_97' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln461_5 = zext i11 %p_Result_s_97 to i12" [kernel.cpp:731]   --->   Operation 761 'zext' 'zext_ln461_5' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln565_5 = trunc i64 %bitcast_ln696_9 to i52" [kernel.cpp:731]   --->   Operation 762 'trunc' 'trunc_ln565_5' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_5 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_5)" [kernel.cpp:731]   --->   Operation 763 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln569_1 = zext i53 %tmp_5 to i54" [kernel.cpp:731]   --->   Operation 764 'zext' 'zext_ln569_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 765 [1/1] (3.23ns)   --->   "%sub_ln461_1 = sub i54 0, %zext_ln569_1" [kernel.cpp:731]   --->   Operation 765 'sub' 'sub_ln461_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 766 [1/1] (0.94ns)   --->   "%select_ln570_1 = select i1 %tmp_72, i54 %sub_ln461_1, i54 %zext_ln569_1" [kernel.cpp:731]   --->   Operation 766 'select' 'select_ln570_1' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 767 [1/1] (2.78ns)   --->   "%icmp_ln571_5 = icmp eq i63 %trunc_ln557_1, 0" [kernel.cpp:731]   --->   Operation 767 'icmp' 'icmp_ln571_5' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 768 [1/1] (1.54ns)   --->   "%sub_ln575_1 = sub i12 1075, %zext_ln461_5" [kernel.cpp:731]   --->   Operation 768 'sub' 'sub_ln575_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 769 [1/1] (1.99ns)   --->   "%icmp_ln581_5 = icmp sgt i12 %sub_ln575_1, 20" [kernel.cpp:731]   --->   Operation 769 'icmp' 'icmp_ln581_5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 770 [1/1] (1.54ns)   --->   "%add_ln581_5 = add i12 -20, %sub_ln575_1" [kernel.cpp:731]   --->   Operation 770 'add' 'add_ln581_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 771 [1/1] (1.54ns)   --->   "%sub_ln581_5 = sub i12 20, %sub_ln575_1" [kernel.cpp:731]   --->   Operation 771 'sub' 'sub_ln581_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 772 [1/1] (0.69ns)   --->   "%select_ln581_1 = select i1 %icmp_ln581_5, i12 %add_ln581_5, i12 %sub_ln581_5" [kernel.cpp:731]   --->   Operation 772 'select' 'select_ln581_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 773 [1/1] (1.99ns)   --->   "%icmp_ln582_5 = icmp eq i12 %sub_ln575_1, 20" [kernel.cpp:731]   --->   Operation 773 'icmp' 'icmp_ln582_5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln583_5 = trunc i54 %select_ln570_1 to i32" [kernel.cpp:731]   --->   Operation 774 'trunc' 'trunc_ln583_5' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_73 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %select_ln581_1, i32 5, i32 11)" [kernel.cpp:731]   --->   Operation 775 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>

State 78 <SV = 40> <Delay = 7.77>
ST_78 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln581_5 = sext i12 %select_ln581_1 to i32" [kernel.cpp:731]   --->   Operation 776 'sext' 'sext_ln581_5' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 777 [1/1] (1.99ns)   --->   "%icmp_ln585_5 = icmp ult i12 %select_ln581_1, 54" [kernel.cpp:731]   --->   Operation 777 'icmp' 'icmp_ln585_5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 778 [1/1] (1.48ns)   --->   "%icmp_ln603_5 = icmp eq i7 %tmp_73, 0" [kernel.cpp:731]   --->   Operation 778 'icmp' 'icmp_ln603_5' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_17)   --->   "%zext_ln586_5 = zext i32 %sext_ln581_5 to i54" [kernel.cpp:731]   --->   Operation 779 'zext' 'zext_ln586_5' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_17)   --->   "%ashr_ln586_5 = ashr i54 %select_ln570_1, %zext_ln586_5" [kernel.cpp:731]   --->   Operation 780 'ashr' 'ashr_ln586_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_17)   --->   "%trunc_ln586_5 = trunc i54 %ashr_ln586_5 to i32" [kernel.cpp:731]   --->   Operation 781 'trunc' 'trunc_ln586_5' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_18)   --->   "%bitcast_ln696_10 = bitcast float %final_scales_0 to i32" [kernel.cpp:731]   --->   Operation 782 'bitcast' 'bitcast_ln696_10' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_18)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_10, i32 31)" [kernel.cpp:731]   --->   Operation 783 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_18)   --->   "%select_ln588_5 = select i1 %tmp_74, i32 -1, i32 0" [kernel.cpp:731]   --->   Operation 784 'select' 'select_ln588_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_17)   --->   "%shl_ln604_5 = shl i32 %trunc_ln583_5, %sext_ln581_5" [kernel.cpp:731]   --->   Operation 785 'shl' 'shl_ln604_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_14)   --->   "%xor_ln571_5 = xor i1 %icmp_ln571_5, true" [kernel.cpp:731]   --->   Operation 786 'xor' 'xor_ln571_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_14)   --->   "%and_ln582_5 = and i1 %icmp_ln582_5, %xor_ln571_5" [kernel.cpp:731]   --->   Operation 787 'and' 'and_ln582_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 788 [1/1] (0.97ns)   --->   "%or_ln582_5 = or i1 %icmp_ln571_5, %icmp_ln582_5" [kernel.cpp:731]   --->   Operation 788 'or' 'or_ln582_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_5)   --->   "%xor_ln582_5 = xor i1 %or_ln582_5, true" [kernel.cpp:731]   --->   Operation 789 'xor' 'xor_ln582_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 790 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_5 = and i1 %icmp_ln581_5, %xor_ln582_5" [kernel.cpp:731]   --->   Operation 790 'and' 'and_ln581_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_10)   --->   "%xor_ln585_5 = xor i1 %icmp_ln585_5, true" [kernel.cpp:731]   --->   Operation 791 'xor' 'xor_ln585_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 792 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585_10 = and i1 %and_ln581_5, %xor_ln585_5" [kernel.cpp:731]   --->   Operation 792 'and' 'and_ln585_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_12)   --->   "%and_ln585_11 = and i1 %and_ln581_5, %icmp_ln585_5" [kernel.cpp:731]   --->   Operation 793 'and' 'and_ln585_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_5)   --->   "%or_ln581_5 = or i1 %or_ln582_5, %icmp_ln581_5" [kernel.cpp:731]   --->   Operation 794 'or' 'or_ln581_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_5)   --->   "%xor_ln581_5 = xor i1 %or_ln581_5, true" [kernel.cpp:731]   --->   Operation 795 'xor' 'xor_ln581_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 796 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_5 = and i1 %icmp_ln603_5, %xor_ln581_5" [kernel.cpp:731]   --->   Operation 796 'and' 'and_ln603_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 797 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_17 = select i1 %and_ln603_5, i32 %shl_ln604_5, i32 %trunc_ln586_5" [kernel.cpp:731]   --->   Operation 797 'select' 'select_ln603_17' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 798 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_12 = or i1 %and_ln603_5, %and_ln585_11" [kernel.cpp:731]   --->   Operation 798 'or' 'or_ln603_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 799 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_18 = select i1 %and_ln585_10, i32 %select_ln588_5, i32 %trunc_ln583_5" [kernel.cpp:731]   --->   Operation 799 'select' 'select_ln603_18' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_14)   --->   "%or_ln603_13 = or i1 %and_ln585_10, %and_ln582_5" [kernel.cpp:731]   --->   Operation 800 'or' 'or_ln603_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node final_scales_fixed_0)   --->   "%select_ln603_19 = select i1 %or_ln603_12, i32 %select_ln603_17, i32 %select_ln603_18" [kernel.cpp:731]   --->   Operation 801 'select' 'select_ln603_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 802 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_14 = or i1 %or_ln603_12, %or_ln603_13" [kernel.cpp:731]   --->   Operation 802 'or' 'or_ln603_14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 803 [1/1] (0.69ns) (out node of the LUT)   --->   "%final_scales_fixed_0 = select i1 %or_ln603_14, i32 %select_ln603_19, i32 0" [kernel.cpp:731]   --->   Operation 803 'select' 'final_scales_fixed_0' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 804 [1/1] (1.76ns)   --->   "br label %.preheader.0" [kernel.cpp:753]   --->   Operation 804 'br' <Predicate = true> <Delay = 1.76>

State 79 <SV = 41> <Delay = 8.75>
ST_79 : Operation 805 [1/1] (0.00ns)   --->   "%v417_0_0 = phi i11 [ %add_ln753, %24 ], [ 0, %.preheader177.preheader_ifconv ]" [kernel.cpp:753]   --->   Operation 805 'phi' 'v417_0_0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 806 [1/1] (1.88ns)   --->   "%icmp_ln753 = icmp eq i11 %v417_0_0, -512" [kernel.cpp:753]   --->   Operation 806 'icmp' 'icmp_ln753' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 807 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"   --->   Operation 807 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 808 [1/1] (1.63ns)   --->   "%add_ln753 = add i11 %v417_0_0, 1" [kernel.cpp:753]   --->   Operation 808 'add' 'add_ln753' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 809 [1/1] (0.00ns)   --->   "br i1 %icmp_ln753, label %.preheader171.1, label %24" [kernel.cpp:753]   --->   Operation 809 'br' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln754 = zext i11 %v417_0_0 to i64" [kernel.cpp:754]   --->   Operation 810 'zext' 'zext_ln754' <Predicate = (!icmp_ln753)> <Delay = 0.00>
ST_79 : Operation 811 [1/1] (0.00ns)   --->   "%v279_addr = getelementptr [1536 x float]* %v279, i64 0, i64 %zext_ln754" [kernel.cpp:754]   --->   Operation 811 'getelementptr' 'v279_addr' <Predicate = (!icmp_ln753)> <Delay = 0.00>
ST_79 : Operation 812 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v279_addr, align 4" [kernel.cpp:754]   --->   Operation 812 'store' <Predicate = (!icmp_ln753)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_79 : Operation 813 [1/1] (0.00ns)   --->   "br label %.preheader.0" [kernel.cpp:753]   --->   Operation 813 'br' <Predicate = (!icmp_ln753)> <Delay = 0.00>
ST_79 : Operation 814 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_final_outp_7, [192 x i8]* @quantized_final_outp_6, [192 x i8]* @quantized_final_outp_5, [192 x i8]* @quantized_final_outp_4, [192 x i8]* @quantized_final_outp_3, [192 x i8]* @quantized_final_outp_2, [192 x i8]* @quantized_final_outp_1, [192 x i8]* @quantized_final_outp, i32 %final_scales_fixed_0, [294912 x i8]* %v270_0, [294912 x i8]* %v270_1, i32 %v306_V, [1536 x float]* %v279)" [kernel.cpp:758]   --->   Operation 814 'call' <Predicate = (icmp_ln753)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 42> <Delay = 0.00>
ST_80 : Operation 815 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([192 x i8]* @quantized_final_outp_7, [192 x i8]* @quantized_final_outp_6, [192 x i8]* @quantized_final_outp_5, [192 x i8]* @quantized_final_outp_4, [192 x i8]* @quantized_final_outp_3, [192 x i8]* @quantized_final_outp_2, [192 x i8]* @quantized_final_outp_1, [192 x i8]* @quantized_final_outp, i32 %final_scales_fixed_0, [294912 x i8]* %v270_0, [294912 x i8]* %v270_1, i32 %v306_V, [1536 x float]* %v279)" [kernel.cpp:758]   --->   Operation 815 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 816 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:759]   --->   Operation 816 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v283_0_0', kernel.cpp:479) with incoming values : ('add_ln479', kernel.cpp:479) [103]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v283_0_0', kernel.cpp:479) with incoming values : ('add_ln479', kernel.cpp:479) [103]  (0 ns)
	'getelementptr' operation ('rms_hidden_states_0_1', kernel.cpp:480) [110]  (0 ns)
	'store' operation ('store_ln480', kernel.cpp:480) of constant 0 on array 'rms_hidden_states[0]', kernel.cpp:477 [111]  (3.25 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.77ns
The critical path consists of the following:
	'call' operation ('scales[0]', kernel.cpp:497) to 'quantize_activation' [115]  (1.77 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v293_0_0', kernel.cpp:500) with incoming values : ('add_ln500', kernel.cpp:500) [118]  (1.77 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v293_0_0', kernel.cpp:500) with incoming values : ('add_ln500', kernel.cpp:500) [118]  (0 ns)
	'getelementptr' operation ('q_proj_re_addr', kernel.cpp:501) [125]  (0 ns)
	'store' operation ('store_ln501', kernel.cpp:501) of constant 0 on array 'q_proj_re', kernel.cpp:498 [126]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v296_0_0', kernel.cpp:506) with incoming values : ('add_ln506', kernel.cpp:506) [131]  (0 ns)
	'getelementptr' operation ('k_proj_re_addr', kernel.cpp:507) [138]  (0 ns)
	'store' operation ('store_ln507', kernel.cpp:507) of constant 0 on array 'k_proj_re', kernel.cpp:504 [139]  (3.25 ns)

 <State 8>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d_assign_s', kernel.cpp:553) [347]  (4.44 ns)

 <State 9>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d_assign_s', kernel.cpp:553) [347]  (4.44 ns)
	'sub' operation ('sub_ln575', kernel.cpp:553) [359]  (1.55 ns)
	'icmp' operation ('icmp_ln581_4', kernel.cpp:553) [360]  (1.99 ns)
	'select' operation ('select_ln581', kernel.cpp:553) [363]  (0.697 ns)

 <State 10>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:516) [155]  (4.44 ns)
	'sub' operation ('F2', kernel.cpp:516) [167]  (1.55 ns)
	'icmp' operation ('icmp_ln581', kernel.cpp:516) [168]  (1.99 ns)
	'select' operation ('sh_amt', kernel.cpp:516) [171]  (0.697 ns)

 <State 11>: 7.78ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603', kernel.cpp:516) [177]  (1.49 ns)
	'and' operation ('and_ln603', kernel.cpp:516) [195]  (0.978 ns)
	'select' operation ('select_ln603', kernel.cpp:516) [196]  (4.61 ns)
	'select' operation ('select_ln603_2', kernel.cpp:516) [200]  (0 ns)
	'select' operation ('v300.V', kernel.cpp:516) [202]  (0.698 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln557', kernel.cpp:557) to 'linear_forward_no_mu' [392]  (8.75 ns)

 <State 13>: 7.78ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603_1', kernel.cpp:519) [225]  (1.49 ns)
	'and' operation ('and_ln603_1', kernel.cpp:519) [243]  (0.978 ns)
	'select' operation ('select_ln603_4', kernel.cpp:519) [244]  (4.61 ns)
	'select' operation ('select_ln603_6', kernel.cpp:519) [248]  (0 ns)
	'select' operation ('v302.V', kernel.cpp:519) [250]  (0.698 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln559', kernel.cpp:559) to 'linear_forward_no_mu' [393]  (8.75 ns)

 <State 15>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:525) [299]  (4.44 ns)

 <State 16>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:525) [299]  (4.44 ns)
	'sub' operation ('F2', kernel.cpp:525) [311]  (1.55 ns)
	'icmp' operation ('icmp_ln581_3', kernel.cpp:525) [312]  (1.99 ns)
	'select' operation ('sh_amt', kernel.cpp:525) [315]  (0.697 ns)

 <State 17>: 7.78ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603_3', kernel.cpp:525) [321]  (1.49 ns)
	'and' operation ('and_ln603_3', kernel.cpp:525) [339]  (0.978 ns)
	'select' operation ('select_ln603_12', kernel.cpp:525) [340]  (4.61 ns)
	'select' operation ('select_ln603_14', kernel.cpp:525) [344]  (0 ns)
	'select' operation ('v306.V', kernel.cpp:525) [346]  (0.698 ns)

 <State 18>: 1.78ns
The critical path consists of the following:
	'phi' operation ('v338') with incoming values : ('v338', kernel.cpp:590) [400]  (0 ns)
	'add' operation ('v338', kernel.cpp:590) [403]  (1.78 ns)

 <State 19>: 4.8ns
The critical path consists of the following:
	'phi' operation ('v340_0_0', kernel.cpp:592) with incoming values : ('add_ln592', kernel.cpp:592) [412]  (0 ns)
	'add' operation ('add_ln593', kernel.cpp:593) [419]  (1.55 ns)
	'getelementptr' operation ('q_embed_0_addr', kernel.cpp:593) [421]  (0 ns)
	'store' operation ('store_ln593', kernel.cpp:593) of constant 0 on array 'q_embed[0]', kernel.cpp:589 [422]  (3.25 ns)

 <State 20>: 1.78ns
The critical path consists of the following:
	'phi' operation ('v342') with incoming values : ('v342', kernel.cpp:598) [429]  (0 ns)
	'add' operation ('v342', kernel.cpp:598) [432]  (1.78 ns)

 <State 21>: 4.8ns
The critical path consists of the following:
	'phi' operation ('v344_0_0', kernel.cpp:600) with incoming values : ('add_ln600', kernel.cpp:600) [441]  (0 ns)
	'add' operation ('add_ln601', kernel.cpp:601) [448]  (1.55 ns)
	'getelementptr' operation ('k_embed_0_addr', kernel.cpp:601) [450]  (0 ns)
	'store' operation ('store_ln601', kernel.cpp:601) of constant 0 on array 'k_embed[0]', kernel.cpp:597 [451]  (3.25 ns)

 <State 22>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v346') with incoming values : ('v346', kernel.cpp:607) [459]  (1.77 ns)

 <State 23>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v346') with incoming values : ('v346', kernel.cpp:607) [459]  (0 ns)
	'sub' operation ('sub_ln610', kernel.cpp:610) [469]  (1.92 ns)

 <State 24>: 3.77ns
The critical path consists of the following:
	'phi' operation ('v347') with incoming values : ('v347', kernel.cpp:608) [473]  (0 ns)
	'add' operation ('add_ln610', kernel.cpp:610) [480]  (1.82 ns)
	'sub' operation ('sub_ln610_1', kernel.cpp:610) [484]  (1.94 ns)

 <State 25>: 5.2ns
The critical path consists of the following:
	'phi' operation ('v348') with incoming values : ('v348', kernel.cpp:609) [487]  (0 ns)
	'add' operation ('add_ln610_1', kernel.cpp:610) [494]  (1.94 ns)
	'getelementptr' operation ('updated_k_cache_addr', kernel.cpp:610) [496]  (0 ns)
	'store' operation ('store_ln610', kernel.cpp:610) of constant 0 on array 'updated_k_cache', kernel.cpp:606 [497]  (3.25 ns)

 <State 26>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v350') with incoming values : ('v350', kernel.cpp:615) [506]  (0 ns)
	'sub' operation ('sub_ln618', kernel.cpp:618) [516]  (1.92 ns)

 <State 27>: 3.77ns
The critical path consists of the following:
	'phi' operation ('v351') with incoming values : ('v351', kernel.cpp:616) [520]  (0 ns)
	'add' operation ('add_ln618', kernel.cpp:618) [527]  (1.82 ns)
	'sub' operation ('sub_ln618_1', kernel.cpp:618) [531]  (1.94 ns)

 <State 28>: 5.2ns
The critical path consists of the following:
	'phi' operation ('v352') with incoming values : ('v352', kernel.cpp:617) [534]  (0 ns)
	'add' operation ('add_ln618_1', kernel.cpp:618) [541]  (1.94 ns)
	'getelementptr' operation ('updated_v_cache_addr', kernel.cpp:618) [543]  (0 ns)
	'store' operation ('store_ln618', kernel.cpp:618) of constant 0 on array 'updated_v_cache', kernel.cpp:614 [544]  (3.25 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln623', kernel.cpp:623) to 'cache_update' [552]  (1.77 ns)

 <State 31>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v358') with incoming values : ('v358', kernel.cpp:634) [556]  (1.77 ns)

 <State 32>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v358') with incoming values : ('v358', kernel.cpp:634) [556]  (0 ns)
	'sub' operation ('sub_ln637', kernel.cpp:637) [565]  (1.92 ns)

 <State 33>: 5.17ns
The critical path consists of the following:
	'phi' operation ('v360_0_0', kernel.cpp:636) with incoming values : ('add_ln636', kernel.cpp:636) [568]  (0 ns)
	'add' operation ('add_ln637', kernel.cpp:637) [575]  (1.92 ns)
	'getelementptr' operation ('attn_weights_0_addr', kernel.cpp:637) [577]  (0 ns)
	'store' operation ('store_ln637', kernel.cpp:637) of constant 0 on array 'attn_weights[0]', kernel.cpp:633 [578]  (3.25 ns)

 <State 34>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i12') with incoming values : ('i12', kernel.cpp:644) [586]  (1.77 ns)

 <State 35>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i12') with incoming values : ('i12', kernel.cpp:644) [586]  (0 ns)
	'sub' operation ('sub_ln647', kernel.cpp:647) [596]  (1.92 ns)

 <State 36>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k10_0_0', kernel.cpp:646) with incoming values : ('add_ln646', kernel.cpp:646) [600]  (0 ns)
	'add' operation ('add_ln647', kernel.cpp:647) [608]  (1.92 ns)
	'getelementptr' operation ('attn_weights_0_addr_2', kernel.cpp:647) [610]  (0 ns)
	'load' operation ('attn_weights_0_load_1', kernel.cpp:647) on array 'attn_weights[0]', kernel.cpp:633 [611]  (3.25 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'load' operation ('attn_weights_0_load_1', kernel.cpp:647) on array 'attn_weights[0]', kernel.cpp:633 [611]  (3.25 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 39>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 40>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 41>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 42>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 43>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 44>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 45>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 46>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 47>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 48>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 49>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 50>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 51>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 52>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 53>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:649) [612]  (6.08 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln650', kernel.cpp:650) of variable 'v', kernel.cpp:649 on array 'attn_weights[0]', kernel.cpp:633 [613]  (3.25 ns)

 <State 55>: 5.17ns
The critical path consists of the following:
	'phi' operation ('h6') with incoming values : ('h6', kernel.cpp:661) [621]  (0 ns)
	'sub' operation ('sub_ln665', kernel.cpp:665) [631]  (1.92 ns)
	'getelementptr' operation ('attn_weights_0_addr_1', kernel.cpp:665) [633]  (0 ns)
	'load' operation ('attn_weights_0_load', kernel.cpp:665) on array 'attn_weights[0]', kernel.cpp:633 [634]  (3.25 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'load' operation ('attn_weights_0_load', kernel.cpp:665) on array 'attn_weights[0]', kernel.cpp:633 [634]  (3.25 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:666) [635]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:666) [635]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:666) [635]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:666) [635]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:666) [635]  (7.26 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln667', kernel.cpp:667) of variable 'v2', kernel.cpp:666 on array 'attn_weights[0]', kernel.cpp:633 [636]  (3.25 ns)

 <State 63>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v378') with incoming values : ('v378', kernel.cpp:672) [641]  (0 ns)
	'sub' operation ('sub_ln675', kernel.cpp:675) [650]  (1.92 ns)

 <State 64>: 5.17ns
The critical path consists of the following:
	'phi' operation ('v380_0_0', kernel.cpp:674) with incoming values : ('add_ln674', kernel.cpp:674) [653]  (0 ns)
	'add' operation ('add_ln675', kernel.cpp:675) [660]  (1.92 ns)
	'getelementptr' operation ('softmax_attn_weights_1', kernel.cpp:675) [662]  (0 ns)
	'store' operation ('store_ln675', kernel.cpp:675) of constant 0 on array 'softmax_attn_weights[0]', kernel.cpp:671 [663]  (3.25 ns)

 <State 65>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v382') with incoming values : ('v382', kernel.cpp:681) [671]  (1.77 ns)

 <State 66>: 1.78ns
The critical path consists of the following:
	'phi' operation ('v382') with incoming values : ('v382', kernel.cpp:681) [671]  (0 ns)
	'add' operation ('v382', kernel.cpp:681) [674]  (1.78 ns)

 <State 67>: 4.8ns
The critical path consists of the following:
	'phi' operation ('v384_0_0', kernel.cpp:683) with incoming values : ('add_ln683', kernel.cpp:683) [683]  (0 ns)
	'add' operation ('add_ln684', kernel.cpp:684) [690]  (1.55 ns)
	'getelementptr' operation ('attn_output_0_addr', kernel.cpp:684) [692]  (0 ns)
	'store' operation ('store_ln684', kernel.cpp:684) of constant 0 on array 'attn_output[0]', kernel.cpp:680 [693]  (3.25 ns)

 <State 68>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v387_0_0', kernel.cpp:691) with incoming values : ('add_ln691', kernel.cpp:691) [701]  (1.77 ns)

 <State 69>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v387_0_0', kernel.cpp:691) with incoming values : ('add_ln691', kernel.cpp:691) [701]  (0 ns)
	'getelementptr' operation ('attn_output_2D_addr', kernel.cpp:692) [708]  (0 ns)
	'store' operation ('store_ln692', kernel.cpp:692) of constant 0 on array 'attn_output_2D', kernel.cpp:689 [709]  (3.25 ns)

 <State 70>: 1.78ns
The critical path consists of the following:
	'phi' operation ('h7_0_0', kernel.cpp:696) with incoming values : ('add_ln696', kernel.cpp:696) [715]  (0 ns)
	'add' operation ('add_ln696', kernel.cpp:696) [718]  (1.78 ns)

 <State 71>: 4.8ns
The critical path consists of the following:
	'phi' operation ('d4_0_0', kernel.cpp:697) with incoming values : ('add_ln697', kernel.cpp:697) [735]  (0 ns)
	'add' operation ('add_ln698', kernel.cpp:698) [743]  (1.55 ns)
	'getelementptr' operation ('attn_output_0_addr_1', kernel.cpp:698) [745]  (0 ns)
	'load' operation ('attn_output_0_load', kernel.cpp:698) on array 'attn_output[0]', kernel.cpp:680 [746]  (3.25 ns)

 <State 72>: 6.51ns
The critical path consists of the following:
	'load' operation ('attn_output_0_load', kernel.cpp:698) on array 'attn_output[0]', kernel.cpp:680 [746]  (3.25 ns)
	'store' operation ('store_ln699', kernel.cpp:699) of variable 'attn_output_0_load', kernel.cpp:698 on array 'attn_output_2D', kernel.cpp:689 [751]  (3.25 ns)

 <State 73>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v394_0_0', kernel.cpp:705) with incoming values : ('add_ln705', kernel.cpp:705) [760]  (0 ns)
	'getelementptr' operation ('rms_attn_output_0_a', kernel.cpp:706) [767]  (0 ns)
	'store' operation ('store_ln706', kernel.cpp:706) of constant 0 on array 'rms_attn_output[0]', kernel.cpp:703 [768]  (3.25 ns)

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 1.77ns
The critical path consists of the following:
	'call' operation ('final_scales[0]', kernel.cpp:723) to 'quantize_activation' [772]  (1.77 ns)

 <State 76>: 4.44ns
The critical path consists of the following:
	'call' operation ('final_scales[0]', kernel.cpp:723) to 'quantize_activation' [772]  (0 ns)
	'fpext' operation ('d_assign', kernel.cpp:731) [773]  (4.44 ns)

 <State 77>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d_assign', kernel.cpp:731) [773]  (4.44 ns)
	'sub' operation ('sub_ln575_1', kernel.cpp:731) [785]  (1.55 ns)
	'icmp' operation ('icmp_ln581_5', kernel.cpp:731) [786]  (1.99 ns)
	'select' operation ('select_ln581_1', kernel.cpp:731) [789]  (0.697 ns)

 <State 78>: 7.78ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603_5', kernel.cpp:731) [795]  (1.49 ns)
	'and' operation ('and_ln603_5', kernel.cpp:731) [813]  (0.978 ns)
	'select' operation ('select_ln603_17', kernel.cpp:731) [814]  (4.61 ns)
	'select' operation ('select_ln603_19', kernel.cpp:731) [818]  (0 ns)
	'select' operation ('final_scales_fixed[0].V', kernel.cpp:731) [820]  (0.698 ns)

 <State 79>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln758', kernel.cpp:758) to 'linear_forward_no_mu' [834]  (8.75 ns)

 <State 80>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
