INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/VivadoProjects/spi_controller/spi_controller.srcs/sim_1/new/fifo_buffer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer_tb
