Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep 21 18:33:14 2022
| Host         : LAPTOP-M3DNELKA running 64-bit major release  (build 9200)
| Command      : report_methodology -file fpga_top_methodology_drc_routed.rpt -pb fpga_top_methodology_drc_routed.pb -rpx fpga_top_methodology_drc_routed.rpx
| Design       : fpga_top
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 5          |
| TIMING-20 | Warning          | Non-clocked latch              | 1          |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin inputs/Mic_shift_reg_input_reg[2048]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin inputs/read_en_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Series_recombination_loop/DFTBD14[24]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TWiddle1/Twiddleout_reg[29]/CLR, TWiddle1/Twiddleout_reg[2]/CLR,
TWiddle1/Twiddleout_reg[30]/CLR, TWiddle1/Twiddleout_reg[31]/CLR,
TWiddle1/Twiddleout_reg[32]/CLR, TWiddle1/Twiddleout_reg[33]/CLR,
TWiddle1/Twiddleout_reg[34]/CLR, TWiddle1/Twiddleout_reg[35]/CLR,
TWiddle1/Twiddleout_reg[3]/CLR, TWiddle1/Twiddleout_reg[4]/CLR,
TWiddle1/Twiddleout_reg[5]/CLR, TWiddle1/Twiddleout_reg[6]/CLR,
TWiddle1/Twiddleout_reg[7]/CLR, TWiddle1/Twiddleout_reg[8]/CLR,
TWiddle1/Twiddleout_reg[9]/CLR (the first 15 of 587 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[36]/CLR,
Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[37]/CLR,
Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[38]/CLR,
Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[39]/CLR,
Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[3]/CLR,
Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[40]/CLR,
Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[41]/CLR,
Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[42]/CLR,
Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[43]/CLR,
Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[4]/CLR,
Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[5]/CLR,
Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[6]/CLR,
Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[7]/CLR,
Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[8]/CLR,
Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[9]/CLR
 (the first 15 of 334 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Series_recombination_loop/start_count[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inputs/count2_reg[2]_replica/PRE, inputs/count2_reg[2]_replica_1/PRE,
inputs/count2_reg[2]_replica_2/PRE, inputs/count2_reg[2]_replica_3/PRE,
inputs/count2_reg[2]_replica_4/PRE, inputs/count2_reg[2]_replica_5/PRE,
inputs/count2_reg[5]/PRE, inputs/count2_reg[6]/PRE,
inputs/count2_reg[7]/PRE, inputs/count2_reg[8]/PRE,
inputs/count2_reg[9]/CLR, inputs/hold_reg[0]/PRE, inputs/hold_reg[1]/PRE,
inputs/start_count_reg[1]/CLR, inputs/start_count_reg[2]/CLR
 (the first 15 of 118 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Series_recombination_loop/start_count_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inputs/start_count_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell inputs/read_en_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inputs/read_en_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch inputs/start_count_reg[0]_LDC cannot be properly analyzed as its control pin inputs/start_count_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 1 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


