
ubuntu-preinstalled/wall:     file format elf32-littlearm


Disassembly of section .init:

00000f9c <.init>:
 f9c:	push	{r3, lr}
 fa0:	bl	1c98 <strspn@plt+0x910>
 fa4:	pop	{r3, pc}

Disassembly of section .plt:

00000fa8 <calloc@plt-0x14>:
     fa8:	push	{lr}		; (str lr, [sp, #-4]!)
     fac:	ldr	lr, [pc, #4]	; fb8 <calloc@plt-0x4>
     fb0:	add	lr, pc, lr
     fb4:	ldr	pc, [lr, #8]!
     fb8:	andeq	r3, r1, r0, asr #29

00000fbc <calloc@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #77824	; 0x13000
     fc4:	ldr	pc, [ip, #3776]!	; 0xec0

00000fc8 <raise@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #77824	; 0x13000
     fd0:	ldr	pc, [ip, #3768]!	; 0xeb8

00000fd4 <getpwnam@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #77824	; 0x13000
     fdc:	ldr	pc, [ip, #3760]!	; 0xeb0

00000fe0 <fsync@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #77824	; 0x13000
     fe8:	ldr	pc, [ip, #3752]!	; 0xea8

00000fec <strcmp@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #77824	; 0x13000
     ff4:	ldr	pc, [ip, #3744]!	; 0xea0

00000ff8 <__cxa_finalize@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #77824	; 0x13000
    1000:	ldr	pc, [ip, #3736]!	; 0xe98

00001004 <getlogin@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #77824	; 0x13000
    100c:	ldr	pc, [ip, #3728]!	; 0xe90

00001010 <strtol@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #77824	; 0x13000
    1018:	ldr	pc, [ip, #3720]!	; 0xe88

0000101c <getpwuid@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #77824	; 0x13000
    1024:	ldr	pc, [ip, #3712]!	; 0xe80

00001028 <strcspn@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #77824	; 0x13000
    1030:	ldr	pc, [ip, #3704]!	; 0xe78

00001034 <getuid@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #77824	; 0x13000
    103c:	ldr	pc, [ip, #3696]!	; 0xe70

00001040 <sigprocmask@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #77824	; 0x13000
    1048:	ldr	pc, [ip, #3688]!	; 0xe68

0000104c <__memmove_chk@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #77824	; 0x13000
    1054:	ldr	pc, [ip, #3680]!	; 0xe60

00001058 <free@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #77824	; 0x13000
    1060:	ldr	pc, [ip, #3672]!	; 0xe58

00001064 <fgets@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #77824	; 0x13000
    106c:	ldr	pc, [ip, #3664]!	; 0xe50

00001070 <ferror@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #77824	; 0x13000
    1078:	ldr	pc, [ip, #3656]!	; 0xe48

0000107c <strndup@plt>:
    107c:			; <UNDEFINED> instruction: 0xe7fd4778
    1080:	add	ip, pc, #0, 12
    1084:	add	ip, ip, #77824	; 0x13000
    1088:	ldr	pc, [ip, #3644]!	; 0xe3c

0000108c <_exit@plt>:
    108c:	add	ip, pc, #0, 12
    1090:	add	ip, ip, #77824	; 0x13000
    1094:	ldr	pc, [ip, #3636]!	; 0xe34

00001098 <__vsnprintf_chk@plt>:
    1098:	add	ip, pc, #0, 12
    109c:	add	ip, ip, #77824	; 0x13000
    10a0:	ldr	pc, [ip, #3628]!	; 0xe2c

000010a4 <memcpy@plt>:
    10a4:	add	ip, pc, #0, 12
    10a8:	add	ip, ip, #77824	; 0x13000
    10ac:	ldr	pc, [ip, #3620]!	; 0xe24

000010b0 <__strtoull_internal@plt>:
    10b0:	add	ip, pc, #0, 12
    10b4:	add	ip, ip, #77824	; 0x13000
    10b8:	ldr	pc, [ip, #3612]!	; 0xe1c

000010bc <signal@plt>:
    10bc:	add	ip, pc, #0, 12
    10c0:	add	ip, ip, #77824	; 0x13000
    10c4:	ldr	pc, [ip, #3604]!	; 0xe14

000010c8 <time@plt>:
    10c8:	add	ip, pc, #0, 12
    10cc:	add	ip, ip, #77824	; 0x13000
    10d0:	ldr	pc, [ip, #3596]!	; 0xe0c

000010d4 <ctime@plt>:
    10d4:	add	ip, pc, #0, 12
    10d8:	add	ip, ip, #77824	; 0x13000
    10dc:	ldr	pc, [ip, #3588]!	; 0xe04

000010e0 <dcgettext@plt>:
    10e0:	add	ip, pc, #0, 12
    10e4:	add	ip, ip, #77824	; 0x13000
    10e8:	ldr	pc, [ip, #3580]!	; 0xdfc

000010ec <strdup@plt>:
    10ec:			; <UNDEFINED> instruction: 0xe7fd4778
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #77824	; 0x13000
    10f8:	ldr	pc, [ip, #3568]!	; 0xdf0

000010fc <__stack_chk_fail@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #77824	; 0x13000
    1104:	ldr	pc, [ip, #3560]!	; 0xde8

00001108 <alarm@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #77824	; 0x13000
    1110:	ldr	pc, [ip, #3552]!	; 0xde0

00001114 <sysconf@plt>:
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #77824	; 0x13000
    111c:	ldr	pc, [ip, #3544]!	; 0xdd8

00001120 <realloc@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #77824	; 0x13000
    1128:	ldr	pc, [ip, #3536]!	; 0xdd0

0000112c <textdomain@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #77824	; 0x13000
    1134:	ldr	pc, [ip, #3528]!	; 0xdc8

00001138 <err@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #77824	; 0x13000
    1140:	ldr	pc, [ip, #3520]!	; 0xdc0

00001144 <geteuid@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #77824	; 0x13000
    114c:	ldr	pc, [ip, #3512]!	; 0xdb8

00001150 <getegid@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #77824	; 0x13000
    1158:	ldr	pc, [ip, #3504]!	; 0xdb0

0000115c <__fpending@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #77824	; 0x13000
    1164:	ldr	pc, [ip, #3496]!	; 0xda8

00001168 <gethostname@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #77824	; 0x13000
    1170:	ldr	pc, [ip, #3488]!	; 0xda0

00001174 <open64@plt>:
    1174:	add	ip, pc, #0, 12
    1178:	add	ip, ip, #77824	; 0x13000
    117c:	ldr	pc, [ip, #3480]!	; 0xd98

00001180 <malloc@plt>:
    1180:	add	ip, pc, #0, 12
    1184:	add	ip, ip, #77824	; 0x13000
    1188:	ldr	pc, [ip, #3472]!	; 0xd90

0000118c <__libc_start_main@plt>:
    118c:	add	ip, pc, #0, 12
    1190:	add	ip, ip, #77824	; 0x13000
    1194:	ldr	pc, [ip, #3464]!	; 0xd88

00001198 <__gmon_start__@plt>:
    1198:	add	ip, pc, #0, 12
    119c:	add	ip, ip, #77824	; 0x13000
    11a0:	ldr	pc, [ip, #3456]!	; 0xd80

000011a4 <freopen64@plt>:
    11a4:	add	ip, pc, #0, 12
    11a8:	add	ip, ip, #77824	; 0x13000
    11ac:	ldr	pc, [ip, #3448]!	; 0xd78

000011b0 <getopt_long@plt>:
    11b0:	add	ip, pc, #0, 12
    11b4:	add	ip, ip, #77824	; 0x13000
    11b8:	ldr	pc, [ip, #3440]!	; 0xd70

000011bc <__ctype_b_loc@plt>:
    11bc:	add	ip, pc, #0, 12
    11c0:	add	ip, ip, #77824	; 0x13000
    11c4:	ldr	pc, [ip, #3432]!	; 0xd68

000011c8 <exit@plt>:
    11c8:	add	ip, pc, #0, 12
    11cc:	add	ip, ip, #77824	; 0x13000
    11d0:	ldr	pc, [ip, #3424]!	; 0xd60

000011d4 <strtoul@plt>:
    11d4:	add	ip, pc, #0, 12
    11d8:	add	ip, ip, #77824	; 0x13000
    11dc:	ldr	pc, [ip, #3416]!	; 0xd58

000011e0 <ttyname@plt>:
    11e0:	add	ip, pc, #0, 12
    11e4:	add	ip, ip, #77824	; 0x13000
    11e8:	ldr	pc, [ip, #3408]!	; 0xd50

000011ec <strlen@plt>:
    11ec:	add	ip, pc, #0, 12
    11f0:	add	ip, ip, #77824	; 0x13000
    11f4:	ldr	pc, [ip, #3400]!	; 0xd48

000011f8 <strchr@plt>:
    11f8:	add	ip, pc, #0, 12
    11fc:	add	ip, ip, #77824	; 0x13000
    1200:	ldr	pc, [ip, #3392]!	; 0xd40

00001204 <warnx@plt>:
    1204:	add	ip, pc, #0, 12
    1208:	add	ip, ip, #77824	; 0x13000
    120c:	ldr	pc, [ip, #3384]!	; 0xd38

00001210 <__errno_location@plt>:
    1210:	add	ip, pc, #0, 12
    1214:	add	ip, ip, #77824	; 0x13000
    1218:	ldr	pc, [ip, #3376]!	; 0xd30

0000121c <__cxa_atexit@plt>:
    121c:			; <UNDEFINED> instruction: 0xe7fd4778
    1220:	add	ip, pc, #0, 12
    1224:	add	ip, ip, #77824	; 0x13000
    1228:	ldr	pc, [ip, #3364]!	; 0xd24

0000122c <__vasprintf_chk@plt>:
    122c:	add	ip, pc, #0, 12
    1230:	add	ip, ip, #77824	; 0x13000
    1234:	ldr	pc, [ip, #3356]!	; 0xd1c

00001238 <getgid@plt>:
    1238:	add	ip, pc, #0, 12
    123c:	add	ip, ip, #77824	; 0x13000
    1240:	ldr	pc, [ip, #3348]!	; 0xd14

00001244 <getgrouplist@plt>:
    1244:	add	ip, pc, #0, 12
    1248:	add	ip, ip, #77824	; 0x13000
    124c:	ldr	pc, [ip, #3340]!	; 0xd0c

00001250 <fgetc@plt>:
    1250:	add	ip, pc, #0, 12
    1254:	add	ip, ip, #77824	; 0x13000
    1258:	ldr	pc, [ip, #3332]!	; 0xd04

0000125c <__printf_chk@plt>:
    125c:	add	ip, pc, #0, 12
    1260:	add	ip, ip, #77824	; 0x13000
    1264:	ldr	pc, [ip, #3324]!	; 0xcfc

00001268 <strtod@plt>:
    1268:	add	ip, pc, #0, 12
    126c:	add	ip, ip, #77824	; 0x13000
    1270:	ldr	pc, [ip, #3316]!	; 0xcf4

00001274 <__fprintf_chk@plt>:
    1274:	add	ip, pc, #0, 12
    1278:	add	ip, ip, #77824	; 0x13000
    127c:	ldr	pc, [ip, #3308]!	; 0xcec

00001280 <access@plt>:
    1280:	add	ip, pc, #0, 12
    1284:	add	ip, ip, #77824	; 0x13000
    1288:	ldr	pc, [ip, #3300]!	; 0xce4

0000128c <writev@plt>:
    128c:	add	ip, pc, #0, 12
    1290:	add	ip, ip, #77824	; 0x13000
    1294:	ldr	pc, [ip, #3292]!	; 0xcdc

00001298 <fclose@plt>:
    1298:	add	ip, pc, #0, 12
    129c:	add	ip, ip, #77824	; 0x13000
    12a0:	ldr	pc, [ip, #3284]!	; 0xcd4

000012a4 <fcntl64@plt>:
    12a4:	add	ip, pc, #0, 12
    12a8:	add	ip, ip, #77824	; 0x13000
    12ac:	ldr	pc, [ip, #3276]!	; 0xccc

000012b0 <endutxent@plt>:
    12b0:	add	ip, pc, #0, 12
    12b4:	add	ip, ip, #77824	; 0x13000
    12b8:	ldr	pc, [ip, #3268]!	; 0xcc4

000012bc <setlocale@plt>:
    12bc:	add	ip, pc, #0, 12
    12c0:	add	ip, ip, #77824	; 0x13000
    12c4:	ldr	pc, [ip, #3260]!	; 0xcbc

000012c8 <sigemptyset@plt>:
    12c8:	add	ip, pc, #0, 12
    12cc:	add	ip, ip, #77824	; 0x13000
    12d0:	ldr	pc, [ip, #3252]!	; 0xcb4

000012d4 <fork@plt>:
    12d4:	add	ip, pc, #0, 12
    12d8:	add	ip, ip, #77824	; 0x13000
    12dc:	ldr	pc, [ip, #3244]!	; 0xcac

000012e0 <errx@plt>:
    12e0:	add	ip, pc, #0, 12
    12e4:	add	ip, ip, #77824	; 0x13000
    12e8:	ldr	pc, [ip, #3236]!	; 0xca4

000012ec <warn@plt>:
    12ec:	add	ip, pc, #0, 12
    12f0:	add	ip, ip, #77824	; 0x13000
    12f4:	ldr	pc, [ip, #3228]!	; 0xc9c

000012f8 <fputc@plt>:
    12f8:	add	ip, pc, #0, 12
    12fc:	add	ip, ip, #77824	; 0x13000
    1300:	ldr	pc, [ip, #3220]!	; 0xc94

00001304 <localeconv@plt>:
    1304:	add	ip, pc, #0, 12
    1308:	add	ip, ip, #77824	; 0x13000
    130c:	ldr	pc, [ip, #3212]!	; 0xc8c

00001310 <__strtoll_internal@plt>:
    1310:	add	ip, pc, #0, 12
    1314:	add	ip, ip, #77824	; 0x13000
    1318:	ldr	pc, [ip, #3204]!	; 0xc84

0000131c <bindtextdomain@plt>:
    131c:	add	ip, pc, #0, 12
    1320:	add	ip, ip, #77824	; 0x13000
    1324:	ldr	pc, [ip, #3196]!	; 0xc7c

00001328 <fputs@plt>:
    1328:	add	ip, pc, #0, 12
    132c:	add	ip, ip, #77824	; 0x13000
    1330:	ldr	pc, [ip, #3188]!	; 0xc74

00001334 <strncmp@plt>:
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #77824	; 0x13000
    133c:	ldr	pc, [ip, #3180]!	; 0xc6c

00001340 <abort@plt>:
    1340:	add	ip, pc, #0, 12
    1344:	add	ip, ip, #77824	; 0x13000
    1348:	ldr	pc, [ip, #3172]!	; 0xc64

0000134c <getutxent@plt>:
    134c:	add	ip, pc, #0, 12
    1350:	add	ip, ip, #77824	; 0x13000
    1354:	ldr	pc, [ip, #3164]!	; 0xc5c

00001358 <close@plt>:
    1358:	add	ip, pc, #0, 12
    135c:	add	ip, ip, #77824	; 0x13000
    1360:	ldr	pc, [ip, #3156]!	; 0xc54

00001364 <getgrgid@plt>:
    1364:	add	ip, pc, #0, 12
    1368:	add	ip, ip, #77824	; 0x13000
    136c:	ldr	pc, [ip, #3148]!	; 0xc4c

00001370 <getgrnam@plt>:
    1370:	add	ip, pc, #0, 12
    1374:	add	ip, ip, #77824	; 0x13000
    1378:	ldr	pc, [ip, #3140]!	; 0xc44

0000137c <__snprintf_chk@plt>:
    137c:	add	ip, pc, #0, 12
    1380:	add	ip, ip, #77824	; 0x13000
    1384:	ldr	pc, [ip, #3132]!	; 0xc3c

00001388 <strspn@plt>:
    1388:	add	ip, pc, #0, 12
    138c:	add	ip, ip, #77824	; 0x13000
    1390:	ldr	pc, [ip, #3124]!	; 0xc34

Disassembly of section .text:

00001398 <.text>:
    1398:	svcmi	0x00f0e92d
    139c:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    13a0:	strmi	r8, [r5], -r2, lsl #22
    13a4:	sbfxcs	pc, pc, #17, #13
    13a8:			; <UNDEFINED> instruction: 0xf8df2006
    13ac:			; <UNDEFINED> instruction: 0xf04f37ac
    13b0:	ldrbtmi	r0, [sl], #-2560	; 0xfffff600
    13b4:	sbfxne	pc, pc, #17, #5
    13b8:	sbfxvs	pc, pc, #17, #5
    13bc:	ldmpl	r3, {r0, r3, r4, r7, ip, sp, pc}^
    13c0:	ldrbtmi	r4, [lr], #-1145	; 0xfffffb87
    13c4:			; <UNDEFINED> instruction: 0xb79cf8df
    13c8:	tstls	r7, #1769472	; 0x1b0000
    13cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    13d0:	svc	0x0074f7ff
    13d4:			; <UNDEFINED> instruction: 0x1790f8df
    13d8:	vst1.8	{d20-d22}, [pc :256], r0
    13dc:	movwls	r7, #25494	; 0x6396
    13e0:			; <UNDEFINED> instruction: 0xf8df4479
    13e4:			; <UNDEFINED> instruction: 0xf7ff8788
    13e8:	shadd8mi	lr, r0, sl
    13ec:	mrc	7, 4, APSR_nzcv, cr14, cr15, {7}
    13f0:			; <UNDEFINED> instruction: 0x077cf8df
    13f4:			; <UNDEFINED> instruction: 0x677cf8df
    13f8:	ldrbtmi	r4, [r8], #-1275	; 0xfffffb05
    13fc:			; <UNDEFINED> instruction: 0xf00244f8
    1400:			; <UNDEFINED> instruction: 0xf8dffb4b
    1404:			; <UNDEFINED> instruction: 0xf04f3774
    1408:	ldrbtmi	r0, [lr], #-2305	; 0xfffff6ff
    140c:	movwls	r4, #29819	; 0x747b
    1410:	smlsdcs	r0, fp, r6, r4
    1414:	strtmi	r4, [r1], -r2, asr #12
    1418:	strls	r4, [r0, -r8, lsr #12]
    141c:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1420:			; <UNDEFINED> instruction: 0xf0001c43
    1424:	ldmdacc	r6, {r0, r2, r3, r6, r8, pc}^
    1428:	vtst.8	d2, d0, d14
    142c:	ldm	pc, {r2, r3, r8, pc}^	; <UNPREDICTABLE>
    1430:	rscseq	pc, r5, r0, lsl r0	; <UNPREDICTABLE>
    1434:	tsteq	sl, sl, lsl #2
    1438:	tsteq	sl, sl, lsl #2
    143c:	tsteq	sl, sl, lsl #2
    1440:	tsteq	sl, sl, lsl #2
    1444:	tsteq	sl, sl, lsl #2
    1448:	tsteq	sl, sl, lsl #2
    144c:	tsteq	sl, sl, lsl #2
    1450:	tsteq	sl, sl, lsl #2
    1454:	subeq	r0, r5, sp, asr #1
    1458:	tsteq	sl, sl, lsl #2
    145c:	tsteq	sl, sl, lsl #2
    1460:	eorseq	r0, lr, sl, lsl #2
    1464:	tsteq	sl, sl, lsl #2
    1468:	tsteq	sl, sl, lsl #2
    146c:	andseq	r0, pc, sl, lsl #2
    1470:			; <UNDEFINED> instruction: 0x3708f8df
    1474:			; <UNDEFINED> instruction: 0xf8df2205
    1478:	andcs	r1, r0, r8, lsl #14
    147c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    1480:	movwls	r6, #34847	; 0x881f
    1484:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1488:	ldrtmi	r4, [r8], -r1, lsl #12
    148c:	blx	63d49a <strspn@plt+0x63c112>
    1490:	stmdacs	r0, {r1, r2, ip, pc}
    1494:			; <UNDEFINED> instruction: 0xf8dfd1bc
    1498:	andcs	r1, r5, #236, 12	; 0xec00000
    149c:			; <UNDEFINED> instruction: 0xf7ff4479
    14a0:	blls	23cd28 <strspn@plt+0x23b9a0>
    14a4:			; <UNDEFINED> instruction: 0x4601681a
    14a8:			; <UNDEFINED> instruction: 0xf7ff2001
    14ac:			; <UNDEFINED> instruction: 0xf7ffef1a
    14b0:	stmdacs	r0, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    14b4:	sbcshi	pc, lr, r0, asr #32
    14b8:	str	r4, [r9, r1, lsl #13]!
    14bc:			; <UNDEFINED> instruction: 0x36c8f8df
    14c0:			; <UNDEFINED> instruction: 0xf8df2205
    14c4:	andcs	r1, r0, r8, asr #13
    14c8:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    14cc:			; <UNDEFINED> instruction: 0xf7ff681c
    14d0:	strtmi	lr, [r1], -r8, lsl #28
    14d4:	svc	0x0028f7ff
    14d8:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    14dc:	andcs	r2, r0, r5, lsl #4
    14e0:			; <UNDEFINED> instruction: 0xf7ff4479
    14e4:			; <UNDEFINED> instruction: 0xf8dfedfe
    14e8:	smlatbcs	r1, ip, r6, r3
    14ec:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    14f0:	strtmi	r4, [r0], -r2, lsl #12
    14f4:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
    14f8:	andcs	r4, sl, r1, lsr #12
    14fc:	mrc	7, 7, APSR_nzcv, cr12, cr15, {7}
    1500:			; <UNDEFINED> instruction: 0x1694f8df
    1504:	andcs	r2, r0, r5, lsl #4
    1508:			; <UNDEFINED> instruction: 0xf7ff4479
    150c:	strtmi	lr, [r1], -sl, ror #27
    1510:	svc	0x000af7ff
    1514:	pkhtbne	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    1518:	andcs	r2, r0, r5, lsl #4
    151c:			; <UNDEFINED> instruction: 0xf7ff4479
    1520:	strtmi	lr, [r1], -r0, ror #27
    1524:	svc	0x0000f7ff
    1528:			; <UNDEFINED> instruction: 0x1674f8df
    152c:	andcs	r2, r0, r5, lsl #4
    1530:			; <UNDEFINED> instruction: 0xf7ff4479
    1534:			; <UNDEFINED> instruction: 0x4621edd6
    1538:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
    153c:			; <UNDEFINED> instruction: 0x1664f8df
    1540:	andcs	r2, r0, r5, lsl #4
    1544:			; <UNDEFINED> instruction: 0xf7ff4479
    1548:	strtmi	lr, [r1], -ip, asr #27
    154c:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1550:			; <UNDEFINED> instruction: 0x1654f8df
    1554:	andcs	r2, r0, r5, lsl #4
    1558:			; <UNDEFINED> instruction: 0xf7ff4479
    155c:	strtmi	lr, [r1], -r2, asr #27
    1560:	mcr	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1564:	andcs	r4, sl, r1, lsr #12
    1568:	mcr	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    156c:			; <UNDEFINED> instruction: 0x163cf8df
    1570:	andcs	r2, r0, r5, lsl #4
    1574:			; <UNDEFINED> instruction: 0xf7ff4479
    1578:			; <UNDEFINED> instruction: 0xf8dfedb4
    157c:	andcs	r1, r5, #52, 12	; 0x3400000
    1580:			; <UNDEFINED> instruction: 0x46034479
    1584:	movwls	r2, #24576	; 0x6000
    1588:	stc	7, cr15, [sl, #1020]!	; 0x3fc
    158c:			; <UNDEFINED> instruction: 0x1624f8df
    1590:			; <UNDEFINED> instruction: 0x2624f8df
    1594:	tstls	r0, r9, ror r4
    1598:			; <UNDEFINED> instruction: 0x1620f8df
    159c:	blls	19278c <strspn@plt+0x191404>
    15a0:	andls	r4, r1, r9, ror r4
    15a4:			; <UNDEFINED> instruction: 0xf7ff2001
    15a8:			; <UNDEFINED> instruction: 0xf8dfee5a
    15ac:	andcs	r1, r5, #20, 12	; 0x1400000
    15b0:	ldrbtmi	r2, [r9], #-0
    15b4:	ldc	7, cr15, [r4, #1020]	; 0x3fc
    15b8:			; <UNDEFINED> instruction: 0x2608f8df
    15bc:			; <UNDEFINED> instruction: 0x4601447a
    15c0:			; <UNDEFINED> instruction: 0xf7ff2001
    15c4:	andcs	lr, r0, ip, asr #28
    15c8:	ldcl	7, cr15, [lr, #1020]!	; 0x3fc
    15cc:	strcc	pc, [ip, #2271]!	; 0x8df
    15d0:	ldmpl	r3!, {r2, r3, sp}^
    15d4:			; <UNDEFINED> instruction: 0xf7ff681f
    15d8:	pkhtbmi	lr, r2, r4, asr #27
    15dc:			; <UNDEFINED> instruction: 0xf0002800
    15e0:	ldrtmi	r8, [r8], -fp, lsl #5
    15e4:	mcr	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    15e8:	suble	r2, sp, r0, lsl #16
    15ec:	andcs	r6, r3, r3, lsl #17
    15f0:	andcc	pc, r0, sl, asr #17
    15f4:	stc	7, cr15, [lr, #1020]	; 0x3fc
    15f8:	andcs	r1, r4, r7, asr #24
    15fc:	andvc	pc, r4, sl, asr #17
    1600:			; <UNDEFINED> instruction: 0xf7ff4639
    1604:	stmdacs	r0, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    1608:	svccs	0x0000d157
    160c:			; <UNDEFINED> instruction: 0xf8dfd055
    1610:			; <UNDEFINED> instruction: 0x463a15b8
    1614:	ldrbtmi	r2, [r9], #-1
    1618:	stc	7, cr15, [lr, #1020]	; 0x3fc
    161c:	strne	pc, [ip, #2271]!	; 0x8df
    1620:	andcs	r2, r0, r5, lsl #4
    1624:			; <UNDEFINED> instruction: 0xf7ff4479
    1628:			; <UNDEFINED> instruction: 0xf8dfed5c
    162c:			; <UNDEFINED> instruction: 0xf8df2568
    1630:	ldmpl	r2!, {r5, r7, r8, sl, ip, sp}
    1634:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    1638:	andcs	r4, r1, r1, lsl #12
    163c:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1640:			; <UNDEFINED> instruction: 0xf7ff2000
    1644:			; <UNDEFINED> instruction: 0xf8dfedc2
    1648:	andcs	r3, r5, #140, 10	; 0x23000000
    164c:	strne	pc, [r8, #2271]	; 0x8df
    1650:	ldmpl	r3!, {sp}^
    1654:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1658:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    165c:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
    1660:	ldmpl	r3!, {r0, r8, sp}^
    1664:			; <UNDEFINED> instruction: 0x4602681b
    1668:			; <UNDEFINED> instruction: 0xf7ff4620
    166c:	andcs	lr, r1, r4, lsl #28
    1670:	stc	7, cr15, [sl, #1020]!	; 0x3fc
    1674:	strbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1678:	andcs	r2, r0, r5, lsl #4
    167c:			; <UNDEFINED> instruction: 0xf7ff4479
    1680:			; <UNDEFINED> instruction: 0xf7ffed30
    1684:	strb	lr, [r3], r0, asr #27
    1688:	stmdbls	r7, {r0, r2, r9, sp}
    168c:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1690:	ldrtmi	r4, [r8], -r1, lsl #12
    1694:	blx	53d6a0 <strspn@plt+0x53c318>
    1698:			; <UNDEFINED> instruction: 0xf7ff9008
    169c:	blls	23d034 <strspn@plt+0x23bcac>
    16a0:			; <UNDEFINED> instruction: 0xd1a42800
    16a4:	ldrne	pc, [r8, #-2271]!	; 0xfffff721
    16a8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    16ac:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    16b0:			; <UNDEFINED> instruction: 0x4601463a
    16b4:			; <UNDEFINED> instruction: 0xf7ff2001
    16b8:			; <UNDEFINED> instruction: 0xf8caee14
    16bc:	strt	r0, [r7], r8
    16c0:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    16c4:			; <UNDEFINED> instruction: 0xf8d358f3
    16c8:	bl	fe96d6d0 <strspn@plt+0xfe96c348>
    16cc:	cfstr32cs	mvfx0, [r1, #-44]	; 0xffffffd4
    16d0:	stmeq	fp, {r2, r8, r9, fp, sp, lr, pc}
    16d4:	mvnshi	pc, r0
    16d8:	vpadd.f32	d18, d0, d0
    16dc:	strls	r8, [r8, -fp, asr #1]
    16e0:	eorcs	sl, fp, fp, lsl #24
    16e4:	strls	r2, [fp, -r0, lsl #14]
    16e8:	strvc	lr, [r1, -r4, asr #19]
    16ec:	ldc	7, cr15, [r2, #-1020]	; 0xfffffc04
    16f0:	svclt	0x00d81e03
    16f4:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    16f8:	mcr	6, 0, r4, cr8, cr8, {0}
    16fc:			; <UNDEFINED> instruction: 0xf0003a10
    1700:	strmi	pc, [r3], pc, lsr #22
    1704:	svceq	0x0000f1b9
    1708:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
    170c:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1710:			; <UNDEFINED> instruction: 0xf8df224f
    1714:			; <UNDEFINED> instruction: 0x462014d8
    1718:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    171c:	blx	1c3d726 <strspn@plt+0x1c3c39e>
    1720:	svceq	0x0000f1b8
    1724:	adchi	pc, sl, r0
    1728:	strbvc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    172c:			; <UNDEFINED> instruction: 0xf04f1e6e
    1730:	ldrbtmi	r0, [pc], #-2304	; 1738 <strspn@plt+0x3b0>
    1734:			; <UNDEFINED> instruction: 0xf858e00c
    1738:	strtmi	r1, [r0], -r9, lsr #32
    173c:	blx	11bd746 <strspn@plt+0x11bc3be>
    1740:	ble	d2e0c <strspn@plt+0xd1a84>
    1744:			; <UNDEFINED> instruction: 0x46204639
    1748:	blx	103d752 <strspn@plt+0x103c3ca>
    174c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1750:	mvnsle	r4, sp, asr #10
    1754:	ldrne	pc, [ip], #2271	; 0x8df
    1758:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    175c:	blx	dbd766 <strspn@plt+0xdbc3de>
    1760:	ldrcc	pc, [r4], #2271	; 0x8df
    1764:			; <UNDEFINED> instruction: 0xf8df224f
    1768:			; <UNDEFINED> instruction: 0x46201494
    176c:			; <UNDEFINED> instruction: 0xf10d447b
    1770:	ldrbtmi	r0, [r9], #-2104	; 0xfffff7c8
    1774:	blx	113d77e <strspn@plt+0x113c3f6>
    1778:			; <UNDEFINED> instruction: 0xf7ff4658
    177c:	ldmib	sp, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}^
    1780:	movwcs	r2, #268	; 0x10c
    1784:	ldrbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1788:	ldrbtmi	r5, [r8], #-1163	; 0xfffffb75
    178c:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
    1790:			; <UNDEFINED> instruction: 0xf8cd9008
    1794:			; <UNDEFINED> instruction: 0xf7ff902c
    1798:			; <UNDEFINED> instruction: 0x4605edda
    179c:	subsle	r2, r7, r0, lsl #16
    17a0:	mlacc	ip, r5, r9, pc	; <UNPREDICTABLE>
    17a4:	rscsle	r2, r6, r0, lsl #22
    17a8:			; <UNDEFINED> instruction: 0x3000f9b5
    17ac:	mvnsle	r2, r7, lsl #22
    17b0:	mulcc	r8, r5, r9
    17b4:	rscle	r2, lr, r0, lsl #22
    17b8:			; <UNDEFINED> instruction: 0xf1d33b3a
    17bc:	bl	12c43c4 <strspn@plt+0x12c303c>
    17c0:			; <UNDEFINED> instruction: 0xf1bb0b03
    17c4:	mvnle	r0, r0, lsl #30
    17c8:	svceq	0x0000f1ba
    17cc:			; <UNDEFINED> instruction: 0xf105d023
    17d0:			; <UNDEFINED> instruction: 0xf8da032c
    17d4:	movwls	r2, #28676	; 0x7004
    17d8:	andls	r4, sl, #24, 12	; 0x1800000
    17dc:	bl	ffebf7e0 <strspn@plt+0xffebe458>
    17e0:	sbcsle	r2, r8, r0, lsl #16
    17e4:			; <UNDEFINED> instruction: 0xf8da68c1
    17e8:	addmi	r7, pc, #0
    17ec:	blls	1f5840 <strspn@plt+0x1f44b8>
    17f0:	ldrdvs	pc, [r8], -sl
    17f4:	blge	29305c <strspn@plt+0x291cd4>
    17f8:			; <UNDEFINED> instruction: 0xf7ff4632
    17fc:	stmdacs	r0, {r2, r5, r8, sl, fp, sp, lr, pc}
    1800:	orr	sp, r4, r2, lsl #20
    1804:	movwls	r3, #43777	; 0xab01
    1808:	blcs	28438 <strspn@plt+0x270b0>
    180c:			; <UNDEFINED> instruction: 0xf856dbc3
    1810:	addsmi	r2, r7, #35	; 0x23
    1814:			; <UNDEFINED> instruction: 0xf855d1f6
    1818:	strbmi	r0, [r6], -r8, lsl #30
    181c:	stmiavs	sl!, {r0, r3, r5, r6, fp, sp, lr}
    1820:	strgt	r6, [pc], -fp, ror #17
    1824:	stmdbvs	r9!, {r3, r5, r8, fp, sp, lr}^
    1828:	stmibvs	fp!, {r1, r3, r5, r7, r8, fp, sp, lr}^
    182c:	streq	pc, [r0, #-79]	; 0xffffffb1
    1830:	tstcs	r1, pc, lsl #12
    1834:	strbmi	r9, [r2], -r6, lsl #22
    1838:			; <UNDEFINED> instruction: 0xf88d4620
    183c:			; <UNDEFINED> instruction: 0xf0005058
    1840:			; <UNDEFINED> instruction: 0x4601fb9b
    1844:	adcle	r2, r6, r0, lsl #16
    1848:			; <UNDEFINED> instruction: 0xf7ff9808
    184c:	sbfx	lr, ip, #25, #3
    1850:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1854:			; <UNDEFINED> instruction: 0xf7ff4648
    1858:			; <UNDEFINED> instruction: 0xf1baec00
    185c:	andle	r0, r6, r0, lsl #30
    1860:	ldrdeq	pc, [r8], -sl
    1864:	bl	ffe3f868 <strspn@plt+0xffe3e4e0>
    1868:			; <UNDEFINED> instruction: 0xf7ff4650
    186c:	strdcs	lr, [r0], -r6
    1870:	stc	7, cr15, [sl], #1020	; 0x3fc
    1874:			; <UNDEFINED> instruction: 0x46b8463d
    1878:	ldr	r9, [r1, -r8, lsl #14]!
    187c:	blcs	284a4 <strspn@plt+0x2711c>
    1880:	msrhi	CPSR_fc, r0
    1884:	bl	ff5bf888 <strspn@plt+0xff5be500>
    1888:	cmnlt	r0, r5, lsl #12
    188c:	mrrc	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1890:			; <UNDEFINED> instruction: 0xf0404285
    1894:			; <UNDEFINED> instruction: 0xf7ff8153
    1898:			; <UNDEFINED> instruction: 0x4605ecd0
    189c:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    18a0:			; <UNDEFINED> instruction: 0xf0404285
    18a4:	blmi	ff5e1dd8 <strspn@plt+0xff5e0a50>
    18a8:	stmdals	r8, {r0, r1, r2, r4, r6, r7, r8, fp, lr}
    18ac:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    18b0:	movwls	r6, #30746	; 0x781a
    18b4:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    18b8:			; <UNDEFINED> instruction: 0xf0002800
    18bc:	blmi	ff4e1d8c <strspn@plt+0xff4e0a04>
    18c0:			; <UNDEFINED> instruction: 0xf8df4ed3
    18c4:	ldrbtmi	r8, [fp], #-848	; 0xfffffcb0
    18c8:	mcr	4, 0, r4, cr8, cr14, {3}
    18cc:	ldrbtmi	r3, [r8], #2704	; 0xa90
    18d0:	ldrbmi	r9, [r8], -r7, lsl #22
    18d4:	bne	43d13c <strspn@plt+0x43bdb4>
    18d8:			; <UNDEFINED> instruction: 0xf7ff681a
    18dc:	stmdacs	r0, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    18e0:	svcge	0x003ef43f
    18e4:	mulpl	r0, fp, r9
    18e8:	rscsle	r2, r1, r0, lsl #26
    18ec:			; <UNDEFINED> instruction: 0xf04f465f
    18f0:	eor	r0, r5, r0, lsl #18
    18f4:	tstle	r4, r9, lsl #26
    18f8:	movweq	lr, #39535	; 0x9a6f
    18fc:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
    1900:			; <UNDEFINED> instruction: 0xf7ff4499
    1904:	stmdavs	r3, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
    1908:	andscc	pc, r5, r3, lsr r8	; <UNPREDICTABLE>
    190c:	ldrtle	r0, [r4], #-1113	; 0xfffffba7
    1910:	movweq	pc, #16421	; 0x4025	; <UNPREDICTABLE>
    1914:	eorsle	r2, r0, r9, lsl #22
    1918:	subsmi	r1, r3, #936	; 0x3a8
    191c:	bllt	18d1e70 <strspn@plt+0x18d0ae8>
    1920:	eorle	r2, sl, sl, lsl #26
    1924:	ble	c8cd2c <strspn@plt+0xc8b9a4>
    1928:	bne	fe43d190 <strspn@plt+0xfe43be08>
    192c:	strtmi	fp, [r0], -sl, ror #5
    1930:	blx	19bd938 <strspn@plt+0x19bc5b0>
    1934:	svcpl	0x0001f917
    1938:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    193c:	sbcle	r2, r7, r0, lsl #26
    1940:	svclt	0x00182d0a
    1944:	svceq	0x004ff1b9
    1948:			; <UNDEFINED> instruction: 0xf1b9d1d4
    194c:	stcle	15, cr0, [r8], {78}	; 0x4e
    1950:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1954:			; <UNDEFINED> instruction: 0x46204631
    1958:	blx	e3d960 <strspn@plt+0xe3c5d8>
    195c:	svceq	0x004ff1b9
    1960:			; <UNDEFINED> instruction: 0x4641d1f6
    1964:			; <UNDEFINED> instruction: 0xf0004620
    1968:	vstrcs	s30, [r9, #-196]	; 0xffffff3c
    196c:	rschi	pc, r3, r0
    1970:			; <UNDEFINED> instruction: 0xf04f2d0a
    1974:	sbcsle	r0, sp, r0, lsl #18
    1978:	smlabtcs	r1, r3, r7, lr
    197c:			; <UNDEFINED> instruction: 0xf0004620
    1980:	ldmib	sp, {r0, r1, r9, fp, ip, sp, lr, pc}^
    1984:	lfmne	f3, 2, [r9], {12}
    1988:	ldrbpl	r9, [r5], #268	; 0x10c
    198c:	stmdbge	lr, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1990:			; <UNDEFINED> instruction: 0xf0854620
    1994:			; <UNDEFINED> instruction: 0xf88d0540
    1998:			; <UNDEFINED> instruction: 0xf88d303a
    199c:	cmpcs	lr, #57	; 0x39
    19a0:	eorscc	pc, r8, sp, lsl #17
    19a4:	blx	4bd9ac <strspn@plt+0x4bc624>
    19a8:	adcscs	lr, r4, r4, asr #15
    19ac:	bl	fecbf9b0 <strspn@plt+0xfecbe628>
    19b0:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    19b4:			; <UNDEFINED> instruction: 0xf04fbfd8
    19b8:			; <UNDEFINED> instruction: 0xf1090940
    19bc:	tstls	r7, r1, lsl #2
    19c0:			; <UNDEFINED> instruction: 0xf0004608
    19c4:	stmdbls	r7, {r0, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
    19c8:			; <UNDEFINED> instruction: 0xf7ff9007
    19cc:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    19d0:	addhi	pc, sp, r0, asr #32
    19d4:			; <UNDEFINED> instruction: 0xf8039b07
    19d8:			; <UNDEFINED> instruction: 0xf7ff0009
    19dc:	pkhbtmi	lr, r1, r4, lsl #22
    19e0:			; <UNDEFINED> instruction: 0xf990b110
    19e4:	stmiblt	fp!, {ip, sp}
    19e8:	bl	93f9ec <strspn@plt+0x93e664>
    19ec:	bl	5bf9f0 <strspn@plt+0x5be668>
    19f0:	rsbsle	r2, r8, r0, lsl #16
    19f4:	ldrdls	pc, [r0], -r0
    19f8:	svceq	0x0000f1b9
    19fc:	stmibmi	r6, {r1, r3, r8, ip, lr, pc}
    1a00:	andcs	r4, r5, #72, 12	; 0x4800000
    1a04:	andsls	pc, r4, #14614528	; 0xdf0000
    1a08:			; <UNDEFINED> instruction: 0xf7ff4479
    1a0c:	ldrbtmi	lr, [r9], #2922	; 0xb6a
    1a10:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1a14:			; <UNDEFINED> instruction: 0xf7ff2001
    1a18:	strmi	lr, [r7], -r4, ror #23
    1a1c:	stmdacs	r0, {r0, r3, ip, pc}
    1a20:	ldmdbmi	pc!, {r0, r2, r3, r4, r6, ip, lr, pc}^	; <UNPREDICTABLE>
    1a24:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1a28:	stc	7, cr15, [r4], {255}	; 0xff
    1a2c:	strcc	fp, [r5, -r8, lsl #18]
    1a30:	svcge	0x000a9709
    1a34:			; <UNDEFINED> instruction: 0xf7ff4638
    1a38:	ldrtmi	lr, [r8], -r8, asr #22
    1a3c:	bl	12bfa40 <strspn@plt+0x12be6b8>
    1a40:			; <UNDEFINED> instruction: 0xb1204607
    1a44:	bl	153fa48 <strspn@plt+0x153e6c0>
    1a48:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    1a4c:			; <UNDEFINED> instruction: 0x4638d05a
    1a50:	bl	ff33fa54 <strspn@plt+0xff33e6cc>
    1a54:	ldmdbmi	r4!, {r0, r1, r4, r5, r6, r8, r9, fp, lr}^
    1a58:	stceq	0, cr15, [r0], {79}	; 0x4f
    1a5c:	subcs	r4, pc, #2063597568	; 0x7b000000
    1a60:	ldrtmi	r4, [r8], #-1145	; 0xfffffb87
    1a64:	stcgt	8, cr15, [r1], {-0}
    1a68:			; <UNDEFINED> instruction: 0xf0004620
    1a6c:	stmdbmi	pc!, {r0, r3, r6, r7, r8, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1a70:	andcs	r2, r0, r5, lsl #4
    1a74:			; <UNDEFINED> instruction: 0xf7ff4479
    1a78:	stmdbls	r9, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
    1a7c:	mvnscc	pc, #79	; 0x4f
    1a80:	strls	r2, [r4, -r1, lsl #4]
    1a84:			; <UNDEFINED> instruction: 0xf8cd9103
    1a88:	cdp	0, 1, cr9, cr8, cr4, {0}
    1a8c:	andls	r1, r0, r0, lsl sl
    1a90:	andls	r9, r2, r7, lsl #16
    1a94:			; <UNDEFINED> instruction: 0xf7ff4658
    1a98:	stmdbmi	r5!, {r1, r4, r5, r6, sl, fp, sp, lr, pc}^
    1a9c:	strtmi	r2, [r0], -pc, asr #6
    1aa0:			; <UNDEFINED> instruction: 0x461a4479
    1aa4:	andlt	pc, r0, sp, asr #17
    1aa8:			; <UNDEFINED> instruction: 0xf9aaf000
    1aac:			; <UNDEFINED> instruction: 0xf7ff9807
    1ab0:			; <UNDEFINED> instruction: 0x4638ead4
    1ab4:	b	ff43fab8 <strspn@plt+0xff43e730>
    1ab8:			; <UNDEFINED> instruction: 0xf854e628
    1abc:	ldrtmi	r0, [r9], -fp, lsr #32
    1ac0:	bl	ff7bfac4 <strspn@plt+0xff7be73c>
    1ac4:			; <UNDEFINED> instruction: 0xf47f2800
    1ac8:			; <UNDEFINED> instruction: 0xf854ae0a
    1acc:	strmi	r3, [r5], -fp, lsr #32
    1ad0:	movwls	r4, #34432	; 0x8680
    1ad4:	blmi	12fb2ec <strspn@plt+0x12f9f64>
    1ad8:	movwls	r5, #30963	; 0x78f3
    1adc:	blmi	157b6a0 <strspn@plt+0x157a318>
    1ae0:	movwls	r4, #38011	; 0x947b
    1ae4:			; <UNDEFINED> instruction: 0xf8dfe7a5
    1ae8:	ldrbtmi	r9, [r9], #336	; 0x150
    1aec:	stmdals	r7, {r1, r4, r7, r8, r9, sl, sp, lr, pc}
    1af0:			; <UNDEFINED> instruction: 0xf7ff9707
    1af4:			; <UNDEFINED> instruction: 0xe770eab2
    1af8:	andcs	r4, ip, #80, 18	; 0x140000
    1afc:	ldrbtmi	r2, [r9], #-1
    1b00:	bl	6bfb04 <strspn@plt+0x6be77c>
    1b04:	andcs	r4, r1, lr, asr #18
    1b08:			; <UNDEFINED> instruction: 0xf7ff4479
    1b0c:	stmdbmi	sp, {r1, r2, r4, r8, r9, fp, sp, lr, pc}^
    1b10:	andcs	r4, r5, #88, 12	; 0x5800000
    1b14:			; <UNDEFINED> instruction: 0xf7ff4479
    1b18:	strmi	lr, [r1], -r4, ror #21
    1b1c:			; <UNDEFINED> instruction: 0xf7ff2001
    1b20:	stmdbmi	r9, {r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    1b24:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1b28:	b	ff6bfb2c <strspn@plt+0xff6be7a4>
    1b2c:	strmi	r9, [r1], -r8, lsl #20
    1b30:			; <UNDEFINED> instruction: 0xf7ff2001
    1b34:			; <UNDEFINED> instruction: 0xf04feb02
    1b38:	ldrb	r0, [sp], r0, lsl #18
    1b3c:	andcs	r4, r5, #1097728	; 0x10c000
    1b40:	ldrbtmi	r2, [r9], #-0
    1b44:	b	ff33fb48 <strspn@plt+0xff33e7c0>
    1b48:	strmi	r9, [r1], -r8, lsl #20
    1b4c:			; <UNDEFINED> instruction: 0xf7ff2001
    1b50:	svclt	0x0000ebc8
    1b54:	andeq	r3, r1, r2, asr #21
    1b58:	andeq	r0, r0, ip, asr r1
    1b5c:	andeq	r2, r0, r0, lsl #16
    1b60:	andeq	r2, r0, r2, asr #14
    1b64:	andeq	r3, r1, ip, lsl r9
    1b68:	andeq	r2, r0, r0, lsl r7
    1b6c:	andeq	r2, r0, r8, ror #18
    1b70:	andeq	r0, r0, pc, lsr #21
    1b74:	andeq	r3, r1, sl, ror #20
    1b78:	andeq	r2, r0, r8, ror #14
    1b7c:	andeq	r0, r0, r4, lsl #3
    1b80:			; <UNDEFINED> instruction: 0x000026ba
    1b84:			; <UNDEFINED> instruction: 0x000026b8
    1b88:	andeq	r0, r0, r4, ror r1
    1b8c:	andeq	r2, r0, lr, ror #13
    1b90:	andeq	r2, r0, r4, ror #13
    1b94:	andeq	r0, r0, ip, ror r1
    1b98:	andeq	r2, r0, r0, ror #13
    1b9c:	andeq	r2, r0, ip, ror #13
    1ba0:	andeq	r2, r0, r4, ror #13
    1ba4:	andeq	r2, r0, r8, lsl #14
    1ba8:	andeq	r2, r0, r8, lsr r7
    1bac:	andeq	r2, r0, r0, asr r7
    1bb0:	andeq	r2, r0, r8, asr r7
    1bb4:	andeq	r2, r0, r4, ror r7
    1bb8:	andeq	r2, r0, ip, asr #14
    1bbc:	andeq	r2, r0, r4, asr r7
    1bc0:	andeq	r2, r0, r6, ror #14
    1bc4:	andeq	r2, r0, r8, ror r7
    1bc8:	muleq	r0, sl, r4
    1bcc:	andeq	r2, r0, r8, ror r5
    1bd0:	andeq	r2, r0, r4, ror r5
    1bd4:	andeq	r0, r0, r4, ror #2
    1bd8:	andeq	r2, r0, r8, ror #13
    1bdc:	muleq	r0, r4, r4
    1be0:	andeq	r2, r0, r2, ror #9
    1be4:	andeq	r0, r0, r0, ror #2
    1be8:	andeq	r2, r0, ip, lsl #13
    1bec:	andeq	r2, r0, sl, asr #13
    1bf0:	andeq	r2, r0, r2, ror r6
    1bf4:	andeq	r2, r0, r6, lsl #13
    1bf8:	andeq	r2, r0, r8, lsr r6
    1bfc:	andeq	r2, r0, r2, ror r6
    1c00:	muleq	r0, r2, r6
    1c04:	andeq	r0, r0, ip, ror #2
    1c08:	andeq	r2, r0, lr, asr r5
    1c0c:	andeq	r2, r0, sl, asr r5
    1c10:	ldrdeq	r2, [r0], -ip
    1c14:	andeq	r2, r0, r2, lsl r5
    1c18:	andeq	r2, r0, r4, ror #6
    1c1c:	andeq	r2, r0, sl, asr #1
    1c20:	andeq	r2, r0, lr, asr r3
    1c24:	andeq	r2, r0, r8, asr #6
    1c28:	andeq	r2, r0, r8, asr #6
    1c2c:	andeq	r2, r0, ip, lsr r3
    1c30:	andeq	r2, r0, r8, lsr r3
    1c34:	andeq	r2, r0, r4
    1c38:	strdeq	r1, [r0], -r6
    1c3c:			; <UNDEFINED> instruction: 0x00001fb2
    1c40:	andeq	r2, r0, r4, lsl #5
    1c44:	andeq	r2, r0, r4, lsl r3
    1c48:	andeq	r2, r0, sl, ror #5
    1c4c:	andeq	r2, r0, sl, lsr #5
    1c50:	bleq	3dd94 <strspn@plt+0x3ca0c>
    1c54:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1c58:	strbtmi	fp, [sl], -r2, lsl #24
    1c5c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1c60:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1c64:	ldrmi	sl, [sl], #776	; 0x308
    1c68:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1c6c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1c70:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1c74:			; <UNDEFINED> instruction: 0xf85a4b06
    1c78:	stmdami	r6, {r0, r1, ip, sp}
    1c7c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1c80:	b	fe13fc84 <strspn@plt+0xfe13e8fc>
    1c84:	bl	173fc88 <strspn@plt+0x173e900>
    1c88:	strdeq	r3, [r1], -r0
    1c8c:	andeq	r0, r0, r0, asr r1
    1c90:	andeq	r0, r0, r0, ror r1
    1c94:	andeq	r0, r0, r8, ror r1
    1c98:	ldr	r3, [pc, #20]	; 1cb4 <strspn@plt+0x92c>
    1c9c:	ldr	r2, [pc, #20]	; 1cb8 <strspn@plt+0x930>
    1ca0:	add	r3, pc, r3
    1ca4:	ldr	r2, [r3, r2]
    1ca8:	cmp	r2, #0
    1cac:	bxeq	lr
    1cb0:	b	1198 <__gmon_start__@plt>
    1cb4:	ldrdeq	r3, [r1], -r0
    1cb8:	andeq	r0, r0, r8, ror #2
    1cbc:	blmi	1d3cdc <strspn@plt+0x1d2954>
    1cc0:	bmi	1d2ea8 <strspn@plt+0x1d1b20>
    1cc4:	addmi	r4, r3, #2063597568	; 0x7b000000
    1cc8:	andle	r4, r3, sl, ror r4
    1ccc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1cd0:	ldrmi	fp, [r8, -r3, lsl #2]
    1cd4:	svclt	0x00004770
    1cd8:	andeq	r3, r1, r8, asr #6
    1cdc:	andeq	r3, r1, r4, asr #6
    1ce0:	andeq	r3, r1, ip, lsr #3
    1ce4:	andeq	r0, r0, r8, asr r1
    1ce8:	stmdbmi	r9, {r3, fp, lr}
    1cec:	bmi	252ed4 <strspn@plt+0x251b4c>
    1cf0:	bne	252edc <strspn@plt+0x251b54>
    1cf4:	svceq	0x00cb447a
    1cf8:			; <UNDEFINED> instruction: 0x01a1eb03
    1cfc:	andle	r1, r3, r9, asr #32
    1d00:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d04:	ldrmi	fp, [r8, -r3, lsl #2]
    1d08:	svclt	0x00004770
    1d0c:	andeq	r3, r1, ip, lsl r3
    1d10:	andeq	r3, r1, r8, lsl r3
    1d14:	andeq	r3, r1, r0, lsl #3
    1d18:	andeq	r0, r0, r0, lsl #3
    1d1c:	blmi	2af144 <strspn@plt+0x2addbc>
    1d20:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1d24:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1d28:	blmi	2702dc <strspn@plt+0x26ef54>
    1d2c:	ldrdlt	r5, [r3, -r3]!
    1d30:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1d34:			; <UNDEFINED> instruction: 0xf7ff6818
    1d38:			; <UNDEFINED> instruction: 0xf7ffe960
    1d3c:	blmi	1c1c40 <strspn@plt+0x1c08b8>
    1d40:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1d44:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1d48:	andeq	r3, r1, r6, ror #5
    1d4c:	andeq	r3, r1, r0, asr r1
    1d50:	andeq	r0, r0, r4, asr r1
    1d54:	andeq	r3, r1, lr, asr #5
    1d58:	andeq	r3, r1, r6, asr #5
    1d5c:	svclt	0x0000e7c4
    1d60:			; <UNDEFINED> instruction: 0x4604b510
    1d64:	b	33fd68 <strspn@plt+0x33e9e0>
    1d68:	svclt	0x00181e23
    1d6c:	stmdacs	r0, {r0, r8, r9, sp}
    1d70:	movwcs	fp, #3864	; 0xf18
    1d74:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    1d78:	strtmi	r4, [r2], -r2, lsl #18
    1d7c:	ldrbtmi	r2, [r9], #-1
    1d80:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d84:	andeq	r1, r0, r2, lsr sp
    1d88:			; <UNDEFINED> instruction: 0x4604b538
    1d8c:	tstlt	sp, r5, lsl #16
    1d90:	bne	ffadbea4 <strspn@plt+0xffadab1c>
    1d94:	andsle	r4, r0, #-1342177272	; 0xb0000008
    1d98:	svclt	0x002c2980
    1d9c:	strcc	r1, [r0, #2157]	; 0x86d
    1da0:	eorvs	r6, r5, r0, lsr #17
    1da4:			; <UNDEFINED> instruction: 0xf7ff4629
    1da8:			; <UNDEFINED> instruction: 0x1e2be9bc
    1dac:	movwcs	fp, #7960	; 0x1f18
    1db0:	svclt	0x00182800
    1db4:	stmdblt	fp, {r8, r9, sp}
    1db8:	ldclt	0, cr6, [r8, #-640]!	; 0xfffffd80
    1dbc:	strtmi	r4, [sl], -r2, lsl #18
    1dc0:	ldrbtmi	r2, [r9], #-1
    1dc4:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dc8:	andeq	r1, r0, lr, ror #25
    1dcc:			; <UNDEFINED> instruction: 0x4604b570
    1dd0:	strmi	fp, [r8], -r2, lsl #1
    1dd4:			; <UNDEFINED> instruction: 0xf7ff460e
    1dd8:	mcrrne	10, 0, lr, r2, cr10
    1ddc:	strtmi	r4, [r0], -r5, lsl #12
    1de0:	ldrmi	r9, [r1], -r1, lsl #4
    1de4:			; <UNDEFINED> instruction: 0xffd0f7ff
    1de8:	ldrdcc	lr, [r1], -r4
    1dec:	ldrtmi	r9, [r1], -r1, lsl #20
    1df0:			; <UNDEFINED> instruction: 0xf7ff4418
    1df4:	stmdavs	r0!, {r3, r4, r6, r8, fp, sp, lr, pc}^
    1df8:	rsbvs	r4, r0, r8, lsr #8
    1dfc:	ldcllt	0, cr11, [r0, #-8]!
    1e00:	tstcs	r0, lr, lsl #8
    1e04:	blmi	9d46a4 <strspn@plt+0x9d331c>
    1e08:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1e0c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    1e10:	strmi	sl, [r4], -r9, lsl #26
    1e14:	blvc	13ff70 <strspn@plt+0x13ebe8>
    1e18:	movwls	r6, #14363	; 0x381b
    1e1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1e20:			; <UNDEFINED> instruction: 0xffb2f7ff
    1e24:	ldrdvs	lr, [r0, -r4]
    1e28:			; <UNDEFINED> instruction: 0xf04f68a0
    1e2c:	bne	1d8ee30 <strspn@plt+0x1d8daa8>
    1e30:	strmi	r2, [r8], #-513	; 0xfffffdff
    1e34:	strvc	lr, [r0, #-2509]	; 0xfffff633
    1e38:	strls	r4, [r2, #-1585]	; 0xfffff9cf
    1e3c:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e40:	b	1bd2908 <strspn@plt+0x1bd1580>
    1e44:	b	13c2a4c <strspn@plt+0x13c16c4>
    1e48:	svclt	0x003873d3
    1e4c:	ldmiblt	r3, {r8, r9, sp}
    1e50:	bmi	54be58 <strspn@plt+0x54aad0>
    1e54:	svclt	0x00c84b13
    1e58:	ldrbtmi	r6, [sl], #-2145	; 0xfffff79f
    1e5c:	stmdane	r0, {r2, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    1e60:	ldmpl	r3, {r5, r6, sp, lr}^
    1e64:	blls	dbed4 <strspn@plt+0xdab4c>
    1e68:	tstle	r6, sl, asr r0
    1e6c:	pop	{r2, ip, sp, pc}
    1e70:	strdlt	r4, [r3], -r0
    1e74:	mcrrne	7, 7, r4, r1, cr0
    1e78:			; <UNDEFINED> instruction: 0xf7ff4620
    1e7c:	ldmib	r4, {r0, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    1e80:	stmib	sp, {ip}^
    1e84:			; <UNDEFINED> instruction: 0xf04f7500
    1e88:	stmiavs	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    1e8c:	andcs	r1, r1, #36864	; 0x9000
    1e90:	ldrtmi	r9, [r0], #-1282	; 0xfffffafe
    1e94:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e98:			; <UNDEFINED> instruction: 0xf7ffe7da
    1e9c:	svclt	0x0000e930
    1ea0:	andeq	r3, r1, ip, rrx
    1ea4:	andeq	r0, r0, ip, asr r1
    1ea8:	andeq	r3, r1, sl, lsl r0
    1eac:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1eb0:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1eb4:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1eb8:			; <UNDEFINED> instruction: 0xf7ff4620
    1ebc:			; <UNDEFINED> instruction: 0x4607e950
    1ec0:			; <UNDEFINED> instruction: 0xf7ff4620
    1ec4:			; <UNDEFINED> instruction: 0x4606e8d6
    1ec8:			; <UNDEFINED> instruction: 0xf7ff4620
    1ecc:	strmi	lr, [r4], -r6, ror #19
    1ed0:			; <UNDEFINED> instruction: 0xb128bb66
    1ed4:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ed8:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1edc:	tstle	r7, r9, lsl #22
    1ee0:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1ee4:			; <UNDEFINED> instruction: 0x4620681c
    1ee8:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1eec:	strtmi	r4, [r0], -r6, lsl #12
    1ef0:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ef4:	strtmi	r4, [r0], -r5, lsl #12
    1ef8:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1efc:	bllt	f53714 <strspn@plt+0xf5238c>
    1f00:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1f04:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f08:	blcs	25bf1c <strspn@plt+0x25ab94>
    1f0c:	ldfltp	f5, [r8, #44]!	; 0x2c
    1f10:	rscle	r2, r5, r0, lsr #22
    1f14:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1f18:	andcs	r2, r0, r5, lsl #4
    1f1c:			; <UNDEFINED> instruction: 0xf7ff4479
    1f20:			; <UNDEFINED> instruction: 0xf7ffe8e0
    1f24:	andcs	lr, r1, r4, ror #19
    1f28:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f2c:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f30:	stccs	8, cr6, [r0], {3}
    1f34:	blcs	8366ec <strspn@plt+0x835364>
    1f38:	andvs	fp, r4, r8, lsl pc
    1f3c:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1f40:	andcs	r2, r0, r5, lsl #4
    1f44:			; <UNDEFINED> instruction: 0xf7ff4479
    1f48:			; <UNDEFINED> instruction: 0xf7ffe8cc
    1f4c:	ubfx	lr, ip, #18, #11
    1f50:	mvnle	r2, r0, lsl #16
    1f54:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f58:	blcs	81bf6c <strspn@plt+0x81abe4>
    1f5c:	andvs	fp, r4, r8, lsl pc
    1f60:	svclt	0x0000e7e1
    1f64:	andeq	r2, r1, r2, asr #31
    1f68:	andeq	r0, r0, r4, ror r1
    1f6c:	andeq	r0, r0, r4, ror #2
    1f70:			; <UNDEFINED> instruction: 0x00001bb0
    1f74:	andeq	r1, r0, r8, lsl #23
    1f78:	svcmi	0x00f0e92d
    1f7c:	ldmibmi	r1!, {r1, r2, r3, r9, sl, lr}
    1f80:	blmi	fec539e8 <strspn@plt+0xfec52660>
    1f84:	ldrbtmi	r2, [r9], #-3590	; 0xfffff1fa
    1f88:	stmiapl	fp, {r0, r2, r4, r5, r7, ip, sp, pc}^
    1f8c:	teqls	r3, #1769472	; 0x1b0000
    1f90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1f94:	stcmi	8, cr13, [sp, #400]!	; 0x190
    1f98:			; <UNDEFINED> instruction: 0xf8df23ff
    1f9c:			; <UNDEFINED> instruction: 0x4604c2b4
    1fa0:	svcmi	0x00ac447d
    1fa4:	bvs	fe83f3c0 <strspn@plt+0xfe83e038>
    1fa8:	andls	r4, r2, #252, 8	; 0xfc000000
    1fac:			; <UNDEFINED> instruction: 0x4619447f
    1fb0:	ldrbmi	r2, [r0], -r1, lsl #4
    1fb4:			; <UNDEFINED> instruction: 0x7c00e9cd
    1fb8:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fbc:	ldmdale	r4!, {r1, r2, r3, r4, r5, r6, r7, fp, sp}
    1fc0:			; <UNDEFINED> instruction: 0xf6402200
    1fc4:	ldrbmi	r0, [r0], -r1, lsl #2
    1fc8:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fcc:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    1fd0:			; <UNDEFINED> instruction: 0x46b2db78
    1fd4:	bl	12e514 <strspn@plt+0x12d18c>
    1fd8:	strtmi	r0, [r2], -r6, asr #3
    1fdc:	beq	3e120 <strspn@plt+0x3cd98>
    1fe0:	andcc	r6, r8, #5439488	; 0x530000
    1fe4:	ldrmi	r4, [sl], #650	; 0x28a
    1fe8:	strcs	sp, [r0, #-506]	; 0xfffffe06
    1fec:			; <UNDEFINED> instruction: 0x46214632
    1ff0:			; <UNDEFINED> instruction: 0xf7ff4648
    1ff4:	strmi	lr, [r2, #2380]	; 0x94c
    1ff8:	vmax.u8	d20, d0, d7
    1ffc:	stmdacs	r0, {r1, r2, r5, r7, pc}
    2000:			; <UNDEFINED> instruction: 0xf7ffda7d
    2004:	stmdavs	r3, {r1, r2, r8, fp, sp, lr, pc}
    2008:			; <UNDEFINED> instruction: 0xf0402b0b
    200c:	stccs	0, cr8, [r0, #-652]	; 0xfffffd74
    2010:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
    2014:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2018:	vmlal.s8	q9, d0, d0
    201c:	ldrsbtle	r8, [r1], -r2
    2020:			; <UNDEFINED> instruction: 0xf7ff4648
    2024:			; <UNDEFINED> instruction: 0x4628e99a
    2028:	stmibmi	fp, {r1, r2, r3, sp, lr, pc}
    202c:	andcs	r2, r0, r5, lsl #4
    2030:			; <UNDEFINED> instruction: 0xf7ff4479
    2034:	vtst.8	q15, q0, q3
    2038:			; <UNDEFINED> instruction: 0x461943ff
    203c:	andls	r2, r0, r1, lsl #4
    2040:			; <UNDEFINED> instruction: 0xf7ff4628
    2044:			; <UNDEFINED> instruction: 0x4628e99c
    2048:	blmi	1fd4a60 <strspn@plt+0x1fd36d8>
    204c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2050:	blls	cdc0c0 <strspn@plt+0xcdad38>
    2054:			; <UNDEFINED> instruction: 0xf040405a
    2058:	eorslt	r8, r5, sl, ror #1
    205c:	svchi	0x00f0e8bd
    2060:	andcs	r4, r5, #2080768	; 0x1fc000
    2064:	ldclmi	0, cr2, [pc], #-0	; 206c <strspn@plt+0xce4>
    2068:			; <UNDEFINED> instruction: 0xf7ff4479
    206c:	ldrbtmi	lr, [ip], #-2106	; 0xfffff7c6
    2070:	mvnsmi	pc, #64, 4
    2074:	ldrmi	r2, [r9], -r1, lsl #4
    2078:	strtmi	r9, [r0], -r0
    207c:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2080:	strb	r4, [r1, r0, lsr #12]!
    2084:	andcs	r4, lr, r9, lsr #12
    2088:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    208c:	andcs	r4, pc, r9, lsr #12
    2090:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2094:	tstls	r5, r3, lsl r9
    2098:			; <UNDEFINED> instruction: 0xf7ff4608
    209c:			; <UNDEFINED> instruction: 0x462ae916
    20a0:	andcs	r9, r2, r5, lsl #18
    20a4:	svc	0x00ccf7fe
    20a8:			; <UNDEFINED> instruction: 0xf7ff4640
    20ac:	tstcs	r3, lr, lsr #16
    20b0:	strcs	r4, [r1, #-1608]	; 0xfffff9b8
    20b4:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    20b8:	vld4.8	{d2,d4,d6,d8}, [r0], r4
    20bc:			; <UNDEFINED> instruction: 0xf7ff6200
    20c0:			; <UNDEFINED> instruction: 0xe793e8f2
    20c4:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20c8:	stccs	8, cr6, [sp], {4}
    20cc:	ldccs	15, cr11, [r0], {24}
    20d0:	strcs	fp, [r1], #-3852	; 0xfffff0f4
    20d4:	eorsle	r2, r1, r0, lsl #8
    20d8:	vceq.f32	q10, q0, <illegal reg q9.5>
    20dc:			; <UNDEFINED> instruction: 0x461943ff
    20e0:	ldrbtmi	r2, [lr], #-513	; 0xfffffdff
    20e4:			; <UNDEFINED> instruction: 0xf8cd4628
    20e8:	strls	sl, [r0], -r4
    20ec:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    20f0:	mvnsmi	pc, #64, 4
    20f4:	stmdale	r3!, {r3, r4, r7, r9, lr}
    20f8:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
    20fc:			; <UNDEFINED> instruction: 0xf10de7a4
    2100:	bl	fea84d78 <strspn@plt+0xfea839f0>
    2104:	ldrbmi	r0, [ip, #-2560]	; 0xfffff600
    2108:	rscseq	sp, r2, r5
    210c:	teqcs	r0, #34603008	; 0x2100000
    2110:			; <UNDEFINED> instruction: 0xf7fe4658
    2114:	blls	23df8c <strspn@plt+0x23cc04>
    2118:	addsmi	r4, pc, #92, 12	; 0x5c00000
    211c:	strcc	sp, [r8], #-2821	; 0xfffff4fb
    2120:			; <UNDEFINED> instruction: 0x3e011aff
    2124:	adcsmi	r6, fp, #6488064	; 0x630000
    2128:	svccs	0x0000ddf9
    212c:	svcge	0x005ef43f
    2130:	blne	ff6dc1c0 <strspn@plt+0xff6dae38>
    2134:	ldrmi	r6, [r7], #-99	; 0xffffff9d
    2138:	ldrb	r6, [r7, -r7, lsr #32]
    213c:	str	r2, [r3, r0]
    2140:	strtmi	r4, [r0], -fp, asr #18
    2144:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2148:	stccs	7, cr14, [r0, #-460]	; 0xfffffe34
    214c:	strdcs	sp, [r0], -r6
    2150:	svc	0x009cf7fe
    2154:	svclt	0x00182b05
    2158:	svclt	0x000c2b13
    215c:	strcs	r2, [r0], #-1025	; 0xfffffbff
    2160:			; <UNDEFINED> instruction: 0x4648d0f3
    2164:	svc	0x003cf7fe
    2168:	strbmi	r4, [r8], -r6, lsl #12
    216c:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2170:	movweq	lr, #2646	; 0xa56
    2174:	stfcsd	f5, [r0, #-312]	; 0xfffffec8
    2178:	ldfmid	f5, [lr], #-388	; 0xfffffe7c
    217c:	mvnsmi	pc, #64, 4
    2180:			; <UNDEFINED> instruction: 0x46194e3d
    2184:	andcs	r4, r1, #124, 8	; 0x7c000000
    2188:			; <UNDEFINED> instruction: 0xf504447e
    218c:	strtmi	r6, [r0], -r0, lsr #15
    2190:	strls	r9, [r0], -r1, lsl #14
    2194:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2198:	mvnsmi	pc, #64, 4
    219c:	stmible	fp!, {r3, r4, r7, r9, lr}
    21a0:	andcs	r4, r5, #884736	; 0xd8000
    21a4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    21a8:	svc	0x009af7fe
    21ac:	mvnsmi	pc, #64, 4
    21b0:	andcs	r4, r1, #26214400	; 0x1900000
    21b4:	streq	lr, [r0, -sp, asr #19]
    21b8:			; <UNDEFINED> instruction: 0xf7ff4620
    21bc:	strtmi	lr, [r0], -r0, ror #17
    21c0:	stmdbmi	pc!, {r1, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    21c4:	strtmi	r2, [r8], -r5, lsl #4
    21c8:	ldrbtmi	r4, [r9], #-3118	; 0xfffff3d2
    21cc:	svc	0x0088f7fe
    21d0:	vqshl.s8	q10, q14, q0
    21d4:	andcs	r4, r1, #-67108861	; 0xfc000003
    21d8:	andls	r4, r0, r9, lsl r6
    21dc:			; <UNDEFINED> instruction: 0xf7ff4620
    21e0:	vadd.i8	q15, q8, q7
    21e4:	addsmi	r4, r8, #-134217725	; 0xf8000003
    21e8:	strbmi	sp, [r8], -r5, lsl #16
    21ec:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21f0:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    21f4:	stmdbmi	r5!, {r3, r5, r8, r9, sl, sp, lr, pc}
    21f8:	andcs	r4, r5, #40, 12	; 0x2800000
    21fc:			; <UNDEFINED> instruction: 0xf7fe4479
    2200:	vrecps.f32	q15, q0, q8
    2204:			; <UNDEFINED> instruction: 0x461943ff
    2208:	andls	r2, r0, r1, lsl #4
    220c:			; <UNDEFINED> instruction: 0xf7ff4620
    2210:			; <UNDEFINED> instruction: 0xe7eae8b6
    2214:			; <UNDEFINED> instruction: 0x4620491e
    2218:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    221c:	svc	0x0060f7fe
    2220:	ldrbtmi	r4, [r9], #-2332	; 0xfffff6e4
    2224:	lslvs	pc, r1, #10	; <UNPREDICTABLE>
    2228:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    222c:			; <UNDEFINED> instruction: 0xf7fee7a3
    2230:	strbmi	lr, [r8], -r6, ror #30
    2234:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2238:			; <UNDEFINED> instruction: 0xf7fe2001
    223c:	andcs	lr, r1, r8, lsr #30
    2240:	svc	0x0024f7fe
    2244:	andeq	r2, r1, lr, ror #29
    2248:	andeq	r0, r0, ip, asr r1
    224c:	andeq	r3, r1, ip, rrx
    2250:	ldrdeq	r1, [r0], -ip
    2254:	strdeq	r1, [r0], -r4
    2258:	andeq	r1, r0, r8, ror lr
    225c:	andeq	r2, r1, r8, lsr #28
    2260:	andeq	r1, r0, r8, lsl lr
    2264:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    2268:	andeq	r1, r0, r2, ror #27
    226c:	andeq	r2, r1, r2, lsl pc
    2270:	andeq	r1, r0, r6, lsl #27
    2274:	andeq	r2, r1, r8, lsl #29
    2278:	andeq	r1, r0, ip, lsr sp
    227c:	andeq	r1, r0, lr, asr sp
    2280:	andeq	r1, r0, lr, lsl #26
    2284:	andeq	r2, r1, ip, lsr lr
    2288:	andeq	r2, r1, sl, lsl lr
    228c:	andeq	r1, r0, r8, ror #25
    2290:	ldrdeq	r1, [r0], -r6
    2294:	andeq	r2, r1, sl, ror #27
    2298:	andvs	r2, fp, r0, lsl #6
    229c:			; <UNDEFINED> instruction: 0xb328b410
    22a0:	mulmi	r0, r0, r9
    22a4:	tstle	ip, pc, lsr #24
    22a8:	mulcc	r1, r0, r9
    22ac:	andcc	r4, r1, r4, lsl #12
    22b0:	rscsle	r2, r9, pc, lsr #22
    22b4:	andvs	r2, fp, r1, lsl #6
    22b8:	mulcc	r1, r4, r9
    22bc:	svclt	0x00182b2f
    22c0:	andle	r2, sl, r0, lsl #22
    22c4:			; <UNDEFINED> instruction: 0xf1c04603
    22c8:	ldmdane	sl, {r1}
    22cc:			; <UNDEFINED> instruction: 0xf913600a
    22d0:	bcs	dedc <strspn@plt+0xcb54>
    22d4:	bcs	bf1f3c <strspn@plt+0xbf0bb4>
    22d8:			; <UNDEFINED> instruction: 0x4620d1f7
    22dc:	blmi	140458 <strspn@plt+0x13f0d0>
    22e0:	stccs	7, cr4, [r0], {112}	; 0x70
    22e4:			; <UNDEFINED> instruction: 0x4604d0f9
    22e8:	strb	r3, [r3, r1]!
    22ec:	ldrb	r4, [r4, r4, lsl #12]!
    22f0:			; <UNDEFINED> instruction: 0x460eb570
    22f4:	mulne	r0, r0, r9
    22f8:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    22fc:	cmplt	r1, r8, lsl #12
    2300:			; <UNDEFINED> instruction: 0x4630295c
    2304:			; <UNDEFINED> instruction: 0xf7fed008
    2308:	ldmdblt	r8!, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    230c:	strpl	r3, [r9, -r1, lsl #8]!
    2310:	stmdbcs	r0, {r5, r9, sl, lr}
    2314:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    2318:			; <UNDEFINED> instruction: 0xf993192b
    231c:			; <UNDEFINED> instruction: 0xb12b3001
    2320:	strpl	r3, [r9, -r2, lsl #8]!
    2324:	stmdbcs	r0, {r5, r9, sl, lr}
    2328:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    232c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2330:	mvnsmi	lr, sp, lsr #18
    2334:	bmi	8d3b94 <strspn@plt+0x8d280c>
    2338:	blmi	8ee548 <strspn@plt+0x8ed1c0>
    233c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    2340:	strmi	r4, [r8], r4, lsl #12
    2344:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2348:			; <UNDEFINED> instruction: 0xf04f9301
    234c:	strls	r0, [r0, -r0, lsl #6]
    2350:	svc	0x005ef7fe
    2354:	tstlt	r4, r7
    2358:	mulcc	r0, r4, r9
    235c:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    2360:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    2364:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    2368:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    236c:	svc	0x00b8f7fe
    2370:	ldrtmi	r4, [fp], -r5, lsl #12
    2374:			; <UNDEFINED> instruction: 0x46694632
    2378:			; <UNDEFINED> instruction: 0xf7fe4620
    237c:	stmdavs	fp!, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    2380:	blls	309d4 <strspn@plt+0x2f64c>
    2384:	rscle	r4, sl, r3, lsr #5
    2388:			; <UNDEFINED> instruction: 0xf993b11b
    238c:	blcs	e394 <strspn@plt+0xd00c>
    2390:	bmi	436b2c <strspn@plt+0x4357a4>
    2394:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2398:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    239c:	subsmi	r9, sl, r1, lsl #22
    23a0:	andlt	sp, r2, sp, lsl #2
    23a4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    23a8:	blcs	894bdc <strspn@plt+0x893854>
    23ac:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    23b0:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    23b4:	strbmi	r4, [r2], -r3, lsr #12
    23b8:			; <UNDEFINED> instruction: 0xf7fe4479
    23bc:			; <UNDEFINED> instruction: 0xf7feeebe
    23c0:	svclt	0x0000ee9e
    23c4:	andeq	r2, r1, r6, lsr fp
    23c8:	andeq	r0, r0, ip, asr r1
    23cc:	muleq	r1, lr, ip
    23d0:	andeq	r1, r0, r4, asr #23
    23d4:	ldrdeq	r2, [r1], -lr
    23d8:	andeq	r2, r1, r8, asr ip
    23dc:	andeq	r1, r0, r4, ror fp
    23e0:	addlt	fp, r3, r0, lsl #10
    23e4:	tstls	r0, r7, lsl #24
    23e8:			; <UNDEFINED> instruction: 0xf7fe9001
    23ec:	ldrbtmi	lr, [ip], #-3858	; 0xfffff0ee
    23f0:	ldmib	sp, {r1, r5, r8, sp}^
    23f4:	andvs	r2, r1, r0, lsl #6
    23f8:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    23fc:			; <UNDEFINED> instruction: 0xf7fe4479
    2400:	svclt	0x0000ee9c
    2404:	andeq	r2, r1, r6, lsl ip
    2408:	andeq	r1, r0, r0, lsr fp
    240c:			; <UNDEFINED> instruction: 0x4604b538
    2410:			; <UNDEFINED> instruction: 0xf7ff460d
    2414:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2418:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    241c:	lfmlt	f5, 1, [r8, #-0]
    2420:	strtmi	r4, [r0], -r9, lsr #12
    2424:			; <UNDEFINED> instruction: 0xffdcf7ff
    2428:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    242c:			; <UNDEFINED> instruction: 0x47706018
    2430:	ldrdeq	r2, [r1], -sl
    2434:	svcmi	0x00f0e92d
    2438:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    243c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    2440:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2444:			; <UNDEFINED> instruction: 0xf8df2500
    2448:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    244c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    2450:	movwls	r6, #55323	; 0xd81b
    2454:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2458:	strmi	lr, [r0, #-2505]	; 0xfffff637
    245c:	strmi	r9, [r5], -r2, lsl #4
    2460:	mrc	7, 6, APSR_nzcv, cr6, cr14, {7}
    2464:	stccs	6, cr4, [r0, #-16]
    2468:	adchi	pc, r9, r0
    246c:	mulvs	r0, r5, r9
    2470:			; <UNDEFINED> instruction: 0xf0002e00
    2474:			; <UNDEFINED> instruction: 0xf7fe80a4
    2478:	strtmi	lr, [sl], -r2, lsr #29
    247c:	strmi	r6, [r2], r1, lsl #16
    2480:			; <UNDEFINED> instruction: 0xf912e001
    2484:	rscslt	r6, r3, #1, 30
    2488:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    248c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    2490:	mcrcs	1, 1, sp, cr13, cr7, {7}
    2494:	addshi	pc, r3, r0
    2498:	bleq	c3e8d4 <strspn@plt+0xc3d54c>
    249c:	ldrmi	r4, [sl], -r8, lsr #12
    24a0:	ldrbmi	r6, [r9], -r3, lsr #32
    24a4:			; <UNDEFINED> instruction: 0xf7fe930c
    24a8:	cdpls	14, 0, cr14, cr12, cr4, {0}
    24ac:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    24b0:	smlabteq	r0, sp, r9, lr
    24b4:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    24b8:			; <UNDEFINED> instruction: 0xf0402d00
    24bc:	mcrcs	0, 0, r8, cr0, cr3, {4}
    24c0:	tsthi	r6, r0	; <UNPREDICTABLE>
    24c4:	mulpl	r0, r6, r9
    24c8:			; <UNDEFINED> instruction: 0xf0002d00
    24cc:	andcs	r8, r0, #12, 2
    24d0:	cdp	3, 0, cr2, cr8, cr0, {0}
    24d4:			; <UNDEFINED> instruction: 0x4657ba10
    24d8:	andsls	pc, r8, sp, asr #17
    24dc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    24e0:			; <UNDEFINED> instruction: 0x469246b1
    24e4:			; <UNDEFINED> instruction: 0xf999469b
    24e8:	bcs	1a4a4f4 <strspn@plt+0x1a4916c>
    24ec:	addhi	pc, sp, r0
    24f0:	msreq	CPSR_, r2, lsr #32
    24f4:			; <UNDEFINED> instruction: 0xf0402942
    24f8:			; <UNDEFINED> instruction: 0xf99980e9
    24fc:	bcs	a50c <strspn@plt+0x9184>
    2500:	bicshi	pc, r3, r0
    2504:	mrc	7, 7, APSR_nzcv, cr14, cr14, {7}
    2508:	subsle	r2, r8, r0, lsl #16
    250c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    2510:			; <UNDEFINED> instruction: 0x4630d055
    2514:	mcr	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2518:	movweq	lr, #47706	; 0xba5a
    251c:	cmple	lr, r5, lsl #12
    2520:	mulne	r0, r9, r9
    2524:	suble	r2, sl, r0, lsl #18
    2528:			; <UNDEFINED> instruction: 0x462a4630
    252c:			; <UNDEFINED> instruction: 0xf7fe4649
    2530:	stmdacs	r0, {r1, r8, r9, sl, fp, sp, lr, pc}
    2534:			; <UNDEFINED> instruction: 0xf919d143
    2538:	strbmi	ip, [sp], #-5
    253c:	svceq	0x0030f1bc
    2540:			; <UNDEFINED> instruction: 0xf108d10a
    2544:	bl	fea04550 <strspn@plt+0xfea031c8>
    2548:	bl	143164 <strspn@plt+0x141ddc>
    254c:			; <UNDEFINED> instruction: 0xf9150803
    2550:			; <UNDEFINED> instruction: 0xf1bccf01
    2554:	rscsle	r0, r8, r0, lsr pc
    2558:			; <UNDEFINED> instruction: 0xf833683b
    255c:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    2560:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    2564:	ldrle	r4, [lr, #1705]!	; 0x6a9
    2568:	strtmi	r2, [r8], -r0, lsl #6
    256c:	bne	43ddd4 <strspn@plt+0x43ca4c>
    2570:	eorvs	r4, r3, sl, lsl r6
    2574:			; <UNDEFINED> instruction: 0xf7fe930c
    2578:			; <UNDEFINED> instruction: 0xf8dded9c
    257c:	strmi	r9, [r9, #48]!	; 0x30
    2580:	strmi	r6, [r2], r5, lsr #16
    2584:			; <UNDEFINED> instruction: 0xf000468b
    2588:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    258c:	adchi	pc, r6, r0
    2590:	mvnscc	pc, #16, 2
    2594:			; <UNDEFINED> instruction: 0xf1419304
    2598:	movwls	r3, #21503	; 0x53ff
    259c:	ldrdeq	lr, [r4, -sp]
    25a0:	mvnscc	pc, #79	; 0x4f
    25a4:	andeq	pc, r2, #111	; 0x6f
    25a8:	svclt	0x0008428b
    25ac:			; <UNDEFINED> instruction: 0xd3274282
    25b0:	svceq	0x0000f1b9
    25b4:			; <UNDEFINED> instruction: 0xf999d003
    25b8:	bcs	a5c0 <strspn@plt+0x9238>
    25bc:	tstcs	r6, #-1073741788	; 0xc0000024
    25c0:	ldreq	pc, [r5, #-111]	; 0xffffff91
    25c4:	bmi	ff49a658 <strspn@plt+0xff4992d0>
    25c8:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    25cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    25d0:	subsmi	r9, sl, sp, lsl #22
    25d4:	orrshi	pc, r6, r0, asr #32
    25d8:	andlt	r4, pc, r8, lsr #12
    25dc:	blhi	bd8d8 <strspn@plt+0xbc550>
    25e0:	svchi	0x00f0e8bd
    25e4:			; <UNDEFINED> instruction: 0xf1109b01
    25e8:			; <UNDEFINED> instruction: 0xf04f37ff
    25ec:			; <UNDEFINED> instruction: 0xf06f31ff
    25f0:			; <UNDEFINED> instruction: 0xf1430002
    25f4:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    25f8:	adcsmi	fp, r8, #8, 30
    25fc:	svcge	0x005ff4bf
    2600:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    2604:	rsbmi	sp, fp, #913408	; 0xdf000
    2608:			; <UNDEFINED> instruction: 0xf999e7dc
    260c:			; <UNDEFINED> instruction: 0xf0222002
    2610:	bcs	1082e98 <strspn@plt+0x1081b10>
    2614:	svcge	0x0076f47f
    2618:	mulcs	r3, r9, r9
    261c:			; <UNDEFINED> instruction: 0xf47f2a00
    2620:			; <UNDEFINED> instruction: 0x464eaf71
    2624:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2628:			; <UNDEFINED> instruction: 0x9018f8dd
    262c:	blge	13cd68 <strspn@plt+0x13b9e0>
    2630:	ldcmi	3, cr9, [r8, #24]!
    2634:	mulne	r0, r6, r9
    2638:			; <UNDEFINED> instruction: 0x4628447d
    263c:			; <UNDEFINED> instruction: 0xf7fe9109
    2640:	stmdbls	r9, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    2644:			; <UNDEFINED> instruction: 0xf0002800
    2648:	blne	10e2b34 <strspn@plt+0x10e17ac>
    264c:			; <UNDEFINED> instruction: 0xf1039309
    2650:			; <UNDEFINED> instruction: 0xf1be0e01
    2654:			; <UNDEFINED> instruction: 0xf0000f00
    2658:	blls	1a2b88 <strspn@plt+0x1a1800>
    265c:	mrscs	r2, (UNDEF: 0)
    2660:	blvc	ff8fcfa4 <strspn@plt+0xff8fbc1c>
    2664:	blls	540d4 <strspn@plt+0x52d4c>
    2668:			; <UNDEFINED> instruction: 0xf0402b00
    266c:	b	1422b34 <strspn@plt+0x14217ac>
    2670:	cmple	r7, r1, lsl #6
    2674:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    2678:	rdfnee	f0, f5, f0
    267c:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    2680:	and	r4, r4, ip, lsr #13
    2684:	movweq	lr, #23124	; 0x5a54
    2688:	ldfccp	f7, [pc], #48	; 26c0 <strspn@plt+0x1338>
    268c:	blx	36b6e <strspn@plt+0x357e6>
    2690:			; <UNDEFINED> instruction: 0xf1bcf20b
    2694:	blx	29269a <strspn@plt+0x291312>
    2698:	blx	fe80aea6 <strspn@plt+0xfe809b1e>
    269c:	strmi	r0, [sl], #-266	; 0xfffffef6
    26a0:			; <UNDEFINED> instruction: 0xf0004611
    26a4:	strcs	r8, [r0], #-252	; 0xffffff04
    26a8:	bcs	bab0 <strspn@plt+0xa728>
    26ac:	blx	fe836a5e <strspn@plt+0xfe8356d6>
    26b0:			; <UNDEFINED> instruction: 0xf04f670a
    26b4:	blx	fea85ebe <strspn@plt+0xfea84b36>
    26b8:	ldrtmi	r2, [lr], -r2, lsl #6
    26bc:	bl	10c8d1c <strspn@plt+0x10c7994>
    26c0:	blcs	3300 <strspn@plt+0x1f78>
    26c4:	strcs	sp, [r1], #-222	; 0xffffff22
    26c8:	ldrb	r2, [fp, r0, lsl #10]
    26cc:			; <UNDEFINED> instruction: 0xf47f2a00
    26d0:			; <UNDEFINED> instruction: 0xe7a6af19
    26d4:			; <UNDEFINED> instruction: 0xf43f2d00
    26d8:			; <UNDEFINED> instruction: 0xe791af72
    26dc:	movweq	lr, #47706	; 0xba5a
    26e0:	svcge	0x0066f47f
    26e4:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    26e8:	stmib	r9, {sl, ip, sp}^
    26ec:	strb	r3, [sl, -r0, lsl #8]!
    26f0:	strcc	lr, [r0], #-2525	; 0xfffff623
    26f4:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    26f8:	strb	r3, [r4, -r0, lsl #8]!
    26fc:			; <UNDEFINED> instruction: 0x4e0ae9dd
    2700:	smlabteq	r0, sp, r9, lr
    2704:	streq	pc, [r1, #-111]!	; 0xffffff91
    2708:	tstlt	r3, r2, lsl #22
    270c:			; <UNDEFINED> instruction: 0xf8c39b02
    2710:	ldmib	sp, {sp, lr, pc}^
    2714:	strmi	r1, [fp], -r4, lsl #4
    2718:	svclt	0x00144313
    271c:	movwcs	r2, #769	; 0x301
    2720:	svceq	0x0000f1be
    2724:	movwcs	fp, #3848	; 0xf08
    2728:			; <UNDEFINED> instruction: 0xf0002b00
    272c:	blls	262a00 <strspn@plt+0x261678>
    2730:			; <UNDEFINED> instruction: 0xf8cd2001
    2734:	tstcs	r0, r4, lsr #32
    2738:	ldfccp	f7, [pc], #12	; 274c <strspn@plt+0x13c4>
    273c:	strtmi	r9, [r8], r6, lsl #22
    2740:	b	13e7750 <strspn@plt+0x13e63c8>
    2744:	ldrmi	r7, [sl], r3, ror #23
    2748:	b	153a760 <strspn@plt+0x15393d8>
    274c:			; <UNDEFINED> instruction: 0xf10c0305
    2750:			; <UNDEFINED> instruction: 0xd11d3cff
    2754:	vqdmulh.s<illegal width 8>	d15, d11, d0
    2758:	svccc	0x00fff1bc
    275c:	andcs	pc, r1, #10240	; 0x2800
    2760:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    2764:	ldrmi	r4, [r1], -sl, lsl #8
    2768:	strcs	sp, [r0], #-18	; 0xffffffee
    276c:	bcs	bb74 <strspn@plt+0xa7ec>
    2770:	blx	fe836b26 <strspn@plt+0xfe83579e>
    2774:			; <UNDEFINED> instruction: 0xf04f670a
    2778:	blx	fea85f82 <strspn@plt+0xfea84bfa>
    277c:	ldrtmi	r2, [lr], -r2, lsl #6
    2780:	bl	10c8de0 <strspn@plt+0x10c7a58>
    2784:	blcs	33c4 <strspn@plt+0x203c>
    2788:	strcs	sp, [r1], #-223	; 0xffffff21
    278c:	ldrb	r2, [ip, r0, lsl #10]
    2790:	smlabteq	r6, sp, r9, lr
    2794:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    2798:			; <UNDEFINED> instruction: 0xf04f0104
    279c:			; <UNDEFINED> instruction: 0x9c020a0a
    27a0:	bleq	3e8e4 <strspn@plt+0x3d55c>
    27a4:			; <UNDEFINED> instruction: 0xf8dd2900
    27a8:	svclt	0x00088024
    27ac:	tstle	r1, #720896	; 0xb0000
    27b0:	movweq	lr, #43802	; 0xab1a
    27b4:	andeq	lr, fp, #76800	; 0x12c00
    27b8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    27bc:	movweq	lr, #43795	; 0xab13
    27c0:	andeq	lr, fp, #67584	; 0x10800
    27c4:	beq	fd418 <strspn@plt+0xfc090>
    27c8:	bleq	bd4d8 <strspn@plt+0xbc150>
    27cc:	svclt	0x0008458b
    27d0:	mvnle	r4, #545259520	; 0x20800000
    27d4:	svceq	0x0000f1b8
    27d8:	tstcs	r0, r2, lsl r0
    27dc:	movweq	lr, #43802	; 0xab1a
    27e0:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    27e4:	andeq	lr, fp, #76800	; 0x12c00
    27e8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    27ec:	movweq	lr, #43795	; 0xab13
    27f0:	andeq	lr, fp, #67584	; 0x10800
    27f4:	beq	fd448 <strspn@plt+0xfc0c0>
    27f8:	bleq	bd508 <strspn@plt+0xbc180>
    27fc:	mvnle	r4, r8, lsl #11
    2800:	strcs	r2, [r0, -r1, lsl #12]
    2804:	strmi	lr, [r9, #-2509]	; 0xfffff633
    2808:	strmi	lr, [r4, #-2525]	; 0xfffff623
    280c:	andsls	pc, r0, sp, asr #17
    2810:	strtmi	r4, [r9], -r0, lsr #12
    2814:	movwcs	r2, #522	; 0x20a
    2818:			; <UNDEFINED> instruction: 0xf870f001
    281c:	strtmi	r4, [r9], -r0, lsr #12
    2820:	strmi	lr, [r2, #-2509]	; 0xfffff633
    2824:			; <UNDEFINED> instruction: 0x46994690
    2828:	movwcs	r2, #522	; 0x20a
    282c:			; <UNDEFINED> instruction: 0xf866f001
    2830:	bl	11c8f04 <strspn@plt+0x11c7b7c>
    2834:	ldmne	fp, {r0, r1, r2, sl, fp}^
    2838:			; <UNDEFINED> instruction: 0x0c0ceb4c
    283c:	bl	1308eb0 <strspn@plt+0x1307b28>
    2840:	ldrtmi	r0, [r2], -r7, lsl #24
    2844:			; <UNDEFINED> instruction: 0x463b18de
    2848:	streq	lr, [ip, -ip, asr #22]
    284c:	strmi	r4, [sp], -r4, lsl #12
    2850:	svceq	0x0000f1b8
    2854:			; <UNDEFINED> instruction: 0x4650d014
    2858:			; <UNDEFINED> instruction: 0xf0014659
    285c:	strbmi	pc, [r2], -pc, asr #16	; <UNPREDICTABLE>
    2860:			; <UNDEFINED> instruction: 0xf001464b
    2864:	strmi	pc, [fp], -fp, asr #16
    2868:	ldmib	sp, {r1, r9, sl, lr}^
    286c:			; <UNDEFINED> instruction: 0xf0010106
    2870:	blls	4098c <strspn@plt+0x3f604>
    2874:	movwls	r1, #2075	; 0x81b
    2878:	bl	1069484 <strspn@plt+0x10680fc>
    287c:	movwls	r0, #4867	; 0x1303
    2880:	movwcs	lr, #10717	; 0x29dd
    2884:	svclt	0x00082b00
    2888:	sbcle	r2, r1, #40960	; 0xa000
    288c:	strmi	lr, [r9, #-2525]	; 0xfffff623
    2890:			; <UNDEFINED> instruction: 0x9010f8dd
    2894:	movwcs	lr, #2525	; 0x9dd
    2898:	movwcs	lr, #2505	; 0x9c9
    289c:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    28a0:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    28a4:	smlabteq	r0, sp, r9, lr
    28a8:	strbmi	lr, [lr], -lr, lsr #14
    28ac:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    28b0:			; <UNDEFINED> instruction: 0x9018f8dd
    28b4:	blge	13cff0 <strspn@plt+0x13bc68>
    28b8:	ldrt	r9, [sl], r6, lsl #6
    28bc:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    28c0:			; <UNDEFINED> instruction: 0xf7fe4628
    28c4:	stmdacs	r0, {r1, r3, r4, r7, sl, fp, sp, lr, pc}
    28c8:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    28cc:	blls	3c2b0 <strspn@plt+0x3af28>
    28d0:	stcls	7, cr2, [r6, #-0]
    28d4:	blx	fe894146 <strspn@plt+0xfe892dbe>
    28d8:	ldrmi	r2, [lr], -r5, lsl #6
    28dc:	blx	ff8e94ea <strspn@plt+0xff8e8162>
    28e0:	svccs	0x00006705
    28e4:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    28e8:	tstcs	r0, r1
    28ec:	blls	bc3f0 <strspn@plt+0xbb068>
    28f0:	blcs	142cc <strspn@plt+0x12f44>
    28f4:	svcge	0x000af47f
    28f8:	strcc	lr, [r0], #-2525	; 0xfffff623
    28fc:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    2900:	strbt	r3, [r0], -r0, lsl #8
    2904:	bl	ffec0904 <strspn@plt+0xffebf57c>
    2908:	andeq	r2, r1, sl, lsr #20
    290c:	andeq	r0, r0, ip, asr r1
    2910:	andeq	r2, r1, sl, lsr #17
    2914:	andeq	r1, r0, r0, lsl #18
    2918:	andeq	r1, r0, r6, lsl #13
    291c:			; <UNDEFINED> instruction: 0xf7ff2200
    2920:	svclt	0x0000bd89
    2924:	mvnsmi	lr, sp, lsr #18
    2928:	strmi	r4, [r7], -r8, lsl #13
    292c:			; <UNDEFINED> instruction: 0x4605b1d8
    2930:			; <UNDEFINED> instruction: 0xf7fee007
    2934:	rsclt	lr, r4, #68, 24	; 0x4400
    2938:			; <UNDEFINED> instruction: 0xf8336803
    293c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    2940:	strtmi	sp, [lr], -r4, lsl #10
    2944:	blmi	80da0 <strspn@plt+0x7fa18>
    2948:	mvnsle	r2, r0, lsl #24
    294c:	svceq	0x0000f1b8
    2950:			; <UNDEFINED> instruction: 0xf8c8d001
    2954:	adcsmi	r6, lr, #0
    2958:			; <UNDEFINED> instruction: 0xf996d908
    295c:	andcs	r3, r1, r0
    2960:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2964:	strdlt	r8, [r9, -r0]
    2968:	andeq	pc, r0, r8, asr #17
    296c:	ldmfd	sp!, {sp}
    2970:	svclt	0x000081f0
    2974:	mvnsmi	lr, sp, lsr #18
    2978:	strmi	r4, [r7], -r8, lsl #13
    297c:			; <UNDEFINED> instruction: 0x4605b1d8
    2980:			; <UNDEFINED> instruction: 0xf7fee007
    2984:	rsclt	lr, r4, #28, 24	; 0x1c00
    2988:			; <UNDEFINED> instruction: 0xf8336803
    298c:	ldrbeq	r3, [fp], #20
    2990:	strtmi	sp, [lr], -r4, lsl #10
    2994:	blmi	80df0 <strspn@plt+0x7fa68>
    2998:	mvnsle	r2, r0, lsl #24
    299c:	svceq	0x0000f1b8
    29a0:			; <UNDEFINED> instruction: 0xf8c8d001
    29a4:	adcsmi	r6, lr, #0
    29a8:			; <UNDEFINED> instruction: 0xf996d908
    29ac:	andcs	r3, r1, r0
    29b0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    29b4:	strdlt	r8, [r9, -r0]
    29b8:	andeq	pc, r0, r8, asr #17
    29bc:	ldmfd	sp!, {sp}
    29c0:	svclt	0x000081f0
    29c4:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    29c8:	strdlt	fp, [r2], r0
    29cc:	bmi	76d5f0 <strspn@plt+0x76c268>
    29d0:	cfstrsge	mvf4, [sl], {121}	; 0x79
    29d4:	blvc	140b28 <strspn@plt+0x13f7a0>
    29d8:	stmpl	sl, {r1, r2, r9, sl, lr}
    29dc:	andls	r6, r1, #1179648	; 0x120000
    29e0:	andeq	pc, r0, #79	; 0x4f
    29e4:	and	r9, r5, r0, lsl #6
    29e8:	ldrtmi	r4, [r0], -r9, lsr #12
    29ec:	b	fffc09ec <strspn@plt+0xfffbf664>
    29f0:	cmnlt	r0, r8, lsl #8
    29f4:	stcne	8, cr15, [r8], {84}	; 0x54
    29f8:			; <UNDEFINED> instruction: 0xf854b1b1
    29fc:	strls	r5, [r0], #-3076	; 0xfffff3fc
    2a00:			; <UNDEFINED> instruction: 0x4630b195
    2a04:	b	ffcc0a04 <strspn@plt+0xffcbf67c>
    2a08:	mvnle	r2, r0, lsl #16
    2a0c:	bmi	38aa18 <strspn@plt+0x389690>
    2a10:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2a14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a18:	subsmi	r9, sl, r1, lsl #22
    2a1c:	andlt	sp, r2, sp, lsl #2
    2a20:	ldrhtmi	lr, [r0], #141	; 0x8d
    2a24:	ldrbmi	fp, [r0, -r3]!
    2a28:	ldrtmi	r4, [r3], -r8, lsl #16
    2a2c:	ldrtmi	r4, [sl], -r8, lsl #18
    2a30:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    2a34:			; <UNDEFINED> instruction: 0xf7fe6800
    2a38:			; <UNDEFINED> instruction: 0xf7feec54
    2a3c:	svclt	0x0000eb60
    2a40:	andeq	r2, r1, r4, lsr #9
    2a44:	andeq	r0, r0, ip, asr r1
    2a48:	andeq	r2, r1, r2, ror #8
    2a4c:	ldrdeq	r2, [r1], -r4
    2a50:	strdeq	r1, [r0], -sl
    2a54:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    2a58:	subslt	r4, r4, #16777216	; 0x1000000
    2a5c:	and	r4, r3, r3, lsl #12
    2a60:	mulle	r8, r4, r2
    2a64:	andle	r4, r5, fp, lsl #5
    2a68:	mulcs	r0, r3, r9
    2a6c:	movwcc	r4, #5656	; 0x1618
    2a70:	mvnsle	r2, r0, lsl #20
    2a74:			; <UNDEFINED> instruction: 0xf85d2000
    2a78:	ldrbmi	r4, [r0, -r4, lsl #22]!
    2a7c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    2a80:	andcs	fp, sl, #56, 10	; 0xe000000
    2a84:	strmi	r4, [sp], -r4, lsl #12
    2a88:	stc2l	7, cr15, [r0], {255}	; 0xff
    2a8c:	svccc	0x0080f5b0
    2a90:	addlt	sp, r0, #268435456	; 0x10000000
    2a94:			; <UNDEFINED> instruction: 0x4629bd38
    2a98:			; <UNDEFINED> instruction: 0xf7ff4620
    2a9c:	svclt	0x0000fca1
    2aa0:	andscs	fp, r0, #56, 10	; 0xe000000
    2aa4:	strmi	r4, [sp], -r4, lsl #12
    2aa8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    2aac:	svccc	0x0080f5b0
    2ab0:	addlt	sp, r0, #268435456	; 0x10000000
    2ab4:			; <UNDEFINED> instruction: 0x4629bd38
    2ab8:			; <UNDEFINED> instruction: 0xf7ff4620
    2abc:	svclt	0x0000fc91
    2ac0:	strt	r2, [r3], #522	; 0x20a
    2ac4:	strt	r2, [r1], #528	; 0x210
    2ac8:	blmi	8d5358 <strspn@plt+0x8d3fd0>
    2acc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2ad0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2ad4:	strmi	r2, [r4], -r0, lsl #12
    2ad8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2adc:			; <UNDEFINED> instruction: 0xf04f9301
    2ae0:	strls	r0, [r0], -r0, lsl #6
    2ae4:	bl	fe540ae4 <strspn@plt+0xfe53f75c>
    2ae8:	tstlt	r4, r6
    2aec:	mulcc	r0, r4, r9
    2af0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2af4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2af8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2afc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2b00:	bl	ffbc0b00 <strspn@plt+0xffbbf778>
    2b04:	ldrtmi	r4, [r3], -r5, lsl #12
    2b08:	strbtmi	r2, [r9], -sl, lsl #4
    2b0c:			; <UNDEFINED> instruction: 0xf7fe4620
    2b10:	stmdavs	fp!, {sl, fp, sp, lr, pc}
    2b14:	blls	31148 <strspn@plt+0x2fdc0>
    2b18:	rscle	r4, sl, r3, lsr #5
    2b1c:			; <UNDEFINED> instruction: 0xf993b11b
    2b20:	blcs	eb28 <strspn@plt+0xd7a0>
    2b24:	bmi	3f72c0 <strspn@plt+0x3f5f38>
    2b28:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2b2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b30:	subsmi	r9, sl, r1, lsl #22
    2b34:	andlt	sp, r3, ip, lsl #2
    2b38:	bmi	2f2300 <strspn@plt+0x2f0f78>
    2b3c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2b40:	bicsle	r6, r6, r0, lsl r8
    2b44:	strtmi	r4, [r3], -r9, lsl #18
    2b48:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2b4c:	b	ffd40b4c <strspn@plt+0xffd3f7c4>
    2b50:	b	ff540b50 <strspn@plt+0xff53f7c8>
    2b54:	andeq	r2, r1, r8, lsr #7
    2b58:	andeq	r0, r0, ip, asr r1
    2b5c:	andeq	r2, r1, sl, lsl #10
    2b60:	andeq	r1, r0, r0, lsr r4
    2b64:	andeq	r2, r1, sl, asr #6
    2b68:	andeq	r2, r1, r6, asr #9
    2b6c:	andeq	r1, r0, r2, ror #7
    2b70:			; <UNDEFINED> instruction: 0x4606b5f8
    2b74:			; <UNDEFINED> instruction: 0xf7ff460f
    2b78:			; <UNDEFINED> instruction: 0xf110ffa7
    2b7c:			; <UNDEFINED> instruction: 0xf1414400
    2b80:	cfstr32cs	mvfx0, [r1, #-0]
    2b84:	stccs	15, cr11, [r0], {8}
    2b88:	lfmlt	f5, 3, [r8]
    2b8c:	bl	1040b8c <strspn@plt+0x103f804>
    2b90:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    2b94:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    2b98:	andvs	r4, r4, sl, lsr r6
    2b9c:	stmdbmi	r3, {r3, fp, sp, lr}
    2ba0:			; <UNDEFINED> instruction: 0xf7fe4479
    2ba4:	svclt	0x0000eaca
    2ba8:	andeq	r2, r1, lr, ror #8
    2bac:	andeq	r1, r0, ip, lsl #7
    2bb0:			; <UNDEFINED> instruction: 0x4605b538
    2bb4:			; <UNDEFINED> instruction: 0xf7ff460c
    2bb8:			; <UNDEFINED> instruction: 0xf500ffdb
    2bbc:			; <UNDEFINED> instruction: 0xf5b34300
    2bc0:	andle	r3, r1, #128, 30	; 0x200
    2bc4:	lfmlt	f3, 1, [r8, #-0]
    2bc8:	bl	8c0bc8 <strspn@plt+0x8bf840>
    2bcc:	strtmi	r4, [r2], -r5, lsl #18
    2bd0:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    2bd4:	andvs	r4, r4, fp, lsr #12
    2bd8:	stmdbmi	r3, {r3, fp, sp, lr}
    2bdc:			; <UNDEFINED> instruction: 0xf7fe4479
    2be0:	svclt	0x0000eaac
    2be4:	andeq	r2, r1, r2, lsr r4
    2be8:	andeq	r1, r0, r0, asr r3
    2bec:			; <UNDEFINED> instruction: 0xf7ff220a
    2bf0:	svclt	0x0000bb9f
    2bf4:			; <UNDEFINED> instruction: 0xf7ff2210
    2bf8:	svclt	0x0000bb9b
    2bfc:	blmi	895488 <strspn@plt+0x894100>
    2c00:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2c04:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2c08:	strmi	r2, [r4], -r0, lsl #12
    2c0c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2c10:			; <UNDEFINED> instruction: 0xf04f9301
    2c14:	strls	r0, [r0], -r0, lsl #6
    2c18:	b	ffec0c18 <strspn@plt+0xffebf890>
    2c1c:	tstlt	r4, r6
    2c20:	mulcc	r0, r4, r9
    2c24:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    2c28:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    2c2c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2c30:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2c34:	bl	1540c34 <strspn@plt+0x153f8ac>
    2c38:	strbtmi	r4, [r9], -r5, lsl #12
    2c3c:			; <UNDEFINED> instruction: 0xf7fe4620
    2c40:	stmdavs	fp!, {r2, r4, r8, r9, fp, sp, lr, pc}
    2c44:	blls	31278 <strspn@plt+0x2fef0>
    2c48:	rscle	r4, ip, r3, lsr #5
    2c4c:			; <UNDEFINED> instruction: 0xf993b11b
    2c50:	blcs	ec58 <strspn@plt+0xd8d0>
    2c54:	bmi	3f73f8 <strspn@plt+0x3f6070>
    2c58:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2c5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c60:	subsmi	r9, sl, r1, lsl #22
    2c64:	andlt	sp, r3, ip, lsl #2
    2c68:	bmi	2f2430 <strspn@plt+0x2f10a8>
    2c6c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2c70:	bicsle	r6, r8, r0, lsl r8
    2c74:	strtmi	r4, [r3], -r9, lsl #18
    2c78:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2c7c:	b	1740c7c <strspn@plt+0x173f8f4>
    2c80:	b	f40c80 <strspn@plt+0xf3f8f8>
    2c84:	andeq	r2, r1, r4, ror r2
    2c88:	andeq	r0, r0, ip, asr r1
    2c8c:	ldrdeq	r2, [r1], -r6
    2c90:	strdeq	r1, [r0], -ip
    2c94:	andeq	r2, r1, sl, lsl r2
    2c98:	muleq	r1, r6, r3
    2c9c:			; <UNDEFINED> instruction: 0x000012b2
    2ca0:	blmi	8d5530 <strspn@plt+0x8d41a8>
    2ca4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2ca8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2cac:	strmi	r2, [r4], -r0, lsl #12
    2cb0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2cb4:			; <UNDEFINED> instruction: 0xf04f9301
    2cb8:	strls	r0, [r0], -r0, lsl #6
    2cbc:	b	fea40cbc <strspn@plt+0xfea3f934>
    2cc0:	tstlt	r4, r6
    2cc4:	mulcc	r0, r4, r9
    2cc8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2ccc:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2cd0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2cd4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2cd8:	bl	c0cd8 <strspn@plt+0xbf950>
    2cdc:	andcs	r4, sl, #5242880	; 0x500000
    2ce0:	strtmi	r4, [r0], -r9, ror #12
    2ce4:	ldmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ce8:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2cec:	adcmi	r9, r3, #0, 22
    2cf0:	tstlt	fp, fp, ror #1
    2cf4:	mulcc	r0, r3, r9
    2cf8:	mvnle	r2, r0, lsl #22
    2cfc:	blmi	315540 <strspn@plt+0x3141b8>
    2d00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d04:	blls	5cd74 <strspn@plt+0x5b9ec>
    2d08:	qaddle	r4, sl, ip
    2d0c:	ldcllt	0, cr11, [r0, #12]!
    2d10:	blcs	895544 <strspn@plt+0x8941bc>
    2d14:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2d18:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2d1c:	ldrtmi	r4, [sl], -r3, lsr #12
    2d20:			; <UNDEFINED> instruction: 0xf7fe4479
    2d24:			; <UNDEFINED> instruction: 0xf7feea0a
    2d28:	svclt	0x0000e9ea
    2d2c:	ldrdeq	r2, [r1], -r0
    2d30:	andeq	r0, r0, ip, asr r1
    2d34:	andeq	r2, r1, r2, lsr r3
    2d38:	andeq	r1, r0, r8, asr r2
    2d3c:	andeq	r2, r1, r4, ror r1
    2d40:	strdeq	r2, [r1], -r0
    2d44:	andeq	r1, r0, ip, lsl #4
    2d48:	blmi	8d55d8 <strspn@plt+0x8d4250>
    2d4c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2d50:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2d54:	strmi	r2, [r4], -r0, lsl #12
    2d58:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2d5c:			; <UNDEFINED> instruction: 0xf04f9301
    2d60:	strls	r0, [r0], -r0, lsl #6
    2d64:	b	1540d64 <strspn@plt+0x153f9dc>
    2d68:	tstlt	r4, r6
    2d6c:	mulcc	r0, r4, r9
    2d70:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2d74:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2d78:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2d7c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2d80:	b	febc0d80 <strspn@plt+0xfebbf9f8>
    2d84:	andcs	r4, sl, #5242880	; 0x500000
    2d88:	strtmi	r4, [r0], -r9, ror #12
    2d8c:	b	8c0d8c <strspn@plt+0x8bfa04>
    2d90:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2d94:	adcmi	r9, r3, #0, 22
    2d98:	tstlt	fp, fp, ror #1
    2d9c:	mulcc	r0, r3, r9
    2da0:	mvnle	r2, r0, lsl #22
    2da4:	blmi	3155e8 <strspn@plt+0x314260>
    2da8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2dac:	blls	5ce1c <strspn@plt+0x5ba94>
    2db0:	qaddle	r4, sl, ip
    2db4:	ldcllt	0, cr11, [r0, #12]!
    2db8:	blcs	8955ec <strspn@plt+0x894264>
    2dbc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2dc0:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2dc4:	ldrtmi	r4, [sl], -r3, lsr #12
    2dc8:			; <UNDEFINED> instruction: 0xf7fe4479
    2dcc:			; <UNDEFINED> instruction: 0xf7fee9b6
    2dd0:	svclt	0x0000e996
    2dd4:	andeq	r2, r1, r8, lsr #2
    2dd8:	andeq	r0, r0, ip, asr r1
    2ddc:	andeq	r2, r1, sl, lsl #5
    2de0:			; <UNDEFINED> instruction: 0x000011b0
    2de4:	andeq	r2, r1, ip, asr #1
    2de8:	andeq	r2, r1, r8, asr #4
    2dec:	andeq	r1, r0, r4, ror #2
    2df0:	blmi	655658 <strspn@plt+0x6542d0>
    2df4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2df8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    2dfc:	strbtmi	r4, [r9], -ip, lsl #12
    2e00:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    2e04:			; <UNDEFINED> instruction: 0xf04f9303
    2e08:			; <UNDEFINED> instruction: 0xf7ff0300
    2e0c:	orrslt	pc, r0, r7, lsl #27
    2e10:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e14:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    2e18:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    2e1c:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    2e20:	strtmi	r4, [r2], -fp, lsr #12
    2e24:			; <UNDEFINED> instruction: 0xf7fe4479
    2e28:	stmdbmi	lr, {r3, r7, r8, fp, sp, lr, pc}
    2e2c:	strtmi	r4, [r2], -fp, lsr #12
    2e30:			; <UNDEFINED> instruction: 0xf7fe4479
    2e34:	bmi	33d794 <strspn@plt+0x33c40c>
    2e38:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2e3c:	ldrdeq	lr, [r0, -sp]
    2e40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e44:	subsmi	r9, sl, r3, lsl #22
    2e48:	andlt	sp, r5, r1, lsl #2
    2e4c:			; <UNDEFINED> instruction: 0xf7febd30
    2e50:	svclt	0x0000e956
    2e54:	andeq	r2, r1, r0, lsl #1
    2e58:	andeq	r0, r0, ip, asr r1
    2e5c:	andeq	r2, r1, lr, ror #3
    2e60:	andeq	r1, r0, r8, lsl #2
    2e64:	strdeq	r1, [r0], -ip
    2e68:	andeq	r2, r1, sl, lsr r0
    2e6c:			; <UNDEFINED> instruction: 0x460cb510
    2e70:			; <UNDEFINED> instruction: 0xf7ff4611
    2e74:	ldc	14, cr15, [pc, #780]	; 3188 <strspn@plt+0x1e00>
    2e78:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    2e7c:	vcvt.f64.s32	d7, s0
    2e80:	vstr	d21, [r4, #924]	; 0x39c
    2e84:	vadd.f32	s14, s0, s0
    2e88:	vnmul.f64	d0, d0, d5
    2e8c:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    2e90:	vstr	d0, [r4, #768]	; 0x300
    2e94:	vldrlt	s0, [r0, #-4]
    2e98:	andeq	r0, r0, r0
    2e9c:	smlawbmi	lr, r0, r4, r8
    2ea0:	rsbsmi	pc, r0, #0, 8
    2ea4:			; <UNDEFINED> instruction: 0xf5b24603
    2ea8:			; <UNDEFINED> instruction: 0xf1014f80
    2eac:	push	{r2, sl, fp}
    2eb0:	svclt	0x00044ff0
    2eb4:			; <UNDEFINED> instruction: 0xf04f460a
    2eb8:			; <UNDEFINED> instruction: 0xf1010a64
    2ebc:			; <UNDEFINED> instruction: 0xf1010901
    2ec0:			; <UNDEFINED> instruction: 0xf1010802
    2ec4:			; <UNDEFINED> instruction: 0xf1010e03
    2ec8:			; <UNDEFINED> instruction: 0xf1010705
    2ecc:			; <UNDEFINED> instruction: 0xf1010606
    2ed0:			; <UNDEFINED> instruction: 0xf1010507
    2ed4:			; <UNDEFINED> instruction: 0xf1010408
    2ed8:	svclt	0x00080009
    2edc:	blge	2c0eec <strspn@plt+0x2bfb64>
    2ee0:			; <UNDEFINED> instruction: 0xf5b2d03f
    2ee4:	svclt	0x00024f20
    2ee8:			; <UNDEFINED> instruction: 0xf04f460a
    2eec:			; <UNDEFINED> instruction: 0xf8020a6c
    2ef0:	eorsle	sl, r6, sl, lsl #22
    2ef4:	svcpl	0x0000f5b2
    2ef8:	strmi	fp, [sl], -r2, lsl #30
    2efc:	beq	18ff040 <strspn@plt+0x18fdcb8>
    2f00:	blge	2c0f10 <strspn@plt+0x2bfb88>
    2f04:			; <UNDEFINED> instruction: 0xf5b2d02d
    2f08:	svclt	0x00024fc0
    2f0c:			; <UNDEFINED> instruction: 0xf04f460a
    2f10:			; <UNDEFINED> instruction: 0xf8020a62
    2f14:	eorle	sl, r4, sl, lsl #22
    2f18:	svcmi	0x0040f5b2
    2f1c:	strmi	fp, [sl], -r2, lsl #30
    2f20:	beq	1cff064 <strspn@plt+0x1cfdcdc>
    2f24:	blge	2c0f34 <strspn@plt+0x2bfbac>
    2f28:			; <UNDEFINED> instruction: 0xf5b2d01b
    2f2c:	svclt	0x00025f80
    2f30:			; <UNDEFINED> instruction: 0xf04f460a
    2f34:			; <UNDEFINED> instruction: 0xf8020a70
    2f38:	andsle	sl, r2, sl, lsl #22
    2f3c:	svcmi	0x0000f5b2
    2f40:	strmi	fp, [sl], -r2, lsl #30
    2f44:	beq	b7f088 <strspn@plt+0xb7dd00>
    2f48:	blge	2c0f58 <strspn@plt+0x2bfbd0>
    2f4c:	strmi	sp, [r2], -r9
    2f50:	strtmi	r4, [ip], -r0, lsr #12
    2f54:			; <UNDEFINED> instruction: 0x463e4635
    2f58:	ldrbtmi	r4, [r4], r7, ror #12
    2f5c:	strbmi	r4, [r8], r6, asr #13
    2f60:			; <UNDEFINED> instruction: 0xf4134689
    2f64:			; <UNDEFINED> instruction: 0xf0037f80
    2f68:	svclt	0x00140a40
    2f6c:	bleq	1cbf0b0 <strspn@plt+0x1cbdd28>
    2f70:	bleq	b7f0b4 <strspn@plt+0xb7dd2c>
    2f74:	svceq	0x0080f013
    2f78:	andlt	pc, r0, r9, lsl #17
    2f7c:			; <UNDEFINED> instruction: 0xf04fbf14
    2f80:			; <UNDEFINED> instruction: 0xf04f0977
    2f84:			; <UNDEFINED> instruction: 0xf413092d
    2f88:			; <UNDEFINED> instruction: 0xf8886f00
    2f8c:	eorsle	r9, pc, r0
    2f90:	svceq	0x0000f1ba
    2f94:			; <UNDEFINED> instruction: 0xf04fbf14
    2f98:			; <UNDEFINED> instruction: 0xf04f0873
    2f9c:			; <UNDEFINED> instruction: 0xf0130853
    2fa0:			; <UNDEFINED> instruction: 0xf88e0f20
    2fa4:	svclt	0x00148000
    2fa8:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    2fac:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    2fb0:	svceq	0x0010f013
    2fb4:	and	pc, r0, ip, lsl #17
    2fb8:	stceq	0, cr15, [r8], {3}
    2fbc:			; <UNDEFINED> instruction: 0xf04fbf14
    2fc0:			; <UNDEFINED> instruction: 0xf04f0e77
    2fc4:			; <UNDEFINED> instruction: 0xf4130e2d
    2fc8:			; <UNDEFINED> instruction: 0xf8876f80
    2fcc:	eorsle	lr, r1, r0
    2fd0:	svceq	0x0000f1bc
    2fd4:			; <UNDEFINED> instruction: 0x2773bf14
    2fd8:			; <UNDEFINED> instruction: 0xf0132753
    2fdc:	eorsvc	r0, r7, r4, lsl #30
    2fe0:	uhadd16cs	fp, r2, r4
    2fe4:			; <UNDEFINED> instruction: 0xf013262d
    2fe8:	eorvc	r0, lr, r2, lsl #30
    2fec:	streq	pc, [r1, #-3]
    2ff0:	uhadd16cs	fp, r7, r4
    2ff4:	eorvc	r2, r6, sp, lsr #12
    2ff8:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    2ffc:	svclt	0x00142d00
    3000:	cmpcs	r4, #116, 6	; 0xd0000001
    3004:	movwcs	r7, #3
    3008:	andsvc	r4, r3, r8, lsl #12
    300c:	svchi	0x00f0e8bd
    3010:	svceq	0x0000f1ba
    3014:			; <UNDEFINED> instruction: 0xf04fbf14
    3018:			; <UNDEFINED> instruction: 0xf04f0878
    301c:	ldr	r0, [lr, sp, lsr #16]!
    3020:	svclt	0x00142d00
    3024:			; <UNDEFINED> instruction: 0x232d2378
    3028:	movwcs	r7, #3
    302c:	andsvc	r4, r3, r8, lsl #12
    3030:	svchi	0x00f0e8bd
    3034:	svceq	0x0000f1bc
    3038:			; <UNDEFINED> instruction: 0x2778bf14
    303c:	strb	r2, [ip, sp, lsr #14]
    3040:	svcmi	0x00f0e92d
    3044:			; <UNDEFINED> instruction: 0xf04fb097
    3048:	stmib	sp, {r0, sl, fp}^
    304c:	bmi	1f8bc74 <strspn@plt+0x1f8a8ec>
    3050:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    3054:			; <UNDEFINED> instruction: 0x078258d3
    3058:			; <UNDEFINED> instruction: 0xf10dbf54
    305c:			; <UNDEFINED> instruction: 0xf10d082c
    3060:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    3064:			; <UNDEFINED> instruction: 0xf04f9315
    3068:	svclt	0x00450300
    306c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3070:	strbmi	r2, [r6], r0, lsr #6
    3074:	eorcc	pc, ip, sp, lsl #17
    3078:			; <UNDEFINED> instruction: 0xf1a3230a
    307c:			; <UNDEFINED> instruction: 0xf1c30120
    3080:	blx	b03908 <strspn@plt+0xb02580>
    3084:	blx	33f894 <strspn@plt+0x33e50c>
    3088:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    308c:	andne	lr, r8, #3620864	; 0x374000
    3090:	vst1.8	{d15-d16}, [r3], ip
    3094:	svclt	0x000842aa
    3098:			; <UNDEFINED> instruction: 0xf0c042a1
    309c:	movwcc	r8, #41099	; 0xa08b
    30a0:	mvnle	r2, r6, asr #22
    30a4:			; <UNDEFINED> instruction: 0xf64c223c
    30a8:			; <UNDEFINED> instruction: 0xf6cc45cd
    30ac:			; <UNDEFINED> instruction: 0xf04f45cc
    30b0:			; <UNDEFINED> instruction: 0xf1a231ff
    30b4:	blx	fe94553e <strspn@plt+0xfe9441b6>
    30b8:	blx	5c4c8 <strspn@plt+0x5b140>
    30bc:	blx	820cc <strspn@plt+0x80d44>
    30c0:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    30c4:			; <UNDEFINED> instruction: 0x0c09ea4c
    30c8:			; <UNDEFINED> instruction: 0xf1c24c61
    30cc:	svcls	0x00090920
    30d0:			; <UNDEFINED> instruction: 0xf909fa21
    30d4:	b	13142cc <strspn@plt+0x1312f44>
    30d8:	stmiaeq	sp!, {r0, r3, sl, fp}^
    30dc:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    30e0:	blx	19332c <strspn@plt+0x191fa4>
    30e4:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    30e8:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    30ec:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    30f0:	streq	lr, [r1], #-2598	; 0xfffff5da
    30f4:			; <UNDEFINED> instruction: 0xf1ba40d6
    30f8:	svclt	0x000c0f42
    30fc:			; <UNDEFINED> instruction: 0xf0002100
    3100:	bcc	80350c <strspn@plt+0x802184>
    3104:	streq	lr, [r9], -r6, asr #20
    3108:	vpmax.s8	d15, d2, d23
    310c:	andge	pc, r0, lr, lsl #17
    3110:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    3114:	addhi	pc, r4, r0
    3118:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    311c:			; <UNDEFINED> instruction: 0xf88e2269
    3120:	subcs	r2, r2, #1
    3124:	andcs	pc, r2, lr, lsl #17
    3128:	andvc	r2, sl, r0, lsl #4
    312c:	andeq	lr, r5, #84, 20	; 0x54000
    3130:			; <UNDEFINED> instruction: 0xf1a3d04a
    3134:			; <UNDEFINED> instruction: 0xf1c30114
    3138:	blx	904e10 <strspn@plt+0x903a88>
    313c:	blx	17f948 <strspn@plt+0x17e5c0>
    3140:	blcc	d40d64 <strspn@plt+0xd3f9dc>
    3144:	blx	953e34 <strspn@plt+0x952aac>
    3148:	blx	97fd5c <strspn@plt+0x97e9d4>
    314c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    3150:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    3154:			; <UNDEFINED> instruction: 0xf04f1d50
    3158:			; <UNDEFINED> instruction: 0xf1410300
    315c:	andcs	r0, sl, #0, 2
    3160:	blx	ff33f16a <strspn@plt+0xff33dde2>
    3164:	movwcs	r2, #522	; 0x20a
    3168:	strmi	r4, [fp], r2, lsl #13
    316c:	blx	ff1bf176 <strspn@plt+0xff1bddee>
    3170:	subsle	r4, r8, r3, lsl r3
    3174:	movweq	lr, #47706	; 0xba5a
    3178:			; <UNDEFINED> instruction: 0xf7fed026
    317c:	stmdacs	r0, {r2, r6, r7, fp, sp, lr, pc}
    3180:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    3184:	subsle	r2, r7, r0, lsl #20
    3188:	mulcc	r0, r2, r9
    318c:	bmi	c715c0 <strspn@plt+0xc70238>
    3190:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    3194:			; <UNDEFINED> instruction: 0x23204d30
    3198:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    319c:	ldrmi	r4, [r9], -r0, lsr #12
    31a0:			; <UNDEFINED> instruction: 0xf8cd2201
    31a4:	stmib	sp, {r3, r4, pc}^
    31a8:	strls	sl, [r1], -r4, lsl #22
    31ac:			; <UNDEFINED> instruction: 0xf7fe9500
    31b0:	ands	lr, r5, r6, ror #17
    31b4:	andeq	pc, sl, #-1073741780	; 0xc000002c
    31b8:	svcge	0x0075f47f
    31bc:	movtcs	r9, #11784	; 0x2e08
    31c0:	andcs	pc, r1, lr, lsl #17
    31c4:	andcc	pc, r0, lr, lsl #17
    31c8:			; <UNDEFINED> instruction: 0xac0d4a24
    31cc:	stmib	sp, {r5, r8, r9, sp}^
    31d0:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    31d4:	andls	r4, r0, #32, 12	; 0x2000000
    31d8:	andcs	r4, r1, #26214400	; 0x1900000
    31dc:	stmia	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31e0:			; <UNDEFINED> instruction: 0xf7fd4620
    31e4:	bmi	7bf004 <strspn@plt+0x7bdc7c>
    31e8:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    31ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    31f0:	subsmi	r9, sl, r5, lsl fp
    31f4:	andslt	sp, r7, r6, lsr #2
    31f8:	svchi	0x00f0e8bd
    31fc:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    3200:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3204:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    3208:			; <UNDEFINED> instruction: 0xf0002264
    320c:	stmdbcs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    3210:	svclt	0x00084682
    3214:	strmi	r2, [fp], sl, lsl #16
    3218:	strcc	fp, [r1], -r8, lsl #30
    321c:	ldrb	sp, [r3, sl, lsr #3]
    3220:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    3224:	ldrbmi	lr, [r0], -r0, lsl #15
    3228:	andcs	r4, sl, #93323264	; 0x5900000
    322c:			; <UNDEFINED> instruction: 0xf0002300
    3230:	strmi	pc, [r2], r5, ror #22
    3234:	ldr	r4, [sp, fp, lsl #13]
    3238:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    323c:	bmi	2bd0e8 <strspn@plt+0x2bbd60>
    3240:			; <UNDEFINED> instruction: 0xe7a6447a
    3244:	svc	0x005af7fd
    3248:	andeq	r1, r1, r2, lsr #28
    324c:	andeq	r0, r0, ip, asr r1
    3250:	andeq	r0, r0, ip, ror lr
    3254:	andeq	r0, r0, r8, ror ip
    3258:			; <UNDEFINED> instruction: 0x00000dbe
    325c:	muleq	r0, r2, sp
    3260:	andeq	r1, r1, sl, lsl #25
    3264:	andeq	r0, r0, lr, asr #23
    3268:	andeq	r0, r0, r8, asr #23
    326c:	suble	r2, r5, r0, lsl #16
    3270:	mvnsmi	lr, #737280	; 0xb4000
    3274:			; <UNDEFINED> instruction: 0xf9904698
    3278:	orrlt	r3, r3, #0
    327c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    3280:	ldrmi	r4, [r7], -r9, lsl #13
    3284:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    3288:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    328c:	svceq	0x0000f1b8
    3290:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    3294:			; <UNDEFINED> instruction: 0x4605bb1c
    3298:	strtmi	r2, [lr], -ip, lsr #22
    329c:	svccs	0x0001f915
    32a0:	bllt	b7308 <strspn@plt+0xb5f80>
    32a4:	adcsmi	r4, r0, #48234496	; 0x2e00000
    32a8:	bne	c77b14 <strspn@plt+0xc7678c>
    32ac:	mcrrne	7, 12, r4, r3, cr0
    32b0:			; <UNDEFINED> instruction: 0xf849d015
    32b4:	strcc	r0, [r1], #-36	; 0xffffffdc
    32b8:	mulcc	r0, r6, r9
    32bc:			; <UNDEFINED> instruction: 0xf995b1bb
    32c0:			; <UNDEFINED> instruction: 0xb1a33000
    32c4:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    32c8:	strtmi	r2, [r8], -ip, lsr #22
    32cc:			; <UNDEFINED> instruction: 0xf915462e
    32d0:	mvnle	r2, r1, lsl #30
    32d4:	svclt	0x00082a00
    32d8:	adcsmi	r4, r0, #48234496	; 0x2e00000
    32dc:			; <UNDEFINED> instruction: 0xf04fd3e5
    32e0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    32e4:	adcmi	r8, r7, #248, 6	; 0xe0000003
    32e8:	ldrmi	sp, [r3], -r4, lsl #18
    32ec:			; <UNDEFINED> instruction: 0x4620e7d4
    32f0:	mvnshi	lr, #12386304	; 0xbd0000
    32f4:	andeq	pc, r1, pc, rrx
    32f8:	mvnshi	lr, #12386304	; 0xbd0000
    32fc:	rscscc	pc, pc, pc, asr #32
    3300:	svclt	0x00004770
    3304:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    3308:			; <UNDEFINED> instruction: 0xf990461c
    330c:	blx	fed57314 <strspn@plt+0xfed55f8c>
    3310:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    3314:	svclt	0x00082c00
    3318:	ldmiblt	r3, {r0, r8, r9, sp}
    331c:	addsmi	r6, r6, #2490368	; 0x260000
    3320:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    3324:	eorvs	fp, r3, r1, lsl pc
    3328:	bl	4f334 <strspn@plt+0x4dfac>
    332c:	blne	fe48394c <strspn@plt+0xfe4825c4>
    3330:			; <UNDEFINED> instruction: 0xf7ff9b04
    3334:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3338:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    333c:	eorvs	r4, r3, r3, lsl #8
    3340:			; <UNDEFINED> instruction: 0xf04fbd70
    3344:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    3348:	rscscc	pc, pc, pc, asr #32
    334c:	svclt	0x00004770
    3350:	mvnsmi	lr, #737280	; 0xb4000
    3354:			; <UNDEFINED> instruction: 0xf381fab1
    3358:	bcs	58cc <strspn@plt+0x4544>
    335c:	movwcs	fp, #7944	; 0x1f08
    3360:	svclt	0x00082800
    3364:	blcs	bf70 <strspn@plt+0xabe8>
    3368:			; <UNDEFINED> instruction: 0xf990d13d
    336c:	strmi	r3, [r0], r0
    3370:	pkhbtmi	r4, r9, r6, lsl #12
    3374:	strcs	r4, [r1, -r4, lsl #12]
    3378:			; <UNDEFINED> instruction: 0x4625b31b
    337c:			; <UNDEFINED> instruction: 0xf1042b2c
    3380:	strbmi	r0, [r0], -r1, lsl #8
    3384:	mulcs	r0, r4, r9
    3388:	eorle	r4, r1, r0, lsr #13
    338c:	strtmi	fp, [r5], -r2, ror #19
    3390:	bl	fe953e38 <strspn@plt+0xfe952ab0>
    3394:	eorle	r0, r2, #0, 2
    3398:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    339c:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    33a0:	rsceq	lr, r0, #323584	; 0x4f000
    33a4:	vpmax.u8	d15, d3, d7
    33a8:			; <UNDEFINED> instruction: 0xf819db0c
    33ac:	movwmi	r1, #45058	; 0xb002
    33b0:	andcc	pc, r2, r9, lsl #16
    33b4:	mulcc	r0, r5, r9
    33b8:			; <UNDEFINED> instruction: 0xf994b11b
    33bc:	blcs	f3c4 <strspn@plt+0xe03c>
    33c0:	ldrdcs	sp, [r0], -fp
    33c4:	mvnshi	lr, #12386304	; 0xbd0000
    33c8:	ldrmi	r1, [r3], -ip, ror #24
    33cc:	ldrb	r4, [r4, r0, lsl #13]
    33d0:	svclt	0x00082a00
    33d4:	adcmi	r4, r8, #38797312	; 0x2500000
    33d8:	smlatbeq	r0, r5, fp, lr
    33dc:			; <UNDEFINED> instruction: 0xf04fd3dc
    33e0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    33e4:			; <UNDEFINED> instruction: 0xf06f83f8
    33e8:			; <UNDEFINED> instruction: 0xe7eb0015
    33ec:			; <UNDEFINED> instruction: 0xf381fab1
    33f0:	bcs	5964 <strspn@plt+0x45dc>
    33f4:	movwcs	fp, #7944	; 0x1f08
    33f8:	svclt	0x00082800
    33fc:	bllt	ff0cc008 <strspn@plt+0xff0cac80>
    3400:	mvnsmi	lr, sp, lsr #18
    3404:			; <UNDEFINED> instruction: 0xf9904606
    3408:	ldrmi	r3, [r7], -r0
    340c:	strmi	r4, [r4], -r8, lsl #13
    3410:	strtmi	fp, [r5], -fp, ror #3
    3414:			; <UNDEFINED> instruction: 0xf1042b2c
    3418:	ldrtmi	r0, [r0], -r1, lsl #8
    341c:	mulcs	r0, r4, r9
    3420:	andsle	r4, fp, r6, lsr #12
    3424:			; <UNDEFINED> instruction: 0x4625b9b2
    3428:	bl	fe953ed0 <strspn@plt+0xfe952b48>
    342c:	andsle	r0, ip, #0, 2
    3430:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    3434:			; <UNDEFINED> instruction: 0xf8d8db0c
    3438:	tstmi	r8, #0
    343c:	andeq	pc, r0, r8, asr #17
    3440:	mulcc	r0, r5, r9
    3444:			; <UNDEFINED> instruction: 0xf994b11b
    3448:	blcs	f450 <strspn@plt+0xe0c8>
    344c:	andcs	sp, r0, r1, ror #3
    3450:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3454:	ldrmi	r1, [r3], -ip, ror #24
    3458:	ldrb	r4, [sl, r6, lsl #12]
    345c:	svclt	0x00082a00
    3460:	adcmi	r4, r8, #38797312	; 0x2500000
    3464:	smlatbeq	r0, r5, fp, lr
    3468:			; <UNDEFINED> instruction: 0xf04fd3e2
    346c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3470:			; <UNDEFINED> instruction: 0xf06f81f0
    3474:			; <UNDEFINED> instruction: 0x47700015
    3478:	mvnsmi	lr, #737280	; 0xb4000
    347c:	bmi	f54cd8 <strspn@plt+0xf53950>
    3480:	blmi	f54d00 <strspn@plt+0xf53978>
    3484:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    3488:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    348c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3490:			; <UNDEFINED> instruction: 0xf04f9303
    3494:			; <UNDEFINED> instruction: 0xf8cd0300
    3498:	tstlt	r8, #8
    349c:	strmi	r6, [r4], -lr
    34a0:	strmi	r6, [r8], lr, lsr #32
    34a4:	mrc	7, 5, APSR_nzcv, cr4, cr13, {7}
    34a8:	andls	pc, r0, r0, asr #17
    34ac:			; <UNDEFINED> instruction: 0xf9944607
    34b0:	blcs	e8f4b8 <strspn@plt+0xe8e130>
    34b4:	stmdbge	r2, {r1, r5, ip, lr, pc}
    34b8:	strtmi	r2, [r0], -sl, lsl #4
    34bc:			; <UNDEFINED> instruction: 0xf7fd9101
    34c0:			; <UNDEFINED> instruction: 0xf8c8eda8
    34c4:	eorvs	r0, r8, r0
    34c8:	bllt	1a1d5b0 <strspn@plt+0x1a1c228>
    34cc:	blcs	2a0dc <strspn@plt+0x28d54>
    34d0:	adcmi	fp, r3, #24, 30	; 0x60
    34d4:			; <UNDEFINED> instruction: 0xf993d028
    34d8:	stmdbls	r1, {sp}
    34dc:	eorle	r2, r6, sl, lsr sl
    34e0:	eorle	r2, r9, sp, lsr #20
    34e4:	bmi	94b4ec <strspn@plt+0x94a164>
    34e8:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    34ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    34f0:	subsmi	r9, sl, r3, lsl #22
    34f4:	andlt	sp, r5, fp, lsr r1
    34f8:	mvnshi	lr, #12386304	; 0xbd0000
    34fc:	stmdbge	r2, {r0, sl, ip, sp}
    3500:	strtmi	r2, [r0], -sl, lsl #4
    3504:	stc	7, cr15, [r4, #1012]	; 0x3f4
    3508:	ldmdavs	fp!, {r3, r5, sp, lr}
    350c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    3510:			; <UNDEFINED> instruction: 0xf990b150
    3514:	blne	f51c <strspn@plt+0xe194>
    3518:			; <UNDEFINED> instruction: 0xf080fab0
    351c:	blcs	5a24 <strspn@plt+0x469c>
    3520:	andcs	fp, r1, r8, lsl pc
    3524:	sbcsle	r2, sp, r0, lsl #16
    3528:	rscscc	pc, pc, pc, asr #32
    352c:			; <UNDEFINED> instruction: 0xf993e7db
    3530:	stmdblt	sl, {r0, sp}
    3534:	ldrb	r6, [r6, lr, lsr #32]
    3538:	andcs	r1, sl, #92, 24	; 0x5c00
    353c:	eorsvs	r2, fp, r0, lsl #6
    3540:	movwls	r4, #9760	; 0x2620
    3544:	stcl	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    3548:	ldmdavs	fp!, {r3, r5, sp, lr}
    354c:	mvnle	r2, r0, lsl #22
    3550:	blcs	2a160 <strspn@plt+0x28dd8>
    3554:			; <UNDEFINED> instruction: 0xf993d0e8
    3558:	blne	6cb560 <strspn@plt+0x6ca1d8>
    355c:			; <UNDEFINED> instruction: 0xf383fab3
    3560:	bcs	5ad4 <strspn@plt+0x474c>
    3564:	movwcs	fp, #7960	; 0x1f18
    3568:	adcsle	r2, fp, r0, lsl #22
    356c:			; <UNDEFINED> instruction: 0xf7fde7dc
    3570:	svclt	0x0000edc6
    3574:	andeq	r1, r1, lr, ror #19
    3578:	andeq	r0, r0, ip, asr r1
    357c:	andeq	r1, r1, sl, lsl #19
    3580:	mvnsmi	lr, #737280	; 0xb4000
    3584:	stcmi	14, cr1, [sl], #-12
    3588:	bmi	aaf7a4 <strspn@plt+0xaae41c>
    358c:	movwcs	fp, #7960	; 0x1f18
    3590:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    3594:	movwcs	fp, #3848	; 0xf08
    3598:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    359c:			; <UNDEFINED> instruction: 0xf04f9203
    35a0:	blcs	3da8 <strspn@plt+0x2a20>
    35a4:	svcge	0x0001d03f
    35a8:	strmi	sl, [sp], -r2, lsl #28
    35ac:	blx	fed7b600 <strspn@plt+0xfed7a278>
    35b0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    35b4:	svclt	0x00082c00
    35b8:	strbmi	r2, [r1, #769]	; 0x301
    35bc:			; <UNDEFINED> instruction: 0xf043bf18
    35c0:	bllt	8c41cc <strspn@plt+0x8c2e44>
    35c4:	strtmi	r4, [r9], -sl, asr #12
    35c8:			; <UNDEFINED> instruction: 0xf7fd4620
    35cc:	ldmiblt	r0!, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    35d0:	andeq	lr, r9, r4, lsl #22
    35d4:	ldrtmi	r4, [r9], -r5, asr #8
    35d8:	mrc2	7, 2, pc, cr14, cr14, {7}
    35dc:			; <UNDEFINED> instruction: 0x46044631
    35e0:			; <UNDEFINED> instruction: 0xf7fe4628
    35e4:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    35e8:	bl	6695f4 <strspn@plt+0x66826c>
    35ec:	strmi	r0, [r5], -r8, lsl #6
    35f0:	blcs	77624 <strspn@plt+0x7629c>
    35f4:			; <UNDEFINED> instruction: 0xb11cd1db
    35f8:	mulcc	r0, r4, r9
    35fc:	andle	r2, r4, pc, lsr #22
    3600:			; <UNDEFINED> instruction: 0xf995b12d
    3604:	blcs	bcf60c <strspn@plt+0xbce284>
    3608:	ldrdcs	sp, [r1], -r1
    360c:	andcs	lr, r0, r0
    3610:	blmi	215e3c <strspn@plt+0x214ab4>
    3614:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3618:	blls	dd688 <strspn@plt+0xdc300>
    361c:	qaddle	r4, sl, r4
    3620:	pop	{r0, r2, ip, sp, pc}
    3624:			; <UNDEFINED> instruction: 0x461883f0
    3628:			; <UNDEFINED> instruction: 0xf7fde7f2
    362c:	svclt	0x0000ed68
    3630:	andeq	r1, r1, r4, ror #17
    3634:	andeq	r0, r0, ip, asr r1
    3638:	andeq	r1, r1, r0, ror #16
    363c:	mvnsmi	lr, #737280	; 0xb4000
    3640:	movweq	lr, #6736	; 0x1a50
    3644:	strmi	sp, [ip], -r5, lsr #32
    3648:			; <UNDEFINED> instruction: 0x46054616
    364c:	cmnlt	r1, #56, 6	; 0xe0000000
    3650:	stcl	7, cr15, [ip, #1012]	; 0x3f4
    3654:	addsmi	r4, lr, #201326595	; 0xc000003
    3658:	svclt	0x00884607
    365c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3660:	bl	1b96b8 <strspn@plt+0x1b8330>
    3664:			; <UNDEFINED> instruction: 0xf1090900
    3668:			; <UNDEFINED> instruction: 0xf7fd0001
    366c:	strmi	lr, [r0], sl, lsl #27
    3670:	strtmi	fp, [r9], -r0, ror #2
    3674:			; <UNDEFINED> instruction: 0xf7fd463a
    3678:	bl	23ead8 <strspn@plt+0x23d750>
    367c:	ldrtmi	r0, [r2], -r7
    3680:			; <UNDEFINED> instruction: 0xf7fd4621
    3684:	movwcs	lr, #3344	; 0xd10
    3688:	andcc	pc, r9, r8, lsl #16
    368c:	pop	{r6, r9, sl, lr}
    3690:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    3694:	mvnsmi	lr, #12386304	; 0xbd0000
    3698:			; <UNDEFINED> instruction: 0xf7fd4478
    369c:	strtmi	fp, [r0], -r7, lsr #26
    36a0:	pop	{r0, r4, r9, sl, lr}
    36a4:			; <UNDEFINED> instruction: 0xf7fd43f8
    36a8:	pop	{r0, r3, r5, r6, r7, sl, fp, ip, sp, pc}
    36ac:			; <UNDEFINED> instruction: 0xf7fd43f8
    36b0:	svclt	0x0000bd1d
    36b4:	andeq	r0, r0, r8, lsr #10
    36b8:			; <UNDEFINED> instruction: 0x460ab538
    36bc:	strmi	r4, [ip], -r5, lsl #12
    36c0:			; <UNDEFINED> instruction: 0x4608b119
    36c4:	ldc	7, cr15, [r2, #1012]	; 0x3f4
    36c8:	strtmi	r4, [r1], -r2, lsl #12
    36cc:	pop	{r3, r5, r9, sl, lr}
    36d0:			; <UNDEFINED> instruction: 0xf7ff4038
    36d4:	svclt	0x0000bfb3
    36d8:	tstcs	r1, lr, lsl #8
    36dc:	addlt	fp, r5, r0, lsl r5
    36e0:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    36e4:			; <UNDEFINED> instruction: 0xf8dfab07
    36e8:	strmi	ip, [r4], -r0, rrx
    36ec:			; <UNDEFINED> instruction: 0xf85344fe
    36f0:	stmdage	r2, {r2, r8, r9, fp, sp}
    36f4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    36f8:	ldrdgt	pc, [r0], -ip
    36fc:	andgt	pc, ip, sp, asr #17
    3700:	stceq	0, cr15, [r0], {79}	; 0x4f
    3704:			; <UNDEFINED> instruction: 0xf7fd9301
    3708:	mcrne	13, 0, lr, cr2, cr2, {4}
    370c:	strcs	fp, [r0], #-4024	; 0xfffff048
    3710:	strtmi	sp, [r0], -r7, lsl #22
    3714:			; <UNDEFINED> instruction: 0xf7ff9902
    3718:			; <UNDEFINED> instruction: 0x4604ff91
    371c:			; <UNDEFINED> instruction: 0xf7fd9802
    3720:	bmi	2be998 <strspn@plt+0x2bd610>
    3724:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3728:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    372c:	subsmi	r9, sl, r3, lsl #22
    3730:	strtmi	sp, [r0], -r5, lsl #2
    3734:	pop	{r0, r2, ip, sp, pc}
    3738:	andlt	r4, r3, r0, lsl r0
    373c:			; <UNDEFINED> instruction: 0xf7fd4770
    3740:	svclt	0x0000ecde
    3744:	andeq	r1, r1, r8, lsl #15
    3748:	andeq	r0, r0, ip, asr r1
    374c:	andeq	r1, r1, lr, asr #14
    3750:	mvnsmi	lr, #737280	; 0xb4000
    3754:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    3758:	bmi	d551c4 <strspn@plt+0xd53e3c>
    375c:	blmi	d6f970 <strspn@plt+0xd6e5e8>
    3760:			; <UNDEFINED> instruction: 0xf996447a
    3764:	ldmpl	r3, {lr}^
    3768:	movwls	r6, #6171	; 0x181b
    376c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3770:	eorsle	r2, r4, r0, lsl #24
    3774:	strmi	r4, [r8], r5, lsl #12
    3778:			; <UNDEFINED> instruction: 0x46394630
    377c:	mcr	7, 0, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3780:			; <UNDEFINED> instruction: 0x56361834
    3784:	suble	r2, ip, r0, lsl #28
    3788:	svceq	0x0000f1b9
    378c:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    3790:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3794:	ldc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    3798:	eorsle	r2, r5, r0, lsl #16
    379c:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    37a0:	movwcs	r4, #1641	; 0x669
    37a4:	andvs	pc, r0, sp, lsl #17
    37a8:			; <UNDEFINED> instruction: 0xf88d4648
    37ac:			; <UNDEFINED> instruction: 0xf7fe3001
    37b0:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    37b4:	andeq	pc, r0, r8, asr #17
    37b8:	mulcc	r1, r3, r9
    37bc:	svclt	0x00181af6
    37c0:	blcs	cfcc <strspn@plt+0xbc44>
    37c4:	strcs	fp, [r1], -r8, lsl #30
    37c8:	andcc	fp, r2, lr, asr fp
    37cc:	strtpl	r1, [r1], -r6, lsr #16
    37d0:			; <UNDEFINED> instruction: 0x4638b119
    37d4:	ldc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    37d8:			; <UNDEFINED> instruction: 0x464cb318
    37dc:	bmi	5db89c <strspn@plt+0x5da514>
    37e0:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    37e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    37e8:	subsmi	r9, sl, r1, lsl #22
    37ec:			; <UNDEFINED> instruction: 0x4620d11e
    37f0:	pop	{r0, r1, ip, sp, pc}
    37f4:			; <UNDEFINED> instruction: 0x463983f0
    37f8:			; <UNDEFINED> instruction: 0xf7fd4620
    37fc:			; <UNDEFINED> instruction: 0xf8c8ec16
    3800:	strtmi	r0, [r0], #-0
    3804:	strb	r6, [sl, r8, lsr #32]!
    3808:			; <UNDEFINED> instruction: 0x46204639
    380c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    3810:	andeq	pc, r0, r8, asr #17
    3814:	strtpl	r1, [r1], -r6, lsr #16
    3818:			; <UNDEFINED> instruction: 0x4638b131
    381c:	stcl	7, cr15, [ip], #1012	; 0x3f4
    3820:	eorvs	fp, ip, r0, lsl r9
    3824:	ldrb	r2, [sl, r0, lsl #8]
    3828:	ldrb	r6, [r8, lr, lsr #32]
    382c:	stcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    3830:	andeq	r1, r1, r4, lsl r7
    3834:	andeq	r0, r0, ip, asr r1
    3838:	ldrdeq	r0, [r0], -sl
    383c:	muleq	r1, r2, r6
    3840:			; <UNDEFINED> instruction: 0x4604b510
    3844:	stmdacs	sl, {r0, sp, lr, pc}
    3848:	strtmi	sp, [r0], -r6
    384c:	stc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    3850:	mvnsle	r1, r3, asr #24
    3854:	ldclt	0, cr2, [r0, #-4]
    3858:	ldclt	0, cr2, [r0, #-0]
    385c:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    3860:	svclt	0x00be2900
    3864:			; <UNDEFINED> instruction: 0xf04f2000
    3868:	and	r4, r6, r0, lsl #2
    386c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3870:			; <UNDEFINED> instruction: 0xf06fbf1c
    3874:			; <UNDEFINED> instruction: 0xf04f4100
    3878:			; <UNDEFINED> instruction: 0xf00030ff
    387c:			; <UNDEFINED> instruction: 0xf1adb857
    3880:	stmdb	sp!, {r3, sl, fp}^
    3884:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    3888:	blcs	3a4b4 <strspn@plt+0x3912c>
    388c:			; <UNDEFINED> instruction: 0xf000db1a
    3890:			; <UNDEFINED> instruction: 0xf8ddf853
    3894:	ldmib	sp, {r2, sp, lr, pc}^
    3898:	andlt	r2, r4, r2, lsl #6
    389c:	submi	r4, r0, #112, 14	; 0x1c00000
    38a0:	cmpeq	r1, r1, ror #22
    38a4:	blle	6ce4ac <strspn@plt+0x6cd124>
    38a8:			; <UNDEFINED> instruction: 0xf846f000
    38ac:	ldrd	pc, [r4], -sp
    38b0:	movwcs	lr, #10717	; 0x29dd
    38b4:	submi	fp, r0, #4
    38b8:	cmpeq	r1, r1, ror #22
    38bc:	bl	18d420c <strspn@plt+0x18d2e84>
    38c0:	ldrbmi	r0, [r0, -r3, asr #6]!
    38c4:	bl	18d4214 <strspn@plt+0x18d2e8c>
    38c8:			; <UNDEFINED> instruction: 0xf0000343
    38cc:			; <UNDEFINED> instruction: 0xf8ddf835
    38d0:	ldmib	sp, {r2, sp, lr, pc}^
    38d4:	andlt	r2, r4, r2, lsl #6
    38d8:	bl	18541e0 <strspn@plt+0x1852e58>
    38dc:	ldrbmi	r0, [r0, -r1, asr #2]!
    38e0:	bl	18d4230 <strspn@plt+0x18d2ea8>
    38e4:			; <UNDEFINED> instruction: 0xf0000343
    38e8:			; <UNDEFINED> instruction: 0xf8ddf827
    38ec:	ldmib	sp, {r2, sp, lr, pc}^
    38f0:	andlt	r2, r4, r2, lsl #6
    38f4:	bl	18d4244 <strspn@plt+0x18d2ebc>
    38f8:	ldrbmi	r0, [r0, -r3, asr #6]!
    38fc:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    3900:	svclt	0x00082900
    3904:	svclt	0x001c2800
    3908:	mvnscc	pc, pc, asr #32
    390c:	rscscc	pc, pc, pc, asr #32
    3910:	stmdalt	ip, {ip, sp, lr, pc}
    3914:	stfeqd	f7, [r8], {173}	; 0xad
    3918:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    391c:			; <UNDEFINED> instruction: 0xf80cf000
    3920:	ldrd	pc, [r4], -sp
    3924:	movwcs	lr, #10717	; 0x29dd
    3928:	ldrbmi	fp, [r0, -r4]!
    392c:			; <UNDEFINED> instruction: 0xf04fb502
    3930:			; <UNDEFINED> instruction: 0xf7fd0008
    3934:	vstrlt	d14, [r2, #-296]	; 0xfffffed8
    3938:	svclt	0x00084299
    393c:	push	{r4, r7, r9, lr}
    3940:			; <UNDEFINED> instruction: 0x46044ff0
    3944:	andcs	fp, r0, r8, lsr pc
    3948:			; <UNDEFINED> instruction: 0xf8dd460d
    394c:	svclt	0x0038c024
    3950:	cmnle	fp, #1048576	; 0x100000
    3954:			; <UNDEFINED> instruction: 0x46994690
    3958:			; <UNDEFINED> instruction: 0xf283fab3
    395c:	rsbsle	r2, r0, r0, lsl #22
    3960:			; <UNDEFINED> instruction: 0xf385fab5
    3964:	rsble	r2, r8, r0, lsl #26
    3968:			; <UNDEFINED> instruction: 0xf1a21ad2
    396c:	blx	2471f4 <strspn@plt+0x245e6c>
    3970:	blx	242580 <strspn@plt+0x2411f8>
    3974:			; <UNDEFINED> instruction: 0xf1c2f30e
    3978:	b	12c5600 <strspn@plt+0x12c4278>
    397c:	blx	a06590 <strspn@plt+0xa05208>
    3980:	b	13005a4 <strspn@plt+0x12ff21c>
    3984:	blx	206598 <strspn@plt+0x205210>
    3988:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    398c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3990:	andcs	fp, r0, ip, lsr pc
    3994:	movwle	r4, #42497	; 0xa601
    3998:	bl	fed0b9a4 <strspn@plt+0xfed0a61c>
    399c:	blx	49cc <strspn@plt+0x3644>
    39a0:	blx	83fde0 <strspn@plt+0x83ea58>
    39a4:	bl	19805c8 <strspn@plt+0x197f240>
    39a8:	tstmi	r9, #46137344	; 0x2c00000
    39ac:	bcs	13bf4 <strspn@plt+0x1286c>
    39b0:	b	13f7aa8 <strspn@plt+0x13f6720>
    39b4:	b	13c5b24 <strspn@plt+0x13c479c>
    39b8:	b	1205f2c <strspn@plt+0x1204ba4>
    39bc:	ldrmi	r7, [r6], -fp, asr #17
    39c0:	bl	fed3b9f4 <strspn@plt+0xfed3a66c>
    39c4:	bl	19445ec <strspn@plt+0x1943264>
    39c8:	ldmne	fp, {r0, r3, r9, fp}^
    39cc:	beq	2be6fc <strspn@plt+0x2bd374>
    39d0:			; <UNDEFINED> instruction: 0xf14a1c5c
    39d4:	cfsh32cc	mvfx0, mvfx1, #0
    39d8:	strbmi	sp, [sp, #-7]
    39dc:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    39e0:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    39e4:	adfccsz	f4, f1, #5.0
    39e8:	blx	1781cc <strspn@plt+0x176e44>
    39ec:	blx	941610 <strspn@plt+0x940288>
    39f0:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    39f4:	vseleq.f32	s30, s28, s11
    39f8:	blx	949e00 <strspn@plt+0x948a78>
    39fc:	b	1101a0c <strspn@plt+0x1100684>
    3a00:			; <UNDEFINED> instruction: 0xf1a2040e
    3a04:			; <UNDEFINED> instruction: 0xf1c20720
    3a08:	blx	205290 <strspn@plt+0x203f08>
    3a0c:	blx	14061c <strspn@plt+0x13f294>
    3a10:	blx	141634 <strspn@plt+0x1402ac>
    3a14:	b	1100224 <strspn@plt+0x10fee9c>
    3a18:	blx	90463c <strspn@plt+0x9032b4>
    3a1c:	bl	118123c <strspn@plt+0x117feb4>
    3a20:	teqmi	r3, #1073741824	; 0x40000000
    3a24:	strbmi	r1, [r5], -r0, lsl #21
    3a28:	tsteq	r3, r1, ror #22
    3a2c:	svceq	0x0000f1bc
    3a30:	stmib	ip, {r0, ip, lr, pc}^
    3a34:	pop	{r8, sl, lr}
    3a38:	blx	fed27a00 <strspn@plt+0xfed26678>
    3a3c:	msrcc	CPSR_, #132, 6	; 0x10000002
    3a40:	blx	fee3d890 <strspn@plt+0xfee3c508>
    3a44:	blx	fed8046c <strspn@plt+0xfed7f0e4>
    3a48:	eorcc	pc, r0, #335544322	; 0x14000002
    3a4c:	orrle	r2, fp, r0, lsl #26
    3a50:	svclt	0x0000e7f3
    3a54:	mvnsmi	lr, #737280	; 0xb4000
    3a58:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3a5c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3a60:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3a64:	b	fe6c1a60 <strspn@plt+0xfe6c06d8>
    3a68:	blne	1d94c64 <strspn@plt+0x1d938dc>
    3a6c:	strhle	r1, [sl], -r6
    3a70:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3a74:	svccc	0x0004f855
    3a78:	strbmi	r3, [sl], -r1, lsl #8
    3a7c:	ldrtmi	r4, [r8], -r1, asr #12
    3a80:	adcmi	r4, r6, #152, 14	; 0x2600000
    3a84:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3a88:	svclt	0x000083f8
    3a8c:	andeq	r1, r1, lr, lsr #5
    3a90:	andeq	r1, r1, r4, lsr #5
    3a94:	svclt	0x00004770
    3a98:	tstcs	r0, r2, lsl #22
    3a9c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3aa0:	bllt	fef41a9c <strspn@plt+0xfef40714>
    3aa4:	andeq	r1, r1, r4, ror #10

Disassembly of section .fini:

00003aa8 <.fini>:
    3aa8:	push	{r3, lr}
    3aac:	pop	{r3, pc}
