// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cordic_sqrt (
        ap_clk,
        ap_rst,
        x_V,
        y_V,
        ap_return,
        ap_ce
);

input   ap_clk;
input   ap_rst;
input  [31:0] x_V;
input  [31:0] y_V;
output  [31:0] ap_return;
input   ap_ce;

reg   [0:0] tmp_62_reg_3072;
reg   [31:0] tmp_1_reg_3078;
reg   [31:0] tmp_2_reg_3083;
reg   [0:0] tmp_63_reg_3088;
reg   [31:0] tmp_3_reg_3094;
reg   [31:0] tmp_4_reg_3100;
reg   [0:0] tmp_64_reg_3106;
reg   [31:0] tmp_7_reg_3112;
reg   [31:0] tmp_8_reg_3118;
reg   [0:0] tmp_65_reg_3124;
reg   [31:0] tmp_s_reg_3130;
reg   [31:0] tmp_5_reg_3136;
reg   [0:0] tmp_66_reg_3142;
reg   [31:0] tmp_6_reg_3148;
reg   [31:0] tmp_9_reg_3154;
reg   [0:0] tmp_67_reg_3160;
reg   [31:0] tmp_10_reg_3166;
reg   [31:0] tmp_11_reg_3172;
reg   [31:0] x_iteration_V_reg_3178;
reg   [31:0] yo_V_reg_3184;
reg   [0:0] tmp_68_reg_3191;
reg   [31:0] x_iteration_V_1_reg_3197;
reg   [31:0] yo_V_1_reg_3203;
reg   [0:0] tmp_69_reg_3209;
reg   [31:0] x_iteration_V_2_reg_3215;
reg   [31:0] yo_V_2_reg_3221;
reg   [0:0] tmp_70_reg_3227;
reg   [31:0] x_iteration_V_3_reg_3233;
reg   [31:0] yo_V_3_reg_3239;
reg   [0:0] tmp_71_reg_3245;
reg   [31:0] x_iteration_V_4_reg_3251;
reg   [31:0] yo_V_4_reg_3257;
reg   [0:0] tmp_72_reg_3263;
reg   [31:0] x_iteration_V_5_reg_3269;
reg   [31:0] yo_V_5_reg_3275;
reg   [0:0] tmp_74_reg_3281;
reg   [31:0] x_iteration_V_6_reg_3287;
reg   [31:0] yo_V_6_reg_3293;
reg   [0:0] tmp_75_reg_3299;
reg   [31:0] x_iteration_V_7_reg_3305;
reg   [31:0] yo_V_7_reg_3311;
reg   [0:0] tmp_76_reg_3317;
reg   [31:0] x_iteration_V_8_reg_3323;
reg   [31:0] yo_V_8_reg_3329;
reg   [0:0] tmp_77_reg_3335;
reg   [31:0] x_iteration_V_9_reg_3341;
reg   [31:0] yo_V_9_reg_3347;
reg   [0:0] tmp_78_reg_3353;
reg   [31:0] x_iteration_V_10_reg_3359;
reg   [31:0] yo_V_10_reg_3365;
reg   [0:0] tmp_79_reg_3371;
reg   [31:0] x_iteration_V_11_reg_3377;
reg   [31:0] yo_V_11_reg_3383;
reg   [0:0] tmp_80_reg_3389;
reg   [31:0] x_iteration_V_12_reg_3395;
reg   [31:0] yo_V_12_reg_3401;
reg   [0:0] tmp_81_reg_3407;
reg   [31:0] x_iteration_V_13_reg_3413;
reg   [31:0] yo_V_13_reg_3419;
reg   [0:0] tmp_82_reg_3425;
reg   [31:0] x_iteration_V_14_reg_3431;
reg   [31:0] yo_V_14_reg_3437;
reg   [0:0] tmp_83_reg_3443;
reg   [31:0] x_iteration_V_15_reg_3449;
reg   [31:0] yo_V_15_reg_3455;
reg   [0:0] tmp_84_reg_3461;
reg   [31:0] x_iteration_V_16_reg_3467;
reg   [31:0] yo_V_16_reg_3473;
reg   [0:0] tmp_85_reg_3479;
reg   [31:0] x_iteration_V_17_reg_3485;
reg   [31:0] yo_V_17_reg_3491;
reg   [0:0] tmp_86_reg_3497;
reg   [31:0] x_iteration_V_18_reg_3503;
reg   [31:0] yo_V_18_reg_3509;
reg   [0:0] tmp_87_reg_3515;
reg   [31:0] x_iteration_V_19_reg_3521;
reg   [31:0] yo_V_19_reg_3527;
reg   [0:0] tmp_88_reg_3533;
reg   [31:0] x_iteration_V_20_reg_3539;
reg   [31:0] yo_V_20_reg_3545;
reg   [0:0] tmp_89_reg_3551;
reg   [31:0] x_iteration_V_21_reg_3557;
reg   [31:0] yo_V_21_reg_3563;
reg   [0:0] tmp_90_reg_3569;
reg   [31:0] x_iteration_V_22_reg_3575;
reg   [31:0] yo_V_22_reg_3581;
reg   [0:0] tmp_91_reg_3587;
reg   [31:0] x_iteration_V_23_reg_3593;
reg   [31:0] yo_V_23_reg_3599;
reg   [0:0] tmp_92_reg_3605;
reg   [31:0] x_iteration_V_24_reg_3611;
reg   [31:0] yo_V_24_reg_3617;
reg   [0:0] tmp_93_reg_3623;
reg   [31:0] yo_V_25_reg_3629;
reg   [0:0] tmp_94_reg_3634;
reg   [31:0] tmp_12_reg_3639;
reg   [31:0] x_iteration_V_25_reg_3644;
wire   [37:0] tmp_fu_83_p3;
wire   [38:0] p_shl_fu_91_p1;
wire   [0:0] tmp_61_fu_75_p3;
wire   [38:0] mt1_fu_95_p2;
wire   [37:0] mt_fu_109_p3;
wire   [37:0] mf_fu_117_p2;
wire   [37:0] r_V_s_fu_123_p3;
wire   [38:0] r_V_fu_101_p3;
wire   [37:0] lhs_V_10_fu_159_p3;
wire   [37:0] mf2_fu_166_p2;
wire   [37:0] lhs_V_fu_179_p3;
wire   [37:0] r_V_1_fu_172_p3;
wire   [37:0] mf3_fu_192_p2;
wire   [37:0] r_V_3_fu_198_p3;
wire   [37:0] r_V_4_fu_205_p2;
wire   [37:0] r_V_2_fu_186_p2;
wire   [36:0] mt4_fu_239_p3;
wire   [36:0] mf4_fu_246_p2;
wire   [36:0] r_V_5_fu_252_p3;
wire   [37:0] lhs_V_1_fu_259_p3;
wire   [37:0] r_V_6_fu_270_p1;
wire   [36:0] mt5_fu_276_p3;
wire   [37:0] mf5_fu_287_p1;
wire   [37:0] mt5_cast_fu_283_p1;
wire   [37:0] r_V_7_fu_293_p1;
wire   [37:0] mf5_fu_287_p2;
wire   [37:0] lhs_V_11_fu_300_p3;
wire   [37:0] r_V_7_fu_293_p3;
wire   [37:0] r_V_8_fu_307_p2;
wire   [37:0] r_V_6_fu_270_p2;
wire   [35:0] mt6_fu_341_p3;
wire   [35:0] mf6_fu_348_p2;
wire   [35:0] r_V_9_fu_354_p3;
wire   [37:0] lhs_V_2_fu_361_p3;
wire   [37:0] r_V_10_fu_372_p1;
wire   [35:0] mt7_fu_378_p3;
wire   [36:0] mf7_fu_389_p1;
wire   [36:0] mt7_cast_fu_385_p1;
wire   [36:0] r_V_11_fu_395_p1;
wire   [36:0] mf7_fu_389_p2;
wire   [36:0] r_V_11_fu_395_p3;
wire   [37:0] lhs_V_12_fu_402_p3;
wire   [37:0] r_V_12_fu_413_p1;
wire   [37:0] r_V_12_fu_413_p2;
wire   [37:0] r_V_10_fu_372_p2;
wire   [34:0] mt8_fu_447_p3;
wire   [34:0] mf8_fu_454_p2;
wire   [34:0] r_V_13_fu_460_p3;
wire   [37:0] lhs_V_3_fu_467_p3;
wire   [37:0] r_V_14_fu_478_p1;
wire   [34:0] mt9_fu_484_p3;
wire   [35:0] mf9_fu_495_p1;
wire   [35:0] mt9_cast_fu_491_p1;
wire   [35:0] r_V_15_fu_501_p1;
wire   [35:0] mf9_fu_495_p2;
wire   [35:0] r_V_15_fu_501_p3;
wire   [37:0] lhs_V_13_fu_508_p3;
wire   [37:0] r_V_16_fu_519_p1;
wire   [37:0] r_V_16_fu_519_p2;
wire   [37:0] r_V_14_fu_478_p2;
wire   [33:0] mt2_fu_553_p3;
wire   [33:0] mf1_fu_560_p2;
wire   [33:0] r_V_17_fu_566_p3;
wire   [37:0] lhs_V_4_fu_573_p3;
wire   [37:0] r_V_18_fu_584_p1;
wire   [33:0] mt3_fu_590_p3;
wire   [34:0] mf10_fu_601_p1;
wire   [34:0] mt11_cast_fu_597_p1;
wire   [34:0] r_V_19_fu_607_p1;
wire   [34:0] mf10_fu_601_p2;
wire   [34:0] r_V_19_fu_607_p3;
wire   [37:0] lhs_V_14_fu_614_p3;
wire   [37:0] r_V_20_fu_625_p1;
wire   [37:0] r_V_20_fu_625_p2;
wire   [37:0] r_V_18_fu_584_p2;
wire   [32:0] mt10_fu_659_p3;
wire   [32:0] mf11_fu_666_p2;
wire   [32:0] r_V_21_fu_672_p3;
wire   [37:0] lhs_V_5_fu_679_p3;
wire   [37:0] r_V_22_fu_690_p1;
wire   [37:0] r_V_22_fu_690_p2;
wire   [32:0] mt11_fu_706_p3;
wire   [33:0] mf12_fu_717_p1;
wire   [33:0] mt13_cast_fu_713_p1;
wire   [33:0] r_V_23_fu_723_p1;
wire   [33:0] mf12_fu_717_p2;
wire   [33:0] r_V_23_fu_723_p3;
wire   [37:0] lhs_V_15_fu_730_p3;
wire   [37:0] r_V_24_fu_741_p1;
wire   [37:0] r_V_24_fu_741_p2;
wire   [31:0] mf13_fu_765_p2;
wire   [31:0] r_V_25_fu_770_p3;
wire   [37:0] lhs_V_6_fu_776_p3;
wire   [37:0] r_V_26_fu_787_p1;
wire   [37:0] r_V_26_fu_787_p2;
wire   [32:0] mf14_fu_806_p1;
wire   [32:0] OP1_V_13_cast_fu_803_p1;
wire   [32:0] r_V_27_fu_812_p1;
wire   [32:0] mf14_fu_806_p2;
wire   [32:0] r_V_27_fu_812_p3;
wire   [37:0] lhs_V_16_fu_819_p3;
wire   [37:0] r_V_28_fu_830_p1;
wire   [37:0] r_V_28_fu_830_p2;
wire   [31:0] mf15_fu_854_p2;
wire   [31:0] r_V_29_fu_859_p3;
wire   [37:0] lhs_V_7_fu_866_p3;
wire   [37:0] r_V_30_fu_877_p1;
wire   [37:0] r_V_30_fu_877_p2;
wire   [32:0] mf16_fu_896_p1;
wire   [32:0] mf16_fu_896_p2;
wire   [32:0] r_V_31_fu_902_p3;
wire   [37:0] lhs_V_17_fu_909_p3;
wire   [37:0] r_V_32_fu_920_p1;
wire   [37:0] r_V_32_fu_920_p2;
wire   [31:0] mf17_fu_944_p2;
wire   [31:0] r_V_33_fu_949_p3;
wire   [37:0] lhs_V_8_fu_956_p3;
wire   [37:0] r_V_34_fu_967_p1;
wire   [37:0] r_V_34_fu_967_p2;
wire   [32:0] mf18_fu_986_p1;
wire   [32:0] mf18_fu_986_p2;
wire   [32:0] r_V_35_fu_992_p3;
wire   [37:0] lhs_V_18_fu_999_p3;
wire   [37:0] r_V_36_fu_1010_p1;
wire   [37:0] r_V_36_fu_1010_p2;
wire   [31:0] mf19_fu_1034_p2;
wire   [31:0] r_V_37_fu_1039_p3;
wire   [37:0] lhs_V_9_fu_1046_p3;
wire   [37:0] r_V_38_fu_1057_p1;
wire   [37:0] r_V_38_fu_1057_p2;
wire   [32:0] mf20_fu_1076_p1;
wire   [32:0] mf20_fu_1076_p2;
wire   [32:0] r_V_39_fu_1082_p3;
wire   [37:0] lhs_V_19_fu_1089_p3;
wire   [37:0] r_V_40_fu_1100_p1;
wire   [37:0] r_V_40_fu_1100_p2;
wire   [31:0] mf21_fu_1124_p2;
wire   [31:0] r_V_41_fu_1129_p3;
wire   [37:0] lhs_V_20_fu_1136_p3;
wire   [37:0] r_V_42_fu_1147_p1;
wire   [37:0] r_V_42_fu_1147_p2;
wire   [32:0] mf22_fu_1166_p1;
wire   [32:0] mf22_fu_1166_p2;
wire   [32:0] r_V_43_fu_1172_p3;
wire   [37:0] lhs_V_21_fu_1179_p3;
wire   [37:0] r_V_44_fu_1190_p1;
wire   [37:0] r_V_44_fu_1190_p2;
wire   [31:0] mf23_fu_1214_p2;
wire   [31:0] r_V_45_fu_1219_p3;
wire   [37:0] lhs_V_22_fu_1226_p3;
wire   [37:0] r_V_46_fu_1237_p1;
wire   [37:0] r_V_46_fu_1237_p2;
wire   [32:0] mf24_fu_1256_p1;
wire   [32:0] mf24_fu_1256_p2;
wire   [32:0] r_V_47_fu_1262_p3;
wire   [37:0] lhs_V_23_fu_1269_p3;
wire   [37:0] r_V_48_fu_1280_p1;
wire   [37:0] r_V_48_fu_1280_p2;
wire   [31:0] mf25_fu_1304_p2;
wire   [31:0] r_V_49_fu_1309_p3;
wire   [37:0] lhs_V_24_fu_1316_p3;
wire   [37:0] r_V_50_fu_1327_p1;
wire   [37:0] r_V_50_fu_1327_p2;
wire   [32:0] mf26_fu_1346_p1;
wire   [32:0] mf26_fu_1346_p2;
wire   [32:0] r_V_51_fu_1352_p3;
wire   [37:0] lhs_V_25_fu_1359_p3;
wire   [37:0] r_V_52_fu_1370_p1;
wire   [37:0] r_V_52_fu_1370_p2;
wire   [31:0] mf27_fu_1394_p2;
wire   [31:0] r_V_53_fu_1399_p3;
wire   [37:0] lhs_V_26_fu_1406_p3;
wire   [37:0] r_V_54_fu_1417_p1;
wire   [37:0] r_V_54_fu_1417_p2;
wire   [32:0] mf28_fu_1436_p1;
wire   [32:0] mf28_fu_1436_p2;
wire   [32:0] r_V_55_fu_1442_p3;
wire   [37:0] lhs_V_27_fu_1449_p3;
wire   [37:0] r_V_56_fu_1460_p1;
wire   [37:0] r_V_56_fu_1460_p2;
wire   [31:0] mf29_fu_1484_p2;
wire   [31:0] r_V_57_fu_1489_p3;
wire   [37:0] lhs_V_28_fu_1496_p3;
wire   [37:0] r_V_58_fu_1507_p1;
wire   [37:0] r_V_58_fu_1507_p2;
wire   [32:0] mf30_fu_1526_p1;
wire   [32:0] mf30_fu_1526_p2;
wire   [32:0] r_V_59_fu_1532_p3;
wire   [37:0] lhs_V_29_fu_1539_p3;
wire   [37:0] r_V_60_fu_1550_p1;
wire   [37:0] r_V_60_fu_1550_p2;
wire   [31:0] mf31_fu_1574_p2;
wire   [31:0] r_V_61_fu_1579_p3;
wire   [37:0] lhs_V_30_fu_1586_p3;
wire   [37:0] r_V_62_fu_1597_p1;
wire   [37:0] r_V_62_fu_1597_p2;
wire   [32:0] mf32_fu_1616_p1;
wire   [32:0] mf32_fu_1616_p2;
wire   [32:0] r_V_63_fu_1622_p3;
wire   [37:0] lhs_V_31_fu_1629_p3;
wire   [37:0] r_V_64_fu_1640_p1;
wire   [37:0] r_V_64_fu_1640_p2;
wire   [31:0] mf33_fu_1664_p2;
wire   [31:0] r_V_65_fu_1669_p3;
wire   [37:0] lhs_V_32_fu_1676_p3;
wire   [37:0] r_V_66_fu_1687_p1;
wire   [37:0] r_V_66_fu_1687_p2;
wire   [32:0] mf34_fu_1706_p1;
wire   [32:0] mf34_fu_1706_p2;
wire   [32:0] r_V_67_fu_1712_p3;
wire   [37:0] lhs_V_33_fu_1719_p3;
wire   [37:0] r_V_68_fu_1730_p1;
wire   [37:0] r_V_68_fu_1730_p2;
wire   [31:0] mf35_fu_1754_p2;
wire   [31:0] r_V_69_fu_1759_p3;
wire   [37:0] lhs_V_34_fu_1766_p3;
wire   [37:0] r_V_70_fu_1777_p1;
wire   [37:0] r_V_70_fu_1777_p2;
wire   [32:0] mf36_fu_1796_p1;
wire   [32:0] mf36_fu_1796_p2;
wire   [32:0] r_V_71_fu_1802_p3;
wire   [37:0] lhs_V_35_fu_1809_p3;
wire   [37:0] r_V_72_fu_1820_p1;
wire   [37:0] r_V_72_fu_1820_p2;
wire   [31:0] mf37_fu_1844_p2;
wire   [31:0] r_V_73_fu_1849_p3;
wire   [37:0] lhs_V_36_fu_1856_p3;
wire   [37:0] r_V_74_fu_1867_p1;
wire   [37:0] r_V_74_fu_1867_p2;
wire   [32:0] mf38_fu_1886_p1;
wire   [32:0] mf38_fu_1886_p2;
wire   [32:0] r_V_75_fu_1892_p3;
wire   [37:0] lhs_V_37_fu_1899_p3;
wire   [37:0] r_V_76_fu_1910_p1;
wire   [37:0] r_V_76_fu_1910_p2;
wire   [31:0] mf39_fu_1934_p2;
wire   [31:0] r_V_77_fu_1939_p3;
wire   [37:0] lhs_V_38_fu_1946_p3;
wire   [37:0] r_V_78_fu_1957_p1;
wire   [37:0] r_V_78_fu_1957_p2;
wire   [32:0] mf40_fu_1976_p1;
wire   [32:0] mf40_fu_1976_p2;
wire   [32:0] r_V_79_fu_1982_p3;
wire   [37:0] lhs_V_39_fu_1989_p3;
wire   [37:0] r_V_80_fu_2000_p1;
wire   [37:0] r_V_80_fu_2000_p2;
wire   [31:0] mf41_fu_2024_p2;
wire   [31:0] r_V_81_fu_2029_p3;
wire   [37:0] lhs_V_40_fu_2036_p3;
wire   [37:0] r_V_82_fu_2047_p1;
wire   [37:0] r_V_82_fu_2047_p2;
wire   [32:0] mf42_fu_2066_p1;
wire   [32:0] mf42_fu_2066_p2;
wire   [32:0] r_V_83_fu_2072_p3;
wire   [37:0] lhs_V_41_fu_2079_p3;
wire   [37:0] r_V_84_fu_2090_p1;
wire   [37:0] r_V_84_fu_2090_p2;
wire   [31:0] mf43_fu_2114_p2;
wire   [31:0] r_V_85_fu_2119_p3;
wire   [37:0] lhs_V_42_fu_2126_p3;
wire   [37:0] r_V_86_fu_2137_p1;
wire   [37:0] r_V_86_fu_2137_p2;
wire   [32:0] mf44_fu_2156_p1;
wire   [32:0] mf44_fu_2156_p2;
wire   [32:0] r_V_87_fu_2162_p3;
wire   [37:0] lhs_V_43_fu_2169_p3;
wire   [37:0] r_V_88_fu_2180_p1;
wire   [37:0] r_V_88_fu_2180_p2;
wire   [31:0] mf45_fu_2204_p2;
wire   [31:0] r_V_89_fu_2209_p3;
wire   [37:0] lhs_V_44_fu_2216_p3;
wire   [37:0] r_V_90_fu_2227_p1;
wire   [37:0] r_V_90_fu_2227_p2;
wire   [32:0] mf46_fu_2246_p1;
wire   [32:0] mf46_fu_2246_p2;
wire   [32:0] r_V_91_fu_2252_p3;
wire   [37:0] lhs_V_45_fu_2259_p3;
wire   [37:0] r_V_92_fu_2270_p1;
wire   [37:0] r_V_92_fu_2270_p2;
wire   [31:0] mf47_fu_2294_p2;
wire   [31:0] r_V_93_fu_2299_p3;
wire   [37:0] lhs_V_46_fu_2306_p3;
wire   [37:0] r_V_94_fu_2317_p1;
wire   [37:0] r_V_94_fu_2317_p2;
wire   [32:0] mf48_fu_2336_p1;
wire   [32:0] mf48_fu_2336_p2;
wire   [32:0] r_V_95_fu_2342_p3;
wire   [37:0] lhs_V_47_fu_2349_p3;
wire   [37:0] r_V_96_fu_2360_p1;
wire   [37:0] r_V_96_fu_2360_p2;
wire   [31:0] mf49_fu_2384_p2;
wire   [31:0] r_V_97_fu_2389_p3;
wire   [37:0] lhs_V_48_fu_2396_p3;
wire   [37:0] r_V_98_fu_2407_p1;
wire   [37:0] r_V_98_fu_2407_p2;
wire   [32:0] mf50_fu_2426_p1;
wire   [32:0] mf50_fu_2426_p2;
wire   [32:0] r_V_99_fu_2432_p3;
wire   [37:0] lhs_V_49_fu_2439_p3;
wire   [37:0] r_V_100_fu_2450_p1;
wire   [37:0] r_V_100_fu_2450_p2;
wire   [31:0] mf51_fu_2474_p2;
wire   [31:0] r_V_101_fu_2479_p3;
wire   [37:0] lhs_V_50_fu_2486_p3;
wire   [37:0] r_V_102_fu_2497_p1;
wire   [37:0] r_V_102_fu_2497_p2;
wire   [32:0] mf52_fu_2516_p1;
wire   [32:0] mf52_fu_2516_p2;
wire   [32:0] r_V_103_fu_2522_p3;
wire   [37:0] lhs_V_51_fu_2529_p3;
wire   [37:0] r_V_104_fu_2540_p1;
wire   [37:0] r_V_104_fu_2540_p2;
wire   [31:0] mf53_fu_2564_p2;
wire   [31:0] r_V_105_fu_2569_p3;
wire   [37:0] lhs_V_52_fu_2576_p3;
wire   [37:0] r_V_106_fu_2587_p1;
wire   [37:0] r_V_106_fu_2587_p2;
wire   [32:0] mf54_fu_2606_p1;
wire   [32:0] mf54_fu_2606_p2;
wire   [32:0] r_V_107_fu_2612_p3;
wire   [37:0] lhs_V_53_fu_2619_p3;
wire   [37:0] r_V_108_fu_2630_p1;
wire   [37:0] r_V_108_fu_2630_p2;
wire   [31:0] mf55_fu_2654_p2;
wire   [31:0] r_V_109_fu_2659_p3;
wire   [37:0] lhs_V_54_fu_2666_p3;
wire   [37:0] r_V_110_fu_2677_p1;
wire   [37:0] r_V_110_fu_2677_p2;
wire   [32:0] mf56_fu_2696_p1;
wire   [32:0] mf56_fu_2696_p2;
wire   [32:0] r_V_111_fu_2702_p3;
wire   [37:0] lhs_V_55_fu_2709_p3;
wire   [37:0] r_V_112_fu_2720_p1;
wire   [37:0] r_V_112_fu_2720_p2;
wire   [31:0] mf57_fu_2744_p2;
wire   [31:0] r_V_113_fu_2749_p3;
wire   [37:0] lhs_V_56_fu_2756_p3;
wire   [37:0] r_V_114_fu_2767_p1;
wire   [37:0] r_V_114_fu_2767_p2;
wire   [32:0] mf58_fu_2786_p1;
wire   [32:0] mf58_fu_2786_p2;
wire   [32:0] r_V_115_fu_2792_p3;
wire   [37:0] lhs_V_57_fu_2799_p3;
wire   [37:0] r_V_116_fu_2810_p1;
wire   [37:0] r_V_116_fu_2810_p2;
wire   [31:0] mf59_fu_2834_p2;
wire   [31:0] r_V_117_fu_2839_p3;
wire   [37:0] lhs_V_58_fu_2846_p3;
wire   [37:0] r_V_118_fu_2857_p1;
wire   [37:0] r_V_118_fu_2857_p2;
wire   [32:0] mf60_fu_2876_p1;
wire   [32:0] mf60_fu_2876_p2;
wire   [32:0] r_V_119_fu_2882_p3;
wire   [37:0] lhs_V_59_fu_2889_p3;
wire   [37:0] r_V_120_fu_2900_p1;
wire   [37:0] r_V_120_fu_2900_p2;
wire   [31:0] mf61_fu_2924_p2;
wire   [31:0] r_V_121_fu_2929_p3;
wire   [37:0] lhs_V_60_fu_2936_p3;
wire   [37:0] r_V_122_fu_2947_p1;
wire   [32:0] mf62_fu_2956_p1;
wire   [32:0] mf62_fu_2956_p2;
wire   [32:0] r_V_123_fu_2962_p3;
wire   [37:0] lhs_V_61_fu_2969_p3;
wire   [37:0] r_V_124_fu_2980_p1;
wire   [37:0] r_V_124_fu_2980_p2;
wire   [37:0] r_V_122_fu_2947_p2;
wire   [31:0] mf63_fu_3014_p2;
wire   [31:0] r_V_125_fu_3019_p3;
wire   [37:0] lhs_V_62_fu_3026_p3;
wire   [37:0] r_V_126_fu_3037_p1;
wire   [37:0] r_V_126_fu_3037_p2;
wire   [31:0] grp_fu_3056_p0;
wire   [5:0] grp_fu_3056_p1;
wire   [37:0] grp_fu_3056_p2;
reg    grp_fu_3056_ce;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_true = 1'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv39_0 = 39'b000000000000000000000000000000000000000;
parameter    ap_const_lv38_0 = 38'b00000000000000000000000000000000000000;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv37_0 = 37'b0000000000000000000000000000000000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv36_0 = 36'b000000000000000000000000000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv35_0 = 35'b00000000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv34_0 = 34'b0000000000000000000000000000000000;
parameter    ap_const_lv33_0 = 33'b000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv38_26 = 38'b100110;


top_mul_32s_6ns_38_3 #(
    .ID( 20 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 38 ))
top_mul_32s_6ns_38_3_U20(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3056_p0 ),
    .din1( grp_fu_3056_p1 ),
    .ce( grp_fu_3056_ce ),
    .dout( grp_fu_3056_p2 )
);



/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_ce)) begin
        tmp_10_reg_3166 <= {{r_V_20_fu_625_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        tmp_11_reg_3172 <= {{r_V_18_fu_584_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        tmp_12_reg_3639 <= {{r_V_122_fu_2947_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        tmp_1_reg_3078 <= {{r_V_s_fu_123_p3[ap_const_lv32_25 : ap_const_lv32_6]}};
        tmp_2_reg_3083 <= {{r_V_fu_101_p3[ap_const_lv32_25 : ap_const_lv32_6]}};
        tmp_3_reg_3094 <= {{r_V_4_fu_205_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        tmp_4_reg_3100 <= {{r_V_2_fu_186_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        tmp_5_reg_3136 <= {{r_V_10_fu_372_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        tmp_62_reg_3072 <= r_V_s_fu_123_p3[ap_const_lv32_25];
        tmp_63_reg_3088 <= r_V_4_fu_205_p2[ap_const_lv32_25];
        tmp_64_reg_3106 <= r_V_8_fu_307_p2[ap_const_lv32_25];
        tmp_65_reg_3124 <= r_V_12_fu_413_p2[ap_const_lv32_25];
        tmp_66_reg_3142 <= r_V_16_fu_519_p2[ap_const_lv32_25];
        tmp_67_reg_3160 <= r_V_20_fu_625_p2[ap_const_lv32_25];
        tmp_68_reg_3191 <= r_V_24_fu_741_p2[ap_const_lv32_25];
        tmp_69_reg_3209 <= r_V_28_fu_830_p2[ap_const_lv32_25];
        tmp_6_reg_3148 <= {{r_V_16_fu_519_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        tmp_70_reg_3227 <= r_V_32_fu_920_p2[ap_const_lv32_25];
        tmp_71_reg_3245 <= r_V_36_fu_1010_p2[ap_const_lv32_25];
        tmp_72_reg_3263 <= r_V_40_fu_1100_p2[ap_const_lv32_25];
        tmp_74_reg_3281 <= r_V_44_fu_1190_p2[ap_const_lv32_25];
        tmp_75_reg_3299 <= r_V_48_fu_1280_p2[ap_const_lv32_25];
        tmp_76_reg_3317 <= r_V_52_fu_1370_p2[ap_const_lv32_25];
        tmp_77_reg_3335 <= r_V_56_fu_1460_p2[ap_const_lv32_25];
        tmp_78_reg_3353 <= r_V_60_fu_1550_p2[ap_const_lv32_25];
        tmp_79_reg_3371 <= r_V_64_fu_1640_p2[ap_const_lv32_25];
        tmp_7_reg_3112 <= {{r_V_8_fu_307_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        tmp_80_reg_3389 <= r_V_68_fu_1730_p2[ap_const_lv32_25];
        tmp_81_reg_3407 <= r_V_72_fu_1820_p2[ap_const_lv32_25];
        tmp_82_reg_3425 <= r_V_76_fu_1910_p2[ap_const_lv32_25];
        tmp_83_reg_3443 <= r_V_80_fu_2000_p2[ap_const_lv32_25];
        tmp_84_reg_3461 <= r_V_84_fu_2090_p2[ap_const_lv32_25];
        tmp_85_reg_3479 <= r_V_88_fu_2180_p2[ap_const_lv32_25];
        tmp_86_reg_3497 <= r_V_92_fu_2270_p2[ap_const_lv32_25];
        tmp_87_reg_3515 <= r_V_96_fu_2360_p2[ap_const_lv32_25];
        tmp_88_reg_3533 <= r_V_100_fu_2450_p2[ap_const_lv32_25];
        tmp_89_reg_3551 <= r_V_104_fu_2540_p2[ap_const_lv32_25];
        tmp_8_reg_3118 <= {{r_V_6_fu_270_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        tmp_90_reg_3569 <= r_V_108_fu_2630_p2[ap_const_lv32_25];
        tmp_91_reg_3587 <= r_V_112_fu_2720_p2[ap_const_lv32_25];
        tmp_92_reg_3605 <= r_V_116_fu_2810_p2[ap_const_lv32_25];
        tmp_93_reg_3623 <= r_V_120_fu_2900_p2[ap_const_lv32_25];
        tmp_94_reg_3634 <= r_V_124_fu_2980_p2[ap_const_lv32_25];
        tmp_9_reg_3154 <= {{r_V_14_fu_478_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        tmp_s_reg_3130 <= {{r_V_12_fu_413_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_10_reg_3359 <= {{r_V_62_fu_1597_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_11_reg_3377 <= {{r_V_66_fu_1687_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_12_reg_3395 <= {{r_V_70_fu_1777_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_13_reg_3413 <= {{r_V_74_fu_1867_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_14_reg_3431 <= {{r_V_78_fu_1957_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_15_reg_3449 <= {{r_V_82_fu_2047_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_16_reg_3467 <= {{r_V_86_fu_2137_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_17_reg_3485 <= {{r_V_90_fu_2227_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_18_reg_3503 <= {{r_V_94_fu_2317_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_19_reg_3521 <= {{r_V_98_fu_2407_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_1_reg_3197 <= {{r_V_26_fu_787_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_20_reg_3539 <= {{r_V_102_fu_2497_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_21_reg_3557 <= {{r_V_106_fu_2587_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_22_reg_3575 <= {{r_V_110_fu_2677_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_23_reg_3593 <= {{r_V_114_fu_2767_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_24_reg_3611 <= {{r_V_118_fu_2857_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_25_reg_3644 <= {{r_V_126_fu_3037_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_2_reg_3215 <= {{r_V_30_fu_877_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_3_reg_3233 <= {{r_V_34_fu_967_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_4_reg_3251 <= {{r_V_38_fu_1057_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_5_reg_3269 <= {{r_V_42_fu_1147_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_6_reg_3287 <= {{r_V_46_fu_1237_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_7_reg_3305 <= {{r_V_50_fu_1327_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_8_reg_3323 <= {{r_V_54_fu_1417_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_9_reg_3341 <= {{r_V_58_fu_1507_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        x_iteration_V_reg_3178 <= {{r_V_22_fu_690_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_10_reg_3365 <= {{r_V_64_fu_1640_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_11_reg_3383 <= {{r_V_68_fu_1730_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_12_reg_3401 <= {{r_V_72_fu_1820_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_13_reg_3419 <= {{r_V_76_fu_1910_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_14_reg_3437 <= {{r_V_80_fu_2000_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_15_reg_3455 <= {{r_V_84_fu_2090_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_16_reg_3473 <= {{r_V_88_fu_2180_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_17_reg_3491 <= {{r_V_92_fu_2270_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_18_reg_3509 <= {{r_V_96_fu_2360_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_19_reg_3527 <= {{r_V_100_fu_2450_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_1_reg_3203 <= {{r_V_28_fu_830_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_20_reg_3545 <= {{r_V_104_fu_2540_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_21_reg_3563 <= {{r_V_108_fu_2630_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_22_reg_3581 <= {{r_V_112_fu_2720_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_23_reg_3599 <= {{r_V_116_fu_2810_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_24_reg_3617 <= {{r_V_120_fu_2900_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_25_reg_3629 <= {{r_V_124_fu_2980_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_2_reg_3221 <= {{r_V_32_fu_920_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_3_reg_3239 <= {{r_V_36_fu_1010_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_4_reg_3257 <= {{r_V_40_fu_1100_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_5_reg_3275 <= {{r_V_44_fu_1190_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_6_reg_3293 <= {{r_V_48_fu_1280_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_7_reg_3311 <= {{r_V_52_fu_1370_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_8_reg_3329 <= {{r_V_56_fu_1460_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_9_reg_3347 <= {{r_V_60_fu_1550_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
        yo_V_reg_3184 <= {{r_V_24_fu_741_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
    end
end

/// grp_fu_3056_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_3056_ce = ap_const_logic_0;
    end else begin
        grp_fu_3056_ce = ap_const_logic_1;
    end
end
assign OP1_V_13_cast_fu_803_p1 = $signed(x_iteration_V_reg_3178);
assign ap_return = {{grp_fu_3056_p2[ap_const_lv32_25 : ap_const_lv32_6]}};
assign grp_fu_3056_p0 = x_iteration_V_25_reg_3644;
assign grp_fu_3056_p1 = ap_const_lv38_26;
assign lhs_V_10_fu_159_p3 = {{tmp_1_reg_3078}, {ap_const_lv6_0}};
assign lhs_V_11_fu_300_p3 = {{tmp_3_reg_3094}, {ap_const_lv6_0}};
assign lhs_V_12_fu_402_p3 = {{tmp_7_reg_3112}, {ap_const_lv6_0}};
assign lhs_V_13_fu_508_p3 = {{tmp_s_reg_3130}, {ap_const_lv6_0}};
assign lhs_V_14_fu_614_p3 = {{tmp_6_reg_3148}, {ap_const_lv6_0}};
assign lhs_V_15_fu_730_p3 = {{tmp_10_reg_3166}, {ap_const_lv6_0}};
assign lhs_V_16_fu_819_p3 = {{yo_V_reg_3184}, {ap_const_lv6_0}};
assign lhs_V_17_fu_909_p3 = {{yo_V_1_reg_3203}, {ap_const_lv6_0}};
assign lhs_V_18_fu_999_p3 = {{yo_V_2_reg_3221}, {ap_const_lv6_0}};
assign lhs_V_19_fu_1089_p3 = {{yo_V_3_reg_3239}, {ap_const_lv6_0}};
assign lhs_V_1_fu_259_p3 = {{tmp_4_reg_3100}, {ap_const_lv6_0}};
assign lhs_V_20_fu_1136_p3 = {{x_iteration_V_4_reg_3251}, {ap_const_lv6_0}};
assign lhs_V_21_fu_1179_p3 = {{yo_V_4_reg_3257}, {ap_const_lv6_0}};
assign lhs_V_22_fu_1226_p3 = {{x_iteration_V_5_reg_3269}, {ap_const_lv6_0}};
assign lhs_V_23_fu_1269_p3 = {{yo_V_5_reg_3275}, {ap_const_lv6_0}};
assign lhs_V_24_fu_1316_p3 = {{x_iteration_V_6_reg_3287}, {ap_const_lv6_0}};
assign lhs_V_25_fu_1359_p3 = {{yo_V_6_reg_3293}, {ap_const_lv6_0}};
assign lhs_V_26_fu_1406_p3 = {{x_iteration_V_7_reg_3305}, {ap_const_lv6_0}};
assign lhs_V_27_fu_1449_p3 = {{yo_V_7_reg_3311}, {ap_const_lv6_0}};
assign lhs_V_28_fu_1496_p3 = {{x_iteration_V_8_reg_3323}, {ap_const_lv6_0}};
assign lhs_V_29_fu_1539_p3 = {{yo_V_8_reg_3329}, {ap_const_lv6_0}};
assign lhs_V_2_fu_361_p3 = {{tmp_8_reg_3118}, {ap_const_lv6_0}};
assign lhs_V_30_fu_1586_p3 = {{x_iteration_V_9_reg_3341}, {ap_const_lv6_0}};
assign lhs_V_31_fu_1629_p3 = {{yo_V_9_reg_3347}, {ap_const_lv6_0}};
assign lhs_V_32_fu_1676_p3 = {{x_iteration_V_10_reg_3359}, {ap_const_lv6_0}};
assign lhs_V_33_fu_1719_p3 = {{yo_V_10_reg_3365}, {ap_const_lv6_0}};
assign lhs_V_34_fu_1766_p3 = {{x_iteration_V_11_reg_3377}, {ap_const_lv6_0}};
assign lhs_V_35_fu_1809_p3 = {{yo_V_11_reg_3383}, {ap_const_lv6_0}};
assign lhs_V_36_fu_1856_p3 = {{x_iteration_V_12_reg_3395}, {ap_const_lv6_0}};
assign lhs_V_37_fu_1899_p3 = {{yo_V_12_reg_3401}, {ap_const_lv6_0}};
assign lhs_V_38_fu_1946_p3 = {{x_iteration_V_13_reg_3413}, {ap_const_lv6_0}};
assign lhs_V_39_fu_1989_p3 = {{yo_V_13_reg_3419}, {ap_const_lv6_0}};
assign lhs_V_3_fu_467_p3 = {{tmp_5_reg_3136}, {ap_const_lv6_0}};
assign lhs_V_40_fu_2036_p3 = {{x_iteration_V_14_reg_3431}, {ap_const_lv6_0}};
assign lhs_V_41_fu_2079_p3 = {{yo_V_14_reg_3437}, {ap_const_lv6_0}};
assign lhs_V_42_fu_2126_p3 = {{x_iteration_V_15_reg_3449}, {ap_const_lv6_0}};
assign lhs_V_43_fu_2169_p3 = {{yo_V_15_reg_3455}, {ap_const_lv6_0}};
assign lhs_V_44_fu_2216_p3 = {{x_iteration_V_16_reg_3467}, {ap_const_lv6_0}};
assign lhs_V_45_fu_2259_p3 = {{yo_V_16_reg_3473}, {ap_const_lv6_0}};
assign lhs_V_46_fu_2306_p3 = {{x_iteration_V_17_reg_3485}, {ap_const_lv6_0}};
assign lhs_V_47_fu_2349_p3 = {{yo_V_17_reg_3491}, {ap_const_lv6_0}};
assign lhs_V_48_fu_2396_p3 = {{x_iteration_V_18_reg_3503}, {ap_const_lv6_0}};
assign lhs_V_49_fu_2439_p3 = {{yo_V_18_reg_3509}, {ap_const_lv6_0}};
assign lhs_V_4_fu_573_p3 = {{tmp_9_reg_3154}, {ap_const_lv6_0}};
assign lhs_V_50_fu_2486_p3 = {{x_iteration_V_19_reg_3521}, {ap_const_lv6_0}};
assign lhs_V_51_fu_2529_p3 = {{yo_V_19_reg_3527}, {ap_const_lv6_0}};
assign lhs_V_52_fu_2576_p3 = {{x_iteration_V_20_reg_3539}, {ap_const_lv6_0}};
assign lhs_V_53_fu_2619_p3 = {{yo_V_20_reg_3545}, {ap_const_lv6_0}};
assign lhs_V_54_fu_2666_p3 = {{x_iteration_V_21_reg_3557}, {ap_const_lv6_0}};
assign lhs_V_55_fu_2709_p3 = {{yo_V_21_reg_3563}, {ap_const_lv6_0}};
assign lhs_V_56_fu_2756_p3 = {{x_iteration_V_22_reg_3575}, {ap_const_lv6_0}};
assign lhs_V_57_fu_2799_p3 = {{yo_V_22_reg_3581}, {ap_const_lv6_0}};
assign lhs_V_58_fu_2846_p3 = {{x_iteration_V_23_reg_3593}, {ap_const_lv6_0}};
assign lhs_V_59_fu_2889_p3 = {{yo_V_23_reg_3599}, {ap_const_lv6_0}};
assign lhs_V_5_fu_679_p3 = {{tmp_11_reg_3172}, {ap_const_lv6_0}};
assign lhs_V_60_fu_2936_p3 = {{x_iteration_V_24_reg_3611}, {ap_const_lv6_0}};
assign lhs_V_61_fu_2969_p3 = {{yo_V_24_reg_3617}, {ap_const_lv6_0}};
assign lhs_V_62_fu_3026_p3 = {{tmp_12_reg_3639}, {ap_const_lv6_0}};
assign lhs_V_6_fu_776_p3 = {{x_iteration_V_reg_3178}, {ap_const_lv6_0}};
assign lhs_V_7_fu_866_p3 = {{x_iteration_V_1_reg_3197}, {ap_const_lv6_0}};
assign lhs_V_8_fu_956_p3 = {{x_iteration_V_2_reg_3215}, {ap_const_lv6_0}};
assign lhs_V_9_fu_1046_p3 = {{x_iteration_V_3_reg_3233}, {ap_const_lv6_0}};
assign lhs_V_fu_179_p3 = {{tmp_2_reg_3083}, {ap_const_lv6_0}};
assign mf10_fu_601_p1 = mt11_cast_fu_597_p1;
assign mf10_fu_601_p2 = (ap_const_lv35_0 - mf10_fu_601_p1);
assign mf11_fu_666_p2 = (ap_const_lv33_0 - mt10_fu_659_p3);
assign mf12_fu_717_p1 = mt13_cast_fu_713_p1;
assign mf12_fu_717_p2 = (ap_const_lv34_0 - mf12_fu_717_p1);
assign mf13_fu_765_p2 = (ap_const_lv32_0 - yo_V_reg_3184);
assign mf14_fu_806_p1 = OP1_V_13_cast_fu_803_p1;
assign mf14_fu_806_p2 = (ap_const_lv33_0 - mf14_fu_806_p1);
assign mf15_fu_854_p2 = (ap_const_lv32_0 - yo_V_1_reg_3203);
assign mf16_fu_896_p1 = $signed(x_iteration_V_1_reg_3197);
assign mf16_fu_896_p2 = (ap_const_lv33_0 - mf16_fu_896_p1);
assign mf17_fu_944_p2 = (ap_const_lv32_0 - yo_V_2_reg_3221);
assign mf18_fu_986_p1 = $signed(x_iteration_V_2_reg_3215);
assign mf18_fu_986_p2 = (ap_const_lv33_0 - mf18_fu_986_p1);
assign mf19_fu_1034_p2 = (ap_const_lv32_0 - yo_V_3_reg_3239);
assign mf1_fu_560_p2 = (ap_const_lv34_0 - mt2_fu_553_p3);
assign mf20_fu_1076_p1 = $signed(x_iteration_V_3_reg_3233);
assign mf20_fu_1076_p2 = (ap_const_lv33_0 - mf20_fu_1076_p1);
assign mf21_fu_1124_p2 = (ap_const_lv32_0 - yo_V_4_reg_3257);
assign mf22_fu_1166_p1 = $signed(x_iteration_V_4_reg_3251);
assign mf22_fu_1166_p2 = (ap_const_lv33_0 - mf22_fu_1166_p1);
assign mf23_fu_1214_p2 = (ap_const_lv32_0 - yo_V_5_reg_3275);
assign mf24_fu_1256_p1 = $signed(x_iteration_V_5_reg_3269);
assign mf24_fu_1256_p2 = (ap_const_lv33_0 - mf24_fu_1256_p1);
assign mf25_fu_1304_p2 = (ap_const_lv32_0 - yo_V_6_reg_3293);
assign mf26_fu_1346_p1 = $signed(x_iteration_V_6_reg_3287);
assign mf26_fu_1346_p2 = (ap_const_lv33_0 - mf26_fu_1346_p1);
assign mf27_fu_1394_p2 = (ap_const_lv32_0 - yo_V_7_reg_3311);
assign mf28_fu_1436_p1 = $signed(x_iteration_V_7_reg_3305);
assign mf28_fu_1436_p2 = (ap_const_lv33_0 - mf28_fu_1436_p1);
assign mf29_fu_1484_p2 = (ap_const_lv32_0 - yo_V_8_reg_3329);
assign mf2_fu_166_p2 = (ap_const_lv38_0 - lhs_V_10_fu_159_p3);
assign mf30_fu_1526_p1 = $signed(x_iteration_V_8_reg_3323);
assign mf30_fu_1526_p2 = (ap_const_lv33_0 - mf30_fu_1526_p1);
assign mf31_fu_1574_p2 = (ap_const_lv32_0 - yo_V_9_reg_3347);
assign mf32_fu_1616_p1 = $signed(x_iteration_V_9_reg_3341);
assign mf32_fu_1616_p2 = (ap_const_lv33_0 - mf32_fu_1616_p1);
assign mf33_fu_1664_p2 = (ap_const_lv32_0 - yo_V_10_reg_3365);
assign mf34_fu_1706_p1 = $signed(x_iteration_V_10_reg_3359);
assign mf34_fu_1706_p2 = (ap_const_lv33_0 - mf34_fu_1706_p1);
assign mf35_fu_1754_p2 = (ap_const_lv32_0 - yo_V_11_reg_3383);
assign mf36_fu_1796_p1 = $signed(x_iteration_V_11_reg_3377);
assign mf36_fu_1796_p2 = (ap_const_lv33_0 - mf36_fu_1796_p1);
assign mf37_fu_1844_p2 = (ap_const_lv32_0 - yo_V_12_reg_3401);
assign mf38_fu_1886_p1 = $signed(x_iteration_V_12_reg_3395);
assign mf38_fu_1886_p2 = (ap_const_lv33_0 - mf38_fu_1886_p1);
assign mf39_fu_1934_p2 = (ap_const_lv32_0 - yo_V_13_reg_3419);
assign mf3_fu_192_p2 = (ap_const_lv38_0 - lhs_V_fu_179_p3);
assign mf40_fu_1976_p1 = $signed(x_iteration_V_13_reg_3413);
assign mf40_fu_1976_p2 = (ap_const_lv33_0 - mf40_fu_1976_p1);
assign mf41_fu_2024_p2 = (ap_const_lv32_0 - yo_V_14_reg_3437);
assign mf42_fu_2066_p1 = $signed(x_iteration_V_14_reg_3431);
assign mf42_fu_2066_p2 = (ap_const_lv33_0 - mf42_fu_2066_p1);
assign mf43_fu_2114_p2 = (ap_const_lv32_0 - yo_V_15_reg_3455);
assign mf44_fu_2156_p1 = $signed(x_iteration_V_15_reg_3449);
assign mf44_fu_2156_p2 = (ap_const_lv33_0 - mf44_fu_2156_p1);
assign mf45_fu_2204_p2 = (ap_const_lv32_0 - yo_V_16_reg_3473);
assign mf46_fu_2246_p1 = $signed(x_iteration_V_16_reg_3467);
assign mf46_fu_2246_p2 = (ap_const_lv33_0 - mf46_fu_2246_p1);
assign mf47_fu_2294_p2 = (ap_const_lv32_0 - yo_V_17_reg_3491);
assign mf48_fu_2336_p1 = $signed(x_iteration_V_17_reg_3485);
assign mf48_fu_2336_p2 = (ap_const_lv33_0 - mf48_fu_2336_p1);
assign mf49_fu_2384_p2 = (ap_const_lv32_0 - yo_V_18_reg_3509);
assign mf4_fu_246_p2 = (ap_const_lv37_0 - mt4_fu_239_p3);
assign mf50_fu_2426_p1 = $signed(x_iteration_V_18_reg_3503);
assign mf50_fu_2426_p2 = (ap_const_lv33_0 - mf50_fu_2426_p1);
assign mf51_fu_2474_p2 = (ap_const_lv32_0 - yo_V_19_reg_3527);
assign mf52_fu_2516_p1 = $signed(x_iteration_V_19_reg_3521);
assign mf52_fu_2516_p2 = (ap_const_lv33_0 - mf52_fu_2516_p1);
assign mf53_fu_2564_p2 = (ap_const_lv32_0 - yo_V_20_reg_3545);
assign mf54_fu_2606_p1 = $signed(x_iteration_V_20_reg_3539);
assign mf54_fu_2606_p2 = (ap_const_lv33_0 - mf54_fu_2606_p1);
assign mf55_fu_2654_p2 = (ap_const_lv32_0 - yo_V_21_reg_3563);
assign mf56_fu_2696_p1 = $signed(x_iteration_V_21_reg_3557);
assign mf56_fu_2696_p2 = (ap_const_lv33_0 - mf56_fu_2696_p1);
assign mf57_fu_2744_p2 = (ap_const_lv32_0 - yo_V_22_reg_3581);
assign mf58_fu_2786_p1 = $signed(x_iteration_V_22_reg_3575);
assign mf58_fu_2786_p2 = (ap_const_lv33_0 - mf58_fu_2786_p1);
assign mf59_fu_2834_p2 = (ap_const_lv32_0 - yo_V_23_reg_3599);
assign mf5_fu_287_p1 = mt5_cast_fu_283_p1;
assign mf5_fu_287_p2 = (ap_const_lv38_0 - mf5_fu_287_p1);
assign mf60_fu_2876_p1 = $signed(x_iteration_V_23_reg_3593);
assign mf60_fu_2876_p2 = (ap_const_lv33_0 - mf60_fu_2876_p1);
assign mf61_fu_2924_p2 = (ap_const_lv32_0 - yo_V_24_reg_3617);
assign mf62_fu_2956_p1 = $signed(x_iteration_V_24_reg_3611);
assign mf62_fu_2956_p2 = (ap_const_lv33_0 - mf62_fu_2956_p1);
assign mf63_fu_3014_p2 = (ap_const_lv32_0 - yo_V_25_reg_3629);
assign mf6_fu_348_p2 = (ap_const_lv36_0 - mt6_fu_341_p3);
assign mf7_fu_389_p1 = mt7_cast_fu_385_p1;
assign mf7_fu_389_p2 = (ap_const_lv37_0 - mf7_fu_389_p1);
assign mf8_fu_454_p2 = (ap_const_lv35_0 - mt8_fu_447_p3);
assign mf9_fu_495_p1 = mt9_cast_fu_491_p1;
assign mf9_fu_495_p2 = (ap_const_lv36_0 - mf9_fu_495_p1);
assign mf_fu_117_p2 = (ap_const_lv38_0 - mt_fu_109_p3);
assign mt10_fu_659_p3 = {{tmp_10_reg_3166}, {ap_const_lv1_0}};
assign mt11_cast_fu_597_p1 = $signed(mt3_fu_590_p3);
assign mt11_fu_706_p3 = {{tmp_11_reg_3172}, {ap_const_lv1_0}};
assign mt13_cast_fu_713_p1 = $signed(mt11_fu_706_p3);
assign mt1_fu_95_p2 = (ap_const_lv39_0 - p_shl_fu_91_p1);
assign mt2_fu_553_p3 = {{tmp_6_reg_3148}, {ap_const_lv2_0}};
assign mt3_fu_590_p3 = {{tmp_9_reg_3154}, {ap_const_lv2_0}};
assign mt4_fu_239_p3 = {{tmp_3_reg_3094}, {ap_const_lv5_0}};
assign mt5_cast_fu_283_p1 = $signed(mt5_fu_276_p3);
assign mt5_fu_276_p3 = {{tmp_4_reg_3100}, {ap_const_lv5_0}};
assign mt6_fu_341_p3 = {{tmp_7_reg_3112}, {ap_const_lv4_0}};
assign mt7_cast_fu_385_p1 = $signed(mt7_fu_378_p3);
assign mt7_fu_378_p3 = {{tmp_8_reg_3118}, {ap_const_lv4_0}};
assign mt8_fu_447_p3 = {{tmp_s_reg_3130}, {ap_const_lv3_0}};
assign mt9_cast_fu_491_p1 = $signed(mt9_fu_484_p3);
assign mt9_fu_484_p3 = {{tmp_5_reg_3136}, {ap_const_lv3_0}};
assign mt_fu_109_p3 = {{x_V}, {ap_const_lv6_0}};
assign p_shl_fu_91_p1 = $unsigned(tmp_fu_83_p3);
assign r_V_100_fu_2450_p1 = $signed(r_V_99_fu_2432_p3);
assign r_V_100_fu_2450_p2 = (lhs_V_49_fu_2439_p3 + r_V_100_fu_2450_p1);
assign r_V_101_fu_2479_p3 = ((tmp_88_reg_3533)? ap_const_lv32_0: mf51_fu_2474_p2);
assign r_V_102_fu_2497_p1 = $signed(r_V_101_fu_2479_p3);
assign r_V_102_fu_2497_p2 = (lhs_V_50_fu_2486_p3 - r_V_102_fu_2497_p1);
assign r_V_103_fu_2522_p3 = ((tmp_88_reg_3533)? ap_const_lv33_0: mf52_fu_2516_p2);
assign r_V_104_fu_2540_p1 = $signed(r_V_103_fu_2522_p3);
assign r_V_104_fu_2540_p2 = (lhs_V_51_fu_2529_p3 + r_V_104_fu_2540_p1);
assign r_V_105_fu_2569_p3 = ((tmp_89_reg_3551)? ap_const_lv32_0: mf53_fu_2564_p2);
assign r_V_106_fu_2587_p1 = $signed(r_V_105_fu_2569_p3);
assign r_V_106_fu_2587_p2 = (lhs_V_52_fu_2576_p3 - r_V_106_fu_2587_p1);
assign r_V_107_fu_2612_p3 = ((tmp_89_reg_3551)? ap_const_lv33_0: mf54_fu_2606_p2);
assign r_V_108_fu_2630_p1 = $signed(r_V_107_fu_2612_p3);
assign r_V_108_fu_2630_p2 = (lhs_V_53_fu_2619_p3 + r_V_108_fu_2630_p1);
assign r_V_109_fu_2659_p3 = ((tmp_90_reg_3569)? ap_const_lv32_0: mf55_fu_2654_p2);
assign r_V_10_fu_372_p1 = $signed(r_V_9_fu_354_p3);
assign r_V_10_fu_372_p2 = (lhs_V_2_fu_361_p3 - r_V_10_fu_372_p1);
assign r_V_110_fu_2677_p1 = $signed(r_V_109_fu_2659_p3);
assign r_V_110_fu_2677_p2 = (lhs_V_54_fu_2666_p3 - r_V_110_fu_2677_p1);
assign r_V_111_fu_2702_p3 = ((tmp_90_reg_3569)? ap_const_lv33_0: mf56_fu_2696_p2);
assign r_V_112_fu_2720_p1 = $signed(r_V_111_fu_2702_p3);
assign r_V_112_fu_2720_p2 = (lhs_V_55_fu_2709_p3 + r_V_112_fu_2720_p1);
assign r_V_113_fu_2749_p3 = ((tmp_91_reg_3587)? ap_const_lv32_0: mf57_fu_2744_p2);
assign r_V_114_fu_2767_p1 = $signed(r_V_113_fu_2749_p3);
assign r_V_114_fu_2767_p2 = (lhs_V_56_fu_2756_p3 - r_V_114_fu_2767_p1);
assign r_V_115_fu_2792_p3 = ((tmp_91_reg_3587)? ap_const_lv33_0: mf58_fu_2786_p2);
assign r_V_116_fu_2810_p1 = $signed(r_V_115_fu_2792_p3);
assign r_V_116_fu_2810_p2 = (lhs_V_57_fu_2799_p3 + r_V_116_fu_2810_p1);
assign r_V_117_fu_2839_p3 = ((tmp_92_reg_3605)? ap_const_lv32_0: mf59_fu_2834_p2);
assign r_V_118_fu_2857_p1 = $signed(r_V_117_fu_2839_p3);
assign r_V_118_fu_2857_p2 = (lhs_V_58_fu_2846_p3 - r_V_118_fu_2857_p1);
assign r_V_119_fu_2882_p3 = ((tmp_92_reg_3605)? ap_const_lv33_0: mf60_fu_2876_p2);
assign r_V_11_fu_395_p1 = mt7_cast_fu_385_p1;
assign r_V_11_fu_395_p3 = ((tmp_64_reg_3106)? r_V_11_fu_395_p1: mf7_fu_389_p2);
assign r_V_120_fu_2900_p1 = $signed(r_V_119_fu_2882_p3);
assign r_V_120_fu_2900_p2 = (lhs_V_59_fu_2889_p3 + r_V_120_fu_2900_p1);
assign r_V_121_fu_2929_p3 = ((tmp_93_reg_3623)? ap_const_lv32_0: mf61_fu_2924_p2);
assign r_V_122_fu_2947_p1 = $signed(r_V_121_fu_2929_p3);
assign r_V_122_fu_2947_p2 = (lhs_V_60_fu_2936_p3 - r_V_122_fu_2947_p1);
assign r_V_123_fu_2962_p3 = ((tmp_93_reg_3623)? ap_const_lv33_0: mf62_fu_2956_p2);
assign r_V_124_fu_2980_p1 = $signed(r_V_123_fu_2962_p3);
assign r_V_124_fu_2980_p2 = (lhs_V_61_fu_2969_p3 + r_V_124_fu_2980_p1);
assign r_V_125_fu_3019_p3 = ((tmp_94_reg_3634)? ap_const_lv32_0: mf63_fu_3014_p2);
assign r_V_126_fu_3037_p1 = $signed(r_V_125_fu_3019_p3);
assign r_V_126_fu_3037_p2 = (lhs_V_62_fu_3026_p3 - r_V_126_fu_3037_p1);
assign r_V_12_fu_413_p1 = $signed(r_V_11_fu_395_p3);
assign r_V_12_fu_413_p2 = (lhs_V_12_fu_402_p3 + r_V_12_fu_413_p1);
assign r_V_13_fu_460_p3 = ((tmp_65_reg_3124)? mt8_fu_447_p3: mf8_fu_454_p2);
assign r_V_14_fu_478_p1 = $signed(r_V_13_fu_460_p3);
assign r_V_14_fu_478_p2 = (lhs_V_3_fu_467_p3 - r_V_14_fu_478_p1);
assign r_V_15_fu_501_p1 = mt9_cast_fu_491_p1;
assign r_V_15_fu_501_p3 = ((tmp_65_reg_3124)? r_V_15_fu_501_p1: mf9_fu_495_p2);
assign r_V_16_fu_519_p1 = $signed(r_V_15_fu_501_p3);
assign r_V_16_fu_519_p2 = (lhs_V_13_fu_508_p3 + r_V_16_fu_519_p1);
assign r_V_17_fu_566_p3 = ((tmp_66_reg_3142)? mt2_fu_553_p3: mf1_fu_560_p2);
assign r_V_18_fu_584_p1 = $signed(r_V_17_fu_566_p3);
assign r_V_18_fu_584_p2 = (lhs_V_4_fu_573_p3 - r_V_18_fu_584_p1);
assign r_V_19_fu_607_p1 = mt11_cast_fu_597_p1;
assign r_V_19_fu_607_p3 = ((tmp_66_reg_3142)? r_V_19_fu_607_p1: mf10_fu_601_p2);
assign r_V_1_fu_172_p3 = ((tmp_62_reg_3072)? lhs_V_10_fu_159_p3: mf2_fu_166_p2);
assign r_V_20_fu_625_p1 = $signed(r_V_19_fu_607_p3);
assign r_V_20_fu_625_p2 = (lhs_V_14_fu_614_p3 + r_V_20_fu_625_p1);
assign r_V_21_fu_672_p3 = ((tmp_67_reg_3160)? mt10_fu_659_p3: mf11_fu_666_p2);
assign r_V_22_fu_690_p1 = $signed(r_V_21_fu_672_p3);
assign r_V_22_fu_690_p2 = (lhs_V_5_fu_679_p3 - r_V_22_fu_690_p1);
assign r_V_23_fu_723_p1 = mt13_cast_fu_713_p1;
assign r_V_23_fu_723_p3 = ((tmp_67_reg_3160)? r_V_23_fu_723_p1: mf12_fu_717_p2);
assign r_V_24_fu_741_p1 = $signed(r_V_23_fu_723_p3);
assign r_V_24_fu_741_p2 = (lhs_V_15_fu_730_p3 + r_V_24_fu_741_p1);
assign r_V_25_fu_770_p3 = ((tmp_68_reg_3191)? yo_V_reg_3184: mf13_fu_765_p2);
assign r_V_26_fu_787_p1 = $signed(r_V_25_fu_770_p3);
assign r_V_26_fu_787_p2 = (lhs_V_6_fu_776_p3 - r_V_26_fu_787_p1);
assign r_V_27_fu_812_p1 = OP1_V_13_cast_fu_803_p1;
assign r_V_27_fu_812_p3 = ((tmp_68_reg_3191)? r_V_27_fu_812_p1: mf14_fu_806_p2);
assign r_V_28_fu_830_p1 = $signed(r_V_27_fu_812_p3);
assign r_V_28_fu_830_p2 = (lhs_V_16_fu_819_p3 + r_V_28_fu_830_p1);
assign r_V_29_fu_859_p3 = ((tmp_69_reg_3209)? ap_const_lv32_0: mf15_fu_854_p2);
assign r_V_2_fu_186_p2 = (lhs_V_fu_179_p3 - r_V_1_fu_172_p3);
assign r_V_30_fu_877_p1 = $signed(r_V_29_fu_859_p3);
assign r_V_30_fu_877_p2 = (lhs_V_7_fu_866_p3 - r_V_30_fu_877_p1);
assign r_V_31_fu_902_p3 = ((tmp_69_reg_3209)? ap_const_lv33_0: mf16_fu_896_p2);
assign r_V_32_fu_920_p1 = $signed(r_V_31_fu_902_p3);
assign r_V_32_fu_920_p2 = (lhs_V_17_fu_909_p3 + r_V_32_fu_920_p1);
assign r_V_33_fu_949_p3 = ((tmp_70_reg_3227)? ap_const_lv32_0: mf17_fu_944_p2);
assign r_V_34_fu_967_p1 = $signed(r_V_33_fu_949_p3);
assign r_V_34_fu_967_p2 = (lhs_V_8_fu_956_p3 - r_V_34_fu_967_p1);
assign r_V_35_fu_992_p3 = ((tmp_70_reg_3227)? ap_const_lv33_0: mf18_fu_986_p2);
assign r_V_36_fu_1010_p1 = $signed(r_V_35_fu_992_p3);
assign r_V_36_fu_1010_p2 = (lhs_V_18_fu_999_p3 + r_V_36_fu_1010_p1);
assign r_V_37_fu_1039_p3 = ((tmp_71_reg_3245)? ap_const_lv32_0: mf19_fu_1034_p2);
assign r_V_38_fu_1057_p1 = $signed(r_V_37_fu_1039_p3);
assign r_V_38_fu_1057_p2 = (lhs_V_9_fu_1046_p3 - r_V_38_fu_1057_p1);
assign r_V_39_fu_1082_p3 = ((tmp_71_reg_3245)? ap_const_lv33_0: mf20_fu_1076_p2);
assign r_V_3_fu_198_p3 = ((tmp_62_reg_3072)? lhs_V_fu_179_p3: mf3_fu_192_p2);
assign r_V_40_fu_1100_p1 = $signed(r_V_39_fu_1082_p3);
assign r_V_40_fu_1100_p2 = (lhs_V_19_fu_1089_p3 + r_V_40_fu_1100_p1);
assign r_V_41_fu_1129_p3 = ((tmp_72_reg_3263)? ap_const_lv32_0: mf21_fu_1124_p2);
assign r_V_42_fu_1147_p1 = $signed(r_V_41_fu_1129_p3);
assign r_V_42_fu_1147_p2 = (lhs_V_20_fu_1136_p3 - r_V_42_fu_1147_p1);
assign r_V_43_fu_1172_p3 = ((tmp_72_reg_3263)? ap_const_lv33_0: mf22_fu_1166_p2);
assign r_V_44_fu_1190_p1 = $signed(r_V_43_fu_1172_p3);
assign r_V_44_fu_1190_p2 = (lhs_V_21_fu_1179_p3 + r_V_44_fu_1190_p1);
assign r_V_45_fu_1219_p3 = ((tmp_74_reg_3281)? ap_const_lv32_0: mf23_fu_1214_p2);
assign r_V_46_fu_1237_p1 = $signed(r_V_45_fu_1219_p3);
assign r_V_46_fu_1237_p2 = (lhs_V_22_fu_1226_p3 - r_V_46_fu_1237_p1);
assign r_V_47_fu_1262_p3 = ((tmp_74_reg_3281)? ap_const_lv33_0: mf24_fu_1256_p2);
assign r_V_48_fu_1280_p1 = $signed(r_V_47_fu_1262_p3);
assign r_V_48_fu_1280_p2 = (lhs_V_23_fu_1269_p3 + r_V_48_fu_1280_p1);
assign r_V_49_fu_1309_p3 = ((tmp_75_reg_3299)? ap_const_lv32_0: mf25_fu_1304_p2);
assign r_V_4_fu_205_p2 = (lhs_V_10_fu_159_p3 + r_V_3_fu_198_p3);
assign r_V_50_fu_1327_p1 = $signed(r_V_49_fu_1309_p3);
assign r_V_50_fu_1327_p2 = (lhs_V_24_fu_1316_p3 - r_V_50_fu_1327_p1);
assign r_V_51_fu_1352_p3 = ((tmp_75_reg_3299)? ap_const_lv33_0: mf26_fu_1346_p2);
assign r_V_52_fu_1370_p1 = $signed(r_V_51_fu_1352_p3);
assign r_V_52_fu_1370_p2 = (lhs_V_25_fu_1359_p3 + r_V_52_fu_1370_p1);
assign r_V_53_fu_1399_p3 = ((tmp_76_reg_3317)? ap_const_lv32_0: mf27_fu_1394_p2);
assign r_V_54_fu_1417_p1 = $signed(r_V_53_fu_1399_p3);
assign r_V_54_fu_1417_p2 = (lhs_V_26_fu_1406_p3 - r_V_54_fu_1417_p1);
assign r_V_55_fu_1442_p3 = ((tmp_76_reg_3317)? ap_const_lv33_0: mf28_fu_1436_p2);
assign r_V_56_fu_1460_p1 = $signed(r_V_55_fu_1442_p3);
assign r_V_56_fu_1460_p2 = (lhs_V_27_fu_1449_p3 + r_V_56_fu_1460_p1);
assign r_V_57_fu_1489_p3 = ((tmp_77_reg_3335)? ap_const_lv32_0: mf29_fu_1484_p2);
assign r_V_58_fu_1507_p1 = $signed(r_V_57_fu_1489_p3);
assign r_V_58_fu_1507_p2 = (lhs_V_28_fu_1496_p3 - r_V_58_fu_1507_p1);
assign r_V_59_fu_1532_p3 = ((tmp_77_reg_3335)? ap_const_lv33_0: mf30_fu_1526_p2);
assign r_V_5_fu_252_p3 = ((tmp_63_reg_3088)? mt4_fu_239_p3: mf4_fu_246_p2);
assign r_V_60_fu_1550_p1 = $signed(r_V_59_fu_1532_p3);
assign r_V_60_fu_1550_p2 = (lhs_V_29_fu_1539_p3 + r_V_60_fu_1550_p1);
assign r_V_61_fu_1579_p3 = ((tmp_78_reg_3353)? ap_const_lv32_0: mf31_fu_1574_p2);
assign r_V_62_fu_1597_p1 = $signed(r_V_61_fu_1579_p3);
assign r_V_62_fu_1597_p2 = (lhs_V_30_fu_1586_p3 - r_V_62_fu_1597_p1);
assign r_V_63_fu_1622_p3 = ((tmp_78_reg_3353)? ap_const_lv33_0: mf32_fu_1616_p2);
assign r_V_64_fu_1640_p1 = $signed(r_V_63_fu_1622_p3);
assign r_V_64_fu_1640_p2 = (lhs_V_31_fu_1629_p3 + r_V_64_fu_1640_p1);
assign r_V_65_fu_1669_p3 = ((tmp_79_reg_3371)? ap_const_lv32_0: mf33_fu_1664_p2);
assign r_V_66_fu_1687_p1 = $signed(r_V_65_fu_1669_p3);
assign r_V_66_fu_1687_p2 = (lhs_V_32_fu_1676_p3 - r_V_66_fu_1687_p1);
assign r_V_67_fu_1712_p3 = ((tmp_79_reg_3371)? ap_const_lv33_0: mf34_fu_1706_p2);
assign r_V_68_fu_1730_p1 = $signed(r_V_67_fu_1712_p3);
assign r_V_68_fu_1730_p2 = (lhs_V_33_fu_1719_p3 + r_V_68_fu_1730_p1);
assign r_V_69_fu_1759_p3 = ((tmp_80_reg_3389)? ap_const_lv32_0: mf35_fu_1754_p2);
assign r_V_6_fu_270_p1 = $signed(r_V_5_fu_252_p3);
assign r_V_6_fu_270_p2 = (lhs_V_1_fu_259_p3 - r_V_6_fu_270_p1);
assign r_V_70_fu_1777_p1 = $signed(r_V_69_fu_1759_p3);
assign r_V_70_fu_1777_p2 = (lhs_V_34_fu_1766_p3 - r_V_70_fu_1777_p1);
assign r_V_71_fu_1802_p3 = ((tmp_80_reg_3389)? ap_const_lv33_0: mf36_fu_1796_p2);
assign r_V_72_fu_1820_p1 = $signed(r_V_71_fu_1802_p3);
assign r_V_72_fu_1820_p2 = (lhs_V_35_fu_1809_p3 + r_V_72_fu_1820_p1);
assign r_V_73_fu_1849_p3 = ((tmp_81_reg_3407)? ap_const_lv32_0: mf37_fu_1844_p2);
assign r_V_74_fu_1867_p1 = $signed(r_V_73_fu_1849_p3);
assign r_V_74_fu_1867_p2 = (lhs_V_36_fu_1856_p3 - r_V_74_fu_1867_p1);
assign r_V_75_fu_1892_p3 = ((tmp_81_reg_3407)? ap_const_lv33_0: mf38_fu_1886_p2);
assign r_V_76_fu_1910_p1 = $signed(r_V_75_fu_1892_p3);
assign r_V_76_fu_1910_p2 = (lhs_V_37_fu_1899_p3 + r_V_76_fu_1910_p1);
assign r_V_77_fu_1939_p3 = ((tmp_82_reg_3425)? ap_const_lv32_0: mf39_fu_1934_p2);
assign r_V_78_fu_1957_p1 = $signed(r_V_77_fu_1939_p3);
assign r_V_78_fu_1957_p2 = (lhs_V_38_fu_1946_p3 - r_V_78_fu_1957_p1);
assign r_V_79_fu_1982_p3 = ((tmp_82_reg_3425)? ap_const_lv33_0: mf40_fu_1976_p2);
assign r_V_7_fu_293_p1 = mt5_cast_fu_283_p1;
assign r_V_7_fu_293_p3 = ((tmp_63_reg_3088)? r_V_7_fu_293_p1: mf5_fu_287_p2);
assign r_V_80_fu_2000_p1 = $signed(r_V_79_fu_1982_p3);
assign r_V_80_fu_2000_p2 = (lhs_V_39_fu_1989_p3 + r_V_80_fu_2000_p1);
assign r_V_81_fu_2029_p3 = ((tmp_83_reg_3443)? ap_const_lv32_0: mf41_fu_2024_p2);
assign r_V_82_fu_2047_p1 = $signed(r_V_81_fu_2029_p3);
assign r_V_82_fu_2047_p2 = (lhs_V_40_fu_2036_p3 - r_V_82_fu_2047_p1);
assign r_V_83_fu_2072_p3 = ((tmp_83_reg_3443)? ap_const_lv33_0: mf42_fu_2066_p2);
assign r_V_84_fu_2090_p1 = $signed(r_V_83_fu_2072_p3);
assign r_V_84_fu_2090_p2 = (lhs_V_41_fu_2079_p3 + r_V_84_fu_2090_p1);
assign r_V_85_fu_2119_p3 = ((tmp_84_reg_3461)? ap_const_lv32_0: mf43_fu_2114_p2);
assign r_V_86_fu_2137_p1 = $signed(r_V_85_fu_2119_p3);
assign r_V_86_fu_2137_p2 = (lhs_V_42_fu_2126_p3 - r_V_86_fu_2137_p1);
assign r_V_87_fu_2162_p3 = ((tmp_84_reg_3461)? ap_const_lv33_0: mf44_fu_2156_p2);
assign r_V_88_fu_2180_p1 = $signed(r_V_87_fu_2162_p3);
assign r_V_88_fu_2180_p2 = (lhs_V_43_fu_2169_p3 + r_V_88_fu_2180_p1);
assign r_V_89_fu_2209_p3 = ((tmp_85_reg_3479)? ap_const_lv32_0: mf45_fu_2204_p2);
assign r_V_8_fu_307_p2 = (lhs_V_11_fu_300_p3 + r_V_7_fu_293_p3);
assign r_V_90_fu_2227_p1 = $signed(r_V_89_fu_2209_p3);
assign r_V_90_fu_2227_p2 = (lhs_V_44_fu_2216_p3 - r_V_90_fu_2227_p1);
assign r_V_91_fu_2252_p3 = ((tmp_85_reg_3479)? ap_const_lv33_0: mf46_fu_2246_p2);
assign r_V_92_fu_2270_p1 = $signed(r_V_91_fu_2252_p3);
assign r_V_92_fu_2270_p2 = (lhs_V_45_fu_2259_p3 + r_V_92_fu_2270_p1);
assign r_V_93_fu_2299_p3 = ((tmp_86_reg_3497)? ap_const_lv32_0: mf47_fu_2294_p2);
assign r_V_94_fu_2317_p1 = $signed(r_V_93_fu_2299_p3);
assign r_V_94_fu_2317_p2 = (lhs_V_46_fu_2306_p3 - r_V_94_fu_2317_p1);
assign r_V_95_fu_2342_p3 = ((tmp_86_reg_3497)? ap_const_lv33_0: mf48_fu_2336_p2);
assign r_V_96_fu_2360_p1 = $signed(r_V_95_fu_2342_p3);
assign r_V_96_fu_2360_p2 = (lhs_V_47_fu_2349_p3 + r_V_96_fu_2360_p1);
assign r_V_97_fu_2389_p3 = ((tmp_87_reg_3515)? ap_const_lv32_0: mf49_fu_2384_p2);
assign r_V_98_fu_2407_p1 = $signed(r_V_97_fu_2389_p3);
assign r_V_98_fu_2407_p2 = (lhs_V_48_fu_2396_p3 - r_V_98_fu_2407_p1);
assign r_V_99_fu_2432_p3 = ((tmp_87_reg_3515)? ap_const_lv33_0: mf50_fu_2426_p2);
assign r_V_9_fu_354_p3 = ((tmp_64_reg_3106)? mt6_fu_341_p3: mf6_fu_348_p2);
assign r_V_fu_101_p3 = ((tmp_61_fu_75_p3)? mt1_fu_95_p2: p_shl_fu_91_p1);
assign r_V_s_fu_123_p3 = ((tmp_61_fu_75_p3)? mt_fu_109_p3: mf_fu_117_p2);
assign tmp_61_fu_75_p3 = y_V[ap_const_lv32_1F];
assign tmp_fu_83_p3 = {{y_V}, {ap_const_lv6_0}};


endmodule //cordic_sqrt

