INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module BCDCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.srcs/sim_1/new/simmy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simmy
