{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79967,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000329313,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000299995,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.51317e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000299995,
	"finish__design__instance__count__class:fill_cell": 50340,
	"finish__design__instance__area__class:fill_cell": 384309,
	"finish__design__instance__count__class:tap_cell": 6125,
	"finish__design__instance__area__class:tap_cell": 7663.6,
	"finish__design__instance__count__class:antenna_cell": 76,
	"finish__design__instance__area__class:antenna_cell": 190.182,
	"finish__design__instance__count__class:clock_buffer": 157,
	"finish__design__instance__area__class:clock_buffer": 3246.86,
	"finish__design__instance__count__class:timing_repair_buffer": 1523,
	"finish__design__instance__area__class:timing_repair_buffer": 15174.6,
	"finish__design__instance__count__class:inverter": 160,
	"finish__design__instance__area__class:inverter": 600.576,
	"finish__design__instance__count__class:clock_inverter": 54,
	"finish__design__instance__area__class:clock_inverter": 736.957,
	"finish__design__instance__count__class:sequential_cell": 945,
	"finish__design__instance__area__class:sequential_cell": 23647.7,
	"finish__design__instance__count__class:multi_input_combinational_cell": 2921,
	"finish__design__instance__area__class:multi_input_combinational_cell": 20878.8,
	"finish__design__instance__count": 62301,
	"finish__design__instance__area": 456448,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 0.461398,
	"finish__timing__hold__ws": 0.088771,
	"finish__timing__fmax__clock:core_clock": 2.20332e+08,
	"finish__timing__fmax": 2.20332e+08,
	"finish__clock__skew__setup": 0.0809568,
	"finish__clock__skew__hold": 0.0809568,
	"finish__timing__drv__max_slew_limit": 0.342827,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.755548,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0238602,
	"finish__power__switching__total": 0.0115213,
	"finish__power__leakage__total": 2.75236e-08,
	"finish__power__total": 0.0353816,
	"finish__design__io": 1109,
	"finish__design__die__area": 461652,
	"finish__design__core__area": 456448,
	"finish__design__instance__count": 11961,
	"finish__design__instance__area": 72139.2,
	"finish__design__instance__count__stdcell": 11961,
	"finish__design__instance__area__stdcell": 72139.2,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.158045,
	"finish__design__instance__utilization__stdcell": 0.158045,
	"finish__design__rows": 248,
	"finish__design__rows:unithd": 248,
	"finish__design__sites": 364808,
	"finish__design__sites:unithd": 364808,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}