;redcode
;assert 1
	SPL 0, <-703
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	ADD 3, @20
	SPL 892, #800
	ADD 270, 63
	JMN -7, @-50
	SPL 30, @562
	SUB 300, 93
	DJN -130, 9
	SUB @127, 104
	ADD <13, 0
	JMP 0, <2
	SUB @0, @2
	SUB @127, 104
	DJN -7, @-20
	ADD 30, 9
	SUB @127, 104
	CMP 30, <562
	ADD 210, 62
	ADD 210, 62
	DJN 0, -0
	SUB 300, 93
	SUB @127, 104
	ADD #0, -0
	SUB -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	SLT 20, @12
	SUB -207, <-120
	ADD @0, @2
	ADD @0, @2
	SLT #0, -0
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	CMP #300, -20
	CMP #300, -20
	SLT 270, 63
	CMP #300, -20
	SUB @-127, 100
	SUB @-127, 100
	JMN @12, #200
	MOV -1, <-20
	MOV -1, <-20
	JMN @12, #200
	MOV -1, <-20
	MOV -1, <-20
