//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0

.visible .entry Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0(
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_0,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_1,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_2,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_3,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_4,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_5,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_6,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_7,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_8,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_9,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_10,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_11
)
{
	.reg .pred 	%p<20>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<110>;
	.reg .b64 	%rd<57>;


	ld.param.u64 	%rd14, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_0];
	ld.param.u64 	%rd15, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_1];
	ld.param.u64 	%rd8, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_2];
	ld.param.u64 	%rd9, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_3];
	ld.param.u64 	%rd10, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_4];
	ld.param.u64 	%rd16, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_5];
	ld.param.u64 	%rd17, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_6];
	ld.param.u64 	%rd18, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_7];
	ld.param.u64 	%rd19, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_8];
	ld.param.u64 	%rd11, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_9];
	ld.param.u64 	%rd12, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_10];
	ld.param.u64 	%rd13, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_12531574599041060639_kernel0_param_11];
	cvta.to.global.u64 	%rd1, %rd17;
	cvta.to.global.u64 	%rd2, %rd16;
	cvta.to.global.u64 	%rd3, %rd14;
	cvta.to.global.u64 	%rd4, %rd18;
	cvta.to.global.u64 	%rd5, %rd19;
	cvta.to.global.u64 	%rd6, %rd15;
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 4;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_20;
	bra.uni 	BB0_1;

BB0_20:
	setp.gt.s32	%p19, %r2, 31;
	@%p19 bra 	BB0_22;

	shr.s32 	%r97, %r1, 31;
	shr.u32 	%r98, %r97, 30;
	add.s32 	%r99, %r1, %r98;
	and.b32  	%r100, %r99, 33554428;
	sub.s32 	%r101, %r1, %r100;
	shl.b32 	%r102, %r101, 7;
	shr.s32 	%r103, %r2, 31;
	shr.u32 	%r104, %r103, 27;
	add.s32 	%r105, %r2, %r104;
	and.b32  	%r106, %r105, 1073741792;
	sub.s32 	%r107, %r2, %r106;
	shl.b32 	%r108, %r107, 2;
	add.s32 	%r109, %r108, %r102;
	cvta.to.global.u64 	%rd54, %rd9;
	mul.wide.s32 	%rd55, %r109, 4;
	add.s64 	%rd56, %rd54, %rd55;
	mov.f32 	%f18, 0f00000000;
	st.global.v4.f32 	[%rd56], {%f18, %f18, %f18, %f18};
	bra.uni 	BB0_22;

BB0_1:
	setp.lt.s32	%p2, %r1, 8;
	@%p2 bra 	BB0_18;
	bra.uni 	BB0_2;

BB0_18:
	setp.gt.s32	%p18, %r2, 31;
	@%p18 bra 	BB0_22;

	add.s32 	%r83, %r1, -4;
	shr.s32 	%r84, %r83, 31;
	shr.u32 	%r85, %r84, 30;
	add.s32 	%r86, %r83, %r85;
	and.b32  	%r87, %r86, 33554428;
	sub.s32 	%r88, %r83, %r87;
	shl.b32 	%r89, %r88, 7;
	shr.s32 	%r90, %r2, 31;
	shr.u32 	%r91, %r90, 27;
	add.s32 	%r92, %r2, %r91;
	and.b32  	%r93, %r92, 1073741792;
	sub.s32 	%r94, %r2, %r93;
	shl.b32 	%r95, %r94, 2;
	add.s32 	%r96, %r95, %r89;
	cvta.to.global.u64 	%rd51, %rd10;
	mul.wide.s32 	%rd52, %r96, 4;
	add.s64 	%rd53, %rd51, %rd52;
	mov.f32 	%f17, 0f00000000;
	st.global.v4.f32 	[%rd53], {%f17, %f17, %f17, %f17};
	bra.uni 	BB0_22;

BB0_2:
	setp.lt.s32	%p3, %r1, 13;
	@%p3 bra 	BB0_15;
	bra.uni 	BB0_3;

BB0_15:
	setp.gt.s32	%p14, %r2, 229;
	@%p14 bra 	BB0_22;

	shl.b32 	%r5, %r2, 2;
	mad.lo.s32 	%r51, %r1, 920, %r5;
	add.s32 	%r52, %r51, -7360;
	mul.wide.s32 	%rd41, %r52, 4;
	add.s64 	%rd42, %rd3, %rd41;
	ld.global.nc.v4.u32 	{%r53, %r54, %r55, %r56}, [%rd42];
	add.s32 	%r61, %r1, -8;
	mul.hi.s32 	%r62, %r61, 1717986919;
	shr.u32 	%r63, %r62, 31;
	shr.s32 	%r64, %r62, 1;
	add.s32 	%r65, %r64, %r63;
	mul.lo.s32 	%r66, %r65, 5;
	sub.s32 	%r67, %r61, %r66;
	shr.s32 	%r68, %r2, 31;
	shr.u32 	%r69, %r68, 24;
	add.s32 	%r70, %r2, %r69;
	and.b32  	%r71, %r70, 1073741568;
	sub.s32 	%r72, %r2, %r71;
	shl.b32 	%r6, %r72, 2;
	mad.lo.s32 	%r73, %r67, 920, %r6;
	mul.wide.s32 	%rd43, %r73, 4;
	add.s64 	%rd44, %rd2, %rd43;
	cvt.rn.f32.s32	%f9, %r56;
	cvt.rn.f32.s32	%f10, %r55;
	cvt.rn.f32.s32	%f11, %r54;
	cvt.rn.f32.s32	%f12, %r53;
	st.global.v4.f32 	[%rd44], {%f12, %f11, %f10, %f9};
	add.s64 	%rd45, %rd1, %rd43;
	st.global.v4.f32 	[%rd45], {%f12, %f11, %f10, %f9};
	setp.gt.s32	%p15, %r2, 1;
	setp.ne.s32	%p16, %r1, 8;
	or.pred  	%p17, %p16, %p15;
	@%p17 bra 	BB0_22;

	mul.wide.s32 	%rd46, %r5, 4;
	add.s64 	%rd47, %rd3, %rd46;
	ld.global.nc.v4.u32 	{%r74, %r75, %r76, %r77}, [%rd47+18400];
	add.s32 	%r82, %r6, 4600;
	mul.wide.s32 	%rd48, %r82, 4;
	add.s64 	%rd49, %rd2, %rd48;
	cvt.rn.f32.s32	%f13, %r77;
	cvt.rn.f32.s32	%f14, %r76;
	cvt.rn.f32.s32	%f15, %r75;
	cvt.rn.f32.s32	%f16, %r74;
	st.global.v4.f32 	[%rd49], {%f16, %f15, %f14, %f13};
	add.s64 	%rd50, %rd1, %rd48;
	st.global.v4.f32 	[%rd50], {%f16, %f15, %f14, %f13};
	bra.uni 	BB0_22;

BB0_3:
	setp.lt.s32	%p4, %r1, 18;
	@%p4 bra 	BB0_12;
	bra.uni 	BB0_4;

BB0_12:
	setp.gt.s32	%p10, %r2, 229;
	@%p10 bra 	BB0_22;

	shl.b32 	%r3, %r2, 2;
	mad.lo.s32 	%r19, %r1, 920, %r3;
	add.s32 	%r20, %r19, -11960;
	mul.wide.s32 	%rd31, %r20, 4;
	add.s64 	%rd32, %rd6, %rd31;
	ld.global.nc.v4.u32 	{%r21, %r22, %r23, %r24}, [%rd32];
	add.s32 	%r29, %r1, -13;
	mul.hi.s32 	%r30, %r29, 1717986919;
	shr.u32 	%r31, %r30, 31;
	shr.s32 	%r32, %r30, 1;
	add.s32 	%r33, %r32, %r31;
	mul.lo.s32 	%r34, %r33, 5;
	sub.s32 	%r35, %r29, %r34;
	shr.s32 	%r36, %r2, 31;
	shr.u32 	%r37, %r36, 24;
	add.s32 	%r38, %r2, %r37;
	and.b32  	%r39, %r38, 1073741568;
	sub.s32 	%r40, %r2, %r39;
	shl.b32 	%r4, %r40, 2;
	mad.lo.s32 	%r41, %r35, 920, %r4;
	mul.wide.s32 	%rd33, %r41, 4;
	add.s64 	%rd34, %rd5, %rd33;
	cvt.rn.f32.s32	%f1, %r24;
	cvt.rn.f32.s32	%f2, %r23;
	cvt.rn.f32.s32	%f3, %r22;
	cvt.rn.f32.s32	%f4, %r21;
	st.global.v4.f32 	[%rd34], {%f4, %f3, %f2, %f1};
	add.s64 	%rd35, %rd4, %rd33;
	st.global.v4.f32 	[%rd35], {%f4, %f3, %f2, %f1};
	setp.gt.s32	%p11, %r2, 1;
	setp.ne.s32	%p12, %r1, 13;
	or.pred  	%p13, %p12, %p11;
	@%p13 bra 	BB0_22;

	mul.wide.s32 	%rd36, %r3, 4;
	add.s64 	%rd37, %rd6, %rd36;
	ld.global.nc.v4.u32 	{%r42, %r43, %r44, %r45}, [%rd37+18400];
	add.s32 	%r50, %r4, 4600;
	mul.wide.s32 	%rd38, %r50, 4;
	add.s64 	%rd39, %rd5, %rd38;
	cvt.rn.f32.s32	%f5, %r45;
	cvt.rn.f32.s32	%f6, %r44;
	cvt.rn.f32.s32	%f7, %r43;
	cvt.rn.f32.s32	%f8, %r42;
	st.global.v4.f32 	[%rd39], {%f8, %f7, %f6, %f5};
	add.s64 	%rd40, %rd4, %rd38;
	st.global.v4.f32 	[%rd40], {%f8, %f7, %f6, %f5};
	bra.uni 	BB0_22;

BB0_4:
	setp.lt.s32	%p5, %r1, 69;
	mul.lo.s32 	%r7, %r2, 3;
	mad.lo.s32 	%r8, %r1, 597, %r7;
	add.s32 	%r9, %r8, -71639;
	cvta.to.global.u64 	%rd20, %rd8;
	mul.wide.s32 	%rd21, %r9, 4;
	add.s64 	%rd7, %rd20, %rd21;
	@%p5 bra 	BB0_10;
	bra.uni 	BB0_5;

BB0_10:
	setp.gt.s32	%p9, %r2, 198;
	@%p9 bra 	BB0_22;

	ld.global.nc.u32 	%r16, [%rd7+243572];
	mad.lo.s32 	%r17, %r1, 199, %r2;
	add.s32 	%r18, %r17, -3582;
	cvta.to.global.u64 	%rd28, %rd11;
	mul.wide.s32 	%rd29, %r18, 4;
	add.s64 	%rd30, %rd28, %rd29;
	st.global.u32 	[%rd30], %r16;
	bra.uni 	BB0_22;

BB0_5:
	setp.lt.s32	%p6, %r1, 120;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	setp.gt.s32	%p8, %r2, 198;
	@%p8 bra 	BB0_22;

	ld.global.nc.u32 	%r13, [%rd7+121792];
	mad.lo.s32 	%r14, %r1, 199, %r2;
	add.s32 	%r15, %r14, -13731;
	cvta.to.global.u64 	%rd25, %rd12;
	mul.wide.s32 	%rd26, %r15, 4;
	add.s64 	%rd27, %rd25, %rd26;
	st.global.u32 	[%rd27], %r13;
	bra.uni 	BB0_22;

BB0_6:
	setp.gt.s32	%p7, %r2, 198;
	@%p7 bra 	BB0_22;

	ld.global.nc.u32 	%r10, [%rd7];
	mad.lo.s32 	%r11, %r1, 199, %r2;
	add.s32 	%r12, %r11, -23880;
	cvta.to.global.u64 	%rd22, %rd13;
	mul.wide.s32 	%rd23, %r12, 4;
	add.s64 	%rd24, %rd22, %rd23;
	st.global.u32 	[%rd24], %r10;

BB0_22:
	ret;
}


