<profile>

<section name = "Vitis HLS Report for 'load_conv2_params'" level="0">
<item name = "Date">Thu Oct 30 21:58:19 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2785, 2785, 27.850 us, 27.850 us, 2785, 2785, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123">load_conv2_params_Pipeline_VITIS_LOOP_163_2, 75, 75, 0.750 us, 0.750 us, 75, 75, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_161_1">2784, 2784, 87, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 97, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 258, 240, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 229, -</column>
<column name="Register">-, -, 259, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123">load_conv2_params_Pipeline_VITIS_LOOP_163_2, 0, 0, 258, 240, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln161_fu_184_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln162_fu_194_p2">+, 0, 0, 70, 63, 63</column>
<column name="icmp_ln161_fu_178_p2">icmp, 0, 0, 14, 6, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 14, 1, 14</column>
<column name="gmem_w2_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_w2_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_78">9, 2, 6, 12</column>
<column name="m_axi_gmem_w2_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem_w2_ARBURST">9, 2, 2, 4</column>
<column name="m_axi_gmem_w2_ARCACHE">9, 2, 4, 8</column>
<column name="m_axi_gmem_w2_ARID">9, 2, 1, 2</column>
<column name="m_axi_gmem_w2_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem_w2_ARLOCK">9, 2, 2, 4</column>
<column name="m_axi_gmem_w2_ARPROT">9, 2, 3, 6</column>
<column name="m_axi_gmem_w2_ARQOS">9, 2, 4, 8</column>
<column name="m_axi_gmem_w2_ARREGION">9, 2, 4, 8</column>
<column name="m_axi_gmem_w2_ARSIZE">9, 2, 3, 6</column>
<column name="m_axi_gmem_w2_ARUSER">9, 2, 1, 2</column>
<column name="m_axi_gmem_w2_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem_w2_RREADY">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="gmem_w2_addr_read_reg_281">32, 0, 32, 0</column>
<column name="gmem_w2_addr_reg_275">64, 0, 64, 0</column>
<column name="grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_start_reg">1, 0, 1, 0</column>
<column name="i_2_reg_259">6, 0, 6, 0</column>
<column name="i_fu_78">6, 0, 6, 0</column>
<column name="sext_ln161_reg_254">63, 0, 63, 0</column>
<column name="shl_ln_reg_291">5, 0, 11, 6</column>
<column name="tmp_reg_296">1, 0, 1, 0</column>
<column name="trunc_ln161_2_reg_286">1, 0, 1, 0</column>
<column name="trunc_ln161_reg_266">5, 0, 5, 0</column>
<column name="trunc_ln_reg_249">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_conv2_params, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_conv2_params, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_conv2_params, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_conv2_params, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_conv2_params, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_conv2_params, return value</column>
<column name="m_axi_gmem_w2_AWVALID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWREADY">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWADDR">out, 64, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWLEN">out, 32, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWSIZE">out, 3, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWBURST">out, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWLOCK">out, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWCACHE">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWPROT">out, 3, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWQOS">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWREGION">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWUSER">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WVALID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WREADY">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WDATA">out, 32, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WSTRB">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WLAST">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WUSER">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARVALID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARREADY">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARADDR">out, 64, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARLEN">out, 32, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARSIZE">out, 3, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARBURST">out, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARLOCK">out, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARCACHE">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARPROT">out, 3, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARQOS">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARREGION">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARUSER">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RVALID">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RREADY">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RDATA">in, 32, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RLAST">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RID">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RFIFONUM">in, 9, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RUSER">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RRESP">in, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BVALID">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BREADY">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BRESP">in, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BID">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BUSER">in, 1, m_axi, gmem_w2, pointer</column>
<column name="conv2_weights">in, 64, ap_none, conv2_weights, scalar</column>
<column name="conv2_biases">in, 64, ap_none, conv2_biases, scalar</column>
<column name="conv2_biases_local_address1">out, 5, ap_memory, conv2_biases_local, array</column>
<column name="conv2_biases_local_ce1">out, 1, ap_memory, conv2_biases_local, array</column>
<column name="conv2_biases_local_we1">out, 1, ap_memory, conv2_biases_local, array</column>
<column name="conv2_biases_local_d1">out, 32, ap_memory, conv2_biases_local, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_address1">out, 9, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_ce1">out, 1, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_we1">out, 1, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_d1">out, 32, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_address1">out, 9, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_ce1">out, 1, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_we1">out, 1, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_d1">out, 32, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_address1">out, 9, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_ce1">out, 1, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_we1">out, 1, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_d1">out, 32, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_address1">out, 9, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_ce1">out, 1, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_we1">out, 1, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, array</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_d1">out, 32, ap_memory, p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, array</column>
</table>
</item>
</section>
</profile>
