m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/VLSI Design/verilog_practice/18_Gate_Level_Modelling
v_MUX
!s110 1721279014
!i10b 1
!s100 cmnc9AODSNH9N5922jUEi3
IRbCN<JiGiH0VBmoaUXLZd3
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dD:/VLSI Design/verilog_practice/19_2by1_mux_gate_level
w1721279011
8D:/VLSI Design/verilog_practice/19_2by1_mux_gate_level/2by1_mux.v
FD:/VLSI Design/verilog_practice/19_2by1_mux_gate_level/2by1_mux.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1721279014.000000
!s107 D:/VLSI Design/verilog_practice/19_2by1_mux_gate_level/2by1_mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/VLSI Design/verilog_practice/19_2by1_mux_gate_level/2by1_mux.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
n@_@m@u@x
vtestbench
!s110 1721280256
!i10b 1
!s100 e]X5lPDBMlLVb?HCegY2d2
IaUiKHdSfQRz:5nWf5[=X`3
R0
R1
w1721280252
8D:/VLSI Design/verilog_practice/19_2by1_mux_gate_level/testbench.v
FD:/VLSI Design/verilog_practice/19_2by1_mux_gate_level/testbench.v
L0 1
R2
r1
!s85 0
31
!s108 1721280256.000000
!s107 D:/VLSI Design/verilog_practice/19_2by1_mux_gate_level/testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/VLSI Design/verilog_practice/19_2by1_mux_gate_level/testbench.v|
!i113 1
R3
R4
