INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lab35/lab35.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lab35/lab35.srcs/sources_1/new/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/lab35/lab35.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
