INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/robdj/Documents/DVI_PASSTHROUGH_CAPS/HDMI_OUT_SIMPLE_TEST/hdmi_out_simple/hdmi_out_simple.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/robdj/Documents/DVI_PASSTHROUGH_CAPS/HDMI_OUT_SIMPLE_TEST/hdmi_out_simple/hdmi_out_simple.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/robdj/Documents/DVI_PASSTHROUGH_CAPS/HDMI_OUT_SIMPLE_TEST/hdmi_out_simple/hdmi_out_simple.srcs/sources_1/imports/HDMI_OUT_SIMPLE_TEST/HDMI_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_test
INFO: [VRFC 10-311] analyzing module TMDS_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/robdj/Documents/DVI_PASSTHROUGH_CAPS/HDMI_OUT_SIMPLE_TEST/hdmi_out_simple/hdmi_out_simple.srcs/sim_1/new/HDMI_test_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_test_TB
