<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>vran on Another blog</title>
    <link>https://cychong47.github.io/tags/vran/</link>
    <description>Recent content in vran on Another blog</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <lastBuildDate>Wed, 20 May 2020 15:01:44 +0900</lastBuildDate>
    
	<atom:link href="https://cychong47.github.io/tags/vran/index.xml" rel="self" type="application/rss+xml" />
    
    
    <item>
      <title>NVIDIA vRAN Solution</title>
      <link>https://cychong47.github.io/post/2020/nvidia-vran-solution/</link>
      <pubDate>Wed, 20 May 2020 15:01:44 +0900</pubDate>
      
      <guid>https://cychong47.github.io/post/2020/nvidia-vran-solution/</guid>
      <description>https://devblogs.nvidia.com/building-accelerated-5g-cloudran-at-the-edge/
Mellanox ConnectX-6 Dx SmartNIC exceeds stringent industry-standard timing specifications for eCPRI-based RANs by ensuring clock accuracy of 16ns or less
5T for 5G enables packet-based, ethernet RANs to provide precise time-stamping of packets for delivering highly accurate time references to 5G fronthaul and backhaul networks.
 5T-for-5G, or time-triggered transmission technology for telco
 https://news.developer.nvidia.com/new-real-time-smartnic-technology-5t-for-5g/
  Real-time transmission hardware acceleration: 5T-for-5G simplifies time synchronization and data transmission across servers, GPUs, radios, and baseband units in wireless network rollouts, making 5G rollouts easier and more efficient.</description>
    </item>
    
    <item>
      <title>Astri vRAN</title>
      <link>https://cychong47.github.io/post/2018/astri-vran/</link>
      <pubDate>Sun, 15 Jul 2018 12:03:00 +0900</pubDate>
      
      <guid>https://cychong47.github.io/post/2018/astri-vran/</guid>
      <description>Toward 5G RAN virtualization by Intel and Astri
http://astri.oeg
Flexible architecture Modular PHY processing architectures  PDCP Split MAC/PHY Split - HARQ processing in RRU(How???) Lower PHY Split - High FB overhead but smallest packet latency.  Good for JT and JR for COMP Good for Massive MIMO and Ultra low-latency communication(Why?)   FAPI based MAC/PHY communication  L1 adaptation layer for MAC/PHY split (and Lower PHY Split?)    MAC/PHY split in one CPU  MAC/PHY split in one machine but netrwork based MAC/PHY communication over OVS   Virtual Cell  A group of physical cells form a Virtual Cell which does not require HO between the physical cells.</description>
    </item>
    
    <item>
      <title>Amdocs Preps &#39;Carrier-Grade&#39; Version of ONAP</title>
      <link>https://cychong47.github.io/post/2017/amdocs-preps-carrier-grade-version-of-onap/</link>
      <pubDate>Tue, 21 Nov 2017 14:51:25 +0900</pubDate>
      
      <guid>https://cychong47.github.io/post/2017/amdocs-preps-carrier-grade-version-of-onap/</guid>
      <description>From Amdocs Preps &amp;lsquo;Carrier-Grade&amp;rsquo; Version of ONAP | Light Reading(http://www.lightreading.com/mobile/mec-(mobile-edge-computing)/amdocs-preps-carrier-grade-version-of-onap/d/d-id/738315)
 &amp;ldquo;We&amp;rsquo;re just about to make a big carrier [and] enterprise grade release of ONAP,&amp;rdquo; Angela Logothetis, VP and CTO of Amdocs Open Network, told Light Reading
  Logothetis says that Amdocs is working with Intel Corp. (Nasdaq: INTC) on edge computing proofs-of-concept. This involves understanding what content and data needs to cached and where exactly that should happen on the network.</description>
    </item>
    
  </channel>
</rss>