// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module gemm_gemm_Pipeline_lp4_lp5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        buff_C_address0,
        buff_C_ce0,
        buff_C_we0,
        buff_C_d0,
        buff_C_address1,
        buff_C_ce1,
        buff_C_q1,
        tmp1_address0,
        tmp1_ce0,
        tmp1_q0,
        beta,
        grp_fu_1004_p_din0,
        grp_fu_1004_p_din1,
        grp_fu_1004_p_opcode,
        grp_fu_1004_p_dout0,
        grp_fu_1004_p_ce,
        grp_fu_1008_p_din0,
        grp_fu_1008_p_din1,
        grp_fu_1008_p_dout0,
        grp_fu_1008_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] buff_C_address0;
output   buff_C_ce0;
output   buff_C_we0;
output  [31:0] buff_C_d0;
output  [11:0] buff_C_address1;
output   buff_C_ce1;
input  [31:0] buff_C_q1;
output  [11:0] tmp1_address0;
output   tmp1_ce0;
input  [31:0] tmp1_q0;
input  [31:0] beta;
output  [31:0] grp_fu_1004_p_din0;
output  [31:0] grp_fu_1004_p_din1;
output  [1:0] grp_fu_1004_p_opcode;
input  [31:0] grp_fu_1004_p_dout0;
output   grp_fu_1004_p_ce;
output  [31:0] grp_fu_1008_p_din0;
output  [31:0] grp_fu_1008_p_din1;
input  [31:0] grp_fu_1008_p_dout0;
output   grp_fu_1008_p_ce;

reg ap_idle;
reg buff_C_ce0;
reg buff_C_we0;
reg buff_C_ce1;
reg tmp1_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln29_fu_118_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln31_1_fu_186_p1;
reg   [63:0] zext_ln31_1_reg_242;
reg   [63:0] zext_ln31_1_reg_242_pp0_iter1_reg;
reg   [63:0] zext_ln31_1_reg_242_pp0_iter2_reg;
reg   [11:0] buff_C_addr_reg_247;
reg   [11:0] buff_C_addr_reg_247_pp0_iter1_reg;
reg   [11:0] buff_C_addr_reg_247_pp0_iter2_reg;
reg   [11:0] buff_C_addr_reg_247_pp0_iter3_reg;
reg   [11:0] buff_C_addr_reg_247_pp0_iter4_reg;
reg   [11:0] buff_C_addr_reg_247_pp0_iter5_reg;
reg   [11:0] buff_C_addr_reg_247_pp0_iter6_reg;
reg   [11:0] buff_C_addr_reg_247_pp0_iter7_reg;
reg   [11:0] buff_C_addr_reg_247_pp0_iter8_reg;
reg   [31:0] buff_C_load_reg_253;
reg   [31:0] mul2_reg_263;
reg   [31:0] empty_reg_268;
reg   [31:0] add1_reg_273;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_44;
wire   [6:0] add_ln30_fu_191_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [6:0] i_fu_48;
wire   [6:0] select_ln29_fu_156_p3;
reg   [6:0] ap_sig_allocacmp_i_load;
reg   [12:0] indvar_flatten13_fu_52;
wire   [12:0] add_ln29_1_fu_124_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten13_load;
wire   [0:0] icmp_ln30_fu_142_p2;
wire   [6:0] add_ln29_fu_136_p2;
wire   [5:0] trunc_ln31_fu_164_p1;
wire   [6:0] select_ln5_fu_148_p3;
wire   [11:0] tmp_2_fu_168_p3;
wire   [11:0] zext_ln31_fu_176_p1;
wire   [11:0] add_ln31_fu_180_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage0_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 j_fu_44 = 7'd0;
#0 i_fu_48 = 7'd0;
#0 indvar_flatten13_fu_52 = 13'd0;
#0 ap_done_reg = 1'b0;
end

gemm_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln29_fu_118_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_48 <= select_ln29_fu_156_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_48 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln29_fu_118_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten13_fu_52 <= add_ln29_1_fu_124_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten13_fu_52 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln29_fu_118_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_44 <= add_ln30_fu_191_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_44 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add1_reg_273 <= grp_fu_1004_p_dout0;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        buff_C_addr_reg_247_pp0_iter2_reg <= buff_C_addr_reg_247_pp0_iter1_reg;
        buff_C_addr_reg_247_pp0_iter3_reg <= buff_C_addr_reg_247_pp0_iter2_reg;
        buff_C_addr_reg_247_pp0_iter4_reg <= buff_C_addr_reg_247_pp0_iter3_reg;
        buff_C_addr_reg_247_pp0_iter5_reg <= buff_C_addr_reg_247_pp0_iter4_reg;
        buff_C_addr_reg_247_pp0_iter6_reg <= buff_C_addr_reg_247_pp0_iter5_reg;
        buff_C_addr_reg_247_pp0_iter7_reg <= buff_C_addr_reg_247_pp0_iter6_reg;
        buff_C_addr_reg_247_pp0_iter8_reg <= buff_C_addr_reg_247_pp0_iter7_reg;
        empty_reg_268 <= tmp1_q0;
        mul2_reg_263 <= grp_fu_1008_p_dout0;
        zext_ln31_1_reg_242_pp0_iter2_reg[11 : 0] <= zext_ln31_1_reg_242_pp0_iter1_reg[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        buff_C_addr_reg_247 <= zext_ln31_1_fu_186_p1;
        buff_C_addr_reg_247_pp0_iter1_reg <= buff_C_addr_reg_247;
        zext_ln31_1_reg_242[11 : 0] <= zext_ln31_1_fu_186_p1[11 : 0];
        zext_ln31_1_reg_242_pp0_iter1_reg[11 : 0] <= zext_ln31_1_reg_242[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buff_C_load_reg_253 <= buff_C_q1;
    end
end

always @ (*) begin
    if (((icmp_ln29_fu_118_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 7'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_48;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten13_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten13_load = indvar_flatten13_fu_52;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_44;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        buff_C_ce0 = 1'b1;
    end else begin
        buff_C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buff_C_ce1 = 1'b1;
    end else begin
        buff_C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        buff_C_we0 = 1'b1;
    end else begin
        buff_C_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        tmp1_ce0 = 1'b1;
    end else begin
        tmp1_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln29_1_fu_124_p2 = (ap_sig_allocacmp_indvar_flatten13_load + 13'd1);

assign add_ln29_fu_136_p2 = (ap_sig_allocacmp_i_load + 7'd1);

assign add_ln30_fu_191_p2 = (select_ln5_fu_148_p3 + 7'd1);

assign add_ln31_fu_180_p2 = (tmp_2_fu_168_p3 + zext_ln31_fu_176_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign buff_C_address0 = buff_C_addr_reg_247_pp0_iter8_reg;

assign buff_C_address1 = zext_ln31_1_fu_186_p1;

assign buff_C_d0 = add1_reg_273;

assign grp_fu_1004_p_ce = 1'b1;

assign grp_fu_1004_p_din0 = mul2_reg_263;

assign grp_fu_1004_p_din1 = empty_reg_268;

assign grp_fu_1004_p_opcode = 2'd0;

assign grp_fu_1008_p_ce = 1'b1;

assign grp_fu_1008_p_din0 = buff_C_load_reg_253;

assign grp_fu_1008_p_din1 = beta;

assign icmp_ln29_fu_118_p2 = ((ap_sig_allocacmp_indvar_flatten13_load == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_142_p2 = ((ap_sig_allocacmp_j_load == 7'd64) ? 1'b1 : 1'b0);

assign select_ln29_fu_156_p3 = ((icmp_ln30_fu_142_p2[0:0] == 1'b1) ? add_ln29_fu_136_p2 : ap_sig_allocacmp_i_load);

assign select_ln5_fu_148_p3 = ((icmp_ln30_fu_142_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_load);

assign tmp1_address0 = zext_ln31_1_reg_242_pp0_iter2_reg;

assign tmp_2_fu_168_p3 = {{trunc_ln31_fu_164_p1}, {6'd0}};

assign trunc_ln31_fu_164_p1 = select_ln29_fu_156_p3[5:0];

assign zext_ln31_1_fu_186_p1 = add_ln31_fu_180_p2;

assign zext_ln31_fu_176_p1 = select_ln5_fu_148_p3;

always @ (posedge ap_clk) begin
    zext_ln31_1_reg_242[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln31_1_reg_242_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln31_1_reg_242_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //gemm_gemm_Pipeline_lp4_lp5
