
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005077                       # Number of seconds simulated (Second)
simTicks                                   5077136000                       # Number of ticks simulated (Tick)
finalTick                                  6067936000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     51.18                       # Real time elapsed on the host (Second)
hostTickRate                                 99193636                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680116                       # Number of bytes of host memory used (Byte)
simInsts                                     17618720                       # Number of instructions simulated (Count)
simOps                                       18508909                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   344222                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     361613                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         10154272                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        16676287                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       17072080                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   6822                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                93716                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             63616                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            10148556                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.682218                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.709352                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6741655     66.43%     66.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    389190      3.83%     70.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    308631      3.04%     73.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     44839      0.44%     73.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    612760      6.04%     79.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    536082      5.28%     85.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    424643      4.18%     89.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    474245      4.67%     93.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    616511      6.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              10148556                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    7734      0.69%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  84859      7.62%      8.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      8.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 930041     83.48%     91.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     91.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     91.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                   145      0.01%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     91.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  90092      8.09%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1237      0.11%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       5391791     31.58%     31.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     31.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     31.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     31.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     31.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     31.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     31.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     31.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     31.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     31.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     31.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      2806295     16.44%     48.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      5425383     31.78%     79.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       107909      0.63%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3004196     17.60%     98.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       336506      1.97%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       17072080                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.681271                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1114108                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.065259                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 22228388                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 6093048                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         6017856                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 23185253                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                10677027                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        10635024                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     6043010                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    12143178                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          17069942                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       3002334                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      2133                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  18                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3338747                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          28862                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       336413                       # Number of stores executed (Count)
system.cpu.numRate                           1.681060                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              50                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            5716                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    15961348                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      16582442                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.636179                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.636179                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.571885                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.571885                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   11196196                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   5648675                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   24291806                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     3016968                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    3023217                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  22107340                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        2589010                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        338553                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        87245                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         3624                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   28954                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             28869                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               945                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                27918                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                    8                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   27909                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999678                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       3                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              70                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 11                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               59                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           92893                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               943                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     10136661                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.635888                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.050668                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         7635709     75.33%     75.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           81548      0.80%     76.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          110709      1.09%     77.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           39268      0.39%     77.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          352186      3.47%     81.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          166589      1.64%     82.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           11951      0.12%     82.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           61331      0.61%     83.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1677370     16.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     10136661                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             15961348                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               16582442                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     2911902                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2576454                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      28787                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         10604866                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8344568                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      5353802     32.29%     32.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            1      0.00%     32.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     32.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     32.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     32.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     32.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     32.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     32.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     32.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     32.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     32.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      2798848     16.88%     49.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      5410241     32.63%     81.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     81.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     81.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       107648      0.65%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2576454     15.54%     97.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       335448      2.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     16582442                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1677370                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        2753166                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2753166                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2753166                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2753166                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       134938                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          134938                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       134938                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         134938                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  11632443751                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  11632443751                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  11632443751                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  11632443751                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2888104                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2888104                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2888104                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2888104                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.046722                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.046722                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.046722                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.046722                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 86205.840838                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 86205.840838                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 86205.840838                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 86205.840838                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      2935202                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        29593                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      99.185686                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       107281                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            107281                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          318                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           318                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          318                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          318                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       134620                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       134620                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       134620                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       134620                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  11477426251                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  11477426251                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  11477426251                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  11477426251                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.046612                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.046612                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.046612                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.046612                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 85257.957592                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 85257.957592                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 85257.957592                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 85257.957592                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 134616                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2525357                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2525357                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        27291                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         27291                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2627988000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2627988000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2552648                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2552648                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.010691                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.010691                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 96295.042322                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 96295.042322                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          318                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          318                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        26973                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        26973                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2580617500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2580617500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.010567                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.010567                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 95674.100026                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 95674.100026                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       227809                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         227809                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       107647                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       107647                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   9004455751                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   9004455751                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       335456                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       335456                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.320898                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.320898                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 83647.995309                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 83647.995309                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       107647                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       107647                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   8896808751                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   8896808751                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.320898                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.320898                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 82647.995309                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 82647.995309                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1114884                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             134616                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               8.281958                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          267                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          748                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           11687032                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          11687032                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   787820                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               7074617                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2064978                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                219881                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1260                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                27911                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               16692970                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     3                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1038681                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       16079090                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       28954                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              27923                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       9108613                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2524                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   1036260                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    41                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           10148556                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.646063                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.150597                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  7749647     76.36%     76.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    28663      0.28%     76.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   326184      3.21%     79.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    29803      0.29%     80.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    28575      0.28%     80.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1918      0.02%     80.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    28296      0.28%     80.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     2705      0.03%     80.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1952765     19.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             10148556                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.002851                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.583480                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1036200                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1036200                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1036200                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1036200                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           60                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              60                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           60                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             60                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      4516000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      4516000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      4516000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      4516000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1036260                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1036260                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1036260                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1036260                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000058                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000058                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 75266.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 75266.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 75266.666667                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 75266.666667                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           50                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                50                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            11                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           11                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           11                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           49                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           49                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           49                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           49                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      3739500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      3739500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      3739500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      3739500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 76316.326531                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 76316.326531                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 76316.326531                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 76316.326531                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     50                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1036200                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1036200                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           60                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            60                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      4516000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      4516000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1036260                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1036260                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 75266.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 75266.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           11                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           11                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           49                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           49                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      3739500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      3739500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 76316.326531                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 76316.326531                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 8205                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 50                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             164.100000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4145090                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4145090                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1260                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2559664                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    60407                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               16676307                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2589010                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  338553                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     31194                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      695                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             73                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            937                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect            7                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  944                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 16653539                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                16652880                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  12749670                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  17083981                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.639988                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.746294                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       33386                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   12530                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  73                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   3087                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  29571                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2576454                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             20.767098                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            49.136375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2143360     83.19%     83.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 5547      0.22%     83.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 4938      0.19%     83.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 7422      0.29%     83.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 7905      0.31%     84.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 8179      0.32%     84.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                11215      0.44%     84.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 5330      0.21%     85.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               139583      5.42%     90.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               141031      5.47%     96.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1490      0.06%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              27452      1.07%     97.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              11314      0.44%     97.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1161      0.05%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              29222      1.13%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1368      0.05%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1302      0.05%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1616      0.06%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                671      0.03%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1740      0.07%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2369      0.09%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                710      0.03%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1069      0.04%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                465      0.02%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                988      0.04%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1237      0.05%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1032      0.04%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1266      0.05%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1292      0.05%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1610      0.06%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            12570      0.49%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1076                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2576454                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1260                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   873344                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 6867147                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2147248                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                259557                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               16685002                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 59518                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  66616                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  25541                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   2181                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            19356866                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    49041006                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 10724702                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 13826643                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              19211071                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   145716                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1005010                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         25131220                       # The number of ROB reads (Count)
system.cpu.rob.writes                        33362706                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 15961348                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   16582442                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                         1                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                        1                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   49                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               134619                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  134668                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  49                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              134619                       # number of overall misses (Count)
system.l2.overallMisses::total                 134668                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         3664500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     11275164000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        11278828500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        3664500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    11275164000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       11278828500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 49                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             134620                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                134669                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                49                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            134620                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               134669                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999993                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999993                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999993                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999993                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 74785.714286                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83756.111693                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83752.847744                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 74785.714286                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83756.111693                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83752.847744                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               105003                       # number of writebacks (Count)
system.l2.writebacks::total                    105003                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               49                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           134619                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              134668                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              49                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          134619                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             134668                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      3164500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   9929014000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     9932178500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      3164500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   9929014000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    9932178500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999993                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999993                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999993                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999993                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 64581.632653                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73756.408828                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73753.070514                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 64581.632653                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73756.408828                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73753.070514                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         134730                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           37                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             37                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            49                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               49                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      3664500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      3664500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           49                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             49                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 74785.714286                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 74785.714286                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           49                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           49                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      3164500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      3164500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 64581.632653                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 64581.632653                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data           107647                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              107647                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   8735082500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     8735082500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         107647                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            107647                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81145.619478                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81145.619478                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       107647                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          107647                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   7658612500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   7658612500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71145.619478                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71145.619478                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        26972                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           26972                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   2540081500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2540081500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        26973                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         26973                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.999963                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999963                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 94174.755302                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 94174.755302                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        26972                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        26972                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2270401500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2270401500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.999963                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999963                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 84176.238321                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 84176.238321                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           50                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               50                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           50                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           50                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       107281                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           107281                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       107281                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       107281                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       273246                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     134730                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.028101                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       3.314098                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        12.343727                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4080.342175                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.003014                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.996177                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  267                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2329                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1500                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2289410                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2289410                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    105003.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        49.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    134617.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000124580500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         6455                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         6456                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              349902                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              98758                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      134666                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     105003                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    134666                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   105003                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                134666                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               105003                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   73521                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   49471                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    6542                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    5132                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    905                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   4003                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   6827                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   6565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   6564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   7743                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   6953                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   6824                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  12357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   6884                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   7193                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   8974                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   6533                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   7923                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   6591                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         6456                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      20.875000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     20.002073                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     13.198656                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31           6270     97.12%     97.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63           130      2.01%     99.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95            34      0.53%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127           10      0.15%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159            1      0.02%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            1      0.02%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            5      0.08%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319            3      0.05%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            1      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          6456                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         6455                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.265066                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.243255                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.891501                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             5864     90.84%     90.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               57      0.88%     91.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              168      2.60%     94.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              156      2.42%     96.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              200      3.10%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               10      0.15%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          6455                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 8618624                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              6720192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1697536563.92107677                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1323618670.05335283                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    5077163000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      21184.06                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         3136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      8615424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      6720064                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 617671.064946851926                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1696906287.324192047119                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1323593458.989477396011                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           49                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       134617                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       105003                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1093500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   4358978000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 130707375500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     22316.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32380.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1244796.58                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         3136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      8615424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        8618560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         3136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         3136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      6720192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      6720192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           49                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       134616                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          134665                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       105003                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         105003                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         617671                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1696906287                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1697523958                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       617671                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        617671                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1323618670                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1323618670                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1323618670                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        617671                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1696906287                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3021142628                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               134665                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              105001                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         8241                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         8194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         8192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         8192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         8204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         8192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         9205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         8758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         9216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         8984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         8322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         8192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         8192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         8197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         8192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         8192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         6920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         6026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         6410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         6492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         6509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         6400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         6977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         6039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         7439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         7050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         6604                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         6465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         6576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         6016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         7008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         6070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1835102750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             673325000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         4360071500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13627.17                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32377.17                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              123639                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              96757                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.81                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.15                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        19272                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   795.878788                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   670.669317                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   329.047207                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          570      2.96%      2.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1278      6.63%      9.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1479      7.67%     17.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1080      5.60%     22.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          797      4.14%     27.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          956      4.96%     31.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          649      3.37%     35.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          888      4.61%     39.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11575     60.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        19272                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               8618560                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            6720064                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1697.523958                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1323.593459                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   23.60                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               13.26                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              10.34                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        67744320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        35995575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      479736600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     270255060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 400745280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1682426820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    533482080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    3470385735                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   683.532160                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1358104750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    169520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3551183750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        69914880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        37149255                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      481928580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     277818840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 400745280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1669620630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    544266240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    3481443705                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   685.710153                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1385936250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    169520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3523352250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               27018                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        105003                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             29456                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             107647                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            107647                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          27019                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       403790                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  403790                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     15338752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 15338752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             134666                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   134666    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               134666                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           740749500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          696343500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         269125                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       134459                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              27019                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       212284                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           50                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            57062                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            107647                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           107647                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             49                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         26973                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          149                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       403852                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 404001                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6400                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15481408                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                15487808                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          134730                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   6720192                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            269399                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001147                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.033848                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  269090     99.89%     99.89% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     309      0.11%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              269399                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6067936000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          241998500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             75000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         201924000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        269335                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       134666                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             309                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          309                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000029                       # Number of seconds simulated (Second)
simTicks                                     29073000                       # Number of ticks simulated (Tick)
finalTick                                  6097009000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.11                       # Real time elapsed on the host (Second)
hostTickRate                                275044748                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     17628804                       # Number of instructions simulated (Count)
simOps                                       18520925                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                166598095                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  175009619                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            58146                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           21002                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      249                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18392                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     58                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9387                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5343                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  94                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               36072                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.509869                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.382117                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     29644     82.18%     82.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2231      6.18%     88.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1345      3.73%     92.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       825      2.29%     94.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       665      1.84%     96.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       495      1.37%     97.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       434      1.20%     98.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       207      0.57%     99.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       226      0.63%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 36072                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      94     17.60%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     17.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    254     47.57%     65.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   186     34.83%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          446      2.42%      2.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11559     62.85%     65.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           36      0.20%     65.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            18      0.10%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4265     23.19%     88.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2055     11.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18392                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.316307                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 534                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029034                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    72858                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   30311                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16815                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      595                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     340                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18154                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         326                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             18071                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4152                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       326                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  80                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6177                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3131                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2025                       # Number of stores executed (Count)
system.cpu.numRate                           0.310787                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             176                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           22074                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10084                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12016                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.766164                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.766164                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.173426                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.173426                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18723                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11924                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2823                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2910                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2259                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4658                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2284                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          560                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          145                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5345                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3739                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               376                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1905                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  229                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1615                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.847769                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     409                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             633                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              606                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           86                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9470                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               652                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        34197                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.351756                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.325887                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           30586     89.44%     89.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1349      3.94%     93.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             593      1.73%     95.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             296      0.87%     95.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             364      1.06%     97.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             190      0.56%     97.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             126      0.37%     97.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             100      0.29%     98.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             593      1.73%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        34197                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10097                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12029                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4190                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2641                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2192                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11222                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   199                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7711     64.10%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2641     21.96%     87.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1549     12.88%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12029                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           593                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4572                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4572                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4572                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4572                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          729                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             729                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          729                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            729                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     65775492                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     65775492                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     65775492                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     65775492                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5301                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5301                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5301                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5301                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.137521                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.137521                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.137521                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.137521                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 90227.012346                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 90227.012346                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 90227.012346                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 90227.012346                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3452                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           52                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      66.384615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          260                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               260                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          400                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           400                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          400                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          400                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          329                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          329                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          329                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          329                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     33389499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     33389499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     33389499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     33389499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.062064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.062064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.062064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.062064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 101487.838906                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 101487.838906                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 101487.838906                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 101487.838906                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    336                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3173                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3173                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          655                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           655                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     60417000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     60417000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3828                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3828                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.171108                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.171108                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 92239.694656                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 92239.694656                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          345                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          345                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          310                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          310                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     31666000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     31666000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.080982                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.080982                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 102148.387097                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 102148.387097                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       275000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       275000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 91666.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 91666.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       272000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       272000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 90666.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 90666.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1399                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1399                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           74                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           74                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      5358492                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      5358492                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.050238                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.050238                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 72412.054054                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 72412.054054                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           55                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           55                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           19                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           19                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1723499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1723499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.012899                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.012899                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 90710.473684                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 90710.473684                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1832530                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1360                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1347.448529                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          930                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21844                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21844                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8376                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 22696                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3937                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   384                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    679                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1513                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    88                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23610                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   302                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8012                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          23129                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5345                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2051                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         24483                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1526                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  371                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2430                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      3030                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   209                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              36072                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.734891                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.075157                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    31176     86.43%     86.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      427      1.18%     87.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      495      1.37%     88.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      457      1.27%     90.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      463      1.28%     91.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      541      1.50%     93.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      314      0.87%     93.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      312      0.86%     94.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1887      5.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                36072                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.091924                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.397775                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2742                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2742                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2742                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2742                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          288                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             288                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          288                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            288                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     25258999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     25258999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     25258999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     25258999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3030                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3030                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3030                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3030                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.095050                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.095050                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.095050                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.095050                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 87704.857639                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 87704.857639                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 87704.857639                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 87704.857639                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          184                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      61.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          223                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               223                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           64                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            64                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           64                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           64                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          224                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          224                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          224                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          224                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     19702999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     19702999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     19702999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     19702999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.073927                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.073927                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.073927                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.073927                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 87959.816964                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 87959.816964                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 87959.816964                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 87959.816964                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    223                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2742                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2742                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          288                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           288                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     25258999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     25258999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3030                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3030                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.095050                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.095050                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 87704.857639                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 87704.857639                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           64                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           64                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          224                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          224                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     19702999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     19702999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.073927                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.073927                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 87959.816964                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 87959.816964                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1112033                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                479                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2321.572025                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          106                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12343                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12343                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       679                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6306                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1130                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21331                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   83                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4658                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2284                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   249                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        61                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1025                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             86                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          655                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  741                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17584                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   17079                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8928                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14944                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.293726                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597430                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         159                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2046                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    753                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   55                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     42                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2641                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             32.972359                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            74.280292                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2201     83.34%     83.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   16      0.61%     83.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    4      0.15%     84.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    3      0.11%     84.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    2      0.08%     84.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.08%     84.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.04%     84.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.08%     84.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 28      1.06%     85.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                102      3.86%     89.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 26      0.98%     90.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  9      0.34%     90.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 29      1.10%     91.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 14      0.53%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  9      0.34%     92.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                121      4.58%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 30      1.14%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  3      0.11%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  2      0.08%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.04%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  2      0.08%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  7      0.27%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  4      0.15%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               23      0.87%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              878                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2641                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    679                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8640                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8454                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10774                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3974                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3551                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22603                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    620                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1797                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1199                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20597                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30255                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23599                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      241                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11178                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9527                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      36                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1741                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            54882                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44719                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10084                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12016                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     22                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        23                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    22                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       23                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  202                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  329                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     531                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 202                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 329                       # number of overall misses (Count)
system.l2.overallMisses::total                    531                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        19127000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        33055500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           52182500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       19127000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       33055500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          52182500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                224                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                330                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   554                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               224                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               330                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  554                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.901786                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.996970                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.958484                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.901786                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.996970                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.958484                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 94688.118812                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 100472.644377                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    98272.128060                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 94688.118812                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 100472.644377                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   98272.128060                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  562                       # number of writebacks (Count)
system.l2.writebacks::total                       562                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              202                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              329                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 531                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             202                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             329                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                531                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     17117000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     29725500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       46842500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     17117000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     29725500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      46842500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.901786                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.996970                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.958484                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.901786                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.996970                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.958484                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 84737.623762                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 90351.063830                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 88215.630885                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 84737.623762                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 90351.063830                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 88215.630885                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            712                       # number of replacements (Count)
system.l2.InvalidateReq.misses::cpu.data            2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        38500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        38500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           202                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              202                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     19127000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     19127000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          224                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            224                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.901786                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.901786                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 94688.118812                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 94688.118812                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          202                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          202                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     17117000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     17117000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.901786                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.901786                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 84737.623762                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 84737.623762                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               20                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  20                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1897500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1897500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             20                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                20                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data        94875                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total        94875                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           20                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              20                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1697500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1697500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data        84875                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total        84875                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          309                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             309                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     31158000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     31158000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          310                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           310                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996774                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996774                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 100834.951456                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 100834.951456                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          309                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          309                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     28028000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     28028000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996774                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996774                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 90705.501618                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 90705.501618                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          223                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              223                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          223                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          223                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          260                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              260                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          260                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          260                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         8293                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4808                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.724834                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      93.965847                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        96.284907                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3905.749245                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.022941                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.023507                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.953552                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  205                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2349                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1542                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9632                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9632                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       561.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       201.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       331.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000011043250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           35                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           34                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1428                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                541                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         532                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        561                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       532                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      561                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   532                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  561                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     275                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     161                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      59                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           34                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      15.588235                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     15.051228                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      4.200416                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7                 1      2.94%      2.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10                1      2.94%      5.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11                3      8.82%     14.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                2      5.88%     20.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                5     14.71%     35.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                2      5.88%     41.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15                5     14.71%     55.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                3      8.82%     64.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                3      8.82%     73.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18                2      5.88%     79.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19                2      5.88%     85.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                1      2.94%     88.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21                1      2.94%     91.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22                1      2.94%     94.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26                2      5.88%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            34                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.400000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.371053                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.034692                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               30     85.71%     85.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2      5.71%     91.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      5.71%     97.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      2.86%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   34048                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                35904                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1171120971.34798598                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1234960272.41770720                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      29061000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      26588.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        12864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        36096                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 442472397.069445848465                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 730849929.487840890884                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1241564338.045609235764                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          201                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          331                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          561                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8787000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     15813750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    733729750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     43716.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     47775.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1307896.17                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        12864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          34112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        12864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        12864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        35904                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        35904                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          201                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          332                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             533                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          561                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            561                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      442472397                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      730849929                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1173322327                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    442472397                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     442472397                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1234960272                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1234960272                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1234960272                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     442472397                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     730849929                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2408282599                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  533                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 564                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           73                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           76                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           56                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           82                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           72                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                14607000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2665000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           24600750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                27405.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           46155.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 323                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                449                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           79.61                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          330                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   217.600000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   148.149578                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   217.369877                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          131     39.70%     39.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           92     27.88%     67.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           45     13.64%     81.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           22      6.67%     87.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           15      4.55%     92.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           12      3.64%     96.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            4      1.21%     97.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      0.61%     97.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            7      2.12%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          330                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 34112                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              36096                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1173.322327                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1241.564338                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   18.87                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               9.70                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               70.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1092420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          588225                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1806420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1023120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     13042740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       180960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      20192445                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   694.542875                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       360500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     27672500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1228080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          664125                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1999200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1952280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     13158450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        83520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      21544215                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   741.038593                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       106250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     27926750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 514                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           561                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               149                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 20                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                20                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            512                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              2                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1778                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1778                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        70080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    70080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                534                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      534    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  534                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3610500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2861750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1244                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          710                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                537                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          822                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          223                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              226                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                20                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               20                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            224                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           310                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          670                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1004                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1674                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        38016                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   66560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             712                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     35968                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1268                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000789                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.028083                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1267     99.92%     99.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       1      0.08%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1268                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     29073000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            1040500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            334500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            502000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1115                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          559                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               1                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
