// Seed: 1305032189
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  output wire _id_2;
  output wire id_1;
  logic [1 : id_2] id_5;
endmodule
module module_2 #(
    parameter id_1 = 32'd35,
    parameter id_4 = 32'd82,
    parameter id_8 = 32'd8
) (
    output tri1 id_0,
    input supply0 _id_1,
    output wor id_2,
    input tri id_3,
    input tri1 _id_4,
    input wand id_5,
    output supply0 id_6,
    output tri id_7,
    output supply1 _id_8
);
  assign id_0 = id_3;
  module_0 modCall_1 ();
  integer [id_1  -  -1 : id_4] id_10 = id_10;
  wire id_11 = -1;
  logic [id_8 : -1] id_12 = id_5 + id_4;
  parameter id_13 = 1;
  tri id_14 = -1;
  assign id_7 = 1;
  localparam id_15 = 1;
  assign id_7 = -1;
  assign id_7 = -1'b0 && id_15;
endmodule
