
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.10000000000000000000;
2.10000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33  167725.5      1.24     410.7   30617.4                          
    0:00:33  167725.5      1.24     410.7   30617.4                          
    0:00:33  167770.2      1.24     410.7   30617.4                          
    0:00:33  167814.9      1.24     410.7   30617.4                          
    0:00:33  167859.6      1.24     410.7   30617.4                          
    0:00:33  167904.3      1.24     410.7   30617.4                          
    0:00:33  167941.2      1.24     410.7   30615.0                          
    0:00:34  168465.5      1.24     410.6   20590.4                          
    0:00:35  168974.6      1.24     410.6   10557.8                          
    0:00:50  167470.1      0.83     237.9    1506.9                          
    0:00:50  167453.1      0.83     237.9    1506.9                          
    0:00:50  167453.1      0.83     237.9    1506.9                          
    0:00:51  167450.5      0.83     237.8    1506.9                          
    0:00:51  167450.5      0.83     237.8    1506.9                          
    0:01:04  140020.0      0.65      94.8     236.8                          
    0:01:06  139954.0      0.65      94.8     205.5                          
    0:01:08  139964.1      0.65      94.8     195.6                          
    0:01:09  139972.1      0.65      94.7     185.7                          
    0:01:12  139982.2      0.65      94.5     175.8                          
    0:01:12  139995.0      0.65      94.1     166.0                          
    0:01:13  140005.1      0.64      93.7     156.1                          
    0:01:13  140009.9      0.64      93.4     146.2                          
    0:01:14  140015.7      0.63      92.3     136.3                          
    0:01:14  140020.5      0.63      87.6     126.5                          
    0:01:15  140024.0      0.61      84.2     118.2                          
    0:01:15  140043.9      0.61      83.5     102.8                          
    0:01:16  140056.2      0.61      83.3      86.4                          
    0:01:16  140070.3      0.60      83.1      72.6                          
    0:01:17  140081.4      0.60      82.0      58.9                          
    0:01:17  140087.6      0.58      80.5      45.9                          
    0:01:18  140095.3      0.57      78.5      33.1                          
    0:01:18  140104.1      0.53      76.1      23.1                          
    0:01:19  140110.7      0.50      74.4      16.5                          
    0:01:19  139940.2      0.50      74.4      16.5                          
    0:01:19  139940.2      0.50      74.4      16.5                          
    0:01:20  139938.1      0.47      72.6       0.0                          
    0:01:20  139938.1      0.47      72.6       0.0                          
    0:01:20  139938.1      0.47      72.6       0.0                          
    0:01:20  139938.1      0.47      72.6       0.0                          
    0:01:20  139981.2      0.45      71.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140015.7      0.44      70.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140063.1      0.44      70.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140102.7      0.43      69.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140104.9      0.43      69.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:21  140104.9      0.43      69.4       0.0                          
    0:01:21  140134.6      0.42      68.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140155.4      0.42      67.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140184.1      0.42      67.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140201.1      0.41      66.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140214.7      0.41      65.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140233.1      0.41      64.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140251.4      0.41      62.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140271.6      0.40      61.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140288.7      0.40      60.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140302.8      0.40      58.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140327.0      0.40      57.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140347.4      0.38      57.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140357.6      0.37      57.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140369.3      0.37      56.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140386.3      0.37      56.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140396.7      0.36      55.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140403.0      0.36      55.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140408.9      0.36      55.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140428.0      0.36      54.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140437.6      0.36      53.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140446.1      0.36      52.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140464.5      0.35      51.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140481.8      0.35      50.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140507.8      0.34      49.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140523.3      0.34      49.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140542.4      0.34      48.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140555.5      0.34      48.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140568.5      0.34      47.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140578.3      0.34      47.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140589.8      0.34      47.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140600.9      0.33      46.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140616.6      0.33      46.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140630.5      0.33      45.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140640.0      0.32      45.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140651.2      0.32      45.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140671.4      0.32      44.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140674.6      0.32      44.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140690.1      0.32      44.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140702.0      0.32      43.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140713.7      0.32      43.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140718.8      0.32      43.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140728.6      0.32      42.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  140733.7      0.32      42.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:25  140739.8      0.31      42.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:25  140750.2      0.31      41.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  140764.5      0.31      41.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140784.0      0.31      40.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140794.1      0.31      39.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140809.8      0.31      38.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140821.7      0.31      38.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:26  140836.4      0.30      38.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140859.2      0.29      37.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140880.0      0.29      36.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140894.1      0.28      35.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140906.8      0.28      34.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140916.2      0.28      34.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140923.9      0.28      34.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140939.6      0.28      33.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140952.3      0.27      33.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140967.8      0.27      32.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140978.1      0.27      32.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140992.0      0.27      32.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141001.3      0.27      31.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  141013.5      0.26      31.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:27  141022.0      0.26      31.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141029.7      0.26      30.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  141038.5      0.26      30.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  141044.9      0.26      30.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141059.3      0.26      30.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141069.9      0.25      30.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141088.5      0.25      29.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141106.3      0.25      29.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141115.1      0.25      29.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141128.4      0.25      28.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141140.4      0.25      28.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141146.8      0.25      28.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141153.2      0.24      28.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141167.8      0.24      28.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141177.9      0.24      27.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141191.7      0.24      27.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141194.9      0.24      27.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141206.4      0.24      27.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141214.9      0.24      26.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141225.2      0.24      26.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141232.4      0.24      26.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141240.1      0.23      26.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141254.8      0.23      25.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141261.7      0.23      25.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141269.1      0.23      24.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141272.6      0.23      24.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141291.5      0.23      23.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141293.1      0.23      23.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141302.1      0.22      23.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141306.4      0.22      23.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141314.1      0.22      23.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141331.9      0.22      23.3      13.1 path/path/path/genblk1.add_in_reg[39]/D
    0:01:30  141341.2      0.22      23.2      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141348.1      0.22      23.0      13.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141354.5      0.22      23.0      13.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141364.1      0.22      22.3      13.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141378.5      0.22      22.2      26.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141385.4      0.22      22.1      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141389.4      0.22      21.9      26.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141390.2      0.21      21.9      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141393.9      0.21      21.7      26.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141398.4      0.21      21.6      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141402.9      0.21      21.6      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141406.1      0.21      21.6      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141412.0      0.21      21.5      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141417.0      0.21      21.4      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141430.9      0.21      20.9      26.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141434.9      0.21      20.8      26.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141440.7      0.21      20.6      26.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141446.6      0.21      20.4      26.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141453.2      0.21      20.2      26.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141459.6      0.20      20.1      26.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141470.0      0.20      19.8      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141478.7      0.20      19.7      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141486.2      0.20      19.4      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141499.0      0.20      19.0      26.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141499.2      0.20      19.0      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141508.3      0.20      18.5      26.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141514.9      0.20      18.5      26.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141514.9      0.20      18.5      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141525.3      0.20      18.4      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141526.6      0.19      18.4      26.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141542.3      0.19      18.3      50.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  141546.8      0.19      18.2      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141557.5      0.19      18.2      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141569.2      0.19      17.8      50.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  141575.3      0.19      17.7      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141581.2      0.19      17.5      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141591.0      0.19      17.5      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141596.9      0.19      17.4      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141600.8      0.19      17.3      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141612.8      0.19      17.2      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141615.5      0.18      17.1      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141622.7      0.18      17.0      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141630.4      0.18      17.0      50.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141636.0      0.18      16.8      50.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141638.9      0.18      16.8      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141640.5      0.18      16.7      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141650.1      0.18      16.6      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141652.4      0.18      16.6      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141658.8      0.18      16.5      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141660.7      0.18      16.5      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141664.7      0.18      16.4      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141666.8      0.18      16.4      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141674.0      0.18      16.3      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141675.3      0.18      16.3      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141685.4      0.18      16.2      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141687.3      0.17      16.2      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141686.8      0.17      16.2      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141694.2      0.17      16.1      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141704.0      0.17      15.9      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141705.6      0.17      15.9      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141706.4      0.17      15.9      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141714.2      0.17      15.8      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:35  141716.0      0.17      15.7      50.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141720.3      0.17      15.6      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141725.6      0.17      15.6      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141731.7      0.17      15.4      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141732.8      0.17      15.4      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141739.2      0.17      15.2      50.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  141741.6      0.16      15.1      50.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  141745.3      0.16      15.2      50.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  141763.1      0.16      14.8      50.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  141765.2      0.16      14.7      50.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  141771.1      0.16      14.7      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141779.3      0.16      14.6      50.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141785.4      0.16      14.5      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141788.4      0.16      14.5      50.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  141794.0      0.16      14.3      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141799.8      0.16      14.2      50.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  141804.1      0.16      14.1      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141813.9      0.16      13.9      50.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  141826.9      0.16      13.7      50.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  141833.3      0.16      13.6      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141837.6      0.15      13.6      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141850.3      0.15      13.5      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141862.9      0.15      13.5      50.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  141867.1      0.15      13.3      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141876.7      0.15      13.2      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141880.9      0.15      13.2      50.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141883.3      0.15      13.1      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141887.6      0.15      13.1      50.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141890.8      0.15      13.1      50.4 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141892.4      0.15      13.0      50.4 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141898.2      0.15      12.9      50.4 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141903.8      0.15      12.8      50.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141907.0      0.15      12.8      50.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141916.3      0.14      12.7      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141923.0      0.14      12.7      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141921.1      0.14      12.7      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141930.7      0.14      12.7      50.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141933.3      0.14      12.6      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141934.9      0.14      12.6      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141941.1      0.14      12.6      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141945.6      0.14      12.6      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141949.0      0.14      12.5      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141952.2      0.14      12.5      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141953.6      0.14      12.4      50.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141957.0      0.14      12.4      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141963.7      0.14      12.3      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141970.0      0.14      12.1      50.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141976.4      0.14      12.1      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141983.3      0.14      12.0      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141986.3      0.14      11.9      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141990.5      0.14      11.9      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141991.3      0.14      11.9      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141994.8      0.14      11.9      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141995.9      0.14      11.8      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141998.8      0.14      11.8      50.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  142000.1      0.14      11.8      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:40  142006.0      0.13      11.7      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142006.0      0.13      11.7      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142008.6      0.13      11.6      50.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142014.7      0.13      11.6      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142020.3      0.13      11.6      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142020.3      0.13      11.6      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142021.1      0.13      11.5      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142022.2      0.13      11.5      50.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  142028.0      0.13      11.5      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142031.2      0.13      11.4      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142035.5      0.13      11.4      50.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  142042.7      0.13      11.4      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142047.7      0.13      11.4      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142052.2      0.13      11.2      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142057.3      0.13      11.2      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142062.1      0.13      11.1      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142067.4      0.13      11.1      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142071.4      0.13      11.1      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142074.6      0.13      11.0      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142079.9      0.13      11.0      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:42  142084.2      0.13      11.0      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142090.3      0.13      10.8      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142091.1      0.12      10.8      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142094.8      0.12      10.7      50.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142099.1      0.12      10.6      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142105.2      0.12      10.6      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142105.4      0.12      10.6      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142113.2      0.12      10.6      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142119.3      0.12      10.5      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142127.5      0.12      10.4      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142131.5      0.12      10.4      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142134.4      0.12      10.4      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142137.6      0.12      10.2      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142141.1      0.12      10.2      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:43  142142.2      0.12      10.2      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142146.4      0.12      10.0      50.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  142149.9      0.12      10.0      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142159.2      0.12       9.9      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142164.0      0.12       9.9      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142171.1      0.12       9.8      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142177.5      0.12       9.8      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142181.5      0.12       9.8      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142183.9      0.12       9.8      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142188.2      0.12       9.7      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142191.4      0.12       9.7      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142193.8      0.11       9.6      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142196.9      0.11       9.6      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:44  142204.7      0.11       9.6      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142209.4      0.11       9.6      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142214.2      0.11       9.5      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142218.8      0.11       9.5      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142224.6      0.11       9.4      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142230.5      0.11       9.4      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142233.4      0.11       9.4      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142238.4      0.11       9.4      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142240.6      0.11       9.3      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142246.7      0.11       9.2      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142252.0      0.11       9.2      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142255.7      0.11       9.1      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142261.6      0.11       9.1      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142262.4      0.11       9.0      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142266.1      0.11       9.0      50.4 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142268.8      0.11       8.9      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142274.6      0.11       8.7      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142279.9      0.11       8.7      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142284.5      0.11       8.6      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142288.2      0.11       8.6      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142292.2      0.11       8.6      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142297.2      0.10       8.6      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142303.1      0.10       8.5      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142308.4      0.10       8.5      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142312.7      0.10       8.5      50.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142320.6      0.10       8.4      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142324.1      0.10       8.3      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142330.5      0.10       8.2      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142335.3      0.10       8.1      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142339.3      0.10       8.1      50.4 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142344.6      0.10       8.0      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47  142346.2      0.10       8.0      50.4 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142347.0      0.10       8.0      50.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142352.8      0.10       7.9      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47  142356.8      0.10       7.9      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142360.5      0.10       7.9      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142367.2      0.10       7.8      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142374.4      0.10       7.8      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142377.0      0.10       7.8      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142380.8      0.10       7.8      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142382.6      0.10       7.8      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142386.3      0.10       7.7      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142391.9      0.10       7.7      50.4 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142394.9      0.10       7.7      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142395.6      0.10       7.6      50.4 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142399.6      0.09       7.5      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142403.6      0.09       7.5      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142407.6      0.09       7.4      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142411.3      0.09       7.3      50.4 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142412.7      0.09       7.3      50.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  142418.0      0.09       7.3      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142422.2      0.09       7.3      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142424.1      0.09       7.2      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142425.2      0.09       7.2      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142429.2      0.09       7.2      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142433.4      0.09       7.2      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142439.8      0.09       7.1      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142446.2      0.09       7.0      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142448.1      0.09       7.0      50.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142453.4      0.09       6.9      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142459.0      0.09       6.9      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142460.3      0.09       6.9      50.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142461.4      0.09       6.8      50.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142466.7      0.09       6.8      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142469.3      0.09       6.7      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142471.7      0.09       6.7      50.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  142476.5      0.09       6.6      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142481.8      0.09       6.6      50.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142487.7      0.09       6.5      50.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142492.2      0.09       6.6      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142494.9      0.09       6.5      50.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  142499.4      0.08       6.4      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142502.6      0.08       6.4      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142507.9      0.08       6.4      50.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  142511.4      0.08       6.3      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142514.3      0.08       6.3      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142519.9      0.08       6.2      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142524.4      0.08       6.2      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142527.6      0.08       6.2      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142534.8      0.08       6.2      50.4 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142538.8      0.08       6.1      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142541.9      0.08       6.1      50.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  142547.0      0.08       6.0      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142553.4      0.08       6.0      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142557.4      0.08       5.9      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142566.7      0.08       5.8      74.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142568.0      0.08       5.8      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142569.9      0.08       5.8      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142572.8      0.08       5.7      74.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  142575.7      0.08       5.8      74.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142579.7      0.08       5.7      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142583.2      0.08       5.7      74.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142585.3      0.08       5.7      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142594.6      0.08       5.6      74.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142596.5      0.08       5.5      74.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142598.9      0.07       5.5      74.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142603.9      0.07       5.5      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142606.9      0.07       5.3      74.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142609.8      0.07       5.3      74.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142611.1      0.07       5.3      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142615.6      0.07       5.3      74.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142617.0      0.07       5.2      74.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142624.1      0.07       5.2      74.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142628.9      0.07       5.1      74.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142632.9      0.07       5.1      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142639.0      0.07       5.1      74.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142642.8      0.07       5.0      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142650.5      0.07       5.0      74.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142653.4      0.07       4.9      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142656.9      0.07       4.9      74.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142663.0      0.07       4.9      74.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142667.0      0.07       4.9      74.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:53  142669.6      0.07       4.9      74.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142672.8      0.07       4.8      74.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142674.9      0.07       4.8      74.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142676.0      0.07       4.7      74.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142680.8      0.06       4.8      74.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142684.5      0.06       4.7      74.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142688.5      0.06       4.6      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142699.7      0.06       4.6      98.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142702.3      0.06       4.5      98.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142706.6      0.06       4.5      98.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142719.9      0.06       4.5     122.3 path/path/path/genblk1.add_in_reg[39]/D
    0:01:54  142723.6      0.06       4.4     122.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142726.0      0.06       4.4     122.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142727.1      0.06       4.4     122.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142732.4      0.06       4.4     122.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142735.9      0.06       4.3     122.3 path/path/path/genblk1.add_in_reg[39]/D
    0:01:54  142740.7      0.06       4.3     122.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142745.2      0.06       4.3     122.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142749.7      0.06       4.2     122.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142754.0      0.06       4.2     122.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142755.3      0.06       4.2     122.3 path/path/path/genblk1.add_in_reg[39]/D
    0:01:54  142755.5      0.06       4.2     122.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142758.5      0.06       4.2     122.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142765.4      0.06       4.2     122.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142770.2      0.06       4.1     122.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142771.0      0.06       4.1     122.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142775.5      0.06       4.1     122.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142779.2      0.06       4.1     122.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142783.7      0.06       4.0     122.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142787.5      0.06       4.0     122.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142789.6      0.06       4.0     122.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142796.2      0.06       3.9     122.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142797.6      0.06       3.9     122.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142797.8      0.06       3.9     122.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142802.6      0.06       3.9     122.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142804.8      0.05       3.9     122.3 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142806.6      0.05       3.9     122.3 path/path/path/genblk1.add_in_reg[39]/D
    0:01:56  142808.5      0.05       3.9     122.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142814.9      0.05       3.8     122.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142821.0      0.05       3.7     122.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142823.1      0.05       3.7     122.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142824.2      0.05       3.7     122.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142828.4      0.05       3.7     122.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142832.2      0.05       3.6     122.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142833.2      0.05       3.6     122.3 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142836.4      0.05       3.6     122.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142836.1      0.05       3.6     122.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142837.7      0.05       3.5     122.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142838.8      0.05       3.5     122.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142843.6      0.05       3.5     122.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142846.0      0.05       3.5     122.3 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142847.8      0.05       3.5     122.3 path/path/path/genblk1.add_in_reg[39]/D
    0:01:57  142852.4      0.05       3.5     122.3 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142855.3      0.05       3.5     122.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142857.4      0.05       3.4     122.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142860.9      0.05       3.4     122.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142864.6      0.05       3.4     122.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142869.7      0.05       3.4     122.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142873.1      0.05       3.4     122.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142873.1      0.05       3.4     122.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142875.0      0.05       3.3     122.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142878.4      0.05       3.3     122.3 path/path/path/genblk1.add_in_reg[39]/D
    0:01:57  142881.6      0.05       3.3     122.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142882.7      0.05       3.3     122.3 path/path/path/genblk1.add_in_reg[39]/D
    0:01:58  142882.7      0.05       3.3     122.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142883.8      0.05       3.3     122.3 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142884.3      0.05       3.3     122.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142885.4      0.05       3.2     122.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142888.3      0.05       3.2     122.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142890.4      0.05       3.2     122.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142894.1      0.05       3.2     122.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142892.8      0.05       3.2     122.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142903.2      0.05       3.2     146.6 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142906.6      0.05       3.2     146.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142910.9      0.05       3.1     146.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142911.7      0.05       3.1     146.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142913.8      0.05       3.0     146.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142919.1      0.05       3.0     146.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142921.0      0.05       3.0     146.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142921.3      0.05       3.0     146.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142925.3      0.05       3.0     146.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142925.3      0.05       3.0     146.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142928.7      0.05       3.0     146.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142928.7      0.05       3.0     146.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142928.7      0.05       3.0     146.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142929.5      0.05       3.0     146.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142931.4      0.05       3.0     146.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:59  142931.4      0.05       3.0     146.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142932.4      0.05       2.9     146.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142932.4      0.05       2.9     146.6                          
    0:02:01  142877.1      0.05       2.9     146.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:01  142877.1      0.05       2.9     146.6                          
    0:02:01  142835.6      0.05       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142837.7      0.05       2.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142841.7      0.04       2.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142846.5      0.04       2.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142851.6      0.04       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142856.6      0.04       2.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142859.3      0.04       2.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:02  142868.9      0.04       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142868.9      0.04       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142872.6      0.04       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:02  142884.0      0.04       2.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142892.5      0.04       2.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142905.6      0.04       2.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142912.2      0.04       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142920.5      0.04       2.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142922.6      0.04       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142928.4      0.04       2.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:02  142937.5      0.04       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142946.5      0.04       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142949.5      0.04       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142953.5      0.04       2.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  142962.0      0.04       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142974.2      0.04       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142978.2      0.04       2.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  142981.4      0.04       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142980.3      0.04       2.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142981.1      0.04       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142987.8      0.04       2.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  142995.5      0.04       2.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  142995.7      0.04       2.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  142996.0      0.04       2.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142997.1      0.04       2.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:04  142997.1      0.04       2.4       0.0                          
    0:02:04  142997.1      0.04       2.4       0.0                          
    0:02:07  142715.1      0.14       2.7       0.0                          
    0:02:09  142640.4      0.14       2.8       0.0                          
    0:02:09  142602.3      0.14       2.8       0.0                          
    0:02:10  142572.0      0.14       2.8       0.0                          
    0:02:11  142543.8      0.14       2.8       0.0                          
    0:02:11  142520.4      0.14       2.8       0.0                          
    0:02:12  142498.6      0.14       2.8       0.0                          
    0:02:12  142476.8      0.14       2.8       0.0                          
    0:02:13  142465.6      0.14       2.8       0.0                          
    0:02:13  142447.0      0.14       2.8       0.0                          
    0:02:14  142436.3      0.14       2.8       0.0                          
    0:02:14  142425.7      0.14       2.8       0.0                          
    0:02:14  142415.1      0.14       2.8       0.0                          
    0:02:15  142404.4      0.14       2.8       0.0                          
    0:02:15  142393.8      0.14       2.8       0.0                          
    0:02:16  142383.1      0.14       2.8       0.0                          
    0:02:16  142383.1      0.14       2.8       0.0                          
    0:02:16  142385.0      0.05       2.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142387.7      0.04       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142411.1      0.04       2.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  142446.2      0.04       2.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142462.4      0.04       2.2       0.0                          
    0:02:18  142338.5      0.05       2.4       0.0                          
    0:02:18  142326.2      0.05       2.4       0.0                          
    0:02:18  142326.2      0.05       2.4       0.0                          
    0:02:18  142326.2      0.05       2.4       0.0                          
    0:02:18  142326.2      0.05       2.4       0.0                          
    0:02:18  142326.2      0.05       2.4       0.0                          
    0:02:18  142326.2      0.05       2.4       0.0                          
    0:02:18  142328.4      0.04       2.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:19  142331.3      0.04       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:19  142344.6      0.04       2.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:19  142346.4      0.04       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:19  142347.5      0.04       2.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:19  142348.0      0.04       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:19  142349.9      0.04       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:19  142351.2      0.04       2.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:19  142358.9      0.04       2.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  142360.0      0.04       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:20  142360.0      0.04       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:20  142366.7      0.04       2.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  142366.7      0.04       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:20  142370.1      0.04       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:20  142371.2      0.04       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:20  142375.7      0.04       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:20  142376.0      0.04       2.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:20  142380.0      0.04       2.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:20  142385.0      0.04       1.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  142386.3      0.04       1.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:21  142389.5      0.04       1.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:21  142389.5      0.04       1.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:21  142390.9      0.04       1.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:21  142393.3      0.04       1.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:21  142395.4      0.04       1.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:21  142397.8      0.04       1.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:21  142404.4      0.04       1.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  142410.8      0.04       1.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:21  142411.9      0.04       1.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:21  142411.9      0.04       1.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:22  142412.7      0.04       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:22  142419.6      0.03       1.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:22  142419.3      0.03       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:22  142420.4      0.03       1.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  142424.1      0.03       1.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  142429.2      0.03       1.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  142434.8      0.03       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:22  142437.4      0.03       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:22  142440.1      0.03       1.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:22  142442.7      0.03       1.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:22  142444.1      0.03       1.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:23  142449.9      0.03       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:23  142452.8      0.03       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:23  142452.8      0.03       1.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:23  142453.4      0.03       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:23  142457.4      0.03       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:23  142457.9      0.03       1.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:23  142464.5      0.03       1.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  142473.3      0.03       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:23  142477.6      0.03       1.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  142477.0      0.03       1.5       0.0                          
    0:02:24  142474.4      0.03       1.5       0.0                          
    0:02:24  142442.2      0.03       1.5       0.0                          
    0:02:24  142393.3      0.03       1.5       0.0                          
    0:02:24  142356.0      0.03       1.5       0.0                          
    0:02:24  142325.4      0.03       1.5       0.0                          
    0:02:25  142278.1      0.03       1.5       0.0                          
    0:02:25  142243.0      0.03       1.5       0.0                          
    0:02:25  142200.9      0.03       1.5       0.0                          
    0:02:25  142156.8      0.03       1.6       0.0                          
    0:02:25  142122.7      0.03       1.6       0.0                          
    0:02:26  142066.9      0.03       1.6       0.0                          
    0:02:26  142033.4      0.03       1.6       0.0                          
    0:02:28  141954.1      0.03       1.6       0.0                          
    0:02:28  141806.5      0.03       1.6       0.0                          
    0:02:28  141679.6      0.03       1.6       0.0                          
    0:02:29  141557.5      0.03       1.6       0.0                          
    0:02:29  141435.4      0.03       1.6       0.0                          
    0:02:30  141317.3      0.03       1.6       0.0                          
    0:02:30  141199.2      0.03       1.6       0.0                          
    0:02:30  141141.2      0.03       1.6       0.0                          
    0:02:31  141122.3      0.03       1.6       0.0                          
    0:02:31  141067.2      0.03       1.6       0.0                          
    0:02:32  141012.2      0.03       1.6       0.0                          
    0:02:33  140993.8      0.03       1.6       0.0                          
    0:02:33  140990.6      0.03       1.6       0.0                          
    0:02:33  140987.7      0.03       1.6       0.0                          
    0:02:33  140985.6      0.03       1.6       0.0                          
    0:02:34  140984.8      0.03       1.6       0.0                          
    0:02:34  140982.4      0.03       1.6       0.0                          
    0:02:34  140980.8      0.03       1.6       0.0                          
    0:02:36  140977.9      0.03       1.6       0.0                          
    0:02:36  140952.6      0.04       1.8       0.0                          
    0:02:37  140951.8      0.04       1.8       0.0                          
    0:02:37  140951.8      0.04       1.8       0.0                          
    0:02:37  140951.8      0.04       1.8       0.0                          
    0:02:37  140951.8      0.04       1.8       0.0                          
    0:02:37  140951.8      0.04       1.8       0.0                          
    0:02:37  140951.8      0.04       1.8       0.0                          
    0:02:37  140952.9      0.04       1.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:37  140960.6      0.04       1.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:37  140963.5      0.04       1.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:37  140968.6      0.04       1.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:37  140973.1      0.03       1.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:37  140975.7      0.03       1.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:38  140977.6      0.03       1.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:38  140979.2      0.03       1.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:38  140980.3      0.03       1.6       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:02:38  140982.1      0.03       1.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:38  140990.9      0.03       1.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:38  140996.0      0.03       1.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:38  140998.4      0.03       1.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141003.4      0.03       1.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  141006.6      0.03       1.6       0.0                          
    0:02:39  141006.6      0.03       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141010.9      0.03       1.6       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:02:39  141014.3      0.03       1.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141018.6      0.03       1.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141024.2      0.03       1.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141026.8      0.03       1.4       0.0 path/genblk1[12].path/path/add_out_reg[39]/D
    0:02:39  141027.9      0.03       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141034.0      0.03       1.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141034.0      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141035.1      0.03       1.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141037.5      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141040.9      0.03       1.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  141042.8      0.03       1.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  141048.1      0.03       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141047.6      0.03       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141048.9      0.03       1.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141050.5      0.03       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141053.9      0.03       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141056.9      0.03       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141060.1      0.03       1.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  141063.8      0.03       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141066.4      0.03       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141067.2      0.03       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141070.2      0.03       1.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141071.0      0.03       1.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141071.0      0.03       1.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141071.0      0.03       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141075.2      0.03       1.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  141077.1      0.03       1.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:41  141082.4      0.03       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141084.8      0.03       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141085.3      0.03       1.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141086.7      0.03       1.3       0.0 path/genblk1[12].path/path/add_out_reg[39]/D
    0:02:41  141087.5      0.03       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141091.5      0.03       1.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141092.2      0.03       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141095.2      0.03       1.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  141095.7      0.03       1.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141100.0      0.03       1.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141099.7      0.03       1.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141104.0      0.03       1.3       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:02:42  141104.8      0.03       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141107.7      0.02       1.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141109.0      0.02       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141110.9      0.02       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141113.5      0.02       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141116.5      0.02       1.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  141118.6      0.02       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141119.4      0.02       1.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141123.1      0.02       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141126.6      0.02       1.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141128.7      0.02       1.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:43  141130.3      0.02       1.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  141132.7      0.02       1.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  141134.0      0.02       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141138.8      0.02       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141143.9      0.02       1.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141144.7      0.02       1.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  141147.6      0.02       1.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141147.0      0.02       1.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141151.6      0.02       1.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:44  141154.5      0.02       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:44  141158.2      0.02       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:44  141160.6      0.02       1.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  141161.7      0.02       1.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:44  141162.5      0.02       1.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:45  141165.7      0.02       1.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:01:14 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              70210.966298
Buf/Inv area:                     3970.847999
Noncombinational area:           70954.699566
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                141165.665864
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:01:20 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  36.5126 mW   (88%)
  Net Switching Power  =   5.2109 mW   (12%)
                         ---------
Total Dynamic Power    =  41.7235 mW  (100%)

Cell Leakage Power     =   2.9078 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.3864e+04          642.5634        1.1878e+06        3.5693e+04  (  79.97%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.6493e+03        4.5684e+03        1.7200e+06        8.9377e+03  (  20.03%)
--------------------------------------------------------------------------------------------------
Total          3.6513e+04 uW     5.2109e+03 uW     2.9078e+06 nW     4.4631e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:01:21 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[6].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri[11]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out[11] (memory_b20_SIZE16_LOGSIZE4_20)
                                                          0.00       0.22 f
  path/genblk1[6].path/Mat_a_Mem/data_out[11] (seqMemory_b20_SIZE16_20)
                                                          0.00       0.22 f
  path/genblk1[6].path/path/in0[11] (mac_b20_g1_10)       0.00       0.22 f
  path/genblk1[6].path/path/mult_21/a[11] (mac_b20_g1_10_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[6].path/path/mult_21/U1242/Z (XOR2_X1)     0.09       0.31 f
  path/genblk1[6].path/path/mult_21/U1241/ZN (NAND2_X1)
                                                          0.03       0.34 r
  path/genblk1[6].path/path/mult_21/U1062/Z (CLKBUF_X3)
                                                          0.06       0.40 r
  path/genblk1[6].path/path/mult_21/U1511/ZN (OAI22_X1)
                                                          0.04       0.44 f
  path/genblk1[6].path/path/mult_21/U458/CO (FA_X1)       0.10       0.54 f
  path/genblk1[6].path/path/mult_21/U451/CO (FA_X1)       0.09       0.64 f
  path/genblk1[6].path/path/mult_21/U444/S (FA_X1)        0.13       0.77 r
  path/genblk1[6].path/path/mult_21/U443/S (FA_X1)        0.12       0.89 f
  path/genblk1[6].path/path/mult_21/U1167/ZN (NOR2_X1)
                                                          0.04       0.93 r
  path/genblk1[6].path/path/mult_21/U1284/ZN (OAI21_X1)
                                                          0.03       0.96 f
  path/genblk1[6].path/path/mult_21/U1289/ZN (AOI21_X1)
                                                          0.04       1.00 r
  path/genblk1[6].path/path/mult_21/U1287/ZN (OAI21_X1)
                                                          0.04       1.04 f
  path/genblk1[6].path/path/mult_21/U1245/ZN (AOI21_X1)
                                                          0.05       1.09 r
  path/genblk1[6].path/path/mult_21/U1252/ZN (OAI21_X1)
                                                          0.03       1.12 f
  path/genblk1[6].path/path/mult_21/U1263/ZN (AOI21_X1)
                                                          0.04       1.16 r
  path/genblk1[6].path/path/mult_21/U1836/ZN (OAI21_X1)
                                                          0.03       1.19 f
  path/genblk1[6].path/path/mult_21/U1250/ZN (AOI21_X1)
                                                          0.04       1.23 r
  path/genblk1[6].path/path/mult_21/U1835/ZN (OAI21_X1)
                                                          0.03       1.27 f
  path/genblk1[6].path/path/mult_21/U1248/ZN (AOI21_X1)
                                                          0.04       1.31 r
  path/genblk1[6].path/path/mult_21/U1785/ZN (OAI21_X1)
                                                          0.03       1.34 f
  path/genblk1[6].path/path/mult_21/U1232/ZN (AOI21_X1)
                                                          0.04       1.38 r
  path/genblk1[6].path/path/mult_21/U1119/ZN (OAI21_X1)
                                                          0.03       1.42 f
  path/genblk1[6].path/path/mult_21/U1811/ZN (AOI21_X1)
                                                          0.04       1.46 r
  path/genblk1[6].path/path/mult_21/U1887/ZN (OAI21_X1)
                                                          0.03       1.49 f
  path/genblk1[6].path/path/mult_21/U1886/ZN (AOI21_X1)
                                                          0.04       1.53 r
  path/genblk1[6].path/path/mult_21/U1885/ZN (INV_X1)     0.03       1.56 f
  path/genblk1[6].path/path/mult_21/U1122/ZN (NAND2_X1)
                                                          0.04       1.60 r
  path/genblk1[6].path/path/mult_21/U1124/ZN (NAND3_X1)
                                                          0.04       1.64 f
  path/genblk1[6].path/path/mult_21/U1035/ZN (NAND2_X1)
                                                          0.03       1.67 r
  path/genblk1[6].path/path/mult_21/U1037/ZN (NAND3_X1)
                                                          0.04       1.71 f
  path/genblk1[6].path/path/mult_21/U1140/ZN (NAND2_X1)
                                                          0.04       1.74 r
  path/genblk1[6].path/path/mult_21/U1143/ZN (NAND3_X1)
                                                          0.04       1.78 f
  path/genblk1[6].path/path/mult_21/U1182/ZN (NAND2_X1)
                                                          0.04       1.82 r
  path/genblk1[6].path/path/mult_21/U1183/ZN (NAND3_X1)
                                                          0.04       1.86 f
  path/genblk1[6].path/path/mult_21/U1187/ZN (NAND2_X1)
                                                          0.04       1.89 r
  path/genblk1[6].path/path/mult_21/U1189/ZN (NAND3_X1)
                                                          0.04       1.93 f
  path/genblk1[6].path/path/mult_21/U1131/ZN (NAND2_X1)
                                                          0.03       1.96 r
  path/genblk1[6].path/path/mult_21/U1113/ZN (NAND3_X1)
                                                          0.04       2.00 f
  path/genblk1[6].path/path/mult_21/U1134/ZN (NAND2_X1)
                                                          0.03       2.03 r
  path/genblk1[6].path/path/mult_21/U1112/ZN (AND3_X1)
                                                          0.05       2.08 r
  path/genblk1[6].path/path/mult_21/product[39] (mac_b20_g1_10_DW_mult_tc_1)
                                                          0.00       2.08 r
  path/genblk1[6].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.10       2.10
  clock network delay (ideal)                             0.00       2.10
  path/genblk1[6].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       2.10 r
  library setup time                                     -0.03       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
