<stg><name>dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8></name>


<trans_list>

<trans id="732" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:0  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ false, %ReuseLoop ], [ true, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:1  %data_0_V_read68_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_0_V_read68_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_0_V_read68_rewind"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:2  %data_1_V_read69_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_1_V_read69_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_1_V_read69_rewind"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:3  %data_2_V_read70_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_2_V_read70_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_2_V_read70_rewind"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:4  %data_3_V_read71_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_3_V_read71_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_3_V_read71_rewind"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:5  %data_4_V_read72_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_4_V_read72_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_4_V_read72_rewind"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:6  %data_5_V_read73_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_5_V_read73_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_5_V_read73_rewind"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:7  %data_6_V_read74_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_6_V_read74_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_6_V_read74_rewind"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:8  %data_7_V_read75_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_7_V_read75_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_7_V_read75_rewind"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:9  %data_8_V_read76_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_8_V_read76_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_8_V_read76_rewind"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:10  %data_9_V_read77_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_9_V_read77_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_9_V_read77_rewind"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:11  %data_10_V_read78_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_10_V_read78_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_10_V_read78_rewind"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:12  %data_11_V_read79_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_11_V_read79_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_11_V_read79_rewind"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:13  %data_12_V_read80_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_12_V_read80_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_12_V_read80_rewind"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:14  %data_13_V_read81_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_13_V_read81_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_13_V_read81_rewind"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:15  %data_14_V_read82_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_14_V_read82_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_14_V_read82_rewind"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:16  %data_15_V_read83_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_15_V_read83_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_15_V_read83_rewind"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:17  %data_16_V_read84_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_16_V_read84_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_16_V_read84_rewind"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:18  %data_17_V_read85_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_17_V_read85_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_17_V_read85_rewind"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:19  %data_18_V_read86_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_18_V_read86_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_18_V_read86_rewind"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:20  %data_19_V_read87_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_19_V_read87_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_19_V_read87_rewind"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:21  %data_20_V_read88_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_20_V_read88_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_20_V_read88_rewind"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:22  %data_21_V_read89_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_21_V_read89_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_21_V_read89_rewind"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:23  %data_22_V_read90_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_22_V_read90_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_22_V_read90_rewind"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:24  %data_23_V_read91_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_23_V_read91_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_23_V_read91_rewind"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:25  %data_24_V_read92_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_24_V_read92_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_24_V_read92_rewind"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:26  %data_25_V_read93_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_25_V_read93_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_25_V_read93_rewind"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:27  %data_26_V_read94_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_26_V_read94_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_26_V_read94_rewind"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:28  %data_27_V_read95_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_27_V_read95_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_27_V_read95_rewind"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:29  %data_28_V_read96_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_28_V_read96_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_28_V_read96_rewind"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:30  %data_29_V_read97_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_29_V_read97_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_29_V_read97_rewind"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:31  %data_30_V_read98_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_30_V_read98_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_30_V_read98_rewind"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:32  %data_31_V_read99_rewind = phi i5 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_31_V_read99_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_31_V_read99_rewind"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:33  %w_index67 = phi i4 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %w_index, %ReuseLoop ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="w_index67"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:66  br i1 %do_init, label %rewind_init, label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:0  %data_31_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_31_V_read)

]]></Node>
<StgValue><ssdm name="data_31_V_read_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:1  %data_30_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_30_V_read)

]]></Node>
<StgValue><ssdm name="data_30_V_read_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:2  %data_29_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_29_V_read)

]]></Node>
<StgValue><ssdm name="data_29_V_read_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:3  %data_28_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_28_V_read)

]]></Node>
<StgValue><ssdm name="data_28_V_read_4"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:4  %data_27_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_27_V_read)

]]></Node>
<StgValue><ssdm name="data_27_V_read_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:5  %data_26_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_26_V_read)

]]></Node>
<StgValue><ssdm name="data_26_V_read_4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:6  %data_25_V_read93 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_25_V_read)

]]></Node>
<StgValue><ssdm name="data_25_V_read93"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:7  %data_24_V_read92 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_24_V_read)

]]></Node>
<StgValue><ssdm name="data_24_V_read92"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:8  %data_23_V_read91 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_23_V_read)

]]></Node>
<StgValue><ssdm name="data_23_V_read91"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:9  %data_22_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_22_V_read)

]]></Node>
<StgValue><ssdm name="data_22_V_read_4"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:10  %data_21_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_21_V_read)

]]></Node>
<StgValue><ssdm name="data_21_V_read_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:11  %data_20_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_20_V_read)

]]></Node>
<StgValue><ssdm name="data_20_V_read_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:12  %data_19_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_19_V_read)

]]></Node>
<StgValue><ssdm name="data_19_V_read_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:13  %data_18_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_18_V_read)

]]></Node>
<StgValue><ssdm name="data_18_V_read_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:14  %data_17_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_17_V_read)

]]></Node>
<StgValue><ssdm name="data_17_V_read_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:15  %data_16_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_16_V_read)

]]></Node>
<StgValue><ssdm name="data_16_V_read_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:16  %data_15_V_read83 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read83"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:17  %data_14_V_read82 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read82"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:18  %data_13_V_read81 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read81"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:19  %data_12_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_4"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:20  %data_11_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:21  %data_10_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:22  %data_9_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:23  %data_8_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:24  %data_7_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:25  %data_6_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:26  %data_5_V_read73 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read73"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:27  %data_4_V_read72 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read72"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:28  %data_3_V_read71 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read71"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:29  %data_2_V_read_5 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_5"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:30  %data_1_V_read_5 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:31  %data_0_V_read_5 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:32  br label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:0  %data_0_V_read68_phi = phi i5 [ %data_0_V_read_5, %rewind_init ], [ %data_0_V_read68_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_0_V_read68_phi"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:1  %data_1_V_read69_phi = phi i5 [ %data_1_V_read_5, %rewind_init ], [ %data_1_V_read69_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_1_V_read69_phi"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:2  %data_2_V_read70_phi = phi i5 [ %data_2_V_read_5, %rewind_init ], [ %data_2_V_read70_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_2_V_read70_phi"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:3  %data_3_V_read71_phi = phi i5 [ %data_3_V_read71, %rewind_init ], [ %data_3_V_read71_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_3_V_read71_phi"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:4  %data_4_V_read72_phi = phi i5 [ %data_4_V_read72, %rewind_init ], [ %data_4_V_read72_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_4_V_read72_phi"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:5  %data_5_V_read73_phi = phi i5 [ %data_5_V_read73, %rewind_init ], [ %data_5_V_read73_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_5_V_read73_phi"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:6  %data_6_V_read74_phi = phi i5 [ %data_6_V_read_4, %rewind_init ], [ %data_6_V_read74_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_6_V_read74_phi"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:7  %data_7_V_read75_phi = phi i5 [ %data_7_V_read_4, %rewind_init ], [ %data_7_V_read75_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_7_V_read75_phi"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:8  %data_8_V_read76_phi = phi i5 [ %data_8_V_read_4, %rewind_init ], [ %data_8_V_read76_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_8_V_read76_phi"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:9  %data_9_V_read77_phi = phi i5 [ %data_9_V_read_4, %rewind_init ], [ %data_9_V_read77_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_9_V_read77_phi"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:10  %data_10_V_read78_phi = phi i5 [ %data_10_V_read_2, %rewind_init ], [ %data_10_V_read78_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_10_V_read78_phi"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:11  %data_11_V_read79_phi = phi i5 [ %data_11_V_read_3, %rewind_init ], [ %data_11_V_read79_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_11_V_read79_phi"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:12  %data_12_V_read80_phi = phi i5 [ %data_12_V_read_4, %rewind_init ], [ %data_12_V_read80_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_12_V_read80_phi"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:13  %data_13_V_read81_phi = phi i5 [ %data_13_V_read81, %rewind_init ], [ %data_13_V_read81_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_13_V_read81_phi"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:14  %data_14_V_read82_phi = phi i5 [ %data_14_V_read82, %rewind_init ], [ %data_14_V_read82_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_14_V_read82_phi"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:15  %data_15_V_read83_phi = phi i5 [ %data_15_V_read83, %rewind_init ], [ %data_15_V_read83_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_15_V_read83_phi"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:16  %data_16_V_read84_phi = phi i5 [ %data_16_V_read_4, %rewind_init ], [ %data_16_V_read84_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_16_V_read84_phi"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:17  %data_17_V_read85_phi = phi i5 [ %data_17_V_read_4, %rewind_init ], [ %data_17_V_read85_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_17_V_read85_phi"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:18  %data_18_V_read86_phi = phi i5 [ %data_18_V_read_4, %rewind_init ], [ %data_18_V_read86_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_18_V_read86_phi"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:19  %data_19_V_read87_phi = phi i5 [ %data_19_V_read_4, %rewind_init ], [ %data_19_V_read87_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_19_V_read87_phi"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:20  %data_20_V_read88_phi = phi i5 [ %data_20_V_read_2, %rewind_init ], [ %data_20_V_read88_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_20_V_read88_phi"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:21  %data_21_V_read89_phi = phi i5 [ %data_21_V_read_3, %rewind_init ], [ %data_21_V_read89_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_21_V_read89_phi"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:22  %data_22_V_read90_phi = phi i5 [ %data_22_V_read_4, %rewind_init ], [ %data_22_V_read90_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_22_V_read90_phi"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:23  %data_23_V_read91_phi = phi i5 [ %data_23_V_read91, %rewind_init ], [ %data_23_V_read91_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_23_V_read91_phi"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:24  %data_24_V_read92_phi = phi i5 [ %data_24_V_read92, %rewind_init ], [ %data_24_V_read92_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_24_V_read92_phi"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:25  %data_25_V_read93_phi = phi i5 [ %data_25_V_read93, %rewind_init ], [ %data_25_V_read93_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_25_V_read93_phi"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:26  %data_26_V_read94_phi = phi i5 [ %data_26_V_read_4, %rewind_init ], [ %data_26_V_read94_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_26_V_read94_phi"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:27  %data_27_V_read95_phi = phi i5 [ %data_27_V_read_4, %rewind_init ], [ %data_27_V_read95_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_27_V_read95_phi"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:28  %data_28_V_read96_phi = phi i5 [ %data_28_V_read_4, %rewind_init ], [ %data_28_V_read96_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_28_V_read96_phi"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:29  %data_29_V_read97_phi = phi i5 [ %data_29_V_read_4, %rewind_init ], [ %data_29_V_read97_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_29_V_read97_phi"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:30  %data_30_V_read98_phi = phi i5 [ %data_30_V_read_2, %rewind_init ], [ %data_30_V_read98_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_30_V_read98_phi"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:31  %data_31_V_read99_phi = phi i5 [ %data_31_V_read_3, %rewind_init ], [ %data_31_V_read99_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_31_V_read99_phi"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="4">
<![CDATA[
ReuseLoop:37  %zext_ln76 = zext i4 %w_index67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="384" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop:38  %w8_V_addr = getelementptr [16 x i384]* @w8_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="w8_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="384" op_0_bw="4">
<![CDATA[
ReuseLoop:39  %w8_V_load = load i384* %w8_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w8_V_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop:521  %w_index = add i4 1, %w_index67

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop:522  %icmp_ln64 = icmp eq i4 %w_index67, -1

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop:524  br i1 %icmp_ln64, label %.preheader.i.0, label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.0:33  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="4">
<![CDATA[
ReuseLoop:32  %zext_ln64 = zext i4 %w_index67 to i5

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:36  %phi_ln = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="384" op_0_bw="4">
<![CDATA[
ReuseLoop:39  %w8_V_load = load i384* %w8_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w8_V_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="384">
<![CDATA[
ReuseLoop:40  %trunc_ln76 = trunc i384 %w8_V_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:41  %zext_ln1118 = zext i5 %phi_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:42  %sext_ln1118 = sext i6 %trunc_ln76 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:43  %mul_ln1118 = mul i11 %sext_ln1118, %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
ReuseLoop:45  %xor_ln = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %w_index67)

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:46  %phi_ln76_1 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:47  %tmp_6 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:55  %phi_ln76_2 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_2"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:56  %tmp_7 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:57  %zext_ln1118_2 = zext i5 %phi_ln76_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:58  %sext_ln1118_8 = sext i6 %tmp_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:59  %mul_ln1118_6 = mul i11 %sext_ln1118_8, %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:61  %phi_ln76_3 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_3"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:62  %tmp_8 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 18, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:70  %phi_ln76_4 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_4"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:71  %tmp_9 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 24, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:72  %zext_ln1118_4 = zext i5 %phi_ln76_4 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:73  %sext_ln1118_12 = sext i6 %tmp_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:74  %mul_ln1118_8 = mul i11 %sext_ln1118_12, %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:76  %phi_ln76_5 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_5"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:77  %tmp_s = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 30, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:85  %phi_ln76_6 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_6"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:86  %tmp_1 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 36, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:87  %zext_ln1118_6 = zext i5 %phi_ln76_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_6"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:88  %sext_ln1118_16 = sext i6 %tmp_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:89  %mul_ln1118_10 = mul i11 %sext_ln1118_16, %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:91  %phi_ln76_7 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_7"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:92  %tmp_2 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 42, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:100  %phi_ln76_8 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_8"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:101  %tmp_3 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 48, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:102  %zext_ln1118_8 = zext i5 %phi_ln76_8 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_8"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:103  %sext_ln1118_20 = sext i6 %tmp_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:104  %mul_ln1118_12 = mul i11 %sext_ln1118_20, %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:106  %phi_ln76_9 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_9"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:107  %tmp_4 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 54, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:115  %phi_ln76_s = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_s"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:116  %tmp_5 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 60, i32 65)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:117  %zext_ln1118_10 = zext i5 %phi_ln76_s to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_10"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:118  %sext_ln1118_24 = sext i6 %tmp_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:119  %mul_ln1118_14 = mul i11 %sext_ln1118_24, %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:121  %phi_ln76_10 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_10"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:122  %tmp_10 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 66, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:130  %phi_ln76_11 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_11"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:131  %tmp_11 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 72, i32 77)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:132  %zext_ln1118_12 = zext i5 %phi_ln76_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_12"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:133  %sext_ln1118_28 = sext i6 %tmp_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:134  %mul_ln1118_16 = mul i11 %sext_ln1118_28, %zext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:136  %phi_ln76_12 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_12"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:137  %tmp_12 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 78, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:145  %phi_ln76_13 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_13"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:146  %tmp_13 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 84, i32 89)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:147  %zext_ln1118_14 = zext i5 %phi_ln76_13 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_14"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:148  %sext_ln1118_32 = sext i6 %tmp_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:149  %mul_ln1118_18 = mul i11 %sext_ln1118_32, %zext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:151  %phi_ln76_14 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_14"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:152  %tmp_14 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 90, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:160  %phi_ln76_15 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_15"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:161  %tmp_15 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 96, i32 101)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:162  %zext_ln1118_16 = zext i5 %phi_ln76_15 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_16"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:163  %sext_ln1118_36 = sext i6 %tmp_15 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:164  %mul_ln1118_20 = mul i11 %sext_ln1118_36, %zext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:166  %phi_ln76_16 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_16"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:167  %tmp_16 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 102, i32 107)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:175  %phi_ln76_17 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_17"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:176  %tmp_17 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 108, i32 113)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:177  %zext_ln1118_18 = zext i5 %phi_ln76_17 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_18"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:178  %sext_ln1118_40 = sext i6 %tmp_17 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:179  %mul_ln1118_22 = mul i11 %sext_ln1118_40, %zext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:181  %phi_ln76_18 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_18"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:182  %tmp_18 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 114, i32 119)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:190  %phi_ln76_19 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_19"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:191  %tmp_19 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 120, i32 125)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:192  %zext_ln1118_20 = zext i5 %phi_ln76_19 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_20"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:193  %sext_ln1118_44 = sext i6 %tmp_19 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:194  %mul_ln1118_24 = mul i11 %sext_ln1118_44, %zext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:196  %phi_ln76_20 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_20"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:197  %tmp_20 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 126, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:205  %phi_ln76_21 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_21"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:206  %tmp_21 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 132, i32 137)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:207  %zext_ln1118_22 = zext i5 %phi_ln76_21 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_22"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:208  %sext_ln1118_48 = sext i6 %tmp_21 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:209  %mul_ln1118_26 = mul i11 %sext_ln1118_48, %zext_ln1118_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:211  %phi_ln76_22 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_22"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:212  %tmp_22 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 138, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:220  %phi_ln76_23 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_23"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:221  %tmp_23 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 144, i32 149)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:222  %zext_ln1118_24 = zext i5 %phi_ln76_23 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_24"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:223  %sext_ln1118_52 = sext i6 %tmp_23 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:224  %mul_ln1118_28 = mul i11 %sext_ln1118_52, %zext_ln1118_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:226  %phi_ln76_24 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_24"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:227  %tmp_24 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 150, i32 155)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:235  %phi_ln76_25 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_25"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:236  %tmp_25 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 156, i32 161)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:237  %zext_ln1118_26 = zext i5 %phi_ln76_25 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_26"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:238  %sext_ln1118_56 = sext i6 %tmp_25 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:239  %mul_ln1118_30 = mul i11 %sext_ln1118_56, %zext_ln1118_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:241  %phi_ln76_26 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_26"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:242  %tmp_26 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 162, i32 167)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:250  %phi_ln76_27 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_27"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:251  %tmp_27 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 168, i32 173)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:252  %zext_ln1118_28 = zext i5 %phi_ln76_27 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_28"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:253  %sext_ln1118_60 = sext i6 %tmp_27 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:254  %mul_ln1118_32 = mul i11 %sext_ln1118_60, %zext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:256  %phi_ln76_28 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_28"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:257  %tmp_28 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 174, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:265  %phi_ln76_29 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_29"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:266  %tmp_29 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 180, i32 185)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:267  %zext_ln1118_30 = zext i5 %phi_ln76_29 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_30"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:268  %sext_ln1118_64 = sext i6 %tmp_29 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:269  %mul_ln1118_34 = mul i11 %sext_ln1118_64, %zext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:271  %phi_ln76_30 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_30"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:272  %tmp_30 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 186, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:280  %phi_ln76_31 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_31"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:281  %tmp_31 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 192, i32 197)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:282  %zext_ln1118_32 = zext i5 %phi_ln76_31 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_32"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:283  %sext_ln1118_68 = sext i6 %tmp_31 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_68"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:284  %mul_ln1118_36 = mul i11 %sext_ln1118_68, %zext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:286  %phi_ln76_32 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_32"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:287  %tmp_32 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 198, i32 203)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:295  %phi_ln76_33 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_33"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:296  %tmp_33 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 204, i32 209)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:297  %zext_ln1118_34 = zext i5 %phi_ln76_33 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_34"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:298  %sext_ln1118_72 = sext i6 %tmp_33 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_72"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:299  %mul_ln1118_38 = mul i11 %sext_ln1118_72, %zext_ln1118_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:301  %phi_ln76_34 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_34"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:302  %tmp_34 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 210, i32 215)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:310  %phi_ln76_35 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_35"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:311  %tmp_35 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 216, i32 221)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:312  %zext_ln1118_36 = zext i5 %phi_ln76_35 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_36"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:313  %sext_ln1118_76 = sext i6 %tmp_35 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_76"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:314  %mul_ln1118_40 = mul i11 %sext_ln1118_76, %zext_ln1118_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:316  %phi_ln76_36 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_36"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:317  %tmp_36 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 222, i32 227)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:325  %phi_ln76_37 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_37"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:326  %tmp_37 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 228, i32 233)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:327  %zext_ln1118_38 = zext i5 %phi_ln76_37 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_38"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:328  %sext_ln1118_80 = sext i6 %tmp_37 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_80"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:329  %mul_ln1118_42 = mul i11 %sext_ln1118_80, %zext_ln1118_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:331  %phi_ln76_38 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_38"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:332  %tmp_38 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 234, i32 239)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:340  %phi_ln76_39 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_39"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:341  %tmp_39 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 240, i32 245)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:342  %zext_ln1118_40 = zext i5 %phi_ln76_39 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_40"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:343  %sext_ln1118_84 = sext i6 %tmp_39 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_84"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:344  %mul_ln1118_44 = mul i11 %sext_ln1118_84, %zext_ln1118_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:346  %phi_ln76_40 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_40"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:347  %tmp_40 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 246, i32 251)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:355  %phi_ln76_41 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_41"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:356  %tmp_41 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 252, i32 257)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:357  %zext_ln1118_42 = zext i5 %phi_ln76_41 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_42"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:358  %sext_ln1118_88 = sext i6 %tmp_41 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_88"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:359  %mul_ln1118_46 = mul i11 %sext_ln1118_88, %zext_ln1118_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:361  %phi_ln76_42 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_42"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:362  %tmp_42 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 258, i32 263)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:370  %phi_ln76_43 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_43"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:371  %tmp_43 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 264, i32 269)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:372  %zext_ln1118_44 = zext i5 %phi_ln76_43 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_44"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:373  %sext_ln1118_92 = sext i6 %tmp_43 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_92"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:374  %mul_ln1118_48 = mul i11 %sext_ln1118_92, %zext_ln1118_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:376  %phi_ln76_44 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_44"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:377  %tmp_44 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 270, i32 275)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:385  %phi_ln76_45 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_45"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:386  %tmp_45 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 276, i32 281)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:387  %zext_ln1118_46 = zext i5 %phi_ln76_45 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_46"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:388  %sext_ln1118_96 = sext i6 %tmp_45 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_96"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:389  %mul_ln1118_50 = mul i11 %sext_ln1118_96, %zext_ln1118_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:391  %phi_ln76_46 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_46"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:392  %tmp_46 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 282, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:400  %phi_ln76_47 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_47"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:401  %tmp_47 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 288, i32 293)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:402  %zext_ln1118_48 = zext i5 %phi_ln76_47 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_48"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:403  %sext_ln1118_100 = sext i6 %tmp_47 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_100"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:404  %mul_ln1118_52 = mul i11 %sext_ln1118_100, %zext_ln1118_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:406  %phi_ln76_48 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_48"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:407  %tmp_48 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 294, i32 299)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:415  %phi_ln76_49 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_49"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:416  %tmp_49 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 300, i32 305)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:417  %zext_ln1118_50 = zext i5 %phi_ln76_49 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_50"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:418  %sext_ln1118_104 = sext i6 %tmp_49 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_104"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:419  %mul_ln1118_54 = mul i11 %sext_ln1118_104, %zext_ln1118_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:421  %phi_ln76_50 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_50"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:422  %tmp_50 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 306, i32 311)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:430  %phi_ln76_51 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_51"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:431  %tmp_51 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 312, i32 317)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:432  %zext_ln1118_52 = zext i5 %phi_ln76_51 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_52"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:433  %sext_ln1118_108 = sext i6 %tmp_51 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_108"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:434  %mul_ln1118_56 = mul i11 %sext_ln1118_108, %zext_ln1118_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:436  %phi_ln76_52 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_52"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:437  %tmp_52 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 318, i32 323)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:445  %phi_ln76_53 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_53"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:446  %tmp_53 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 324, i32 329)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:447  %zext_ln1118_54 = zext i5 %phi_ln76_53 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_54"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:448  %sext_ln1118_112 = sext i6 %tmp_53 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_112"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:449  %mul_ln1118_58 = mul i11 %sext_ln1118_112, %zext_ln1118_54

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:451  %phi_ln76_54 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_54"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:452  %tmp_54 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 330, i32 335)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:460  %phi_ln76_55 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_55"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:461  %tmp_55 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 336, i32 341)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:462  %zext_ln1118_56 = zext i5 %phi_ln76_55 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_56"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:463  %sext_ln1118_116 = sext i6 %tmp_55 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_116"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:464  %mul_ln1118_60 = mul i11 %sext_ln1118_116, %zext_ln1118_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:466  %phi_ln76_56 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_56"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:467  %tmp_56 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 342, i32 347)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:475  %phi_ln76_57 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_57"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:476  %tmp_57 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 348, i32 353)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:477  %zext_ln1118_58 = zext i5 %phi_ln76_57 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_58"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:478  %sext_ln1118_120 = sext i6 %tmp_57 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_120"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:479  %mul_ln1118_62 = mul i11 %sext_ln1118_120, %zext_ln1118_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:481  %phi_ln76_58 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_58"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:482  %tmp_58 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 354, i32 359)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:490  %phi_ln76_59 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_59"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:491  %tmp_59 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 360, i32 365)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:492  %zext_ln1118_60 = zext i5 %phi_ln76_59 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_60"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:493  %sext_ln1118_124 = sext i6 %tmp_59 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_124"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:494  %mul_ln1118_64 = mul i11 %sext_ln1118_124, %zext_ln1118_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_64"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:496  %phi_ln76_60 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_60"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:497  %tmp_60 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 366, i32 371)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:505  %phi_ln76_61 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_0_V_read68_phi, i5 %data_1_V_read69_phi, i5 %data_2_V_read70_phi, i5 %data_3_V_read71_phi, i5 %data_4_V_read72_phi, i5 %data_5_V_read73_phi, i5 %data_6_V_read74_phi, i5 %data_7_V_read75_phi, i5 %data_8_V_read76_phi, i5 %data_9_V_read77_phi, i5 %data_10_V_read78_phi, i5 %data_11_V_read79_phi, i5 %data_12_V_read80_phi, i5 %data_13_V_read81_phi, i5 %data_14_V_read82_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %data_15_V_read83_phi, i5 %zext_ln64)

]]></Node>
<StgValue><ssdm name="phi_ln76_61"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:506  %tmp_61 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 372, i32 377)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:507  %zext_ln1118_62 = zext i5 %phi_ln76_61 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_62"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:508  %sext_ln1118_128 = sext i6 %tmp_61 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_128"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:509  %mul_ln1118_66 = mul i11 %sext_ln1118_128, %zext_ln1118_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_66"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
ReuseLoop:511  %phi_ln76_62 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_31_V_read99_phi, i5 %data_16_V_read84_phi, i5 %data_17_V_read85_phi, i5 %data_18_V_read86_phi, i5 %data_19_V_read87_phi, i5 %data_20_V_read88_phi, i5 %data_21_V_read89_phi, i5 %data_22_V_read90_phi, i5 %data_23_V_read91_phi, i5 %data_24_V_read92_phi, i5 %data_25_V_read93_phi, i5 %data_26_V_read94_phi, i5 %data_27_V_read95_phi, i5 %data_28_V_read96_phi, i5 %data_29_V_read97_phi, i5 %data_30_V_read98_phi, i5 %data_31_V_read99_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln76_62"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="6" op_0_bw="6" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:512  %tmp_62 = call i6 @_ssdm_op_PartSelect.i6.i384.i32.i32(i384 %w8_V_load, i32 378, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="342" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:43  %mul_ln1118 = mul i11 %sext_ln1118, %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:48  %zext_ln1118_1 = zext i5 %phi_ln76_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:49  %sext_ln1118_6 = sext i6 %tmp_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:50  %mul_ln1118_5 = mul i11 %sext_ln1118_6, %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:59  %mul_ln1118_6 = mul i11 %sext_ln1118_8, %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:63  %zext_ln1118_3 = zext i5 %phi_ln76_3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:64  %sext_ln1118_10 = sext i6 %tmp_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:65  %mul_ln1118_7 = mul i11 %sext_ln1118_10, %zext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:74  %mul_ln1118_8 = mul i11 %sext_ln1118_12, %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:78  %zext_ln1118_5 = zext i5 %phi_ln76_5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:79  %sext_ln1118_14 = sext i6 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:80  %mul_ln1118_9 = mul i11 %sext_ln1118_14, %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:89  %mul_ln1118_10 = mul i11 %sext_ln1118_16, %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:93  %zext_ln1118_7 = zext i5 %phi_ln76_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_7"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:94  %sext_ln1118_18 = sext i6 %tmp_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:95  %mul_ln1118_11 = mul i11 %sext_ln1118_18, %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:104  %mul_ln1118_12 = mul i11 %sext_ln1118_20, %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:108  %zext_ln1118_9 = zext i5 %phi_ln76_9 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_9"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:109  %sext_ln1118_22 = sext i6 %tmp_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:110  %mul_ln1118_13 = mul i11 %sext_ln1118_22, %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:119  %mul_ln1118_14 = mul i11 %sext_ln1118_24, %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:123  %zext_ln1118_11 = zext i5 %phi_ln76_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_11"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:124  %sext_ln1118_26 = sext i6 %tmp_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:125  %mul_ln1118_15 = mul i11 %sext_ln1118_26, %zext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:134  %mul_ln1118_16 = mul i11 %sext_ln1118_28, %zext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:138  %zext_ln1118_13 = zext i5 %phi_ln76_12 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_13"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:139  %sext_ln1118_30 = sext i6 %tmp_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:140  %mul_ln1118_17 = mul i11 %sext_ln1118_30, %zext_ln1118_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:149  %mul_ln1118_18 = mul i11 %sext_ln1118_32, %zext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:153  %zext_ln1118_15 = zext i5 %phi_ln76_14 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_15"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:154  %sext_ln1118_34 = sext i6 %tmp_14 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:155  %mul_ln1118_19 = mul i11 %sext_ln1118_34, %zext_ln1118_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:164  %mul_ln1118_20 = mul i11 %sext_ln1118_36, %zext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:168  %zext_ln1118_17 = zext i5 %phi_ln76_16 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_17"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:169  %sext_ln1118_38 = sext i6 %tmp_16 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:170  %mul_ln1118_21 = mul i11 %sext_ln1118_38, %zext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:179  %mul_ln1118_22 = mul i11 %sext_ln1118_40, %zext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:183  %zext_ln1118_19 = zext i5 %phi_ln76_18 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_19"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:184  %sext_ln1118_42 = sext i6 %tmp_18 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:185  %mul_ln1118_23 = mul i11 %sext_ln1118_42, %zext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:194  %mul_ln1118_24 = mul i11 %sext_ln1118_44, %zext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:198  %zext_ln1118_21 = zext i5 %phi_ln76_20 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_21"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:199  %sext_ln1118_46 = sext i6 %tmp_20 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:200  %mul_ln1118_25 = mul i11 %sext_ln1118_46, %zext_ln1118_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:209  %mul_ln1118_26 = mul i11 %sext_ln1118_48, %zext_ln1118_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:213  %zext_ln1118_23 = zext i5 %phi_ln76_22 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_23"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:214  %sext_ln1118_50 = sext i6 %tmp_22 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:215  %mul_ln1118_27 = mul i11 %sext_ln1118_50, %zext_ln1118_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:224  %mul_ln1118_28 = mul i11 %sext_ln1118_52, %zext_ln1118_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:228  %zext_ln1118_25 = zext i5 %phi_ln76_24 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_25"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:229  %sext_ln1118_54 = sext i6 %tmp_24 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:230  %mul_ln1118_29 = mul i11 %sext_ln1118_54, %zext_ln1118_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:239  %mul_ln1118_30 = mul i11 %sext_ln1118_56, %zext_ln1118_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:243  %zext_ln1118_27 = zext i5 %phi_ln76_26 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_27"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:244  %sext_ln1118_58 = sext i6 %tmp_26 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:245  %mul_ln1118_31 = mul i11 %sext_ln1118_58, %zext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:254  %mul_ln1118_32 = mul i11 %sext_ln1118_60, %zext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:258  %zext_ln1118_29 = zext i5 %phi_ln76_28 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_29"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:259  %sext_ln1118_62 = sext i6 %tmp_28 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:260  %mul_ln1118_33 = mul i11 %sext_ln1118_62, %zext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:269  %mul_ln1118_34 = mul i11 %sext_ln1118_64, %zext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:273  %zext_ln1118_31 = zext i5 %phi_ln76_30 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_31"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:274  %sext_ln1118_66 = sext i6 %tmp_30 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:275  %mul_ln1118_35 = mul i11 %sext_ln1118_66, %zext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:284  %mul_ln1118_36 = mul i11 %sext_ln1118_68, %zext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:288  %zext_ln1118_33 = zext i5 %phi_ln76_32 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_33"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:289  %sext_ln1118_70 = sext i6 %tmp_32 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:290  %mul_ln1118_37 = mul i11 %sext_ln1118_70, %zext_ln1118_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:299  %mul_ln1118_38 = mul i11 %sext_ln1118_72, %zext_ln1118_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:303  %zext_ln1118_35 = zext i5 %phi_ln76_34 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_35"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:304  %sext_ln1118_74 = sext i6 %tmp_34 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_74"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:305  %mul_ln1118_39 = mul i11 %sext_ln1118_74, %zext_ln1118_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:314  %mul_ln1118_40 = mul i11 %sext_ln1118_76, %zext_ln1118_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:318  %zext_ln1118_37 = zext i5 %phi_ln76_36 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_37"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:319  %sext_ln1118_78 = sext i6 %tmp_36 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_78"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:320  %mul_ln1118_41 = mul i11 %sext_ln1118_78, %zext_ln1118_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:329  %mul_ln1118_42 = mul i11 %sext_ln1118_80, %zext_ln1118_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:333  %zext_ln1118_39 = zext i5 %phi_ln76_38 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_39"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:334  %sext_ln1118_82 = sext i6 %tmp_38 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_82"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:335  %mul_ln1118_43 = mul i11 %sext_ln1118_82, %zext_ln1118_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:344  %mul_ln1118_44 = mul i11 %sext_ln1118_84, %zext_ln1118_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:348  %zext_ln1118_41 = zext i5 %phi_ln76_40 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_41"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:349  %sext_ln1118_86 = sext i6 %tmp_40 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_86"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:350  %mul_ln1118_45 = mul i11 %sext_ln1118_86, %zext_ln1118_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:359  %mul_ln1118_46 = mul i11 %sext_ln1118_88, %zext_ln1118_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:363  %zext_ln1118_43 = zext i5 %phi_ln76_42 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_43"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:364  %sext_ln1118_90 = sext i6 %tmp_42 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_90"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:365  %mul_ln1118_47 = mul i11 %sext_ln1118_90, %zext_ln1118_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:374  %mul_ln1118_48 = mul i11 %sext_ln1118_92, %zext_ln1118_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:378  %zext_ln1118_45 = zext i5 %phi_ln76_44 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_45"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:379  %sext_ln1118_94 = sext i6 %tmp_44 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_94"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:380  %mul_ln1118_49 = mul i11 %sext_ln1118_94, %zext_ln1118_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:389  %mul_ln1118_50 = mul i11 %sext_ln1118_96, %zext_ln1118_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:393  %zext_ln1118_47 = zext i5 %phi_ln76_46 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_47"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:394  %sext_ln1118_98 = sext i6 %tmp_46 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_98"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:395  %mul_ln1118_51 = mul i11 %sext_ln1118_98, %zext_ln1118_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:404  %mul_ln1118_52 = mul i11 %sext_ln1118_100, %zext_ln1118_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:408  %zext_ln1118_49 = zext i5 %phi_ln76_48 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_49"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:409  %sext_ln1118_102 = sext i6 %tmp_48 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_102"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:410  %mul_ln1118_53 = mul i11 %sext_ln1118_102, %zext_ln1118_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:419  %mul_ln1118_54 = mul i11 %sext_ln1118_104, %zext_ln1118_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:423  %zext_ln1118_51 = zext i5 %phi_ln76_50 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_51"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:424  %sext_ln1118_106 = sext i6 %tmp_50 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_106"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:425  %mul_ln1118_55 = mul i11 %sext_ln1118_106, %zext_ln1118_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:434  %mul_ln1118_56 = mul i11 %sext_ln1118_108, %zext_ln1118_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:438  %zext_ln1118_53 = zext i5 %phi_ln76_52 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_53"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:439  %sext_ln1118_110 = sext i6 %tmp_52 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_110"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:440  %mul_ln1118_57 = mul i11 %sext_ln1118_110, %zext_ln1118_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:449  %mul_ln1118_58 = mul i11 %sext_ln1118_112, %zext_ln1118_54

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:453  %zext_ln1118_55 = zext i5 %phi_ln76_54 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_55"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:454  %sext_ln1118_114 = sext i6 %tmp_54 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_114"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:455  %mul_ln1118_59 = mul i11 %sext_ln1118_114, %zext_ln1118_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:464  %mul_ln1118_60 = mul i11 %sext_ln1118_116, %zext_ln1118_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:468  %zext_ln1118_57 = zext i5 %phi_ln76_56 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_57"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:469  %sext_ln1118_118 = sext i6 %tmp_56 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_118"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:470  %mul_ln1118_61 = mul i11 %sext_ln1118_118, %zext_ln1118_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:479  %mul_ln1118_62 = mul i11 %sext_ln1118_120, %zext_ln1118_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:483  %zext_ln1118_59 = zext i5 %phi_ln76_58 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_59"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:484  %sext_ln1118_122 = sext i6 %tmp_58 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_122"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:485  %mul_ln1118_63 = mul i11 %sext_ln1118_122, %zext_ln1118_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:494  %mul_ln1118_64 = mul i11 %sext_ln1118_124, %zext_ln1118_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_64"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:498  %zext_ln1118_61 = zext i5 %phi_ln76_60 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_61"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:499  %sext_ln1118_126 = sext i6 %tmp_60 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_126"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:500  %mul_ln1118_65 = mul i11 %sext_ln1118_126, %zext_ln1118_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_65"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:509  %mul_ln1118_66 = mul i11 %sext_ln1118_128, %zext_ln1118_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_66"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="11" op_0_bw="5">
<![CDATA[
ReuseLoop:513  %zext_ln1118_63 = zext i5 %phi_ln76_62 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_63"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="6">
<![CDATA[
ReuseLoop:514  %sext_ln1118_130 = sext i6 %tmp_62 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_130"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:515  %mul_ln1118_67 = mul i11 %sext_ln1118_130, %zext_ln1118_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_67"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="470" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:43  %mul_ln1118 = mul i11 %sext_ln1118, %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:44  %sext_ln1118_5 = sext i11 %mul_ln1118 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:51  %sext_ln1118_7 = sext i11 %mul_ln1118_5 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:52  %add_ln703 = add i12 %sext_ln1118_7, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:59  %mul_ln1118_6 = mul i11 %sext_ln1118_8, %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:60  %sext_ln1118_9 = sext i11 %mul_ln1118_6 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:66  %sext_ln1118_11 = sext i11 %mul_ln1118_7 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:67  %add_ln703_5 = add i12 %sext_ln1118_11, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:74  %mul_ln1118_8 = mul i11 %sext_ln1118_12, %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:75  %sext_ln1118_13 = sext i11 %mul_ln1118_8 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:81  %sext_ln1118_15 = sext i11 %mul_ln1118_9 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:82  %add_ln703_7 = add i12 %sext_ln1118_15, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:89  %mul_ln1118_10 = mul i11 %sext_ln1118_16, %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:90  %sext_ln1118_17 = sext i11 %mul_ln1118_10 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:96  %sext_ln1118_19 = sext i11 %mul_ln1118_11 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:97  %add_ln703_9 = add i12 %sext_ln1118_19, %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:104  %mul_ln1118_12 = mul i11 %sext_ln1118_20, %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:105  %sext_ln1118_21 = sext i11 %mul_ln1118_12 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:111  %sext_ln1118_23 = sext i11 %mul_ln1118_13 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:112  %add_ln703_11 = add i12 %sext_ln1118_23, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:119  %mul_ln1118_14 = mul i11 %sext_ln1118_24, %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:120  %sext_ln1118_25 = sext i11 %mul_ln1118_14 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:126  %sext_ln1118_27 = sext i11 %mul_ln1118_15 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:127  %add_ln703_13 = add i12 %sext_ln1118_27, %sext_ln1118_25

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:134  %mul_ln1118_16 = mul i11 %sext_ln1118_28, %zext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:135  %sext_ln1118_29 = sext i11 %mul_ln1118_16 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:141  %sext_ln1118_31 = sext i11 %mul_ln1118_17 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:142  %add_ln703_15 = add i12 %sext_ln1118_31, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:149  %mul_ln1118_18 = mul i11 %sext_ln1118_32, %zext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:150  %sext_ln1118_33 = sext i11 %mul_ln1118_18 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:156  %sext_ln1118_35 = sext i11 %mul_ln1118_19 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:157  %add_ln703_17 = add i12 %sext_ln1118_35, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:164  %mul_ln1118_20 = mul i11 %sext_ln1118_36, %zext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:165  %sext_ln1118_37 = sext i11 %mul_ln1118_20 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:171  %sext_ln1118_39 = sext i11 %mul_ln1118_21 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:172  %add_ln703_19 = add i12 %sext_ln1118_39, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:179  %mul_ln1118_22 = mul i11 %sext_ln1118_40, %zext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:180  %sext_ln1118_41 = sext i11 %mul_ln1118_22 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:186  %sext_ln1118_43 = sext i11 %mul_ln1118_23 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:187  %add_ln703_21 = add i12 %sext_ln1118_43, %sext_ln1118_41

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:194  %mul_ln1118_24 = mul i11 %sext_ln1118_44, %zext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:195  %sext_ln1118_45 = sext i11 %mul_ln1118_24 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:201  %sext_ln1118_47 = sext i11 %mul_ln1118_25 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:202  %add_ln703_23 = add i12 %sext_ln1118_47, %sext_ln1118_45

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:209  %mul_ln1118_26 = mul i11 %sext_ln1118_48, %zext_ln1118_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:210  %sext_ln1118_49 = sext i11 %mul_ln1118_26 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:216  %sext_ln1118_51 = sext i11 %mul_ln1118_27 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:217  %add_ln703_25 = add i12 %sext_ln1118_51, %sext_ln1118_49

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:224  %mul_ln1118_28 = mul i11 %sext_ln1118_52, %zext_ln1118_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:225  %sext_ln1118_53 = sext i11 %mul_ln1118_28 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:231  %sext_ln1118_55 = sext i11 %mul_ln1118_29 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:232  %add_ln703_27 = add i12 %sext_ln1118_55, %sext_ln1118_53

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:239  %mul_ln1118_30 = mul i11 %sext_ln1118_56, %zext_ln1118_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:240  %sext_ln1118_57 = sext i11 %mul_ln1118_30 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:246  %sext_ln1118_59 = sext i11 %mul_ln1118_31 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:247  %add_ln703_29 = add i12 %sext_ln1118_59, %sext_ln1118_57

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:254  %mul_ln1118_32 = mul i11 %sext_ln1118_60, %zext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:255  %sext_ln1118_61 = sext i11 %mul_ln1118_32 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:261  %sext_ln1118_63 = sext i11 %mul_ln1118_33 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:262  %add_ln703_31 = add i12 %sext_ln1118_63, %sext_ln1118_61

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:269  %mul_ln1118_34 = mul i11 %sext_ln1118_64, %zext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:270  %sext_ln1118_65 = sext i11 %mul_ln1118_34 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:276  %sext_ln1118_67 = sext i11 %mul_ln1118_35 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:277  %add_ln703_33 = add i12 %sext_ln1118_67, %sext_ln1118_65

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:284  %mul_ln1118_36 = mul i11 %sext_ln1118_68, %zext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:285  %sext_ln1118_69 = sext i11 %mul_ln1118_36 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:291  %sext_ln1118_71 = sext i11 %mul_ln1118_37 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:292  %add_ln703_35 = add i12 %sext_ln1118_71, %sext_ln1118_69

]]></Node>
<StgValue><ssdm name="add_ln703_35"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:299  %mul_ln1118_38 = mul i11 %sext_ln1118_72, %zext_ln1118_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:300  %sext_ln1118_73 = sext i11 %mul_ln1118_38 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_73"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:306  %sext_ln1118_75 = sext i11 %mul_ln1118_39 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_75"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:307  %add_ln703_37 = add i12 %sext_ln1118_75, %sext_ln1118_73

]]></Node>
<StgValue><ssdm name="add_ln703_37"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:314  %mul_ln1118_40 = mul i11 %sext_ln1118_76, %zext_ln1118_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:315  %sext_ln1118_77 = sext i11 %mul_ln1118_40 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_77"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:321  %sext_ln1118_79 = sext i11 %mul_ln1118_41 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_79"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:322  %add_ln703_39 = add i12 %sext_ln1118_79, %sext_ln1118_77

]]></Node>
<StgValue><ssdm name="add_ln703_39"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:329  %mul_ln1118_42 = mul i11 %sext_ln1118_80, %zext_ln1118_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:330  %sext_ln1118_81 = sext i11 %mul_ln1118_42 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_81"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:336  %sext_ln1118_83 = sext i11 %mul_ln1118_43 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_83"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:337  %add_ln703_41 = add i12 %sext_ln1118_83, %sext_ln1118_81

]]></Node>
<StgValue><ssdm name="add_ln703_41"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:344  %mul_ln1118_44 = mul i11 %sext_ln1118_84, %zext_ln1118_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:345  %sext_ln1118_85 = sext i11 %mul_ln1118_44 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_85"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:351  %sext_ln1118_87 = sext i11 %mul_ln1118_45 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_87"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:352  %add_ln703_43 = add i12 %sext_ln1118_87, %sext_ln1118_85

]]></Node>
<StgValue><ssdm name="add_ln703_43"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:359  %mul_ln1118_46 = mul i11 %sext_ln1118_88, %zext_ln1118_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:360  %sext_ln1118_89 = sext i11 %mul_ln1118_46 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_89"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:366  %sext_ln1118_91 = sext i11 %mul_ln1118_47 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_91"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:367  %add_ln703_45 = add i12 %sext_ln1118_91, %sext_ln1118_89

]]></Node>
<StgValue><ssdm name="add_ln703_45"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:374  %mul_ln1118_48 = mul i11 %sext_ln1118_92, %zext_ln1118_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:375  %sext_ln1118_93 = sext i11 %mul_ln1118_48 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_93"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:381  %sext_ln1118_95 = sext i11 %mul_ln1118_49 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_95"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:382  %add_ln703_47 = add i12 %sext_ln1118_95, %sext_ln1118_93

]]></Node>
<StgValue><ssdm name="add_ln703_47"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:389  %mul_ln1118_50 = mul i11 %sext_ln1118_96, %zext_ln1118_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:390  %sext_ln1118_97 = sext i11 %mul_ln1118_50 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_97"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:396  %sext_ln1118_99 = sext i11 %mul_ln1118_51 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_99"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:397  %add_ln703_49 = add i12 %sext_ln1118_99, %sext_ln1118_97

]]></Node>
<StgValue><ssdm name="add_ln703_49"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:404  %mul_ln1118_52 = mul i11 %sext_ln1118_100, %zext_ln1118_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:405  %sext_ln1118_101 = sext i11 %mul_ln1118_52 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_101"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:411  %sext_ln1118_103 = sext i11 %mul_ln1118_53 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_103"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:412  %add_ln703_51 = add i12 %sext_ln1118_103, %sext_ln1118_101

]]></Node>
<StgValue><ssdm name="add_ln703_51"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:419  %mul_ln1118_54 = mul i11 %sext_ln1118_104, %zext_ln1118_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:420  %sext_ln1118_105 = sext i11 %mul_ln1118_54 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_105"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:426  %sext_ln1118_107 = sext i11 %mul_ln1118_55 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_107"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:427  %add_ln703_53 = add i12 %sext_ln1118_107, %sext_ln1118_105

]]></Node>
<StgValue><ssdm name="add_ln703_53"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:434  %mul_ln1118_56 = mul i11 %sext_ln1118_108, %zext_ln1118_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:435  %sext_ln1118_109 = sext i11 %mul_ln1118_56 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_109"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:441  %sext_ln1118_111 = sext i11 %mul_ln1118_57 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_111"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:442  %add_ln703_55 = add i12 %sext_ln1118_111, %sext_ln1118_109

]]></Node>
<StgValue><ssdm name="add_ln703_55"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:449  %mul_ln1118_58 = mul i11 %sext_ln1118_112, %zext_ln1118_54

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:450  %sext_ln1118_113 = sext i11 %mul_ln1118_58 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_113"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:456  %sext_ln1118_115 = sext i11 %mul_ln1118_59 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_115"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:457  %add_ln703_57 = add i12 %sext_ln1118_115, %sext_ln1118_113

]]></Node>
<StgValue><ssdm name="add_ln703_57"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:464  %mul_ln1118_60 = mul i11 %sext_ln1118_116, %zext_ln1118_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:465  %sext_ln1118_117 = sext i11 %mul_ln1118_60 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_117"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:471  %sext_ln1118_119 = sext i11 %mul_ln1118_61 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_119"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:472  %add_ln703_59 = add i12 %sext_ln1118_119, %sext_ln1118_117

]]></Node>
<StgValue><ssdm name="add_ln703_59"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:479  %mul_ln1118_62 = mul i11 %sext_ln1118_120, %zext_ln1118_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:480  %sext_ln1118_121 = sext i11 %mul_ln1118_62 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_121"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:486  %sext_ln1118_123 = sext i11 %mul_ln1118_63 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_123"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:487  %add_ln703_61 = add i12 %sext_ln1118_123, %sext_ln1118_121

]]></Node>
<StgValue><ssdm name="add_ln703_61"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:494  %mul_ln1118_64 = mul i11 %sext_ln1118_124, %zext_ln1118_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_64"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:495  %sext_ln1118_125 = sext i11 %mul_ln1118_64 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_125"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:501  %sext_ln1118_127 = sext i11 %mul_ln1118_65 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_127"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:502  %add_ln703_63 = add i12 %sext_ln1118_127, %sext_ln1118_125

]]></Node>
<StgValue><ssdm name="add_ln703_63"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop:509  %mul_ln1118_66 = mul i11 %sext_ln1118_128, %zext_ln1118_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_66"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:510  %sext_ln1118_129 = sext i11 %mul_ln1118_66 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_129"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop:516  %sext_ln1118_131 = sext i11 %mul_ln1118_67 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_131"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop:517  %add_ln703_65 = add i12 %sext_ln1118_131, %sext_ln1118_129

]]></Node>
<StgValue><ssdm name="add_ln703_65"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:34  %res_0_V_write_assign65 = phi i16 [ 224, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_0_V, %ReuseLoop ], [ 224, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign65"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:35  %res_1_V_write_assign63 = phi i16 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_1_V, %ReuseLoop ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign63"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:36  %res_2_V_write_assign61 = phi i16 [ 352, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_2_V, %ReuseLoop ], [ 352, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign61"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:37  %res_3_V_write_assign59 = phi i16 [ 32, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_3_V, %ReuseLoop ], [ 32, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign59"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:38  %res_4_V_write_assign57 = phi i16 [ 128, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_4_V, %ReuseLoop ], [ 128, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_4_V_write_assign57"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:39  %res_5_V_write_assign55 = phi i16 [ 224, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_5_V, %ReuseLoop ], [ 224, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_5_V_write_assign55"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:40  %res_6_V_write_assign53 = phi i16 [ 160, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_6_V, %ReuseLoop ], [ 160, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_6_V_write_assign53"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:41  %res_7_V_write_assign51 = phi i16 [ -320, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_7_V, %ReuseLoop ], [ -320, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_7_V_write_assign51"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:42  %res_8_V_write_assign49 = phi i16 [ -160, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_8_V, %ReuseLoop ], [ -160, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_8_V_write_assign49"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:43  %res_9_V_write_assign47 = phi i16 [ 320, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_9_V, %ReuseLoop ], [ 320, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_9_V_write_assign47"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:44  %res_10_V_write_assign45 = phi i16 [ -192, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_10_V, %ReuseLoop ], [ -192, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_10_V_write_assign45"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:45  %res_11_V_write_assign43 = phi i16 [ -32, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_11_V, %ReuseLoop ], [ -32, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_11_V_write_assign43"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:46  %res_12_V_write_assign41 = phi i16 [ 224, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_12_V, %ReuseLoop ], [ 224, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_12_V_write_assign41"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:47  %res_13_V_write_assign39 = phi i16 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_13_V, %ReuseLoop ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_13_V_write_assign39"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:48  %res_14_V_write_assign37 = phi i16 [ -32, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_14_V, %ReuseLoop ], [ -32, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_14_V_write_assign37"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:49  %res_15_V_write_assign35 = phi i16 [ 128, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_15_V, %ReuseLoop ], [ 128, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_15_V_write_assign35"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:50  %res_16_V_write_assign33 = phi i16 [ 128, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_16_V, %ReuseLoop ], [ 128, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_16_V_write_assign33"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:51  %res_17_V_write_assign31 = phi i16 [ 192, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_17_V, %ReuseLoop ], [ 192, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_17_V_write_assign31"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:52  %res_18_V_write_assign29 = phi i16 [ 96, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_18_V, %ReuseLoop ], [ 96, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_18_V_write_assign29"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:53  %res_19_V_write_assign27 = phi i16 [ -32, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_19_V, %ReuseLoop ], [ -32, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_19_V_write_assign27"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:54  %res_20_V_write_assign25 = phi i16 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_20_V, %ReuseLoop ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_20_V_write_assign25"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:55  %res_21_V_write_assign23 = phi i16 [ 320, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_21_V, %ReuseLoop ], [ 320, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_21_V_write_assign23"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:56  %res_22_V_write_assign21 = phi i16 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_22_V, %ReuseLoop ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_22_V_write_assign21"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:57  %res_23_V_write_assign19 = phi i16 [ 128, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_23_V, %ReuseLoop ], [ 128, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_23_V_write_assign19"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:58  %res_24_V_write_assign17 = phi i16 [ 192, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_24_V, %ReuseLoop ], [ 192, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_24_V_write_assign17"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:59  %res_25_V_write_assign15 = phi i16 [ 64, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_25_V, %ReuseLoop ], [ 64, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_25_V_write_assign15"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:60  %res_26_V_write_assign13 = phi i16 [ -320, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_26_V, %ReuseLoop ], [ -320, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_26_V_write_assign13"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:61  %res_27_V_write_assign11 = phi i16 [ 224, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_27_V, %ReuseLoop ], [ 224, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_27_V_write_assign11"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:62  %res_28_V_write_assign9 = phi i16 [ 256, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_28_V, %ReuseLoop ], [ 256, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_28_V_write_assign9"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:63  %res_29_V_write_assign7 = phi i16 [ -64, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_29_V, %ReuseLoop ], [ -64, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_29_V_write_assign7"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:64  %res_30_V_write_assign5 = phi i16 [ -32, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_30_V, %ReuseLoop ], [ -32, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_30_V_write_assign5"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:65  %res_31_V_write_assign3 = phi i16 [ -96, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi6ELi1ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_31_V, %ReuseLoop ], [ -96, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_31_V_write_assign3"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop:33  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:34  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop:35  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln65"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:53  %sext_ln703 = sext i12 %add_ln703 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:54  %acc_0_V = add i16 %res_0_V_write_assign65, %sext_ln703

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:68  %sext_ln703_6 = sext i12 %add_ln703_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:69  %acc_1_V = add i16 %res_1_V_write_assign63, %sext_ln703_6

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:83  %sext_ln703_7 = sext i12 %add_ln703_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:84  %acc_2_V = add i16 %res_2_V_write_assign61, %sext_ln703_7

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:98  %sext_ln703_8 = sext i12 %add_ln703_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:99  %acc_3_V = add i16 %res_3_V_write_assign59, %sext_ln703_8

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:113  %sext_ln703_9 = sext i12 %add_ln703_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:114  %acc_4_V = add i16 %res_4_V_write_assign57, %sext_ln703_9

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:128  %sext_ln703_10 = sext i12 %add_ln703_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:129  %acc_5_V = add i16 %res_5_V_write_assign55, %sext_ln703_10

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:143  %sext_ln703_11 = sext i12 %add_ln703_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:144  %acc_6_V = add i16 %res_6_V_write_assign53, %sext_ln703_11

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:158  %sext_ln703_12 = sext i12 %add_ln703_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:159  %acc_7_V = add i16 %res_7_V_write_assign51, %sext_ln703_12

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:173  %sext_ln703_13 = sext i12 %add_ln703_19 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:174  %acc_8_V = add i16 %res_8_V_write_assign49, %sext_ln703_13

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:188  %sext_ln703_14 = sext i12 %add_ln703_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:189  %acc_9_V = add i16 %res_9_V_write_assign47, %sext_ln703_14

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:203  %sext_ln703_15 = sext i12 %add_ln703_23 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:204  %acc_10_V = add i16 %res_10_V_write_assign45, %sext_ln703_15

]]></Node>
<StgValue><ssdm name="acc_10_V"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:218  %sext_ln703_16 = sext i12 %add_ln703_25 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:219  %acc_11_V = add i16 %res_11_V_write_assign43, %sext_ln703_16

]]></Node>
<StgValue><ssdm name="acc_11_V"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:233  %sext_ln703_17 = sext i12 %add_ln703_27 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:234  %acc_12_V = add i16 %res_12_V_write_assign41, %sext_ln703_17

]]></Node>
<StgValue><ssdm name="acc_12_V"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:248  %sext_ln703_18 = sext i12 %add_ln703_29 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:249  %acc_13_V = add i16 %res_13_V_write_assign39, %sext_ln703_18

]]></Node>
<StgValue><ssdm name="acc_13_V"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:263  %sext_ln703_19 = sext i12 %add_ln703_31 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:264  %acc_14_V = add i16 %res_14_V_write_assign37, %sext_ln703_19

]]></Node>
<StgValue><ssdm name="acc_14_V"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:278  %sext_ln703_20 = sext i12 %add_ln703_33 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:279  %acc_15_V = add i16 %res_15_V_write_assign35, %sext_ln703_20

]]></Node>
<StgValue><ssdm name="acc_15_V"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:293  %sext_ln703_21 = sext i12 %add_ln703_35 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:294  %acc_16_V = add i16 %res_16_V_write_assign33, %sext_ln703_21

]]></Node>
<StgValue><ssdm name="acc_16_V"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:308  %sext_ln703_22 = sext i12 %add_ln703_37 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:309  %acc_17_V = add i16 %res_17_V_write_assign31, %sext_ln703_22

]]></Node>
<StgValue><ssdm name="acc_17_V"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:323  %sext_ln703_23 = sext i12 %add_ln703_39 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:324  %acc_18_V = add i16 %res_18_V_write_assign29, %sext_ln703_23

]]></Node>
<StgValue><ssdm name="acc_18_V"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:338  %sext_ln703_24 = sext i12 %add_ln703_41 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_24"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:339  %acc_19_V = add i16 %res_19_V_write_assign27, %sext_ln703_24

]]></Node>
<StgValue><ssdm name="acc_19_V"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:353  %sext_ln703_25 = sext i12 %add_ln703_43 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_25"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:354  %acc_20_V = add i16 %res_20_V_write_assign25, %sext_ln703_25

]]></Node>
<StgValue><ssdm name="acc_20_V"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:368  %sext_ln703_26 = sext i12 %add_ln703_45 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_26"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:369  %acc_21_V = add i16 %res_21_V_write_assign23, %sext_ln703_26

]]></Node>
<StgValue><ssdm name="acc_21_V"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:383  %sext_ln703_27 = sext i12 %add_ln703_47 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_27"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:384  %acc_22_V = add i16 %res_22_V_write_assign21, %sext_ln703_27

]]></Node>
<StgValue><ssdm name="acc_22_V"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:398  %sext_ln703_28 = sext i12 %add_ln703_49 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_28"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:399  %acc_23_V = add i16 %res_23_V_write_assign19, %sext_ln703_28

]]></Node>
<StgValue><ssdm name="acc_23_V"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:413  %sext_ln703_29 = sext i12 %add_ln703_51 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_29"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:414  %acc_24_V = add i16 %res_24_V_write_assign17, %sext_ln703_29

]]></Node>
<StgValue><ssdm name="acc_24_V"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:428  %sext_ln703_30 = sext i12 %add_ln703_53 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_30"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:429  %acc_25_V = add i16 %res_25_V_write_assign15, %sext_ln703_30

]]></Node>
<StgValue><ssdm name="acc_25_V"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:443  %sext_ln703_31 = sext i12 %add_ln703_55 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_31"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:444  %acc_26_V = add i16 %res_26_V_write_assign13, %sext_ln703_31

]]></Node>
<StgValue><ssdm name="acc_26_V"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:458  %sext_ln703_32 = sext i12 %add_ln703_57 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_32"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:459  %acc_27_V = add i16 %res_27_V_write_assign11, %sext_ln703_32

]]></Node>
<StgValue><ssdm name="acc_27_V"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:473  %sext_ln703_33 = sext i12 %add_ln703_59 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_33"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:474  %acc_28_V = add i16 %res_28_V_write_assign9, %sext_ln703_33

]]></Node>
<StgValue><ssdm name="acc_28_V"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:488  %sext_ln703_34 = sext i12 %add_ln703_61 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_34"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:489  %acc_29_V = add i16 %res_29_V_write_assign7, %sext_ln703_34

]]></Node>
<StgValue><ssdm name="acc_29_V"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:503  %sext_ln703_35 = sext i12 %add_ln703_63 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_35"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:504  %acc_30_V = add i16 %res_30_V_write_assign5, %sext_ln703_35

]]></Node>
<StgValue><ssdm name="acc_30_V"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="12">
<![CDATA[
ReuseLoop:518  %sext_ln703_36 = sext i12 %add_ln703_65 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_36"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:519  %acc_31_V = add i16 %res_31_V_write_assign3, %sext_ln703_36

]]></Node>
<StgValue><ssdm name="acc_31_V"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop:520  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop:523  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:0  %mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %acc_0_V, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:1  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %acc_1_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:2  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %acc_2_V, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:3  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %acc_3_V, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:4  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %acc_4_V, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:5  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %acc_5_V, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:6  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %acc_6_V, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:7  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %acc_7_V, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:8  %mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %acc_8_V, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:9  %mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %acc_9_V, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:10  %mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %acc_10_V, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:11  %mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %acc_11_V, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:12  %mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %acc_12_V, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:13  %mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %acc_13_V, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:14  %mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %acc_14_V, 14

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:15  %mrv_15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %acc_15_V, 15

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:16  %mrv_16 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_15, i16 %acc_16_V, 16

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:17  %mrv_17 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_16, i16 %acc_17_V, 17

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:18  %mrv_18 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_17, i16 %acc_18_V, 18

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:19  %mrv_19 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_18, i16 %acc_19_V, 19

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:20  %mrv_20 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_19, i16 %acc_20_V, 20

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:21  %mrv_21 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_20, i16 %acc_21_V, 21

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:22  %mrv_22 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_21, i16 %acc_22_V, 22

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:23  %mrv_23 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_22, i16 %acc_23_V, 23

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:24  %mrv_24 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_23, i16 %acc_24_V, 24

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:25  %mrv_25 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_24, i16 %acc_25_V, 25

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:26  %mrv_26 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_25, i16 %acc_26_V, 26

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:27  %mrv_27 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_26, i16 %acc_27_V, 27

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:28  %mrv_28 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_27, i16 %acc_28_V, 28

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:29  %mrv_29 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_28, i16 %acc_29_V, 29

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:30  %mrv_30 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_29, i16 %acc_30_V, 30

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.preheader.i.0:31  %mrv_31 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_30, i16 %acc_31_V, 31

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.preheader.i.0:32  call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_31)

]]></Node>
<StgValue><ssdm name="return_ln280"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
