 
****************************************
Report : qor
Design : spi_combine
Version: K-2015.06
Date   : Mon Jan  1 18:08:46 2024
****************************************


  Timing Path Group 'clk_i'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.77
  Critical Path Slack:           0.63
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'spi_SlaveMode_u/sck_i'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.73
  Critical Path Slack:           7.48
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:        167
  Leaf Cell Count:                720
  Buf/Inv Cell Count:             117
  Buf Cell Count:                  10
  Inv Cell Count:                 107
  CT Buf/Inv Cell Count:            1
  Combinational Cell Count:       544
  Sequential Cell Count:          176
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7696.281603
  Noncombinational Area:  8773.631870
  Buf/Inv Area:            770.918402
  Total Buffer Area:            80.64
  Total Inverter Area:         690.28
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             16469.913473
  Design Area:           16469.913473


  Design Rules
  -----------------------------------
  Total Number of Nets:           744
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.33
  Logic Optimization:                  0.50
  Mapping Optimization:                0.78
  -----------------------------------------
  Overall Compile Time:                2.32
  Overall Compile Wall Clock Time:     3.00

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
