// Seed: 674873489
module module_0 (
    output wand id_0,
    input supply0 id_1
);
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    output uwire id_2,
    input logic id_3,
    output logic id_4,
    output supply1 id_5,
    input tri id_6
);
  module_0 modCall_1 (
      id_5,
      id_1
  );
  assign modCall_1.id_0 = 0;
  logic id_8;
  logic id_9, id_10;
  assign (pull1, highz0) id_8 = id_9;
  assign id_9 = id_3;
  assign id_5 = -1 / ~1;
  wire id_11, id_12;
  always id_0 <= #1 id_10;
endmodule
