<dec f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='151' type='bool llvm::R600InstrInfo::fitsConstReadLimitations(const std::vector&lt;MachineInstr *&gt; &amp; ) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='148'>/// An instruction group can only access 2 channel pair (either [XY] or [ZW])
  /// from KCache bank on R700+. This function check if MI set in input meet
  /// this limitations</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='584' ll='610' type='bool llvm::R600InstrInfo::fitsConstReadLimitations(const std::vector&lt;MachineInstr *&gt; &amp; MIs) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='319' u='c' c='_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='246' u='c' c='_ZN12_GLOBAL__N_118R600PacketizerList25isBundlableWithCurrentPMIERN4llvm12MachineInstrERKNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPa12601239'/>
