Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.11-s111_1, built Mon Apr 26 02:27:38 PDT 2021
Options: 
Date:    Fri Nov 03 08:32:41 2023
Host:    cad2 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (2cores*2cpus*1physical cpu*Intel(R) Pentium(R) CPU G3250 @ 3.20GHz 3072KB) (7902500KB)
PID:     5038
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (11 seconds elapsed).

WARNING: This version of the tool is 920 days old.
@genus:root: 1> read_libs saed90nm_typ.lib

Threads Configured:2
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1' (File /home/cmos/Desktop/AHP/DSD_FINAL/saed90nm_typ.lib, Line 43702)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2' (File /home/cmos/Desktop/AHP/DSD_FINAL/saed90nm_typ.lib, Line 44073)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 87881 is defined after at least one cell definition. The attribute will be ignored. (File /home/cmos/Desktop/AHP/DSD_FINAL/saed90nm_typ.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 87882 is defined after at least one cell definition. The attribute will be ignored. (File /home/cmos/Desktop/AHP/DSD_FINAL/saed90nm_typ.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 87883 is defined after at least one cell definition. The attribute will be ignored. (File /home/cmos/Desktop/AHP/DSD_FINAL/saed90nm_typ.lib)

  Message Summary for Library saed90nm_typ.lib:
  *********************************************
  Missing clock pin in the sequential cell. [LBR-525]: 2
  Missing a function attribute in the output pin definition. [LBR-518]: 20
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 12
  *********************************************
 
Warning : Ignoring unsupported lu_table_template. [LBR-403]
        : Ignoring lu_table_template index type (input_voltage).
        : LBR-403 is issued when an unsupported lu_table_template is encountered by GENUS.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'saed90nm_typ.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLH2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLH2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLLHL2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLLHL2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX32' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2'.  Ignoring the test_cell.
@genus:root: 2> read_hdl -sv top.v controller.v maindec.v regfile.v aludec.v datapath.v mux3.v mux2.v adder.v flopr.v extend.v alu.v riscvsingle.v
@genus:root: 3> elaborate
  Library has 122 usable logic and 54 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'top' from file 'top.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'extend' in file 'extend.v' on line 5.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'alu' in file 'alu.v' on line 11.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'imem1' in file 'top.v' on line 8.
        : Check the kind of module a black box is. If it is a lib_cell or a macro, check why the corresponding .lib was not read in. This could be either due to a missing or faulty file or due to an incomplete init_lib_search_path attribute value making restricting access to the missing file. If it is a module of your design, verify whether the path to this module is a part of the files you read or else check that the init_hdl_search_path attribute is not missing some paths.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'dmem1' in file 'top.v' on line 9.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][0]' in module 'regfile'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][1]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][2]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][3]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][4]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][5]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][6]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][7]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][8]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][9]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][10]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][11]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][12]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][13]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][14]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][15]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][16]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][17]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][18]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][19]' in module 'regfile'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'top'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'imem'.
        : Run check_design to get all unresolved instance. To resolve the reference, either load a technology library containing the cell by appending to the 'library' attribute, or read in the hdl file containing the module before performing elaboration. As the design is incomplete, synthesis results may not correspond to the entire design.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'dmem'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
design:top
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  21%  42%  64% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
@genus:design:top 4> 
@genus:design:top 4> read_sdc constraints_top.sdc
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The 'set_input_delay' command on line '27' in the SDC file 'constraints_top.sdc' is not supported on ports which have a clock already defined 'port:top/clk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful     10 , failed      0 (runtime  0.00)
 "get_ports"                - successful      6 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      3 , failed      0 (runtime  0.00)
 "set_units"                - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@genus:design:top 5> syn_generic
##Generic Timing Info for library domain: _default_ typical gate delay: 47.4 ps std_slew: 18.4 ps std_load: 3.6 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'top' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:34:44 (Nov03) |  365.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 2, runtime: 0.014s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Rejected mux_registers[rs1_addr]_17_14 : has multidriven pins.

Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.234s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.016s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed optimize datapath elements (accepts: 1, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Number of big hc bmuxes before = 1
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'top':
          sop(1) live_trim(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in datapath: area: 33068851200 ,dp = 9 mux = 5 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_2_0_c1 in datapath: area: 33063782400 ,dp = 6 mux = 5 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c2 in datapath: area: 33063782400 ,dp = 6 mux = 5 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c3 in datapath: area: 33063782400 ,dp = 6 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c4 in datapath: area: 33063782400 ,dp = 6 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c5 in datapath: area: 33063782400 ,dp = 6 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c6 in datapath: area: 33063782400 ,dp = 6 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Not considering config 7 due to bailout. 
Best config: CDN_DP_region_2_0_c6 in datapath: area: 33063782400 ,dp = 6 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 33063782400.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      33068851200        33063782400        33063782400        33063782400        33063782400        33063782400        33063782400        33068851200  
##>            WNS        +18465.90          +18465.90          +18465.90          +18465.90          +18465.90          +18465.90          +18465.90          +18432.20  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            33068851200 (      )    107392648.30 (        )             0 (        )              
##> datapath_rewrite_one_def       START            33068851200 ( +0.00)    107392648.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            33068851200 ( +0.00)    107392648.30 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( -0.02)    107392648.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            33063782400 ( +0.00)    107392648.30 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    107392648.30 (   +0.00)             0 (       0)           0  
##>                                  END            33063782400 ( -0.02)    107392648.30 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            33063782400 ( +0.00)    107392648.30 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    107392648.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            33063782400 ( +0.00)    214748364.70 (+107355716.40)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            33063782400 ( -0.02)    214748364.70 (+107355716.40)             0 (       0)           0  
##>canonicalize_by_names           START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            33063782400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            33063782400 ( +0.00)    18465.90 (-214729898.80)             0 (       0)              
##>                                  END            33063782400 ( +0.00)    18465.90 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_2_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'top'.
Number of big hc bmuxes after = 1
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][0]2083'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][1]2084'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][2]2085'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][3]2086'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][4]2087'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][5]2088'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][6]2089'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][7]2090'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][8]2091'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][9]2092'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][10]2093'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][11]2094'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][12]2095'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][13]2096'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][14]2097'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][15]2098'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][16]2099'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][17]2100'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][18]2101'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle/dp/rf_registers_reg[0][19]2102'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.197s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                     Message Text                                                      |
------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250   |Info    |    1 |Processing multi-dimensional arrays.                                                                                   |
| CDFG-361   |Info    |    1 |Signal is not referenced within the process or block, but is in the sensitivity list.                                  |
|            |        |      |Asynchronous logic, such as a latch or combinational logic, is inferred for this process or block. Signals that are    |
|            |        |      | not referenced can be removed from the sensitivity list. If the intent is to infer a flip-flop, ensure that the       |
|            |        |      | process or block is sensitive to the signal edge by adding 'posedge' or 'negedge' for Verilog designs or 'event' for  |
|            |        |      | VHDL designs.                                                                                                         |
| CDFG-365   |Info    |    1 |Clock signal is not used as a clock in this process or block.                                                          |
| CDFG-428   |Warning |    2 |In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved |
|            |        |      | references in the design and are usually not expected. Another possible reason is, some libraries are not read and    |
|            |        |      | the tool could not get the content for some macros or lib_cells.                                                      |
|            |        |      |Check the kind of module a black box is. If it is a lib_cell or a macro, check why the corresponding .lib was not read |
|            |        |      | in. This could be either due to a missing or faulty file or due to an incomplete init_lib_search_path attribute value |
|            |        |      | making restricting access to the missing file. If it is a module of your design, verify whether the path to this      |
|            |        |      | module is a part of the files you read or else check that the init_hdl_search_path attribute is not missing some      |
|            |        |      | paths.                                                                                                                |
| CDFG-472   |Warning |    2 |Unreachable statements for case item.                                                                                  |
| CDFG-738   |Info    |    8 |Common subexpression eliminated.                                                                                       |
| CDFG-739   |Info    |    8 |Common subexpression kept.                                                                                             |
| CDFG2G-616 |Info    |   41 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                       |
|            |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)              |
|            |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI)     |
|            |        |      | or 'set_db hdl_latch_keep_feedback true'(CUI)                                                                         |
|            |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                 |
| CDFG2G-622 |Warning | 1024 |Signal or variable has multiple drivers.                                                                               |
|            |        |      |This may cause simulation mismatches between the original and synthesized designs.                                     |
| CWD-19     |Info    |    9 |An implementation was inferred.                                                                                        |
| DPOPT-1    |Info    |    1 |Optimizing datapath logic.                                                                                             |
| DPOPT-2    |Info    |    1 |Done optimizing datapath logic.                                                                                        |
| DPOPT-3    |Info    |    1 |Implementing datapath configurations.                                                                                  |
| DPOPT-4    |Info    |    1 |Done implementing datapath configurations.                                                                             |
| DPOPT-6    |Info    |    1 |Pre-processed datapath logic.                                                                                          |
| DPOPT-10   |Info    |    1 |Optimized a mux chain.                                                                                                 |
| ELAB-1     |Info    |    1 |Elaborating Design.                                                                                                    |
| ELAB-2     |Info    |   12 |Elaborating Subdesign.                                                                                                 |
| ELAB-3     |Info    |    1 |Done Elaborating Design.                                                                                               |
| GLO-14     |Info    | 1024 |Replacing a latch with a logic constant 0.                                                                             |
|            |        |      |This optimization was enabled by the root attribute 'optimize_constant_latches'.                                       |
| GLO-51     |Info    |    8 |Hierarchical instance automatically ungrouped.                                                                         |
|            |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this |
|            |        |      | ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting  |
|            |        |      | the attribute 'ungroup_ok' of instances or modules to 'false'.                                                        |
| LBR-9      |Warning |   46 |Library cell has no output pins defined.                                                                               |
|            |        |      |Add the missing output pin(s)                                                                                          |
|            |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means     |
|            |        |      | that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable |
|            |        |      | i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and |
|            |        |      | it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; |
|            |        |      | result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for    |
|            |        |      | the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)               |
|            |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                    |
| LBR-40     |Info    |   12 |An unsupported construct was detected in this library.                                                                 |
|            |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.      |
| LBR-64     |Warning |    2 |Malformed test_cell.                                                                                                   |
|            |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the |
|            |        |      | two may exist.                                                                                                        |
| LBR-155    |Info    |    4 |Mismatch in unateness between 'timing_sense' attribute and the function.                                               |
|            |        |      |The 'timing_sense' attribute will be respected.                                                                        |
| LBR-403    |Warning |    1 |Ignoring unsupported lu_table_template.                                                                                |
|            |        |      |LBR-403 is issued when an unsupported lu_table_template is encountered by GENUS.                                       |
| LBR-412    |Info    |    1 |Created nominal operating condition.                                                                                   |
|            |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source       |
|            |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).           |
| LBR-511    |Warning |    3 |An attribute is used before it is defined.                                                                             |
| LBR-518    |Info    |   20 |Missing a function attribute in the output pin definition.                                                             |
| LBR-525    |Warning |    2 |Missing clock pin in the sequential cell.                                                                              |
|            |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify |
|            |        |      | that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.      |
| PA-6       |Info    |   11 |Removed switching activities from nets driven by clock source.                                                         |
|            |        |      |Removed switching activities (user-asserted or computed)                                                               |
|            |        |      | from all nets driven by this clock source, because the switching activities of a clock net are derived from the new   |
|            |        |      | (or latest) clock definition.                                                                                         |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                                           |
| SDC-201    |Warning |    1 |Unsupported SDC command option.                                                                                        |
|            |        |      |The current version does not support this SDC command option.  However, future versions may be enhanced to support     |
|            |        |      | this option.                                                                                                          |
| SYNTH-1    |Info    |    1 |Synthesizing.                                                                                                          |
| TIM-1000   |Info    |    1 |Multimode clock gating check is disabled.                                                                              |
| TUI-273    |Warning |    2 |Black-boxes are represented as unresolved references in the design.                                                    |
|            |        |      |Run check_design to get all unresolved instance. To resolve the reference, either load a technology library containing |
|            |        |      | the cell by appending to the 'library' attribute, or read in the hdl file containing the module before performing     |
|            |        |      | elaboration. As the design is incomplete, synthesis results may not correspond to the entire design.                  |
------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 122 combo usable cells and 54 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
new_area=20275200  new_slack=214748364.70  new_is_better=0
new_area=395366400  new_slack=214748364.70  new_is_better=1
new_area=324403200  new_slack=214748364.70  new_is_better=0
new_area=17583667200  new_slack=214748364.70  new_is_better=0
new_area=16757452800  new_slack=214748364.70  new_is_better=0
new_area=48229632000  new_slack=19131.20  new_is_better=0
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                                                    Message Text                                                     |
------------------------------------------------------------------------------------------------------------------------------------------------------
| DATABASE-103 |Warning |   16 |The database contains a field that the reader does not support.                                                      |
| GLO-34       |Info    |    1 |Deleting instances not driving any primary outputs.                                                                  |
|              |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical      |
|              |        |      | instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the     |
|              |        |      | 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to    |
|              |        |      | false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign        |
|              |        |      | attribute to 'false' or 'preserve' instance attribute to 'true'.                                                    |
| GLO-42       |Info    |    2 |Equivalent sequential instances have been merged.                                                                    |
|              |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root         |
|              |        |      | attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                                    |
| GLO-51       |Info    |    7 |Hierarchical instance automatically ungrouped.                                                                       |
|              |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent    |
|              |        |      | this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with   |
|              |        |      | setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                              |
| ST-136       |Warning |    1 |Not obtained requested number of super thread servers.                                                               |
|              |        |      |The requested number of cpus are not available on machine.                                                           |
------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   592 ps
Target path end-point (Pin: rvsingle_dp/pcreg_q_reg[31]/d)

Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20236'.
        : For the preserved net, ungroup prefix string is used only during name conflict.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20237'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20238'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20239'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20240'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20241'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20242'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20243'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20244'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20245'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20246'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20247'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20248'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20249'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20250'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20251'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20252'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20253'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20254'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_20255'.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  1056       12        100.0
Excluded from State Retention    1056       12        100.0
    - Will not convert           1056       12        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    1056       12        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 30, CPU_Time 30.880736
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:34:44 (Nov03) |  365.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:27) |  00:00:30(00:00:30) | 100.0(100.0) |    8:35:14 (Nov03) |  620.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:34:44 (Nov03) |  365.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:27) |  00:00:30(00:00:30) | 100.0( 96.8) |    8:35:14 (Nov03) |  620.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:28) |  00:00:00(00:00:01) |   0.0(  3.2) |    8:35:15 (Nov03) |  620.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      4692    110114       365
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -     11204    140451       620
##>G:Misc                              29
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       31
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'top' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@genus:design:top 6> syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 47.4 ps std_slew: 18.4 ps std_load: 3.6 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 122 combo usable cells and 54 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:34:44 (Nov03) |  365.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:27) |  00:00:30(00:00:30) |  96.9( 57.7) |    8:35:14 (Nov03) |  620.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:28) |  00:00:00(00:00:01) |   0.0(  1.9) |    8:35:15 (Nov03) |  620.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:01(00:00:21) |   3.1( 40.4) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:34:44 (Nov03) |  365.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:27) |  00:00:30(00:00:30) |  96.9( 57.7) |    8:35:14 (Nov03) |  620.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:28) |  00:00:00(00:00:01) |   0.0(  1.9) |    8:35:15 (Nov03) |  620.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:01(00:00:21) |   3.1( 40.4) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 122 combo usable cells and 54 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   591 ps
Target path end-point (Pin: rvsingle_dp_pcreg_q_reg[31]/d)

Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                57908        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               591    16376             20000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   394 ps
Target path end-point (Pin: rvsingle_dp_pcreg_q_reg[31]/D (SDFFARX1/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                                                    Message Text                                                     |
------------------------------------------------------------------------------------------------------------------------------------------------------
| DATABASE-103 |Warning |   35 |The database contains a field that the reader does not support.                                                      |
| GLO-51       |Info    |    1 |Hierarchical instance automatically ungrouped.                                                                       |
|              |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent    |
|              |        |      | this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with   |
|              |        |      | setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                              |
| PA-7         |Info    |   16 |Resetting power analysis results.                                                                                    |
|              |        |      |All computed switching activities are removed.                                                                       |
| PHYS-752     |Info    |    1 |Partition Based Synthesis execution skipped.                                                                         |
| ST-136       |Warning |    1 |Not obtained requested number of super thread servers.                                                               |
|              |        |      |The requested number of cpus are not available on machine.                                                           |
| SYNTH-2      |Info    |    1 |Done synthesizing.                                                                                                   |
| SYNTH-4      |Info    |    1 |Mapping.                                                                                                             |
| TUI-75       |Warning | 1056 |Preserved net is not renamed during ungroup.                                                                         |
|              |        |      |For the preserved net, ungroup prefix string is used only during name conflict.                                      |
------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               57749        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               394    16376             20000 


State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  1056       12        100.0
Excluded from State Retention    1056       12        100.0
    - Will not convert           1056       12        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    1056       12        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 35, CPU_Time 35.270798
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:34:44 (Nov03) |  365.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:27) |  00:00:30(00:00:30) |  46.0( 34.5) |    8:35:14 (Nov03) |  620.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:28) |  00:00:00(00:00:01) |   0.0(  1.1) |    8:35:15 (Nov03) |  620.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:01(00:00:21) |   1.5( 24.1) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:03:24) |  00:00:35(00:00:35) |  52.5( 40.2) |    8:36:11 (Nov03) |  622.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/top/fv_map.fv.json' for netlist 'fv/top/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:34:44 (Nov03) |  365.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:27) |  00:00:30(00:00:30) |  44.7( 33.7) |    8:35:14 (Nov03) |  620.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:28) |  00:00:00(00:00:01) |   0.0(  1.1) |    8:35:15 (Nov03) |  620.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:01(00:00:21) |   1.4( 23.6) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:03:24) |  00:00:35(00:00:35) |  51.0( 39.3) |    8:36:11 (Nov03) |  622.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:03:26) |  00:00:02(00:00:02) |   2.9(  2.2) |    8:36:13 (Nov03) |  622.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.9811890000000005
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:34:44 (Nov03) |  365.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:27) |  00:00:30(00:00:30) |  44.0( 33.3) |    8:35:14 (Nov03) |  620.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:28) |  00:00:00(00:00:01) |   0.0(  1.1) |    8:35:15 (Nov03) |  620.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:01(00:00:21) |   1.4( 23.3) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:03:24) |  00:00:35(00:00:35) |  50.3( 38.9) |    8:36:11 (Nov03) |  622.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:03:26) |  00:00:02(00:00:02) |   2.9(  2.2) |    8:36:13 (Nov03) |  622.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:03:27) |  00:00:00(00:00:01) |   1.4(  1.1) |    8:36:14 (Nov03) |  622.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:top ... 

IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.031 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:34:44 (Nov03) |  365.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:27) |  00:00:30(00:00:30) |  44.0( 33.3) |    8:35:14 (Nov03) |  620.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:28) |  00:00:00(00:00:01) |   0.0(  1.1) |    8:35:15 (Nov03) |  620.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:01(00:00:21) |   1.4( 23.3) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:03:24) |  00:00:35(00:00:35) |  50.3( 38.9) |    8:36:11 (Nov03) |  622.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:03:26) |  00:00:02(00:00:02) |   2.9(  2.2) |    8:36:13 (Nov03) |  622.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:03:27) |  00:00:00(00:00:01) |   1.4(  1.1) |    8:36:14 (Nov03) |  622.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:03:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:36:14 (Nov03) |  622.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 57749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                57749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                  57749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.019475999999997384
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:34:44 (Nov03) |  365.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:27) |  00:00:30(00:00:30) |  44.0( 33.3) |    8:35:14 (Nov03) |  620.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:28) |  00:00:00(00:00:01) |   0.0(  1.1) |    8:35:15 (Nov03) |  620.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:01(00:00:21) |   1.4( 23.3) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:03:24) |  00:00:35(00:00:35) |  50.3( 38.9) |    8:36:11 (Nov03) |  622.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:03:26) |  00:00:02(00:00:02) |   2.9(  2.2) |    8:36:13 (Nov03) |  622.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:03:27) |  00:00:00(00:00:01) |   1.4(  1.1) |    8:36:14 (Nov03) |  622.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:03:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:36:14 (Nov03) |  622.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:03:27) |  00:00:00(00:00:00) |  -0.0(  0.0) |    8:36:14 (Nov03) |  622.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:01:57) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:34:44 (Nov03) |  365.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:27) |  00:00:30(00:00:30) |  44.0( 33.3) |    8:35:14 (Nov03) |  620.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:02:28) |  00:00:00(00:00:01) |   0.0(  1.1) |    8:35:15 (Nov03) |  620.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:01(00:00:21) |   1.4( 23.3) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:02:49) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:35:36 (Nov03) |  610.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:03:24) |  00:00:35(00:00:35) |  50.3( 38.9) |    8:36:11 (Nov03) |  622.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:03:26) |  00:00:02(00:00:02) |   2.9(  2.2) |    8:36:13 (Nov03) |  622.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:03:27) |  00:00:00(00:00:01) |   1.4(  1.1) |    8:36:14 (Nov03) |  622.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:03:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:36:14 (Nov03) |  622.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:03:27) |  00:00:00(00:00:00) |  -0.0(  0.0) |    8:36:14 (Nov03) |  622.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:03:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    8:36:14 (Nov03) |  622.6 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     11204    140451       610
##>M:Pre Cleanup                        0         -         -     11204    140451       610
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      3156     57749       622
##>M:Const Prop                         0     16375         0      3156     57749       622
##>M:Cleanup                            0     16375         0      3156     57749       622
##>M:MBCI                               0         -         -      3156     57749       622
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              36
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       38
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'top'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@genus:design:top 7> syn_opt -incremental
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'top' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 57749        0         0         0        0
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.031 seconds.

-------------------------------------------------------------------------------
 const_prop                57749        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                 57749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                57749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  57749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  57749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 57749        0         0         0        0
 merge_bi                  57722        0         0         0        0
 rem_inv_qb                57705        0         0         0        0
 gate_comp                 57700        0         0         0        0
 area_down                 57694        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.03
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         5  (        5 /        5 )  0.04
      rem_inv_qb         3  (        1 /        1 )  0.02
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         2  (        0 /        0 )  0.00
       gate_comp         1  (        1 /        1 )  0.13
       gcomp_mog         2  (        0 /        0 )  0.07
       glob_area        49  (        0 /       49 )  0.01
       area_down         5  (        2 /        2 )  0.03
      size_n_buf         0  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                57694        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  57694        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  57694        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 57694        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.03
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         2  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.12
       gcomp_mog         2  (        0 /        0 )  0.06
       glob_area        49  (        0 /       49 )  0.01
       area_down         5  (        0 /        0 )  0.02
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                57694        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  57694        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                                        Message Text                                                         |
------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                                                                                                |
| CFM-5   |Info |    1 |Wrote formal verification information.                                                                                       |
| CPI-506 |Info |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.                                             |
| GLO-51  |Info |    4 |Hierarchical instance automatically ungrouped.                                                                               |
|         |     |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this       |
|         |     |      | ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the    |
|         |     |      | attribute 'ungroup_ok' of instances or modules to 'false'.                                                                  |
| PA-7    |Info |    4 |Resetting power analysis results.                                                                                            |
|         |     |      |All computed switching activities are removed.                                                                               |
| SYNTH-5 |Info |    1 |Done mapping.                                                                                                                |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                                                                    |
------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'top'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt_incr
@genus:design:top 8> report_timing> top_timinig.rpt
@genus:design:top 9> report_area> top_area.rpt
@genus:design:top 10> report_power> top_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 Activity propagation started for stim#0 netlist top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 Skipping activity propagation due to -skip_ap option....
Warning: PWRA-0302 Frequency scaling is not applicable for vectorless flow.
       : Ignoring frequency scaling.
Warning: PWRA-0304 -stim option is not applicable with vectorless mode of power
       : analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  31%  63% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: top_power.rpt
@genus:design:top 11> write_hdl> top_netlist.v
Normal exit.