Info: Generated by version: 19.4 build 64
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/canesche/git/HLStools/example/intel/a.prj/components/foo/foo.ip --synthesis=VERILOG --output-directory=/home/canesche/git/HLStools/example/intel/a.prj/components/foo/foo --family="Arria 10" --part=10AX115U1F45I1SG
Info: foo: "Transforming system: foo"
Info: foo: "Naming system components in system: foo"
Info: foo: "Processing generation queue"
Info: foo: "Generating: foo"
Info: foo: "Generating: foo_internal"
Info: foo: Done "foo" with 2 modules, 113 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/canesche/git/HLStools/example/intel/a.prj/components/foo/foo.ip --synthesis=VERILOG --ipxact --output-directory=/home/canesche/git/HLStools/example/intel/a.prj/components/foo/foo --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
