{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679090784345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679090784346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 18:06:24 2023 " "Processing started: Fri Mar 17 18:06:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679090784346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679090784346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679090784346 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679090784688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbus.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectionalbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectionalBus " "Found entity 1: bidirectionalBus" {  } { { "bidirectionalBus.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/bidirectionalBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registertb.v 1 1 " "Found 1 design units, including 1 entities, in source file registertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registertb " "Found entity 1: Registertb" {  } { { "Registertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Registertb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784742 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "busMUX busMUX.v " "Entity \"busMUX\" obtained from \"busMUX.v\" instead of from Quartus II megafunction library" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1679090784745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMUX " "Found entity 1: busMUX" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file busencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 busEncoder " "Found entity 1: busEncoder" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busencodertb.v 1 1 " "Found 1 design units, including 1 entities, in source file busencodertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 busEncodertb " "Found entity 1: busEncodertb" {  } { { "busEncodertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncodertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmuxtb.v 1 1 " "Found 1 design units, including 1 entities, in source file busmuxtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMUXtb " "Found entity 1: busMUXtb" {  } { { "busMUXtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUXtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 3 3 " "Found 3 design units, including 3 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784756 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_16 " "Found entity 2: cla_16" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784756 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_4 " "Found entity 3: cla_4" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file log_and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_and_32bit " "Found entity 1: log_and_32bit" {  } { { "log_and_32bit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/log_and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file log_or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_or_32bit " "Found entity 1: log_or_32bit" {  } { { "log_or_32bit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/log_or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32 " "Found entity 1: not_32" {  } { { "not_32.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/not_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbustb.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectionalbustb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectionalBustb " "Found entity 1: bidirectionalBustb" {  } { { "bidirectionalBustb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/bidirectionalBustb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipliertb.v 1 1 " "Found 1 design units, including 1 entities, in source file multipliertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multipliertb " "Found entity 1: multipliertb" {  } { { "multipliertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multipliertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisiontb.v 1 1 " "Found 1 design units, including 1 entities, in source file divisiontb.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisiontb " "Found entity 1: divisiontb" {  } { { "divisiontb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/divisiontb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784793 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(45) " "Verilog HDL information at datapath_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679090784796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 2 2 " "Found 2 design units, including 2 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784811 ""} { "Info" "ISGN_ENTITY_NAME" "2 mdrmux2to1 " "Found entity 2: mdrmux2to1" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addertb.v 1 1 " "Found 1 design units, including 1 entities, in source file addertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addertb " "Found entity 1: addertb" {  } { { "addertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/addertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRtb " "Found entity 1: MDRtb" {  } { { "MDRtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDRtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUtb " "Found entity 1: ALUtb" {  } { { "ALUtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALUtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784822 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb2.v(45) " "Verilog HDL information at datapath_tb2.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb2.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb2.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679090784824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb2.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb2 " "Found entity 1: datapath_tb2" {  } { { "datapath_tb2.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784825 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb3.v(45) " "Verilog HDL information at datapath_tb3.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb3.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb3.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679090784827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb3.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb3.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb3 " "Found entity 1: datapath_tb3" {  } { { "datapath_tb3.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784828 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb4.v(45) " "Verilog HDL information at datapath_tb4.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb4.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb4.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679090784831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb4.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb4 " "Found entity 1: datapath_tb4" {  } { { "datapath_tb4.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784831 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb5.v(45) " "Verilog HDL information at datapath_tb5.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb5.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb5.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679090784834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb5.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb5.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb5 " "Found entity 1: datapath_tb5" {  } { { "datapath_tb5.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784835 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb6.v(45) " "Verilog HDL information at datapath_tb6.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb6.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb6.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679090784837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb6.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb6.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb6 " "Found entity 1: datapath_tb6" {  } { { "datapath_tb6.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784838 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb7.v(45) " "Verilog HDL information at datapath_tb7.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb7.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb7.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679090784840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb7.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb7.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb7 " "Found entity 1: datapath_tb7" {  } { { "datapath_tb7.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784841 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb8.v(45) " "Verilog HDL information at datapath_tb8.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb8.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb8.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679090784843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb8.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb8.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb8 " "Found entity 1: datapath_tb8" {  } { { "datapath_tb8.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784844 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb9.v(45) " "Verilog HDL information at datapath_tb9.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb9.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb9.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679090784846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb9.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb9.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb9 " "Found entity 1: datapath_tb9" {  } { { "datapath_tb9.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb9.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784847 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb10.v(45) " "Verilog HDL information at datapath_tb10.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb10.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb10.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679090784850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb10.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb10.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb10 " "Found entity 1: datapath_tb10" {  } { { "datapath_tb10.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb10.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784851 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb11.v(45) " "Verilog HDL information at datapath_tb11.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb11.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb11.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679090784855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb11.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb11.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb11 " "Found entity 1: datapath_tb11" {  } { { "datapath_tb11.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb11.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784856 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb12.v(45) " "Verilog HDL information at datapath_tb12.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb12.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb12.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679090784858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb12.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb12.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb12 " "Found entity 1: datapath_tb12" {  } { { "datapath_tb12.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb12.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_arithmetic.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_arithmetic " "Found entity 1: shift_right_arithmetic" {  } { { "shift_right_arithmetic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right_arithmetic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784861 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb13.v(45) " "Verilog HDL information at datapath_tb13.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb13.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb13.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679090784864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb13.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb13.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb13 " "Found entity 1: datapath_tb13" {  } { { "datapath_tb13.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb13.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencode.v 2 2 " "Found 2 design units, including 2 entities, in source file selectandencode.v" { { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncode " "Found entity 1: selectAndEncode" {  } { { "selectAndEncode.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784869 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder4to16 " "Found entity 2: decoder4to16" {  } { { "selectAndEncode.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_logic.v 3 3 " "Found 3 design units, including 3 entities, in source file conff_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 conff_logic " "Found entity 1: conff_logic" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784872 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2to4 " "Found entity 2: decoder2to4" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784872 ""} { "Info" "ISGN_ENTITY_NAME" "3 ff_register " "Found entity 3: ff_register" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/mar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadinstructionstb.v 1 1 " "Found 1 design units, including 1 entities, in source file loadinstructionstb.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadInstructionstb " "Found entity 1: loadInstructionstb" {  } { { "loadInstructionstb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/loadInstructionstb.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtb.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtb " "Found entity 1: ramtb" {  } { { "ramtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ramtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encodetb.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encodetb.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encodetb " "Found entity 1: select_encodetb" {  } { { "select_encodetb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/select_encodetb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadinstruction2tb.v 1 1 " "Found 1 design units, including 1 entities, in source file loadinstruction2tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadInstruction2tb " "Found entity 1: loadInstruction2tb" {  } { { "loadInstruction2tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/loadInstruction2tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementpc.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 incrementPC " "Found entity 1: incrementPC" {  } { { "incrementPC.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/incrementPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeinstructionstb.v 1 1 " "Found 1 design units, including 1 entities, in source file storeinstructionstb.v" { { "Info" "ISGN_ENTITY_NAME" "1 storeInstructionstb " "Found entity 1: storeInstructionstb" {  } { { "storeInstructionstb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/storeInstructionstb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090784893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090784893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUTPORTin datapath.v(56) " "Verilog HDL Implicit Net warning at datapath.v(56): created implicit net for \"OUTPORTin\"" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090784893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IncPC ALUtb.v(9) " "Verilog HDL Implicit Net warning at ALUtb.v(9): created implicit net for \"IncPC\"" {  } { { "ALUtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALUtb.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090784893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679090784973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectAndEncode selectAndEncode:selogic " "Elaborating entity \"selectAndEncode\" for hierarchy \"selectAndEncode:selogic\"" {  } { { "datapath.v" "selogic" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090784983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 selectAndEncode:selogic\|decoder4to16:decoder " "Elaborating entity \"decoder4to16\" for hierarchy \"selectAndEncode:selogic\|decoder4to16:decoder\"" {  } { { "selectAndEncode.v" "decoder" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090784987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:memory " "Elaborating entity \"ram\" for hierarchy \"ram:memory\"" {  } { { "datapath.v" "memory" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090784990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busEncoder busEncoder:enc " "Elaborating entity \"busEncoder\" for hierarchy \"busEncoder:enc\"" {  } { { "datapath.v" "enc" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785022 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "busEncoder.v(6) " "Verilog HDL Case Statement warning at busEncoder.v(6): can't check case statement for completeness because the case expression has too many possible states" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 6 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1679090785023 "|datapath|busEncoder:enc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "busEncoder.v(6) " "Verilog HDL Case Statement information at busEncoder.v(6): all case item expressions in this case statement are onehot" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 6 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1679090785024 "|datapath|busEncoder:enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busMUX busMUX:mux " "Elaborating entity \"busMUX\" for hierarchy \"busMUX:mux\"" {  } { { "datapath.v" "mux" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:R0 " "Elaborating entity \"Register\" for hierarchy \"Register:R0\"" {  } { { "datapath.v" "R0" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:mdr_reg " "Elaborating entity \"MDR\" for hierarchy \"MDR:mdr_reg\"" {  } { { "datapath.v" "mdr_reg" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdrmux2to1 MDR:mdr_reg\|mdrmux2to1:MDMux " "Elaborating entity \"mdrmux2to1\" for hierarchy \"MDR:mdr_reg\|mdrmux2to1:MDMux\"" {  } { { "MDR.v" "MDMux" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mar mar:mar_reg " "Elaborating entity \"mar\" for hierarchy \"mar:mar_reg\"" {  } { { "datapath.v" "mar_reg" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff_logic conff_logic:CONFF " "Elaborating entity \"conff_logic\" for hierarchy \"conff_logic:CONFF\"" {  } { { "datapath.v" "CONFF" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(10) " "Verilog HDL assignment warning at conff_logic.v(10): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679090785071 "|datapath|conff_logic:CONFF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(11) " "Verilog HDL assignment warning at conff_logic.v(11): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679090785071 "|datapath|conff_logic:CONFF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(12) " "Verilog HDL assignment warning at conff_logic.v(12): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679090785071 "|datapath|conff_logic:CONFF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(13) " "Verilog HDL assignment warning at conff_logic.v(13): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679090785071 "|datapath|conff_logic:CONFF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 conff_logic:CONFF\|decoder2to4:decoder " "Elaborating entity \"decoder2to4\" for hierarchy \"conff_logic:CONFF\|decoder2to4:decoder\"" {  } { { "conff_logic.v" "decoder" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_register conff_logic:CONFF\|ff_register:CON " "Elaborating entity \"ff_register\" for hierarchy \"conff_logic:CONFF\|ff_register:CON\"" {  } { { "conff_logic.v" "CON" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785075 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d conff_logic.v(37) " "Verilog HDL Always Construct warning at conff_logic.v(37): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679090785076 "|datapath|conff_logic:CONFF|ff_register:CON"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:logic_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:logic_unit\"" {  } { { "datapath.v" "logic_unit" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:logic_unit\|adder:add_instance " "Elaborating entity \"adder\" for hierarchy \"ALU:logic_unit\|adder:add_instance\"" {  } { { "ALU.v" "add_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16 ALU:logic_unit\|adder:add_instance\|cla_16:instance1 " "Elaborating entity \"cla_16\" for hierarchy \"ALU:logic_unit\|adder:add_instance\|cla_16:instance1\"" {  } { { "adder.v" "instance1" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4 ALU:logic_unit\|adder:add_instance\|cla_16:instance1\|cla_4:instance1 " "Elaborating entity \"cla_4\" for hierarchy \"ALU:logic_unit\|adder:add_instance\|cla_16:instance1\|cla_4:instance1\"" {  } { { "adder.v" "instance1" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub ALU:logic_unit\|sub:sub_instance " "Elaborating entity \"sub\" for hierarchy \"ALU:logic_unit\|sub:sub_instance\"" {  } { { "ALU.v" "sub_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate ALU:logic_unit\|sub:sub_instance\|negate:negate_instance " "Elaborating entity \"negate\" for hierarchy \"ALU:logic_unit\|sub:sub_instance\|negate:negate_instance\"" {  } { { "sub.v" "negate_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/sub.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_and_32bit ALU:logic_unit\|log_and_32bit:land_instance " "Elaborating entity \"log_and_32bit\" for hierarchy \"ALU:logic_unit\|log_and_32bit:land_instance\"" {  } { { "ALU.v" "land_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_or_32bit ALU:logic_unit\|log_or_32bit:lor_instance " "Elaborating entity \"log_or_32bit\" for hierarchy \"ALU:logic_unit\|log_or_32bit:lor_instance\"" {  } { { "ALU.v" "lor_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:logic_unit\|shift_right:shr_instance " "Elaborating entity \"shift_right\" for hierarchy \"ALU:logic_unit\|shift_right:shr_instance\"" {  } { { "ALU.v" "shr_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_arithmetic ALU:logic_unit\|shift_right_arithmetic:shra_instance " "Elaborating entity \"shift_right_arithmetic\" for hierarchy \"ALU:logic_unit\|shift_right_arithmetic:shra_instance\"" {  } { { "ALU.v" "shra_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:logic_unit\|shift_left:shl_instance " "Elaborating entity \"shift_left\" for hierarchy \"ALU:logic_unit\|shift_left:shl_instance\"" {  } { { "ALU.v" "shl_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right ALU:logic_unit\|rotate_right:ror_instance " "Elaborating entity \"rotate_right\" for hierarchy \"ALU:logic_unit\|rotate_right:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left ALU:logic_unit\|rotate_left:rol_instance " "Elaborating entity \"rotate_left\" for hierarchy \"ALU:logic_unit\|rotate_left:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier ALU:logic_unit\|multiplier:mul_instance " "Elaborating entity \"multiplier\" for hierarchy \"ALU:logic_unit\|multiplier:mul_instance\"" {  } { { "ALU.v" "mul_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785141 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(23) " "Verilog HDL Case Statement warning at multiplier.v(23): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679090785145 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(24) " "Verilog HDL assignment warning at multiplier.v(24): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679090785145 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(25) " "Verilog HDL Case Statement warning at multiplier.v(25): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679090785145 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 multiplier.v(26) " "Verilog HDL assignment warning at multiplier.v(26): truncated value with size 34 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679090785145 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(27) " "Verilog HDL Case Statement warning at multiplier.v(27): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679090785145 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(28) " "Verilog HDL assignment warning at multiplier.v(28): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679090785145 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(23) " "Verilog HDL assignment warning at multiplier.v(23): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679090785145 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(25) " "Verilog HDL assignment warning at multiplier.v(25): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679090785145 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(27) " "Verilog HDL assignment warning at multiplier.v(27): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679090785145 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 multiplier.v(34) " "Verilog HDL assignment warning at multiplier.v(34): truncated value with size 66 to match size of target (64)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679090785145 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division ALU:logic_unit\|division:div_instance " "Elaborating entity \"division\" for hierarchy \"ALU:logic_unit\|division:div_instance\"" {  } { { "ALU.v" "div_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32 ALU:logic_unit\|not_32:not_instance " "Elaborating entity \"not_32\" for hierarchy \"ALU:logic_unit\|not_32:not_instance\"" {  } { { "ALU.v" "not_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090785154 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "ram:memory\|ram " "Created node \"ram:memory\|ram\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "ram.v" "ram" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ram.v" 14 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Quartus II" 0 -1 1679090786185 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:memory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:memory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679090790785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679090790785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679090790785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679090790785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679090790785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679090790785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679090790785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679090790785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679090790785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/system.ram0_ram_1d0cf.hdl.mif " "Parameter INIT_FILE set to db/system.ram0_ram_1d0cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679090790785 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1679090790785 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1679090790785 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add3\"" {  } { { "division.v" "Add3" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add5\"" {  } { { "division.v" "Add5" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add7\"" {  } { { "division.v" "Add7" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add9 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add9\"" {  } { { "division.v" "Add9" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add11\"" {  } { { "division.v" "Add11" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add13\"" {  } { { "division.v" "Add13" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add15 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add15\"" {  } { { "division.v" "Add15" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add17\"" {  } { { "division.v" "Add17" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add19 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add19\"" {  } { { "division.v" "Add19" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add21 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add21\"" {  } { { "division.v" "Add21" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add23\"" {  } { { "division.v" "Add23" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add25\"" {  } { { "division.v" "Add25" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add27 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add27\"" {  } { { "division.v" "Add27" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add29\"" {  } { { "division.v" "Add29" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add31 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add31\"" {  } { { "division.v" "Add31" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add33 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add33\"" {  } { { "division.v" "Add33" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add35\"" {  } { { "division.v" "Add35" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add37 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add37\"" {  } { { "division.v" "Add37" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add39 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add39\"" {  } { { "division.v" "Add39" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add41\"" {  } { { "division.v" "Add41" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add43 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add43\"" {  } { { "division.v" "Add43" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add45 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add45\"" {  } { { "division.v" "Add45" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add47\"" {  } { { "division.v" "Add47" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add49 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add49\"" {  } { { "division.v" "Add49" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add51 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add51\"" {  } { { "division.v" "Add51" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add53\"" {  } { { "division.v" "Add53" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add55 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add55\"" {  } { { "division.v" "Add55" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add57 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add57\"" {  } { { "division.v" "Add57" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add59\"" {  } { { "division.v" "Add59" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add61 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add61\"" {  } { { "division.v" "Add61" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790790 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1679090790790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:memory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ram:memory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:memory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ram:memory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090790841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090790841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090790841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090790841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090790841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090790841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090790841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090790841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090790841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/system.ram0_ram_1d0cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/system.ram0_ram_1d0cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090790841 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679090790841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7d81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7d81 " "Found entity 1: altsyncram_7d81" {  } { { "db/altsyncram_7d81.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_7d81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090790900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090790900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:logic_unit\|division:div_instance\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"ALU:logic_unit\|division:div_instance\|lpm_add_sub:Add3\"" {  } { { "division.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090790988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:logic_unit\|division:div_instance\|lpm_add_sub:Add3 " "Instantiated megafunction \"ALU:logic_unit\|division:div_instance\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090790989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090790989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090790989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679090790989 ""}  } { { "division.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679090790989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hui " "Found entity 1: add_sub_hui" {  } { { "db/add_sub_hui.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/add_sub_hui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679090791042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679090791042 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[0\] GND " "Pin \"BusMuxInOutport\[0\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[1\] GND " "Pin \"BusMuxInOutport\[1\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[2\] GND " "Pin \"BusMuxInOutport\[2\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[3\] GND " "Pin \"BusMuxInOutport\[3\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[4\] GND " "Pin \"BusMuxInOutport\[4\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[5\] GND " "Pin \"BusMuxInOutport\[5\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[6\] GND " "Pin \"BusMuxInOutport\[6\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[7\] GND " "Pin \"BusMuxInOutport\[7\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[8\] GND " "Pin \"BusMuxInOutport\[8\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[9\] GND " "Pin \"BusMuxInOutport\[9\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[10\] GND " "Pin \"BusMuxInOutport\[10\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[11\] GND " "Pin \"BusMuxInOutport\[11\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[12\] GND " "Pin \"BusMuxInOutport\[12\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[13\] GND " "Pin \"BusMuxInOutport\[13\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[14\] GND " "Pin \"BusMuxInOutport\[14\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[15\] GND " "Pin \"BusMuxInOutport\[15\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[16\] GND " "Pin \"BusMuxInOutport\[16\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[17\] GND " "Pin \"BusMuxInOutport\[17\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[18\] GND " "Pin \"BusMuxInOutport\[18\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[19\] GND " "Pin \"BusMuxInOutport\[19\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[20\] GND " "Pin \"BusMuxInOutport\[20\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[21\] GND " "Pin \"BusMuxInOutport\[21\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[22\] GND " "Pin \"BusMuxInOutport\[22\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[23\] GND " "Pin \"BusMuxInOutport\[23\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[24\] GND " "Pin \"BusMuxInOutport\[24\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[25\] GND " "Pin \"BusMuxInOutport\[25\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[26\] GND " "Pin \"BusMuxInOutport\[26\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[27\] GND " "Pin \"BusMuxInOutport\[27\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[28\] GND " "Pin \"BusMuxInOutport\[28\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[29\] GND " "Pin \"BusMuxInOutport\[29\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[30\] GND " "Pin \"BusMuxInOutport\[30\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[31\] GND " "Pin \"BusMuxInOutport\[31\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679090797936 "|datapath|BusMuxInOutport[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1679090797936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679090798227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374/system-design/System-Design/output_files/system.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374/system-design/System-Design/output_files/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1679090802795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679090803220 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090803220 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONin " "No output dependent on input pin \"CONin\"" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090803586 "|datapath|CONin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IncPC " "No output dependent on input pin \"IncPC\"" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679090803586 "|datapath|IncPC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1679090803586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7983 " "Implemented 7983 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "62 " "Implemented 62 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679090803587 ""} { "Info" "ICUT_CUT_TM_OPINS" "911 " "Implemented 911 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679090803587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6978 " "Implemented 6978 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679090803587 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679090803587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679090803587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679090803635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 18:06:43 2023 " "Processing ended: Fri Mar 17 18:06:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679090803635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679090803635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679090803635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679090803635 ""}
