T_1 F_1 ( void )\r\n{\r\nunsigned short V_1 ;\r\nchar V_2 ;\r\nT_1 V_3 ;\r\nV_1 = V_4 ;\r\nV_2 = V_5 ;\r\nif ( V_1 == 0x718 )\r\nV_3 = V_6 ;\r\nelse if ( V_1 == 0x750 ) {\r\nV_3 = V_7 ;\r\nif ( V_2 == V_8 )\r\nV_3 = V_9 ;\r\n} else\r\nV_3 = V_10 ;\r\nreturn V_3 ;\r\n}\r\nstatic unsigned int F_2 ( void )\r\n{\r\nunsigned int V_11 ;\r\nunsigned int V_12 , V_13 , V_14 , V_15 ;\r\nif ( F_1 () == V_9 )\r\nreturn F_3 ( 130 ) ;\r\nV_11 = F_4 ( V_16 ) ;\r\nV_12 = F_5 ( V_11 , V_17 , V_12 ) ;\r\nV_13 = F_5 ( V_11 , V_17 , V_13 ) ;\r\nV_14 = F_5 ( V_11 , V_17 , V_14 ) ;\r\nV_15 = F_5 ( V_11 , V_17 , V_15 ) ;\r\nreturn V_18 * V_12 / V_13 / ( 1 << V_14 ) / ( 1 << V_15 ) ;\r\n}\r\nstatic void F_6 ( unsigned int V_19 )\r\n{\r\nT_2 V_20 ;\r\nunsigned int V_21 ;\r\nif ( F_1 () == V_9 )\r\nreturn;\r\nif ( V_19 ) {\r\nV_20 . V_22 = V_18 ;\r\nV_20 . V_23 = V_24 ;\r\nV_21 = F_7 ( V_19 , & V_20 ) ;\r\nF_8 ( V_16 , F_9 ( & V_20 ) ) ;\r\n}\r\n}\r\nstatic void F_10 ( unsigned int V_19 )\r\n{\r\nunsigned int V_25 , V_26 ;\r\nif ( F_1 () == V_9 )\r\nreturn;\r\nif ( V_19 ) {\r\nif ( V_19 > F_3 ( 336 ) )\r\nV_19 = F_3 ( 336 ) ;\r\nV_26 = F_11 ( F_2 () , V_19 ) ;\r\nV_25 = F_4 ( V_27 ) ;\r\nswitch ( V_26 ) {\r\ndefault:\r\ncase 1 :\r\nV_25 = F_12 ( V_25 , V_27 , V_28 , V_29 ) ;\r\nbreak;\r\ncase 2 :\r\nV_25 = F_12 ( V_25 , V_27 , V_28 , V_30 ) ;\r\nbreak;\r\ncase 3 :\r\nV_25 = F_12 ( V_25 , V_27 , V_28 , V_31 ) ;\r\nbreak;\r\ncase 4 :\r\nV_25 = F_12 ( V_25 , V_27 , V_28 , V_32 ) ;\r\nbreak;\r\n}\r\nF_13 ( V_25 ) ;\r\n}\r\n}\r\nstatic void F_14 ( unsigned int V_19 )\r\n{\r\nunsigned int V_25 , V_26 ;\r\nif ( F_1 () == V_9 )\r\nreturn;\r\nif ( V_19 ) {\r\nif ( V_19 > F_3 ( 190 ) )\r\nV_19 = F_3 ( 190 ) ;\r\nV_26 = F_11 ( F_2 () , V_19 ) ;\r\nV_25 = F_4 ( V_27 ) ;\r\nswitch ( V_26 ) {\r\ndefault:\r\ncase 3 :\r\nV_25 = F_12 ( V_25 , V_27 , V_33 , V_31 ) ;\r\nbreak;\r\ncase 4 :\r\nV_25 = F_12 ( V_25 , V_27 , V_33 , V_32 ) ;\r\nbreak;\r\ncase 6 :\r\nV_25 = F_12 ( V_25 , V_27 , V_33 , V_34 ) ;\r\nbreak;\r\ncase 8 :\r\nV_25 = F_12 ( V_25 , V_27 , V_33 , V_35 ) ;\r\nbreak;\r\n}\r\nF_13 ( V_25 ) ;\r\n}\r\n}\r\nunsigned int F_15 ( void )\r\n{\r\nunsigned int V_36 ;\r\nunsigned int V_37 ;\r\nif ( F_1 () == V_9 )\r\nreturn V_38 ;\r\nV_36 = F_4 ( V_39 ) ;\r\nV_36 = F_12 ( V_36 , V_39 , V_40 , V_41 ) ;\r\nF_8 ( V_39 , V_36 ) ;\r\nV_36 = F_5 ( F_4 ( V_42 ) , V_42 , V_43 ) ;\r\nswitch ( V_36 ) {\r\ncase V_44 :\r\nV_37 = V_45 ; break;\r\ncase V_46 :\r\nV_37 = V_47 ; break;\r\ncase V_48 :\r\nV_37 = V_49 ; break;\r\ncase V_50 :\r\nV_37 = V_38 ; break;\r\ndefault:\r\nV_37 = 0 ;\r\nbreak;\r\n}\r\nreturn V_37 ;\r\n}\r\nint F_16 ( T_3 * V_51 )\r\n{\r\nunsigned int V_25 ;\r\nif ( V_51 -> V_52 != 0 )\r\nV_51 -> V_52 = 0 ;\r\nF_17 ( V_51 -> V_52 ) ;\r\nV_25 = F_4 ( V_27 ) ;\r\nV_25 = F_12 ( V_25 , V_27 , V_53 , V_41 ) ;\r\nV_25 = F_12 ( V_25 , V_27 , V_54 , V_41 ) ;\r\nF_13 ( V_25 ) ;\r\nif ( F_1 () != V_9 ) {\r\nV_25 = F_4 ( V_55 ) ;\r\nV_25 = F_12 ( V_25 , V_55 , V_56 , V_57 ) ;\r\nV_25 = F_12 ( V_25 , V_55 , V_58 , V_59 ) ;\r\nF_8 ( V_55 , V_25 ) ;\r\n} else {\r\n#if F_18 ( V_60 ) || F_18 ( V_61 )\r\nF_19 ( 0x88 , 0x3d4 ) ;\r\nF_19 ( 0x06 , 0x3d5 ) ;\r\n#endif\r\n}\r\nF_6 ( F_3 ( ( unsigned int ) V_51 -> V_62 ) ) ;\r\nF_10 ( F_3 ( V_51 -> V_63 ) ) ;\r\nF_14 ( F_3 ( V_51 -> V_64 ) ) ;\r\nif ( V_51 -> V_65 == 1 ) {\r\nV_25 = F_4 ( V_42 ) ;\r\nV_25 = F_12 ( V_25 , V_42 , V_66 , V_67 ) ;\r\nF_8 ( V_42 , V_25 ) ;\r\nV_25 = F_12 ( V_25 , V_42 , V_66 , V_68 ) ;\r\nF_8 ( V_42 , V_25 ) ;\r\n}\r\nif ( V_51 -> V_69 == 1 ) {\r\nF_20 ( 0 ) ;\r\nV_25 = F_4 ( V_70 ) ;\r\nV_25 = F_12 ( V_25 , V_70 , V_71 , V_72 ) ;\r\nF_8 ( V_70 , V_25 ) ;\r\nV_25 = F_4 ( V_73 ) ;\r\nV_25 = F_12 ( V_25 , V_73 , V_71 , V_72 ) ;\r\nF_8 ( V_73 , V_25 ) ;\r\nV_25 = F_4 ( V_74 ) ;\r\nV_25 = F_12 ( V_25 , V_74 , V_71 , V_72 ) ;\r\nF_8 ( V_74 , V_25 ) ;\r\nV_25 = F_4 ( V_75 ) ;\r\nV_25 = F_12 ( V_25 , V_75 , V_76 , ABORT ) ;\r\nF_8 ( V_75 , V_25 ) ;\r\nF_21 ( 0 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nunsigned int F_7 ( unsigned int V_77 , T_2 * V_20 )\r\n{\r\nint V_13 , V_12 , V_78 , V_79 ;\r\nint V_80 ;\r\nunsigned int V_81 , V_82 , V_83 , V_84 ;\r\nunsigned int V_85 , V_86 ;\r\nunsigned int V_87 , V_88 ;\r\nconst int V_89 = 3 ;\r\nint V_90 ;\r\nif ( F_1 () == V_9 ) {\r\nreturn V_77 ;\r\n}\r\nV_88 = 0 ;\r\nV_80 = ~ 0 ;\r\nV_86 = V_77 / 1000 ;\r\nV_85 = V_20 -> V_22 / 1000 ;\r\nif ( V_20 -> V_23 == V_24 )\r\nV_90 = 3 ;\r\nfor ( V_13 = 15 ; V_13 > 1 ; V_13 -- ) {\r\nV_81 = V_13 * V_86 ;\r\nV_82 = V_81 / V_85 ;\r\nV_83 = V_81 % V_85 ;\r\nV_84 = ( V_83 * 10000 / V_85 ) ;\r\nfor ( V_79 = V_90 ; V_79 >= 0 ; V_79 -- ) {\r\nV_78 = ( 1 << V_79 ) ;\r\nV_12 = V_82 * V_78 ;\r\nV_12 += V_84 * V_78 / 10000 ;\r\nV_12 += ( V_84 * V_78 % 10000 ) > 5000 ? 1 : 0 ;\r\nif ( V_12 < 256 && V_12 > 0 ) {\r\nunsigned int V_91 ;\r\nV_87 = V_20 -> V_22 * V_12 / V_13 / V_78 ;\r\nV_91 = F_22 ( V_87 , V_77 ) ;\r\nif ( V_91 < V_80 ) {\r\nV_20 -> V_12 = V_12 ;\r\nV_20 -> V_13 = V_13 ;\r\nV_20 -> V_15 = 0 ;\r\nif ( V_79 > V_89 )\r\nV_20 -> V_15 = V_79 - V_89 ;\r\nV_20 -> V_14 = V_79 - V_20 -> V_15 ;\r\nV_80 = V_91 ;\r\nV_88 = V_87 ;\r\n}\r\n}\r\n}\r\n}\r\nreturn V_88 ;\r\n}\r\nunsigned int F_9 ( T_2 * V_92 )\r\n{\r\nunsigned int V_93 = 0 ;\r\nV_93 =\r\nF_12 ( 0 , V_17 , V_94 , V_95 )\r\n| F_12 ( 0 , V_17 , V_96 , V_41 )\r\n| F_12 ( 0 , V_17 , V_97 , V_98 )\r\n#ifndef F_23\r\n| F_24 ( 0 , V_17 , V_15 , V_92 -> V_15 )\r\n#endif\r\n| F_24 ( 0 , V_17 , V_14 , V_92 -> V_14 )\r\n| F_24 ( 0 , V_17 , V_13 , V_92 -> V_13 )\r\n| F_24 ( 0 , V_17 , V_12 , V_92 -> V_12 ) ;\r\nreturn V_93 ;\r\n}
