// Seed: 731014931
module module_0 (
    input uwire id_0,
    input wor id_1,
    output wire id_2,
    input uwire id_3,
    output tri id_4,
    output supply1 id_5
    , id_8,
    input tri id_6
);
  always @(posedge "" & 1'b0 or posedge id_8) begin
    if (1)
      if (id_8) id_8 = 1;
      else assert (id_3);
  end
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input  wand id_2,
    input  tri  id_3,
    input  tri0 id_4,
    output tri1 id_5,
    output tri1 id_6
);
  tri id_8 = 1;
  module_0(
      id_2, id_2, id_5, id_2, id_6, id_6, id_3
  );
endmodule
