# Transaction Level Verilog Exercises

This is just a repo of me goofing around with TLV.

Compile tlv files to Verilog with:
```
sandpiper-saas --hdl verilog -i fulladder.tlv --outdir ./output -o fulladder.v
```
