<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////opt/Xilinx/13.3/ISE_DS/ISE/xpla3/data/xmlReportxpla3.dtd">
<document><ascFile>counter.rpt</ascFile><devFile>/opt/Xilinx/13.3/ISE_DS/ISE/xpla3/data/xcr3064xl.chp</devFile><mfdFile>counter.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunner_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 1-28-2012" design="counter" device="XCR3064XL" eqnType="1" pkg="VQ44" speed="-6" status="1" statusStr="Successful" swVersion="O.76xd" time="  7:35PM" version="1.0"/><inputs id="RST"/><inputs id="xPUP_0"/><global_inputs id="CLK" use="GCK"/><pin id="FB1_MC1_PIN35" pinnum="35" signal="Q3_SPECSIG" use="O"/><pin id="FB1_MC2_PIN34" pinnum="34" signal="Q2_SPECSIG" use="O"/><pin id="FB1_MC8_PIN33" pinnum="33" signal="Q1_SPECSIG" use="O"/><pin id="FB1_MC9_PIN32" pinnum="32"/><pin id="FB1_MC10_PIN31" pinnum="31" signal="Q0_SPECSIG" use="O"/><pin id="FB1_MC11_PIN30" pinnum="30" signal="RST" use="I"/><pin id="FB1_MC14_PIN28" pinnum="28"/><pin id="FB1_MC15_PIN27" pinnum="27"/><pin id="FB2_MC1_PIN42" pinnum="42"/><pin id="FB2_MC2_PIN43" pinnum="43"/><pin id="FB2_MC3_PIN44" pinnum="44"/><pin id="FB2_MC9_PIN1" pinnum="1"/><pin id="FB2_MC10_PIN2" pinnum="2"/><pin id="FB2_MC11_PIN3" pinnum="3"/><pin id="FB2_MC14_PIN5" pinnum="5"/><pin id="FB2_MC15_PIN6" pinnum="6"/><pin id="FB3_MC1_PIN26" pinnum="26"/><pin id="FB3_MC2_PIN25" pinnum="25"/><pin id="FB3_MC4_PIN23" pinnum="23"/><pin id="FB3_MC9_PIN22" pinnum="22"/><pin id="FB3_MC10_PIN21" pinnum="21"/><pin id="FB3_MC11_PIN20" pinnum="20"/><pin id="FB3_MC12_PIN19" pinnum="19"/><pin id="FB3_MC13_PIN18" pinnum="18"/><pin id="FB4_MC1_PIN7" pinnum="7"/><pin id="FB4_MC2_PIN8" pinnum="8"/><pin id="FB4_MC4_PIN10" pinnum="10"/><pin id="FB4_MC5_PIN11" pinnum="11"/><pin id="FB4_MC9_PIN12" pinnum="12"/><pin id="FB4_MC10_PIN13" pinnum="13"/><pin id="FB4_MC11_PIN14" pinnum="14"/><pin id="FB4_MC12_PIN15" pinnum="15"/><pin id="GLOBAL_PIN1" pinnum="40" signal="CLK" use="GCK"/><fblock id="FB1" pinUse="5"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN35" sigUse="4" signal="Q3_SPECSIG"><eq_pterm ptindx="FB1_8"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN34" sigUse="3" signal="Q2_SPECSIG"><eq_pterm ptindx="FB1_10"/></macrocell><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5"/><macrocell id="FB1_MC6"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN33" sigUse="2" signal="Q1_SPECSIG"><eq_pterm ptindx="FB1_22"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN32"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN31" sigUse="1" signal="Q0_SPECSIG"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN30"/><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN28"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN27"/><macrocell id="FB1_MC16"/><fbinput id="FB1_I1" signal="Q0_SPECSIG"/><fbinput id="FB1_I2" signal="Q1_SPECSIG"/><fbinput id="FB1_I3" signal="Q2_SPECSIG"/><fbinput id="FB1_I4" signal="RST"/><PAL><pterm id="FB1_0"><signal id="RST" negated="ON"/></pterm><pterm id="FB1_8"><signal id="Q0_SPECSIG"/><signal id="Q1_SPECSIG"/><signal id="Q2_SPECSIG"/></pterm><pterm id="FB1_10"><signal id="Q0_SPECSIG"/><signal id="Q1_SPECSIG"/></pterm><pterm id="FB1_22"><signal id="Q0_SPECSIG"/></pterm></PAL><bct id="FB1_bct0" use="sr"><eq_pterm ptindx="FB1_0"/></bct><bct id="FB1_bct1" use=""/><bct id="FB1_bct2" use=""/><bct id="FB1_bct3" use=""/><bct id="FB1_bct4" use=""/><bct id="FB1_bct5" use=""/><bct id="FB1_bct6" use=""/><bct id="FB1_bct7" use=""/><equation id="Q3_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_8"/></d1><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB1_0"/></reset><prld ptindx="GND"/></equation><equation id="Q2_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_10"/></d1><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB1_0"/></reset><prld ptindx="GND"/></equation><equation id="Q1_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_22"/></d1><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB1_0"/></reset><prld ptindx="GND"/></equation><equation id="Q0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="CLK"/></clk><reset><eq_pterm ptindx="FB1_0"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB2" pinUse="0"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN42"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN43"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN44"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5"/><macrocell id="FB2_MC6"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN1"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN2"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN3"/><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN5"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN6"/><macrocell id="FB2_MC16"/><PAL/><bct id="FB2_bct0" use=""/><bct id="FB2_bct1" use=""/><bct id="FB2_bct2" use=""/><bct id="FB2_bct3" use=""/><bct id="FB2_bct4" use=""/><bct id="FB2_bct5" use=""/><bct id="FB2_bct6" use=""/><bct id="FB2_bct7" use=""/></fblock><fblock id="FB3" pinUse="0"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN26"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN25"/><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4" pin="FB3_MC4_PIN23"/><macrocell id="FB3_MC5"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN22"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN21"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN20"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN19"/><macrocell id="FB3_MC13" pin="FB3_MC13_PIN18"/><macrocell id="FB3_MC14"/><macrocell id="FB3_MC15"/><macrocell id="FB3_MC16"/><PAL/><bct id="FB3_bct0" use=""/><bct id="FB3_bct1" use=""/><bct id="FB3_bct2" use=""/><bct id="FB3_bct3" use=""/><bct id="FB3_bct4" use=""/><bct id="FB3_bct5" use=""/><bct id="FB3_bct6" use=""/><bct id="FB3_bct7" use=""/></fblock><fblock id="FB4" pinUse="0"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN7"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN8"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN10"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN11"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9" pin="FB4_MC9_PIN12"/><macrocell id="FB4_MC10" pin="FB4_MC10_PIN13"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN14"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN15"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14"/><macrocell id="FB4_MC15"/><macrocell id="FB4_MC16"/><PAL/><bct id="FB4_bct0" use=""/><bct id="FB4_bct1" use=""/><bct id="FB4_bct2" use=""/><bct id="FB4_bct3" use=""/><bct id="FB4_bct4" use=""/><bct id="FB4_bct5" use=""/><bct id="FB4_bct6" use=""/><bct id="FB4_bct7" use=""/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'counter.ise'.</warning></messages><compOpts blkfanin="38" exhaust="OFF" fbnand="OFF" ignorets="OFF" inputs="32" inreg="ON" isp="ON" keepio="OFF" loc="ON" mlopt="ON" nouct="OFF" optimize="DENSITY" part="xcr3064xl-6-VQ44" prld="LOW" pterms="28" slew="FAST" terminate="FLOAT" unused="PULLUP" wysiwyg="OFF"/><specSig signal="Q3_SPECSIG" value="Q&lt;3&gt;"/><specSig signal="Q2_SPECSIG" value="Q&lt;2&gt;"/><specSig signal="Q1_SPECSIG" value="Q&lt;1&gt;"/><specSig signal="Q0_SPECSIG" value="Q&lt;0&gt;"/></document>
