$date
	Mon Mar 28 18:22:03 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$scope module test02_instance $end
$var wire 1 ! _net_3 $end
$var wire 1 " _reg_4_goin $end
$var wire 1 # _reg_5_goin $end
$var wire 1 $ _reg_5_goto $end
$var wire 1 % m_clock $end
$var wire 1 & p_reset $end
$var wire 1 ' start $end
$var wire 1 ( _net_9 $end
$var wire 1 ) _net_8 $end
$var wire 4 * _net_2 [3:0] $end
$var reg 1 + _reg_4 $end
$var reg 1 , _reg_5 $end
$var reg 1 - _reg_6 $end
$var reg 8 . a [7:0] $end
$var reg 1 / f $end
$var reg 4 0 loop [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 0
0/
bx .
0-
0,
0+
bx *
x)
x(
1'
1&
0%
0$
0#
0"
1!
$end
#1
b101111 .
1%
#2
0%
0&
#3
1(
b1 *
1#
1$
0'
0!
0)
0"
1/
1,
1%
#4
0%
#5
b10 *
b1 0
1%
#6
0%
#7
b11 *
b10 0
1%
#8
0%
#9
b100 *
b11 0
1%
#10
0%
#11
b101 *
b100 0
1%
#12
0%
#13
b110 *
b101 0
1%
#14
0%
#15
b111 *
b110 0
1%
#16
0%
#17
0$
0#
0(
b1000 *
b111 0
1%
#18
0%
#19
x(
bx *
x)
b1000 0
1+
0,
1%
#20
0%
#21
0+
1%
