
PWN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000010c4  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000430  20000000  004010c4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000bc  20000430  004014f4  00020430  2**2
                  ALLOC
  3 .stack        00003004  200004ec  004015b0  00020430  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00020430  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002045a  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000a718  00000000  00000000  000204b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001850  00000000  00000000  0002abcb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000043b5  00000000  00000000  0002c41b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000008e8  00000000  00000000  000307d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000828  00000000  00000000  000310b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00012f70  00000000  00000000  000318e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000950f  00000000  00000000  00044850  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00052de3  00000000  00000000  0004dd5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000013e4  00000000  00000000  000a0b44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200034f0 	.word	0x200034f0
  400004:	00400ab9 	.word	0x00400ab9
  400008:	00400ab5 	.word	0x00400ab5
  40000c:	00400ab5 	.word	0x00400ab5
  400010:	00400ab5 	.word	0x00400ab5
  400014:	00400ab5 	.word	0x00400ab5
  400018:	00400ab5 	.word	0x00400ab5
	...
  40002c:	00400ab5 	.word	0x00400ab5
  400030:	00400ab5 	.word	0x00400ab5
  400034:	00000000 	.word	0x00000000
  400038:	00400ab5 	.word	0x00400ab5
  40003c:	00400ab5 	.word	0x00400ab5
  400040:	00400ab5 	.word	0x00400ab5
  400044:	00400ab5 	.word	0x00400ab5
  400048:	00400ab5 	.word	0x00400ab5
  40004c:	00400ab5 	.word	0x00400ab5
  400050:	00400ab5 	.word	0x00400ab5
  400054:	00400ab5 	.word	0x00400ab5
  400058:	00400ab5 	.word	0x00400ab5
  40005c:	00400ab5 	.word	0x00400ab5
  400060:	00400ab5 	.word	0x00400ab5
  400064:	00400ab5 	.word	0x00400ab5
  400068:	00000000 	.word	0x00000000
  40006c:	00400939 	.word	0x00400939
  400070:	0040094d 	.word	0x0040094d
  400074:	00400961 	.word	0x00400961
  400078:	00400ab5 	.word	0x00400ab5
  40007c:	00400ab5 	.word	0x00400ab5
	...
  400088:	00400ab5 	.word	0x00400ab5
  40008c:	00400ab5 	.word	0x00400ab5
  400090:	00400ab5 	.word	0x00400ab5
  400094:	00400ab5 	.word	0x00400ab5
  400098:	00400ab5 	.word	0x00400ab5
  40009c:	00400e21 	.word	0x00400e21
  4000a0:	00400ab5 	.word	0x00400ab5
  4000a4:	00400ab5 	.word	0x00400ab5
  4000a8:	00400ab5 	.word	0x00400ab5
  4000ac:	00400ab5 	.word	0x00400ab5
  4000b0:	00400ab5 	.word	0x00400ab5
  4000b4:	00400e45 	.word	0x00400e45
  4000b8:	00400ab5 	.word	0x00400ab5
  4000bc:	00400ab5 	.word	0x00400ab5
  4000c0:	00400ab5 	.word	0x00400ab5
  4000c4:	00400ab5 	.word	0x00400ab5
  4000c8:	00400ab5 	.word	0x00400ab5

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000430 	.word	0x20000430
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004010c4 	.word	0x004010c4

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	20000434 	.word	0x20000434
  40011c:	004010c4 	.word	0x004010c4
  400120:	004010c4 	.word	0x004010c4
  400124:	00000000 	.word	0x00000000

00400128 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400128:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  40012a:	2401      	movs	r4, #1
  40012c:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  40012e:	2500      	movs	r5, #0
  400130:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400132:	f240 2402 	movw	r4, #514	; 0x202
  400136:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  40013a:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  40013e:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400142:	6844      	ldr	r4, [r0, #4]
  400144:	0052      	lsls	r2, r2, #1
  400146:	fbb1 f1f2 	udiv	r1, r1, r2
  40014a:	1e4a      	subs	r2, r1, #1
  40014c:	0212      	lsls	r2, r2, #8
  40014e:	b292      	uxth	r2, r2
  400150:	4323      	orrs	r3, r4
  400152:	431a      	orrs	r2, r3
  400154:	6042      	str	r2, [r0, #4]
	return 0;
}
  400156:	4628      	mov	r0, r5
  400158:	bc30      	pop	{r4, r5}
  40015a:	4770      	bx	lr

0040015c <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  40015c:	6843      	ldr	r3, [r0, #4]
  40015e:	01d2      	lsls	r2, r2, #7
  400160:	b2d2      	uxtb	r2, r2
  400162:	4319      	orrs	r1, r3
  400164:	4311      	orrs	r1, r2
  400166:	6041      	str	r1, [r0, #4]
  400168:	4770      	bx	lr
  40016a:	bf00      	nop

0040016c <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  40016c:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  40016e:	6844      	ldr	r4, [r0, #4]
  400170:	0609      	lsls	r1, r1, #24
  400172:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
  400176:	4322      	orrs	r2, r4
  400178:	430a      	orrs	r2, r1
  40017a:	071b      	lsls	r3, r3, #28
  40017c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
  400180:	4313      	orrs	r3, r2
  400182:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  400184:	bc10      	pop	{r4}
  400186:	4770      	bx	lr

00400188 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400188:	2302      	movs	r3, #2
  40018a:	6003      	str	r3, [r0, #0]
  40018c:	4770      	bx	lr
  40018e:	bf00      	nop

00400190 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400190:	2301      	movs	r3, #1
  400192:	fa03 f101 	lsl.w	r1, r3, r1
  400196:	6101      	str	r1, [r0, #16]
  400198:	4770      	bx	lr
  40019a:	bf00      	nop

0040019c <adc_get_latest_value>:
 *
 * \return ADC latest value.
 */
uint32_t adc_get_latest_value(const Adc *p_adc)
{
	return p_adc->ADC_LCDR;
  40019c:	6a00      	ldr	r0, [r0, #32]
}
  40019e:	4770      	bx	lr

004001a0 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  4001a0:	6241      	str	r1, [r0, #36]	; 0x24
  4001a2:	4770      	bx	lr

004001a4 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  4001a4:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  4001a6:	4770      	bx	lr

004001a8 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4001a8:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4001aa:	0189      	lsls	r1, r1, #6
  4001ac:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4001ae:	2402      	movs	r4, #2
  4001b0:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4001b2:	f04f 31ff 	mov.w	r1, #4294967295
  4001b6:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4001b8:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4001ba:	605a      	str	r2, [r3, #4]
}
  4001bc:	bc10      	pop	{r4}
  4001be:	4770      	bx	lr

004001c0 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4001c0:	0189      	lsls	r1, r1, #6
  4001c2:	2305      	movs	r3, #5
  4001c4:	5043      	str	r3, [r0, r1]
  4001c6:	4770      	bx	lr

004001c8 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4001c8:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4001cc:	61ca      	str	r2, [r1, #28]
  4001ce:	4770      	bx	lr

004001d0 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4001d0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4001d4:	624a      	str	r2, [r1, #36]	; 0x24
  4001d6:	4770      	bx	lr

004001d8 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4001d8:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4001dc:	6a08      	ldr	r0, [r1, #32]
}
  4001de:	4770      	bx	lr

004001e0 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4001e0:	b4f0      	push	{r4, r5, r6, r7}
  4001e2:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4001e4:	2402      	movs	r4, #2
  4001e6:	9401      	str	r4, [sp, #4]
  4001e8:	2408      	movs	r4, #8
  4001ea:	9402      	str	r4, [sp, #8]
  4001ec:	2420      	movs	r4, #32
  4001ee:	9403      	str	r4, [sp, #12]
  4001f0:	2480      	movs	r4, #128	; 0x80
  4001f2:	9404      	str	r4, [sp, #16]
  4001f4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4001f6:	0be4      	lsrs	r4, r4, #15
  4001f8:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4001fa:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4001fe:	d81c      	bhi.n	40023a <tc_find_mck_divisor+0x5a>
  400200:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400202:	42a0      	cmp	r0, r4
  400204:	d21f      	bcs.n	400246 <tc_find_mck_divisor+0x66>
  400206:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400208:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  40020a:	f856 4f04 	ldr.w	r4, [r6, #4]!
  40020e:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400212:	0c27      	lsrs	r7, r4, #16
		if (ul_freq > ul_high) {
  400214:	4284      	cmp	r4, r0
  400216:	d312      	bcc.n	40023e <tc_find_mck_divisor+0x5e>
			return 0;
		} else if (ul_freq >= ul_low) {
  400218:	4287      	cmp	r7, r0
  40021a:	d915      	bls.n	400248 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  40021c:	3501      	adds	r5, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  40021e:	2d05      	cmp	r5, #5
  400220:	d1f3      	bne.n	40020a <tc_find_mck_divisor+0x2a>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400222:	2000      	movs	r0, #0
  400224:	e013      	b.n	40024e <tc_find_mck_divisor+0x6e>
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
  400226:	a906      	add	r1, sp, #24
  400228:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  40022c:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400230:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
  400232:	b133      	cbz	r3, 400242 <tc_find_mck_divisor+0x62>
		*p_ultcclks = ul_index;
  400234:	601d      	str	r5, [r3, #0]
	}

	return 1;
  400236:	2001      	movs	r0, #1
  400238:	e009      	b.n	40024e <tc_find_mck_divisor+0x6e>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
  40023a:	2000      	movs	r0, #0
  40023c:	e007      	b.n	40024e <tc_find_mck_divisor+0x6e>
  40023e:	2000      	movs	r0, #0
  400240:	e005      	b.n	40024e <tc_find_mck_divisor+0x6e>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
  400242:	2001      	movs	r0, #1
  400244:	e003      	b.n	40024e <tc_find_mck_divisor+0x6e>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400246:	2500      	movs	r5, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
  400248:	2a00      	cmp	r2, #0
  40024a:	d1ec      	bne.n	400226 <tc_find_mck_divisor+0x46>
  40024c:	e7f1      	b.n	400232 <tc_find_mck_divisor+0x52>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  40024e:	b006      	add	sp, #24
  400250:	bcf0      	pop	{r4, r5, r6, r7}
  400252:	4770      	bx	lr

00400254 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  400254:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400258:	6043      	str	r3, [r0, #4]
  40025a:	4770      	bx	lr

0040025c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  40025c:	b4f0      	push	{r4, r5, r6, r7}
  40025e:	b08c      	sub	sp, #48	; 0x30
  400260:	4607      	mov	r7, r0
  400262:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  400264:	ac01      	add	r4, sp, #4
  400266:	4d11      	ldr	r5, [pc, #68]	; (4002ac <pwm_clocks_generate+0x50>)
  400268:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40026a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40026c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40026e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400270:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  400274:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  400278:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  40027a:	2000      	movs	r0, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  40027c:	f852 3b04 	ldr.w	r3, [r2], #4
  400280:	fbb6 f3f3 	udiv	r3, r6, r3
  400284:	fbb3 f3f7 	udiv	r3, r3, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  400288:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  40028c:	d905      	bls.n	40029a <pwm_clocks_generate+0x3e>
			break;
		}
		ul_pre++;
  40028e:	3001      	adds	r0, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  400290:	280b      	cmp	r0, #11
  400292:	d1f3      	bne.n	40027c <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
  400294:	f64f 70ff 	movw	r0, #65535	; 0xffff
  400298:	e005      	b.n	4002a6 <pwm_clocks_generate+0x4a>
		}
		ul_pre++;
	} while (ul_pre < PWM_CLOCK_PRE_MAX);

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  40029a:	280a      	cmp	r0, #10
		return ul_div | (ul_pre << 8);
  40029c:	bf94      	ite	ls
  40029e:	ea43 2000 	orrls.w	r0, r3, r0, lsl #8
	} else {
		return PWM_INVALID_ARGUMENT;
  4002a2:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}
}
  4002a6:	b00c      	add	sp, #48	; 0x30
  4002a8:	bcf0      	pop	{r4, r5, r6, r7}
  4002aa:	4770      	bx	lr
  4002ac:	0040106c 	.word	0x0040106c

004002b0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  4002b0:	b570      	push	{r4, r5, r6, lr}
  4002b2:	4606      	mov	r6, r0
  4002b4:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  4002b6:	6808      	ldr	r0, [r1, #0]
  4002b8:	b140      	cbz	r0, 4002cc <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  4002ba:	6889      	ldr	r1, [r1, #8]
  4002bc:	4b0e      	ldr	r3, [pc, #56]	; (4002f8 <pwm_init+0x48>)
  4002be:	4798      	blx	r3
  4002c0:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
  4002c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4002c6:	4298      	cmp	r0, r3
  4002c8:	d101      	bne.n	4002ce <pwm_init+0x1e>
  4002ca:	e00e      	b.n	4002ea <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
  4002cc:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  4002ce:	6860      	ldr	r0, [r4, #4]
  4002d0:	b140      	cbz	r0, 4002e4 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  4002d2:	68a1      	ldr	r1, [r4, #8]
  4002d4:	4b08      	ldr	r3, [pc, #32]	; (4002f8 <pwm_init+0x48>)
  4002d6:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
  4002d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4002dc:	4298      	cmp	r0, r3
  4002de:	d007      	beq.n	4002f0 <pwm_init+0x40>
			return result;
		}

		clock |= (result << 16);
  4002e0:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
  4002e4:	6035      	str	r5, [r6, #0]
#endif
	return 0;
  4002e6:	2000      	movs	r0, #0
  4002e8:	bd70      	pop	{r4, r5, r6, pc}

	/* Clock A */
	if (clock_config->ul_clka != 0) {
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
		if (result == PWM_INVALID_ARGUMENT) {
			return result;
  4002ea:	f64f 70ff 	movw	r0, #65535	; 0xffff
  4002ee:	bd70      	pop	{r4, r5, r6, pc}
	/* Clock B */
	if (clock_config->ul_clkb != 0) {
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);

		if (result == PWM_INVALID_ARGUMENT) {
			return result;
  4002f0:	f64f 70ff 	movw	r0, #65535	; 0xffff
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
}
  4002f4:	bd70      	pop	{r4, r5, r6, pc}
  4002f6:	bf00      	nop
  4002f8:	0040025d 	.word	0x0040025d

004002fc <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  4002fc:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  4002fe:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  400300:	684a      	ldr	r2, [r1, #4]
  400302:	f002 020f 	and.w	r2, r2, #15
  400306:	8a8c      	ldrh	r4, [r1, #20]
  400308:	4322      	orrs	r2, r4
  40030a:	890c      	ldrh	r4, [r1, #8]
  40030c:	4322      	orrs	r2, r4
  40030e:	7a8c      	ldrb	r4, [r1, #10]
  400310:	ea42 2244 	orr.w	r2, r2, r4, lsl #9
  400314:	7d8c      	ldrb	r4, [r1, #22]
  400316:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  40031a:	7dcc      	ldrb	r4, [r1, #23]
  40031c:	ea42 4244 	orr.w	r2, r2, r4, lsl #17
  400320:	7e0c      	ldrb	r4, [r1, #24]
  400322:	ea42 4284 	orr.w	r2, r2, r4, lsl #18
  400326:	eb00 1443 	add.w	r4, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  40032a:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  40032e:	68ca      	ldr	r2, [r1, #12]
  400330:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  400334:	690a      	ldr	r2, [r1, #16]
  400336:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
  40033a:	7d8a      	ldrb	r2, [r1, #22]
  40033c:	b13a      	cbz	r2, 40034e <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
  40033e:	8b8c      	ldrh	r4, [r1, #28]
  400340:	8b4a      	ldrh	r2, [r1, #26]
  400342:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
  400346:	eb00 1443 	add.w	r4, r0, r3, lsl #5
  40034a:	f8c4 2218 	str.w	r2, [r4, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
  40034e:	6c84      	ldr	r4, [r0, #72]	; 0x48
  400350:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  400354:	409a      	lsls	r2, r3
  400356:	43d2      	mvns	r2, r2
  400358:	ea04 0502 	and.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  40035c:	7fcc      	ldrb	r4, [r1, #31]
  40035e:	fa04 f603 	lsl.w	r6, r4, r3
  400362:	7f8c      	ldrb	r4, [r1, #30]
  400364:	409c      	lsls	r4, r3
  400366:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  40036a:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
  40036c:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
  40036e:	6c44      	ldr	r4, [r0, #68]	; 0x44
  400370:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  400372:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
  400376:	fa04 f503 	lsl.w	r5, r4, r3
  40037a:	f891 4020 	ldrb.w	r4, [r1, #32]
  40037e:	409c      	lsls	r4, r3
  400380:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  400384:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
  400386:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
  400388:	2201      	movs	r2, #1
  40038a:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
  40038c:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
  400390:	b11c      	cbz	r4, 40039a <pwm_channel_init+0x9e>
		p_pwm->PWM_SCM |= channel;
  400392:	6a04      	ldr	r4, [r0, #32]
  400394:	4314      	orrs	r4, r2
  400396:	6204      	str	r4, [r0, #32]
  400398:	e003      	b.n	4003a2 <pwm_channel_init+0xa6>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
  40039a:	6a04      	ldr	r4, [r0, #32]
  40039c:	ea24 0402 	bic.w	r4, r4, r2
  4003a0:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
  4003a2:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
  4003a6:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
  4003a8:	6e84      	ldr	r4, [r0, #104]	; 0x68
  4003aa:	bf0c      	ite	eq
  4003ac:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
  4003ae:	4394      	bicne	r4, r2
  4003b0:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
  4003b2:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
  4003b6:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
  4003b8:	6e84      	ldr	r4, [r0, #104]	; 0x68
  4003ba:	bf0c      	ite	eq
  4003bc:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
  4003c0:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
  4003c4:	6682      	str	r2, [r0, #104]	; 0x68
		p_pwm->PWM_FPE2 = fault_enable_reg;
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
  4003c6:	00db      	lsls	r3, r3, #3
	fault_enable_reg = p_pwm->PWM_FPE;
  4003c8:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
	fault_enable_reg &= ~(0xFF << ch_num);
  4003ca:	22ff      	movs	r2, #255	; 0xff
  4003cc:	409a      	lsls	r2, r3
  4003ce:	ea24 0202 	bic.w	r2, r4, r2
	fault_enable_reg |= ((p_channel->fault_id) << ch_num);
  4003d2:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
  4003d6:	fa01 f303 	lsl.w	r3, r1, r3
  4003da:	4313      	orrs	r3, r2
	p_pwm->PWM_FPE = fault_enable_reg;
  4003dc:	66c3      	str	r3, [r0, #108]	; 0x6c
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
  4003de:	2000      	movs	r0, #0
  4003e0:	bc70      	pop	{r4, r5, r6}
  4003e2:	4770      	bx	lr

004003e4 <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  4003e4:	690b      	ldr	r3, [r1, #16]
  4003e6:	4293      	cmp	r3, r2
  4003e8:	d307      	bcc.n	4003fa <pwm_channel_update_duty+0x16>
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;
  4003ea:	680b      	ldr	r3, [r1, #0]
		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
  4003ec:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
  4003ee:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  4003f2:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
  4003f6:	2000      	movs	r0, #0
  4003f8:	4770      	bx	lr
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
  4003fa:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  4003fe:	4770      	bx	lr

00400400 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
  400400:	2301      	movs	r3, #1
  400402:	fa03 f101 	lsl.w	r1, r3, r1
  400406:	6041      	str	r1, [r0, #4]
  400408:	4770      	bx	lr
  40040a:	bf00      	nop

0040040c <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  40040c:	2301      	movs	r3, #1
  40040e:	fa03 f101 	lsl.w	r1, r3, r1
  400412:	6081      	str	r1, [r0, #8]
  400414:	4770      	bx	lr
  400416:	bf00      	nop

00400418 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400418:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40041a:	480e      	ldr	r0, [pc, #56]	; (400454 <sysclk_init+0x3c>)
  40041c:	4b0e      	ldr	r3, [pc, #56]	; (400458 <sysclk_init+0x40>)
  40041e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400420:	213e      	movs	r1, #62	; 0x3e
  400422:	2000      	movs	r0, #0
  400424:	4b0d      	ldr	r3, [pc, #52]	; (40045c <sysclk_init+0x44>)
  400426:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400428:	4c0d      	ldr	r4, [pc, #52]	; (400460 <sysclk_init+0x48>)
  40042a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40042c:	2800      	cmp	r0, #0
  40042e:	d0fc      	beq.n	40042a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400430:	4b0c      	ldr	r3, [pc, #48]	; (400464 <sysclk_init+0x4c>)
  400432:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400434:	4a0c      	ldr	r2, [pc, #48]	; (400468 <sysclk_init+0x50>)
  400436:	4b0d      	ldr	r3, [pc, #52]	; (40046c <sysclk_init+0x54>)
  400438:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40043a:	4c0d      	ldr	r4, [pc, #52]	; (400470 <sysclk_init+0x58>)
  40043c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40043e:	2800      	cmp	r0, #0
  400440:	d0fc      	beq.n	40043c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400442:	2010      	movs	r0, #16
  400444:	4b0b      	ldr	r3, [pc, #44]	; (400474 <sysclk_init+0x5c>)
  400446:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400448:	4b0b      	ldr	r3, [pc, #44]	; (400478 <sysclk_init+0x60>)
  40044a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40044c:	4801      	ldr	r0, [pc, #4]	; (400454 <sysclk_init+0x3c>)
  40044e:	4b02      	ldr	r3, [pc, #8]	; (400458 <sysclk_init+0x40>)
  400450:	4798      	blx	r3
  400452:	bd10      	pop	{r4, pc}
  400454:	07270e00 	.word	0x07270e00
  400458:	00400c7d 	.word	0x00400c7d
  40045c:	004009dd 	.word	0x004009dd
  400460:	00400a31 	.word	0x00400a31
  400464:	00400a41 	.word	0x00400a41
  400468:	20133f01 	.word	0x20133f01
  40046c:	400e0400 	.word	0x400e0400
  400470:	00400a51 	.word	0x00400a51
  400474:	00400975 	.word	0x00400975
  400478:	00400b69 	.word	0x00400b69

0040047c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  40047c:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40047e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400482:	4b46      	ldr	r3, [pc, #280]	; (40059c <board_init+0x120>)
  400484:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400486:	200b      	movs	r0, #11
  400488:	4c45      	ldr	r4, [pc, #276]	; (4005a0 <board_init+0x124>)
  40048a:	47a0      	blx	r4
  40048c:	200c      	movs	r0, #12
  40048e:	47a0      	blx	r4
  400490:	200d      	movs	r0, #13
  400492:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400494:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400498:	2013      	movs	r0, #19
  40049a:	4c42      	ldr	r4, [pc, #264]	; (4005a4 <board_init+0x128>)
  40049c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40049e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4004a2:	2014      	movs	r0, #20
  4004a4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4004a6:	4940      	ldr	r1, [pc, #256]	; (4005a8 <board_init+0x12c>)
  4004a8:	2023      	movs	r0, #35	; 0x23
  4004aa:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4004ac:	493f      	ldr	r1, [pc, #252]	; (4005ac <board_init+0x130>)
  4004ae:	204c      	movs	r0, #76	; 0x4c
  4004b0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4004b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4004b6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4004ba:	483d      	ldr	r0, [pc, #244]	; (4005b0 <board_init+0x134>)
  4004bc:	4b3d      	ldr	r3, [pc, #244]	; (4005b4 <board_init+0x138>)
  4004be:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  4004c0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004c4:	2000      	movs	r0, #0
  4004c6:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  4004c8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004cc:	2008      	movs	r0, #8
  4004ce:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  4004d0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004d4:	2052      	movs	r0, #82	; 0x52
  4004d6:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4004d8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004dc:	200c      	movs	r0, #12
  4004de:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4004e0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004e4:	200d      	movs	r0, #13
  4004e6:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4004e8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004ec:	200e      	movs	r0, #14
  4004ee:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  4004f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004f4:	200b      	movs	r0, #11
  4004f6:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  4004f8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004fc:	2015      	movs	r0, #21
  4004fe:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400500:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400504:	2016      	movs	r0, #22
  400506:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400508:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40050c:	2017      	movs	r0, #23
  40050e:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400510:	2017      	movs	r0, #23
  400512:	4b29      	ldr	r3, [pc, #164]	; (4005b8 <board_init+0x13c>)
  400514:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400516:	4d29      	ldr	r5, [pc, #164]	; (4005bc <board_init+0x140>)
  400518:	4629      	mov	r1, r5
  40051a:	2040      	movs	r0, #64	; 0x40
  40051c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  40051e:	4629      	mov	r1, r5
  400520:	2041      	movs	r0, #65	; 0x41
  400522:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400524:	4629      	mov	r1, r5
  400526:	2042      	movs	r0, #66	; 0x42
  400528:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  40052a:	4629      	mov	r1, r5
  40052c:	2043      	movs	r0, #67	; 0x43
  40052e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400530:	4629      	mov	r1, r5
  400532:	2044      	movs	r0, #68	; 0x44
  400534:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400536:	4629      	mov	r1, r5
  400538:	2045      	movs	r0, #69	; 0x45
  40053a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  40053c:	4629      	mov	r1, r5
  40053e:	2046      	movs	r0, #70	; 0x46
  400540:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400542:	4629      	mov	r1, r5
  400544:	2047      	movs	r0, #71	; 0x47
  400546:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400548:	4629      	mov	r1, r5
  40054a:	204b      	movs	r0, #75	; 0x4b
  40054c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  40054e:	4629      	mov	r1, r5
  400550:	2048      	movs	r0, #72	; 0x48
  400552:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400554:	4629      	mov	r1, r5
  400556:	204f      	movs	r0, #79	; 0x4f
  400558:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  40055a:	4629      	mov	r1, r5
  40055c:	2053      	movs	r0, #83	; 0x53
  40055e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400560:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400564:	204d      	movs	r0, #77	; 0x4d
  400566:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400568:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  40056c:	4629      	mov	r1, r5
  40056e:	2010      	movs	r0, #16
  400570:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400572:	4629      	mov	r1, r5
  400574:	2011      	movs	r0, #17
  400576:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400578:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40057c:	200c      	movs	r0, #12
  40057e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400580:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400584:	200d      	movs	r0, #13
  400586:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400588:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40058c:	200e      	movs	r0, #14
  40058e:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400590:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400594:	200b      	movs	r0, #11
  400596:	47a0      	blx	r4
  400598:	bd38      	pop	{r3, r4, r5, pc}
  40059a:	bf00      	nop
  40059c:	400e1450 	.word	0x400e1450
  4005a0:	00400a61 	.word	0x00400a61
  4005a4:	004006d1 	.word	0x004006d1
  4005a8:	28000079 	.word	0x28000079
  4005ac:	28000059 	.word	0x28000059
  4005b0:	400e0e00 	.word	0x400e0e00
  4005b4:	004007f5 	.word	0x004007f5
  4005b8:	004006b5 	.word	0x004006b5
  4005bc:	08000001 	.word	0x08000001

004005c0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4005c0:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4005c2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4005c6:	d02f      	beq.n	400628 <pio_set_peripheral+0x68>
  4005c8:	d807      	bhi.n	4005da <pio_set_peripheral+0x1a>
  4005ca:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4005ce:	d014      	beq.n	4005fa <pio_set_peripheral+0x3a>
  4005d0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4005d4:	d01e      	beq.n	400614 <pio_set_peripheral+0x54>
  4005d6:	b939      	cbnz	r1, 4005e8 <pio_set_peripheral+0x28>
  4005d8:	4770      	bx	lr
  4005da:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4005de:	d036      	beq.n	40064e <pio_set_peripheral+0x8e>
  4005e0:	d804      	bhi.n	4005ec <pio_set_peripheral+0x2c>
  4005e2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4005e6:	d029      	beq.n	40063c <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4005e8:	6042      	str	r2, [r0, #4]
  4005ea:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4005ec:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4005f0:	d02d      	beq.n	40064e <pio_set_peripheral+0x8e>
  4005f2:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4005f6:	d02a      	beq.n	40064e <pio_set_peripheral+0x8e>
  4005f8:	e7f6      	b.n	4005e8 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4005fa:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005fc:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005fe:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400600:	43d3      	mvns	r3, r2
  400602:	4021      	ands	r1, r4
  400604:	4019      	ands	r1, r3
  400606:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400608:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40060a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40060c:	4021      	ands	r1, r4
  40060e:	400b      	ands	r3, r1
  400610:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400612:	e01a      	b.n	40064a <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400614:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400616:	4313      	orrs	r3, r2
  400618:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40061a:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40061c:	6f43      	ldr	r3, [r0, #116]	; 0x74
  40061e:	400b      	ands	r3, r1
  400620:	ea23 0302 	bic.w	r3, r3, r2
  400624:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400626:	e7df      	b.n	4005e8 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400628:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40062a:	6f03      	ldr	r3, [r0, #112]	; 0x70
  40062c:	400b      	ands	r3, r1
  40062e:	ea23 0302 	bic.w	r3, r3, r2
  400632:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400634:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400636:	4313      	orrs	r3, r2
  400638:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40063a:	e7d5      	b.n	4005e8 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40063c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40063e:	4313      	orrs	r3, r2
  400640:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400642:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400644:	4313      	orrs	r3, r2
  400646:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400648:	e7ce      	b.n	4005e8 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40064a:	6042      	str	r2, [r0, #4]
}
  40064c:	bc10      	pop	{r4}
  40064e:	4770      	bx	lr

00400650 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400650:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400652:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400656:	bf14      	ite	ne
  400658:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40065a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40065c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400660:	bf14      	ite	ne
  400662:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400664:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400666:	f012 0f02 	tst.w	r2, #2
  40066a:	d002      	beq.n	400672 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  40066c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400670:	e004      	b.n	40067c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400672:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400676:	bf18      	it	ne
  400678:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40067c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40067e:	6001      	str	r1, [r0, #0]
  400680:	4770      	bx	lr
  400682:	bf00      	nop

00400684 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400684:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400686:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400688:	9c01      	ldr	r4, [sp, #4]
  40068a:	b10c      	cbz	r4, 400690 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  40068c:	6641      	str	r1, [r0, #100]	; 0x64
  40068e:	e000      	b.n	400692 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400690:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400692:	b10b      	cbz	r3, 400698 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400694:	6501      	str	r1, [r0, #80]	; 0x50
  400696:	e000      	b.n	40069a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400698:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40069a:	b10a      	cbz	r2, 4006a0 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  40069c:	6301      	str	r1, [r0, #48]	; 0x30
  40069e:	e000      	b.n	4006a2 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4006a0:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4006a2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4006a4:	6001      	str	r1, [r0, #0]
}
  4006a6:	bc10      	pop	{r4}
  4006a8:	4770      	bx	lr
  4006aa:	bf00      	nop

004006ac <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4006ac:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4006ae:	4770      	bx	lr

004006b0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4006b0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4006b2:	4770      	bx	lr

004006b4 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4006b4:	0943      	lsrs	r3, r0, #5
  4006b6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4006ba:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4006be:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4006c0:	f000 001f 	and.w	r0, r0, #31
  4006c4:	2201      	movs	r2, #1
  4006c6:	fa02 f000 	lsl.w	r0, r2, r0
  4006ca:	6358      	str	r0, [r3, #52]	; 0x34
  4006cc:	4770      	bx	lr
  4006ce:	bf00      	nop

004006d0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4006d0:	b570      	push	{r4, r5, r6, lr}
  4006d2:	b082      	sub	sp, #8
  4006d4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4006d6:	0943      	lsrs	r3, r0, #5
  4006d8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4006dc:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4006e0:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4006e2:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4006e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4006ea:	d047      	beq.n	40077c <pio_configure_pin+0xac>
  4006ec:	d809      	bhi.n	400702 <pio_configure_pin+0x32>
  4006ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4006f2:	d021      	beq.n	400738 <pio_configure_pin+0x68>
  4006f4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4006f8:	d02f      	beq.n	40075a <pio_configure_pin+0x8a>
  4006fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4006fe:	d16f      	bne.n	4007e0 <pio_configure_pin+0x110>
  400700:	e009      	b.n	400716 <pio_configure_pin+0x46>
  400702:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400706:	d055      	beq.n	4007b4 <pio_configure_pin+0xe4>
  400708:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40070c:	d052      	beq.n	4007b4 <pio_configure_pin+0xe4>
  40070e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400712:	d044      	beq.n	40079e <pio_configure_pin+0xce>
  400714:	e064      	b.n	4007e0 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400716:	f000 001f 	and.w	r0, r0, #31
  40071a:	2601      	movs	r6, #1
  40071c:	4086      	lsls	r6, r0
  40071e:	4632      	mov	r2, r6
  400720:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400724:	4620      	mov	r0, r4
  400726:	4b30      	ldr	r3, [pc, #192]	; (4007e8 <pio_configure_pin+0x118>)
  400728:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40072a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40072e:	bf14      	ite	ne
  400730:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400732:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400734:	2001      	movs	r0, #1
  400736:	e054      	b.n	4007e2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400738:	f000 001f 	and.w	r0, r0, #31
  40073c:	2601      	movs	r6, #1
  40073e:	4086      	lsls	r6, r0
  400740:	4632      	mov	r2, r6
  400742:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400746:	4620      	mov	r0, r4
  400748:	4b27      	ldr	r3, [pc, #156]	; (4007e8 <pio_configure_pin+0x118>)
  40074a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40074c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400750:	bf14      	ite	ne
  400752:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400754:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400756:	2001      	movs	r0, #1
  400758:	e043      	b.n	4007e2 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40075a:	f000 001f 	and.w	r0, r0, #31
  40075e:	2601      	movs	r6, #1
  400760:	4086      	lsls	r6, r0
  400762:	4632      	mov	r2, r6
  400764:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400768:	4620      	mov	r0, r4
  40076a:	4b1f      	ldr	r3, [pc, #124]	; (4007e8 <pio_configure_pin+0x118>)
  40076c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40076e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400772:	bf14      	ite	ne
  400774:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400776:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400778:	2001      	movs	r0, #1
  40077a:	e032      	b.n	4007e2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40077c:	f000 001f 	and.w	r0, r0, #31
  400780:	2601      	movs	r6, #1
  400782:	4086      	lsls	r6, r0
  400784:	4632      	mov	r2, r6
  400786:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40078a:	4620      	mov	r0, r4
  40078c:	4b16      	ldr	r3, [pc, #88]	; (4007e8 <pio_configure_pin+0x118>)
  40078e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400790:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400794:	bf14      	ite	ne
  400796:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400798:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40079a:	2001      	movs	r0, #1
  40079c:	e021      	b.n	4007e2 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40079e:	f000 011f 	and.w	r1, r0, #31
  4007a2:	2601      	movs	r6, #1
  4007a4:	462a      	mov	r2, r5
  4007a6:	fa06 f101 	lsl.w	r1, r6, r1
  4007aa:	4620      	mov	r0, r4
  4007ac:	4b0f      	ldr	r3, [pc, #60]	; (4007ec <pio_configure_pin+0x11c>)
  4007ae:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4007b0:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4007b2:	e016      	b.n	4007e2 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4007b4:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  4007b8:	f000 011f 	and.w	r1, r0, #31
  4007bc:	2601      	movs	r6, #1
  4007be:	ea05 0306 	and.w	r3, r5, r6
  4007c2:	9300      	str	r3, [sp, #0]
  4007c4:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4007c8:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4007cc:	bf14      	ite	ne
  4007ce:	2200      	movne	r2, #0
  4007d0:	2201      	moveq	r2, #1
  4007d2:	fa06 f101 	lsl.w	r1, r6, r1
  4007d6:	4620      	mov	r0, r4
  4007d8:	4c05      	ldr	r4, [pc, #20]	; (4007f0 <pio_configure_pin+0x120>)
  4007da:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4007dc:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4007de:	e000      	b.n	4007e2 <pio_configure_pin+0x112>

	default:
		return 0;
  4007e0:	2000      	movs	r0, #0
	}

	return 1;
}
  4007e2:	b002      	add	sp, #8
  4007e4:	bd70      	pop	{r4, r5, r6, pc}
  4007e6:	bf00      	nop
  4007e8:	004005c1 	.word	0x004005c1
  4007ec:	00400651 	.word	0x00400651
  4007f0:	00400685 	.word	0x00400685

004007f4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4007f4:	b570      	push	{r4, r5, r6, lr}
  4007f6:	b082      	sub	sp, #8
  4007f8:	4605      	mov	r5, r0
  4007fa:	460e      	mov	r6, r1
  4007fc:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4007fe:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400802:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400806:	d038      	beq.n	40087a <pio_configure_pin_group+0x86>
  400808:	d809      	bhi.n	40081e <pio_configure_pin_group+0x2a>
  40080a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40080e:	d01c      	beq.n	40084a <pio_configure_pin_group+0x56>
  400810:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400814:	d025      	beq.n	400862 <pio_configure_pin_group+0x6e>
  400816:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40081a:	d150      	bne.n	4008be <pio_configure_pin_group+0xca>
  40081c:	e009      	b.n	400832 <pio_configure_pin_group+0x3e>
  40081e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400822:	d03a      	beq.n	40089a <pio_configure_pin_group+0xa6>
  400824:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400828:	d037      	beq.n	40089a <pio_configure_pin_group+0xa6>
  40082a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40082e:	d030      	beq.n	400892 <pio_configure_pin_group+0x9e>
  400830:	e045      	b.n	4008be <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400832:	460a      	mov	r2, r1
  400834:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400838:	4b22      	ldr	r3, [pc, #136]	; (4008c4 <pio_configure_pin_group+0xd0>)
  40083a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40083c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400840:	bf14      	ite	ne
  400842:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400844:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400846:	2001      	movs	r0, #1
  400848:	e03a      	b.n	4008c0 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40084a:	460a      	mov	r2, r1
  40084c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400850:	4b1c      	ldr	r3, [pc, #112]	; (4008c4 <pio_configure_pin_group+0xd0>)
  400852:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400854:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400858:	bf14      	ite	ne
  40085a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40085c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40085e:	2001      	movs	r0, #1
  400860:	e02e      	b.n	4008c0 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400862:	460a      	mov	r2, r1
  400864:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400868:	4b16      	ldr	r3, [pc, #88]	; (4008c4 <pio_configure_pin_group+0xd0>)
  40086a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40086c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400870:	bf14      	ite	ne
  400872:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400874:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400876:	2001      	movs	r0, #1
  400878:	e022      	b.n	4008c0 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40087a:	460a      	mov	r2, r1
  40087c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400880:	4b10      	ldr	r3, [pc, #64]	; (4008c4 <pio_configure_pin_group+0xd0>)
  400882:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400884:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400888:	bf14      	ite	ne
  40088a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40088c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40088e:	2001      	movs	r0, #1
  400890:	e016      	b.n	4008c0 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400892:	4b0d      	ldr	r3, [pc, #52]	; (4008c8 <pio_configure_pin_group+0xd4>)
  400894:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400896:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400898:	e012      	b.n	4008c0 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  40089a:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
  40089e:	f004 0301 	and.w	r3, r4, #1
  4008a2:	9300      	str	r3, [sp, #0]
  4008a4:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4008a8:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4008ac:	bf14      	ite	ne
  4008ae:	2200      	movne	r2, #0
  4008b0:	2201      	moveq	r2, #1
  4008b2:	4631      	mov	r1, r6
  4008b4:	4628      	mov	r0, r5
  4008b6:	4c05      	ldr	r4, [pc, #20]	; (4008cc <pio_configure_pin_group+0xd8>)
  4008b8:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4008ba:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4008bc:	e000      	b.n	4008c0 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  4008be:	2000      	movs	r0, #0
	}

	return 1;
}
  4008c0:	b002      	add	sp, #8
  4008c2:	bd70      	pop	{r4, r5, r6, pc}
  4008c4:	004005c1 	.word	0x004005c1
  4008c8:	00400651 	.word	0x00400651
  4008cc:	00400685 	.word	0x00400685

004008d0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4008d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4008d4:	4681      	mov	r9, r0
  4008d6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4008d8:	4b12      	ldr	r3, [pc, #72]	; (400924 <pio_handler_process+0x54>)
  4008da:	4798      	blx	r3
  4008dc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4008de:	4648      	mov	r0, r9
  4008e0:	4b11      	ldr	r3, [pc, #68]	; (400928 <pio_handler_process+0x58>)
  4008e2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4008e4:	4005      	ands	r5, r0
  4008e6:	d013      	beq.n	400910 <pio_handler_process+0x40>
  4008e8:	4c10      	ldr	r4, [pc, #64]	; (40092c <pio_handler_process+0x5c>)
  4008ea:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4008ee:	6823      	ldr	r3, [r4, #0]
  4008f0:	4543      	cmp	r3, r8
  4008f2:	d108      	bne.n	400906 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4008f4:	6861      	ldr	r1, [r4, #4]
  4008f6:	4229      	tst	r1, r5
  4008f8:	d005      	beq.n	400906 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4008fa:	68e3      	ldr	r3, [r4, #12]
  4008fc:	4640      	mov	r0, r8
  4008fe:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400900:	6863      	ldr	r3, [r4, #4]
  400902:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400906:	42b4      	cmp	r4, r6
  400908:	d002      	beq.n	400910 <pio_handler_process+0x40>
  40090a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  40090c:	2d00      	cmp	r5, #0
  40090e:	d1ee      	bne.n	4008ee <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400910:	4b07      	ldr	r3, [pc, #28]	; (400930 <pio_handler_process+0x60>)
  400912:	681b      	ldr	r3, [r3, #0]
  400914:	b123      	cbz	r3, 400920 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400916:	4b07      	ldr	r3, [pc, #28]	; (400934 <pio_handler_process+0x64>)
  400918:	681b      	ldr	r3, [r3, #0]
  40091a:	b10b      	cbz	r3, 400920 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  40091c:	4648      	mov	r0, r9
  40091e:	4798      	blx	r3
  400920:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400924:	004006ad 	.word	0x004006ad
  400928:	004006b1 	.word	0x004006b1
  40092c:	20000450 	.word	0x20000450
  400930:	200004c0 	.word	0x200004c0
  400934:	2000044c 	.word	0x2000044c

00400938 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400938:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40093a:	210b      	movs	r1, #11
  40093c:	4801      	ldr	r0, [pc, #4]	; (400944 <PIOA_Handler+0xc>)
  40093e:	4b02      	ldr	r3, [pc, #8]	; (400948 <PIOA_Handler+0x10>)
  400940:	4798      	blx	r3
  400942:	bd08      	pop	{r3, pc}
  400944:	400e0e00 	.word	0x400e0e00
  400948:	004008d1 	.word	0x004008d1

0040094c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40094c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40094e:	210c      	movs	r1, #12
  400950:	4801      	ldr	r0, [pc, #4]	; (400958 <PIOB_Handler+0xc>)
  400952:	4b02      	ldr	r3, [pc, #8]	; (40095c <PIOB_Handler+0x10>)
  400954:	4798      	blx	r3
  400956:	bd08      	pop	{r3, pc}
  400958:	400e1000 	.word	0x400e1000
  40095c:	004008d1 	.word	0x004008d1

00400960 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400960:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400962:	210d      	movs	r1, #13
  400964:	4801      	ldr	r0, [pc, #4]	; (40096c <PIOC_Handler+0xc>)
  400966:	4b02      	ldr	r3, [pc, #8]	; (400970 <PIOC_Handler+0x10>)
  400968:	4798      	blx	r3
  40096a:	bd08      	pop	{r3, pc}
  40096c:	400e1200 	.word	0x400e1200
  400970:	004008d1 	.word	0x004008d1

00400974 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400974:	4a18      	ldr	r2, [pc, #96]	; (4009d8 <pmc_switch_mck_to_pllack+0x64>)
  400976:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400978:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40097c:	4318      	orrs	r0, r3
  40097e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400980:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400982:	f013 0f08 	tst.w	r3, #8
  400986:	d003      	beq.n	400990 <pmc_switch_mck_to_pllack+0x1c>
  400988:	e009      	b.n	40099e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40098a:	3b01      	subs	r3, #1
  40098c:	d103      	bne.n	400996 <pmc_switch_mck_to_pllack+0x22>
  40098e:	e01e      	b.n	4009ce <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400990:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400994:	4910      	ldr	r1, [pc, #64]	; (4009d8 <pmc_switch_mck_to_pllack+0x64>)
  400996:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400998:	f012 0f08 	tst.w	r2, #8
  40099c:	d0f5      	beq.n	40098a <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40099e:	4a0e      	ldr	r2, [pc, #56]	; (4009d8 <pmc_switch_mck_to_pllack+0x64>)
  4009a0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4009a2:	f023 0303 	bic.w	r3, r3, #3
  4009a6:	f043 0302 	orr.w	r3, r3, #2
  4009aa:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4009ac:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4009ae:	f010 0008 	ands.w	r0, r0, #8
  4009b2:	d004      	beq.n	4009be <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4009b4:	2000      	movs	r0, #0
  4009b6:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4009b8:	3b01      	subs	r3, #1
  4009ba:	d103      	bne.n	4009c4 <pmc_switch_mck_to_pllack+0x50>
  4009bc:	e009      	b.n	4009d2 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4009be:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4009c2:	4905      	ldr	r1, [pc, #20]	; (4009d8 <pmc_switch_mck_to_pllack+0x64>)
  4009c4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4009c6:	f012 0f08 	tst.w	r2, #8
  4009ca:	d0f5      	beq.n	4009b8 <pmc_switch_mck_to_pllack+0x44>
  4009cc:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4009ce:	2001      	movs	r0, #1
  4009d0:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4009d2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4009d4:	4770      	bx	lr
  4009d6:	bf00      	nop
  4009d8:	400e0400 	.word	0x400e0400

004009dc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4009dc:	b138      	cbz	r0, 4009ee <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4009de:	4911      	ldr	r1, [pc, #68]	; (400a24 <pmc_switch_mainck_to_xtal+0x48>)
  4009e0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4009e2:	4a11      	ldr	r2, [pc, #68]	; (400a28 <pmc_switch_mainck_to_xtal+0x4c>)
  4009e4:	401a      	ands	r2, r3
  4009e6:	4b11      	ldr	r3, [pc, #68]	; (400a2c <pmc_switch_mainck_to_xtal+0x50>)
  4009e8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4009ea:	620b      	str	r3, [r1, #32]
  4009ec:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4009ee:	480d      	ldr	r0, [pc, #52]	; (400a24 <pmc_switch_mainck_to_xtal+0x48>)
  4009f0:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4009f2:	0209      	lsls	r1, r1, #8
  4009f4:	b289      	uxth	r1, r1
  4009f6:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
  4009fa:	f023 0303 	bic.w	r3, r3, #3
  4009fe:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400a02:	f043 0301 	orr.w	r3, r3, #1
  400a06:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400a08:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400a0a:	4602      	mov	r2, r0
  400a0c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400a0e:	f013 0f01 	tst.w	r3, #1
  400a12:	d0fb      	beq.n	400a0c <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400a14:	4a03      	ldr	r2, [pc, #12]	; (400a24 <pmc_switch_mainck_to_xtal+0x48>)
  400a16:	6a13      	ldr	r3, [r2, #32]
  400a18:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400a1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400a20:	6213      	str	r3, [r2, #32]
  400a22:	4770      	bx	lr
  400a24:	400e0400 	.word	0x400e0400
  400a28:	fec8fffc 	.word	0xfec8fffc
  400a2c:	01370002 	.word	0x01370002

00400a30 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400a30:	4b02      	ldr	r3, [pc, #8]	; (400a3c <pmc_osc_is_ready_mainck+0xc>)
  400a32:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400a34:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400a38:	4770      	bx	lr
  400a3a:	bf00      	nop
  400a3c:	400e0400 	.word	0x400e0400

00400a40 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400a40:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400a44:	4b01      	ldr	r3, [pc, #4]	; (400a4c <pmc_disable_pllack+0xc>)
  400a46:	629a      	str	r2, [r3, #40]	; 0x28
  400a48:	4770      	bx	lr
  400a4a:	bf00      	nop
  400a4c:	400e0400 	.word	0x400e0400

00400a50 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400a50:	4b02      	ldr	r3, [pc, #8]	; (400a5c <pmc_is_locked_pllack+0xc>)
  400a52:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400a54:	f000 0002 	and.w	r0, r0, #2
  400a58:	4770      	bx	lr
  400a5a:	bf00      	nop
  400a5c:	400e0400 	.word	0x400e0400

00400a60 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400a60:	2822      	cmp	r0, #34	; 0x22
  400a62:	d81e      	bhi.n	400aa2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400a64:	281f      	cmp	r0, #31
  400a66:	d80c      	bhi.n	400a82 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400a68:	4b11      	ldr	r3, [pc, #68]	; (400ab0 <pmc_enable_periph_clk+0x50>)
  400a6a:	699a      	ldr	r2, [r3, #24]
  400a6c:	2301      	movs	r3, #1
  400a6e:	4083      	lsls	r3, r0
  400a70:	4393      	bics	r3, r2
  400a72:	d018      	beq.n	400aa6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400a74:	2301      	movs	r3, #1
  400a76:	fa03 f000 	lsl.w	r0, r3, r0
  400a7a:	4b0d      	ldr	r3, [pc, #52]	; (400ab0 <pmc_enable_periph_clk+0x50>)
  400a7c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400a7e:	2000      	movs	r0, #0
  400a80:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400a82:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400a84:	4b0a      	ldr	r3, [pc, #40]	; (400ab0 <pmc_enable_periph_clk+0x50>)
  400a86:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400a8a:	2301      	movs	r3, #1
  400a8c:	4083      	lsls	r3, r0
  400a8e:	4393      	bics	r3, r2
  400a90:	d00b      	beq.n	400aaa <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400a92:	2301      	movs	r3, #1
  400a94:	fa03 f000 	lsl.w	r0, r3, r0
  400a98:	4b05      	ldr	r3, [pc, #20]	; (400ab0 <pmc_enable_periph_clk+0x50>)
  400a9a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  400a9e:	2000      	movs	r0, #0
  400aa0:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  400aa2:	2001      	movs	r0, #1
  400aa4:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400aa6:	2000      	movs	r0, #0
  400aa8:	4770      	bx	lr
  400aaa:	2000      	movs	r0, #0
}
  400aac:	4770      	bx	lr
  400aae:	bf00      	nop
  400ab0:	400e0400 	.word	0x400e0400

00400ab4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400ab4:	e7fe      	b.n	400ab4 <Dummy_Handler>
  400ab6:	bf00      	nop

00400ab8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400ab8:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  400aba:	4b20      	ldr	r3, [pc, #128]	; (400b3c <Reset_Handler+0x84>)
  400abc:	4a20      	ldr	r2, [pc, #128]	; (400b40 <Reset_Handler+0x88>)
  400abe:	429a      	cmp	r2, r3
  400ac0:	d912      	bls.n	400ae8 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  400ac2:	4b20      	ldr	r3, [pc, #128]	; (400b44 <Reset_Handler+0x8c>)
  400ac4:	4a1d      	ldr	r2, [pc, #116]	; (400b3c <Reset_Handler+0x84>)
  400ac6:	429a      	cmp	r2, r3
  400ac8:	d21e      	bcs.n	400b08 <Reset_Handler+0x50>
  400aca:	4611      	mov	r1, r2
  400acc:	3b01      	subs	r3, #1
  400ace:	1a9b      	subs	r3, r3, r2
  400ad0:	f023 0303 	bic.w	r3, r3, #3
  400ad4:	3304      	adds	r3, #4
  400ad6:	4a1a      	ldr	r2, [pc, #104]	; (400b40 <Reset_Handler+0x88>)
  400ad8:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  400ada:	f852 0b04 	ldr.w	r0, [r2], #4
  400ade:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400ae2:	429a      	cmp	r2, r3
  400ae4:	d1f9      	bne.n	400ada <Reset_Handler+0x22>
  400ae6:	e00f      	b.n	400b08 <Reset_Handler+0x50>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400ae8:	4b14      	ldr	r3, [pc, #80]	; (400b3c <Reset_Handler+0x84>)
  400aea:	4a15      	ldr	r2, [pc, #84]	; (400b40 <Reset_Handler+0x88>)
  400aec:	429a      	cmp	r2, r3
  400aee:	d20b      	bcs.n	400b08 <Reset_Handler+0x50>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400af0:	4b14      	ldr	r3, [pc, #80]	; (400b44 <Reset_Handler+0x8c>)
  400af2:	4a12      	ldr	r2, [pc, #72]	; (400b3c <Reset_Handler+0x84>)
  400af4:	1a9a      	subs	r2, r3, r2
  400af6:	4814      	ldr	r0, [pc, #80]	; (400b48 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400af8:	1811      	adds	r1, r2, r0
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400afa:	b12a      	cbz	r2, 400b08 <Reset_Handler+0x50>
			*pDest-- = *pSrc--;
  400afc:	f851 2904 	ldr.w	r2, [r1], #-4
  400b00:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400b04:	4281      	cmp	r1, r0
  400b06:	d1f9      	bne.n	400afc <Reset_Handler+0x44>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400b08:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400b0a:	4b10      	ldr	r3, [pc, #64]	; (400b4c <Reset_Handler+0x94>)
  400b0c:	4a10      	ldr	r2, [pc, #64]	; (400b50 <Reset_Handler+0x98>)
  400b0e:	429a      	cmp	r2, r3
  400b10:	d20b      	bcs.n	400b2a <Reset_Handler+0x72>
  400b12:	1d13      	adds	r3, r2, #4
  400b14:	4a0f      	ldr	r2, [pc, #60]	; (400b54 <Reset_Handler+0x9c>)
  400b16:	1ad2      	subs	r2, r2, r3
  400b18:	f022 0203 	bic.w	r2, r2, #3
  400b1c:	441a      	add	r2, r3
  400b1e:	3b04      	subs	r3, #4
		*pDest++ = 0;
  400b20:	2100      	movs	r1, #0
  400b22:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400b26:	429a      	cmp	r2, r3
  400b28:	d1fb      	bne.n	400b22 <Reset_Handler+0x6a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  400b2a:	4b0b      	ldr	r3, [pc, #44]	; (400b58 <Reset_Handler+0xa0>)
  400b2c:	4a0b      	ldr	r2, [pc, #44]	; (400b5c <Reset_Handler+0xa4>)
  400b2e:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  400b30:	4b0b      	ldr	r3, [pc, #44]	; (400b60 <Reset_Handler+0xa8>)
  400b32:	4798      	blx	r3

	/* Branch to main function */
	main();
  400b34:	4b0b      	ldr	r3, [pc, #44]	; (400b64 <Reset_Handler+0xac>)
  400b36:	4798      	blx	r3
  400b38:	e7fe      	b.n	400b38 <Reset_Handler+0x80>
  400b3a:	bf00      	nop
  400b3c:	20000000 	.word	0x20000000
  400b40:	004010c4 	.word	0x004010c4
  400b44:	20000430 	.word	0x20000430
  400b48:	004010c0 	.word	0x004010c0
  400b4c:	200004ec 	.word	0x200004ec
  400b50:	20000430 	.word	0x20000430
  400b54:	200004ef 	.word	0x200004ef
  400b58:	e000ed00 	.word	0xe000ed00
  400b5c:	00400000 	.word	0x00400000
  400b60:	00400f31 	.word	0x00400f31
  400b64:	00400e81 	.word	0x00400e81

00400b68 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400b68:	4b3d      	ldr	r3, [pc, #244]	; (400c60 <SystemCoreClockUpdate+0xf8>)
  400b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b6c:	f003 0303 	and.w	r3, r3, #3
  400b70:	2b03      	cmp	r3, #3
  400b72:	d85d      	bhi.n	400c30 <SystemCoreClockUpdate+0xc8>
  400b74:	e8df f003 	tbb	[pc, r3]
  400b78:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400b7c:	4b39      	ldr	r3, [pc, #228]	; (400c64 <SystemCoreClockUpdate+0xfc>)
  400b7e:	695b      	ldr	r3, [r3, #20]
  400b80:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400b84:	bf14      	ite	ne
  400b86:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400b8a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400b8e:	4b36      	ldr	r3, [pc, #216]	; (400c68 <SystemCoreClockUpdate+0x100>)
  400b90:	601a      	str	r2, [r3, #0]
  400b92:	e04d      	b.n	400c30 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400b94:	4b32      	ldr	r3, [pc, #200]	; (400c60 <SystemCoreClockUpdate+0xf8>)
  400b96:	6a1b      	ldr	r3, [r3, #32]
  400b98:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400b9c:	d003      	beq.n	400ba6 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400b9e:	4a33      	ldr	r2, [pc, #204]	; (400c6c <SystemCoreClockUpdate+0x104>)
  400ba0:	4b31      	ldr	r3, [pc, #196]	; (400c68 <SystemCoreClockUpdate+0x100>)
  400ba2:	601a      	str	r2, [r3, #0]
  400ba4:	e044      	b.n	400c30 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ba6:	4a32      	ldr	r2, [pc, #200]	; (400c70 <SystemCoreClockUpdate+0x108>)
  400ba8:	4b2f      	ldr	r3, [pc, #188]	; (400c68 <SystemCoreClockUpdate+0x100>)
  400baa:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400bac:	4b2c      	ldr	r3, [pc, #176]	; (400c60 <SystemCoreClockUpdate+0xf8>)
  400bae:	6a1b      	ldr	r3, [r3, #32]
  400bb0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400bb4:	2b10      	cmp	r3, #16
  400bb6:	d002      	beq.n	400bbe <SystemCoreClockUpdate+0x56>
  400bb8:	2b20      	cmp	r3, #32
  400bba:	d004      	beq.n	400bc6 <SystemCoreClockUpdate+0x5e>
  400bbc:	e038      	b.n	400c30 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400bbe:	4a2d      	ldr	r2, [pc, #180]	; (400c74 <SystemCoreClockUpdate+0x10c>)
  400bc0:	4b29      	ldr	r3, [pc, #164]	; (400c68 <SystemCoreClockUpdate+0x100>)
  400bc2:	601a      	str	r2, [r3, #0]
			break;
  400bc4:	e034      	b.n	400c30 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400bc6:	4a29      	ldr	r2, [pc, #164]	; (400c6c <SystemCoreClockUpdate+0x104>)
  400bc8:	4b27      	ldr	r3, [pc, #156]	; (400c68 <SystemCoreClockUpdate+0x100>)
  400bca:	601a      	str	r2, [r3, #0]
			break;
  400bcc:	e030      	b.n	400c30 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400bce:	4b24      	ldr	r3, [pc, #144]	; (400c60 <SystemCoreClockUpdate+0xf8>)
  400bd0:	6a1b      	ldr	r3, [r3, #32]
  400bd2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400bd6:	d003      	beq.n	400be0 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400bd8:	4a24      	ldr	r2, [pc, #144]	; (400c6c <SystemCoreClockUpdate+0x104>)
  400bda:	4b23      	ldr	r3, [pc, #140]	; (400c68 <SystemCoreClockUpdate+0x100>)
  400bdc:	601a      	str	r2, [r3, #0]
  400bde:	e012      	b.n	400c06 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400be0:	4a23      	ldr	r2, [pc, #140]	; (400c70 <SystemCoreClockUpdate+0x108>)
  400be2:	4b21      	ldr	r3, [pc, #132]	; (400c68 <SystemCoreClockUpdate+0x100>)
  400be4:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400be6:	4b1e      	ldr	r3, [pc, #120]	; (400c60 <SystemCoreClockUpdate+0xf8>)
  400be8:	6a1b      	ldr	r3, [r3, #32]
  400bea:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400bee:	2b10      	cmp	r3, #16
  400bf0:	d002      	beq.n	400bf8 <SystemCoreClockUpdate+0x90>
  400bf2:	2b20      	cmp	r3, #32
  400bf4:	d004      	beq.n	400c00 <SystemCoreClockUpdate+0x98>
  400bf6:	e006      	b.n	400c06 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400bf8:	4a1e      	ldr	r2, [pc, #120]	; (400c74 <SystemCoreClockUpdate+0x10c>)
  400bfa:	4b1b      	ldr	r3, [pc, #108]	; (400c68 <SystemCoreClockUpdate+0x100>)
  400bfc:	601a      	str	r2, [r3, #0]
					break;
  400bfe:	e002      	b.n	400c06 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400c00:	4a1a      	ldr	r2, [pc, #104]	; (400c6c <SystemCoreClockUpdate+0x104>)
  400c02:	4b19      	ldr	r3, [pc, #100]	; (400c68 <SystemCoreClockUpdate+0x100>)
  400c04:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400c06:	4b16      	ldr	r3, [pc, #88]	; (400c60 <SystemCoreClockUpdate+0xf8>)
  400c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c0a:	f003 0303 	and.w	r3, r3, #3
  400c0e:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400c10:	4a13      	ldr	r2, [pc, #76]	; (400c60 <SystemCoreClockUpdate+0xf8>)
  400c12:	bf07      	ittee	eq
  400c14:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400c16:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400c18:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400c1a:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400c1c:	4812      	ldr	r0, [pc, #72]	; (400c68 <SystemCoreClockUpdate+0x100>)
  400c1e:	f3c3 410a 	ubfx	r1, r3, #16, #11
  400c22:	6803      	ldr	r3, [r0, #0]
  400c24:	fb01 3303 	mla	r3, r1, r3, r3
  400c28:	b2d2      	uxtb	r2, r2
  400c2a:	fbb3 f3f2 	udiv	r3, r3, r2
  400c2e:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400c30:	4b0b      	ldr	r3, [pc, #44]	; (400c60 <SystemCoreClockUpdate+0xf8>)
  400c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c34:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400c38:	2b70      	cmp	r3, #112	; 0x70
  400c3a:	d107      	bne.n	400c4c <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  400c3c:	4a0a      	ldr	r2, [pc, #40]	; (400c68 <SystemCoreClockUpdate+0x100>)
  400c3e:	6813      	ldr	r3, [r2, #0]
  400c40:	490d      	ldr	r1, [pc, #52]	; (400c78 <SystemCoreClockUpdate+0x110>)
  400c42:	fba1 1303 	umull	r1, r3, r1, r3
  400c46:	085b      	lsrs	r3, r3, #1
  400c48:	6013      	str	r3, [r2, #0]
  400c4a:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400c4c:	4b04      	ldr	r3, [pc, #16]	; (400c60 <SystemCoreClockUpdate+0xf8>)
  400c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400c50:	4905      	ldr	r1, [pc, #20]	; (400c68 <SystemCoreClockUpdate+0x100>)
  400c52:	f3c3 1202 	ubfx	r2, r3, #4, #3
  400c56:	680b      	ldr	r3, [r1, #0]
  400c58:	40d3      	lsrs	r3, r2
  400c5a:	600b      	str	r3, [r1, #0]
  400c5c:	4770      	bx	lr
  400c5e:	bf00      	nop
  400c60:	400e0400 	.word	0x400e0400
  400c64:	400e1410 	.word	0x400e1410
  400c68:	20000000 	.word	0x20000000
  400c6c:	00b71b00 	.word	0x00b71b00
  400c70:	003d0900 	.word	0x003d0900
  400c74:	007a1200 	.word	0x007a1200
  400c78:	aaaaaaab 	.word	0xaaaaaaab

00400c7c <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400c7c:	4b1a      	ldr	r3, [pc, #104]	; (400ce8 <system_init_flash+0x6c>)
  400c7e:	4298      	cmp	r0, r3
  400c80:	d807      	bhi.n	400c92 <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400c82:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400c86:	4a19      	ldr	r2, [pc, #100]	; (400cec <system_init_flash+0x70>)
  400c88:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400c8a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400c8e:	6013      	str	r3, [r2, #0]
  400c90:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400c92:	4b17      	ldr	r3, [pc, #92]	; (400cf0 <system_init_flash+0x74>)
  400c94:	4298      	cmp	r0, r3
  400c96:	d806      	bhi.n	400ca6 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400c98:	4b16      	ldr	r3, [pc, #88]	; (400cf4 <system_init_flash+0x78>)
  400c9a:	4a14      	ldr	r2, [pc, #80]	; (400cec <system_init_flash+0x70>)
  400c9c:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400c9e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ca2:	6013      	str	r3, [r2, #0]
  400ca4:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400ca6:	4b14      	ldr	r3, [pc, #80]	; (400cf8 <system_init_flash+0x7c>)
  400ca8:	4298      	cmp	r0, r3
  400caa:	d806      	bhi.n	400cba <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400cac:	4b13      	ldr	r3, [pc, #76]	; (400cfc <system_init_flash+0x80>)
  400cae:	4a0f      	ldr	r2, [pc, #60]	; (400cec <system_init_flash+0x70>)
  400cb0:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400cb2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400cb6:	6013      	str	r3, [r2, #0]
  400cb8:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400cba:	4b11      	ldr	r3, [pc, #68]	; (400d00 <system_init_flash+0x84>)
  400cbc:	4298      	cmp	r0, r3
  400cbe:	d806      	bhi.n	400cce <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400cc0:	4b10      	ldr	r3, [pc, #64]	; (400d04 <system_init_flash+0x88>)
  400cc2:	4a0a      	ldr	r2, [pc, #40]	; (400cec <system_init_flash+0x70>)
  400cc4:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400cc6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400cca:	6013      	str	r3, [r2, #0]
  400ccc:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400cce:	4b0e      	ldr	r3, [pc, #56]	; (400d08 <system_init_flash+0x8c>)
  400cd0:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400cd2:	bf94      	ite	ls
  400cd4:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400cd8:	4b0c      	ldrhi	r3, [pc, #48]	; (400d0c <system_init_flash+0x90>)
  400cda:	4a04      	ldr	r2, [pc, #16]	; (400cec <system_init_flash+0x70>)
  400cdc:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400cde:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ce2:	6013      	str	r3, [r2, #0]
  400ce4:	4770      	bx	lr
  400ce6:	bf00      	nop
  400ce8:	01312cff 	.word	0x01312cff
  400cec:	400e0a00 	.word	0x400e0a00
  400cf0:	026259ff 	.word	0x026259ff
  400cf4:	04000100 	.word	0x04000100
  400cf8:	039386ff 	.word	0x039386ff
  400cfc:	04000200 	.word	0x04000200
  400d00:	04c4b3ff 	.word	0x04c4b3ff
  400d04:	04000300 	.word	0x04000300
  400d08:	05f5e0ff 	.word	0x05f5e0ff
  400d0c:	04000500 	.word	0x04000500

00400d10 <SetupPeripherals>:
#define TC_IRQn     TC0_IRQn

pwm_channel_t pwmChannel0;

void SetupPeripherals(void)
{
  400d10:	b530      	push	{r4, r5, lr}
  400d12:	b085      	sub	sp, #20
	wdt_disable(WDT);
  400d14:	4817      	ldr	r0, [pc, #92]	; (400d74 <SetupPeripherals+0x64>)
  400d16:	4b18      	ldr	r3, [pc, #96]	; (400d78 <SetupPeripherals+0x68>)
  400d18:	4798      	blx	r3

	pio_set_peripheral(PIOA, PIO_PERIPH_B, PIO_PA19B_PWML0);
  400d1a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400d1e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d22:	4816      	ldr	r0, [pc, #88]	; (400d7c <SetupPeripherals+0x6c>)
  400d24:	4b16      	ldr	r3, [pc, #88]	; (400d80 <SetupPeripherals+0x70>)
  400d26:	4798      	blx	r3
  400d28:	201f      	movs	r0, #31
  400d2a:	4b16      	ldr	r3, [pc, #88]	; (400d84 <SetupPeripherals+0x74>)
  400d2c:	4798      	blx	r3

	sysclk_enable_peripheral_clock(ID_PWM);
	pwm_channel_disable(PWM, PWM_CHANNEL_0);
  400d2e:	4d16      	ldr	r5, [pc, #88]	; (400d88 <SetupPeripherals+0x78>)
  400d30:	2100      	movs	r1, #0
  400d32:	4628      	mov	r0, r5
  400d34:	4b15      	ldr	r3, [pc, #84]	; (400d8c <SetupPeripherals+0x7c>)
  400d36:	4798      	blx	r3

	pwm_clock_t clockSetting = {
  400d38:	f44f 237a 	mov.w	r3, #1024000	; 0xfa000
  400d3c:	9301      	str	r3, [sp, #4]
  400d3e:	2400      	movs	r4, #0
  400d40:	9402      	str	r4, [sp, #8]
  400d42:	4b13      	ldr	r3, [pc, #76]	; (400d90 <SetupPeripherals+0x80>)
  400d44:	9303      	str	r3, [sp, #12]
		.ul_clka = 1000 * 1024,
		.ul_clkb = 0,
		.ul_mck  = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &clockSetting);
  400d46:	a901      	add	r1, sp, #4
  400d48:	4628      	mov	r0, r5
  400d4a:	4b12      	ldr	r3, [pc, #72]	; (400d94 <SetupPeripherals+0x84>)
  400d4c:	4798      	blx	r3

	pwmChannel0.channel = PWM_CHANNEL_0;
  400d4e:	4912      	ldr	r1, [pc, #72]	; (400d98 <SetupPeripherals+0x88>)
  400d50:	600c      	str	r4, [r1, #0]
	pwmChannel0.ul_prescaler = PWM_CMR_CPRE_CLKA;
  400d52:	230b      	movs	r3, #11
  400d54:	604b      	str	r3, [r1, #4]
	pwmChannel0.ul_period = 1024;
  400d56:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400d5a:	610b      	str	r3, [r1, #16]
	pwmChannel0.ul_duty = 0;
  400d5c:	60cc      	str	r4, [r1, #12]
	pwmChannel0.polarity = PWM_LOW;
  400d5e:	728c      	strb	r4, [r1, #10]
	pwmChannel0.alignment = PWM_ALIGN_LEFT;
  400d60:	810c      	strh	r4, [r1, #8]

	pwm_channel_init(PWM, &pwmChannel0);
  400d62:	4628      	mov	r0, r5
  400d64:	4b0d      	ldr	r3, [pc, #52]	; (400d9c <SetupPeripherals+0x8c>)
  400d66:	4798      	blx	r3
	pwm_channel_enable(PWM, PWM_CHANNEL_0);
  400d68:	4621      	mov	r1, r4
  400d6a:	4628      	mov	r0, r5
  400d6c:	4b0c      	ldr	r3, [pc, #48]	; (400da0 <SetupPeripherals+0x90>)
  400d6e:	4798      	blx	r3
}
  400d70:	b005      	add	sp, #20
  400d72:	bd30      	pop	{r4, r5, pc}
  400d74:	400e1450 	.word	0x400e1450
  400d78:	00400255 	.word	0x00400255
  400d7c:	400e0e00 	.word	0x400e0e00
  400d80:	004005c1 	.word	0x004005c1
  400d84:	00400a61 	.word	0x00400a61
  400d88:	40020000 	.word	0x40020000
  400d8c:	0040040d 	.word	0x0040040d
  400d90:	07270e00 	.word	0x07270e00
  400d94:	004002b1 	.word	0x004002b1
  400d98:	200004c4 	.word	0x200004c4
  400d9c:	004002fd 	.word	0x004002fd
  400da0:	00400401 	.word	0x00400401

00400da4 <configure_adc>:

void configure_adc(void)
{
  400da4:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
  400da6:	201d      	movs	r0, #29
  400da8:	4b13      	ldr	r3, [pc, #76]	; (400df8 <configure_adc+0x54>)
  400daa:	4798      	blx	r3
	
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  400dac:	4c13      	ldr	r4, [pc, #76]	; (400dfc <configure_adc+0x58>)
  400dae:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400db2:	4a13      	ldr	r2, [pc, #76]	; (400e00 <configure_adc+0x5c>)
  400db4:	4913      	ldr	r1, [pc, #76]	; (400e04 <configure_adc+0x60>)
  400db6:	4620      	mov	r0, r4
  400db8:	4d13      	ldr	r5, [pc, #76]	; (400e08 <configure_adc+0x64>)
  400dba:	47a8      	blx	r5
	
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  400dbc:	2302      	movs	r3, #2
  400dbe:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  400dc2:	210f      	movs	r1, #15
  400dc4:	4620      	mov	r0, r4
  400dc6:	4d11      	ldr	r5, [pc, #68]	; (400e0c <configure_adc+0x68>)
  400dc8:	47a8      	blx	r5

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  400dca:	2200      	movs	r2, #0
  400dcc:	4611      	mov	r1, r2
  400dce:	4620      	mov	r0, r4
  400dd0:	4b0f      	ldr	r3, [pc, #60]	; (400e10 <configure_adc+0x6c>)
  400dd2:	4798      	blx	r3

	adc_enable_channel(ADC, ADC_CHANNEL);
  400dd4:	2105      	movs	r1, #5
  400dd6:	4620      	mov	r0, r4
  400dd8:	4b0e      	ldr	r3, [pc, #56]	; (400e14 <configure_adc+0x70>)
  400dda:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400ddc:	4b0e      	ldr	r3, [pc, #56]	; (400e18 <configure_adc+0x74>)
  400dde:	2250      	movs	r2, #80	; 0x50
  400de0:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400de4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400de8:	601a      	str	r2, [r3, #0]

	NVIC_SetPriority(ADC_IRQn, 5);
	NVIC_EnableIRQ(ADC_IRQn);

	adc_enable_interrupt(ADC, ADC_IER_DRDY);
  400dea:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  400dee:	4620      	mov	r0, r4
  400df0:	4b0a      	ldr	r3, [pc, #40]	; (400e1c <configure_adc+0x78>)
  400df2:	4798      	blx	r3
  400df4:	bd38      	pop	{r3, r4, r5, pc}
  400df6:	bf00      	nop
  400df8:	00400a61 	.word	0x00400a61
  400dfc:	40038000 	.word	0x40038000
  400e00:	0061a800 	.word	0x0061a800
  400e04:	07270e00 	.word	0x07270e00
  400e08:	00400129 	.word	0x00400129
  400e0c:	0040016d 	.word	0x0040016d
  400e10:	0040015d 	.word	0x0040015d
  400e14:	00400191 	.word	0x00400191
  400e18:	e000e100 	.word	0xe000e100
  400e1c:	004001a1 	.word	0x004001a1

00400e20 <TC0_Handler>:
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
	tc_start(TC, CHANNEL);
}

void TC_Handler(void)
{
  400e20:	b508      	push	{r3, lr}
	tc_get_status(TC,CHANNEL);
  400e22:	2100      	movs	r1, #0
  400e24:	4803      	ldr	r0, [pc, #12]	; (400e34 <TC0_Handler+0x14>)
  400e26:	4b04      	ldr	r3, [pc, #16]	; (400e38 <TC0_Handler+0x18>)
  400e28:	4798      	blx	r3
	adc_start(ADC);
  400e2a:	4804      	ldr	r0, [pc, #16]	; (400e3c <TC0_Handler+0x1c>)
  400e2c:	4b04      	ldr	r3, [pc, #16]	; (400e40 <TC0_Handler+0x20>)
  400e2e:	4798      	blx	r3
  400e30:	bd08      	pop	{r3, pc}
  400e32:	bf00      	nop
  400e34:	40010000 	.word	0x40010000
  400e38:	004001d9 	.word	0x004001d9
  400e3c:	40038000 	.word	0x40038000
  400e40:	00400189 	.word	0x00400189

00400e44 <ADC_Handler>:
}

void ADC_Handler(void)
{
  400e44:	b508      	push	{r3, lr}
	uint32_t adcResult = 0;
	if ((adc_get_status(ADC) & ADC_ISR_DRDY) == ADC_ISR_DRDY)
  400e46:	4808      	ldr	r0, [pc, #32]	; (400e68 <ADC_Handler+0x24>)
  400e48:	4b08      	ldr	r3, [pc, #32]	; (400e6c <ADC_Handler+0x28>)
  400e4a:	4798      	blx	r3
  400e4c:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
  400e50:	d008      	beq.n	400e64 <ADC_Handler+0x20>
	{
		adcResult  = adc_get_latest_value(ADC);
  400e52:	4805      	ldr	r0, [pc, #20]	; (400e68 <ADC_Handler+0x24>)
  400e54:	4b06      	ldr	r3, [pc, #24]	; (400e70 <ADC_Handler+0x2c>)
  400e56:	4798      	blx	r3
		adcResult = (adcResult * 1024) / 4096;
		pwm_channel_update_duty(PWM, &pwmChannel0, adcResult);
  400e58:	f3c0 0293 	ubfx	r2, r0, #2, #20
  400e5c:	4905      	ldr	r1, [pc, #20]	; (400e74 <ADC_Handler+0x30>)
  400e5e:	4806      	ldr	r0, [pc, #24]	; (400e78 <ADC_Handler+0x34>)
  400e60:	4b06      	ldr	r3, [pc, #24]	; (400e7c <ADC_Handler+0x38>)
  400e62:	4798      	blx	r3
  400e64:	bd08      	pop	{r3, pc}
  400e66:	bf00      	nop
  400e68:	40038000 	.word	0x40038000
  400e6c:	004001a5 	.word	0x004001a5
  400e70:	0040019d 	.word	0x0040019d
  400e74:	200004c4 	.word	0x200004c4
  400e78:	40020000 	.word	0x40020000
  400e7c:	004003e5 	.word	0x004003e5

00400e80 <main>:
	}
}

int main (void)
{
  400e80:	b500      	push	{lr}
  400e82:	b085      	sub	sp, #20
	sysclk_init();
  400e84:	4b1c      	ldr	r3, [pc, #112]	; (400ef8 <main+0x78>)
  400e86:	4798      	blx	r3
	board_init();
  400e88:	4b1c      	ldr	r3, [pc, #112]	; (400efc <main+0x7c>)
  400e8a:	4798      	blx	r3
	configure_adc();
  400e8c:	4b1c      	ldr	r3, [pc, #112]	; (400f00 <main+0x80>)
  400e8e:	4798      	blx	r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t counts;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	pmc_enable_periph_clk(ID_TC);
  400e90:	2017      	movs	r0, #23
  400e92:	4b1c      	ldr	r3, [pc, #112]	; (400f04 <main+0x84>)
  400e94:	4798      	blx	r3
	
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  400e96:	4c1c      	ldr	r4, [pc, #112]	; (400f08 <main+0x88>)
  400e98:	9400      	str	r4, [sp, #0]
  400e9a:	ab03      	add	r3, sp, #12
  400e9c:	aa02      	add	r2, sp, #8
  400e9e:	4621      	mov	r1, r4
  400ea0:	2032      	movs	r0, #50	; 0x32
  400ea2:	4d1a      	ldr	r5, [pc, #104]	; (400f0c <main+0x8c>)
  400ea4:	47a8      	blx	r5
	
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  400ea6:	4d1a      	ldr	r5, [pc, #104]	; (400f10 <main+0x90>)
  400ea8:	9a03      	ldr	r2, [sp, #12]
  400eaa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  400eae:	2100      	movs	r1, #0
  400eb0:	4628      	mov	r0, r5
  400eb2:	4b18      	ldr	r3, [pc, #96]	; (400f14 <main+0x94>)
  400eb4:	4798      	blx	r3
	
	counts = (ul_sysclk/ul_div)/freq_desejada;
	
	tc_write_rc(TC, CHANNEL, counts);
  400eb6:	9a02      	ldr	r2, [sp, #8]
  400eb8:	fbb4 f4f2 	udiv	r4, r4, r2
  400ebc:	4a16      	ldr	r2, [pc, #88]	; (400f18 <main+0x98>)
  400ebe:	fba2 3204 	umull	r3, r2, r2, r4
  400ec2:	0912      	lsrs	r2, r2, #4
  400ec4:	2100      	movs	r1, #0
  400ec6:	4628      	mov	r0, r5
  400ec8:	4b14      	ldr	r3, [pc, #80]	; (400f1c <main+0x9c>)
  400eca:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400ecc:	4b14      	ldr	r3, [pc, #80]	; (400f20 <main+0xa0>)
  400ece:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400ed2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400ed6:	2140      	movs	r1, #64	; 0x40
  400ed8:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400edc:	601a      	str	r2, [r3, #0]

	NVIC_ClearPendingIRQ(TC_IRQn);
	NVIC_SetPriority(TC_IRQn, 4);
	NVIC_EnableIRQ(TC_IRQn);
	
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  400ede:	2210      	movs	r2, #16
  400ee0:	2100      	movs	r1, #0
  400ee2:	4628      	mov	r0, r5
  400ee4:	4b0f      	ldr	r3, [pc, #60]	; (400f24 <main+0xa4>)
  400ee6:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  400ee8:	2100      	movs	r1, #0
  400eea:	4628      	mov	r0, r5
  400eec:	4b0e      	ldr	r3, [pc, #56]	; (400f28 <main+0xa8>)
  400eee:	4798      	blx	r3
	board_init();
	configure_adc();
	tc_config(50);

	//https://www.inverseproblem.co.nz/Guides/index.php?n=ARM.ExPWM
	SetupPeripherals();
  400ef0:	4b0e      	ldr	r3, [pc, #56]	; (400f2c <main+0xac>)
  400ef2:	4798      	blx	r3
  400ef4:	e7fe      	b.n	400ef4 <main+0x74>
  400ef6:	bf00      	nop
  400ef8:	00400419 	.word	0x00400419
  400efc:	0040047d 	.word	0x0040047d
  400f00:	00400da5 	.word	0x00400da5
  400f04:	00400a61 	.word	0x00400a61
  400f08:	07270e00 	.word	0x07270e00
  400f0c:	004001e1 	.word	0x004001e1
  400f10:	40010000 	.word	0x40010000
  400f14:	004001a9 	.word	0x004001a9
  400f18:	51eb851f 	.word	0x51eb851f
  400f1c:	004001c9 	.word	0x004001c9
  400f20:	e000e100 	.word	0xe000e100
  400f24:	004001d1 	.word	0x004001d1
  400f28:	004001c1 	.word	0x004001c1
  400f2c:	00400d11 	.word	0x00400d11

00400f30 <__libc_init_array>:
  400f30:	b570      	push	{r4, r5, r6, lr}
  400f32:	4e0f      	ldr	r6, [pc, #60]	; (400f70 <__libc_init_array+0x40>)
  400f34:	4d0f      	ldr	r5, [pc, #60]	; (400f74 <__libc_init_array+0x44>)
  400f36:	1b76      	subs	r6, r6, r5
  400f38:	10b6      	asrs	r6, r6, #2
  400f3a:	bf18      	it	ne
  400f3c:	2400      	movne	r4, #0
  400f3e:	d005      	beq.n	400f4c <__libc_init_array+0x1c>
  400f40:	3401      	adds	r4, #1
  400f42:	f855 3b04 	ldr.w	r3, [r5], #4
  400f46:	4798      	blx	r3
  400f48:	42a6      	cmp	r6, r4
  400f4a:	d1f9      	bne.n	400f40 <__libc_init_array+0x10>
  400f4c:	4e0a      	ldr	r6, [pc, #40]	; (400f78 <__libc_init_array+0x48>)
  400f4e:	4d0b      	ldr	r5, [pc, #44]	; (400f7c <__libc_init_array+0x4c>)
  400f50:	1b76      	subs	r6, r6, r5
  400f52:	f000 f8a5 	bl	4010a0 <_init>
  400f56:	10b6      	asrs	r6, r6, #2
  400f58:	bf18      	it	ne
  400f5a:	2400      	movne	r4, #0
  400f5c:	d006      	beq.n	400f6c <__libc_init_array+0x3c>
  400f5e:	3401      	adds	r4, #1
  400f60:	f855 3b04 	ldr.w	r3, [r5], #4
  400f64:	4798      	blx	r3
  400f66:	42a6      	cmp	r6, r4
  400f68:	d1f9      	bne.n	400f5e <__libc_init_array+0x2e>
  400f6a:	bd70      	pop	{r4, r5, r6, pc}
  400f6c:	bd70      	pop	{r4, r5, r6, pc}
  400f6e:	bf00      	nop
  400f70:	004010ac 	.word	0x004010ac
  400f74:	004010ac 	.word	0x004010ac
  400f78:	004010b4 	.word	0x004010b4
  400f7c:	004010ac 	.word	0x004010ac

00400f80 <register_fini>:
  400f80:	4b02      	ldr	r3, [pc, #8]	; (400f8c <register_fini+0xc>)
  400f82:	b113      	cbz	r3, 400f8a <register_fini+0xa>
  400f84:	4802      	ldr	r0, [pc, #8]	; (400f90 <register_fini+0x10>)
  400f86:	f000 b805 	b.w	400f94 <atexit>
  400f8a:	4770      	bx	lr
  400f8c:	00000000 	.word	0x00000000
  400f90:	00400fa1 	.word	0x00400fa1

00400f94 <atexit>:
  400f94:	2300      	movs	r3, #0
  400f96:	4601      	mov	r1, r0
  400f98:	461a      	mov	r2, r3
  400f9a:	4618      	mov	r0, r3
  400f9c:	f000 b814 	b.w	400fc8 <__register_exitproc>

00400fa0 <__libc_fini_array>:
  400fa0:	b538      	push	{r3, r4, r5, lr}
  400fa2:	4d07      	ldr	r5, [pc, #28]	; (400fc0 <__libc_fini_array+0x20>)
  400fa4:	4c07      	ldr	r4, [pc, #28]	; (400fc4 <__libc_fini_array+0x24>)
  400fa6:	1b2c      	subs	r4, r5, r4
  400fa8:	10a4      	asrs	r4, r4, #2
  400faa:	d005      	beq.n	400fb8 <__libc_fini_array+0x18>
  400fac:	3c01      	subs	r4, #1
  400fae:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  400fb2:	4798      	blx	r3
  400fb4:	2c00      	cmp	r4, #0
  400fb6:	d1f9      	bne.n	400fac <__libc_fini_array+0xc>
  400fb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  400fbc:	f000 b87a 	b.w	4010b4 <_fini>
  400fc0:	004010c4 	.word	0x004010c4
  400fc4:	004010c0 	.word	0x004010c0

00400fc8 <__register_exitproc>:
  400fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400fcc:	4c25      	ldr	r4, [pc, #148]	; (401064 <__register_exitproc+0x9c>)
  400fce:	6825      	ldr	r5, [r4, #0]
  400fd0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  400fd4:	4606      	mov	r6, r0
  400fd6:	4688      	mov	r8, r1
  400fd8:	4692      	mov	sl, r2
  400fda:	4699      	mov	r9, r3
  400fdc:	b3c4      	cbz	r4, 401050 <__register_exitproc+0x88>
  400fde:	6860      	ldr	r0, [r4, #4]
  400fe0:	281f      	cmp	r0, #31
  400fe2:	dc17      	bgt.n	401014 <__register_exitproc+0x4c>
  400fe4:	1c43      	adds	r3, r0, #1
  400fe6:	b176      	cbz	r6, 401006 <__register_exitproc+0x3e>
  400fe8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  400fec:	2201      	movs	r2, #1
  400fee:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  400ff2:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  400ff6:	4082      	lsls	r2, r0
  400ff8:	4311      	orrs	r1, r2
  400ffa:	2e02      	cmp	r6, #2
  400ffc:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  401000:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  401004:	d01e      	beq.n	401044 <__register_exitproc+0x7c>
  401006:	3002      	adds	r0, #2
  401008:	6063      	str	r3, [r4, #4]
  40100a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40100e:	2000      	movs	r0, #0
  401010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401014:	4b14      	ldr	r3, [pc, #80]	; (401068 <__register_exitproc+0xa0>)
  401016:	b303      	cbz	r3, 40105a <__register_exitproc+0x92>
  401018:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40101c:	f3af 8000 	nop.w
  401020:	4604      	mov	r4, r0
  401022:	b1d0      	cbz	r0, 40105a <__register_exitproc+0x92>
  401024:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  401028:	2700      	movs	r7, #0
  40102a:	e880 0088 	stmia.w	r0, {r3, r7}
  40102e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  401032:	4638      	mov	r0, r7
  401034:	2301      	movs	r3, #1
  401036:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40103a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40103e:	2e00      	cmp	r6, #0
  401040:	d0e1      	beq.n	401006 <__register_exitproc+0x3e>
  401042:	e7d1      	b.n	400fe8 <__register_exitproc+0x20>
  401044:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  401048:	430a      	orrs	r2, r1
  40104a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40104e:	e7da      	b.n	401006 <__register_exitproc+0x3e>
  401050:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  401054:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  401058:	e7c1      	b.n	400fde <__register_exitproc+0x16>
  40105a:	f04f 30ff 	mov.w	r0, #4294967295
  40105e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401062:	bf00      	nop
  401064:	0040109c 	.word	0x0040109c
  401068:	00000000 	.word	0x00000000
  40106c:	00000001 	.word	0x00000001
  401070:	00000002 	.word	0x00000002
  401074:	00000004 	.word	0x00000004
  401078:	00000008 	.word	0x00000008
  40107c:	00000010 	.word	0x00000010
  401080:	00000020 	.word	0x00000020
  401084:	00000040 	.word	0x00000040
  401088:	00000080 	.word	0x00000080
  40108c:	00000100 	.word	0x00000100
  401090:	00000200 	.word	0x00000200
  401094:	00000400 	.word	0x00000400
  401098:	00000043 	.word	0x00000043

0040109c <_global_impure_ptr>:
  40109c:	20000008                                ... 

004010a0 <_init>:
  4010a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4010a2:	bf00      	nop
  4010a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4010a6:	bc08      	pop	{r3}
  4010a8:	469e      	mov	lr, r3
  4010aa:	4770      	bx	lr

004010ac <__init_array_start>:
  4010ac:	00400f81 	.word	0x00400f81

004010b0 <__frame_dummy_init_array_entry>:
  4010b0:	004000f1                                ..@.

004010b4 <_fini>:
  4010b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4010b6:	bf00      	nop
  4010b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4010ba:	bc08      	pop	{r3}
  4010bc:	469e      	mov	lr, r3
  4010be:	4770      	bx	lr

004010c0 <__fini_array_start>:
  4010c0:	004000cd 	.word	0x004000cd
