{
  "design": {
    "design_info": {
      "boundary_crc": "0x6BD0DDD8FFC83C73",
      "device": "xc7a35ticsg324-1L",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "uart_example_0": ""
    },
    "ports": {
      "i_rx_uart_0": {
        "direction": "I"
      },
      "o_tx_uart_0": {
        "direction": "O"
      },
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset_but_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "151.636"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          }
        }
      },
      "uart_example_0": {
        "vlnv": "xilinx.com:module_ref:uart_example:1.0",
        "xci_name": "design_1_uart_example_0_0",
        "xci_path": "ip\\design_1_uart_example_0_0\\design_1_uart_example_0_0.xci",
        "inst_hier_path": "uart_example_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_example",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk_50": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "i_rx_uart": {
            "direction": "I"
          },
          "o_tx_uart": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "uart_example_0/i_clk_50"
        ]
      },
      "i_rx_uart_0_1": {
        "ports": [
          "i_rx_uart_0",
          "uart_example_0/i_rx_uart"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset_but_0",
          "clk_wiz_0/reset"
        ]
      },
      "uart_example_0_o_tx_uart": {
        "ports": [
          "uart_example_0/o_tx_uart",
          "o_tx_uart_0"
        ]
      }
    }
  }
}