

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Mon Jul  1 11:23:12 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense_out
* Solution:       puf_15
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1363|  1363|  1363|  1363|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |                   |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |- Dense_Loop       |  1290|  1290|       129|          -|          -|    10|    no    |
        | + Flat_Loop       |   122|   122|        43|         40|          1|     3|    yes   |
        |- Sum_Loop         |    45|    45|        10|          4|          1|    10|    yes   |
        |- Prediction_Loop  |    23|    23|        15|          1|          1|    10|    yes   |
        +-------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    425|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     12|     923|   2601|    -|
|Memory           |        1|      -|      96|     10|    0|
|Multiplexer      |        -|      -|       -|    618|    -|
|Register         |        0|      -|     994|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|     12|    2013|   3750|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      5|       1|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_fadd_32ns_3dEe_U1  |dense_fadd_32ns_3dEe  |        0|      2|  227|  403|    0|
    |dense_fdiv_32ns_3fYi_U3  |dense_fdiv_32ns_3fYi  |        0|      0|  363|  986|    0|
    |dense_fexp_32ns_3g8j_U4  |dense_fexp_32ns_3g8j  |        0|      7|  205|  892|    0|
    |dense_fmul_32ns_3eOg_U2  |dense_fmul_32ns_3eOg  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     12|  923| 2601|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_array_U        |dense_dense_array     |        0|  64|   5|    0|    10|   32|     1|          320|
    |dense_out_bias_U     |dense_dense_out_bcud  |        0|  32|   5|    0|    10|   32|     1|          320|
    |dense_out_weights_U  |dense_dense_out_wbkb  |        1|   0|   0|    0|   300|   32|     1|         9600|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                      |        1|  96|  10|    0|   320|   96|     3|        10240|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln21_1_fu_641_p2     |     +    |      0|  0|  15|           6|           2|
    |add_ln21_2_fu_656_p2     |     +    |      0|  0|  15|           6|           3|
    |add_ln21_3_fu_666_p2     |     +    |      0|  0|  15|           6|           3|
    |add_ln21_4_fu_714_p2     |     +    |      0|  0|  15|           6|           3|
    |add_ln21_5_fu_724_p2     |     +    |      0|  0|  15|           6|           3|
    |add_ln21_6_fu_772_p2     |     +    |      0|  0|  15|           6|           4|
    |add_ln21_7_fu_782_p2     |     +    |      0|  0|  15|           6|           4|
    |add_ln21_8_fu_981_p2     |     +    |      0|  0|  15|           5|           4|
    |add_ln21_fu_595_p2       |     +    |      0|  0|  15|           5|           2|
    |add_ln23_10_fu_814_p2    |     +    |      0|  0|  10|          10|          10|
    |add_ln23_11_fu_820_p2    |     +    |      0|  0|  10|          10|          10|
    |add_ln23_12_fu_852_p2    |     +    |      0|  0|  10|          10|          10|
    |add_ln23_13_fu_858_p2    |     +    |      0|  0|  10|          10|          10|
    |add_ln23_14_fu_890_p2    |     +    |      0|  0|  10|          10|          10|
    |add_ln23_15_fu_896_p2    |     +    |      0|  0|  10|          10|          10|
    |add_ln23_16_fu_928_p2    |     +    |      0|  0|  10|          10|          10|
    |add_ln23_17_fu_934_p2    |     +    |      0|  0|  10|          10|          10|
    |add_ln23_18_fu_966_p2    |     +    |      0|  0|  10|          10|          10|
    |add_ln23_19_fu_972_p2    |     +    |      0|  0|  10|          10|          10|
    |add_ln23_1_fu_532_p2     |     +    |      0|  0|  10|           9|           9|
    |add_ln23_2_fu_579_p2     |     +    |      0|  0|  10|           9|           9|
    |add_ln23_3_fu_585_p2     |     +    |      0|  0|  10|           9|           9|
    |add_ln23_4_fu_630_p2     |     +    |      0|  0|  10|           9|           9|
    |add_ln23_5_fu_636_p2     |     +    |      0|  0|  10|           9|           9|
    |add_ln23_6_fu_698_p2     |     +    |      0|  0|  10|          10|          10|
    |add_ln23_7_fu_704_p2     |     +    |      0|  0|  10|          10|          10|
    |add_ln23_8_fu_756_p2     |     +    |      0|  0|  10|          10|          10|
    |add_ln23_9_fu_762_p2     |     +    |      0|  0|  10|          10|          10|
    |add_ln23_fu_526_p2       |     +    |      0|  0|  10|           9|           9|
    |d_fu_473_p2              |     +    |      0|  0|  13|           4|           1|
    |i_fu_993_p2              |     +    |      0|  0|  13|           4|           1|
    |j_fu_1010_p2             |     +    |      0|  0|  13|           4|           1|
    |icmp_ln16_fu_467_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln21_fu_491_p2      |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln31_fu_987_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln37_fu_1004_p2     |   icmp   |      0|  0|   9|           4|           4|
    |or_ln21_fu_542_p2        |    or    |      0|  0|   5|           5|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 425|         285|         248|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  237|         55|    1|         55|
    |ap_enable_reg_pp0_iter1         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1         |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter14        |    9|          2|    1|          2|
    |ap_phi_mux_f_0_0_phi_fu_339_p4  |    9|          2|    5|         10|
    |ap_phi_mux_i_0_phi_fu_375_p4    |    9|          2|    4|          8|
    |d_0_reg_324                     |    9|          2|    4|          8|
    |dense_array_address0            |   21|          4|    4|         16|
    |dense_out_weights_address0      |   50|         11|    9|         99|
    |f_0_0_reg_335                   |    9|          2|    5|         10|
    |fully_connected_address0        |   33|          6|    5|         30|
    |fully_connected_address1        |   33|          6|    5|         30|
    |grp_fu_393_p0                   |   27|          5|   32|        160|
    |grp_fu_393_p1                   |   50|         11|   32|        352|
    |grp_fu_401_p1                   |   41|          8|   32|        256|
    |i_0_reg_371                     |    9|          2|    4|          8|
    |j_0_reg_382                     |    9|          2|    4|          8|
    |reg_428                         |    9|          2|   32|         64|
    |reg_439                         |    9|          2|   32|         64|
    |sum_0_reg_359                   |    9|          2|   32|         64|
    |w_sum_0_0_reg_347               |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  618|        134|  278|       1314|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln21_1_reg_1104               |   6|   0|    6|          0|
    |add_ln21_2_reg_1120               |   6|   0|    6|          0|
    |add_ln21_3_reg_1131               |   6|   0|    6|          0|
    |add_ln21_4_reg_1152               |   6|   0|    6|          0|
    |add_ln21_5_reg_1163               |   6|   0|    6|          0|
    |add_ln21_6_reg_1189               |   6|   0|    6|          0|
    |add_ln21_7_reg_1200               |   6|   0|    6|          0|
    |add_ln21_8_reg_1271               |   5|   0|    5|          0|
    |add_ln23_19_reg_1251              |  10|   0|   10|          0|
    |add_ln23_5_reg_1094               |   9|   0|    9|          0|
    |ap_CS_fsm                         |  54|   0|   54|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9           |   1|   0|    1|          0|
    |d_0_reg_324                       |   4|   0|    4|          0|
    |d_reg_1025                        |   4|   0|    4|          0|
    |f_0_0_cast1_reg_1079              |   5|   0|    6|          1|
    |f_0_0_reg_335                     |   5|   0|    5|          0|
    |fully_connected_load_5_reg_1147   |  32|   0|   32|          0|
    |fully_connected_load_7_reg_1184   |  32|   0|   32|          0|
    |fully_connected_load_9_reg_1221   |  32|   0|   32|          0|
    |i_0_reg_371                       |   4|   0|    4|          0|
    |i_reg_1295                        |   4|   0|    4|          0|
    |icmp_ln21_reg_1054                |   1|   0|    1|          0|
    |icmp_ln21_reg_1054_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln31_reg_1291                |   1|   0|    1|          0|
    |icmp_ln37_reg_1305                |   1|   0|    1|          0|
    |j_0_reg_382                       |   4|   0|    4|          0|
    |or_ln21_reg_1068                  |   4|   0|    5|          1|
    |reg_423                           |  32|   0|   32|          0|
    |reg_428                           |  32|   0|   32|          0|
    |reg_434                           |  32|   0|   32|          0|
    |reg_439                           |  32|   0|   32|          0|
    |reg_445                           |  32|   0|   32|          0|
    |reg_450                           |  32|   0|   32|          0|
    |reg_461                           |  32|   0|   32|          0|
    |sum_0_reg_359                     |  32|   0|   32|          0|
    |tmp_3_2_reg_1174                  |  32|   0|   32|          0|
    |tmp_3_3_reg_1211                  |  32|   0|   32|          0|
    |tmp_3_5_reg_1231                  |  32|   0|   32|          0|
    |tmp_3_6_reg_1241                  |  32|   0|   32|          0|
    |tmp_3_7_reg_1256                  |  32|   0|   32|          0|
    |tmp_3_9_reg_1266                  |  32|   0|   32|          0|
    |tmp_6_reg_1324                    |  32|   0|   32|          0|
    |w_sum_0_0_reg_347                 |  32|   0|   32|          0|
    |zext_ln21_1_reg_1047              |   4|   0|    9|          5|
    |zext_ln21_reg_1036                |   4|   0|   10|          6|
    |zext_ln23_reg_1030                |   4|   0|   64|         60|
    |zext_ln39_reg_1314                |   4|   0|   64|         60|
    |icmp_ln31_reg_1291                |  64|  32|    1|          0|
    |icmp_ln37_reg_1305                |  64|  32|    1|          0|
    |zext_ln39_reg_1314                |  64|  32|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 994|  96| 1001|        193|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      dense      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      dense      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      dense      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      dense      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      dense      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      dense      | return value |
|fully_connected_address0  | out |    5|  ap_memory | fully_connected |     array    |
|fully_connected_ce0       | out |    1|  ap_memory | fully_connected |     array    |
|fully_connected_q0        |  in |   32|  ap_memory | fully_connected |     array    |
|fully_connected_address1  | out |    5|  ap_memory | fully_connected |     array    |
|fully_connected_ce1       | out |    1|  ap_memory | fully_connected |     array    |
|fully_connected_q1        |  in |   32|  ap_memory | fully_connected |     array    |
|prediction_address0       | out |    4|  ap_memory |    prediction   |     array    |
|prediction_ce0            | out |    1|  ap_memory |    prediction   |     array    |
|prediction_we0            | out |    1|  ap_memory |    prediction   |     array    |
|prediction_d0             | out |   32|  ap_memory |    prediction   |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

