
*** Running vivado
    with args -log inst_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_ram.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source inst_ram.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 407.469 ; gain = 109.086
INFO: [Synth 8-638] synthesizing module 'inst_ram' [g:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/synth/inst_ram.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'inst_ram' (11#1) [g:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/synth/inst_ram.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:03:02 ; elapsed = 00:03:06 . Memory (MB): peak = 830.828 ; gain = 532.445
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:03 ; elapsed = 00:03:06 . Memory (MB): peak = 830.828 ; gain = 532.445
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 839.535 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 839.535 ; gain = 541.152
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 839.535 ; gain = 541.152
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 839.535 ; gain = 541.152
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:16 ; elapsed = 00:03:21 . Memory (MB): peak = 839.535 ; gain = 541.152
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:18 ; elapsed = 00:03:23 . Memory (MB): peak = 839.535 ; gain = 541.152
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:26 ; elapsed = 00:03:32 . Memory (MB): peak = 845.375 ; gain = 546.992
Finished Timing Optimization : Time (s): cpu = 00:03:27 ; elapsed = 00:03:32 . Memory (MB): peak = 851.125 ; gain = 552.742
Finished Technology Mapping : Time (s): cpu = 00:03:27 ; elapsed = 00:03:32 . Memory (MB): peak = 863.395 ; gain = 565.012
Finished IO Insertion : Time (s): cpu = 00:03:28 ; elapsed = 00:03:33 . Memory (MB): peak = 863.395 ; gain = 565.012
Finished Renaming Generated Instances : Time (s): cpu = 00:03:28 ; elapsed = 00:03:33 . Memory (MB): peak = 863.395 ; gain = 565.012
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:28 ; elapsed = 00:03:33 . Memory (MB): peak = 863.395 ; gain = 565.012
Finished Renaming Generated Ports : Time (s): cpu = 00:03:28 ; elapsed = 00:03:33 . Memory (MB): peak = 863.395 ; gain = 565.012
Finished Handling Custom Attributes : Time (s): cpu = 00:03:28 ; elapsed = 00:03:33 . Memory (MB): peak = 863.395 ; gain = 565.012
Finished Renaming Generated Nets : Time (s): cpu = 00:03:28 ; elapsed = 00:03:33 . Memory (MB): peak = 863.395 ; gain = 565.012

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT5        |    16|
|2     |LUT6        |   128|
|3     |MUXF7       |    64|
|4     |MUXF8       |    32|
|5     |RAMB36E1    |     1|
|6     |RAMB36E1_1  |     1|
|7     |RAMB36E1_10 |     1|
|8     |RAMB36E1_11 |     1|
|9     |RAMB36E1_12 |     1|
|10    |RAMB36E1_13 |     1|
|11    |RAMB36E1_14 |     1|
|12    |RAMB36E1_15 |     4|
|13    |RAMB36E1_16 |     1|
|14    |RAMB36E1_17 |     1|
|15    |RAMB36E1_18 |     1|
|16    |RAMB36E1_19 |     1|
|17    |RAMB36E1_2  |     1|
|18    |RAMB36E1_20 |     1|
|19    |RAMB36E1_21 |     1|
|20    |RAMB36E1_22 |     1|
|21    |RAMB36E1_23 |     1|
|22    |RAMB36E1_24 |     1|
|23    |RAMB36E1_25 |     1|
|24    |RAMB36E1_26 |     1|
|25    |RAMB36E1_27 |     1|
|26    |RAMB36E1_28 |     1|
|27    |RAMB36E1_29 |     1|
|28    |RAMB36E1_3  |     1|
|29    |RAMB36E1_30 |     1|
|30    |RAMB36E1_31 |     1|
|31    |RAMB36E1_32 |     1|
|32    |RAMB36E1_33 |     1|
|33    |RAMB36E1_34 |     1|
|34    |RAMB36E1_35 |     1|
|35    |RAMB36E1_36 |     1|
|36    |RAMB36E1_37 |     1|
|37    |RAMB36E1_38 |     1|
|38    |RAMB36E1_39 |     1|
|39    |RAMB36E1_4  |     1|
|40    |RAMB36E1_40 |     1|
|41    |RAMB36E1_41 |     1|
|42    |RAMB36E1_42 |     1|
|43    |RAMB36E1_43 |     1|
|44    |RAMB36E1_44 |     1|
|45    |RAMB36E1_45 |     1|
|46    |RAMB36E1_46 |     1|
|47    |RAMB36E1_47 |     1|
|48    |RAMB36E1_48 |     1|
|49    |RAMB36E1_49 |     1|
|50    |RAMB36E1_5  |     1|
|51    |RAMB36E1_50 |     1|
|52    |RAMB36E1_51 |     1|
|53    |RAMB36E1_52 |     1|
|54    |RAMB36E1_53 |     1|
|55    |RAMB36E1_54 |     1|
|56    |RAMB36E1_55 |     1|
|57    |RAMB36E1_56 |     1|
|58    |RAMB36E1_57 |     1|
|59    |RAMB36E1_58 |     1|
|60    |RAMB36E1_59 |     1|
|61    |RAMB36E1_6  |     1|
|62    |RAMB36E1_60 |     1|
|63    |RAMB36E1_7  |     1|
|64    |RAMB36E1_8  |     1|
|65    |RAMB36E1_9  |     1|
|66    |FDRE        |     4|
+------+------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:28 ; elapsed = 00:03:33 . Memory (MB): peak = 863.395 ; gain = 565.012
synth_design: Time (s): cpu = 00:03:29 ; elapsed = 00:03:35 . Memory (MB): peak = 877.480 ; gain = 579.535
