{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605613099139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605613099152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 19:38:18 2020 " "Processing started: Tue Nov 17 19:38:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605613099152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605613099152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp9 -c exp9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp9 -c exp9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605613099153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605613101921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605613101921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/my_design/exp9/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605613123398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605613123398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "D:/my_design/exp9/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605613123410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605613123410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_mif.v 1 1 " "Found 1 design units, including 1 entities, in source file read_mif.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_mif " "Found entity 1: read_mif" {  } { { "read_mif.v" "" { Text "D:/my_design/exp9/read_mif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605613123423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605613123423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_picture.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_picture.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_picture " "Found entity 1: vga_picture" {  } { { "vga_picture.v" "" { Text "D:/my_design/exp9/vga_picture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605613123439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605613123439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_cat.v 1 1 " "Found 1 design units, including 1 entities, in source file read_cat.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_cat " "Found entity 1: read_cat" {  } { { "read_cat.v" "" { Text "D:/my_design/exp9/read_cat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605613123454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605613123454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stripe.v 1 1 " "Found 1 design units, including 1 entities, in source file stripe.v" { { "Info" "ISGN_ENTITY_NAME" "1 stripe " "Found entity 1: stripe" {  } { { "stripe.v" "" { Text "D:/my_design/exp9/stripe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605613123469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605613123469 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "data stripe.v(26) " "Verilog HDL Procedural Assignment error at stripe.v(26): object \"data\" on left-hand side of assignment must have a variable data type" {  } { { "stripe.v" "" { Text "D:/my_design/exp9/stripe.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1605613123515 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "data stripe.v(28) " "Verilog HDL Procedural Assignment error at stripe.v(28): object \"data\" on left-hand side of assignment must have a variable data type" {  } { { "stripe.v" "" { Text "D:/my_design/exp9/stripe.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1605613123516 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "data stripe.v(30) " "Verilog HDL Procedural Assignment error at stripe.v(30): object \"data\" on left-hand side of assignment must have a variable data type" {  } { { "stripe.v" "" { Text "D:/my_design/exp9/stripe.v" 30 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1605613123516 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605613123619 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 17 19:38:43 2020 " "Processing ended: Tue Nov 17 19:38:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605613123619 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605613123619 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605613123619 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605613123619 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605613124314 ""}
