
sensory_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dbdc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000564  0800dca0  0800dca0  0001dca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e204  0800e204  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e204  0800e204  0001e204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e20c  0800e20c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e20c  0800e20c  0001e20c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e210  0800e210  0001e210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800e214  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005d0  200001d8  0800e3e8  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200007a8  0800e3e8  000207a8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017e8b  00000000  00000000  0002023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f40  00000000  00000000  000380ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015d0  00000000  00000000  0003c010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010e0  00000000  00000000  0003d5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016be8  00000000  00000000  0003e6c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cd13  00000000  00000000  000552a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00081e5a  00000000  00000000  00071fbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006258  00000000  00000000  000f3e18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000fa070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d8 	.word	0x200001d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800dc84 	.word	0x0800dc84

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001dc 	.word	0x200001dc
 8000104:	0800dc84 	.word	0x0800dc84

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f8b3 	bl	80015a8 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f803 	bl	8001458 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f8a5 	bl	80015a8 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f89b 	bl	80015a8 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f82b 	bl	80014dc <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f821 	bl	80014dc <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	; (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f8a4 	bl	8000624 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			; (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4699      	mov	r9, r3
 80004ee:	0c03      	lsrs	r3, r0, #16
 80004f0:	469c      	mov	ip, r3
 80004f2:	0413      	lsls	r3, r2, #16
 80004f4:	4647      	mov	r7, r8
 80004f6:	0c1b      	lsrs	r3, r3, #16
 80004f8:	001d      	movs	r5, r3
 80004fa:	000e      	movs	r6, r1
 80004fc:	4661      	mov	r1, ip
 80004fe:	0404      	lsls	r4, r0, #16
 8000500:	0c24      	lsrs	r4, r4, #16
 8000502:	b580      	push	{r7, lr}
 8000504:	0007      	movs	r7, r0
 8000506:	0c10      	lsrs	r0, r2, #16
 8000508:	434b      	muls	r3, r1
 800050a:	4365      	muls	r5, r4
 800050c:	4341      	muls	r1, r0
 800050e:	4360      	muls	r0, r4
 8000510:	0c2c      	lsrs	r4, r5, #16
 8000512:	18c0      	adds	r0, r0, r3
 8000514:	1820      	adds	r0, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	4283      	cmp	r3, r0
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	; 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4356      	muls	r6, r2
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	042d      	lsls	r5, r5, #16
 800052e:	0c2d      	lsrs	r5, r5, #16
 8000530:	1989      	adds	r1, r1, r6
 8000532:	4463      	add	r3, ip
 8000534:	0400      	lsls	r0, r0, #16
 8000536:	1940      	adds	r0, r0, r5
 8000538:	18c9      	adds	r1, r1, r3
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)

08000544 <__aeabi_d2uiz>:
 8000544:	b570      	push	{r4, r5, r6, lr}
 8000546:	2200      	movs	r2, #0
 8000548:	4b0c      	ldr	r3, [pc, #48]	; (800057c <__aeabi_d2uiz+0x38>)
 800054a:	0004      	movs	r4, r0
 800054c:	000d      	movs	r5, r1
 800054e:	f7ff ffa1 	bl	8000494 <__aeabi_dcmpge>
 8000552:	2800      	cmp	r0, #0
 8000554:	d104      	bne.n	8000560 <__aeabi_d2uiz+0x1c>
 8000556:	0020      	movs	r0, r4
 8000558:	0029      	movs	r1, r5
 800055a:	f001 feeb 	bl	8002334 <__aeabi_d2iz>
 800055e:	bd70      	pop	{r4, r5, r6, pc}
 8000560:	4b06      	ldr	r3, [pc, #24]	; (800057c <__aeabi_d2uiz+0x38>)
 8000562:	2200      	movs	r2, #0
 8000564:	0020      	movs	r0, r4
 8000566:	0029      	movs	r1, r5
 8000568:	f001 fb44 	bl	8001bf4 <__aeabi_dsub>
 800056c:	f001 fee2 	bl	8002334 <__aeabi_d2iz>
 8000570:	2380      	movs	r3, #128	; 0x80
 8000572:	061b      	lsls	r3, r3, #24
 8000574:	469c      	mov	ip, r3
 8000576:	4460      	add	r0, ip
 8000578:	e7f1      	b.n	800055e <__aeabi_d2uiz+0x1a>
 800057a:	46c0      	nop			; (mov r8, r8)
 800057c:	41e00000 	.word	0x41e00000

08000580 <__aeabi_d2lz>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	0005      	movs	r5, r0
 8000584:	000c      	movs	r4, r1
 8000586:	2200      	movs	r2, #0
 8000588:	2300      	movs	r3, #0
 800058a:	0028      	movs	r0, r5
 800058c:	0021      	movs	r1, r4
 800058e:	f7ff ff63 	bl	8000458 <__aeabi_dcmplt>
 8000592:	2800      	cmp	r0, #0
 8000594:	d108      	bne.n	80005a8 <__aeabi_d2lz+0x28>
 8000596:	0028      	movs	r0, r5
 8000598:	0021      	movs	r1, r4
 800059a:	f000 f80f 	bl	80005bc <__aeabi_d2ulz>
 800059e:	0002      	movs	r2, r0
 80005a0:	000b      	movs	r3, r1
 80005a2:	0010      	movs	r0, r2
 80005a4:	0019      	movs	r1, r3
 80005a6:	bd70      	pop	{r4, r5, r6, pc}
 80005a8:	2380      	movs	r3, #128	; 0x80
 80005aa:	061b      	lsls	r3, r3, #24
 80005ac:	18e1      	adds	r1, r4, r3
 80005ae:	0028      	movs	r0, r5
 80005b0:	f000 f804 	bl	80005bc <__aeabi_d2ulz>
 80005b4:	2300      	movs	r3, #0
 80005b6:	4242      	negs	r2, r0
 80005b8:	418b      	sbcs	r3, r1
 80005ba:	e7f2      	b.n	80005a2 <__aeabi_d2lz+0x22>

080005bc <__aeabi_d2ulz>:
 80005bc:	b570      	push	{r4, r5, r6, lr}
 80005be:	2200      	movs	r2, #0
 80005c0:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <__aeabi_d2ulz+0x34>)
 80005c2:	000d      	movs	r5, r1
 80005c4:	0004      	movs	r4, r0
 80005c6:	f001 f853 	bl	8001670 <__aeabi_dmul>
 80005ca:	f7ff ffbb 	bl	8000544 <__aeabi_d2uiz>
 80005ce:	0006      	movs	r6, r0
 80005d0:	f001 ff16 	bl	8002400 <__aeabi_ui2d>
 80005d4:	2200      	movs	r2, #0
 80005d6:	4b07      	ldr	r3, [pc, #28]	; (80005f4 <__aeabi_d2ulz+0x38>)
 80005d8:	f001 f84a 	bl	8001670 <__aeabi_dmul>
 80005dc:	0002      	movs	r2, r0
 80005de:	000b      	movs	r3, r1
 80005e0:	0020      	movs	r0, r4
 80005e2:	0029      	movs	r1, r5
 80005e4:	f001 fb06 	bl	8001bf4 <__aeabi_dsub>
 80005e8:	f7ff ffac 	bl	8000544 <__aeabi_d2uiz>
 80005ec:	0031      	movs	r1, r6
 80005ee:	bd70      	pop	{r4, r5, r6, pc}
 80005f0:	3df00000 	.word	0x3df00000
 80005f4:	41f00000 	.word	0x41f00000

080005f8 <__aeabi_l2d>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	0006      	movs	r6, r0
 80005fc:	0008      	movs	r0, r1
 80005fe:	f001 fecf 	bl	80023a0 <__aeabi_i2d>
 8000602:	2200      	movs	r2, #0
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <__aeabi_l2d+0x28>)
 8000606:	f001 f833 	bl	8001670 <__aeabi_dmul>
 800060a:	000d      	movs	r5, r1
 800060c:	0004      	movs	r4, r0
 800060e:	0030      	movs	r0, r6
 8000610:	f001 fef6 	bl	8002400 <__aeabi_ui2d>
 8000614:	002b      	movs	r3, r5
 8000616:	0022      	movs	r2, r4
 8000618:	f000 f8d0 	bl	80007bc <__aeabi_dadd>
 800061c:	bd70      	pop	{r4, r5, r6, pc}
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	41f00000 	.word	0x41f00000

08000624 <__udivmoddi4>:
 8000624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000626:	4657      	mov	r7, sl
 8000628:	464e      	mov	r6, r9
 800062a:	4645      	mov	r5, r8
 800062c:	46de      	mov	lr, fp
 800062e:	b5e0      	push	{r5, r6, r7, lr}
 8000630:	0004      	movs	r4, r0
 8000632:	000d      	movs	r5, r1
 8000634:	4692      	mov	sl, r2
 8000636:	4699      	mov	r9, r3
 8000638:	b083      	sub	sp, #12
 800063a:	428b      	cmp	r3, r1
 800063c:	d830      	bhi.n	80006a0 <__udivmoddi4+0x7c>
 800063e:	d02d      	beq.n	800069c <__udivmoddi4+0x78>
 8000640:	4649      	mov	r1, r9
 8000642:	4650      	mov	r0, sl
 8000644:	f001 ffa6 	bl	8002594 <__clzdi2>
 8000648:	0029      	movs	r1, r5
 800064a:	0006      	movs	r6, r0
 800064c:	0020      	movs	r0, r4
 800064e:	f001 ffa1 	bl	8002594 <__clzdi2>
 8000652:	1a33      	subs	r3, r6, r0
 8000654:	4698      	mov	r8, r3
 8000656:	3b20      	subs	r3, #32
 8000658:	d434      	bmi.n	80006c4 <__udivmoddi4+0xa0>
 800065a:	469b      	mov	fp, r3
 800065c:	4653      	mov	r3, sl
 800065e:	465a      	mov	r2, fp
 8000660:	4093      	lsls	r3, r2
 8000662:	4642      	mov	r2, r8
 8000664:	001f      	movs	r7, r3
 8000666:	4653      	mov	r3, sl
 8000668:	4093      	lsls	r3, r2
 800066a:	001e      	movs	r6, r3
 800066c:	42af      	cmp	r7, r5
 800066e:	d83b      	bhi.n	80006e8 <__udivmoddi4+0xc4>
 8000670:	42af      	cmp	r7, r5
 8000672:	d100      	bne.n	8000676 <__udivmoddi4+0x52>
 8000674:	e079      	b.n	800076a <__udivmoddi4+0x146>
 8000676:	465b      	mov	r3, fp
 8000678:	1ba4      	subs	r4, r4, r6
 800067a:	41bd      	sbcs	r5, r7
 800067c:	2b00      	cmp	r3, #0
 800067e:	da00      	bge.n	8000682 <__udivmoddi4+0x5e>
 8000680:	e076      	b.n	8000770 <__udivmoddi4+0x14c>
 8000682:	2200      	movs	r2, #0
 8000684:	2300      	movs	r3, #0
 8000686:	9200      	str	r2, [sp, #0]
 8000688:	9301      	str	r3, [sp, #4]
 800068a:	2301      	movs	r3, #1
 800068c:	465a      	mov	r2, fp
 800068e:	4093      	lsls	r3, r2
 8000690:	9301      	str	r3, [sp, #4]
 8000692:	2301      	movs	r3, #1
 8000694:	4642      	mov	r2, r8
 8000696:	4093      	lsls	r3, r2
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	e029      	b.n	80006f0 <__udivmoddi4+0xcc>
 800069c:	4282      	cmp	r2, r0
 800069e:	d9cf      	bls.n	8000640 <__udivmoddi4+0x1c>
 80006a0:	2200      	movs	r2, #0
 80006a2:	2300      	movs	r3, #0
 80006a4:	9200      	str	r2, [sp, #0]
 80006a6:	9301      	str	r3, [sp, #4]
 80006a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <__udivmoddi4+0x8e>
 80006ae:	601c      	str	r4, [r3, #0]
 80006b0:	605d      	str	r5, [r3, #4]
 80006b2:	9800      	ldr	r0, [sp, #0]
 80006b4:	9901      	ldr	r1, [sp, #4]
 80006b6:	b003      	add	sp, #12
 80006b8:	bcf0      	pop	{r4, r5, r6, r7}
 80006ba:	46bb      	mov	fp, r7
 80006bc:	46b2      	mov	sl, r6
 80006be:	46a9      	mov	r9, r5
 80006c0:	46a0      	mov	r8, r4
 80006c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c4:	4642      	mov	r2, r8
 80006c6:	469b      	mov	fp, r3
 80006c8:	2320      	movs	r3, #32
 80006ca:	1a9b      	subs	r3, r3, r2
 80006cc:	4652      	mov	r2, sl
 80006ce:	40da      	lsrs	r2, r3
 80006d0:	4641      	mov	r1, r8
 80006d2:	0013      	movs	r3, r2
 80006d4:	464a      	mov	r2, r9
 80006d6:	408a      	lsls	r2, r1
 80006d8:	0017      	movs	r7, r2
 80006da:	4642      	mov	r2, r8
 80006dc:	431f      	orrs	r7, r3
 80006de:	4653      	mov	r3, sl
 80006e0:	4093      	lsls	r3, r2
 80006e2:	001e      	movs	r6, r3
 80006e4:	42af      	cmp	r7, r5
 80006e6:	d9c3      	bls.n	8000670 <__udivmoddi4+0x4c>
 80006e8:	2200      	movs	r2, #0
 80006ea:	2300      	movs	r3, #0
 80006ec:	9200      	str	r2, [sp, #0]
 80006ee:	9301      	str	r3, [sp, #4]
 80006f0:	4643      	mov	r3, r8
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d0d8      	beq.n	80006a8 <__udivmoddi4+0x84>
 80006f6:	07fb      	lsls	r3, r7, #31
 80006f8:	0872      	lsrs	r2, r6, #1
 80006fa:	431a      	orrs	r2, r3
 80006fc:	4646      	mov	r6, r8
 80006fe:	087b      	lsrs	r3, r7, #1
 8000700:	e00e      	b.n	8000720 <__udivmoddi4+0xfc>
 8000702:	42ab      	cmp	r3, r5
 8000704:	d101      	bne.n	800070a <__udivmoddi4+0xe6>
 8000706:	42a2      	cmp	r2, r4
 8000708:	d80c      	bhi.n	8000724 <__udivmoddi4+0x100>
 800070a:	1aa4      	subs	r4, r4, r2
 800070c:	419d      	sbcs	r5, r3
 800070e:	2001      	movs	r0, #1
 8000710:	1924      	adds	r4, r4, r4
 8000712:	416d      	adcs	r5, r5
 8000714:	2100      	movs	r1, #0
 8000716:	3e01      	subs	r6, #1
 8000718:	1824      	adds	r4, r4, r0
 800071a:	414d      	adcs	r5, r1
 800071c:	2e00      	cmp	r6, #0
 800071e:	d006      	beq.n	800072e <__udivmoddi4+0x10a>
 8000720:	42ab      	cmp	r3, r5
 8000722:	d9ee      	bls.n	8000702 <__udivmoddi4+0xde>
 8000724:	3e01      	subs	r6, #1
 8000726:	1924      	adds	r4, r4, r4
 8000728:	416d      	adcs	r5, r5
 800072a:	2e00      	cmp	r6, #0
 800072c:	d1f8      	bne.n	8000720 <__udivmoddi4+0xfc>
 800072e:	9800      	ldr	r0, [sp, #0]
 8000730:	9901      	ldr	r1, [sp, #4]
 8000732:	465b      	mov	r3, fp
 8000734:	1900      	adds	r0, r0, r4
 8000736:	4169      	adcs	r1, r5
 8000738:	2b00      	cmp	r3, #0
 800073a:	db24      	blt.n	8000786 <__udivmoddi4+0x162>
 800073c:	002b      	movs	r3, r5
 800073e:	465a      	mov	r2, fp
 8000740:	4644      	mov	r4, r8
 8000742:	40d3      	lsrs	r3, r2
 8000744:	002a      	movs	r2, r5
 8000746:	40e2      	lsrs	r2, r4
 8000748:	001c      	movs	r4, r3
 800074a:	465b      	mov	r3, fp
 800074c:	0015      	movs	r5, r2
 800074e:	2b00      	cmp	r3, #0
 8000750:	db2a      	blt.n	80007a8 <__udivmoddi4+0x184>
 8000752:	0026      	movs	r6, r4
 8000754:	409e      	lsls	r6, r3
 8000756:	0033      	movs	r3, r6
 8000758:	0026      	movs	r6, r4
 800075a:	4647      	mov	r7, r8
 800075c:	40be      	lsls	r6, r7
 800075e:	0032      	movs	r2, r6
 8000760:	1a80      	subs	r0, r0, r2
 8000762:	4199      	sbcs	r1, r3
 8000764:	9000      	str	r0, [sp, #0]
 8000766:	9101      	str	r1, [sp, #4]
 8000768:	e79e      	b.n	80006a8 <__udivmoddi4+0x84>
 800076a:	42a3      	cmp	r3, r4
 800076c:	d8bc      	bhi.n	80006e8 <__udivmoddi4+0xc4>
 800076e:	e782      	b.n	8000676 <__udivmoddi4+0x52>
 8000770:	4642      	mov	r2, r8
 8000772:	2320      	movs	r3, #32
 8000774:	2100      	movs	r1, #0
 8000776:	1a9b      	subs	r3, r3, r2
 8000778:	2200      	movs	r2, #0
 800077a:	9100      	str	r1, [sp, #0]
 800077c:	9201      	str	r2, [sp, #4]
 800077e:	2201      	movs	r2, #1
 8000780:	40da      	lsrs	r2, r3
 8000782:	9201      	str	r2, [sp, #4]
 8000784:	e785      	b.n	8000692 <__udivmoddi4+0x6e>
 8000786:	4642      	mov	r2, r8
 8000788:	2320      	movs	r3, #32
 800078a:	1a9b      	subs	r3, r3, r2
 800078c:	002a      	movs	r2, r5
 800078e:	4646      	mov	r6, r8
 8000790:	409a      	lsls	r2, r3
 8000792:	0023      	movs	r3, r4
 8000794:	40f3      	lsrs	r3, r6
 8000796:	4644      	mov	r4, r8
 8000798:	4313      	orrs	r3, r2
 800079a:	002a      	movs	r2, r5
 800079c:	40e2      	lsrs	r2, r4
 800079e:	001c      	movs	r4, r3
 80007a0:	465b      	mov	r3, fp
 80007a2:	0015      	movs	r5, r2
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	dad4      	bge.n	8000752 <__udivmoddi4+0x12e>
 80007a8:	4642      	mov	r2, r8
 80007aa:	002f      	movs	r7, r5
 80007ac:	2320      	movs	r3, #32
 80007ae:	0026      	movs	r6, r4
 80007b0:	4097      	lsls	r7, r2
 80007b2:	1a9b      	subs	r3, r3, r2
 80007b4:	40de      	lsrs	r6, r3
 80007b6:	003b      	movs	r3, r7
 80007b8:	4333      	orrs	r3, r6
 80007ba:	e7cd      	b.n	8000758 <__udivmoddi4+0x134>

080007bc <__aeabi_dadd>:
 80007bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007be:	464f      	mov	r7, r9
 80007c0:	4646      	mov	r6, r8
 80007c2:	46d6      	mov	lr, sl
 80007c4:	0004      	movs	r4, r0
 80007c6:	b5c0      	push	{r6, r7, lr}
 80007c8:	001f      	movs	r7, r3
 80007ca:	030b      	lsls	r3, r1, #12
 80007cc:	0010      	movs	r0, r2
 80007ce:	004e      	lsls	r6, r1, #1
 80007d0:	0a5b      	lsrs	r3, r3, #9
 80007d2:	0fcd      	lsrs	r5, r1, #31
 80007d4:	0f61      	lsrs	r1, r4, #29
 80007d6:	007a      	lsls	r2, r7, #1
 80007d8:	4319      	orrs	r1, r3
 80007da:	00e3      	lsls	r3, r4, #3
 80007dc:	033c      	lsls	r4, r7, #12
 80007de:	0fff      	lsrs	r7, r7, #31
 80007e0:	46bc      	mov	ip, r7
 80007e2:	0a64      	lsrs	r4, r4, #9
 80007e4:	0f47      	lsrs	r7, r0, #29
 80007e6:	4327      	orrs	r7, r4
 80007e8:	0d76      	lsrs	r6, r6, #21
 80007ea:	0d52      	lsrs	r2, r2, #21
 80007ec:	00c0      	lsls	r0, r0, #3
 80007ee:	46b9      	mov	r9, r7
 80007f0:	4680      	mov	r8, r0
 80007f2:	1ab7      	subs	r7, r6, r2
 80007f4:	4565      	cmp	r5, ip
 80007f6:	d100      	bne.n	80007fa <__aeabi_dadd+0x3e>
 80007f8:	e09b      	b.n	8000932 <__aeabi_dadd+0x176>
 80007fa:	2f00      	cmp	r7, #0
 80007fc:	dc00      	bgt.n	8000800 <__aeabi_dadd+0x44>
 80007fe:	e084      	b.n	800090a <__aeabi_dadd+0x14e>
 8000800:	2a00      	cmp	r2, #0
 8000802:	d100      	bne.n	8000806 <__aeabi_dadd+0x4a>
 8000804:	e0be      	b.n	8000984 <__aeabi_dadd+0x1c8>
 8000806:	4ac8      	ldr	r2, [pc, #800]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000808:	4296      	cmp	r6, r2
 800080a:	d100      	bne.n	800080e <__aeabi_dadd+0x52>
 800080c:	e124      	b.n	8000a58 <__aeabi_dadd+0x29c>
 800080e:	2280      	movs	r2, #128	; 0x80
 8000810:	464c      	mov	r4, r9
 8000812:	0412      	lsls	r2, r2, #16
 8000814:	4314      	orrs	r4, r2
 8000816:	46a1      	mov	r9, r4
 8000818:	2f38      	cmp	r7, #56	; 0x38
 800081a:	dd00      	ble.n	800081e <__aeabi_dadd+0x62>
 800081c:	e167      	b.n	8000aee <__aeabi_dadd+0x332>
 800081e:	2f1f      	cmp	r7, #31
 8000820:	dd00      	ble.n	8000824 <__aeabi_dadd+0x68>
 8000822:	e1d6      	b.n	8000bd2 <__aeabi_dadd+0x416>
 8000824:	2220      	movs	r2, #32
 8000826:	464c      	mov	r4, r9
 8000828:	1bd2      	subs	r2, r2, r7
 800082a:	4094      	lsls	r4, r2
 800082c:	46a2      	mov	sl, r4
 800082e:	4644      	mov	r4, r8
 8000830:	40fc      	lsrs	r4, r7
 8000832:	0020      	movs	r0, r4
 8000834:	4654      	mov	r4, sl
 8000836:	4304      	orrs	r4, r0
 8000838:	4640      	mov	r0, r8
 800083a:	4090      	lsls	r0, r2
 800083c:	1e42      	subs	r2, r0, #1
 800083e:	4190      	sbcs	r0, r2
 8000840:	464a      	mov	r2, r9
 8000842:	40fa      	lsrs	r2, r7
 8000844:	4304      	orrs	r4, r0
 8000846:	1a89      	subs	r1, r1, r2
 8000848:	1b1c      	subs	r4, r3, r4
 800084a:	42a3      	cmp	r3, r4
 800084c:	4192      	sbcs	r2, r2
 800084e:	4252      	negs	r2, r2
 8000850:	1a8b      	subs	r3, r1, r2
 8000852:	469a      	mov	sl, r3
 8000854:	4653      	mov	r3, sl
 8000856:	021b      	lsls	r3, r3, #8
 8000858:	d400      	bmi.n	800085c <__aeabi_dadd+0xa0>
 800085a:	e0d4      	b.n	8000a06 <__aeabi_dadd+0x24a>
 800085c:	4653      	mov	r3, sl
 800085e:	025a      	lsls	r2, r3, #9
 8000860:	0a53      	lsrs	r3, r2, #9
 8000862:	469a      	mov	sl, r3
 8000864:	4653      	mov	r3, sl
 8000866:	2b00      	cmp	r3, #0
 8000868:	d100      	bne.n	800086c <__aeabi_dadd+0xb0>
 800086a:	e104      	b.n	8000a76 <__aeabi_dadd+0x2ba>
 800086c:	4650      	mov	r0, sl
 800086e:	f001 fe73 	bl	8002558 <__clzsi2>
 8000872:	0003      	movs	r3, r0
 8000874:	3b08      	subs	r3, #8
 8000876:	2220      	movs	r2, #32
 8000878:	0020      	movs	r0, r4
 800087a:	1ad2      	subs	r2, r2, r3
 800087c:	4651      	mov	r1, sl
 800087e:	40d0      	lsrs	r0, r2
 8000880:	4099      	lsls	r1, r3
 8000882:	0002      	movs	r2, r0
 8000884:	409c      	lsls	r4, r3
 8000886:	430a      	orrs	r2, r1
 8000888:	42b3      	cmp	r3, r6
 800088a:	da00      	bge.n	800088e <__aeabi_dadd+0xd2>
 800088c:	e102      	b.n	8000a94 <__aeabi_dadd+0x2d8>
 800088e:	1b9b      	subs	r3, r3, r6
 8000890:	1c59      	adds	r1, r3, #1
 8000892:	291f      	cmp	r1, #31
 8000894:	dd00      	ble.n	8000898 <__aeabi_dadd+0xdc>
 8000896:	e0a7      	b.n	80009e8 <__aeabi_dadd+0x22c>
 8000898:	2320      	movs	r3, #32
 800089a:	0010      	movs	r0, r2
 800089c:	0026      	movs	r6, r4
 800089e:	1a5b      	subs	r3, r3, r1
 80008a0:	409c      	lsls	r4, r3
 80008a2:	4098      	lsls	r0, r3
 80008a4:	40ce      	lsrs	r6, r1
 80008a6:	40ca      	lsrs	r2, r1
 80008a8:	1e63      	subs	r3, r4, #1
 80008aa:	419c      	sbcs	r4, r3
 80008ac:	4330      	orrs	r0, r6
 80008ae:	4692      	mov	sl, r2
 80008b0:	2600      	movs	r6, #0
 80008b2:	4304      	orrs	r4, r0
 80008b4:	0763      	lsls	r3, r4, #29
 80008b6:	d009      	beq.n	80008cc <__aeabi_dadd+0x110>
 80008b8:	230f      	movs	r3, #15
 80008ba:	4023      	ands	r3, r4
 80008bc:	2b04      	cmp	r3, #4
 80008be:	d005      	beq.n	80008cc <__aeabi_dadd+0x110>
 80008c0:	1d23      	adds	r3, r4, #4
 80008c2:	42a3      	cmp	r3, r4
 80008c4:	41a4      	sbcs	r4, r4
 80008c6:	4264      	negs	r4, r4
 80008c8:	44a2      	add	sl, r4
 80008ca:	001c      	movs	r4, r3
 80008cc:	4653      	mov	r3, sl
 80008ce:	021b      	lsls	r3, r3, #8
 80008d0:	d400      	bmi.n	80008d4 <__aeabi_dadd+0x118>
 80008d2:	e09b      	b.n	8000a0c <__aeabi_dadd+0x250>
 80008d4:	4b94      	ldr	r3, [pc, #592]	; (8000b28 <__aeabi_dadd+0x36c>)
 80008d6:	3601      	adds	r6, #1
 80008d8:	429e      	cmp	r6, r3
 80008da:	d100      	bne.n	80008de <__aeabi_dadd+0x122>
 80008dc:	e0b8      	b.n	8000a50 <__aeabi_dadd+0x294>
 80008de:	4653      	mov	r3, sl
 80008e0:	4992      	ldr	r1, [pc, #584]	; (8000b2c <__aeabi_dadd+0x370>)
 80008e2:	08e4      	lsrs	r4, r4, #3
 80008e4:	400b      	ands	r3, r1
 80008e6:	0019      	movs	r1, r3
 80008e8:	075b      	lsls	r3, r3, #29
 80008ea:	4323      	orrs	r3, r4
 80008ec:	0572      	lsls	r2, r6, #21
 80008ee:	024c      	lsls	r4, r1, #9
 80008f0:	0b24      	lsrs	r4, r4, #12
 80008f2:	0d52      	lsrs	r2, r2, #21
 80008f4:	0512      	lsls	r2, r2, #20
 80008f6:	07ed      	lsls	r5, r5, #31
 80008f8:	4322      	orrs	r2, r4
 80008fa:	432a      	orrs	r2, r5
 80008fc:	0018      	movs	r0, r3
 80008fe:	0011      	movs	r1, r2
 8000900:	bce0      	pop	{r5, r6, r7}
 8000902:	46ba      	mov	sl, r7
 8000904:	46b1      	mov	r9, r6
 8000906:	46a8      	mov	r8, r5
 8000908:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800090a:	2f00      	cmp	r7, #0
 800090c:	d048      	beq.n	80009a0 <__aeabi_dadd+0x1e4>
 800090e:	1b97      	subs	r7, r2, r6
 8000910:	2e00      	cmp	r6, #0
 8000912:	d000      	beq.n	8000916 <__aeabi_dadd+0x15a>
 8000914:	e10e      	b.n	8000b34 <__aeabi_dadd+0x378>
 8000916:	000c      	movs	r4, r1
 8000918:	431c      	orrs	r4, r3
 800091a:	d100      	bne.n	800091e <__aeabi_dadd+0x162>
 800091c:	e1b7      	b.n	8000c8e <__aeabi_dadd+0x4d2>
 800091e:	1e7c      	subs	r4, r7, #1
 8000920:	2f01      	cmp	r7, #1
 8000922:	d100      	bne.n	8000926 <__aeabi_dadd+0x16a>
 8000924:	e226      	b.n	8000d74 <__aeabi_dadd+0x5b8>
 8000926:	4d80      	ldr	r5, [pc, #512]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000928:	42af      	cmp	r7, r5
 800092a:	d100      	bne.n	800092e <__aeabi_dadd+0x172>
 800092c:	e1d5      	b.n	8000cda <__aeabi_dadd+0x51e>
 800092e:	0027      	movs	r7, r4
 8000930:	e107      	b.n	8000b42 <__aeabi_dadd+0x386>
 8000932:	2f00      	cmp	r7, #0
 8000934:	dc00      	bgt.n	8000938 <__aeabi_dadd+0x17c>
 8000936:	e0b2      	b.n	8000a9e <__aeabi_dadd+0x2e2>
 8000938:	2a00      	cmp	r2, #0
 800093a:	d047      	beq.n	80009cc <__aeabi_dadd+0x210>
 800093c:	4a7a      	ldr	r2, [pc, #488]	; (8000b28 <__aeabi_dadd+0x36c>)
 800093e:	4296      	cmp	r6, r2
 8000940:	d100      	bne.n	8000944 <__aeabi_dadd+0x188>
 8000942:	e089      	b.n	8000a58 <__aeabi_dadd+0x29c>
 8000944:	2280      	movs	r2, #128	; 0x80
 8000946:	464c      	mov	r4, r9
 8000948:	0412      	lsls	r2, r2, #16
 800094a:	4314      	orrs	r4, r2
 800094c:	46a1      	mov	r9, r4
 800094e:	2f38      	cmp	r7, #56	; 0x38
 8000950:	dc6b      	bgt.n	8000a2a <__aeabi_dadd+0x26e>
 8000952:	2f1f      	cmp	r7, #31
 8000954:	dc00      	bgt.n	8000958 <__aeabi_dadd+0x19c>
 8000956:	e16e      	b.n	8000c36 <__aeabi_dadd+0x47a>
 8000958:	003a      	movs	r2, r7
 800095a:	4648      	mov	r0, r9
 800095c:	3a20      	subs	r2, #32
 800095e:	40d0      	lsrs	r0, r2
 8000960:	4684      	mov	ip, r0
 8000962:	2f20      	cmp	r7, #32
 8000964:	d007      	beq.n	8000976 <__aeabi_dadd+0x1ba>
 8000966:	2240      	movs	r2, #64	; 0x40
 8000968:	4648      	mov	r0, r9
 800096a:	1bd2      	subs	r2, r2, r7
 800096c:	4090      	lsls	r0, r2
 800096e:	0002      	movs	r2, r0
 8000970:	4640      	mov	r0, r8
 8000972:	4310      	orrs	r0, r2
 8000974:	4680      	mov	r8, r0
 8000976:	4640      	mov	r0, r8
 8000978:	1e42      	subs	r2, r0, #1
 800097a:	4190      	sbcs	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	0004      	movs	r4, r0
 8000980:	4314      	orrs	r4, r2
 8000982:	e057      	b.n	8000a34 <__aeabi_dadd+0x278>
 8000984:	464a      	mov	r2, r9
 8000986:	4302      	orrs	r2, r0
 8000988:	d100      	bne.n	800098c <__aeabi_dadd+0x1d0>
 800098a:	e103      	b.n	8000b94 <__aeabi_dadd+0x3d8>
 800098c:	1e7a      	subs	r2, r7, #1
 800098e:	2f01      	cmp	r7, #1
 8000990:	d100      	bne.n	8000994 <__aeabi_dadd+0x1d8>
 8000992:	e193      	b.n	8000cbc <__aeabi_dadd+0x500>
 8000994:	4c64      	ldr	r4, [pc, #400]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000996:	42a7      	cmp	r7, r4
 8000998:	d100      	bne.n	800099c <__aeabi_dadd+0x1e0>
 800099a:	e18a      	b.n	8000cb2 <__aeabi_dadd+0x4f6>
 800099c:	0017      	movs	r7, r2
 800099e:	e73b      	b.n	8000818 <__aeabi_dadd+0x5c>
 80009a0:	4c63      	ldr	r4, [pc, #396]	; (8000b30 <__aeabi_dadd+0x374>)
 80009a2:	1c72      	adds	r2, r6, #1
 80009a4:	4222      	tst	r2, r4
 80009a6:	d000      	beq.n	80009aa <__aeabi_dadd+0x1ee>
 80009a8:	e0e0      	b.n	8000b6c <__aeabi_dadd+0x3b0>
 80009aa:	000a      	movs	r2, r1
 80009ac:	431a      	orrs	r2, r3
 80009ae:	2e00      	cmp	r6, #0
 80009b0:	d000      	beq.n	80009b4 <__aeabi_dadd+0x1f8>
 80009b2:	e174      	b.n	8000c9e <__aeabi_dadd+0x4e2>
 80009b4:	2a00      	cmp	r2, #0
 80009b6:	d100      	bne.n	80009ba <__aeabi_dadd+0x1fe>
 80009b8:	e1d0      	b.n	8000d5c <__aeabi_dadd+0x5a0>
 80009ba:	464a      	mov	r2, r9
 80009bc:	4302      	orrs	r2, r0
 80009be:	d000      	beq.n	80009c2 <__aeabi_dadd+0x206>
 80009c0:	e1e3      	b.n	8000d8a <__aeabi_dadd+0x5ce>
 80009c2:	074a      	lsls	r2, r1, #29
 80009c4:	08db      	lsrs	r3, r3, #3
 80009c6:	4313      	orrs	r3, r2
 80009c8:	08c9      	lsrs	r1, r1, #3
 80009ca:	e029      	b.n	8000a20 <__aeabi_dadd+0x264>
 80009cc:	464a      	mov	r2, r9
 80009ce:	4302      	orrs	r2, r0
 80009d0:	d100      	bne.n	80009d4 <__aeabi_dadd+0x218>
 80009d2:	e17d      	b.n	8000cd0 <__aeabi_dadd+0x514>
 80009d4:	1e7a      	subs	r2, r7, #1
 80009d6:	2f01      	cmp	r7, #1
 80009d8:	d100      	bne.n	80009dc <__aeabi_dadd+0x220>
 80009da:	e0e0      	b.n	8000b9e <__aeabi_dadd+0x3e2>
 80009dc:	4c52      	ldr	r4, [pc, #328]	; (8000b28 <__aeabi_dadd+0x36c>)
 80009de:	42a7      	cmp	r7, r4
 80009e0:	d100      	bne.n	80009e4 <__aeabi_dadd+0x228>
 80009e2:	e166      	b.n	8000cb2 <__aeabi_dadd+0x4f6>
 80009e4:	0017      	movs	r7, r2
 80009e6:	e7b2      	b.n	800094e <__aeabi_dadd+0x192>
 80009e8:	0010      	movs	r0, r2
 80009ea:	3b1f      	subs	r3, #31
 80009ec:	40d8      	lsrs	r0, r3
 80009ee:	2920      	cmp	r1, #32
 80009f0:	d003      	beq.n	80009fa <__aeabi_dadd+0x23e>
 80009f2:	2340      	movs	r3, #64	; 0x40
 80009f4:	1a5b      	subs	r3, r3, r1
 80009f6:	409a      	lsls	r2, r3
 80009f8:	4314      	orrs	r4, r2
 80009fa:	1e63      	subs	r3, r4, #1
 80009fc:	419c      	sbcs	r4, r3
 80009fe:	2300      	movs	r3, #0
 8000a00:	2600      	movs	r6, #0
 8000a02:	469a      	mov	sl, r3
 8000a04:	4304      	orrs	r4, r0
 8000a06:	0763      	lsls	r3, r4, #29
 8000a08:	d000      	beq.n	8000a0c <__aeabi_dadd+0x250>
 8000a0a:	e755      	b.n	80008b8 <__aeabi_dadd+0xfc>
 8000a0c:	4652      	mov	r2, sl
 8000a0e:	08e3      	lsrs	r3, r4, #3
 8000a10:	0752      	lsls	r2, r2, #29
 8000a12:	4313      	orrs	r3, r2
 8000a14:	4652      	mov	r2, sl
 8000a16:	0037      	movs	r7, r6
 8000a18:	08d1      	lsrs	r1, r2, #3
 8000a1a:	4a43      	ldr	r2, [pc, #268]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000a1c:	4297      	cmp	r7, r2
 8000a1e:	d01f      	beq.n	8000a60 <__aeabi_dadd+0x2a4>
 8000a20:	0309      	lsls	r1, r1, #12
 8000a22:	057a      	lsls	r2, r7, #21
 8000a24:	0b0c      	lsrs	r4, r1, #12
 8000a26:	0d52      	lsrs	r2, r2, #21
 8000a28:	e764      	b.n	80008f4 <__aeabi_dadd+0x138>
 8000a2a:	4642      	mov	r2, r8
 8000a2c:	464c      	mov	r4, r9
 8000a2e:	4314      	orrs	r4, r2
 8000a30:	1e62      	subs	r2, r4, #1
 8000a32:	4194      	sbcs	r4, r2
 8000a34:	18e4      	adds	r4, r4, r3
 8000a36:	429c      	cmp	r4, r3
 8000a38:	4192      	sbcs	r2, r2
 8000a3a:	4252      	negs	r2, r2
 8000a3c:	4692      	mov	sl, r2
 8000a3e:	448a      	add	sl, r1
 8000a40:	4653      	mov	r3, sl
 8000a42:	021b      	lsls	r3, r3, #8
 8000a44:	d5df      	bpl.n	8000a06 <__aeabi_dadd+0x24a>
 8000a46:	4b38      	ldr	r3, [pc, #224]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000a48:	3601      	adds	r6, #1
 8000a4a:	429e      	cmp	r6, r3
 8000a4c:	d000      	beq.n	8000a50 <__aeabi_dadd+0x294>
 8000a4e:	e0b3      	b.n	8000bb8 <__aeabi_dadd+0x3fc>
 8000a50:	0032      	movs	r2, r6
 8000a52:	2400      	movs	r4, #0
 8000a54:	2300      	movs	r3, #0
 8000a56:	e74d      	b.n	80008f4 <__aeabi_dadd+0x138>
 8000a58:	074a      	lsls	r2, r1, #29
 8000a5a:	08db      	lsrs	r3, r3, #3
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	08c9      	lsrs	r1, r1, #3
 8000a60:	001a      	movs	r2, r3
 8000a62:	430a      	orrs	r2, r1
 8000a64:	d100      	bne.n	8000a68 <__aeabi_dadd+0x2ac>
 8000a66:	e200      	b.n	8000e6a <__aeabi_dadd+0x6ae>
 8000a68:	2480      	movs	r4, #128	; 0x80
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	430c      	orrs	r4, r1
 8000a6e:	0324      	lsls	r4, r4, #12
 8000a70:	4a2d      	ldr	r2, [pc, #180]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000a72:	0b24      	lsrs	r4, r4, #12
 8000a74:	e73e      	b.n	80008f4 <__aeabi_dadd+0x138>
 8000a76:	0020      	movs	r0, r4
 8000a78:	f001 fd6e 	bl	8002558 <__clzsi2>
 8000a7c:	0003      	movs	r3, r0
 8000a7e:	3318      	adds	r3, #24
 8000a80:	2b1f      	cmp	r3, #31
 8000a82:	dc00      	bgt.n	8000a86 <__aeabi_dadd+0x2ca>
 8000a84:	e6f7      	b.n	8000876 <__aeabi_dadd+0xba>
 8000a86:	0022      	movs	r2, r4
 8000a88:	3808      	subs	r0, #8
 8000a8a:	4082      	lsls	r2, r0
 8000a8c:	2400      	movs	r4, #0
 8000a8e:	42b3      	cmp	r3, r6
 8000a90:	db00      	blt.n	8000a94 <__aeabi_dadd+0x2d8>
 8000a92:	e6fc      	b.n	800088e <__aeabi_dadd+0xd2>
 8000a94:	1af6      	subs	r6, r6, r3
 8000a96:	4b25      	ldr	r3, [pc, #148]	; (8000b2c <__aeabi_dadd+0x370>)
 8000a98:	401a      	ands	r2, r3
 8000a9a:	4692      	mov	sl, r2
 8000a9c:	e70a      	b.n	80008b4 <__aeabi_dadd+0xf8>
 8000a9e:	2f00      	cmp	r7, #0
 8000aa0:	d02b      	beq.n	8000afa <__aeabi_dadd+0x33e>
 8000aa2:	1b97      	subs	r7, r2, r6
 8000aa4:	2e00      	cmp	r6, #0
 8000aa6:	d100      	bne.n	8000aaa <__aeabi_dadd+0x2ee>
 8000aa8:	e0b8      	b.n	8000c1c <__aeabi_dadd+0x460>
 8000aaa:	4c1f      	ldr	r4, [pc, #124]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000aac:	42a2      	cmp	r2, r4
 8000aae:	d100      	bne.n	8000ab2 <__aeabi_dadd+0x2f6>
 8000ab0:	e11c      	b.n	8000cec <__aeabi_dadd+0x530>
 8000ab2:	2480      	movs	r4, #128	; 0x80
 8000ab4:	0424      	lsls	r4, r4, #16
 8000ab6:	4321      	orrs	r1, r4
 8000ab8:	2f38      	cmp	r7, #56	; 0x38
 8000aba:	dd00      	ble.n	8000abe <__aeabi_dadd+0x302>
 8000abc:	e11e      	b.n	8000cfc <__aeabi_dadd+0x540>
 8000abe:	2f1f      	cmp	r7, #31
 8000ac0:	dd00      	ble.n	8000ac4 <__aeabi_dadd+0x308>
 8000ac2:	e19e      	b.n	8000e02 <__aeabi_dadd+0x646>
 8000ac4:	2620      	movs	r6, #32
 8000ac6:	000c      	movs	r4, r1
 8000ac8:	1bf6      	subs	r6, r6, r7
 8000aca:	0018      	movs	r0, r3
 8000acc:	40b3      	lsls	r3, r6
 8000ace:	40b4      	lsls	r4, r6
 8000ad0:	40f8      	lsrs	r0, r7
 8000ad2:	1e5e      	subs	r6, r3, #1
 8000ad4:	41b3      	sbcs	r3, r6
 8000ad6:	40f9      	lsrs	r1, r7
 8000ad8:	4304      	orrs	r4, r0
 8000ada:	431c      	orrs	r4, r3
 8000adc:	4489      	add	r9, r1
 8000ade:	4444      	add	r4, r8
 8000ae0:	4544      	cmp	r4, r8
 8000ae2:	419b      	sbcs	r3, r3
 8000ae4:	425b      	negs	r3, r3
 8000ae6:	444b      	add	r3, r9
 8000ae8:	469a      	mov	sl, r3
 8000aea:	0016      	movs	r6, r2
 8000aec:	e7a8      	b.n	8000a40 <__aeabi_dadd+0x284>
 8000aee:	4642      	mov	r2, r8
 8000af0:	464c      	mov	r4, r9
 8000af2:	4314      	orrs	r4, r2
 8000af4:	1e62      	subs	r2, r4, #1
 8000af6:	4194      	sbcs	r4, r2
 8000af8:	e6a6      	b.n	8000848 <__aeabi_dadd+0x8c>
 8000afa:	4c0d      	ldr	r4, [pc, #52]	; (8000b30 <__aeabi_dadd+0x374>)
 8000afc:	1c72      	adds	r2, r6, #1
 8000afe:	4222      	tst	r2, r4
 8000b00:	d000      	beq.n	8000b04 <__aeabi_dadd+0x348>
 8000b02:	e0a8      	b.n	8000c56 <__aeabi_dadd+0x49a>
 8000b04:	000a      	movs	r2, r1
 8000b06:	431a      	orrs	r2, r3
 8000b08:	2e00      	cmp	r6, #0
 8000b0a:	d000      	beq.n	8000b0e <__aeabi_dadd+0x352>
 8000b0c:	e10a      	b.n	8000d24 <__aeabi_dadd+0x568>
 8000b0e:	2a00      	cmp	r2, #0
 8000b10:	d100      	bne.n	8000b14 <__aeabi_dadd+0x358>
 8000b12:	e15e      	b.n	8000dd2 <__aeabi_dadd+0x616>
 8000b14:	464a      	mov	r2, r9
 8000b16:	4302      	orrs	r2, r0
 8000b18:	d000      	beq.n	8000b1c <__aeabi_dadd+0x360>
 8000b1a:	e161      	b.n	8000de0 <__aeabi_dadd+0x624>
 8000b1c:	074a      	lsls	r2, r1, #29
 8000b1e:	08db      	lsrs	r3, r3, #3
 8000b20:	4313      	orrs	r3, r2
 8000b22:	08c9      	lsrs	r1, r1, #3
 8000b24:	e77c      	b.n	8000a20 <__aeabi_dadd+0x264>
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	000007ff 	.word	0x000007ff
 8000b2c:	ff7fffff 	.word	0xff7fffff
 8000b30:	000007fe 	.word	0x000007fe
 8000b34:	4ccf      	ldr	r4, [pc, #828]	; (8000e74 <__aeabi_dadd+0x6b8>)
 8000b36:	42a2      	cmp	r2, r4
 8000b38:	d100      	bne.n	8000b3c <__aeabi_dadd+0x380>
 8000b3a:	e0ce      	b.n	8000cda <__aeabi_dadd+0x51e>
 8000b3c:	2480      	movs	r4, #128	; 0x80
 8000b3e:	0424      	lsls	r4, r4, #16
 8000b40:	4321      	orrs	r1, r4
 8000b42:	2f38      	cmp	r7, #56	; 0x38
 8000b44:	dc5b      	bgt.n	8000bfe <__aeabi_dadd+0x442>
 8000b46:	2f1f      	cmp	r7, #31
 8000b48:	dd00      	ble.n	8000b4c <__aeabi_dadd+0x390>
 8000b4a:	e0dc      	b.n	8000d06 <__aeabi_dadd+0x54a>
 8000b4c:	2520      	movs	r5, #32
 8000b4e:	000c      	movs	r4, r1
 8000b50:	1bed      	subs	r5, r5, r7
 8000b52:	001e      	movs	r6, r3
 8000b54:	40ab      	lsls	r3, r5
 8000b56:	40ac      	lsls	r4, r5
 8000b58:	40fe      	lsrs	r6, r7
 8000b5a:	1e5d      	subs	r5, r3, #1
 8000b5c:	41ab      	sbcs	r3, r5
 8000b5e:	4334      	orrs	r4, r6
 8000b60:	40f9      	lsrs	r1, r7
 8000b62:	431c      	orrs	r4, r3
 8000b64:	464b      	mov	r3, r9
 8000b66:	1a5b      	subs	r3, r3, r1
 8000b68:	4699      	mov	r9, r3
 8000b6a:	e04c      	b.n	8000c06 <__aeabi_dadd+0x44a>
 8000b6c:	464a      	mov	r2, r9
 8000b6e:	1a1c      	subs	r4, r3, r0
 8000b70:	1a88      	subs	r0, r1, r2
 8000b72:	42a3      	cmp	r3, r4
 8000b74:	4192      	sbcs	r2, r2
 8000b76:	4252      	negs	r2, r2
 8000b78:	4692      	mov	sl, r2
 8000b7a:	0002      	movs	r2, r0
 8000b7c:	4650      	mov	r0, sl
 8000b7e:	1a12      	subs	r2, r2, r0
 8000b80:	4692      	mov	sl, r2
 8000b82:	0212      	lsls	r2, r2, #8
 8000b84:	d478      	bmi.n	8000c78 <__aeabi_dadd+0x4bc>
 8000b86:	4653      	mov	r3, sl
 8000b88:	4323      	orrs	r3, r4
 8000b8a:	d000      	beq.n	8000b8e <__aeabi_dadd+0x3d2>
 8000b8c:	e66a      	b.n	8000864 <__aeabi_dadd+0xa8>
 8000b8e:	2100      	movs	r1, #0
 8000b90:	2500      	movs	r5, #0
 8000b92:	e745      	b.n	8000a20 <__aeabi_dadd+0x264>
 8000b94:	074a      	lsls	r2, r1, #29
 8000b96:	08db      	lsrs	r3, r3, #3
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	08c9      	lsrs	r1, r1, #3
 8000b9c:	e73d      	b.n	8000a1a <__aeabi_dadd+0x25e>
 8000b9e:	181c      	adds	r4, r3, r0
 8000ba0:	429c      	cmp	r4, r3
 8000ba2:	419b      	sbcs	r3, r3
 8000ba4:	4449      	add	r1, r9
 8000ba6:	468a      	mov	sl, r1
 8000ba8:	425b      	negs	r3, r3
 8000baa:	449a      	add	sl, r3
 8000bac:	4653      	mov	r3, sl
 8000bae:	2601      	movs	r6, #1
 8000bb0:	021b      	lsls	r3, r3, #8
 8000bb2:	d400      	bmi.n	8000bb6 <__aeabi_dadd+0x3fa>
 8000bb4:	e727      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000bb6:	2602      	movs	r6, #2
 8000bb8:	4652      	mov	r2, sl
 8000bba:	4baf      	ldr	r3, [pc, #700]	; (8000e78 <__aeabi_dadd+0x6bc>)
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	401a      	ands	r2, r3
 8000bc0:	0013      	movs	r3, r2
 8000bc2:	4021      	ands	r1, r4
 8000bc4:	0862      	lsrs	r2, r4, #1
 8000bc6:	430a      	orrs	r2, r1
 8000bc8:	07dc      	lsls	r4, r3, #31
 8000bca:	085b      	lsrs	r3, r3, #1
 8000bcc:	469a      	mov	sl, r3
 8000bce:	4314      	orrs	r4, r2
 8000bd0:	e670      	b.n	80008b4 <__aeabi_dadd+0xf8>
 8000bd2:	003a      	movs	r2, r7
 8000bd4:	464c      	mov	r4, r9
 8000bd6:	3a20      	subs	r2, #32
 8000bd8:	40d4      	lsrs	r4, r2
 8000bda:	46a4      	mov	ip, r4
 8000bdc:	2f20      	cmp	r7, #32
 8000bde:	d007      	beq.n	8000bf0 <__aeabi_dadd+0x434>
 8000be0:	2240      	movs	r2, #64	; 0x40
 8000be2:	4648      	mov	r0, r9
 8000be4:	1bd2      	subs	r2, r2, r7
 8000be6:	4090      	lsls	r0, r2
 8000be8:	0002      	movs	r2, r0
 8000bea:	4640      	mov	r0, r8
 8000bec:	4310      	orrs	r0, r2
 8000bee:	4680      	mov	r8, r0
 8000bf0:	4640      	mov	r0, r8
 8000bf2:	1e42      	subs	r2, r0, #1
 8000bf4:	4190      	sbcs	r0, r2
 8000bf6:	4662      	mov	r2, ip
 8000bf8:	0004      	movs	r4, r0
 8000bfa:	4314      	orrs	r4, r2
 8000bfc:	e624      	b.n	8000848 <__aeabi_dadd+0x8c>
 8000bfe:	4319      	orrs	r1, r3
 8000c00:	000c      	movs	r4, r1
 8000c02:	1e63      	subs	r3, r4, #1
 8000c04:	419c      	sbcs	r4, r3
 8000c06:	4643      	mov	r3, r8
 8000c08:	1b1c      	subs	r4, r3, r4
 8000c0a:	45a0      	cmp	r8, r4
 8000c0c:	419b      	sbcs	r3, r3
 8000c0e:	4649      	mov	r1, r9
 8000c10:	425b      	negs	r3, r3
 8000c12:	1acb      	subs	r3, r1, r3
 8000c14:	469a      	mov	sl, r3
 8000c16:	4665      	mov	r5, ip
 8000c18:	0016      	movs	r6, r2
 8000c1a:	e61b      	b.n	8000854 <__aeabi_dadd+0x98>
 8000c1c:	000c      	movs	r4, r1
 8000c1e:	431c      	orrs	r4, r3
 8000c20:	d100      	bne.n	8000c24 <__aeabi_dadd+0x468>
 8000c22:	e0c7      	b.n	8000db4 <__aeabi_dadd+0x5f8>
 8000c24:	1e7c      	subs	r4, r7, #1
 8000c26:	2f01      	cmp	r7, #1
 8000c28:	d100      	bne.n	8000c2c <__aeabi_dadd+0x470>
 8000c2a:	e0f9      	b.n	8000e20 <__aeabi_dadd+0x664>
 8000c2c:	4e91      	ldr	r6, [pc, #580]	; (8000e74 <__aeabi_dadd+0x6b8>)
 8000c2e:	42b7      	cmp	r7, r6
 8000c30:	d05c      	beq.n	8000cec <__aeabi_dadd+0x530>
 8000c32:	0027      	movs	r7, r4
 8000c34:	e740      	b.n	8000ab8 <__aeabi_dadd+0x2fc>
 8000c36:	2220      	movs	r2, #32
 8000c38:	464c      	mov	r4, r9
 8000c3a:	4640      	mov	r0, r8
 8000c3c:	1bd2      	subs	r2, r2, r7
 8000c3e:	4094      	lsls	r4, r2
 8000c40:	40f8      	lsrs	r0, r7
 8000c42:	4304      	orrs	r4, r0
 8000c44:	4640      	mov	r0, r8
 8000c46:	4090      	lsls	r0, r2
 8000c48:	1e42      	subs	r2, r0, #1
 8000c4a:	4190      	sbcs	r0, r2
 8000c4c:	464a      	mov	r2, r9
 8000c4e:	40fa      	lsrs	r2, r7
 8000c50:	4304      	orrs	r4, r0
 8000c52:	1889      	adds	r1, r1, r2
 8000c54:	e6ee      	b.n	8000a34 <__aeabi_dadd+0x278>
 8000c56:	4c87      	ldr	r4, [pc, #540]	; (8000e74 <__aeabi_dadd+0x6b8>)
 8000c58:	42a2      	cmp	r2, r4
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_dadd+0x4a2>
 8000c5c:	e6f9      	b.n	8000a52 <__aeabi_dadd+0x296>
 8000c5e:	1818      	adds	r0, r3, r0
 8000c60:	4298      	cmp	r0, r3
 8000c62:	419b      	sbcs	r3, r3
 8000c64:	4449      	add	r1, r9
 8000c66:	425b      	negs	r3, r3
 8000c68:	18cb      	adds	r3, r1, r3
 8000c6a:	07dc      	lsls	r4, r3, #31
 8000c6c:	0840      	lsrs	r0, r0, #1
 8000c6e:	085b      	lsrs	r3, r3, #1
 8000c70:	469a      	mov	sl, r3
 8000c72:	0016      	movs	r6, r2
 8000c74:	4304      	orrs	r4, r0
 8000c76:	e6c6      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000c78:	4642      	mov	r2, r8
 8000c7a:	1ad4      	subs	r4, r2, r3
 8000c7c:	45a0      	cmp	r8, r4
 8000c7e:	4180      	sbcs	r0, r0
 8000c80:	464b      	mov	r3, r9
 8000c82:	4240      	negs	r0, r0
 8000c84:	1a59      	subs	r1, r3, r1
 8000c86:	1a0b      	subs	r3, r1, r0
 8000c88:	469a      	mov	sl, r3
 8000c8a:	4665      	mov	r5, ip
 8000c8c:	e5ea      	b.n	8000864 <__aeabi_dadd+0xa8>
 8000c8e:	464b      	mov	r3, r9
 8000c90:	464a      	mov	r2, r9
 8000c92:	08c0      	lsrs	r0, r0, #3
 8000c94:	075b      	lsls	r3, r3, #29
 8000c96:	4665      	mov	r5, ip
 8000c98:	4303      	orrs	r3, r0
 8000c9a:	08d1      	lsrs	r1, r2, #3
 8000c9c:	e6bd      	b.n	8000a1a <__aeabi_dadd+0x25e>
 8000c9e:	2a00      	cmp	r2, #0
 8000ca0:	d000      	beq.n	8000ca4 <__aeabi_dadd+0x4e8>
 8000ca2:	e08e      	b.n	8000dc2 <__aeabi_dadd+0x606>
 8000ca4:	464b      	mov	r3, r9
 8000ca6:	4303      	orrs	r3, r0
 8000ca8:	d117      	bne.n	8000cda <__aeabi_dadd+0x51e>
 8000caa:	2180      	movs	r1, #128	; 0x80
 8000cac:	2500      	movs	r5, #0
 8000cae:	0309      	lsls	r1, r1, #12
 8000cb0:	e6da      	b.n	8000a68 <__aeabi_dadd+0x2ac>
 8000cb2:	074a      	lsls	r2, r1, #29
 8000cb4:	08db      	lsrs	r3, r3, #3
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	08c9      	lsrs	r1, r1, #3
 8000cba:	e6d1      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000cbc:	1a1c      	subs	r4, r3, r0
 8000cbe:	464a      	mov	r2, r9
 8000cc0:	42a3      	cmp	r3, r4
 8000cc2:	419b      	sbcs	r3, r3
 8000cc4:	1a89      	subs	r1, r1, r2
 8000cc6:	425b      	negs	r3, r3
 8000cc8:	1acb      	subs	r3, r1, r3
 8000cca:	469a      	mov	sl, r3
 8000ccc:	2601      	movs	r6, #1
 8000cce:	e5c1      	b.n	8000854 <__aeabi_dadd+0x98>
 8000cd0:	074a      	lsls	r2, r1, #29
 8000cd2:	08db      	lsrs	r3, r3, #3
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	08c9      	lsrs	r1, r1, #3
 8000cd8:	e69f      	b.n	8000a1a <__aeabi_dadd+0x25e>
 8000cda:	4643      	mov	r3, r8
 8000cdc:	08d8      	lsrs	r0, r3, #3
 8000cde:	464b      	mov	r3, r9
 8000ce0:	464a      	mov	r2, r9
 8000ce2:	075b      	lsls	r3, r3, #29
 8000ce4:	4665      	mov	r5, ip
 8000ce6:	4303      	orrs	r3, r0
 8000ce8:	08d1      	lsrs	r1, r2, #3
 8000cea:	e6b9      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000cec:	4643      	mov	r3, r8
 8000cee:	08d8      	lsrs	r0, r3, #3
 8000cf0:	464b      	mov	r3, r9
 8000cf2:	464a      	mov	r2, r9
 8000cf4:	075b      	lsls	r3, r3, #29
 8000cf6:	4303      	orrs	r3, r0
 8000cf8:	08d1      	lsrs	r1, r2, #3
 8000cfa:	e6b1      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000cfc:	4319      	orrs	r1, r3
 8000cfe:	000c      	movs	r4, r1
 8000d00:	1e63      	subs	r3, r4, #1
 8000d02:	419c      	sbcs	r4, r3
 8000d04:	e6eb      	b.n	8000ade <__aeabi_dadd+0x322>
 8000d06:	003c      	movs	r4, r7
 8000d08:	000d      	movs	r5, r1
 8000d0a:	3c20      	subs	r4, #32
 8000d0c:	40e5      	lsrs	r5, r4
 8000d0e:	2f20      	cmp	r7, #32
 8000d10:	d003      	beq.n	8000d1a <__aeabi_dadd+0x55e>
 8000d12:	2440      	movs	r4, #64	; 0x40
 8000d14:	1be4      	subs	r4, r4, r7
 8000d16:	40a1      	lsls	r1, r4
 8000d18:	430b      	orrs	r3, r1
 8000d1a:	001c      	movs	r4, r3
 8000d1c:	1e63      	subs	r3, r4, #1
 8000d1e:	419c      	sbcs	r4, r3
 8000d20:	432c      	orrs	r4, r5
 8000d22:	e770      	b.n	8000c06 <__aeabi_dadd+0x44a>
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	d0e1      	beq.n	8000cec <__aeabi_dadd+0x530>
 8000d28:	464a      	mov	r2, r9
 8000d2a:	4302      	orrs	r2, r0
 8000d2c:	d0c1      	beq.n	8000cb2 <__aeabi_dadd+0x4f6>
 8000d2e:	074a      	lsls	r2, r1, #29
 8000d30:	08db      	lsrs	r3, r3, #3
 8000d32:	4313      	orrs	r3, r2
 8000d34:	2280      	movs	r2, #128	; 0x80
 8000d36:	08c9      	lsrs	r1, r1, #3
 8000d38:	0312      	lsls	r2, r2, #12
 8000d3a:	4211      	tst	r1, r2
 8000d3c:	d008      	beq.n	8000d50 <__aeabi_dadd+0x594>
 8000d3e:	4648      	mov	r0, r9
 8000d40:	08c4      	lsrs	r4, r0, #3
 8000d42:	4214      	tst	r4, r2
 8000d44:	d104      	bne.n	8000d50 <__aeabi_dadd+0x594>
 8000d46:	4643      	mov	r3, r8
 8000d48:	0021      	movs	r1, r4
 8000d4a:	08db      	lsrs	r3, r3, #3
 8000d4c:	0742      	lsls	r2, r0, #29
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	0f5a      	lsrs	r2, r3, #29
 8000d52:	00db      	lsls	r3, r3, #3
 8000d54:	0752      	lsls	r2, r2, #29
 8000d56:	08db      	lsrs	r3, r3, #3
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	e681      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000d5c:	464b      	mov	r3, r9
 8000d5e:	4303      	orrs	r3, r0
 8000d60:	d100      	bne.n	8000d64 <__aeabi_dadd+0x5a8>
 8000d62:	e714      	b.n	8000b8e <__aeabi_dadd+0x3d2>
 8000d64:	464b      	mov	r3, r9
 8000d66:	464a      	mov	r2, r9
 8000d68:	08c0      	lsrs	r0, r0, #3
 8000d6a:	075b      	lsls	r3, r3, #29
 8000d6c:	4665      	mov	r5, ip
 8000d6e:	4303      	orrs	r3, r0
 8000d70:	08d1      	lsrs	r1, r2, #3
 8000d72:	e655      	b.n	8000a20 <__aeabi_dadd+0x264>
 8000d74:	1ac4      	subs	r4, r0, r3
 8000d76:	45a0      	cmp	r8, r4
 8000d78:	4180      	sbcs	r0, r0
 8000d7a:	464b      	mov	r3, r9
 8000d7c:	4240      	negs	r0, r0
 8000d7e:	1a59      	subs	r1, r3, r1
 8000d80:	1a0b      	subs	r3, r1, r0
 8000d82:	469a      	mov	sl, r3
 8000d84:	4665      	mov	r5, ip
 8000d86:	2601      	movs	r6, #1
 8000d88:	e564      	b.n	8000854 <__aeabi_dadd+0x98>
 8000d8a:	1a1c      	subs	r4, r3, r0
 8000d8c:	464a      	mov	r2, r9
 8000d8e:	42a3      	cmp	r3, r4
 8000d90:	4180      	sbcs	r0, r0
 8000d92:	1a8a      	subs	r2, r1, r2
 8000d94:	4240      	negs	r0, r0
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	4692      	mov	sl, r2
 8000d9a:	0212      	lsls	r2, r2, #8
 8000d9c:	d549      	bpl.n	8000e32 <__aeabi_dadd+0x676>
 8000d9e:	4642      	mov	r2, r8
 8000da0:	1ad4      	subs	r4, r2, r3
 8000da2:	45a0      	cmp	r8, r4
 8000da4:	4180      	sbcs	r0, r0
 8000da6:	464b      	mov	r3, r9
 8000da8:	4240      	negs	r0, r0
 8000daa:	1a59      	subs	r1, r3, r1
 8000dac:	1a0b      	subs	r3, r1, r0
 8000dae:	469a      	mov	sl, r3
 8000db0:	4665      	mov	r5, ip
 8000db2:	e57f      	b.n	80008b4 <__aeabi_dadd+0xf8>
 8000db4:	464b      	mov	r3, r9
 8000db6:	464a      	mov	r2, r9
 8000db8:	08c0      	lsrs	r0, r0, #3
 8000dba:	075b      	lsls	r3, r3, #29
 8000dbc:	4303      	orrs	r3, r0
 8000dbe:	08d1      	lsrs	r1, r2, #3
 8000dc0:	e62b      	b.n	8000a1a <__aeabi_dadd+0x25e>
 8000dc2:	464a      	mov	r2, r9
 8000dc4:	08db      	lsrs	r3, r3, #3
 8000dc6:	4302      	orrs	r2, r0
 8000dc8:	d138      	bne.n	8000e3c <__aeabi_dadd+0x680>
 8000dca:	074a      	lsls	r2, r1, #29
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	08c9      	lsrs	r1, r1, #3
 8000dd0:	e646      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000dd2:	464b      	mov	r3, r9
 8000dd4:	464a      	mov	r2, r9
 8000dd6:	08c0      	lsrs	r0, r0, #3
 8000dd8:	075b      	lsls	r3, r3, #29
 8000dda:	4303      	orrs	r3, r0
 8000ddc:	08d1      	lsrs	r1, r2, #3
 8000dde:	e61f      	b.n	8000a20 <__aeabi_dadd+0x264>
 8000de0:	181c      	adds	r4, r3, r0
 8000de2:	429c      	cmp	r4, r3
 8000de4:	419b      	sbcs	r3, r3
 8000de6:	4449      	add	r1, r9
 8000de8:	468a      	mov	sl, r1
 8000dea:	425b      	negs	r3, r3
 8000dec:	449a      	add	sl, r3
 8000dee:	4653      	mov	r3, sl
 8000df0:	021b      	lsls	r3, r3, #8
 8000df2:	d400      	bmi.n	8000df6 <__aeabi_dadd+0x63a>
 8000df4:	e607      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000df6:	4652      	mov	r2, sl
 8000df8:	4b1f      	ldr	r3, [pc, #124]	; (8000e78 <__aeabi_dadd+0x6bc>)
 8000dfa:	2601      	movs	r6, #1
 8000dfc:	401a      	ands	r2, r3
 8000dfe:	4692      	mov	sl, r2
 8000e00:	e601      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000e02:	003c      	movs	r4, r7
 8000e04:	000e      	movs	r6, r1
 8000e06:	3c20      	subs	r4, #32
 8000e08:	40e6      	lsrs	r6, r4
 8000e0a:	2f20      	cmp	r7, #32
 8000e0c:	d003      	beq.n	8000e16 <__aeabi_dadd+0x65a>
 8000e0e:	2440      	movs	r4, #64	; 0x40
 8000e10:	1be4      	subs	r4, r4, r7
 8000e12:	40a1      	lsls	r1, r4
 8000e14:	430b      	orrs	r3, r1
 8000e16:	001c      	movs	r4, r3
 8000e18:	1e63      	subs	r3, r4, #1
 8000e1a:	419c      	sbcs	r4, r3
 8000e1c:	4334      	orrs	r4, r6
 8000e1e:	e65e      	b.n	8000ade <__aeabi_dadd+0x322>
 8000e20:	4443      	add	r3, r8
 8000e22:	4283      	cmp	r3, r0
 8000e24:	4180      	sbcs	r0, r0
 8000e26:	4449      	add	r1, r9
 8000e28:	468a      	mov	sl, r1
 8000e2a:	4240      	negs	r0, r0
 8000e2c:	001c      	movs	r4, r3
 8000e2e:	4482      	add	sl, r0
 8000e30:	e6bc      	b.n	8000bac <__aeabi_dadd+0x3f0>
 8000e32:	4653      	mov	r3, sl
 8000e34:	4323      	orrs	r3, r4
 8000e36:	d100      	bne.n	8000e3a <__aeabi_dadd+0x67e>
 8000e38:	e6a9      	b.n	8000b8e <__aeabi_dadd+0x3d2>
 8000e3a:	e5e4      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000e3c:	074a      	lsls	r2, r1, #29
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	2280      	movs	r2, #128	; 0x80
 8000e42:	08c9      	lsrs	r1, r1, #3
 8000e44:	0312      	lsls	r2, r2, #12
 8000e46:	4211      	tst	r1, r2
 8000e48:	d009      	beq.n	8000e5e <__aeabi_dadd+0x6a2>
 8000e4a:	4648      	mov	r0, r9
 8000e4c:	08c4      	lsrs	r4, r0, #3
 8000e4e:	4214      	tst	r4, r2
 8000e50:	d105      	bne.n	8000e5e <__aeabi_dadd+0x6a2>
 8000e52:	4643      	mov	r3, r8
 8000e54:	4665      	mov	r5, ip
 8000e56:	0021      	movs	r1, r4
 8000e58:	08db      	lsrs	r3, r3, #3
 8000e5a:	0742      	lsls	r2, r0, #29
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	0f5a      	lsrs	r2, r3, #29
 8000e60:	00db      	lsls	r3, r3, #3
 8000e62:	08db      	lsrs	r3, r3, #3
 8000e64:	0752      	lsls	r2, r2, #29
 8000e66:	4313      	orrs	r3, r2
 8000e68:	e5fa      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	4a01      	ldr	r2, [pc, #4]	; (8000e74 <__aeabi_dadd+0x6b8>)
 8000e6e:	001c      	movs	r4, r3
 8000e70:	e540      	b.n	80008f4 <__aeabi_dadd+0x138>
 8000e72:	46c0      	nop			; (mov r8, r8)
 8000e74:	000007ff 	.word	0x000007ff
 8000e78:	ff7fffff 	.word	0xff7fffff

08000e7c <__aeabi_ddiv>:
 8000e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7e:	4657      	mov	r7, sl
 8000e80:	464e      	mov	r6, r9
 8000e82:	4645      	mov	r5, r8
 8000e84:	46de      	mov	lr, fp
 8000e86:	b5e0      	push	{r5, r6, r7, lr}
 8000e88:	030c      	lsls	r4, r1, #12
 8000e8a:	001f      	movs	r7, r3
 8000e8c:	004b      	lsls	r3, r1, #1
 8000e8e:	4681      	mov	r9, r0
 8000e90:	4692      	mov	sl, r2
 8000e92:	0005      	movs	r5, r0
 8000e94:	b085      	sub	sp, #20
 8000e96:	0b24      	lsrs	r4, r4, #12
 8000e98:	0d5b      	lsrs	r3, r3, #21
 8000e9a:	0fce      	lsrs	r6, r1, #31
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d100      	bne.n	8000ea2 <__aeabi_ddiv+0x26>
 8000ea0:	e152      	b.n	8001148 <__aeabi_ddiv+0x2cc>
 8000ea2:	4ad2      	ldr	r2, [pc, #840]	; (80011ec <__aeabi_ddiv+0x370>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d100      	bne.n	8000eaa <__aeabi_ddiv+0x2e>
 8000ea8:	e16e      	b.n	8001188 <__aeabi_ddiv+0x30c>
 8000eaa:	0f42      	lsrs	r2, r0, #29
 8000eac:	00e4      	lsls	r4, r4, #3
 8000eae:	4314      	orrs	r4, r2
 8000eb0:	2280      	movs	r2, #128	; 0x80
 8000eb2:	0412      	lsls	r2, r2, #16
 8000eb4:	4322      	orrs	r2, r4
 8000eb6:	4690      	mov	r8, r2
 8000eb8:	4acd      	ldr	r2, [pc, #820]	; (80011f0 <__aeabi_ddiv+0x374>)
 8000eba:	00c5      	lsls	r5, r0, #3
 8000ebc:	4693      	mov	fp, r2
 8000ebe:	449b      	add	fp, r3
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	4699      	mov	r9, r3
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	033c      	lsls	r4, r7, #12
 8000ec8:	007b      	lsls	r3, r7, #1
 8000eca:	4650      	mov	r0, sl
 8000ecc:	0b24      	lsrs	r4, r4, #12
 8000ece:	0d5b      	lsrs	r3, r3, #21
 8000ed0:	0fff      	lsrs	r7, r7, #31
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d100      	bne.n	8000ed8 <__aeabi_ddiv+0x5c>
 8000ed6:	e11a      	b.n	800110e <__aeabi_ddiv+0x292>
 8000ed8:	4ac4      	ldr	r2, [pc, #784]	; (80011ec <__aeabi_ddiv+0x370>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d100      	bne.n	8000ee0 <__aeabi_ddiv+0x64>
 8000ede:	e15e      	b.n	800119e <__aeabi_ddiv+0x322>
 8000ee0:	0f42      	lsrs	r2, r0, #29
 8000ee2:	00e4      	lsls	r4, r4, #3
 8000ee4:	4322      	orrs	r2, r4
 8000ee6:	2480      	movs	r4, #128	; 0x80
 8000ee8:	0424      	lsls	r4, r4, #16
 8000eea:	4314      	orrs	r4, r2
 8000eec:	4ac0      	ldr	r2, [pc, #768]	; (80011f0 <__aeabi_ddiv+0x374>)
 8000eee:	00c1      	lsls	r1, r0, #3
 8000ef0:	4694      	mov	ip, r2
 8000ef2:	465a      	mov	r2, fp
 8000ef4:	4463      	add	r3, ip
 8000ef6:	1ad3      	subs	r3, r2, r3
 8000ef8:	469b      	mov	fp, r3
 8000efa:	2000      	movs	r0, #0
 8000efc:	0033      	movs	r3, r6
 8000efe:	407b      	eors	r3, r7
 8000f00:	469a      	mov	sl, r3
 8000f02:	464b      	mov	r3, r9
 8000f04:	2b0f      	cmp	r3, #15
 8000f06:	d827      	bhi.n	8000f58 <__aeabi_ddiv+0xdc>
 8000f08:	4aba      	ldr	r2, [pc, #744]	; (80011f4 <__aeabi_ddiv+0x378>)
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	58d3      	ldr	r3, [r2, r3]
 8000f0e:	469f      	mov	pc, r3
 8000f10:	46b2      	mov	sl, r6
 8000f12:	9b00      	ldr	r3, [sp, #0]
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d016      	beq.n	8000f46 <__aeabi_ddiv+0xca>
 8000f18:	2b03      	cmp	r3, #3
 8000f1a:	d100      	bne.n	8000f1e <__aeabi_ddiv+0xa2>
 8000f1c:	e287      	b.n	800142e <__aeabi_ddiv+0x5b2>
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d000      	beq.n	8000f24 <__aeabi_ddiv+0xa8>
 8000f22:	e0d5      	b.n	80010d0 <__aeabi_ddiv+0x254>
 8000f24:	2300      	movs	r3, #0
 8000f26:	2200      	movs	r2, #0
 8000f28:	2500      	movs	r5, #0
 8000f2a:	051b      	lsls	r3, r3, #20
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	4652      	mov	r2, sl
 8000f30:	07d2      	lsls	r2, r2, #31
 8000f32:	4313      	orrs	r3, r2
 8000f34:	0028      	movs	r0, r5
 8000f36:	0019      	movs	r1, r3
 8000f38:	b005      	add	sp, #20
 8000f3a:	bcf0      	pop	{r4, r5, r6, r7}
 8000f3c:	46bb      	mov	fp, r7
 8000f3e:	46b2      	mov	sl, r6
 8000f40:	46a9      	mov	r9, r5
 8000f42:	46a0      	mov	r8, r4
 8000f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f46:	2200      	movs	r2, #0
 8000f48:	2500      	movs	r5, #0
 8000f4a:	4ba8      	ldr	r3, [pc, #672]	; (80011ec <__aeabi_ddiv+0x370>)
 8000f4c:	e7ed      	b.n	8000f2a <__aeabi_ddiv+0xae>
 8000f4e:	46ba      	mov	sl, r7
 8000f50:	46a0      	mov	r8, r4
 8000f52:	000d      	movs	r5, r1
 8000f54:	9000      	str	r0, [sp, #0]
 8000f56:	e7dc      	b.n	8000f12 <__aeabi_ddiv+0x96>
 8000f58:	4544      	cmp	r4, r8
 8000f5a:	d200      	bcs.n	8000f5e <__aeabi_ddiv+0xe2>
 8000f5c:	e1c4      	b.n	80012e8 <__aeabi_ddiv+0x46c>
 8000f5e:	d100      	bne.n	8000f62 <__aeabi_ddiv+0xe6>
 8000f60:	e1bf      	b.n	80012e2 <__aeabi_ddiv+0x466>
 8000f62:	2301      	movs	r3, #1
 8000f64:	425b      	negs	r3, r3
 8000f66:	469c      	mov	ip, r3
 8000f68:	002e      	movs	r6, r5
 8000f6a:	4640      	mov	r0, r8
 8000f6c:	2500      	movs	r5, #0
 8000f6e:	44e3      	add	fp, ip
 8000f70:	0223      	lsls	r3, r4, #8
 8000f72:	0e0c      	lsrs	r4, r1, #24
 8000f74:	431c      	orrs	r4, r3
 8000f76:	0c1b      	lsrs	r3, r3, #16
 8000f78:	4699      	mov	r9, r3
 8000f7a:	0423      	lsls	r3, r4, #16
 8000f7c:	020a      	lsls	r2, r1, #8
 8000f7e:	0c1f      	lsrs	r7, r3, #16
 8000f80:	4649      	mov	r1, r9
 8000f82:	9200      	str	r2, [sp, #0]
 8000f84:	9701      	str	r7, [sp, #4]
 8000f86:	f7ff f961 	bl	800024c <__aeabi_uidivmod>
 8000f8a:	0002      	movs	r2, r0
 8000f8c:	437a      	muls	r2, r7
 8000f8e:	040b      	lsls	r3, r1, #16
 8000f90:	0c31      	lsrs	r1, r6, #16
 8000f92:	4680      	mov	r8, r0
 8000f94:	4319      	orrs	r1, r3
 8000f96:	428a      	cmp	r2, r1
 8000f98:	d907      	bls.n	8000faa <__aeabi_ddiv+0x12e>
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	425b      	negs	r3, r3
 8000f9e:	469c      	mov	ip, r3
 8000fa0:	1909      	adds	r1, r1, r4
 8000fa2:	44e0      	add	r8, ip
 8000fa4:	428c      	cmp	r4, r1
 8000fa6:	d800      	bhi.n	8000faa <__aeabi_ddiv+0x12e>
 8000fa8:	e201      	b.n	80013ae <__aeabi_ddiv+0x532>
 8000faa:	1a88      	subs	r0, r1, r2
 8000fac:	4649      	mov	r1, r9
 8000fae:	f7ff f94d 	bl	800024c <__aeabi_uidivmod>
 8000fb2:	9a01      	ldr	r2, [sp, #4]
 8000fb4:	0436      	lsls	r6, r6, #16
 8000fb6:	4342      	muls	r2, r0
 8000fb8:	0409      	lsls	r1, r1, #16
 8000fba:	0c36      	lsrs	r6, r6, #16
 8000fbc:	0003      	movs	r3, r0
 8000fbe:	430e      	orrs	r6, r1
 8000fc0:	42b2      	cmp	r2, r6
 8000fc2:	d904      	bls.n	8000fce <__aeabi_ddiv+0x152>
 8000fc4:	1936      	adds	r6, r6, r4
 8000fc6:	3b01      	subs	r3, #1
 8000fc8:	42b4      	cmp	r4, r6
 8000fca:	d800      	bhi.n	8000fce <__aeabi_ddiv+0x152>
 8000fcc:	e1e9      	b.n	80013a2 <__aeabi_ddiv+0x526>
 8000fce:	1ab0      	subs	r0, r6, r2
 8000fd0:	4642      	mov	r2, r8
 8000fd2:	9e00      	ldr	r6, [sp, #0]
 8000fd4:	0412      	lsls	r2, r2, #16
 8000fd6:	431a      	orrs	r2, r3
 8000fd8:	0c33      	lsrs	r3, r6, #16
 8000fda:	001f      	movs	r7, r3
 8000fdc:	0c11      	lsrs	r1, r2, #16
 8000fde:	4690      	mov	r8, r2
 8000fe0:	9302      	str	r3, [sp, #8]
 8000fe2:	0413      	lsls	r3, r2, #16
 8000fe4:	0432      	lsls	r2, r6, #16
 8000fe6:	0c16      	lsrs	r6, r2, #16
 8000fe8:	0032      	movs	r2, r6
 8000fea:	0c1b      	lsrs	r3, r3, #16
 8000fec:	435a      	muls	r2, r3
 8000fee:	9603      	str	r6, [sp, #12]
 8000ff0:	437b      	muls	r3, r7
 8000ff2:	434e      	muls	r6, r1
 8000ff4:	4379      	muls	r1, r7
 8000ff6:	0c17      	lsrs	r7, r2, #16
 8000ff8:	46bc      	mov	ip, r7
 8000ffa:	199b      	adds	r3, r3, r6
 8000ffc:	4463      	add	r3, ip
 8000ffe:	429e      	cmp	r6, r3
 8001000:	d903      	bls.n	800100a <__aeabi_ddiv+0x18e>
 8001002:	2680      	movs	r6, #128	; 0x80
 8001004:	0276      	lsls	r6, r6, #9
 8001006:	46b4      	mov	ip, r6
 8001008:	4461      	add	r1, ip
 800100a:	0c1e      	lsrs	r6, r3, #16
 800100c:	1871      	adds	r1, r6, r1
 800100e:	0416      	lsls	r6, r2, #16
 8001010:	041b      	lsls	r3, r3, #16
 8001012:	0c36      	lsrs	r6, r6, #16
 8001014:	199e      	adds	r6, r3, r6
 8001016:	4288      	cmp	r0, r1
 8001018:	d302      	bcc.n	8001020 <__aeabi_ddiv+0x1a4>
 800101a:	d112      	bne.n	8001042 <__aeabi_ddiv+0x1c6>
 800101c:	42b5      	cmp	r5, r6
 800101e:	d210      	bcs.n	8001042 <__aeabi_ddiv+0x1c6>
 8001020:	4643      	mov	r3, r8
 8001022:	1e5a      	subs	r2, r3, #1
 8001024:	9b00      	ldr	r3, [sp, #0]
 8001026:	469c      	mov	ip, r3
 8001028:	4465      	add	r5, ip
 800102a:	001f      	movs	r7, r3
 800102c:	429d      	cmp	r5, r3
 800102e:	419b      	sbcs	r3, r3
 8001030:	425b      	negs	r3, r3
 8001032:	191b      	adds	r3, r3, r4
 8001034:	18c0      	adds	r0, r0, r3
 8001036:	4284      	cmp	r4, r0
 8001038:	d200      	bcs.n	800103c <__aeabi_ddiv+0x1c0>
 800103a:	e19e      	b.n	800137a <__aeabi_ddiv+0x4fe>
 800103c:	d100      	bne.n	8001040 <__aeabi_ddiv+0x1c4>
 800103e:	e199      	b.n	8001374 <__aeabi_ddiv+0x4f8>
 8001040:	4690      	mov	r8, r2
 8001042:	1bae      	subs	r6, r5, r6
 8001044:	42b5      	cmp	r5, r6
 8001046:	41ad      	sbcs	r5, r5
 8001048:	1a40      	subs	r0, r0, r1
 800104a:	426d      	negs	r5, r5
 800104c:	1b40      	subs	r0, r0, r5
 800104e:	4284      	cmp	r4, r0
 8001050:	d100      	bne.n	8001054 <__aeabi_ddiv+0x1d8>
 8001052:	e1d2      	b.n	80013fa <__aeabi_ddiv+0x57e>
 8001054:	4649      	mov	r1, r9
 8001056:	f7ff f8f9 	bl	800024c <__aeabi_uidivmod>
 800105a:	9a01      	ldr	r2, [sp, #4]
 800105c:	040b      	lsls	r3, r1, #16
 800105e:	4342      	muls	r2, r0
 8001060:	0c31      	lsrs	r1, r6, #16
 8001062:	0005      	movs	r5, r0
 8001064:	4319      	orrs	r1, r3
 8001066:	428a      	cmp	r2, r1
 8001068:	d900      	bls.n	800106c <__aeabi_ddiv+0x1f0>
 800106a:	e16c      	b.n	8001346 <__aeabi_ddiv+0x4ca>
 800106c:	1a88      	subs	r0, r1, r2
 800106e:	4649      	mov	r1, r9
 8001070:	f7ff f8ec 	bl	800024c <__aeabi_uidivmod>
 8001074:	9a01      	ldr	r2, [sp, #4]
 8001076:	0436      	lsls	r6, r6, #16
 8001078:	4342      	muls	r2, r0
 800107a:	0409      	lsls	r1, r1, #16
 800107c:	0c36      	lsrs	r6, r6, #16
 800107e:	0003      	movs	r3, r0
 8001080:	430e      	orrs	r6, r1
 8001082:	42b2      	cmp	r2, r6
 8001084:	d900      	bls.n	8001088 <__aeabi_ddiv+0x20c>
 8001086:	e153      	b.n	8001330 <__aeabi_ddiv+0x4b4>
 8001088:	9803      	ldr	r0, [sp, #12]
 800108a:	1ab6      	subs	r6, r6, r2
 800108c:	0002      	movs	r2, r0
 800108e:	042d      	lsls	r5, r5, #16
 8001090:	431d      	orrs	r5, r3
 8001092:	9f02      	ldr	r7, [sp, #8]
 8001094:	042b      	lsls	r3, r5, #16
 8001096:	0c1b      	lsrs	r3, r3, #16
 8001098:	435a      	muls	r2, r3
 800109a:	437b      	muls	r3, r7
 800109c:	469c      	mov	ip, r3
 800109e:	0c29      	lsrs	r1, r5, #16
 80010a0:	4348      	muls	r0, r1
 80010a2:	0c13      	lsrs	r3, r2, #16
 80010a4:	4484      	add	ip, r0
 80010a6:	4463      	add	r3, ip
 80010a8:	4379      	muls	r1, r7
 80010aa:	4298      	cmp	r0, r3
 80010ac:	d903      	bls.n	80010b6 <__aeabi_ddiv+0x23a>
 80010ae:	2080      	movs	r0, #128	; 0x80
 80010b0:	0240      	lsls	r0, r0, #9
 80010b2:	4684      	mov	ip, r0
 80010b4:	4461      	add	r1, ip
 80010b6:	0c18      	lsrs	r0, r3, #16
 80010b8:	0412      	lsls	r2, r2, #16
 80010ba:	041b      	lsls	r3, r3, #16
 80010bc:	0c12      	lsrs	r2, r2, #16
 80010be:	1840      	adds	r0, r0, r1
 80010c0:	189b      	adds	r3, r3, r2
 80010c2:	4286      	cmp	r6, r0
 80010c4:	d200      	bcs.n	80010c8 <__aeabi_ddiv+0x24c>
 80010c6:	e100      	b.n	80012ca <__aeabi_ddiv+0x44e>
 80010c8:	d100      	bne.n	80010cc <__aeabi_ddiv+0x250>
 80010ca:	e0fb      	b.n	80012c4 <__aeabi_ddiv+0x448>
 80010cc:	2301      	movs	r3, #1
 80010ce:	431d      	orrs	r5, r3
 80010d0:	4b49      	ldr	r3, [pc, #292]	; (80011f8 <__aeabi_ddiv+0x37c>)
 80010d2:	445b      	add	r3, fp
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	dc00      	bgt.n	80010da <__aeabi_ddiv+0x25e>
 80010d8:	e0aa      	b.n	8001230 <__aeabi_ddiv+0x3b4>
 80010da:	076a      	lsls	r2, r5, #29
 80010dc:	d000      	beq.n	80010e0 <__aeabi_ddiv+0x264>
 80010de:	e13d      	b.n	800135c <__aeabi_ddiv+0x4e0>
 80010e0:	08e9      	lsrs	r1, r5, #3
 80010e2:	4642      	mov	r2, r8
 80010e4:	01d2      	lsls	r2, r2, #7
 80010e6:	d506      	bpl.n	80010f6 <__aeabi_ddiv+0x27a>
 80010e8:	4642      	mov	r2, r8
 80010ea:	4b44      	ldr	r3, [pc, #272]	; (80011fc <__aeabi_ddiv+0x380>)
 80010ec:	401a      	ands	r2, r3
 80010ee:	2380      	movs	r3, #128	; 0x80
 80010f0:	4690      	mov	r8, r2
 80010f2:	00db      	lsls	r3, r3, #3
 80010f4:	445b      	add	r3, fp
 80010f6:	4a42      	ldr	r2, [pc, #264]	; (8001200 <__aeabi_ddiv+0x384>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	dd00      	ble.n	80010fe <__aeabi_ddiv+0x282>
 80010fc:	e723      	b.n	8000f46 <__aeabi_ddiv+0xca>
 80010fe:	4642      	mov	r2, r8
 8001100:	055b      	lsls	r3, r3, #21
 8001102:	0755      	lsls	r5, r2, #29
 8001104:	0252      	lsls	r2, r2, #9
 8001106:	430d      	orrs	r5, r1
 8001108:	0b12      	lsrs	r2, r2, #12
 800110a:	0d5b      	lsrs	r3, r3, #21
 800110c:	e70d      	b.n	8000f2a <__aeabi_ddiv+0xae>
 800110e:	4651      	mov	r1, sl
 8001110:	4321      	orrs	r1, r4
 8001112:	d100      	bne.n	8001116 <__aeabi_ddiv+0x29a>
 8001114:	e07c      	b.n	8001210 <__aeabi_ddiv+0x394>
 8001116:	2c00      	cmp	r4, #0
 8001118:	d100      	bne.n	800111c <__aeabi_ddiv+0x2a0>
 800111a:	e0fb      	b.n	8001314 <__aeabi_ddiv+0x498>
 800111c:	0020      	movs	r0, r4
 800111e:	f001 fa1b 	bl	8002558 <__clzsi2>
 8001122:	0002      	movs	r2, r0
 8001124:	3a0b      	subs	r2, #11
 8001126:	231d      	movs	r3, #29
 8001128:	1a9b      	subs	r3, r3, r2
 800112a:	4652      	mov	r2, sl
 800112c:	0001      	movs	r1, r0
 800112e:	40da      	lsrs	r2, r3
 8001130:	4653      	mov	r3, sl
 8001132:	3908      	subs	r1, #8
 8001134:	408b      	lsls	r3, r1
 8001136:	408c      	lsls	r4, r1
 8001138:	0019      	movs	r1, r3
 800113a:	4314      	orrs	r4, r2
 800113c:	4b31      	ldr	r3, [pc, #196]	; (8001204 <__aeabi_ddiv+0x388>)
 800113e:	4458      	add	r0, fp
 8001140:	469b      	mov	fp, r3
 8001142:	4483      	add	fp, r0
 8001144:	2000      	movs	r0, #0
 8001146:	e6d9      	b.n	8000efc <__aeabi_ddiv+0x80>
 8001148:	0003      	movs	r3, r0
 800114a:	4323      	orrs	r3, r4
 800114c:	4698      	mov	r8, r3
 800114e:	d044      	beq.n	80011da <__aeabi_ddiv+0x35e>
 8001150:	2c00      	cmp	r4, #0
 8001152:	d100      	bne.n	8001156 <__aeabi_ddiv+0x2da>
 8001154:	e0cf      	b.n	80012f6 <__aeabi_ddiv+0x47a>
 8001156:	0020      	movs	r0, r4
 8001158:	f001 f9fe 	bl	8002558 <__clzsi2>
 800115c:	0001      	movs	r1, r0
 800115e:	0002      	movs	r2, r0
 8001160:	390b      	subs	r1, #11
 8001162:	231d      	movs	r3, #29
 8001164:	1a5b      	subs	r3, r3, r1
 8001166:	4649      	mov	r1, r9
 8001168:	0010      	movs	r0, r2
 800116a:	40d9      	lsrs	r1, r3
 800116c:	3808      	subs	r0, #8
 800116e:	4084      	lsls	r4, r0
 8001170:	000b      	movs	r3, r1
 8001172:	464d      	mov	r5, r9
 8001174:	4323      	orrs	r3, r4
 8001176:	4698      	mov	r8, r3
 8001178:	4085      	lsls	r5, r0
 800117a:	4b23      	ldr	r3, [pc, #140]	; (8001208 <__aeabi_ddiv+0x38c>)
 800117c:	1a9b      	subs	r3, r3, r2
 800117e:	469b      	mov	fp, r3
 8001180:	2300      	movs	r3, #0
 8001182:	4699      	mov	r9, r3
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	e69e      	b.n	8000ec6 <__aeabi_ddiv+0x4a>
 8001188:	0002      	movs	r2, r0
 800118a:	4322      	orrs	r2, r4
 800118c:	4690      	mov	r8, r2
 800118e:	d11d      	bne.n	80011cc <__aeabi_ddiv+0x350>
 8001190:	2208      	movs	r2, #8
 8001192:	469b      	mov	fp, r3
 8001194:	2302      	movs	r3, #2
 8001196:	2500      	movs	r5, #0
 8001198:	4691      	mov	r9, r2
 800119a:	9300      	str	r3, [sp, #0]
 800119c:	e693      	b.n	8000ec6 <__aeabi_ddiv+0x4a>
 800119e:	4651      	mov	r1, sl
 80011a0:	4321      	orrs	r1, r4
 80011a2:	d109      	bne.n	80011b8 <__aeabi_ddiv+0x33c>
 80011a4:	2302      	movs	r3, #2
 80011a6:	464a      	mov	r2, r9
 80011a8:	431a      	orrs	r2, r3
 80011aa:	4b18      	ldr	r3, [pc, #96]	; (800120c <__aeabi_ddiv+0x390>)
 80011ac:	4691      	mov	r9, r2
 80011ae:	469c      	mov	ip, r3
 80011b0:	2400      	movs	r4, #0
 80011b2:	2002      	movs	r0, #2
 80011b4:	44e3      	add	fp, ip
 80011b6:	e6a1      	b.n	8000efc <__aeabi_ddiv+0x80>
 80011b8:	2303      	movs	r3, #3
 80011ba:	464a      	mov	r2, r9
 80011bc:	431a      	orrs	r2, r3
 80011be:	4b13      	ldr	r3, [pc, #76]	; (800120c <__aeabi_ddiv+0x390>)
 80011c0:	4691      	mov	r9, r2
 80011c2:	469c      	mov	ip, r3
 80011c4:	4651      	mov	r1, sl
 80011c6:	2003      	movs	r0, #3
 80011c8:	44e3      	add	fp, ip
 80011ca:	e697      	b.n	8000efc <__aeabi_ddiv+0x80>
 80011cc:	220c      	movs	r2, #12
 80011ce:	469b      	mov	fp, r3
 80011d0:	2303      	movs	r3, #3
 80011d2:	46a0      	mov	r8, r4
 80011d4:	4691      	mov	r9, r2
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	e675      	b.n	8000ec6 <__aeabi_ddiv+0x4a>
 80011da:	2304      	movs	r3, #4
 80011dc:	4699      	mov	r9, r3
 80011de:	2300      	movs	r3, #0
 80011e0:	469b      	mov	fp, r3
 80011e2:	3301      	adds	r3, #1
 80011e4:	2500      	movs	r5, #0
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	e66d      	b.n	8000ec6 <__aeabi_ddiv+0x4a>
 80011ea:	46c0      	nop			; (mov r8, r8)
 80011ec:	000007ff 	.word	0x000007ff
 80011f0:	fffffc01 	.word	0xfffffc01
 80011f4:	0800dd30 	.word	0x0800dd30
 80011f8:	000003ff 	.word	0x000003ff
 80011fc:	feffffff 	.word	0xfeffffff
 8001200:	000007fe 	.word	0x000007fe
 8001204:	000003f3 	.word	0x000003f3
 8001208:	fffffc0d 	.word	0xfffffc0d
 800120c:	fffff801 	.word	0xfffff801
 8001210:	464a      	mov	r2, r9
 8001212:	2301      	movs	r3, #1
 8001214:	431a      	orrs	r2, r3
 8001216:	4691      	mov	r9, r2
 8001218:	2400      	movs	r4, #0
 800121a:	2001      	movs	r0, #1
 800121c:	e66e      	b.n	8000efc <__aeabi_ddiv+0x80>
 800121e:	2300      	movs	r3, #0
 8001220:	2280      	movs	r2, #128	; 0x80
 8001222:	469a      	mov	sl, r3
 8001224:	2500      	movs	r5, #0
 8001226:	4b88      	ldr	r3, [pc, #544]	; (8001448 <__aeabi_ddiv+0x5cc>)
 8001228:	0312      	lsls	r2, r2, #12
 800122a:	e67e      	b.n	8000f2a <__aeabi_ddiv+0xae>
 800122c:	2501      	movs	r5, #1
 800122e:	426d      	negs	r5, r5
 8001230:	2201      	movs	r2, #1
 8001232:	1ad2      	subs	r2, r2, r3
 8001234:	2a38      	cmp	r2, #56	; 0x38
 8001236:	dd00      	ble.n	800123a <__aeabi_ddiv+0x3be>
 8001238:	e674      	b.n	8000f24 <__aeabi_ddiv+0xa8>
 800123a:	2a1f      	cmp	r2, #31
 800123c:	dc00      	bgt.n	8001240 <__aeabi_ddiv+0x3c4>
 800123e:	e0bd      	b.n	80013bc <__aeabi_ddiv+0x540>
 8001240:	211f      	movs	r1, #31
 8001242:	4249      	negs	r1, r1
 8001244:	1acb      	subs	r3, r1, r3
 8001246:	4641      	mov	r1, r8
 8001248:	40d9      	lsrs	r1, r3
 800124a:	000b      	movs	r3, r1
 800124c:	2a20      	cmp	r2, #32
 800124e:	d004      	beq.n	800125a <__aeabi_ddiv+0x3de>
 8001250:	4641      	mov	r1, r8
 8001252:	4a7e      	ldr	r2, [pc, #504]	; (800144c <__aeabi_ddiv+0x5d0>)
 8001254:	445a      	add	r2, fp
 8001256:	4091      	lsls	r1, r2
 8001258:	430d      	orrs	r5, r1
 800125a:	0029      	movs	r1, r5
 800125c:	1e4a      	subs	r2, r1, #1
 800125e:	4191      	sbcs	r1, r2
 8001260:	4319      	orrs	r1, r3
 8001262:	2307      	movs	r3, #7
 8001264:	001d      	movs	r5, r3
 8001266:	2200      	movs	r2, #0
 8001268:	400d      	ands	r5, r1
 800126a:	420b      	tst	r3, r1
 800126c:	d100      	bne.n	8001270 <__aeabi_ddiv+0x3f4>
 800126e:	e0d0      	b.n	8001412 <__aeabi_ddiv+0x596>
 8001270:	220f      	movs	r2, #15
 8001272:	2300      	movs	r3, #0
 8001274:	400a      	ands	r2, r1
 8001276:	2a04      	cmp	r2, #4
 8001278:	d100      	bne.n	800127c <__aeabi_ddiv+0x400>
 800127a:	e0c7      	b.n	800140c <__aeabi_ddiv+0x590>
 800127c:	1d0a      	adds	r2, r1, #4
 800127e:	428a      	cmp	r2, r1
 8001280:	4189      	sbcs	r1, r1
 8001282:	4249      	negs	r1, r1
 8001284:	185b      	adds	r3, r3, r1
 8001286:	0011      	movs	r1, r2
 8001288:	021a      	lsls	r2, r3, #8
 800128a:	d400      	bmi.n	800128e <__aeabi_ddiv+0x412>
 800128c:	e0be      	b.n	800140c <__aeabi_ddiv+0x590>
 800128e:	2301      	movs	r3, #1
 8001290:	2200      	movs	r2, #0
 8001292:	2500      	movs	r5, #0
 8001294:	e649      	b.n	8000f2a <__aeabi_ddiv+0xae>
 8001296:	2280      	movs	r2, #128	; 0x80
 8001298:	4643      	mov	r3, r8
 800129a:	0312      	lsls	r2, r2, #12
 800129c:	4213      	tst	r3, r2
 800129e:	d008      	beq.n	80012b2 <__aeabi_ddiv+0x436>
 80012a0:	4214      	tst	r4, r2
 80012a2:	d106      	bne.n	80012b2 <__aeabi_ddiv+0x436>
 80012a4:	4322      	orrs	r2, r4
 80012a6:	0312      	lsls	r2, r2, #12
 80012a8:	46ba      	mov	sl, r7
 80012aa:	000d      	movs	r5, r1
 80012ac:	4b66      	ldr	r3, [pc, #408]	; (8001448 <__aeabi_ddiv+0x5cc>)
 80012ae:	0b12      	lsrs	r2, r2, #12
 80012b0:	e63b      	b.n	8000f2a <__aeabi_ddiv+0xae>
 80012b2:	2280      	movs	r2, #128	; 0x80
 80012b4:	4643      	mov	r3, r8
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	431a      	orrs	r2, r3
 80012ba:	0312      	lsls	r2, r2, #12
 80012bc:	46b2      	mov	sl, r6
 80012be:	4b62      	ldr	r3, [pc, #392]	; (8001448 <__aeabi_ddiv+0x5cc>)
 80012c0:	0b12      	lsrs	r2, r2, #12
 80012c2:	e632      	b.n	8000f2a <__aeabi_ddiv+0xae>
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d100      	bne.n	80012ca <__aeabi_ddiv+0x44e>
 80012c8:	e702      	b.n	80010d0 <__aeabi_ddiv+0x254>
 80012ca:	19a6      	adds	r6, r4, r6
 80012cc:	1e6a      	subs	r2, r5, #1
 80012ce:	42a6      	cmp	r6, r4
 80012d0:	d200      	bcs.n	80012d4 <__aeabi_ddiv+0x458>
 80012d2:	e089      	b.n	80013e8 <__aeabi_ddiv+0x56c>
 80012d4:	4286      	cmp	r6, r0
 80012d6:	d200      	bcs.n	80012da <__aeabi_ddiv+0x45e>
 80012d8:	e09f      	b.n	800141a <__aeabi_ddiv+0x59e>
 80012da:	d100      	bne.n	80012de <__aeabi_ddiv+0x462>
 80012dc:	e0af      	b.n	800143e <__aeabi_ddiv+0x5c2>
 80012de:	0015      	movs	r5, r2
 80012e0:	e6f4      	b.n	80010cc <__aeabi_ddiv+0x250>
 80012e2:	42a9      	cmp	r1, r5
 80012e4:	d900      	bls.n	80012e8 <__aeabi_ddiv+0x46c>
 80012e6:	e63c      	b.n	8000f62 <__aeabi_ddiv+0xe6>
 80012e8:	4643      	mov	r3, r8
 80012ea:	07de      	lsls	r6, r3, #31
 80012ec:	0858      	lsrs	r0, r3, #1
 80012ee:	086b      	lsrs	r3, r5, #1
 80012f0:	431e      	orrs	r6, r3
 80012f2:	07ed      	lsls	r5, r5, #31
 80012f4:	e63c      	b.n	8000f70 <__aeabi_ddiv+0xf4>
 80012f6:	f001 f92f 	bl	8002558 <__clzsi2>
 80012fa:	0001      	movs	r1, r0
 80012fc:	0002      	movs	r2, r0
 80012fe:	3115      	adds	r1, #21
 8001300:	3220      	adds	r2, #32
 8001302:	291c      	cmp	r1, #28
 8001304:	dc00      	bgt.n	8001308 <__aeabi_ddiv+0x48c>
 8001306:	e72c      	b.n	8001162 <__aeabi_ddiv+0x2e6>
 8001308:	464b      	mov	r3, r9
 800130a:	3808      	subs	r0, #8
 800130c:	4083      	lsls	r3, r0
 800130e:	2500      	movs	r5, #0
 8001310:	4698      	mov	r8, r3
 8001312:	e732      	b.n	800117a <__aeabi_ddiv+0x2fe>
 8001314:	f001 f920 	bl	8002558 <__clzsi2>
 8001318:	0003      	movs	r3, r0
 800131a:	001a      	movs	r2, r3
 800131c:	3215      	adds	r2, #21
 800131e:	3020      	adds	r0, #32
 8001320:	2a1c      	cmp	r2, #28
 8001322:	dc00      	bgt.n	8001326 <__aeabi_ddiv+0x4aa>
 8001324:	e6ff      	b.n	8001126 <__aeabi_ddiv+0x2aa>
 8001326:	4654      	mov	r4, sl
 8001328:	3b08      	subs	r3, #8
 800132a:	2100      	movs	r1, #0
 800132c:	409c      	lsls	r4, r3
 800132e:	e705      	b.n	800113c <__aeabi_ddiv+0x2c0>
 8001330:	1936      	adds	r6, r6, r4
 8001332:	3b01      	subs	r3, #1
 8001334:	42b4      	cmp	r4, r6
 8001336:	d900      	bls.n	800133a <__aeabi_ddiv+0x4be>
 8001338:	e6a6      	b.n	8001088 <__aeabi_ddiv+0x20c>
 800133a:	42b2      	cmp	r2, r6
 800133c:	d800      	bhi.n	8001340 <__aeabi_ddiv+0x4c4>
 800133e:	e6a3      	b.n	8001088 <__aeabi_ddiv+0x20c>
 8001340:	1e83      	subs	r3, r0, #2
 8001342:	1936      	adds	r6, r6, r4
 8001344:	e6a0      	b.n	8001088 <__aeabi_ddiv+0x20c>
 8001346:	1909      	adds	r1, r1, r4
 8001348:	3d01      	subs	r5, #1
 800134a:	428c      	cmp	r4, r1
 800134c:	d900      	bls.n	8001350 <__aeabi_ddiv+0x4d4>
 800134e:	e68d      	b.n	800106c <__aeabi_ddiv+0x1f0>
 8001350:	428a      	cmp	r2, r1
 8001352:	d800      	bhi.n	8001356 <__aeabi_ddiv+0x4da>
 8001354:	e68a      	b.n	800106c <__aeabi_ddiv+0x1f0>
 8001356:	1e85      	subs	r5, r0, #2
 8001358:	1909      	adds	r1, r1, r4
 800135a:	e687      	b.n	800106c <__aeabi_ddiv+0x1f0>
 800135c:	220f      	movs	r2, #15
 800135e:	402a      	ands	r2, r5
 8001360:	2a04      	cmp	r2, #4
 8001362:	d100      	bne.n	8001366 <__aeabi_ddiv+0x4ea>
 8001364:	e6bc      	b.n	80010e0 <__aeabi_ddiv+0x264>
 8001366:	1d29      	adds	r1, r5, #4
 8001368:	42a9      	cmp	r1, r5
 800136a:	41ad      	sbcs	r5, r5
 800136c:	426d      	negs	r5, r5
 800136e:	08c9      	lsrs	r1, r1, #3
 8001370:	44a8      	add	r8, r5
 8001372:	e6b6      	b.n	80010e2 <__aeabi_ddiv+0x266>
 8001374:	42af      	cmp	r7, r5
 8001376:	d900      	bls.n	800137a <__aeabi_ddiv+0x4fe>
 8001378:	e662      	b.n	8001040 <__aeabi_ddiv+0x1c4>
 800137a:	4281      	cmp	r1, r0
 800137c:	d804      	bhi.n	8001388 <__aeabi_ddiv+0x50c>
 800137e:	d000      	beq.n	8001382 <__aeabi_ddiv+0x506>
 8001380:	e65e      	b.n	8001040 <__aeabi_ddiv+0x1c4>
 8001382:	42ae      	cmp	r6, r5
 8001384:	d800      	bhi.n	8001388 <__aeabi_ddiv+0x50c>
 8001386:	e65b      	b.n	8001040 <__aeabi_ddiv+0x1c4>
 8001388:	2302      	movs	r3, #2
 800138a:	425b      	negs	r3, r3
 800138c:	469c      	mov	ip, r3
 800138e:	9b00      	ldr	r3, [sp, #0]
 8001390:	44e0      	add	r8, ip
 8001392:	469c      	mov	ip, r3
 8001394:	4465      	add	r5, ip
 8001396:	429d      	cmp	r5, r3
 8001398:	419b      	sbcs	r3, r3
 800139a:	425b      	negs	r3, r3
 800139c:	191b      	adds	r3, r3, r4
 800139e:	18c0      	adds	r0, r0, r3
 80013a0:	e64f      	b.n	8001042 <__aeabi_ddiv+0x1c6>
 80013a2:	42b2      	cmp	r2, r6
 80013a4:	d800      	bhi.n	80013a8 <__aeabi_ddiv+0x52c>
 80013a6:	e612      	b.n	8000fce <__aeabi_ddiv+0x152>
 80013a8:	1e83      	subs	r3, r0, #2
 80013aa:	1936      	adds	r6, r6, r4
 80013ac:	e60f      	b.n	8000fce <__aeabi_ddiv+0x152>
 80013ae:	428a      	cmp	r2, r1
 80013b0:	d800      	bhi.n	80013b4 <__aeabi_ddiv+0x538>
 80013b2:	e5fa      	b.n	8000faa <__aeabi_ddiv+0x12e>
 80013b4:	1e83      	subs	r3, r0, #2
 80013b6:	4698      	mov	r8, r3
 80013b8:	1909      	adds	r1, r1, r4
 80013ba:	e5f6      	b.n	8000faa <__aeabi_ddiv+0x12e>
 80013bc:	4b24      	ldr	r3, [pc, #144]	; (8001450 <__aeabi_ddiv+0x5d4>)
 80013be:	0028      	movs	r0, r5
 80013c0:	445b      	add	r3, fp
 80013c2:	4641      	mov	r1, r8
 80013c4:	409d      	lsls	r5, r3
 80013c6:	4099      	lsls	r1, r3
 80013c8:	40d0      	lsrs	r0, r2
 80013ca:	1e6b      	subs	r3, r5, #1
 80013cc:	419d      	sbcs	r5, r3
 80013ce:	4643      	mov	r3, r8
 80013d0:	4301      	orrs	r1, r0
 80013d2:	4329      	orrs	r1, r5
 80013d4:	40d3      	lsrs	r3, r2
 80013d6:	074a      	lsls	r2, r1, #29
 80013d8:	d100      	bne.n	80013dc <__aeabi_ddiv+0x560>
 80013da:	e755      	b.n	8001288 <__aeabi_ddiv+0x40c>
 80013dc:	220f      	movs	r2, #15
 80013de:	400a      	ands	r2, r1
 80013e0:	2a04      	cmp	r2, #4
 80013e2:	d000      	beq.n	80013e6 <__aeabi_ddiv+0x56a>
 80013e4:	e74a      	b.n	800127c <__aeabi_ddiv+0x400>
 80013e6:	e74f      	b.n	8001288 <__aeabi_ddiv+0x40c>
 80013e8:	0015      	movs	r5, r2
 80013ea:	4286      	cmp	r6, r0
 80013ec:	d000      	beq.n	80013f0 <__aeabi_ddiv+0x574>
 80013ee:	e66d      	b.n	80010cc <__aeabi_ddiv+0x250>
 80013f0:	9a00      	ldr	r2, [sp, #0]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d000      	beq.n	80013f8 <__aeabi_ddiv+0x57c>
 80013f6:	e669      	b.n	80010cc <__aeabi_ddiv+0x250>
 80013f8:	e66a      	b.n	80010d0 <__aeabi_ddiv+0x254>
 80013fa:	4b16      	ldr	r3, [pc, #88]	; (8001454 <__aeabi_ddiv+0x5d8>)
 80013fc:	445b      	add	r3, fp
 80013fe:	2b00      	cmp	r3, #0
 8001400:	dc00      	bgt.n	8001404 <__aeabi_ddiv+0x588>
 8001402:	e713      	b.n	800122c <__aeabi_ddiv+0x3b0>
 8001404:	2501      	movs	r5, #1
 8001406:	2100      	movs	r1, #0
 8001408:	44a8      	add	r8, r5
 800140a:	e66a      	b.n	80010e2 <__aeabi_ddiv+0x266>
 800140c:	075d      	lsls	r5, r3, #29
 800140e:	025b      	lsls	r3, r3, #9
 8001410:	0b1a      	lsrs	r2, r3, #12
 8001412:	08c9      	lsrs	r1, r1, #3
 8001414:	2300      	movs	r3, #0
 8001416:	430d      	orrs	r5, r1
 8001418:	e587      	b.n	8000f2a <__aeabi_ddiv+0xae>
 800141a:	9900      	ldr	r1, [sp, #0]
 800141c:	3d02      	subs	r5, #2
 800141e:	004a      	lsls	r2, r1, #1
 8001420:	428a      	cmp	r2, r1
 8001422:	41bf      	sbcs	r7, r7
 8001424:	427f      	negs	r7, r7
 8001426:	193f      	adds	r7, r7, r4
 8001428:	19f6      	adds	r6, r6, r7
 800142a:	9200      	str	r2, [sp, #0]
 800142c:	e7dd      	b.n	80013ea <__aeabi_ddiv+0x56e>
 800142e:	2280      	movs	r2, #128	; 0x80
 8001430:	4643      	mov	r3, r8
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	431a      	orrs	r2, r3
 8001436:	0312      	lsls	r2, r2, #12
 8001438:	4b03      	ldr	r3, [pc, #12]	; (8001448 <__aeabi_ddiv+0x5cc>)
 800143a:	0b12      	lsrs	r2, r2, #12
 800143c:	e575      	b.n	8000f2a <__aeabi_ddiv+0xae>
 800143e:	9900      	ldr	r1, [sp, #0]
 8001440:	4299      	cmp	r1, r3
 8001442:	d3ea      	bcc.n	800141a <__aeabi_ddiv+0x59e>
 8001444:	0015      	movs	r5, r2
 8001446:	e7d3      	b.n	80013f0 <__aeabi_ddiv+0x574>
 8001448:	000007ff 	.word	0x000007ff
 800144c:	0000043e 	.word	0x0000043e
 8001450:	0000041e 	.word	0x0000041e
 8001454:	000003ff 	.word	0x000003ff

08001458 <__eqdf2>:
 8001458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800145a:	464e      	mov	r6, r9
 800145c:	4645      	mov	r5, r8
 800145e:	46de      	mov	lr, fp
 8001460:	4657      	mov	r7, sl
 8001462:	4690      	mov	r8, r2
 8001464:	b5e0      	push	{r5, r6, r7, lr}
 8001466:	0017      	movs	r7, r2
 8001468:	031a      	lsls	r2, r3, #12
 800146a:	0b12      	lsrs	r2, r2, #12
 800146c:	0005      	movs	r5, r0
 800146e:	4684      	mov	ip, r0
 8001470:	4819      	ldr	r0, [pc, #100]	; (80014d8 <__eqdf2+0x80>)
 8001472:	030e      	lsls	r6, r1, #12
 8001474:	004c      	lsls	r4, r1, #1
 8001476:	4691      	mov	r9, r2
 8001478:	005a      	lsls	r2, r3, #1
 800147a:	0fdb      	lsrs	r3, r3, #31
 800147c:	469b      	mov	fp, r3
 800147e:	0b36      	lsrs	r6, r6, #12
 8001480:	0d64      	lsrs	r4, r4, #21
 8001482:	0fc9      	lsrs	r1, r1, #31
 8001484:	0d52      	lsrs	r2, r2, #21
 8001486:	4284      	cmp	r4, r0
 8001488:	d019      	beq.n	80014be <__eqdf2+0x66>
 800148a:	4282      	cmp	r2, r0
 800148c:	d010      	beq.n	80014b0 <__eqdf2+0x58>
 800148e:	2001      	movs	r0, #1
 8001490:	4294      	cmp	r4, r2
 8001492:	d10e      	bne.n	80014b2 <__eqdf2+0x5a>
 8001494:	454e      	cmp	r6, r9
 8001496:	d10c      	bne.n	80014b2 <__eqdf2+0x5a>
 8001498:	2001      	movs	r0, #1
 800149a:	45c4      	cmp	ip, r8
 800149c:	d109      	bne.n	80014b2 <__eqdf2+0x5a>
 800149e:	4559      	cmp	r1, fp
 80014a0:	d017      	beq.n	80014d2 <__eqdf2+0x7a>
 80014a2:	2c00      	cmp	r4, #0
 80014a4:	d105      	bne.n	80014b2 <__eqdf2+0x5a>
 80014a6:	0030      	movs	r0, r6
 80014a8:	4328      	orrs	r0, r5
 80014aa:	1e43      	subs	r3, r0, #1
 80014ac:	4198      	sbcs	r0, r3
 80014ae:	e000      	b.n	80014b2 <__eqdf2+0x5a>
 80014b0:	2001      	movs	r0, #1
 80014b2:	bcf0      	pop	{r4, r5, r6, r7}
 80014b4:	46bb      	mov	fp, r7
 80014b6:	46b2      	mov	sl, r6
 80014b8:	46a9      	mov	r9, r5
 80014ba:	46a0      	mov	r8, r4
 80014bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014be:	0033      	movs	r3, r6
 80014c0:	2001      	movs	r0, #1
 80014c2:	432b      	orrs	r3, r5
 80014c4:	d1f5      	bne.n	80014b2 <__eqdf2+0x5a>
 80014c6:	42a2      	cmp	r2, r4
 80014c8:	d1f3      	bne.n	80014b2 <__eqdf2+0x5a>
 80014ca:	464b      	mov	r3, r9
 80014cc:	433b      	orrs	r3, r7
 80014ce:	d1f0      	bne.n	80014b2 <__eqdf2+0x5a>
 80014d0:	e7e2      	b.n	8001498 <__eqdf2+0x40>
 80014d2:	2000      	movs	r0, #0
 80014d4:	e7ed      	b.n	80014b2 <__eqdf2+0x5a>
 80014d6:	46c0      	nop			; (mov r8, r8)
 80014d8:	000007ff 	.word	0x000007ff

080014dc <__gedf2>:
 80014dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014de:	4647      	mov	r7, r8
 80014e0:	46ce      	mov	lr, r9
 80014e2:	0004      	movs	r4, r0
 80014e4:	0018      	movs	r0, r3
 80014e6:	0016      	movs	r6, r2
 80014e8:	031b      	lsls	r3, r3, #12
 80014ea:	0b1b      	lsrs	r3, r3, #12
 80014ec:	4d2d      	ldr	r5, [pc, #180]	; (80015a4 <__gedf2+0xc8>)
 80014ee:	004a      	lsls	r2, r1, #1
 80014f0:	4699      	mov	r9, r3
 80014f2:	b580      	push	{r7, lr}
 80014f4:	0043      	lsls	r3, r0, #1
 80014f6:	030f      	lsls	r7, r1, #12
 80014f8:	46a4      	mov	ip, r4
 80014fa:	46b0      	mov	r8, r6
 80014fc:	0b3f      	lsrs	r7, r7, #12
 80014fe:	0d52      	lsrs	r2, r2, #21
 8001500:	0fc9      	lsrs	r1, r1, #31
 8001502:	0d5b      	lsrs	r3, r3, #21
 8001504:	0fc0      	lsrs	r0, r0, #31
 8001506:	42aa      	cmp	r2, r5
 8001508:	d021      	beq.n	800154e <__gedf2+0x72>
 800150a:	42ab      	cmp	r3, r5
 800150c:	d013      	beq.n	8001536 <__gedf2+0x5a>
 800150e:	2a00      	cmp	r2, #0
 8001510:	d122      	bne.n	8001558 <__gedf2+0x7c>
 8001512:	433c      	orrs	r4, r7
 8001514:	2b00      	cmp	r3, #0
 8001516:	d102      	bne.n	800151e <__gedf2+0x42>
 8001518:	464d      	mov	r5, r9
 800151a:	432e      	orrs	r6, r5
 800151c:	d022      	beq.n	8001564 <__gedf2+0x88>
 800151e:	2c00      	cmp	r4, #0
 8001520:	d010      	beq.n	8001544 <__gedf2+0x68>
 8001522:	4281      	cmp	r1, r0
 8001524:	d022      	beq.n	800156c <__gedf2+0x90>
 8001526:	2002      	movs	r0, #2
 8001528:	3901      	subs	r1, #1
 800152a:	4008      	ands	r0, r1
 800152c:	3801      	subs	r0, #1
 800152e:	bcc0      	pop	{r6, r7}
 8001530:	46b9      	mov	r9, r7
 8001532:	46b0      	mov	r8, r6
 8001534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001536:	464d      	mov	r5, r9
 8001538:	432e      	orrs	r6, r5
 800153a:	d129      	bne.n	8001590 <__gedf2+0xb4>
 800153c:	2a00      	cmp	r2, #0
 800153e:	d1f0      	bne.n	8001522 <__gedf2+0x46>
 8001540:	433c      	orrs	r4, r7
 8001542:	d1ee      	bne.n	8001522 <__gedf2+0x46>
 8001544:	2800      	cmp	r0, #0
 8001546:	d1f2      	bne.n	800152e <__gedf2+0x52>
 8001548:	2001      	movs	r0, #1
 800154a:	4240      	negs	r0, r0
 800154c:	e7ef      	b.n	800152e <__gedf2+0x52>
 800154e:	003d      	movs	r5, r7
 8001550:	4325      	orrs	r5, r4
 8001552:	d11d      	bne.n	8001590 <__gedf2+0xb4>
 8001554:	4293      	cmp	r3, r2
 8001556:	d0ee      	beq.n	8001536 <__gedf2+0x5a>
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1e2      	bne.n	8001522 <__gedf2+0x46>
 800155c:	464c      	mov	r4, r9
 800155e:	4326      	orrs	r6, r4
 8001560:	d1df      	bne.n	8001522 <__gedf2+0x46>
 8001562:	e7e0      	b.n	8001526 <__gedf2+0x4a>
 8001564:	2000      	movs	r0, #0
 8001566:	2c00      	cmp	r4, #0
 8001568:	d0e1      	beq.n	800152e <__gedf2+0x52>
 800156a:	e7dc      	b.n	8001526 <__gedf2+0x4a>
 800156c:	429a      	cmp	r2, r3
 800156e:	dc0a      	bgt.n	8001586 <__gedf2+0xaa>
 8001570:	dbe8      	blt.n	8001544 <__gedf2+0x68>
 8001572:	454f      	cmp	r7, r9
 8001574:	d8d7      	bhi.n	8001526 <__gedf2+0x4a>
 8001576:	d00e      	beq.n	8001596 <__gedf2+0xba>
 8001578:	2000      	movs	r0, #0
 800157a:	454f      	cmp	r7, r9
 800157c:	d2d7      	bcs.n	800152e <__gedf2+0x52>
 800157e:	2900      	cmp	r1, #0
 8001580:	d0e2      	beq.n	8001548 <__gedf2+0x6c>
 8001582:	0008      	movs	r0, r1
 8001584:	e7d3      	b.n	800152e <__gedf2+0x52>
 8001586:	4243      	negs	r3, r0
 8001588:	4158      	adcs	r0, r3
 800158a:	0040      	lsls	r0, r0, #1
 800158c:	3801      	subs	r0, #1
 800158e:	e7ce      	b.n	800152e <__gedf2+0x52>
 8001590:	2002      	movs	r0, #2
 8001592:	4240      	negs	r0, r0
 8001594:	e7cb      	b.n	800152e <__gedf2+0x52>
 8001596:	45c4      	cmp	ip, r8
 8001598:	d8c5      	bhi.n	8001526 <__gedf2+0x4a>
 800159a:	2000      	movs	r0, #0
 800159c:	45c4      	cmp	ip, r8
 800159e:	d2c6      	bcs.n	800152e <__gedf2+0x52>
 80015a0:	e7ed      	b.n	800157e <__gedf2+0xa2>
 80015a2:	46c0      	nop			; (mov r8, r8)
 80015a4:	000007ff 	.word	0x000007ff

080015a8 <__ledf2>:
 80015a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015aa:	4647      	mov	r7, r8
 80015ac:	46ce      	mov	lr, r9
 80015ae:	0004      	movs	r4, r0
 80015b0:	0018      	movs	r0, r3
 80015b2:	0016      	movs	r6, r2
 80015b4:	031b      	lsls	r3, r3, #12
 80015b6:	0b1b      	lsrs	r3, r3, #12
 80015b8:	4d2c      	ldr	r5, [pc, #176]	; (800166c <__ledf2+0xc4>)
 80015ba:	004a      	lsls	r2, r1, #1
 80015bc:	4699      	mov	r9, r3
 80015be:	b580      	push	{r7, lr}
 80015c0:	0043      	lsls	r3, r0, #1
 80015c2:	030f      	lsls	r7, r1, #12
 80015c4:	46a4      	mov	ip, r4
 80015c6:	46b0      	mov	r8, r6
 80015c8:	0b3f      	lsrs	r7, r7, #12
 80015ca:	0d52      	lsrs	r2, r2, #21
 80015cc:	0fc9      	lsrs	r1, r1, #31
 80015ce:	0d5b      	lsrs	r3, r3, #21
 80015d0:	0fc0      	lsrs	r0, r0, #31
 80015d2:	42aa      	cmp	r2, r5
 80015d4:	d00d      	beq.n	80015f2 <__ledf2+0x4a>
 80015d6:	42ab      	cmp	r3, r5
 80015d8:	d010      	beq.n	80015fc <__ledf2+0x54>
 80015da:	2a00      	cmp	r2, #0
 80015dc:	d127      	bne.n	800162e <__ledf2+0x86>
 80015de:	433c      	orrs	r4, r7
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d111      	bne.n	8001608 <__ledf2+0x60>
 80015e4:	464d      	mov	r5, r9
 80015e6:	432e      	orrs	r6, r5
 80015e8:	d10e      	bne.n	8001608 <__ledf2+0x60>
 80015ea:	2000      	movs	r0, #0
 80015ec:	2c00      	cmp	r4, #0
 80015ee:	d015      	beq.n	800161c <__ledf2+0x74>
 80015f0:	e00e      	b.n	8001610 <__ledf2+0x68>
 80015f2:	003d      	movs	r5, r7
 80015f4:	4325      	orrs	r5, r4
 80015f6:	d110      	bne.n	800161a <__ledf2+0x72>
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d118      	bne.n	800162e <__ledf2+0x86>
 80015fc:	464d      	mov	r5, r9
 80015fe:	432e      	orrs	r6, r5
 8001600:	d10b      	bne.n	800161a <__ledf2+0x72>
 8001602:	2a00      	cmp	r2, #0
 8001604:	d102      	bne.n	800160c <__ledf2+0x64>
 8001606:	433c      	orrs	r4, r7
 8001608:	2c00      	cmp	r4, #0
 800160a:	d00b      	beq.n	8001624 <__ledf2+0x7c>
 800160c:	4281      	cmp	r1, r0
 800160e:	d014      	beq.n	800163a <__ledf2+0x92>
 8001610:	2002      	movs	r0, #2
 8001612:	3901      	subs	r1, #1
 8001614:	4008      	ands	r0, r1
 8001616:	3801      	subs	r0, #1
 8001618:	e000      	b.n	800161c <__ledf2+0x74>
 800161a:	2002      	movs	r0, #2
 800161c:	bcc0      	pop	{r6, r7}
 800161e:	46b9      	mov	r9, r7
 8001620:	46b0      	mov	r8, r6
 8001622:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001624:	2800      	cmp	r0, #0
 8001626:	d1f9      	bne.n	800161c <__ledf2+0x74>
 8001628:	2001      	movs	r0, #1
 800162a:	4240      	negs	r0, r0
 800162c:	e7f6      	b.n	800161c <__ledf2+0x74>
 800162e:	2b00      	cmp	r3, #0
 8001630:	d1ec      	bne.n	800160c <__ledf2+0x64>
 8001632:	464c      	mov	r4, r9
 8001634:	4326      	orrs	r6, r4
 8001636:	d1e9      	bne.n	800160c <__ledf2+0x64>
 8001638:	e7ea      	b.n	8001610 <__ledf2+0x68>
 800163a:	429a      	cmp	r2, r3
 800163c:	dd04      	ble.n	8001648 <__ledf2+0xa0>
 800163e:	4243      	negs	r3, r0
 8001640:	4158      	adcs	r0, r3
 8001642:	0040      	lsls	r0, r0, #1
 8001644:	3801      	subs	r0, #1
 8001646:	e7e9      	b.n	800161c <__ledf2+0x74>
 8001648:	429a      	cmp	r2, r3
 800164a:	dbeb      	blt.n	8001624 <__ledf2+0x7c>
 800164c:	454f      	cmp	r7, r9
 800164e:	d8df      	bhi.n	8001610 <__ledf2+0x68>
 8001650:	d006      	beq.n	8001660 <__ledf2+0xb8>
 8001652:	2000      	movs	r0, #0
 8001654:	454f      	cmp	r7, r9
 8001656:	d2e1      	bcs.n	800161c <__ledf2+0x74>
 8001658:	2900      	cmp	r1, #0
 800165a:	d0e5      	beq.n	8001628 <__ledf2+0x80>
 800165c:	0008      	movs	r0, r1
 800165e:	e7dd      	b.n	800161c <__ledf2+0x74>
 8001660:	45c4      	cmp	ip, r8
 8001662:	d8d5      	bhi.n	8001610 <__ledf2+0x68>
 8001664:	2000      	movs	r0, #0
 8001666:	45c4      	cmp	ip, r8
 8001668:	d2d8      	bcs.n	800161c <__ledf2+0x74>
 800166a:	e7f5      	b.n	8001658 <__ledf2+0xb0>
 800166c:	000007ff 	.word	0x000007ff

08001670 <__aeabi_dmul>:
 8001670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001672:	4645      	mov	r5, r8
 8001674:	46de      	mov	lr, fp
 8001676:	4657      	mov	r7, sl
 8001678:	464e      	mov	r6, r9
 800167a:	b5e0      	push	{r5, r6, r7, lr}
 800167c:	001f      	movs	r7, r3
 800167e:	030b      	lsls	r3, r1, #12
 8001680:	0b1b      	lsrs	r3, r3, #12
 8001682:	469b      	mov	fp, r3
 8001684:	004d      	lsls	r5, r1, #1
 8001686:	0fcb      	lsrs	r3, r1, #31
 8001688:	0004      	movs	r4, r0
 800168a:	4691      	mov	r9, r2
 800168c:	4698      	mov	r8, r3
 800168e:	b087      	sub	sp, #28
 8001690:	0d6d      	lsrs	r5, r5, #21
 8001692:	d100      	bne.n	8001696 <__aeabi_dmul+0x26>
 8001694:	e1cd      	b.n	8001a32 <__aeabi_dmul+0x3c2>
 8001696:	4bce      	ldr	r3, [pc, #824]	; (80019d0 <__aeabi_dmul+0x360>)
 8001698:	429d      	cmp	r5, r3
 800169a:	d100      	bne.n	800169e <__aeabi_dmul+0x2e>
 800169c:	e1e9      	b.n	8001a72 <__aeabi_dmul+0x402>
 800169e:	465a      	mov	r2, fp
 80016a0:	0f43      	lsrs	r3, r0, #29
 80016a2:	00d2      	lsls	r2, r2, #3
 80016a4:	4313      	orrs	r3, r2
 80016a6:	2280      	movs	r2, #128	; 0x80
 80016a8:	0412      	lsls	r2, r2, #16
 80016aa:	431a      	orrs	r2, r3
 80016ac:	00c3      	lsls	r3, r0, #3
 80016ae:	469a      	mov	sl, r3
 80016b0:	4bc8      	ldr	r3, [pc, #800]	; (80019d4 <__aeabi_dmul+0x364>)
 80016b2:	4693      	mov	fp, r2
 80016b4:	469c      	mov	ip, r3
 80016b6:	2300      	movs	r3, #0
 80016b8:	2600      	movs	r6, #0
 80016ba:	4465      	add	r5, ip
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	033c      	lsls	r4, r7, #12
 80016c0:	007b      	lsls	r3, r7, #1
 80016c2:	4648      	mov	r0, r9
 80016c4:	0b24      	lsrs	r4, r4, #12
 80016c6:	0d5b      	lsrs	r3, r3, #21
 80016c8:	0fff      	lsrs	r7, r7, #31
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d100      	bne.n	80016d0 <__aeabi_dmul+0x60>
 80016ce:	e189      	b.n	80019e4 <__aeabi_dmul+0x374>
 80016d0:	4abf      	ldr	r2, [pc, #764]	; (80019d0 <__aeabi_dmul+0x360>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d019      	beq.n	800170a <__aeabi_dmul+0x9a>
 80016d6:	0f42      	lsrs	r2, r0, #29
 80016d8:	00e4      	lsls	r4, r4, #3
 80016da:	4322      	orrs	r2, r4
 80016dc:	2480      	movs	r4, #128	; 0x80
 80016de:	0424      	lsls	r4, r4, #16
 80016e0:	4314      	orrs	r4, r2
 80016e2:	4abc      	ldr	r2, [pc, #752]	; (80019d4 <__aeabi_dmul+0x364>)
 80016e4:	2100      	movs	r1, #0
 80016e6:	4694      	mov	ip, r2
 80016e8:	4642      	mov	r2, r8
 80016ea:	4463      	add	r3, ip
 80016ec:	195b      	adds	r3, r3, r5
 80016ee:	9301      	str	r3, [sp, #4]
 80016f0:	9b01      	ldr	r3, [sp, #4]
 80016f2:	407a      	eors	r2, r7
 80016f4:	3301      	adds	r3, #1
 80016f6:	00c0      	lsls	r0, r0, #3
 80016f8:	b2d2      	uxtb	r2, r2
 80016fa:	9302      	str	r3, [sp, #8]
 80016fc:	2e0a      	cmp	r6, #10
 80016fe:	dd1c      	ble.n	800173a <__aeabi_dmul+0xca>
 8001700:	003a      	movs	r2, r7
 8001702:	2e0b      	cmp	r6, #11
 8001704:	d05e      	beq.n	80017c4 <__aeabi_dmul+0x154>
 8001706:	4647      	mov	r7, r8
 8001708:	e056      	b.n	80017b8 <__aeabi_dmul+0x148>
 800170a:	4649      	mov	r1, r9
 800170c:	4bb0      	ldr	r3, [pc, #704]	; (80019d0 <__aeabi_dmul+0x360>)
 800170e:	4321      	orrs	r1, r4
 8001710:	18eb      	adds	r3, r5, r3
 8001712:	9301      	str	r3, [sp, #4]
 8001714:	2900      	cmp	r1, #0
 8001716:	d12a      	bne.n	800176e <__aeabi_dmul+0xfe>
 8001718:	2080      	movs	r0, #128	; 0x80
 800171a:	2202      	movs	r2, #2
 800171c:	0100      	lsls	r0, r0, #4
 800171e:	002b      	movs	r3, r5
 8001720:	4684      	mov	ip, r0
 8001722:	4316      	orrs	r6, r2
 8001724:	4642      	mov	r2, r8
 8001726:	4463      	add	r3, ip
 8001728:	407a      	eors	r2, r7
 800172a:	b2d2      	uxtb	r2, r2
 800172c:	9302      	str	r3, [sp, #8]
 800172e:	2e0a      	cmp	r6, #10
 8001730:	dd00      	ble.n	8001734 <__aeabi_dmul+0xc4>
 8001732:	e231      	b.n	8001b98 <__aeabi_dmul+0x528>
 8001734:	2000      	movs	r0, #0
 8001736:	2400      	movs	r4, #0
 8001738:	2102      	movs	r1, #2
 800173a:	2e02      	cmp	r6, #2
 800173c:	dc26      	bgt.n	800178c <__aeabi_dmul+0x11c>
 800173e:	3e01      	subs	r6, #1
 8001740:	2e01      	cmp	r6, #1
 8001742:	d852      	bhi.n	80017ea <__aeabi_dmul+0x17a>
 8001744:	2902      	cmp	r1, #2
 8001746:	d04c      	beq.n	80017e2 <__aeabi_dmul+0x172>
 8001748:	2901      	cmp	r1, #1
 800174a:	d000      	beq.n	800174e <__aeabi_dmul+0xde>
 800174c:	e118      	b.n	8001980 <__aeabi_dmul+0x310>
 800174e:	2300      	movs	r3, #0
 8001750:	2400      	movs	r4, #0
 8001752:	2500      	movs	r5, #0
 8001754:	051b      	lsls	r3, r3, #20
 8001756:	4323      	orrs	r3, r4
 8001758:	07d2      	lsls	r2, r2, #31
 800175a:	4313      	orrs	r3, r2
 800175c:	0028      	movs	r0, r5
 800175e:	0019      	movs	r1, r3
 8001760:	b007      	add	sp, #28
 8001762:	bcf0      	pop	{r4, r5, r6, r7}
 8001764:	46bb      	mov	fp, r7
 8001766:	46b2      	mov	sl, r6
 8001768:	46a9      	mov	r9, r5
 800176a:	46a0      	mov	r8, r4
 800176c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176e:	2180      	movs	r1, #128	; 0x80
 8001770:	2203      	movs	r2, #3
 8001772:	0109      	lsls	r1, r1, #4
 8001774:	002b      	movs	r3, r5
 8001776:	468c      	mov	ip, r1
 8001778:	4316      	orrs	r6, r2
 800177a:	4642      	mov	r2, r8
 800177c:	4463      	add	r3, ip
 800177e:	407a      	eors	r2, r7
 8001780:	b2d2      	uxtb	r2, r2
 8001782:	9302      	str	r3, [sp, #8]
 8001784:	2e0a      	cmp	r6, #10
 8001786:	dd00      	ble.n	800178a <__aeabi_dmul+0x11a>
 8001788:	e228      	b.n	8001bdc <__aeabi_dmul+0x56c>
 800178a:	2103      	movs	r1, #3
 800178c:	2501      	movs	r5, #1
 800178e:	40b5      	lsls	r5, r6
 8001790:	46ac      	mov	ip, r5
 8001792:	26a6      	movs	r6, #166	; 0xa6
 8001794:	4663      	mov	r3, ip
 8001796:	00f6      	lsls	r6, r6, #3
 8001798:	4035      	ands	r5, r6
 800179a:	4233      	tst	r3, r6
 800179c:	d10b      	bne.n	80017b6 <__aeabi_dmul+0x146>
 800179e:	2690      	movs	r6, #144	; 0x90
 80017a0:	00b6      	lsls	r6, r6, #2
 80017a2:	4233      	tst	r3, r6
 80017a4:	d118      	bne.n	80017d8 <__aeabi_dmul+0x168>
 80017a6:	3eb9      	subs	r6, #185	; 0xb9
 80017a8:	3eff      	subs	r6, #255	; 0xff
 80017aa:	421e      	tst	r6, r3
 80017ac:	d01d      	beq.n	80017ea <__aeabi_dmul+0x17a>
 80017ae:	46a3      	mov	fp, r4
 80017b0:	4682      	mov	sl, r0
 80017b2:	9100      	str	r1, [sp, #0]
 80017b4:	e000      	b.n	80017b8 <__aeabi_dmul+0x148>
 80017b6:	0017      	movs	r7, r2
 80017b8:	9900      	ldr	r1, [sp, #0]
 80017ba:	003a      	movs	r2, r7
 80017bc:	2902      	cmp	r1, #2
 80017be:	d010      	beq.n	80017e2 <__aeabi_dmul+0x172>
 80017c0:	465c      	mov	r4, fp
 80017c2:	4650      	mov	r0, sl
 80017c4:	2903      	cmp	r1, #3
 80017c6:	d1bf      	bne.n	8001748 <__aeabi_dmul+0xd8>
 80017c8:	2380      	movs	r3, #128	; 0x80
 80017ca:	031b      	lsls	r3, r3, #12
 80017cc:	431c      	orrs	r4, r3
 80017ce:	0324      	lsls	r4, r4, #12
 80017d0:	0005      	movs	r5, r0
 80017d2:	4b7f      	ldr	r3, [pc, #508]	; (80019d0 <__aeabi_dmul+0x360>)
 80017d4:	0b24      	lsrs	r4, r4, #12
 80017d6:	e7bd      	b.n	8001754 <__aeabi_dmul+0xe4>
 80017d8:	2480      	movs	r4, #128	; 0x80
 80017da:	2200      	movs	r2, #0
 80017dc:	4b7c      	ldr	r3, [pc, #496]	; (80019d0 <__aeabi_dmul+0x360>)
 80017de:	0324      	lsls	r4, r4, #12
 80017e0:	e7b8      	b.n	8001754 <__aeabi_dmul+0xe4>
 80017e2:	2400      	movs	r4, #0
 80017e4:	2500      	movs	r5, #0
 80017e6:	4b7a      	ldr	r3, [pc, #488]	; (80019d0 <__aeabi_dmul+0x360>)
 80017e8:	e7b4      	b.n	8001754 <__aeabi_dmul+0xe4>
 80017ea:	4653      	mov	r3, sl
 80017ec:	041e      	lsls	r6, r3, #16
 80017ee:	0c36      	lsrs	r6, r6, #16
 80017f0:	0c1f      	lsrs	r7, r3, #16
 80017f2:	0033      	movs	r3, r6
 80017f4:	0c01      	lsrs	r1, r0, #16
 80017f6:	0400      	lsls	r0, r0, #16
 80017f8:	0c00      	lsrs	r0, r0, #16
 80017fa:	4343      	muls	r3, r0
 80017fc:	4698      	mov	r8, r3
 80017fe:	0003      	movs	r3, r0
 8001800:	437b      	muls	r3, r7
 8001802:	4699      	mov	r9, r3
 8001804:	0033      	movs	r3, r6
 8001806:	434b      	muls	r3, r1
 8001808:	469c      	mov	ip, r3
 800180a:	4643      	mov	r3, r8
 800180c:	000d      	movs	r5, r1
 800180e:	0c1b      	lsrs	r3, r3, #16
 8001810:	469a      	mov	sl, r3
 8001812:	437d      	muls	r5, r7
 8001814:	44cc      	add	ip, r9
 8001816:	44d4      	add	ip, sl
 8001818:	9500      	str	r5, [sp, #0]
 800181a:	45e1      	cmp	r9, ip
 800181c:	d904      	bls.n	8001828 <__aeabi_dmul+0x1b8>
 800181e:	2380      	movs	r3, #128	; 0x80
 8001820:	025b      	lsls	r3, r3, #9
 8001822:	4699      	mov	r9, r3
 8001824:	444d      	add	r5, r9
 8001826:	9500      	str	r5, [sp, #0]
 8001828:	4663      	mov	r3, ip
 800182a:	0c1b      	lsrs	r3, r3, #16
 800182c:	001d      	movs	r5, r3
 800182e:	4663      	mov	r3, ip
 8001830:	041b      	lsls	r3, r3, #16
 8001832:	469c      	mov	ip, r3
 8001834:	4643      	mov	r3, r8
 8001836:	041b      	lsls	r3, r3, #16
 8001838:	0c1b      	lsrs	r3, r3, #16
 800183a:	4698      	mov	r8, r3
 800183c:	4663      	mov	r3, ip
 800183e:	4443      	add	r3, r8
 8001840:	9303      	str	r3, [sp, #12]
 8001842:	0c23      	lsrs	r3, r4, #16
 8001844:	4698      	mov	r8, r3
 8001846:	0033      	movs	r3, r6
 8001848:	0424      	lsls	r4, r4, #16
 800184a:	0c24      	lsrs	r4, r4, #16
 800184c:	4363      	muls	r3, r4
 800184e:	469c      	mov	ip, r3
 8001850:	0023      	movs	r3, r4
 8001852:	437b      	muls	r3, r7
 8001854:	4699      	mov	r9, r3
 8001856:	4643      	mov	r3, r8
 8001858:	435e      	muls	r6, r3
 800185a:	435f      	muls	r7, r3
 800185c:	444e      	add	r6, r9
 800185e:	4663      	mov	r3, ip
 8001860:	46b2      	mov	sl, r6
 8001862:	0c1e      	lsrs	r6, r3, #16
 8001864:	4456      	add	r6, sl
 8001866:	45b1      	cmp	r9, r6
 8001868:	d903      	bls.n	8001872 <__aeabi_dmul+0x202>
 800186a:	2380      	movs	r3, #128	; 0x80
 800186c:	025b      	lsls	r3, r3, #9
 800186e:	4699      	mov	r9, r3
 8001870:	444f      	add	r7, r9
 8001872:	0c33      	lsrs	r3, r6, #16
 8001874:	4699      	mov	r9, r3
 8001876:	003b      	movs	r3, r7
 8001878:	444b      	add	r3, r9
 800187a:	9305      	str	r3, [sp, #20]
 800187c:	4663      	mov	r3, ip
 800187e:	46ac      	mov	ip, r5
 8001880:	041f      	lsls	r7, r3, #16
 8001882:	0c3f      	lsrs	r7, r7, #16
 8001884:	0436      	lsls	r6, r6, #16
 8001886:	19f6      	adds	r6, r6, r7
 8001888:	44b4      	add	ip, r6
 800188a:	4663      	mov	r3, ip
 800188c:	9304      	str	r3, [sp, #16]
 800188e:	465b      	mov	r3, fp
 8001890:	0c1b      	lsrs	r3, r3, #16
 8001892:	469c      	mov	ip, r3
 8001894:	465b      	mov	r3, fp
 8001896:	041f      	lsls	r7, r3, #16
 8001898:	0c3f      	lsrs	r7, r7, #16
 800189a:	003b      	movs	r3, r7
 800189c:	4343      	muls	r3, r0
 800189e:	4699      	mov	r9, r3
 80018a0:	4663      	mov	r3, ip
 80018a2:	4343      	muls	r3, r0
 80018a4:	469a      	mov	sl, r3
 80018a6:	464b      	mov	r3, r9
 80018a8:	4660      	mov	r0, ip
 80018aa:	0c1b      	lsrs	r3, r3, #16
 80018ac:	469b      	mov	fp, r3
 80018ae:	4348      	muls	r0, r1
 80018b0:	4379      	muls	r1, r7
 80018b2:	4451      	add	r1, sl
 80018b4:	4459      	add	r1, fp
 80018b6:	458a      	cmp	sl, r1
 80018b8:	d903      	bls.n	80018c2 <__aeabi_dmul+0x252>
 80018ba:	2380      	movs	r3, #128	; 0x80
 80018bc:	025b      	lsls	r3, r3, #9
 80018be:	469a      	mov	sl, r3
 80018c0:	4450      	add	r0, sl
 80018c2:	0c0b      	lsrs	r3, r1, #16
 80018c4:	469a      	mov	sl, r3
 80018c6:	464b      	mov	r3, r9
 80018c8:	041b      	lsls	r3, r3, #16
 80018ca:	0c1b      	lsrs	r3, r3, #16
 80018cc:	4699      	mov	r9, r3
 80018ce:	003b      	movs	r3, r7
 80018d0:	4363      	muls	r3, r4
 80018d2:	0409      	lsls	r1, r1, #16
 80018d4:	4645      	mov	r5, r8
 80018d6:	4449      	add	r1, r9
 80018d8:	4699      	mov	r9, r3
 80018da:	4663      	mov	r3, ip
 80018dc:	435c      	muls	r4, r3
 80018de:	436b      	muls	r3, r5
 80018e0:	469c      	mov	ip, r3
 80018e2:	464b      	mov	r3, r9
 80018e4:	0c1b      	lsrs	r3, r3, #16
 80018e6:	4698      	mov	r8, r3
 80018e8:	436f      	muls	r7, r5
 80018ea:	193f      	adds	r7, r7, r4
 80018ec:	4447      	add	r7, r8
 80018ee:	4450      	add	r0, sl
 80018f0:	42bc      	cmp	r4, r7
 80018f2:	d903      	bls.n	80018fc <__aeabi_dmul+0x28c>
 80018f4:	2380      	movs	r3, #128	; 0x80
 80018f6:	025b      	lsls	r3, r3, #9
 80018f8:	4698      	mov	r8, r3
 80018fa:	44c4      	add	ip, r8
 80018fc:	9b04      	ldr	r3, [sp, #16]
 80018fe:	9d00      	ldr	r5, [sp, #0]
 8001900:	4698      	mov	r8, r3
 8001902:	4445      	add	r5, r8
 8001904:	42b5      	cmp	r5, r6
 8001906:	41b6      	sbcs	r6, r6
 8001908:	4273      	negs	r3, r6
 800190a:	4698      	mov	r8, r3
 800190c:	464b      	mov	r3, r9
 800190e:	041e      	lsls	r6, r3, #16
 8001910:	9b05      	ldr	r3, [sp, #20]
 8001912:	043c      	lsls	r4, r7, #16
 8001914:	4699      	mov	r9, r3
 8001916:	0c36      	lsrs	r6, r6, #16
 8001918:	19a4      	adds	r4, r4, r6
 800191a:	444c      	add	r4, r9
 800191c:	46a1      	mov	r9, r4
 800191e:	4683      	mov	fp, r0
 8001920:	186e      	adds	r6, r5, r1
 8001922:	44c1      	add	r9, r8
 8001924:	428e      	cmp	r6, r1
 8001926:	4189      	sbcs	r1, r1
 8001928:	44cb      	add	fp, r9
 800192a:	465d      	mov	r5, fp
 800192c:	4249      	negs	r1, r1
 800192e:	186d      	adds	r5, r5, r1
 8001930:	429c      	cmp	r4, r3
 8001932:	41a4      	sbcs	r4, r4
 8001934:	45c1      	cmp	r9, r8
 8001936:	419b      	sbcs	r3, r3
 8001938:	4583      	cmp	fp, r0
 800193a:	4180      	sbcs	r0, r0
 800193c:	428d      	cmp	r5, r1
 800193e:	4189      	sbcs	r1, r1
 8001940:	425b      	negs	r3, r3
 8001942:	4264      	negs	r4, r4
 8001944:	431c      	orrs	r4, r3
 8001946:	4240      	negs	r0, r0
 8001948:	9b03      	ldr	r3, [sp, #12]
 800194a:	4249      	negs	r1, r1
 800194c:	4301      	orrs	r1, r0
 800194e:	0270      	lsls	r0, r6, #9
 8001950:	0c3f      	lsrs	r7, r7, #16
 8001952:	4318      	orrs	r0, r3
 8001954:	19e4      	adds	r4, r4, r7
 8001956:	1e47      	subs	r7, r0, #1
 8001958:	41b8      	sbcs	r0, r7
 800195a:	1864      	adds	r4, r4, r1
 800195c:	4464      	add	r4, ip
 800195e:	0df6      	lsrs	r6, r6, #23
 8001960:	0261      	lsls	r1, r4, #9
 8001962:	4330      	orrs	r0, r6
 8001964:	0dec      	lsrs	r4, r5, #23
 8001966:	026e      	lsls	r6, r5, #9
 8001968:	430c      	orrs	r4, r1
 800196a:	4330      	orrs	r0, r6
 800196c:	01c9      	lsls	r1, r1, #7
 800196e:	d400      	bmi.n	8001972 <__aeabi_dmul+0x302>
 8001970:	e0f1      	b.n	8001b56 <__aeabi_dmul+0x4e6>
 8001972:	2101      	movs	r1, #1
 8001974:	0843      	lsrs	r3, r0, #1
 8001976:	4001      	ands	r1, r0
 8001978:	430b      	orrs	r3, r1
 800197a:	07e0      	lsls	r0, r4, #31
 800197c:	4318      	orrs	r0, r3
 800197e:	0864      	lsrs	r4, r4, #1
 8001980:	4915      	ldr	r1, [pc, #84]	; (80019d8 <__aeabi_dmul+0x368>)
 8001982:	9b02      	ldr	r3, [sp, #8]
 8001984:	468c      	mov	ip, r1
 8001986:	4463      	add	r3, ip
 8001988:	2b00      	cmp	r3, #0
 800198a:	dc00      	bgt.n	800198e <__aeabi_dmul+0x31e>
 800198c:	e097      	b.n	8001abe <__aeabi_dmul+0x44e>
 800198e:	0741      	lsls	r1, r0, #29
 8001990:	d009      	beq.n	80019a6 <__aeabi_dmul+0x336>
 8001992:	210f      	movs	r1, #15
 8001994:	4001      	ands	r1, r0
 8001996:	2904      	cmp	r1, #4
 8001998:	d005      	beq.n	80019a6 <__aeabi_dmul+0x336>
 800199a:	1d01      	adds	r1, r0, #4
 800199c:	4281      	cmp	r1, r0
 800199e:	4180      	sbcs	r0, r0
 80019a0:	4240      	negs	r0, r0
 80019a2:	1824      	adds	r4, r4, r0
 80019a4:	0008      	movs	r0, r1
 80019a6:	01e1      	lsls	r1, r4, #7
 80019a8:	d506      	bpl.n	80019b8 <__aeabi_dmul+0x348>
 80019aa:	2180      	movs	r1, #128	; 0x80
 80019ac:	00c9      	lsls	r1, r1, #3
 80019ae:	468c      	mov	ip, r1
 80019b0:	4b0a      	ldr	r3, [pc, #40]	; (80019dc <__aeabi_dmul+0x36c>)
 80019b2:	401c      	ands	r4, r3
 80019b4:	9b02      	ldr	r3, [sp, #8]
 80019b6:	4463      	add	r3, ip
 80019b8:	4909      	ldr	r1, [pc, #36]	; (80019e0 <__aeabi_dmul+0x370>)
 80019ba:	428b      	cmp	r3, r1
 80019bc:	dd00      	ble.n	80019c0 <__aeabi_dmul+0x350>
 80019be:	e710      	b.n	80017e2 <__aeabi_dmul+0x172>
 80019c0:	0761      	lsls	r1, r4, #29
 80019c2:	08c5      	lsrs	r5, r0, #3
 80019c4:	0264      	lsls	r4, r4, #9
 80019c6:	055b      	lsls	r3, r3, #21
 80019c8:	430d      	orrs	r5, r1
 80019ca:	0b24      	lsrs	r4, r4, #12
 80019cc:	0d5b      	lsrs	r3, r3, #21
 80019ce:	e6c1      	b.n	8001754 <__aeabi_dmul+0xe4>
 80019d0:	000007ff 	.word	0x000007ff
 80019d4:	fffffc01 	.word	0xfffffc01
 80019d8:	000003ff 	.word	0x000003ff
 80019dc:	feffffff 	.word	0xfeffffff
 80019e0:	000007fe 	.word	0x000007fe
 80019e4:	464b      	mov	r3, r9
 80019e6:	4323      	orrs	r3, r4
 80019e8:	d059      	beq.n	8001a9e <__aeabi_dmul+0x42e>
 80019ea:	2c00      	cmp	r4, #0
 80019ec:	d100      	bne.n	80019f0 <__aeabi_dmul+0x380>
 80019ee:	e0a3      	b.n	8001b38 <__aeabi_dmul+0x4c8>
 80019f0:	0020      	movs	r0, r4
 80019f2:	f000 fdb1 	bl	8002558 <__clzsi2>
 80019f6:	0001      	movs	r1, r0
 80019f8:	0003      	movs	r3, r0
 80019fa:	390b      	subs	r1, #11
 80019fc:	221d      	movs	r2, #29
 80019fe:	1a52      	subs	r2, r2, r1
 8001a00:	4649      	mov	r1, r9
 8001a02:	0018      	movs	r0, r3
 8001a04:	40d1      	lsrs	r1, r2
 8001a06:	464a      	mov	r2, r9
 8001a08:	3808      	subs	r0, #8
 8001a0a:	4082      	lsls	r2, r0
 8001a0c:	4084      	lsls	r4, r0
 8001a0e:	0010      	movs	r0, r2
 8001a10:	430c      	orrs	r4, r1
 8001a12:	4a74      	ldr	r2, [pc, #464]	; (8001be4 <__aeabi_dmul+0x574>)
 8001a14:	1aeb      	subs	r3, r5, r3
 8001a16:	4694      	mov	ip, r2
 8001a18:	4642      	mov	r2, r8
 8001a1a:	4463      	add	r3, ip
 8001a1c:	9301      	str	r3, [sp, #4]
 8001a1e:	9b01      	ldr	r3, [sp, #4]
 8001a20:	407a      	eors	r2, r7
 8001a22:	3301      	adds	r3, #1
 8001a24:	2100      	movs	r1, #0
 8001a26:	b2d2      	uxtb	r2, r2
 8001a28:	9302      	str	r3, [sp, #8]
 8001a2a:	2e0a      	cmp	r6, #10
 8001a2c:	dd00      	ble.n	8001a30 <__aeabi_dmul+0x3c0>
 8001a2e:	e667      	b.n	8001700 <__aeabi_dmul+0x90>
 8001a30:	e683      	b.n	800173a <__aeabi_dmul+0xca>
 8001a32:	465b      	mov	r3, fp
 8001a34:	4303      	orrs	r3, r0
 8001a36:	469a      	mov	sl, r3
 8001a38:	d02a      	beq.n	8001a90 <__aeabi_dmul+0x420>
 8001a3a:	465b      	mov	r3, fp
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d06d      	beq.n	8001b1c <__aeabi_dmul+0x4ac>
 8001a40:	4658      	mov	r0, fp
 8001a42:	f000 fd89 	bl	8002558 <__clzsi2>
 8001a46:	0001      	movs	r1, r0
 8001a48:	0003      	movs	r3, r0
 8001a4a:	390b      	subs	r1, #11
 8001a4c:	221d      	movs	r2, #29
 8001a4e:	1a52      	subs	r2, r2, r1
 8001a50:	0021      	movs	r1, r4
 8001a52:	0018      	movs	r0, r3
 8001a54:	465d      	mov	r5, fp
 8001a56:	40d1      	lsrs	r1, r2
 8001a58:	3808      	subs	r0, #8
 8001a5a:	4085      	lsls	r5, r0
 8001a5c:	000a      	movs	r2, r1
 8001a5e:	4084      	lsls	r4, r0
 8001a60:	432a      	orrs	r2, r5
 8001a62:	4693      	mov	fp, r2
 8001a64:	46a2      	mov	sl, r4
 8001a66:	4d5f      	ldr	r5, [pc, #380]	; (8001be4 <__aeabi_dmul+0x574>)
 8001a68:	2600      	movs	r6, #0
 8001a6a:	1aed      	subs	r5, r5, r3
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	e625      	b.n	80016be <__aeabi_dmul+0x4e>
 8001a72:	465b      	mov	r3, fp
 8001a74:	4303      	orrs	r3, r0
 8001a76:	469a      	mov	sl, r3
 8001a78:	d105      	bne.n	8001a86 <__aeabi_dmul+0x416>
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	469b      	mov	fp, r3
 8001a7e:	3302      	adds	r3, #2
 8001a80:	2608      	movs	r6, #8
 8001a82:	9300      	str	r3, [sp, #0]
 8001a84:	e61b      	b.n	80016be <__aeabi_dmul+0x4e>
 8001a86:	2303      	movs	r3, #3
 8001a88:	4682      	mov	sl, r0
 8001a8a:	260c      	movs	r6, #12
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	e616      	b.n	80016be <__aeabi_dmul+0x4e>
 8001a90:	2300      	movs	r3, #0
 8001a92:	469b      	mov	fp, r3
 8001a94:	3301      	adds	r3, #1
 8001a96:	2604      	movs	r6, #4
 8001a98:	2500      	movs	r5, #0
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	e60f      	b.n	80016be <__aeabi_dmul+0x4e>
 8001a9e:	4642      	mov	r2, r8
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	9501      	str	r5, [sp, #4]
 8001aa4:	431e      	orrs	r6, r3
 8001aa6:	9b01      	ldr	r3, [sp, #4]
 8001aa8:	407a      	eors	r2, r7
 8001aaa:	3301      	adds	r3, #1
 8001aac:	2400      	movs	r4, #0
 8001aae:	2000      	movs	r0, #0
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	b2d2      	uxtb	r2, r2
 8001ab4:	9302      	str	r3, [sp, #8]
 8001ab6:	2e0a      	cmp	r6, #10
 8001ab8:	dd00      	ble.n	8001abc <__aeabi_dmul+0x44c>
 8001aba:	e621      	b.n	8001700 <__aeabi_dmul+0x90>
 8001abc:	e63d      	b.n	800173a <__aeabi_dmul+0xca>
 8001abe:	2101      	movs	r1, #1
 8001ac0:	1ac9      	subs	r1, r1, r3
 8001ac2:	2938      	cmp	r1, #56	; 0x38
 8001ac4:	dd00      	ble.n	8001ac8 <__aeabi_dmul+0x458>
 8001ac6:	e642      	b.n	800174e <__aeabi_dmul+0xde>
 8001ac8:	291f      	cmp	r1, #31
 8001aca:	dd47      	ble.n	8001b5c <__aeabi_dmul+0x4ec>
 8001acc:	261f      	movs	r6, #31
 8001ace:	0025      	movs	r5, r4
 8001ad0:	4276      	negs	r6, r6
 8001ad2:	1af3      	subs	r3, r6, r3
 8001ad4:	40dd      	lsrs	r5, r3
 8001ad6:	002b      	movs	r3, r5
 8001ad8:	2920      	cmp	r1, #32
 8001ada:	d005      	beq.n	8001ae8 <__aeabi_dmul+0x478>
 8001adc:	4942      	ldr	r1, [pc, #264]	; (8001be8 <__aeabi_dmul+0x578>)
 8001ade:	9d02      	ldr	r5, [sp, #8]
 8001ae0:	468c      	mov	ip, r1
 8001ae2:	4465      	add	r5, ip
 8001ae4:	40ac      	lsls	r4, r5
 8001ae6:	4320      	orrs	r0, r4
 8001ae8:	1e41      	subs	r1, r0, #1
 8001aea:	4188      	sbcs	r0, r1
 8001aec:	4318      	orrs	r0, r3
 8001aee:	2307      	movs	r3, #7
 8001af0:	001d      	movs	r5, r3
 8001af2:	2400      	movs	r4, #0
 8001af4:	4005      	ands	r5, r0
 8001af6:	4203      	tst	r3, r0
 8001af8:	d04a      	beq.n	8001b90 <__aeabi_dmul+0x520>
 8001afa:	230f      	movs	r3, #15
 8001afc:	2400      	movs	r4, #0
 8001afe:	4003      	ands	r3, r0
 8001b00:	2b04      	cmp	r3, #4
 8001b02:	d042      	beq.n	8001b8a <__aeabi_dmul+0x51a>
 8001b04:	1d03      	adds	r3, r0, #4
 8001b06:	4283      	cmp	r3, r0
 8001b08:	4180      	sbcs	r0, r0
 8001b0a:	4240      	negs	r0, r0
 8001b0c:	1824      	adds	r4, r4, r0
 8001b0e:	0018      	movs	r0, r3
 8001b10:	0223      	lsls	r3, r4, #8
 8001b12:	d53a      	bpl.n	8001b8a <__aeabi_dmul+0x51a>
 8001b14:	2301      	movs	r3, #1
 8001b16:	2400      	movs	r4, #0
 8001b18:	2500      	movs	r5, #0
 8001b1a:	e61b      	b.n	8001754 <__aeabi_dmul+0xe4>
 8001b1c:	f000 fd1c 	bl	8002558 <__clzsi2>
 8001b20:	0001      	movs	r1, r0
 8001b22:	0003      	movs	r3, r0
 8001b24:	3115      	adds	r1, #21
 8001b26:	3320      	adds	r3, #32
 8001b28:	291c      	cmp	r1, #28
 8001b2a:	dd8f      	ble.n	8001a4c <__aeabi_dmul+0x3dc>
 8001b2c:	3808      	subs	r0, #8
 8001b2e:	2200      	movs	r2, #0
 8001b30:	4084      	lsls	r4, r0
 8001b32:	4692      	mov	sl, r2
 8001b34:	46a3      	mov	fp, r4
 8001b36:	e796      	b.n	8001a66 <__aeabi_dmul+0x3f6>
 8001b38:	f000 fd0e 	bl	8002558 <__clzsi2>
 8001b3c:	0001      	movs	r1, r0
 8001b3e:	0003      	movs	r3, r0
 8001b40:	3115      	adds	r1, #21
 8001b42:	3320      	adds	r3, #32
 8001b44:	291c      	cmp	r1, #28
 8001b46:	dc00      	bgt.n	8001b4a <__aeabi_dmul+0x4da>
 8001b48:	e758      	b.n	80019fc <__aeabi_dmul+0x38c>
 8001b4a:	0002      	movs	r2, r0
 8001b4c:	464c      	mov	r4, r9
 8001b4e:	3a08      	subs	r2, #8
 8001b50:	2000      	movs	r0, #0
 8001b52:	4094      	lsls	r4, r2
 8001b54:	e75d      	b.n	8001a12 <__aeabi_dmul+0x3a2>
 8001b56:	9b01      	ldr	r3, [sp, #4]
 8001b58:	9302      	str	r3, [sp, #8]
 8001b5a:	e711      	b.n	8001980 <__aeabi_dmul+0x310>
 8001b5c:	4b23      	ldr	r3, [pc, #140]	; (8001bec <__aeabi_dmul+0x57c>)
 8001b5e:	0026      	movs	r6, r4
 8001b60:	469c      	mov	ip, r3
 8001b62:	0003      	movs	r3, r0
 8001b64:	9d02      	ldr	r5, [sp, #8]
 8001b66:	40cb      	lsrs	r3, r1
 8001b68:	4465      	add	r5, ip
 8001b6a:	40ae      	lsls	r6, r5
 8001b6c:	431e      	orrs	r6, r3
 8001b6e:	0003      	movs	r3, r0
 8001b70:	40ab      	lsls	r3, r5
 8001b72:	1e58      	subs	r0, r3, #1
 8001b74:	4183      	sbcs	r3, r0
 8001b76:	0030      	movs	r0, r6
 8001b78:	4318      	orrs	r0, r3
 8001b7a:	40cc      	lsrs	r4, r1
 8001b7c:	0743      	lsls	r3, r0, #29
 8001b7e:	d0c7      	beq.n	8001b10 <__aeabi_dmul+0x4a0>
 8001b80:	230f      	movs	r3, #15
 8001b82:	4003      	ands	r3, r0
 8001b84:	2b04      	cmp	r3, #4
 8001b86:	d1bd      	bne.n	8001b04 <__aeabi_dmul+0x494>
 8001b88:	e7c2      	b.n	8001b10 <__aeabi_dmul+0x4a0>
 8001b8a:	0765      	lsls	r5, r4, #29
 8001b8c:	0264      	lsls	r4, r4, #9
 8001b8e:	0b24      	lsrs	r4, r4, #12
 8001b90:	08c0      	lsrs	r0, r0, #3
 8001b92:	2300      	movs	r3, #0
 8001b94:	4305      	orrs	r5, r0
 8001b96:	e5dd      	b.n	8001754 <__aeabi_dmul+0xe4>
 8001b98:	2500      	movs	r5, #0
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	2e0f      	cmp	r6, #15
 8001b9e:	d10c      	bne.n	8001bba <__aeabi_dmul+0x54a>
 8001ba0:	2480      	movs	r4, #128	; 0x80
 8001ba2:	465b      	mov	r3, fp
 8001ba4:	0324      	lsls	r4, r4, #12
 8001ba6:	4223      	tst	r3, r4
 8001ba8:	d00e      	beq.n	8001bc8 <__aeabi_dmul+0x558>
 8001baa:	4221      	tst	r1, r4
 8001bac:	d10c      	bne.n	8001bc8 <__aeabi_dmul+0x558>
 8001bae:	430c      	orrs	r4, r1
 8001bb0:	0324      	lsls	r4, r4, #12
 8001bb2:	003a      	movs	r2, r7
 8001bb4:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <__aeabi_dmul+0x580>)
 8001bb6:	0b24      	lsrs	r4, r4, #12
 8001bb8:	e5cc      	b.n	8001754 <__aeabi_dmul+0xe4>
 8001bba:	2e0b      	cmp	r6, #11
 8001bbc:	d000      	beq.n	8001bc0 <__aeabi_dmul+0x550>
 8001bbe:	e5a2      	b.n	8001706 <__aeabi_dmul+0x96>
 8001bc0:	468b      	mov	fp, r1
 8001bc2:	46aa      	mov	sl, r5
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	e5f7      	b.n	80017b8 <__aeabi_dmul+0x148>
 8001bc8:	2480      	movs	r4, #128	; 0x80
 8001bca:	465b      	mov	r3, fp
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	431c      	orrs	r4, r3
 8001bd0:	0324      	lsls	r4, r4, #12
 8001bd2:	4642      	mov	r2, r8
 8001bd4:	4655      	mov	r5, sl
 8001bd6:	4b06      	ldr	r3, [pc, #24]	; (8001bf0 <__aeabi_dmul+0x580>)
 8001bd8:	0b24      	lsrs	r4, r4, #12
 8001bda:	e5bb      	b.n	8001754 <__aeabi_dmul+0xe4>
 8001bdc:	464d      	mov	r5, r9
 8001bde:	0021      	movs	r1, r4
 8001be0:	2303      	movs	r3, #3
 8001be2:	e7db      	b.n	8001b9c <__aeabi_dmul+0x52c>
 8001be4:	fffffc0d 	.word	0xfffffc0d
 8001be8:	0000043e 	.word	0x0000043e
 8001bec:	0000041e 	.word	0x0000041e
 8001bf0:	000007ff 	.word	0x000007ff

08001bf4 <__aeabi_dsub>:
 8001bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf6:	4657      	mov	r7, sl
 8001bf8:	464e      	mov	r6, r9
 8001bfa:	4645      	mov	r5, r8
 8001bfc:	46de      	mov	lr, fp
 8001bfe:	b5e0      	push	{r5, r6, r7, lr}
 8001c00:	000d      	movs	r5, r1
 8001c02:	0004      	movs	r4, r0
 8001c04:	0019      	movs	r1, r3
 8001c06:	0010      	movs	r0, r2
 8001c08:	032b      	lsls	r3, r5, #12
 8001c0a:	0a5b      	lsrs	r3, r3, #9
 8001c0c:	0f62      	lsrs	r2, r4, #29
 8001c0e:	431a      	orrs	r2, r3
 8001c10:	00e3      	lsls	r3, r4, #3
 8001c12:	030c      	lsls	r4, r1, #12
 8001c14:	0a64      	lsrs	r4, r4, #9
 8001c16:	0f47      	lsrs	r7, r0, #29
 8001c18:	4327      	orrs	r7, r4
 8001c1a:	4cd0      	ldr	r4, [pc, #832]	; (8001f5c <__aeabi_dsub+0x368>)
 8001c1c:	006e      	lsls	r6, r5, #1
 8001c1e:	4691      	mov	r9, r2
 8001c20:	b083      	sub	sp, #12
 8001c22:	004a      	lsls	r2, r1, #1
 8001c24:	00c0      	lsls	r0, r0, #3
 8001c26:	4698      	mov	r8, r3
 8001c28:	46a2      	mov	sl, r4
 8001c2a:	0d76      	lsrs	r6, r6, #21
 8001c2c:	0fed      	lsrs	r5, r5, #31
 8001c2e:	0d52      	lsrs	r2, r2, #21
 8001c30:	0fc9      	lsrs	r1, r1, #31
 8001c32:	9001      	str	r0, [sp, #4]
 8001c34:	42a2      	cmp	r2, r4
 8001c36:	d100      	bne.n	8001c3a <__aeabi_dsub+0x46>
 8001c38:	e0b9      	b.n	8001dae <__aeabi_dsub+0x1ba>
 8001c3a:	2401      	movs	r4, #1
 8001c3c:	4061      	eors	r1, r4
 8001c3e:	468b      	mov	fp, r1
 8001c40:	428d      	cmp	r5, r1
 8001c42:	d100      	bne.n	8001c46 <__aeabi_dsub+0x52>
 8001c44:	e08d      	b.n	8001d62 <__aeabi_dsub+0x16e>
 8001c46:	1ab4      	subs	r4, r6, r2
 8001c48:	46a4      	mov	ip, r4
 8001c4a:	2c00      	cmp	r4, #0
 8001c4c:	dc00      	bgt.n	8001c50 <__aeabi_dsub+0x5c>
 8001c4e:	e0b7      	b.n	8001dc0 <__aeabi_dsub+0x1cc>
 8001c50:	2a00      	cmp	r2, #0
 8001c52:	d100      	bne.n	8001c56 <__aeabi_dsub+0x62>
 8001c54:	e0cb      	b.n	8001dee <__aeabi_dsub+0x1fa>
 8001c56:	4ac1      	ldr	r2, [pc, #772]	; (8001f5c <__aeabi_dsub+0x368>)
 8001c58:	4296      	cmp	r6, r2
 8001c5a:	d100      	bne.n	8001c5e <__aeabi_dsub+0x6a>
 8001c5c:	e186      	b.n	8001f6c <__aeabi_dsub+0x378>
 8001c5e:	2280      	movs	r2, #128	; 0x80
 8001c60:	0412      	lsls	r2, r2, #16
 8001c62:	4317      	orrs	r7, r2
 8001c64:	4662      	mov	r2, ip
 8001c66:	2a38      	cmp	r2, #56	; 0x38
 8001c68:	dd00      	ble.n	8001c6c <__aeabi_dsub+0x78>
 8001c6a:	e1a4      	b.n	8001fb6 <__aeabi_dsub+0x3c2>
 8001c6c:	2a1f      	cmp	r2, #31
 8001c6e:	dd00      	ble.n	8001c72 <__aeabi_dsub+0x7e>
 8001c70:	e21d      	b.n	80020ae <__aeabi_dsub+0x4ba>
 8001c72:	4661      	mov	r1, ip
 8001c74:	2220      	movs	r2, #32
 8001c76:	003c      	movs	r4, r7
 8001c78:	1a52      	subs	r2, r2, r1
 8001c7a:	0001      	movs	r1, r0
 8001c7c:	4090      	lsls	r0, r2
 8001c7e:	4094      	lsls	r4, r2
 8001c80:	1e42      	subs	r2, r0, #1
 8001c82:	4190      	sbcs	r0, r2
 8001c84:	4662      	mov	r2, ip
 8001c86:	46a0      	mov	r8, r4
 8001c88:	4664      	mov	r4, ip
 8001c8a:	40d7      	lsrs	r7, r2
 8001c8c:	464a      	mov	r2, r9
 8001c8e:	40e1      	lsrs	r1, r4
 8001c90:	4644      	mov	r4, r8
 8001c92:	1bd2      	subs	r2, r2, r7
 8001c94:	4691      	mov	r9, r2
 8001c96:	430c      	orrs	r4, r1
 8001c98:	4304      	orrs	r4, r0
 8001c9a:	1b1c      	subs	r4, r3, r4
 8001c9c:	42a3      	cmp	r3, r4
 8001c9e:	4192      	sbcs	r2, r2
 8001ca0:	464b      	mov	r3, r9
 8001ca2:	4252      	negs	r2, r2
 8001ca4:	1a9b      	subs	r3, r3, r2
 8001ca6:	469a      	mov	sl, r3
 8001ca8:	4653      	mov	r3, sl
 8001caa:	021b      	lsls	r3, r3, #8
 8001cac:	d400      	bmi.n	8001cb0 <__aeabi_dsub+0xbc>
 8001cae:	e12b      	b.n	8001f08 <__aeabi_dsub+0x314>
 8001cb0:	4653      	mov	r3, sl
 8001cb2:	025a      	lsls	r2, r3, #9
 8001cb4:	0a53      	lsrs	r3, r2, #9
 8001cb6:	469a      	mov	sl, r3
 8001cb8:	4653      	mov	r3, sl
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d100      	bne.n	8001cc0 <__aeabi_dsub+0xcc>
 8001cbe:	e166      	b.n	8001f8e <__aeabi_dsub+0x39a>
 8001cc0:	4650      	mov	r0, sl
 8001cc2:	f000 fc49 	bl	8002558 <__clzsi2>
 8001cc6:	0003      	movs	r3, r0
 8001cc8:	3b08      	subs	r3, #8
 8001cca:	2220      	movs	r2, #32
 8001ccc:	0020      	movs	r0, r4
 8001cce:	1ad2      	subs	r2, r2, r3
 8001cd0:	4651      	mov	r1, sl
 8001cd2:	40d0      	lsrs	r0, r2
 8001cd4:	4099      	lsls	r1, r3
 8001cd6:	0002      	movs	r2, r0
 8001cd8:	409c      	lsls	r4, r3
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	429e      	cmp	r6, r3
 8001cde:	dd00      	ble.n	8001ce2 <__aeabi_dsub+0xee>
 8001ce0:	e164      	b.n	8001fac <__aeabi_dsub+0x3b8>
 8001ce2:	1b9b      	subs	r3, r3, r6
 8001ce4:	1c59      	adds	r1, r3, #1
 8001ce6:	291f      	cmp	r1, #31
 8001ce8:	dd00      	ble.n	8001cec <__aeabi_dsub+0xf8>
 8001cea:	e0fe      	b.n	8001eea <__aeabi_dsub+0x2f6>
 8001cec:	2320      	movs	r3, #32
 8001cee:	0010      	movs	r0, r2
 8001cf0:	0026      	movs	r6, r4
 8001cf2:	1a5b      	subs	r3, r3, r1
 8001cf4:	409c      	lsls	r4, r3
 8001cf6:	4098      	lsls	r0, r3
 8001cf8:	40ce      	lsrs	r6, r1
 8001cfa:	40ca      	lsrs	r2, r1
 8001cfc:	1e63      	subs	r3, r4, #1
 8001cfe:	419c      	sbcs	r4, r3
 8001d00:	4330      	orrs	r0, r6
 8001d02:	4692      	mov	sl, r2
 8001d04:	2600      	movs	r6, #0
 8001d06:	4304      	orrs	r4, r0
 8001d08:	0763      	lsls	r3, r4, #29
 8001d0a:	d009      	beq.n	8001d20 <__aeabi_dsub+0x12c>
 8001d0c:	230f      	movs	r3, #15
 8001d0e:	4023      	ands	r3, r4
 8001d10:	2b04      	cmp	r3, #4
 8001d12:	d005      	beq.n	8001d20 <__aeabi_dsub+0x12c>
 8001d14:	1d23      	adds	r3, r4, #4
 8001d16:	42a3      	cmp	r3, r4
 8001d18:	41a4      	sbcs	r4, r4
 8001d1a:	4264      	negs	r4, r4
 8001d1c:	44a2      	add	sl, r4
 8001d1e:	001c      	movs	r4, r3
 8001d20:	4653      	mov	r3, sl
 8001d22:	021b      	lsls	r3, r3, #8
 8001d24:	d400      	bmi.n	8001d28 <__aeabi_dsub+0x134>
 8001d26:	e0f2      	b.n	8001f0e <__aeabi_dsub+0x31a>
 8001d28:	4b8c      	ldr	r3, [pc, #560]	; (8001f5c <__aeabi_dsub+0x368>)
 8001d2a:	3601      	adds	r6, #1
 8001d2c:	429e      	cmp	r6, r3
 8001d2e:	d100      	bne.n	8001d32 <__aeabi_dsub+0x13e>
 8001d30:	e10f      	b.n	8001f52 <__aeabi_dsub+0x35e>
 8001d32:	4653      	mov	r3, sl
 8001d34:	498a      	ldr	r1, [pc, #552]	; (8001f60 <__aeabi_dsub+0x36c>)
 8001d36:	08e4      	lsrs	r4, r4, #3
 8001d38:	400b      	ands	r3, r1
 8001d3a:	0019      	movs	r1, r3
 8001d3c:	075b      	lsls	r3, r3, #29
 8001d3e:	4323      	orrs	r3, r4
 8001d40:	0572      	lsls	r2, r6, #21
 8001d42:	024c      	lsls	r4, r1, #9
 8001d44:	0b24      	lsrs	r4, r4, #12
 8001d46:	0d52      	lsrs	r2, r2, #21
 8001d48:	0512      	lsls	r2, r2, #20
 8001d4a:	4322      	orrs	r2, r4
 8001d4c:	07ed      	lsls	r5, r5, #31
 8001d4e:	432a      	orrs	r2, r5
 8001d50:	0018      	movs	r0, r3
 8001d52:	0011      	movs	r1, r2
 8001d54:	b003      	add	sp, #12
 8001d56:	bcf0      	pop	{r4, r5, r6, r7}
 8001d58:	46bb      	mov	fp, r7
 8001d5a:	46b2      	mov	sl, r6
 8001d5c:	46a9      	mov	r9, r5
 8001d5e:	46a0      	mov	r8, r4
 8001d60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d62:	1ab4      	subs	r4, r6, r2
 8001d64:	46a4      	mov	ip, r4
 8001d66:	2c00      	cmp	r4, #0
 8001d68:	dd59      	ble.n	8001e1e <__aeabi_dsub+0x22a>
 8001d6a:	2a00      	cmp	r2, #0
 8001d6c:	d100      	bne.n	8001d70 <__aeabi_dsub+0x17c>
 8001d6e:	e0b0      	b.n	8001ed2 <__aeabi_dsub+0x2de>
 8001d70:	4556      	cmp	r6, sl
 8001d72:	d100      	bne.n	8001d76 <__aeabi_dsub+0x182>
 8001d74:	e0fa      	b.n	8001f6c <__aeabi_dsub+0x378>
 8001d76:	2280      	movs	r2, #128	; 0x80
 8001d78:	0412      	lsls	r2, r2, #16
 8001d7a:	4317      	orrs	r7, r2
 8001d7c:	4662      	mov	r2, ip
 8001d7e:	2a38      	cmp	r2, #56	; 0x38
 8001d80:	dd00      	ble.n	8001d84 <__aeabi_dsub+0x190>
 8001d82:	e0d4      	b.n	8001f2e <__aeabi_dsub+0x33a>
 8001d84:	2a1f      	cmp	r2, #31
 8001d86:	dc00      	bgt.n	8001d8a <__aeabi_dsub+0x196>
 8001d88:	e1c0      	b.n	800210c <__aeabi_dsub+0x518>
 8001d8a:	0039      	movs	r1, r7
 8001d8c:	3a20      	subs	r2, #32
 8001d8e:	40d1      	lsrs	r1, r2
 8001d90:	4662      	mov	r2, ip
 8001d92:	2a20      	cmp	r2, #32
 8001d94:	d006      	beq.n	8001da4 <__aeabi_dsub+0x1b0>
 8001d96:	4664      	mov	r4, ip
 8001d98:	2240      	movs	r2, #64	; 0x40
 8001d9a:	1b12      	subs	r2, r2, r4
 8001d9c:	003c      	movs	r4, r7
 8001d9e:	4094      	lsls	r4, r2
 8001da0:	4304      	orrs	r4, r0
 8001da2:	9401      	str	r4, [sp, #4]
 8001da4:	9c01      	ldr	r4, [sp, #4]
 8001da6:	1e62      	subs	r2, r4, #1
 8001da8:	4194      	sbcs	r4, r2
 8001daa:	430c      	orrs	r4, r1
 8001dac:	e0c3      	b.n	8001f36 <__aeabi_dsub+0x342>
 8001dae:	003c      	movs	r4, r7
 8001db0:	4304      	orrs	r4, r0
 8001db2:	d02b      	beq.n	8001e0c <__aeabi_dsub+0x218>
 8001db4:	468b      	mov	fp, r1
 8001db6:	428d      	cmp	r5, r1
 8001db8:	d02e      	beq.n	8001e18 <__aeabi_dsub+0x224>
 8001dba:	4c6a      	ldr	r4, [pc, #424]	; (8001f64 <__aeabi_dsub+0x370>)
 8001dbc:	46a4      	mov	ip, r4
 8001dbe:	44b4      	add	ip, r6
 8001dc0:	4664      	mov	r4, ip
 8001dc2:	2c00      	cmp	r4, #0
 8001dc4:	d05f      	beq.n	8001e86 <__aeabi_dsub+0x292>
 8001dc6:	1b94      	subs	r4, r2, r6
 8001dc8:	46a4      	mov	ip, r4
 8001dca:	2e00      	cmp	r6, #0
 8001dcc:	d000      	beq.n	8001dd0 <__aeabi_dsub+0x1dc>
 8001dce:	e120      	b.n	8002012 <__aeabi_dsub+0x41e>
 8001dd0:	464c      	mov	r4, r9
 8001dd2:	431c      	orrs	r4, r3
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_dsub+0x1e4>
 8001dd6:	e1c7      	b.n	8002168 <__aeabi_dsub+0x574>
 8001dd8:	4661      	mov	r1, ip
 8001dda:	1e4c      	subs	r4, r1, #1
 8001ddc:	2901      	cmp	r1, #1
 8001dde:	d100      	bne.n	8001de2 <__aeabi_dsub+0x1ee>
 8001de0:	e223      	b.n	800222a <__aeabi_dsub+0x636>
 8001de2:	4d5e      	ldr	r5, [pc, #376]	; (8001f5c <__aeabi_dsub+0x368>)
 8001de4:	45ac      	cmp	ip, r5
 8001de6:	d100      	bne.n	8001dea <__aeabi_dsub+0x1f6>
 8001de8:	e1d8      	b.n	800219c <__aeabi_dsub+0x5a8>
 8001dea:	46a4      	mov	ip, r4
 8001dec:	e11a      	b.n	8002024 <__aeabi_dsub+0x430>
 8001dee:	003a      	movs	r2, r7
 8001df0:	4302      	orrs	r2, r0
 8001df2:	d100      	bne.n	8001df6 <__aeabi_dsub+0x202>
 8001df4:	e0e4      	b.n	8001fc0 <__aeabi_dsub+0x3cc>
 8001df6:	0022      	movs	r2, r4
 8001df8:	3a01      	subs	r2, #1
 8001dfa:	2c01      	cmp	r4, #1
 8001dfc:	d100      	bne.n	8001e00 <__aeabi_dsub+0x20c>
 8001dfe:	e1c3      	b.n	8002188 <__aeabi_dsub+0x594>
 8001e00:	4956      	ldr	r1, [pc, #344]	; (8001f5c <__aeabi_dsub+0x368>)
 8001e02:	428c      	cmp	r4, r1
 8001e04:	d100      	bne.n	8001e08 <__aeabi_dsub+0x214>
 8001e06:	e0b1      	b.n	8001f6c <__aeabi_dsub+0x378>
 8001e08:	4694      	mov	ip, r2
 8001e0a:	e72b      	b.n	8001c64 <__aeabi_dsub+0x70>
 8001e0c:	2401      	movs	r4, #1
 8001e0e:	4061      	eors	r1, r4
 8001e10:	468b      	mov	fp, r1
 8001e12:	428d      	cmp	r5, r1
 8001e14:	d000      	beq.n	8001e18 <__aeabi_dsub+0x224>
 8001e16:	e716      	b.n	8001c46 <__aeabi_dsub+0x52>
 8001e18:	4952      	ldr	r1, [pc, #328]	; (8001f64 <__aeabi_dsub+0x370>)
 8001e1a:	468c      	mov	ip, r1
 8001e1c:	44b4      	add	ip, r6
 8001e1e:	4664      	mov	r4, ip
 8001e20:	2c00      	cmp	r4, #0
 8001e22:	d100      	bne.n	8001e26 <__aeabi_dsub+0x232>
 8001e24:	e0d3      	b.n	8001fce <__aeabi_dsub+0x3da>
 8001e26:	1b91      	subs	r1, r2, r6
 8001e28:	468c      	mov	ip, r1
 8001e2a:	2e00      	cmp	r6, #0
 8001e2c:	d100      	bne.n	8001e30 <__aeabi_dsub+0x23c>
 8001e2e:	e15e      	b.n	80020ee <__aeabi_dsub+0x4fa>
 8001e30:	494a      	ldr	r1, [pc, #296]	; (8001f5c <__aeabi_dsub+0x368>)
 8001e32:	428a      	cmp	r2, r1
 8001e34:	d100      	bne.n	8001e38 <__aeabi_dsub+0x244>
 8001e36:	e1be      	b.n	80021b6 <__aeabi_dsub+0x5c2>
 8001e38:	2180      	movs	r1, #128	; 0x80
 8001e3a:	464c      	mov	r4, r9
 8001e3c:	0409      	lsls	r1, r1, #16
 8001e3e:	430c      	orrs	r4, r1
 8001e40:	46a1      	mov	r9, r4
 8001e42:	4661      	mov	r1, ip
 8001e44:	2938      	cmp	r1, #56	; 0x38
 8001e46:	dd00      	ble.n	8001e4a <__aeabi_dsub+0x256>
 8001e48:	e1ba      	b.n	80021c0 <__aeabi_dsub+0x5cc>
 8001e4a:	291f      	cmp	r1, #31
 8001e4c:	dd00      	ble.n	8001e50 <__aeabi_dsub+0x25c>
 8001e4e:	e227      	b.n	80022a0 <__aeabi_dsub+0x6ac>
 8001e50:	2420      	movs	r4, #32
 8001e52:	1a64      	subs	r4, r4, r1
 8001e54:	4649      	mov	r1, r9
 8001e56:	40a1      	lsls	r1, r4
 8001e58:	001e      	movs	r6, r3
 8001e5a:	4688      	mov	r8, r1
 8001e5c:	4661      	mov	r1, ip
 8001e5e:	40a3      	lsls	r3, r4
 8001e60:	40ce      	lsrs	r6, r1
 8001e62:	4641      	mov	r1, r8
 8001e64:	1e5c      	subs	r4, r3, #1
 8001e66:	41a3      	sbcs	r3, r4
 8001e68:	4331      	orrs	r1, r6
 8001e6a:	4319      	orrs	r1, r3
 8001e6c:	000c      	movs	r4, r1
 8001e6e:	4663      	mov	r3, ip
 8001e70:	4649      	mov	r1, r9
 8001e72:	40d9      	lsrs	r1, r3
 8001e74:	187f      	adds	r7, r7, r1
 8001e76:	1824      	adds	r4, r4, r0
 8001e78:	4284      	cmp	r4, r0
 8001e7a:	419b      	sbcs	r3, r3
 8001e7c:	425b      	negs	r3, r3
 8001e7e:	469a      	mov	sl, r3
 8001e80:	0016      	movs	r6, r2
 8001e82:	44ba      	add	sl, r7
 8001e84:	e05d      	b.n	8001f42 <__aeabi_dsub+0x34e>
 8001e86:	4c38      	ldr	r4, [pc, #224]	; (8001f68 <__aeabi_dsub+0x374>)
 8001e88:	1c72      	adds	r2, r6, #1
 8001e8a:	4222      	tst	r2, r4
 8001e8c:	d000      	beq.n	8001e90 <__aeabi_dsub+0x29c>
 8001e8e:	e0df      	b.n	8002050 <__aeabi_dsub+0x45c>
 8001e90:	464a      	mov	r2, r9
 8001e92:	431a      	orrs	r2, r3
 8001e94:	2e00      	cmp	r6, #0
 8001e96:	d000      	beq.n	8001e9a <__aeabi_dsub+0x2a6>
 8001e98:	e15c      	b.n	8002154 <__aeabi_dsub+0x560>
 8001e9a:	2a00      	cmp	r2, #0
 8001e9c:	d100      	bne.n	8001ea0 <__aeabi_dsub+0x2ac>
 8001e9e:	e1cf      	b.n	8002240 <__aeabi_dsub+0x64c>
 8001ea0:	003a      	movs	r2, r7
 8001ea2:	4302      	orrs	r2, r0
 8001ea4:	d100      	bne.n	8001ea8 <__aeabi_dsub+0x2b4>
 8001ea6:	e17f      	b.n	80021a8 <__aeabi_dsub+0x5b4>
 8001ea8:	1a1c      	subs	r4, r3, r0
 8001eaa:	464a      	mov	r2, r9
 8001eac:	42a3      	cmp	r3, r4
 8001eae:	4189      	sbcs	r1, r1
 8001eb0:	1bd2      	subs	r2, r2, r7
 8001eb2:	4249      	negs	r1, r1
 8001eb4:	1a52      	subs	r2, r2, r1
 8001eb6:	4692      	mov	sl, r2
 8001eb8:	0212      	lsls	r2, r2, #8
 8001eba:	d400      	bmi.n	8001ebe <__aeabi_dsub+0x2ca>
 8001ebc:	e20a      	b.n	80022d4 <__aeabi_dsub+0x6e0>
 8001ebe:	1ac4      	subs	r4, r0, r3
 8001ec0:	42a0      	cmp	r0, r4
 8001ec2:	4180      	sbcs	r0, r0
 8001ec4:	464b      	mov	r3, r9
 8001ec6:	4240      	negs	r0, r0
 8001ec8:	1aff      	subs	r7, r7, r3
 8001eca:	1a3b      	subs	r3, r7, r0
 8001ecc:	469a      	mov	sl, r3
 8001ece:	465d      	mov	r5, fp
 8001ed0:	e71a      	b.n	8001d08 <__aeabi_dsub+0x114>
 8001ed2:	003a      	movs	r2, r7
 8001ed4:	4302      	orrs	r2, r0
 8001ed6:	d073      	beq.n	8001fc0 <__aeabi_dsub+0x3cc>
 8001ed8:	0022      	movs	r2, r4
 8001eda:	3a01      	subs	r2, #1
 8001edc:	2c01      	cmp	r4, #1
 8001ede:	d100      	bne.n	8001ee2 <__aeabi_dsub+0x2ee>
 8001ee0:	e0cb      	b.n	800207a <__aeabi_dsub+0x486>
 8001ee2:	4554      	cmp	r4, sl
 8001ee4:	d042      	beq.n	8001f6c <__aeabi_dsub+0x378>
 8001ee6:	4694      	mov	ip, r2
 8001ee8:	e748      	b.n	8001d7c <__aeabi_dsub+0x188>
 8001eea:	0010      	movs	r0, r2
 8001eec:	3b1f      	subs	r3, #31
 8001eee:	40d8      	lsrs	r0, r3
 8001ef0:	2920      	cmp	r1, #32
 8001ef2:	d003      	beq.n	8001efc <__aeabi_dsub+0x308>
 8001ef4:	2340      	movs	r3, #64	; 0x40
 8001ef6:	1a5b      	subs	r3, r3, r1
 8001ef8:	409a      	lsls	r2, r3
 8001efa:	4314      	orrs	r4, r2
 8001efc:	1e63      	subs	r3, r4, #1
 8001efe:	419c      	sbcs	r4, r3
 8001f00:	2300      	movs	r3, #0
 8001f02:	2600      	movs	r6, #0
 8001f04:	469a      	mov	sl, r3
 8001f06:	4304      	orrs	r4, r0
 8001f08:	0763      	lsls	r3, r4, #29
 8001f0a:	d000      	beq.n	8001f0e <__aeabi_dsub+0x31a>
 8001f0c:	e6fe      	b.n	8001d0c <__aeabi_dsub+0x118>
 8001f0e:	4652      	mov	r2, sl
 8001f10:	08e3      	lsrs	r3, r4, #3
 8001f12:	0752      	lsls	r2, r2, #29
 8001f14:	4313      	orrs	r3, r2
 8001f16:	4652      	mov	r2, sl
 8001f18:	46b4      	mov	ip, r6
 8001f1a:	08d2      	lsrs	r2, r2, #3
 8001f1c:	490f      	ldr	r1, [pc, #60]	; (8001f5c <__aeabi_dsub+0x368>)
 8001f1e:	458c      	cmp	ip, r1
 8001f20:	d02a      	beq.n	8001f78 <__aeabi_dsub+0x384>
 8001f22:	0312      	lsls	r2, r2, #12
 8001f24:	0b14      	lsrs	r4, r2, #12
 8001f26:	4662      	mov	r2, ip
 8001f28:	0552      	lsls	r2, r2, #21
 8001f2a:	0d52      	lsrs	r2, r2, #21
 8001f2c:	e70c      	b.n	8001d48 <__aeabi_dsub+0x154>
 8001f2e:	003c      	movs	r4, r7
 8001f30:	4304      	orrs	r4, r0
 8001f32:	1e62      	subs	r2, r4, #1
 8001f34:	4194      	sbcs	r4, r2
 8001f36:	18e4      	adds	r4, r4, r3
 8001f38:	429c      	cmp	r4, r3
 8001f3a:	4192      	sbcs	r2, r2
 8001f3c:	4252      	negs	r2, r2
 8001f3e:	444a      	add	r2, r9
 8001f40:	4692      	mov	sl, r2
 8001f42:	4653      	mov	r3, sl
 8001f44:	021b      	lsls	r3, r3, #8
 8001f46:	d5df      	bpl.n	8001f08 <__aeabi_dsub+0x314>
 8001f48:	4b04      	ldr	r3, [pc, #16]	; (8001f5c <__aeabi_dsub+0x368>)
 8001f4a:	3601      	adds	r6, #1
 8001f4c:	429e      	cmp	r6, r3
 8001f4e:	d000      	beq.n	8001f52 <__aeabi_dsub+0x35e>
 8001f50:	e0a0      	b.n	8002094 <__aeabi_dsub+0x4a0>
 8001f52:	0032      	movs	r2, r6
 8001f54:	2400      	movs	r4, #0
 8001f56:	2300      	movs	r3, #0
 8001f58:	e6f6      	b.n	8001d48 <__aeabi_dsub+0x154>
 8001f5a:	46c0      	nop			; (mov r8, r8)
 8001f5c:	000007ff 	.word	0x000007ff
 8001f60:	ff7fffff 	.word	0xff7fffff
 8001f64:	fffff801 	.word	0xfffff801
 8001f68:	000007fe 	.word	0x000007fe
 8001f6c:	08db      	lsrs	r3, r3, #3
 8001f6e:	464a      	mov	r2, r9
 8001f70:	0752      	lsls	r2, r2, #29
 8001f72:	4313      	orrs	r3, r2
 8001f74:	464a      	mov	r2, r9
 8001f76:	08d2      	lsrs	r2, r2, #3
 8001f78:	0019      	movs	r1, r3
 8001f7a:	4311      	orrs	r1, r2
 8001f7c:	d100      	bne.n	8001f80 <__aeabi_dsub+0x38c>
 8001f7e:	e1b5      	b.n	80022ec <__aeabi_dsub+0x6f8>
 8001f80:	2480      	movs	r4, #128	; 0x80
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4314      	orrs	r4, r2
 8001f86:	0324      	lsls	r4, r4, #12
 8001f88:	4ad5      	ldr	r2, [pc, #852]	; (80022e0 <__aeabi_dsub+0x6ec>)
 8001f8a:	0b24      	lsrs	r4, r4, #12
 8001f8c:	e6dc      	b.n	8001d48 <__aeabi_dsub+0x154>
 8001f8e:	0020      	movs	r0, r4
 8001f90:	f000 fae2 	bl	8002558 <__clzsi2>
 8001f94:	0003      	movs	r3, r0
 8001f96:	3318      	adds	r3, #24
 8001f98:	2b1f      	cmp	r3, #31
 8001f9a:	dc00      	bgt.n	8001f9e <__aeabi_dsub+0x3aa>
 8001f9c:	e695      	b.n	8001cca <__aeabi_dsub+0xd6>
 8001f9e:	0022      	movs	r2, r4
 8001fa0:	3808      	subs	r0, #8
 8001fa2:	4082      	lsls	r2, r0
 8001fa4:	2400      	movs	r4, #0
 8001fa6:	429e      	cmp	r6, r3
 8001fa8:	dc00      	bgt.n	8001fac <__aeabi_dsub+0x3b8>
 8001faa:	e69a      	b.n	8001ce2 <__aeabi_dsub+0xee>
 8001fac:	1af6      	subs	r6, r6, r3
 8001fae:	4bcd      	ldr	r3, [pc, #820]	; (80022e4 <__aeabi_dsub+0x6f0>)
 8001fb0:	401a      	ands	r2, r3
 8001fb2:	4692      	mov	sl, r2
 8001fb4:	e6a8      	b.n	8001d08 <__aeabi_dsub+0x114>
 8001fb6:	003c      	movs	r4, r7
 8001fb8:	4304      	orrs	r4, r0
 8001fba:	1e62      	subs	r2, r4, #1
 8001fbc:	4194      	sbcs	r4, r2
 8001fbe:	e66c      	b.n	8001c9a <__aeabi_dsub+0xa6>
 8001fc0:	464a      	mov	r2, r9
 8001fc2:	08db      	lsrs	r3, r3, #3
 8001fc4:	0752      	lsls	r2, r2, #29
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	464a      	mov	r2, r9
 8001fca:	08d2      	lsrs	r2, r2, #3
 8001fcc:	e7a6      	b.n	8001f1c <__aeabi_dsub+0x328>
 8001fce:	4cc6      	ldr	r4, [pc, #792]	; (80022e8 <__aeabi_dsub+0x6f4>)
 8001fd0:	1c72      	adds	r2, r6, #1
 8001fd2:	4222      	tst	r2, r4
 8001fd4:	d000      	beq.n	8001fd8 <__aeabi_dsub+0x3e4>
 8001fd6:	e0ac      	b.n	8002132 <__aeabi_dsub+0x53e>
 8001fd8:	464a      	mov	r2, r9
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	2e00      	cmp	r6, #0
 8001fde:	d000      	beq.n	8001fe2 <__aeabi_dsub+0x3ee>
 8001fe0:	e105      	b.n	80021ee <__aeabi_dsub+0x5fa>
 8001fe2:	2a00      	cmp	r2, #0
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dsub+0x3f4>
 8001fe6:	e156      	b.n	8002296 <__aeabi_dsub+0x6a2>
 8001fe8:	003a      	movs	r2, r7
 8001fea:	4302      	orrs	r2, r0
 8001fec:	d100      	bne.n	8001ff0 <__aeabi_dsub+0x3fc>
 8001fee:	e0db      	b.n	80021a8 <__aeabi_dsub+0x5b4>
 8001ff0:	181c      	adds	r4, r3, r0
 8001ff2:	429c      	cmp	r4, r3
 8001ff4:	419b      	sbcs	r3, r3
 8001ff6:	444f      	add	r7, r9
 8001ff8:	46ba      	mov	sl, r7
 8001ffa:	425b      	negs	r3, r3
 8001ffc:	449a      	add	sl, r3
 8001ffe:	4653      	mov	r3, sl
 8002000:	021b      	lsls	r3, r3, #8
 8002002:	d400      	bmi.n	8002006 <__aeabi_dsub+0x412>
 8002004:	e780      	b.n	8001f08 <__aeabi_dsub+0x314>
 8002006:	4652      	mov	r2, sl
 8002008:	4bb6      	ldr	r3, [pc, #728]	; (80022e4 <__aeabi_dsub+0x6f0>)
 800200a:	2601      	movs	r6, #1
 800200c:	401a      	ands	r2, r3
 800200e:	4692      	mov	sl, r2
 8002010:	e77a      	b.n	8001f08 <__aeabi_dsub+0x314>
 8002012:	4cb3      	ldr	r4, [pc, #716]	; (80022e0 <__aeabi_dsub+0x6ec>)
 8002014:	42a2      	cmp	r2, r4
 8002016:	d100      	bne.n	800201a <__aeabi_dsub+0x426>
 8002018:	e0c0      	b.n	800219c <__aeabi_dsub+0x5a8>
 800201a:	2480      	movs	r4, #128	; 0x80
 800201c:	464d      	mov	r5, r9
 800201e:	0424      	lsls	r4, r4, #16
 8002020:	4325      	orrs	r5, r4
 8002022:	46a9      	mov	r9, r5
 8002024:	4664      	mov	r4, ip
 8002026:	2c38      	cmp	r4, #56	; 0x38
 8002028:	dc53      	bgt.n	80020d2 <__aeabi_dsub+0x4de>
 800202a:	4661      	mov	r1, ip
 800202c:	2c1f      	cmp	r4, #31
 800202e:	dd00      	ble.n	8002032 <__aeabi_dsub+0x43e>
 8002030:	e0cd      	b.n	80021ce <__aeabi_dsub+0x5da>
 8002032:	2520      	movs	r5, #32
 8002034:	001e      	movs	r6, r3
 8002036:	1b2d      	subs	r5, r5, r4
 8002038:	464c      	mov	r4, r9
 800203a:	40ab      	lsls	r3, r5
 800203c:	40ac      	lsls	r4, r5
 800203e:	40ce      	lsrs	r6, r1
 8002040:	1e5d      	subs	r5, r3, #1
 8002042:	41ab      	sbcs	r3, r5
 8002044:	4334      	orrs	r4, r6
 8002046:	4323      	orrs	r3, r4
 8002048:	464c      	mov	r4, r9
 800204a:	40cc      	lsrs	r4, r1
 800204c:	1b3f      	subs	r7, r7, r4
 800204e:	e045      	b.n	80020dc <__aeabi_dsub+0x4e8>
 8002050:	464a      	mov	r2, r9
 8002052:	1a1c      	subs	r4, r3, r0
 8002054:	1bd1      	subs	r1, r2, r7
 8002056:	42a3      	cmp	r3, r4
 8002058:	4192      	sbcs	r2, r2
 800205a:	4252      	negs	r2, r2
 800205c:	4692      	mov	sl, r2
 800205e:	000a      	movs	r2, r1
 8002060:	4651      	mov	r1, sl
 8002062:	1a52      	subs	r2, r2, r1
 8002064:	4692      	mov	sl, r2
 8002066:	0212      	lsls	r2, r2, #8
 8002068:	d500      	bpl.n	800206c <__aeabi_dsub+0x478>
 800206a:	e083      	b.n	8002174 <__aeabi_dsub+0x580>
 800206c:	4653      	mov	r3, sl
 800206e:	4323      	orrs	r3, r4
 8002070:	d000      	beq.n	8002074 <__aeabi_dsub+0x480>
 8002072:	e621      	b.n	8001cb8 <__aeabi_dsub+0xc4>
 8002074:	2200      	movs	r2, #0
 8002076:	2500      	movs	r5, #0
 8002078:	e753      	b.n	8001f22 <__aeabi_dsub+0x32e>
 800207a:	181c      	adds	r4, r3, r0
 800207c:	429c      	cmp	r4, r3
 800207e:	419b      	sbcs	r3, r3
 8002080:	444f      	add	r7, r9
 8002082:	46ba      	mov	sl, r7
 8002084:	425b      	negs	r3, r3
 8002086:	449a      	add	sl, r3
 8002088:	4653      	mov	r3, sl
 800208a:	2601      	movs	r6, #1
 800208c:	021b      	lsls	r3, r3, #8
 800208e:	d400      	bmi.n	8002092 <__aeabi_dsub+0x49e>
 8002090:	e73a      	b.n	8001f08 <__aeabi_dsub+0x314>
 8002092:	2602      	movs	r6, #2
 8002094:	4652      	mov	r2, sl
 8002096:	4b93      	ldr	r3, [pc, #588]	; (80022e4 <__aeabi_dsub+0x6f0>)
 8002098:	2101      	movs	r1, #1
 800209a:	401a      	ands	r2, r3
 800209c:	0013      	movs	r3, r2
 800209e:	4021      	ands	r1, r4
 80020a0:	0862      	lsrs	r2, r4, #1
 80020a2:	430a      	orrs	r2, r1
 80020a4:	07dc      	lsls	r4, r3, #31
 80020a6:	085b      	lsrs	r3, r3, #1
 80020a8:	469a      	mov	sl, r3
 80020aa:	4314      	orrs	r4, r2
 80020ac:	e62c      	b.n	8001d08 <__aeabi_dsub+0x114>
 80020ae:	0039      	movs	r1, r7
 80020b0:	3a20      	subs	r2, #32
 80020b2:	40d1      	lsrs	r1, r2
 80020b4:	4662      	mov	r2, ip
 80020b6:	2a20      	cmp	r2, #32
 80020b8:	d006      	beq.n	80020c8 <__aeabi_dsub+0x4d4>
 80020ba:	4664      	mov	r4, ip
 80020bc:	2240      	movs	r2, #64	; 0x40
 80020be:	1b12      	subs	r2, r2, r4
 80020c0:	003c      	movs	r4, r7
 80020c2:	4094      	lsls	r4, r2
 80020c4:	4304      	orrs	r4, r0
 80020c6:	9401      	str	r4, [sp, #4]
 80020c8:	9c01      	ldr	r4, [sp, #4]
 80020ca:	1e62      	subs	r2, r4, #1
 80020cc:	4194      	sbcs	r4, r2
 80020ce:	430c      	orrs	r4, r1
 80020d0:	e5e3      	b.n	8001c9a <__aeabi_dsub+0xa6>
 80020d2:	4649      	mov	r1, r9
 80020d4:	4319      	orrs	r1, r3
 80020d6:	000b      	movs	r3, r1
 80020d8:	1e5c      	subs	r4, r3, #1
 80020da:	41a3      	sbcs	r3, r4
 80020dc:	1ac4      	subs	r4, r0, r3
 80020de:	42a0      	cmp	r0, r4
 80020e0:	419b      	sbcs	r3, r3
 80020e2:	425b      	negs	r3, r3
 80020e4:	1afb      	subs	r3, r7, r3
 80020e6:	469a      	mov	sl, r3
 80020e8:	465d      	mov	r5, fp
 80020ea:	0016      	movs	r6, r2
 80020ec:	e5dc      	b.n	8001ca8 <__aeabi_dsub+0xb4>
 80020ee:	4649      	mov	r1, r9
 80020f0:	4319      	orrs	r1, r3
 80020f2:	d100      	bne.n	80020f6 <__aeabi_dsub+0x502>
 80020f4:	e0ae      	b.n	8002254 <__aeabi_dsub+0x660>
 80020f6:	4661      	mov	r1, ip
 80020f8:	4664      	mov	r4, ip
 80020fa:	3901      	subs	r1, #1
 80020fc:	2c01      	cmp	r4, #1
 80020fe:	d100      	bne.n	8002102 <__aeabi_dsub+0x50e>
 8002100:	e0e0      	b.n	80022c4 <__aeabi_dsub+0x6d0>
 8002102:	4c77      	ldr	r4, [pc, #476]	; (80022e0 <__aeabi_dsub+0x6ec>)
 8002104:	45a4      	cmp	ip, r4
 8002106:	d056      	beq.n	80021b6 <__aeabi_dsub+0x5c2>
 8002108:	468c      	mov	ip, r1
 800210a:	e69a      	b.n	8001e42 <__aeabi_dsub+0x24e>
 800210c:	4661      	mov	r1, ip
 800210e:	2220      	movs	r2, #32
 8002110:	003c      	movs	r4, r7
 8002112:	1a52      	subs	r2, r2, r1
 8002114:	4094      	lsls	r4, r2
 8002116:	0001      	movs	r1, r0
 8002118:	4090      	lsls	r0, r2
 800211a:	46a0      	mov	r8, r4
 800211c:	4664      	mov	r4, ip
 800211e:	1e42      	subs	r2, r0, #1
 8002120:	4190      	sbcs	r0, r2
 8002122:	4662      	mov	r2, ip
 8002124:	40e1      	lsrs	r1, r4
 8002126:	4644      	mov	r4, r8
 8002128:	40d7      	lsrs	r7, r2
 800212a:	430c      	orrs	r4, r1
 800212c:	4304      	orrs	r4, r0
 800212e:	44b9      	add	r9, r7
 8002130:	e701      	b.n	8001f36 <__aeabi_dsub+0x342>
 8002132:	496b      	ldr	r1, [pc, #428]	; (80022e0 <__aeabi_dsub+0x6ec>)
 8002134:	428a      	cmp	r2, r1
 8002136:	d100      	bne.n	800213a <__aeabi_dsub+0x546>
 8002138:	e70c      	b.n	8001f54 <__aeabi_dsub+0x360>
 800213a:	1818      	adds	r0, r3, r0
 800213c:	4298      	cmp	r0, r3
 800213e:	419b      	sbcs	r3, r3
 8002140:	444f      	add	r7, r9
 8002142:	425b      	negs	r3, r3
 8002144:	18fb      	adds	r3, r7, r3
 8002146:	07dc      	lsls	r4, r3, #31
 8002148:	0840      	lsrs	r0, r0, #1
 800214a:	085b      	lsrs	r3, r3, #1
 800214c:	469a      	mov	sl, r3
 800214e:	0016      	movs	r6, r2
 8002150:	4304      	orrs	r4, r0
 8002152:	e6d9      	b.n	8001f08 <__aeabi_dsub+0x314>
 8002154:	2a00      	cmp	r2, #0
 8002156:	d000      	beq.n	800215a <__aeabi_dsub+0x566>
 8002158:	e081      	b.n	800225e <__aeabi_dsub+0x66a>
 800215a:	003b      	movs	r3, r7
 800215c:	4303      	orrs	r3, r0
 800215e:	d11d      	bne.n	800219c <__aeabi_dsub+0x5a8>
 8002160:	2280      	movs	r2, #128	; 0x80
 8002162:	2500      	movs	r5, #0
 8002164:	0312      	lsls	r2, r2, #12
 8002166:	e70b      	b.n	8001f80 <__aeabi_dsub+0x38c>
 8002168:	08c0      	lsrs	r0, r0, #3
 800216a:	077b      	lsls	r3, r7, #29
 800216c:	465d      	mov	r5, fp
 800216e:	4303      	orrs	r3, r0
 8002170:	08fa      	lsrs	r2, r7, #3
 8002172:	e6d3      	b.n	8001f1c <__aeabi_dsub+0x328>
 8002174:	1ac4      	subs	r4, r0, r3
 8002176:	42a0      	cmp	r0, r4
 8002178:	4180      	sbcs	r0, r0
 800217a:	464b      	mov	r3, r9
 800217c:	4240      	negs	r0, r0
 800217e:	1aff      	subs	r7, r7, r3
 8002180:	1a3b      	subs	r3, r7, r0
 8002182:	469a      	mov	sl, r3
 8002184:	465d      	mov	r5, fp
 8002186:	e597      	b.n	8001cb8 <__aeabi_dsub+0xc4>
 8002188:	1a1c      	subs	r4, r3, r0
 800218a:	464a      	mov	r2, r9
 800218c:	42a3      	cmp	r3, r4
 800218e:	419b      	sbcs	r3, r3
 8002190:	1bd7      	subs	r7, r2, r7
 8002192:	425b      	negs	r3, r3
 8002194:	1afb      	subs	r3, r7, r3
 8002196:	469a      	mov	sl, r3
 8002198:	2601      	movs	r6, #1
 800219a:	e585      	b.n	8001ca8 <__aeabi_dsub+0xb4>
 800219c:	08c0      	lsrs	r0, r0, #3
 800219e:	077b      	lsls	r3, r7, #29
 80021a0:	465d      	mov	r5, fp
 80021a2:	4303      	orrs	r3, r0
 80021a4:	08fa      	lsrs	r2, r7, #3
 80021a6:	e6e7      	b.n	8001f78 <__aeabi_dsub+0x384>
 80021a8:	464a      	mov	r2, r9
 80021aa:	08db      	lsrs	r3, r3, #3
 80021ac:	0752      	lsls	r2, r2, #29
 80021ae:	4313      	orrs	r3, r2
 80021b0:	464a      	mov	r2, r9
 80021b2:	08d2      	lsrs	r2, r2, #3
 80021b4:	e6b5      	b.n	8001f22 <__aeabi_dsub+0x32e>
 80021b6:	08c0      	lsrs	r0, r0, #3
 80021b8:	077b      	lsls	r3, r7, #29
 80021ba:	4303      	orrs	r3, r0
 80021bc:	08fa      	lsrs	r2, r7, #3
 80021be:	e6db      	b.n	8001f78 <__aeabi_dsub+0x384>
 80021c0:	4649      	mov	r1, r9
 80021c2:	4319      	orrs	r1, r3
 80021c4:	000b      	movs	r3, r1
 80021c6:	1e59      	subs	r1, r3, #1
 80021c8:	418b      	sbcs	r3, r1
 80021ca:	001c      	movs	r4, r3
 80021cc:	e653      	b.n	8001e76 <__aeabi_dsub+0x282>
 80021ce:	464d      	mov	r5, r9
 80021d0:	3c20      	subs	r4, #32
 80021d2:	40e5      	lsrs	r5, r4
 80021d4:	2920      	cmp	r1, #32
 80021d6:	d005      	beq.n	80021e4 <__aeabi_dsub+0x5f0>
 80021d8:	2440      	movs	r4, #64	; 0x40
 80021da:	1a64      	subs	r4, r4, r1
 80021dc:	4649      	mov	r1, r9
 80021de:	40a1      	lsls	r1, r4
 80021e0:	430b      	orrs	r3, r1
 80021e2:	4698      	mov	r8, r3
 80021e4:	4643      	mov	r3, r8
 80021e6:	1e5c      	subs	r4, r3, #1
 80021e8:	41a3      	sbcs	r3, r4
 80021ea:	432b      	orrs	r3, r5
 80021ec:	e776      	b.n	80020dc <__aeabi_dsub+0x4e8>
 80021ee:	2a00      	cmp	r2, #0
 80021f0:	d0e1      	beq.n	80021b6 <__aeabi_dsub+0x5c2>
 80021f2:	003a      	movs	r2, r7
 80021f4:	08db      	lsrs	r3, r3, #3
 80021f6:	4302      	orrs	r2, r0
 80021f8:	d100      	bne.n	80021fc <__aeabi_dsub+0x608>
 80021fa:	e6b8      	b.n	8001f6e <__aeabi_dsub+0x37a>
 80021fc:	464a      	mov	r2, r9
 80021fe:	0752      	lsls	r2, r2, #29
 8002200:	2480      	movs	r4, #128	; 0x80
 8002202:	4313      	orrs	r3, r2
 8002204:	464a      	mov	r2, r9
 8002206:	0324      	lsls	r4, r4, #12
 8002208:	08d2      	lsrs	r2, r2, #3
 800220a:	4222      	tst	r2, r4
 800220c:	d007      	beq.n	800221e <__aeabi_dsub+0x62a>
 800220e:	08fe      	lsrs	r6, r7, #3
 8002210:	4226      	tst	r6, r4
 8002212:	d104      	bne.n	800221e <__aeabi_dsub+0x62a>
 8002214:	465d      	mov	r5, fp
 8002216:	0032      	movs	r2, r6
 8002218:	08c3      	lsrs	r3, r0, #3
 800221a:	077f      	lsls	r7, r7, #29
 800221c:	433b      	orrs	r3, r7
 800221e:	0f59      	lsrs	r1, r3, #29
 8002220:	00db      	lsls	r3, r3, #3
 8002222:	0749      	lsls	r1, r1, #29
 8002224:	08db      	lsrs	r3, r3, #3
 8002226:	430b      	orrs	r3, r1
 8002228:	e6a6      	b.n	8001f78 <__aeabi_dsub+0x384>
 800222a:	1ac4      	subs	r4, r0, r3
 800222c:	42a0      	cmp	r0, r4
 800222e:	4180      	sbcs	r0, r0
 8002230:	464b      	mov	r3, r9
 8002232:	4240      	negs	r0, r0
 8002234:	1aff      	subs	r7, r7, r3
 8002236:	1a3b      	subs	r3, r7, r0
 8002238:	469a      	mov	sl, r3
 800223a:	465d      	mov	r5, fp
 800223c:	2601      	movs	r6, #1
 800223e:	e533      	b.n	8001ca8 <__aeabi_dsub+0xb4>
 8002240:	003b      	movs	r3, r7
 8002242:	4303      	orrs	r3, r0
 8002244:	d100      	bne.n	8002248 <__aeabi_dsub+0x654>
 8002246:	e715      	b.n	8002074 <__aeabi_dsub+0x480>
 8002248:	08c0      	lsrs	r0, r0, #3
 800224a:	077b      	lsls	r3, r7, #29
 800224c:	465d      	mov	r5, fp
 800224e:	4303      	orrs	r3, r0
 8002250:	08fa      	lsrs	r2, r7, #3
 8002252:	e666      	b.n	8001f22 <__aeabi_dsub+0x32e>
 8002254:	08c0      	lsrs	r0, r0, #3
 8002256:	077b      	lsls	r3, r7, #29
 8002258:	4303      	orrs	r3, r0
 800225a:	08fa      	lsrs	r2, r7, #3
 800225c:	e65e      	b.n	8001f1c <__aeabi_dsub+0x328>
 800225e:	003a      	movs	r2, r7
 8002260:	08db      	lsrs	r3, r3, #3
 8002262:	4302      	orrs	r2, r0
 8002264:	d100      	bne.n	8002268 <__aeabi_dsub+0x674>
 8002266:	e682      	b.n	8001f6e <__aeabi_dsub+0x37a>
 8002268:	464a      	mov	r2, r9
 800226a:	0752      	lsls	r2, r2, #29
 800226c:	2480      	movs	r4, #128	; 0x80
 800226e:	4313      	orrs	r3, r2
 8002270:	464a      	mov	r2, r9
 8002272:	0324      	lsls	r4, r4, #12
 8002274:	08d2      	lsrs	r2, r2, #3
 8002276:	4222      	tst	r2, r4
 8002278:	d007      	beq.n	800228a <__aeabi_dsub+0x696>
 800227a:	08fe      	lsrs	r6, r7, #3
 800227c:	4226      	tst	r6, r4
 800227e:	d104      	bne.n	800228a <__aeabi_dsub+0x696>
 8002280:	465d      	mov	r5, fp
 8002282:	0032      	movs	r2, r6
 8002284:	08c3      	lsrs	r3, r0, #3
 8002286:	077f      	lsls	r7, r7, #29
 8002288:	433b      	orrs	r3, r7
 800228a:	0f59      	lsrs	r1, r3, #29
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	08db      	lsrs	r3, r3, #3
 8002290:	0749      	lsls	r1, r1, #29
 8002292:	430b      	orrs	r3, r1
 8002294:	e670      	b.n	8001f78 <__aeabi_dsub+0x384>
 8002296:	08c0      	lsrs	r0, r0, #3
 8002298:	077b      	lsls	r3, r7, #29
 800229a:	4303      	orrs	r3, r0
 800229c:	08fa      	lsrs	r2, r7, #3
 800229e:	e640      	b.n	8001f22 <__aeabi_dsub+0x32e>
 80022a0:	464c      	mov	r4, r9
 80022a2:	3920      	subs	r1, #32
 80022a4:	40cc      	lsrs	r4, r1
 80022a6:	4661      	mov	r1, ip
 80022a8:	2920      	cmp	r1, #32
 80022aa:	d006      	beq.n	80022ba <__aeabi_dsub+0x6c6>
 80022ac:	4666      	mov	r6, ip
 80022ae:	2140      	movs	r1, #64	; 0x40
 80022b0:	1b89      	subs	r1, r1, r6
 80022b2:	464e      	mov	r6, r9
 80022b4:	408e      	lsls	r6, r1
 80022b6:	4333      	orrs	r3, r6
 80022b8:	4698      	mov	r8, r3
 80022ba:	4643      	mov	r3, r8
 80022bc:	1e59      	subs	r1, r3, #1
 80022be:	418b      	sbcs	r3, r1
 80022c0:	431c      	orrs	r4, r3
 80022c2:	e5d8      	b.n	8001e76 <__aeabi_dsub+0x282>
 80022c4:	181c      	adds	r4, r3, r0
 80022c6:	4284      	cmp	r4, r0
 80022c8:	4180      	sbcs	r0, r0
 80022ca:	444f      	add	r7, r9
 80022cc:	46ba      	mov	sl, r7
 80022ce:	4240      	negs	r0, r0
 80022d0:	4482      	add	sl, r0
 80022d2:	e6d9      	b.n	8002088 <__aeabi_dsub+0x494>
 80022d4:	4653      	mov	r3, sl
 80022d6:	4323      	orrs	r3, r4
 80022d8:	d100      	bne.n	80022dc <__aeabi_dsub+0x6e8>
 80022da:	e6cb      	b.n	8002074 <__aeabi_dsub+0x480>
 80022dc:	e614      	b.n	8001f08 <__aeabi_dsub+0x314>
 80022de:	46c0      	nop			; (mov r8, r8)
 80022e0:	000007ff 	.word	0x000007ff
 80022e4:	ff7fffff 	.word	0xff7fffff
 80022e8:	000007fe 	.word	0x000007fe
 80022ec:	2300      	movs	r3, #0
 80022ee:	4a01      	ldr	r2, [pc, #4]	; (80022f4 <__aeabi_dsub+0x700>)
 80022f0:	001c      	movs	r4, r3
 80022f2:	e529      	b.n	8001d48 <__aeabi_dsub+0x154>
 80022f4:	000007ff 	.word	0x000007ff

080022f8 <__aeabi_dcmpun>:
 80022f8:	b570      	push	{r4, r5, r6, lr}
 80022fa:	0005      	movs	r5, r0
 80022fc:	480c      	ldr	r0, [pc, #48]	; (8002330 <__aeabi_dcmpun+0x38>)
 80022fe:	031c      	lsls	r4, r3, #12
 8002300:	0016      	movs	r6, r2
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	030a      	lsls	r2, r1, #12
 8002306:	0049      	lsls	r1, r1, #1
 8002308:	0b12      	lsrs	r2, r2, #12
 800230a:	0d49      	lsrs	r1, r1, #21
 800230c:	0b24      	lsrs	r4, r4, #12
 800230e:	0d5b      	lsrs	r3, r3, #21
 8002310:	4281      	cmp	r1, r0
 8002312:	d008      	beq.n	8002326 <__aeabi_dcmpun+0x2e>
 8002314:	4a06      	ldr	r2, [pc, #24]	; (8002330 <__aeabi_dcmpun+0x38>)
 8002316:	2000      	movs	r0, #0
 8002318:	4293      	cmp	r3, r2
 800231a:	d103      	bne.n	8002324 <__aeabi_dcmpun+0x2c>
 800231c:	0020      	movs	r0, r4
 800231e:	4330      	orrs	r0, r6
 8002320:	1e43      	subs	r3, r0, #1
 8002322:	4198      	sbcs	r0, r3
 8002324:	bd70      	pop	{r4, r5, r6, pc}
 8002326:	2001      	movs	r0, #1
 8002328:	432a      	orrs	r2, r5
 800232a:	d1fb      	bne.n	8002324 <__aeabi_dcmpun+0x2c>
 800232c:	e7f2      	b.n	8002314 <__aeabi_dcmpun+0x1c>
 800232e:	46c0      	nop			; (mov r8, r8)
 8002330:	000007ff 	.word	0x000007ff

08002334 <__aeabi_d2iz>:
 8002334:	000a      	movs	r2, r1
 8002336:	b530      	push	{r4, r5, lr}
 8002338:	4c13      	ldr	r4, [pc, #76]	; (8002388 <__aeabi_d2iz+0x54>)
 800233a:	0053      	lsls	r3, r2, #1
 800233c:	0309      	lsls	r1, r1, #12
 800233e:	0005      	movs	r5, r0
 8002340:	0b09      	lsrs	r1, r1, #12
 8002342:	2000      	movs	r0, #0
 8002344:	0d5b      	lsrs	r3, r3, #21
 8002346:	0fd2      	lsrs	r2, r2, #31
 8002348:	42a3      	cmp	r3, r4
 800234a:	dd04      	ble.n	8002356 <__aeabi_d2iz+0x22>
 800234c:	480f      	ldr	r0, [pc, #60]	; (800238c <__aeabi_d2iz+0x58>)
 800234e:	4283      	cmp	r3, r0
 8002350:	dd02      	ble.n	8002358 <__aeabi_d2iz+0x24>
 8002352:	4b0f      	ldr	r3, [pc, #60]	; (8002390 <__aeabi_d2iz+0x5c>)
 8002354:	18d0      	adds	r0, r2, r3
 8002356:	bd30      	pop	{r4, r5, pc}
 8002358:	2080      	movs	r0, #128	; 0x80
 800235a:	0340      	lsls	r0, r0, #13
 800235c:	4301      	orrs	r1, r0
 800235e:	480d      	ldr	r0, [pc, #52]	; (8002394 <__aeabi_d2iz+0x60>)
 8002360:	1ac0      	subs	r0, r0, r3
 8002362:	281f      	cmp	r0, #31
 8002364:	dd08      	ble.n	8002378 <__aeabi_d2iz+0x44>
 8002366:	480c      	ldr	r0, [pc, #48]	; (8002398 <__aeabi_d2iz+0x64>)
 8002368:	1ac3      	subs	r3, r0, r3
 800236a:	40d9      	lsrs	r1, r3
 800236c:	000b      	movs	r3, r1
 800236e:	4258      	negs	r0, r3
 8002370:	2a00      	cmp	r2, #0
 8002372:	d1f0      	bne.n	8002356 <__aeabi_d2iz+0x22>
 8002374:	0018      	movs	r0, r3
 8002376:	e7ee      	b.n	8002356 <__aeabi_d2iz+0x22>
 8002378:	4c08      	ldr	r4, [pc, #32]	; (800239c <__aeabi_d2iz+0x68>)
 800237a:	40c5      	lsrs	r5, r0
 800237c:	46a4      	mov	ip, r4
 800237e:	4463      	add	r3, ip
 8002380:	4099      	lsls	r1, r3
 8002382:	000b      	movs	r3, r1
 8002384:	432b      	orrs	r3, r5
 8002386:	e7f2      	b.n	800236e <__aeabi_d2iz+0x3a>
 8002388:	000003fe 	.word	0x000003fe
 800238c:	0000041d 	.word	0x0000041d
 8002390:	7fffffff 	.word	0x7fffffff
 8002394:	00000433 	.word	0x00000433
 8002398:	00000413 	.word	0x00000413
 800239c:	fffffbed 	.word	0xfffffbed

080023a0 <__aeabi_i2d>:
 80023a0:	b570      	push	{r4, r5, r6, lr}
 80023a2:	2800      	cmp	r0, #0
 80023a4:	d016      	beq.n	80023d4 <__aeabi_i2d+0x34>
 80023a6:	17c3      	asrs	r3, r0, #31
 80023a8:	18c5      	adds	r5, r0, r3
 80023aa:	405d      	eors	r5, r3
 80023ac:	0fc4      	lsrs	r4, r0, #31
 80023ae:	0028      	movs	r0, r5
 80023b0:	f000 f8d2 	bl	8002558 <__clzsi2>
 80023b4:	4b11      	ldr	r3, [pc, #68]	; (80023fc <__aeabi_i2d+0x5c>)
 80023b6:	1a1b      	subs	r3, r3, r0
 80023b8:	280a      	cmp	r0, #10
 80023ba:	dc16      	bgt.n	80023ea <__aeabi_i2d+0x4a>
 80023bc:	0002      	movs	r2, r0
 80023be:	002e      	movs	r6, r5
 80023c0:	3215      	adds	r2, #21
 80023c2:	4096      	lsls	r6, r2
 80023c4:	220b      	movs	r2, #11
 80023c6:	1a12      	subs	r2, r2, r0
 80023c8:	40d5      	lsrs	r5, r2
 80023ca:	055b      	lsls	r3, r3, #21
 80023cc:	032d      	lsls	r5, r5, #12
 80023ce:	0b2d      	lsrs	r5, r5, #12
 80023d0:	0d5b      	lsrs	r3, r3, #21
 80023d2:	e003      	b.n	80023dc <__aeabi_i2d+0x3c>
 80023d4:	2400      	movs	r4, #0
 80023d6:	2300      	movs	r3, #0
 80023d8:	2500      	movs	r5, #0
 80023da:	2600      	movs	r6, #0
 80023dc:	051b      	lsls	r3, r3, #20
 80023de:	432b      	orrs	r3, r5
 80023e0:	07e4      	lsls	r4, r4, #31
 80023e2:	4323      	orrs	r3, r4
 80023e4:	0030      	movs	r0, r6
 80023e6:	0019      	movs	r1, r3
 80023e8:	bd70      	pop	{r4, r5, r6, pc}
 80023ea:	380b      	subs	r0, #11
 80023ec:	4085      	lsls	r5, r0
 80023ee:	055b      	lsls	r3, r3, #21
 80023f0:	032d      	lsls	r5, r5, #12
 80023f2:	2600      	movs	r6, #0
 80023f4:	0b2d      	lsrs	r5, r5, #12
 80023f6:	0d5b      	lsrs	r3, r3, #21
 80023f8:	e7f0      	b.n	80023dc <__aeabi_i2d+0x3c>
 80023fa:	46c0      	nop			; (mov r8, r8)
 80023fc:	0000041e 	.word	0x0000041e

08002400 <__aeabi_ui2d>:
 8002400:	b510      	push	{r4, lr}
 8002402:	1e04      	subs	r4, r0, #0
 8002404:	d010      	beq.n	8002428 <__aeabi_ui2d+0x28>
 8002406:	f000 f8a7 	bl	8002558 <__clzsi2>
 800240a:	4b0f      	ldr	r3, [pc, #60]	; (8002448 <__aeabi_ui2d+0x48>)
 800240c:	1a1b      	subs	r3, r3, r0
 800240e:	280a      	cmp	r0, #10
 8002410:	dc11      	bgt.n	8002436 <__aeabi_ui2d+0x36>
 8002412:	220b      	movs	r2, #11
 8002414:	0021      	movs	r1, r4
 8002416:	1a12      	subs	r2, r2, r0
 8002418:	40d1      	lsrs	r1, r2
 800241a:	3015      	adds	r0, #21
 800241c:	030a      	lsls	r2, r1, #12
 800241e:	055b      	lsls	r3, r3, #21
 8002420:	4084      	lsls	r4, r0
 8002422:	0b12      	lsrs	r2, r2, #12
 8002424:	0d5b      	lsrs	r3, r3, #21
 8002426:	e001      	b.n	800242c <__aeabi_ui2d+0x2c>
 8002428:	2300      	movs	r3, #0
 800242a:	2200      	movs	r2, #0
 800242c:	051b      	lsls	r3, r3, #20
 800242e:	4313      	orrs	r3, r2
 8002430:	0020      	movs	r0, r4
 8002432:	0019      	movs	r1, r3
 8002434:	bd10      	pop	{r4, pc}
 8002436:	0022      	movs	r2, r4
 8002438:	380b      	subs	r0, #11
 800243a:	4082      	lsls	r2, r0
 800243c:	055b      	lsls	r3, r3, #21
 800243e:	0312      	lsls	r2, r2, #12
 8002440:	2400      	movs	r4, #0
 8002442:	0b12      	lsrs	r2, r2, #12
 8002444:	0d5b      	lsrs	r3, r3, #21
 8002446:	e7f1      	b.n	800242c <__aeabi_ui2d+0x2c>
 8002448:	0000041e 	.word	0x0000041e

0800244c <__aeabi_d2f>:
 800244c:	0002      	movs	r2, r0
 800244e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002450:	004b      	lsls	r3, r1, #1
 8002452:	030d      	lsls	r5, r1, #12
 8002454:	0f40      	lsrs	r0, r0, #29
 8002456:	0d5b      	lsrs	r3, r3, #21
 8002458:	0fcc      	lsrs	r4, r1, #31
 800245a:	0a6d      	lsrs	r5, r5, #9
 800245c:	493a      	ldr	r1, [pc, #232]	; (8002548 <__aeabi_d2f+0xfc>)
 800245e:	4305      	orrs	r5, r0
 8002460:	1c58      	adds	r0, r3, #1
 8002462:	00d7      	lsls	r7, r2, #3
 8002464:	4208      	tst	r0, r1
 8002466:	d00a      	beq.n	800247e <__aeabi_d2f+0x32>
 8002468:	4938      	ldr	r1, [pc, #224]	; (800254c <__aeabi_d2f+0x100>)
 800246a:	1859      	adds	r1, r3, r1
 800246c:	29fe      	cmp	r1, #254	; 0xfe
 800246e:	dd16      	ble.n	800249e <__aeabi_d2f+0x52>
 8002470:	20ff      	movs	r0, #255	; 0xff
 8002472:	2200      	movs	r2, #0
 8002474:	05c0      	lsls	r0, r0, #23
 8002476:	4310      	orrs	r0, r2
 8002478:	07e4      	lsls	r4, r4, #31
 800247a:	4320      	orrs	r0, r4
 800247c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247e:	2b00      	cmp	r3, #0
 8002480:	d106      	bne.n	8002490 <__aeabi_d2f+0x44>
 8002482:	433d      	orrs	r5, r7
 8002484:	d026      	beq.n	80024d4 <__aeabi_d2f+0x88>
 8002486:	2205      	movs	r2, #5
 8002488:	0192      	lsls	r2, r2, #6
 800248a:	0a52      	lsrs	r2, r2, #9
 800248c:	b2d8      	uxtb	r0, r3
 800248e:	e7f1      	b.n	8002474 <__aeabi_d2f+0x28>
 8002490:	432f      	orrs	r7, r5
 8002492:	d0ed      	beq.n	8002470 <__aeabi_d2f+0x24>
 8002494:	2280      	movs	r2, #128	; 0x80
 8002496:	03d2      	lsls	r2, r2, #15
 8002498:	20ff      	movs	r0, #255	; 0xff
 800249a:	432a      	orrs	r2, r5
 800249c:	e7ea      	b.n	8002474 <__aeabi_d2f+0x28>
 800249e:	2900      	cmp	r1, #0
 80024a0:	dd1b      	ble.n	80024da <__aeabi_d2f+0x8e>
 80024a2:	0192      	lsls	r2, r2, #6
 80024a4:	1e50      	subs	r0, r2, #1
 80024a6:	4182      	sbcs	r2, r0
 80024a8:	00ed      	lsls	r5, r5, #3
 80024aa:	0f7f      	lsrs	r7, r7, #29
 80024ac:	432a      	orrs	r2, r5
 80024ae:	433a      	orrs	r2, r7
 80024b0:	0753      	lsls	r3, r2, #29
 80024b2:	d047      	beq.n	8002544 <__aeabi_d2f+0xf8>
 80024b4:	230f      	movs	r3, #15
 80024b6:	4013      	ands	r3, r2
 80024b8:	2b04      	cmp	r3, #4
 80024ba:	d000      	beq.n	80024be <__aeabi_d2f+0x72>
 80024bc:	3204      	adds	r2, #4
 80024be:	2380      	movs	r3, #128	; 0x80
 80024c0:	04db      	lsls	r3, r3, #19
 80024c2:	4013      	ands	r3, r2
 80024c4:	d03e      	beq.n	8002544 <__aeabi_d2f+0xf8>
 80024c6:	1c48      	adds	r0, r1, #1
 80024c8:	29fe      	cmp	r1, #254	; 0xfe
 80024ca:	d0d1      	beq.n	8002470 <__aeabi_d2f+0x24>
 80024cc:	0192      	lsls	r2, r2, #6
 80024ce:	0a52      	lsrs	r2, r2, #9
 80024d0:	b2c0      	uxtb	r0, r0
 80024d2:	e7cf      	b.n	8002474 <__aeabi_d2f+0x28>
 80024d4:	2000      	movs	r0, #0
 80024d6:	2200      	movs	r2, #0
 80024d8:	e7cc      	b.n	8002474 <__aeabi_d2f+0x28>
 80024da:	000a      	movs	r2, r1
 80024dc:	3217      	adds	r2, #23
 80024de:	db2f      	blt.n	8002540 <__aeabi_d2f+0xf4>
 80024e0:	2680      	movs	r6, #128	; 0x80
 80024e2:	0436      	lsls	r6, r6, #16
 80024e4:	432e      	orrs	r6, r5
 80024e6:	251e      	movs	r5, #30
 80024e8:	1a6d      	subs	r5, r5, r1
 80024ea:	2d1f      	cmp	r5, #31
 80024ec:	dd11      	ble.n	8002512 <__aeabi_d2f+0xc6>
 80024ee:	2202      	movs	r2, #2
 80024f0:	4252      	negs	r2, r2
 80024f2:	1a52      	subs	r2, r2, r1
 80024f4:	0031      	movs	r1, r6
 80024f6:	40d1      	lsrs	r1, r2
 80024f8:	2d20      	cmp	r5, #32
 80024fa:	d004      	beq.n	8002506 <__aeabi_d2f+0xba>
 80024fc:	4a14      	ldr	r2, [pc, #80]	; (8002550 <__aeabi_d2f+0x104>)
 80024fe:	4694      	mov	ip, r2
 8002500:	4463      	add	r3, ip
 8002502:	409e      	lsls	r6, r3
 8002504:	4337      	orrs	r7, r6
 8002506:	003a      	movs	r2, r7
 8002508:	1e53      	subs	r3, r2, #1
 800250a:	419a      	sbcs	r2, r3
 800250c:	430a      	orrs	r2, r1
 800250e:	2100      	movs	r1, #0
 8002510:	e7ce      	b.n	80024b0 <__aeabi_d2f+0x64>
 8002512:	4a10      	ldr	r2, [pc, #64]	; (8002554 <__aeabi_d2f+0x108>)
 8002514:	0038      	movs	r0, r7
 8002516:	4694      	mov	ip, r2
 8002518:	4463      	add	r3, ip
 800251a:	4098      	lsls	r0, r3
 800251c:	003a      	movs	r2, r7
 800251e:	1e41      	subs	r1, r0, #1
 8002520:	4188      	sbcs	r0, r1
 8002522:	409e      	lsls	r6, r3
 8002524:	40ea      	lsrs	r2, r5
 8002526:	4330      	orrs	r0, r6
 8002528:	4302      	orrs	r2, r0
 800252a:	2100      	movs	r1, #0
 800252c:	0753      	lsls	r3, r2, #29
 800252e:	d1c1      	bne.n	80024b4 <__aeabi_d2f+0x68>
 8002530:	2180      	movs	r1, #128	; 0x80
 8002532:	0013      	movs	r3, r2
 8002534:	04c9      	lsls	r1, r1, #19
 8002536:	2001      	movs	r0, #1
 8002538:	400b      	ands	r3, r1
 800253a:	420a      	tst	r2, r1
 800253c:	d1c6      	bne.n	80024cc <__aeabi_d2f+0x80>
 800253e:	e7a3      	b.n	8002488 <__aeabi_d2f+0x3c>
 8002540:	2300      	movs	r3, #0
 8002542:	e7a0      	b.n	8002486 <__aeabi_d2f+0x3a>
 8002544:	000b      	movs	r3, r1
 8002546:	e79f      	b.n	8002488 <__aeabi_d2f+0x3c>
 8002548:	000007fe 	.word	0x000007fe
 800254c:	fffffc80 	.word	0xfffffc80
 8002550:	fffffca2 	.word	0xfffffca2
 8002554:	fffffc82 	.word	0xfffffc82

08002558 <__clzsi2>:
 8002558:	211c      	movs	r1, #28
 800255a:	2301      	movs	r3, #1
 800255c:	041b      	lsls	r3, r3, #16
 800255e:	4298      	cmp	r0, r3
 8002560:	d301      	bcc.n	8002566 <__clzsi2+0xe>
 8002562:	0c00      	lsrs	r0, r0, #16
 8002564:	3910      	subs	r1, #16
 8002566:	0a1b      	lsrs	r3, r3, #8
 8002568:	4298      	cmp	r0, r3
 800256a:	d301      	bcc.n	8002570 <__clzsi2+0x18>
 800256c:	0a00      	lsrs	r0, r0, #8
 800256e:	3908      	subs	r1, #8
 8002570:	091b      	lsrs	r3, r3, #4
 8002572:	4298      	cmp	r0, r3
 8002574:	d301      	bcc.n	800257a <__clzsi2+0x22>
 8002576:	0900      	lsrs	r0, r0, #4
 8002578:	3904      	subs	r1, #4
 800257a:	a202      	add	r2, pc, #8	; (adr r2, 8002584 <__clzsi2+0x2c>)
 800257c:	5c10      	ldrb	r0, [r2, r0]
 800257e:	1840      	adds	r0, r0, r1
 8002580:	4770      	bx	lr
 8002582:	46c0      	nop			; (mov r8, r8)
 8002584:	02020304 	.word	0x02020304
 8002588:	01010101 	.word	0x01010101
	...

08002594 <__clzdi2>:
 8002594:	b510      	push	{r4, lr}
 8002596:	2900      	cmp	r1, #0
 8002598:	d103      	bne.n	80025a2 <__clzdi2+0xe>
 800259a:	f7ff ffdd 	bl	8002558 <__clzsi2>
 800259e:	3020      	adds	r0, #32
 80025a0:	e002      	b.n	80025a8 <__clzdi2+0x14>
 80025a2:	0008      	movs	r0, r1
 80025a4:	f7ff ffd8 	bl	8002558 <__clzsi2>
 80025a8:	bd10      	pop	{r4, pc}
 80025aa:	46c0      	nop			; (mov r8, r8)

080025ac <AHT20_Master_Transmit>:
 */

#include "AHT20.h"

HAL_StatusTypeDef AHT20_Master_Transmit(uint8_t *data, uint16_t size)
{
 80025ac:	b5b0      	push	{r4, r5, r7, lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af02      	add	r7, sp, #8
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	000a      	movs	r2, r1
 80025b6:	1cbb      	adds	r3, r7, #2
 80025b8:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef status;
	status = HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDR, data, size, HAL_MAX_DELAY);
 80025ba:	250f      	movs	r5, #15
 80025bc:	197c      	adds	r4, r7, r5
 80025be:	1cbb      	adds	r3, r7, #2
 80025c0:	8819      	ldrh	r1, [r3, #0]
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	4807      	ldr	r0, [pc, #28]	; (80025e4 <AHT20_Master_Transmit+0x38>)
 80025c6:	2301      	movs	r3, #1
 80025c8:	425b      	negs	r3, r3
 80025ca:	9300      	str	r3, [sp, #0]
 80025cc:	000b      	movs	r3, r1
 80025ce:	2170      	movs	r1, #112	; 0x70
 80025d0:	f002 fe4e 	bl	8005270 <HAL_I2C_Master_Transmit>
 80025d4:	0003      	movs	r3, r0
 80025d6:	7023      	strb	r3, [r4, #0]

	return status;
 80025d8:	197b      	adds	r3, r7, r5
 80025da:	781b      	ldrb	r3, [r3, #0]
}
 80025dc:	0018      	movs	r0, r3
 80025de:	46bd      	mov	sp, r7
 80025e0:	b004      	add	sp, #16
 80025e2:	bdb0      	pop	{r4, r5, r7, pc}
 80025e4:	2000029c 	.word	0x2000029c

080025e8 <AHT20_Master_Receive>:

HAL_StatusTypeDef AHT20_Master_Receive(uint8_t *data, uint16_t size)
{
 80025e8:	b5b0      	push	{r4, r5, r7, lr}
 80025ea:	b086      	sub	sp, #24
 80025ec:	af02      	add	r7, sp, #8
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	000a      	movs	r2, r1
 80025f2:	1cbb      	adds	r3, r7, #2
 80025f4:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef status;
	status = HAL_I2C_Master_Receive(&hi2c1, AHT20_READ_ADDR, data, size, HAL_MAX_DELAY);
 80025f6:	250f      	movs	r5, #15
 80025f8:	197c      	adds	r4, r7, r5
 80025fa:	1cbb      	adds	r3, r7, #2
 80025fc:	8819      	ldrh	r1, [r3, #0]
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	4807      	ldr	r0, [pc, #28]	; (8002620 <AHT20_Master_Receive+0x38>)
 8002602:	2301      	movs	r3, #1
 8002604:	425b      	negs	r3, r3
 8002606:	9300      	str	r3, [sp, #0]
 8002608:	000b      	movs	r3, r1
 800260a:	2171      	movs	r1, #113	; 0x71
 800260c:	f002 ff38 	bl	8005480 <HAL_I2C_Master_Receive>
 8002610:	0003      	movs	r3, r0
 8002612:	7023      	strb	r3, [r4, #0]

	return status;
 8002614:	197b      	adds	r3, r7, r5
 8002616:	781b      	ldrb	r3, [r3, #0]
}
 8002618:	0018      	movs	r0, r3
 800261a:	46bd      	mov	sp, r7
 800261c:	b004      	add	sp, #16
 800261e:	bdb0      	pop	{r4, r5, r7, pc}
 8002620:	2000029c 	.word	0x2000029c

08002624 <AHT20_Init>:

	return read_value;
}

void AHT20_Init()
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
	uint8_t init_cmd[] = {0xBE, 0x08, 0x00};
 800262a:	1d3b      	adds	r3, r7, #4
 800262c:	4a19      	ldr	r2, [pc, #100]	; (8002694 <AHT20_Init+0x70>)
 800262e:	8811      	ldrh	r1, [r2, #0]
 8002630:	8019      	strh	r1, [r3, #0]
 8002632:	7892      	ldrb	r2, [r2, #2]
 8002634:	709a      	strb	r2, [r3, #2]
	if (AHT20_Master_Transmit(init_cmd, sizeof(init_cmd)) != HAL_OK)
 8002636:	1d3b      	adds	r3, r7, #4
 8002638:	2103      	movs	r1, #3
 800263a:	0018      	movs	r0, r3
 800263c:	f7ff ffb6 	bl	80025ac <AHT20_Master_Transmit>
 8002640:	1e03      	subs	r3, r0, #0
 8002642:	d004      	beq.n	800264e <AHT20_Init+0x2a>
	{
		printf("AHT20 initialisation error\n");
 8002644:	4b14      	ldr	r3, [pc, #80]	; (8002698 <AHT20_Init+0x74>)
 8002646:	0018      	movs	r0, r3
 8002648:	f008 fc7e 	bl	800af48 <puts>
		else
		{
			printf("AHT20 not calibrated\n");
		}
	}
}
 800264c:	e01d      	b.n	800268a <AHT20_Init+0x66>
		printf("AHT20 initialised\n");
 800264e:	4b13      	ldr	r3, [pc, #76]	; (800269c <AHT20_Init+0x78>)
 8002650:	0018      	movs	r0, r3
 8002652:	f008 fc79 	bl	800af48 <puts>
		uint8_t value = 0x00;
 8002656:	1cfb      	adds	r3, r7, #3
 8002658:	2200      	movs	r2, #0
 800265a:	701a      	strb	r2, [r3, #0]
		HAL_Delay(10);
 800265c:	200a      	movs	r0, #10
 800265e:	f001 fc35 	bl	8003ecc <HAL_Delay>
		AHT20_Master_Receive(&value, sizeof(value));
 8002662:	1cfb      	adds	r3, r7, #3
 8002664:	2101      	movs	r1, #1
 8002666:	0018      	movs	r0, r3
 8002668:	f7ff ffbe 	bl	80025e8 <AHT20_Master_Receive>
		if ((value & 0x08) != 0x00) // check calibration bit
 800266c:	1cfb      	adds	r3, r7, #3
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	001a      	movs	r2, r3
 8002672:	2308      	movs	r3, #8
 8002674:	4013      	ands	r3, r2
 8002676:	d004      	beq.n	8002682 <AHT20_Init+0x5e>
			printf("AHT20 calibrated\n");
 8002678:	4b09      	ldr	r3, [pc, #36]	; (80026a0 <AHT20_Init+0x7c>)
 800267a:	0018      	movs	r0, r3
 800267c:	f008 fc64 	bl	800af48 <puts>
}
 8002680:	e003      	b.n	800268a <AHT20_Init+0x66>
			printf("AHT20 not calibrated\n");
 8002682:	4b08      	ldr	r3, [pc, #32]	; (80026a4 <AHT20_Init+0x80>)
 8002684:	0018      	movs	r0, r3
 8002686:	f008 fc5f 	bl	800af48 <puts>
}
 800268a:	46c0      	nop			; (mov r8, r8)
 800268c:	46bd      	mov	sp, r7
 800268e:	b002      	add	sp, #8
 8002690:	bd80      	pop	{r7, pc}
 8002692:	46c0      	nop			; (mov r8, r8)
 8002694:	0800dcfc 	.word	0x0800dcfc
 8002698:	0800dca0 	.word	0x0800dca0
 800269c:	0800dcbc 	.word	0x0800dcbc
 80026a0:	0800dcd0 	.word	0x0800dcd0
 80026a4:	0800dce4 	.word	0x0800dce4

080026a8 <NEO6_ReceiveUartChar>:
  /* done */
  return token;
}

void NEO6_ReceiveUartChar(NEO6_State *GpsStateHandler)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
	uint8_t TempHead;

	TempHead = (GpsStateHandler->UartBufferHead + 1) % GPS_UART_BUFFER_SIZE;
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	2382      	movs	r3, #130	; 0x82
 80026b4:	005b      	lsls	r3, r3, #1
 80026b6:	5cd3      	ldrb	r3, [r2, r3]
 80026b8:	3301      	adds	r3, #1
 80026ba:	4a2b      	ldr	r2, [pc, #172]	; (8002768 <NEO6_ReceiveUartChar+0xc0>)
 80026bc:	4013      	ands	r3, r2
 80026be:	d503      	bpl.n	80026c8 <NEO6_ReceiveUartChar+0x20>
 80026c0:	3b01      	subs	r3, #1
 80026c2:	4a2a      	ldr	r2, [pc, #168]	; (800276c <NEO6_ReceiveUartChar+0xc4>)
 80026c4:	4313      	orrs	r3, r2
 80026c6:	3301      	adds	r3, #1
 80026c8:	001a      	movs	r2, r3
 80026ca:	200f      	movs	r0, #15
 80026cc:	183b      	adds	r3, r7, r0
 80026ce:	701a      	strb	r2, [r3, #0]

	if( TempHead == GpsStateHandler->UartBufferTail) // No room for new data
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	2306      	movs	r3, #6
 80026d4:	33ff      	adds	r3, #255	; 0xff
 80026d6:	5cd3      	ldrb	r3, [r2, r3]
 80026d8:	183a      	adds	r2, r7, r0
 80026da:	7812      	ldrb	r2, [r2, #0]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d038      	beq.n	8002752 <NEO6_ReceiveUartChar+0xaa>
		// Error handle?
		//
	}
	else
	{
		if(UartReceivedChar == 13)
 80026e0:	4b23      	ldr	r3, [pc, #140]	; (8002770 <NEO6_ReceiveUartChar+0xc8>)
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	2b0d      	cmp	r3, #13
 80026e8:	d119      	bne.n	800271e <NEO6_ReceiveUartChar+0x76>
		{
			GpsStateHandler->UartBufferLines++;
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	2383      	movs	r3, #131	; 0x83
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	5cd3      	ldrb	r3, [r2, r3]
 80026f2:	3301      	adds	r3, #1
 80026f4:	b2d9      	uxtb	r1, r3
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	2383      	movs	r3, #131	; 0x83
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	54d1      	strb	r1, [r2, r3]
			GpsStateHandler->UartBufferHead = TempHead;
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	1839      	adds	r1, r7, r0
 8002702:	2382      	movs	r3, #130	; 0x82
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	7809      	ldrb	r1, [r1, #0]
 8002708:	54d1      	strb	r1, [r2, r3]
			GpsStateHandler->UartBuffer[TempHead] = UartReceivedChar;
 800270a:	183b      	adds	r3, r7, r0
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	4a18      	ldr	r2, [pc, #96]	; (8002770 <NEO6_ReceiveUartChar+0xc8>)
 8002710:	7812      	ldrb	r2, [r2, #0]
 8002712:	b2d1      	uxtb	r1, r2
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	18d3      	adds	r3, r2, r3
 8002718:	1c0a      	adds	r2, r1, #0
 800271a:	711a      	strb	r2, [r3, #4]
 800271c:	e019      	b.n	8002752 <NEO6_ReceiveUartChar+0xaa>
		}
		else if((UartReceivedChar == 0) || (UartReceivedChar == 10))
 800271e:	4b14      	ldr	r3, [pc, #80]	; (8002770 <NEO6_ReceiveUartChar+0xc8>)
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b00      	cmp	r3, #0
 8002726:	d014      	beq.n	8002752 <NEO6_ReceiveUartChar+0xaa>
 8002728:	4b11      	ldr	r3, [pc, #68]	; (8002770 <NEO6_ReceiveUartChar+0xc8>)
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b0a      	cmp	r3, #10
 8002730:	d00f      	beq.n	8002752 <NEO6_ReceiveUartChar+0xaa>
		{
			// Ignore byte 0 and 10 (LF char)
		}
		else
		{
			GpsStateHandler->UartBufferHead = TempHead;
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	200f      	movs	r0, #15
 8002736:	1839      	adds	r1, r7, r0
 8002738:	2382      	movs	r3, #130	; 0x82
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	7809      	ldrb	r1, [r1, #0]
 800273e:	54d1      	strb	r1, [r2, r3]
			GpsStateHandler->UartBuffer[TempHead] = UartReceivedChar;
 8002740:	183b      	adds	r3, r7, r0
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	4a0a      	ldr	r2, [pc, #40]	; (8002770 <NEO6_ReceiveUartChar+0xc8>)
 8002746:	7812      	ldrb	r2, [r2, #0]
 8002748:	b2d1      	uxtb	r1, r2
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	18d3      	adds	r3, r2, r3
 800274e:	1c0a      	adds	r2, r1, #0
 8002750:	711a      	strb	r2, [r3, #4]
		}

	}

	HAL_UART_Receive_IT(GpsStateHandler->neo6_huart, (uint8_t*)&UartReceivedChar, 1);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4906      	ldr	r1, [pc, #24]	; (8002770 <NEO6_ReceiveUartChar+0xc8>)
 8002758:	2201      	movs	r2, #1
 800275a:	0018      	movs	r0, r3
 800275c:	f005 faa4 	bl	8007ca8 <HAL_UART_Receive_IT>
}
 8002760:	46c0      	nop			; (mov r8, r8)
 8002762:	46bd      	mov	sp, r7
 8002764:	b004      	add	sp, #16
 8002766:	bd80      	pop	{r7, pc}
 8002768:	800000ff 	.word	0x800000ff
 800276c:	ffffff00 	.word	0xffffff00
 8002770:	200001f4 	.word	0x200001f4

08002774 <NEO6_Init>:
		NEO6_ParseLine(GpsStateHandler);
	}
}

void NEO6_Init(NEO6_State *GpsStateHandler, UART_HandleTypeDef *huart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
	GpsStateHandler->neo6_huart = huart;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	601a      	str	r2, [r3, #0]
	GpsStateHandler->UartBufferHead = 0;
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	2382      	movs	r3, #130	; 0x82
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	2100      	movs	r1, #0
 800278c:	54d1      	strb	r1, [r2, r3]
	GpsStateHandler->UartBufferTail = 0;
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	2306      	movs	r3, #6
 8002792:	33ff      	adds	r3, #255	; 0xff
 8002794:	2100      	movs	r1, #0
 8002796:	54d1      	strb	r1, [r2, r3]
	GpsStateHandler->UartBufferLines = 0;
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	2383      	movs	r3, #131	; 0x83
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	2100      	movs	r1, #0
 80027a0:	54d1      	strb	r1, [r2, r3]

	GpsStateHandler->Hour = 0;
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	2388      	movs	r3, #136	; 0x88
 80027a6:	33ff      	adds	r3, #255	; 0xff
 80027a8:	2100      	movs	r1, #0
 80027aa:	54d1      	strb	r1, [r2, r3]
	GpsStateHandler->Minute = 0;
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	23c4      	movs	r3, #196	; 0xc4
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	2100      	movs	r1, #0
 80027b4:	54d1      	strb	r1, [r2, r3]
	GpsStateHandler->Second = 0;
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	238a      	movs	r3, #138	; 0x8a
 80027ba:	33ff      	adds	r3, #255	; 0xff
 80027bc:	2100      	movs	r1, #0
 80027be:	54d1      	strb	r1, [r2, r3]
	GpsStateHandler->Day = 0;
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	23c5      	movs	r3, #197	; 0xc5
 80027c4:	005b      	lsls	r3, r3, #1
 80027c6:	2100      	movs	r1, #0
 80027c8:	54d1      	strb	r1, [r2, r3]
	GpsStateHandler->Month = 0;
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	238c      	movs	r3, #140	; 0x8c
 80027ce:	33ff      	adds	r3, #255	; 0xff
 80027d0:	2100      	movs	r1, #0
 80027d2:	54d1      	strb	r1, [r2, r3]
	GpsStateHandler->Year = 0;
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	23c6      	movs	r3, #198	; 0xc6
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	2100      	movs	r1, #0
 80027dc:	54d1      	strb	r1, [r2, r3]

	GpsStateHandler->Latitude = 0;
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	23c8      	movs	r3, #200	; 0xc8
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	18d1      	adds	r1, r2, r3
 80027e6:	2200      	movs	r2, #0
 80027e8:	2300      	movs	r3, #0
 80027ea:	600a      	str	r2, [r1, #0]
 80027ec:	604b      	str	r3, [r1, #4]
	GpsStateHandler->LatitudeDirection = '0';
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	23cc      	movs	r3, #204	; 0xcc
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	2130      	movs	r1, #48	; 0x30
 80027f6:	54d1      	strb	r1, [r2, r3]
	GpsStateHandler->Longitude = 0;
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	23d0      	movs	r3, #208	; 0xd0
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	18d1      	adds	r1, r2, r3
 8002800:	2200      	movs	r2, #0
 8002802:	2300      	movs	r3, #0
 8002804:	600a      	str	r2, [r1, #0]
 8002806:	604b      	str	r3, [r1, #4]
	GpsStateHandler->LongitudeDirection = '0';
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	23d4      	movs	r3, #212	; 0xd4
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	2130      	movs	r1, #48	; 0x30
 8002810:	54d1      	strb	r1, [r2, r3]

	GpsStateHandler->SpeedKilometers = 0;
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	23e0      	movs	r3, #224	; 0xe0
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	18d1      	adds	r1, r2, r3
 800281a:	2200      	movs	r2, #0
 800281c:	2300      	movs	r3, #0
 800281e:	600a      	str	r2, [r1, #0]
 8002820:	604b      	str	r3, [r1, #4]
	GpsStateHandler->SpeedKnots = 0;
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	23dc      	movs	r3, #220	; 0xdc
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	18d1      	adds	r1, r2, r3
 800282a:	2200      	movs	r2, #0
 800282c:	2300      	movs	r3, #0
 800282e:	600a      	str	r2, [r1, #0]
 8002830:	604b      	str	r3, [r1, #4]

	GpsStateHandler->SatelitesNumber = 0;
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	23e4      	movs	r3, #228	; 0xe4
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	2100      	movs	r1, #0
 800283a:	54d1      	strb	r1, [r2, r3]
	GpsStateHandler->Quality = 0;
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	23ca      	movs	r3, #202	; 0xca
 8002840:	33ff      	adds	r3, #255	; 0xff
 8002842:	2100      	movs	r1, #0
 8002844:	54d1      	strb	r1, [r2, r3]
	GpsStateHandler->Dop = 0;
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	23e8      	movs	r3, #232	; 0xe8
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	18d1      	adds	r1, r2, r3
 800284e:	2200      	movs	r2, #0
 8002850:	2300      	movs	r3, #0
 8002852:	600a      	str	r2, [r1, #0]
 8002854:	604b      	str	r3, [r1, #4]
	GpsStateHandler->Hdop = 0;
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	23ec      	movs	r3, #236	; 0xec
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	18d1      	adds	r1, r2, r3
 800285e:	2200      	movs	r2, #0
 8002860:	2300      	movs	r3, #0
 8002862:	600a      	str	r2, [r1, #0]
 8002864:	604b      	str	r3, [r1, #4]
	GpsStateHandler->Vdop = 0;
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	23f0      	movs	r3, #240	; 0xf0
 800286a:	005b      	lsls	r3, r3, #1
 800286c:	18d1      	adds	r1, r2, r3
 800286e:	2200      	movs	r2, #0
 8002870:	2300      	movs	r3, #0
 8002872:	600a      	str	r2, [r1, #0]
 8002874:	604b      	str	r3, [r1, #4]

	HAL_UART_Receive_IT(GpsStateHandler->neo6_huart, (uint8_t*)&UartReceivedChar, 1);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4904      	ldr	r1, [pc, #16]	; (800288c <NEO6_Init+0x118>)
 800287c:	2201      	movs	r2, #1
 800287e:	0018      	movs	r0, r3
 8002880:	f005 fa12 	bl	8007ca8 <HAL_UART_Receive_IT>
}
 8002884:	46c0      	nop			; (mov r8, r8)
 8002886:	46bd      	mov	sp, r7
 8002888:	b002      	add	sp, #8
 800288a:	bd80      	pop	{r7, pc}
 800288c:	200001f4 	.word	0x200001f4

08002890 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002896:	003b      	movs	r3, r7
 8002898:	0018      	movs	r0, r3
 800289a:	2308      	movs	r3, #8
 800289c:	001a      	movs	r2, r3
 800289e:	2100      	movs	r1, #0
 80028a0:	f008 fc6e 	bl	800b180 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80028a4:	4b2a      	ldr	r3, [pc, #168]	; (8002950 <MX_ADC_Init+0xc0>)
 80028a6:	4a2b      	ldr	r2, [pc, #172]	; (8002954 <MX_ADC_Init+0xc4>)
 80028a8:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80028aa:	4b29      	ldr	r3, [pc, #164]	; (8002950 <MX_ADC_Init+0xc0>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80028b0:	4b27      	ldr	r3, [pc, #156]	; (8002950 <MX_ADC_Init+0xc0>)
 80028b2:	2280      	movs	r2, #128	; 0x80
 80028b4:	05d2      	lsls	r2, r2, #23
 80028b6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80028b8:	4b25      	ldr	r3, [pc, #148]	; (8002950 <MX_ADC_Init+0xc0>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 80028be:	4b24      	ldr	r3, [pc, #144]	; (8002950 <MX_ADC_Init+0xc0>)
 80028c0:	2207      	movs	r2, #7
 80028c2:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80028c4:	4b22      	ldr	r3, [pc, #136]	; (8002950 <MX_ADC_Init+0xc0>)
 80028c6:	2201      	movs	r2, #1
 80028c8:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80028ca:	4b21      	ldr	r3, [pc, #132]	; (8002950 <MX_ADC_Init+0xc0>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 80028d0:	4b1f      	ldr	r3, [pc, #124]	; (8002950 <MX_ADC_Init+0xc0>)
 80028d2:	2220      	movs	r2, #32
 80028d4:	2101      	movs	r1, #1
 80028d6:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80028d8:	4b1d      	ldr	r3, [pc, #116]	; (8002950 <MX_ADC_Init+0xc0>)
 80028da:	2221      	movs	r2, #33	; 0x21
 80028dc:	2100      	movs	r1, #0
 80028de:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80028e0:	4b1b      	ldr	r3, [pc, #108]	; (8002950 <MX_ADC_Init+0xc0>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80028e6:	4b1a      	ldr	r3, [pc, #104]	; (8002950 <MX_ADC_Init+0xc0>)
 80028e8:	22c2      	movs	r2, #194	; 0xc2
 80028ea:	32ff      	adds	r2, #255	; 0xff
 80028ec:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 80028ee:	4b18      	ldr	r3, [pc, #96]	; (8002950 <MX_ADC_Init+0xc0>)
 80028f0:	222c      	movs	r2, #44	; 0x2c
 80028f2:	2101      	movs	r1, #1
 80028f4:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80028f6:	4b16      	ldr	r3, [pc, #88]	; (8002950 <MX_ADC_Init+0xc0>)
 80028f8:	2204      	movs	r2, #4
 80028fa:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80028fc:	4b14      	ldr	r3, [pc, #80]	; (8002950 <MX_ADC_Init+0xc0>)
 80028fe:	2200      	movs	r2, #0
 8002900:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002902:	4b13      	ldr	r3, [pc, #76]	; (8002950 <MX_ADC_Init+0xc0>)
 8002904:	2200      	movs	r2, #0
 8002906:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8002908:	4b11      	ldr	r3, [pc, #68]	; (8002950 <MX_ADC_Init+0xc0>)
 800290a:	2200      	movs	r2, #0
 800290c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800290e:	4b10      	ldr	r3, [pc, #64]	; (8002950 <MX_ADC_Init+0xc0>)
 8002910:	2200      	movs	r2, #0
 8002912:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002914:	4b0e      	ldr	r3, [pc, #56]	; (8002950 <MX_ADC_Init+0xc0>)
 8002916:	0018      	movs	r0, r3
 8002918:	f001 fafc 	bl	8003f14 <HAL_ADC_Init>
 800291c:	1e03      	subs	r3, r0, #0
 800291e:	d001      	beq.n	8002924 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8002920:	f000 fad8 	bl	8002ed4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002924:	003b      	movs	r3, r7
 8002926:	2201      	movs	r2, #1
 8002928:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800292a:	003b      	movs	r3, r7
 800292c:	2280      	movs	r2, #128	; 0x80
 800292e:	0152      	lsls	r2, r2, #5
 8002930:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002932:	003a      	movs	r2, r7
 8002934:	4b06      	ldr	r3, [pc, #24]	; (8002950 <MX_ADC_Init+0xc0>)
 8002936:	0011      	movs	r1, r2
 8002938:	0018      	movs	r0, r3
 800293a:	f001 fcf1 	bl	8004320 <HAL_ADC_ConfigChannel>
 800293e:	1e03      	subs	r3, r0, #0
 8002940:	d001      	beq.n	8002946 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8002942:	f000 fac7 	bl	8002ed4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002946:	46c0      	nop			; (mov r8, r8)
 8002948:	46bd      	mov	sp, r7
 800294a:	b002      	add	sp, #8
 800294c:	bd80      	pop	{r7, pc}
 800294e:	46c0      	nop			; (mov r8, r8)
 8002950:	200001f8 	.word	0x200001f8
 8002954:	40012400 	.word	0x40012400

08002958 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002958:	b590      	push	{r4, r7, lr}
 800295a:	b089      	sub	sp, #36	; 0x24
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002960:	240c      	movs	r4, #12
 8002962:	193b      	adds	r3, r7, r4
 8002964:	0018      	movs	r0, r3
 8002966:	2314      	movs	r3, #20
 8002968:	001a      	movs	r2, r3
 800296a:	2100      	movs	r1, #0
 800296c:	f008 fc08 	bl	800b180 <memset>
  if(adcHandle->Instance==ADC1)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a2a      	ldr	r2, [pc, #168]	; (8002a20 <HAL_ADC_MspInit+0xc8>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d14d      	bne.n	8002a16 <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800297a:	4b2a      	ldr	r3, [pc, #168]	; (8002a24 <HAL_ADC_MspInit+0xcc>)
 800297c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800297e:	4b29      	ldr	r3, [pc, #164]	; (8002a24 <HAL_ADC_MspInit+0xcc>)
 8002980:	2180      	movs	r1, #128	; 0x80
 8002982:	0089      	lsls	r1, r1, #2
 8002984:	430a      	orrs	r2, r1
 8002986:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002988:	4b26      	ldr	r3, [pc, #152]	; (8002a24 <HAL_ADC_MspInit+0xcc>)
 800298a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800298c:	4b25      	ldr	r3, [pc, #148]	; (8002a24 <HAL_ADC_MspInit+0xcc>)
 800298e:	2101      	movs	r1, #1
 8002990:	430a      	orrs	r2, r1
 8002992:	62da      	str	r2, [r3, #44]	; 0x2c
 8002994:	4b23      	ldr	r3, [pc, #140]	; (8002a24 <HAL_ADC_MspInit+0xcc>)
 8002996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002998:	2201      	movs	r2, #1
 800299a:	4013      	ands	r3, r2
 800299c:	60bb      	str	r3, [r7, #8]
 800299e:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80029a0:	193b      	adds	r3, r7, r4
 80029a2:	2201      	movs	r2, #1
 80029a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029a6:	193b      	adds	r3, r7, r4
 80029a8:	2203      	movs	r2, #3
 80029aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ac:	193b      	adds	r3, r7, r4
 80029ae:	2200      	movs	r2, #0
 80029b0:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b2:	193a      	adds	r2, r7, r4
 80029b4:	23a0      	movs	r3, #160	; 0xa0
 80029b6:	05db      	lsls	r3, r3, #23
 80029b8:	0011      	movs	r1, r2
 80029ba:	0018      	movs	r0, r3
 80029bc:	f002 fa00 	bl	8004dc0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80029c0:	4b19      	ldr	r3, [pc, #100]	; (8002a28 <HAL_ADC_MspInit+0xd0>)
 80029c2:	4a1a      	ldr	r2, [pc, #104]	; (8002a2c <HAL_ADC_MspInit+0xd4>)
 80029c4:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 80029c6:	4b18      	ldr	r3, [pc, #96]	; (8002a28 <HAL_ADC_MspInit+0xd0>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029cc:	4b16      	ldr	r3, [pc, #88]	; (8002a28 <HAL_ADC_MspInit+0xd0>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80029d2:	4b15      	ldr	r3, [pc, #84]	; (8002a28 <HAL_ADC_MspInit+0xd0>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80029d8:	4b13      	ldr	r3, [pc, #76]	; (8002a28 <HAL_ADC_MspInit+0xd0>)
 80029da:	2280      	movs	r2, #128	; 0x80
 80029dc:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80029de:	4b12      	ldr	r3, [pc, #72]	; (8002a28 <HAL_ADC_MspInit+0xd0>)
 80029e0:	2280      	movs	r2, #128	; 0x80
 80029e2:	0092      	lsls	r2, r2, #2
 80029e4:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80029e6:	4b10      	ldr	r3, [pc, #64]	; (8002a28 <HAL_ADC_MspInit+0xd0>)
 80029e8:	2280      	movs	r2, #128	; 0x80
 80029ea:	0112      	lsls	r2, r2, #4
 80029ec:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80029ee:	4b0e      	ldr	r3, [pc, #56]	; (8002a28 <HAL_ADC_MspInit+0xd0>)
 80029f0:	2220      	movs	r2, #32
 80029f2:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80029f4:	4b0c      	ldr	r3, [pc, #48]	; (8002a28 <HAL_ADC_MspInit+0xd0>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80029fa:	4b0b      	ldr	r3, [pc, #44]	; (8002a28 <HAL_ADC_MspInit+0xd0>)
 80029fc:	0018      	movs	r0, r3
 80029fe:	f001 ff9d 	bl	800493c <HAL_DMA_Init>
 8002a02:	1e03      	subs	r3, r0, #0
 8002a04:	d001      	beq.n	8002a0a <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 8002a06:	f000 fa65 	bl	8002ed4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a06      	ldr	r2, [pc, #24]	; (8002a28 <HAL_ADC_MspInit+0xd0>)
 8002a0e:	64da      	str	r2, [r3, #76]	; 0x4c
 8002a10:	4b05      	ldr	r3, [pc, #20]	; (8002a28 <HAL_ADC_MspInit+0xd0>)
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002a16:	46c0      	nop			; (mov r8, r8)
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	b009      	add	sp, #36	; 0x24
 8002a1c:	bd90      	pop	{r4, r7, pc}
 8002a1e:	46c0      	nop			; (mov r8, r8)
 8002a20:	40012400 	.word	0x40012400
 8002a24:	40021000 	.word	0x40021000
 8002a28:	20000254 	.word	0x20000254
 8002a2c:	40020008 	.word	0x40020008

08002a30 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a36:	4b0c      	ldr	r3, [pc, #48]	; (8002a68 <MX_DMA_Init+0x38>)
 8002a38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a3a:	4b0b      	ldr	r3, [pc, #44]	; (8002a68 <MX_DMA_Init+0x38>)
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	631a      	str	r2, [r3, #48]	; 0x30
 8002a42:	4b09      	ldr	r3, [pc, #36]	; (8002a68 <MX_DMA_Init+0x38>)
 8002a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a46:	2201      	movs	r2, #1
 8002a48:	4013      	ands	r3, r2
 8002a4a:	607b      	str	r3, [r7, #4]
 8002a4c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002a4e:	2200      	movs	r2, #0
 8002a50:	2100      	movs	r1, #0
 8002a52:	2009      	movs	r0, #9
 8002a54:	f001 ff40 	bl	80048d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002a58:	2009      	movs	r0, #9
 8002a5a:	f001 ff52 	bl	8004902 <HAL_NVIC_EnableIRQ>

}
 8002a5e:	46c0      	nop			; (mov r8, r8)
 8002a60:	46bd      	mov	sp, r7
 8002a62:	b002      	add	sp, #8
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	46c0      	nop			; (mov r8, r8)
 8002a68:	40021000 	.word	0x40021000

08002a6c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002a6c:	b590      	push	{r4, r7, lr}
 8002a6e:	b089      	sub	sp, #36	; 0x24
 8002a70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a72:	240c      	movs	r4, #12
 8002a74:	193b      	adds	r3, r7, r4
 8002a76:	0018      	movs	r0, r3
 8002a78:	2314      	movs	r3, #20
 8002a7a:	001a      	movs	r2, r3
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	f008 fb7f 	bl	800b180 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a82:	4b3c      	ldr	r3, [pc, #240]	; (8002b74 <MX_GPIO_Init+0x108>)
 8002a84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a86:	4b3b      	ldr	r3, [pc, #236]	; (8002b74 <MX_GPIO_Init+0x108>)
 8002a88:	2101      	movs	r1, #1
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a8e:	4b39      	ldr	r3, [pc, #228]	; (8002b74 <MX_GPIO_Init+0x108>)
 8002a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a92:	2201      	movs	r2, #1
 8002a94:	4013      	ands	r3, r2
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a9a:	4b36      	ldr	r3, [pc, #216]	; (8002b74 <MX_GPIO_Init+0x108>)
 8002a9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a9e:	4b35      	ldr	r3, [pc, #212]	; (8002b74 <MX_GPIO_Init+0x108>)
 8002aa0:	2102      	movs	r1, #2
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	62da      	str	r2, [r3, #44]	; 0x2c
 8002aa6:	4b33      	ldr	r3, [pc, #204]	; (8002b74 <MX_GPIO_Init+0x108>)
 8002aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aaa:	2202      	movs	r2, #2
 8002aac:	4013      	ands	r3, r2
 8002aae:	607b      	str	r3, [r7, #4]
 8002ab0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NRF24_CSN_Pin|USER_LED_Pin|I2C_EN_Pin|GPS_EN_Pin
 8002ab2:	4931      	ldr	r1, [pc, #196]	; (8002b78 <MX_GPIO_Init+0x10c>)
 8002ab4:	23a0      	movs	r3, #160	; 0xa0
 8002ab6:	05db      	lsls	r3, r3, #23
 8002ab8:	2200      	movs	r2, #0
 8002aba:	0018      	movs	r0, r3
 8002abc:	f002 fafe 	bl	80050bc <HAL_GPIO_WritePin>
                          |ADC_EN_Pin|HEATER_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET);
 8002ac0:	4b2e      	ldr	r3, [pc, #184]	; (8002b7c <MX_GPIO_Init+0x110>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	2110      	movs	r1, #16
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	f002 faf8 	bl	80050bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin|USER_LED_Pin|I2C_EN_Pin|GPS_EN_Pin
 8002acc:	193b      	adds	r3, r7, r4
 8002ace:	4a2a      	ldr	r2, [pc, #168]	; (8002b78 <MX_GPIO_Init+0x10c>)
 8002ad0:	601a      	str	r2, [r3, #0]
                          |ADC_EN_Pin|HEATER_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ad2:	193b      	adds	r3, r7, r4
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad8:	193b      	adds	r3, r7, r4
 8002ada:	2200      	movs	r2, #0
 8002adc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ade:	193b      	adds	r3, r7, r4
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ae4:	193a      	adds	r2, r7, r4
 8002ae6:	23a0      	movs	r3, #160	; 0xa0
 8002ae8:	05db      	lsls	r3, r3, #23
 8002aea:	0011      	movs	r1, r2
 8002aec:	0018      	movs	r0, r3
 8002aee:	f002 f967 	bl	8004dc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8002af2:	193b      	adds	r3, r7, r4
 8002af4:	2280      	movs	r2, #128	; 0x80
 8002af6:	0092      	lsls	r2, r2, #2
 8002af8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002afa:	193b      	adds	r3, r7, r4
 8002afc:	2200      	movs	r2, #0
 8002afe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b00:	193b      	adds	r3, r7, r4
 8002b02:	2200      	movs	r2, #0
 8002b04:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002b06:	193a      	adds	r2, r7, r4
 8002b08:	23a0      	movs	r3, #160	; 0xa0
 8002b0a:	05db      	lsls	r3, r3, #23
 8002b0c:	0011      	movs	r1, r2
 8002b0e:	0018      	movs	r0, r3
 8002b10:	f002 f956 	bl	8004dc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin;
 8002b14:	193b      	adds	r3, r7, r4
 8002b16:	2210      	movs	r2, #16
 8002b18:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b1a:	193b      	adds	r3, r7, r4
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b20:	193b      	adds	r3, r7, r4
 8002b22:	2200      	movs	r2, #0
 8002b24:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b26:	193b      	adds	r3, r7, r4
 8002b28:	2200      	movs	r2, #0
 8002b2a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(NRF24_CE_GPIO_Port, &GPIO_InitStruct);
 8002b2c:	193b      	adds	r3, r7, r4
 8002b2e:	4a13      	ldr	r2, [pc, #76]	; (8002b7c <MX_GPIO_Init+0x110>)
 8002b30:	0019      	movs	r1, r3
 8002b32:	0010      	movs	r0, r2
 8002b34:	f002 f944 	bl	8004dc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8002b38:	0021      	movs	r1, r4
 8002b3a:	187b      	adds	r3, r7, r1
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b40:	187b      	adds	r3, r7, r1
 8002b42:	2288      	movs	r2, #136	; 0x88
 8002b44:	0352      	lsls	r2, r2, #13
 8002b46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b48:	187b      	adds	r3, r7, r1
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002b4e:	187b      	adds	r3, r7, r1
 8002b50:	4a0a      	ldr	r2, [pc, #40]	; (8002b7c <MX_GPIO_Init+0x110>)
 8002b52:	0019      	movs	r1, r3
 8002b54:	0010      	movs	r0, r2
 8002b56:	f002 f933 	bl	8004dc0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	2007      	movs	r0, #7
 8002b60:	f001 feba 	bl	80048d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002b64:	2007      	movs	r0, #7
 8002b66:	f001 fecc 	bl	8004902 <HAL_NVIC_EnableIRQ>

}
 8002b6a:	46c0      	nop			; (mov r8, r8)
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	b009      	add	sp, #36	; 0x24
 8002b70:	bd90      	pop	{r4, r7, pc}
 8002b72:	46c0      	nop			; (mov r8, r8)
 8002b74:	40021000 	.word	0x40021000
 8002b78:	00009d02 	.word	0x00009d02
 8002b7c:	50000400 	.word	0x50000400

08002b80 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b84:	4b1b      	ldr	r3, [pc, #108]	; (8002bf4 <MX_I2C1_Init+0x74>)
 8002b86:	4a1c      	ldr	r2, [pc, #112]	; (8002bf8 <MX_I2C1_Init+0x78>)
 8002b88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8002b8a:	4b1a      	ldr	r3, [pc, #104]	; (8002bf4 <MX_I2C1_Init+0x74>)
 8002b8c:	4a1b      	ldr	r2, [pc, #108]	; (8002bfc <MX_I2C1_Init+0x7c>)
 8002b8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002b90:	4b18      	ldr	r3, [pc, #96]	; (8002bf4 <MX_I2C1_Init+0x74>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b96:	4b17      	ldr	r3, [pc, #92]	; (8002bf4 <MX_I2C1_Init+0x74>)
 8002b98:	2201      	movs	r2, #1
 8002b9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b9c:	4b15      	ldr	r3, [pc, #84]	; (8002bf4 <MX_I2C1_Init+0x74>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002ba2:	4b14      	ldr	r3, [pc, #80]	; (8002bf4 <MX_I2C1_Init+0x74>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ba8:	4b12      	ldr	r3, [pc, #72]	; (8002bf4 <MX_I2C1_Init+0x74>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002bae:	4b11      	ldr	r3, [pc, #68]	; (8002bf4 <MX_I2C1_Init+0x74>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002bb4:	4b0f      	ldr	r3, [pc, #60]	; (8002bf4 <MX_I2C1_Init+0x74>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002bba:	4b0e      	ldr	r3, [pc, #56]	; (8002bf4 <MX_I2C1_Init+0x74>)
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	f002 fac1 	bl	8005144 <HAL_I2C_Init>
 8002bc2:	1e03      	subs	r3, r0, #0
 8002bc4:	d001      	beq.n	8002bca <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002bc6:	f000 f985 	bl	8002ed4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002bca:	4b0a      	ldr	r3, [pc, #40]	; (8002bf4 <MX_I2C1_Init+0x74>)
 8002bcc:	2100      	movs	r1, #0
 8002bce:	0018      	movs	r0, r3
 8002bd0:	f003 f814 	bl	8005bfc <HAL_I2CEx_ConfigAnalogFilter>
 8002bd4:	1e03      	subs	r3, r0, #0
 8002bd6:	d001      	beq.n	8002bdc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002bd8:	f000 f97c 	bl	8002ed4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002bdc:	4b05      	ldr	r3, [pc, #20]	; (8002bf4 <MX_I2C1_Init+0x74>)
 8002bde:	2100      	movs	r1, #0
 8002be0:	0018      	movs	r0, r3
 8002be2:	f003 f857 	bl	8005c94 <HAL_I2CEx_ConfigDigitalFilter>
 8002be6:	1e03      	subs	r3, r0, #0
 8002be8:	d001      	beq.n	8002bee <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002bea:	f000 f973 	bl	8002ed4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002bee:	46c0      	nop			; (mov r8, r8)
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	2000029c 	.word	0x2000029c
 8002bf8:	40005400 	.word	0x40005400
 8002bfc:	00707cbb 	.word	0x00707cbb

08002c00 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002c00:	b590      	push	{r4, r7, lr}
 8002c02:	b089      	sub	sp, #36	; 0x24
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c08:	240c      	movs	r4, #12
 8002c0a:	193b      	adds	r3, r7, r4
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	2314      	movs	r3, #20
 8002c10:	001a      	movs	r2, r3
 8002c12:	2100      	movs	r1, #0
 8002c14:	f008 fab4 	bl	800b180 <memset>
  if(i2cHandle->Instance==I2C1)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a17      	ldr	r2, [pc, #92]	; (8002c7c <HAL_I2C_MspInit+0x7c>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d128      	bne.n	8002c74 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c22:	4b17      	ldr	r3, [pc, #92]	; (8002c80 <HAL_I2C_MspInit+0x80>)
 8002c24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c26:	4b16      	ldr	r3, [pc, #88]	; (8002c80 <HAL_I2C_MspInit+0x80>)
 8002c28:	2102      	movs	r1, #2
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002c2e:	4b14      	ldr	r3, [pc, #80]	; (8002c80 <HAL_I2C_MspInit+0x80>)
 8002c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c32:	2202      	movs	r2, #2
 8002c34:	4013      	ands	r3, r2
 8002c36:	60bb      	str	r3, [r7, #8]
 8002c38:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c3a:	0021      	movs	r1, r4
 8002c3c:	187b      	adds	r3, r7, r1
 8002c3e:	22c0      	movs	r2, #192	; 0xc0
 8002c40:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c42:	187b      	adds	r3, r7, r1
 8002c44:	2212      	movs	r2, #18
 8002c46:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c48:	187b      	adds	r3, r7, r1
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c4e:	187b      	adds	r3, r7, r1
 8002c50:	2203      	movs	r2, #3
 8002c52:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002c54:	187b      	adds	r3, r7, r1
 8002c56:	2201      	movs	r2, #1
 8002c58:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c5a:	187b      	adds	r3, r7, r1
 8002c5c:	4a09      	ldr	r2, [pc, #36]	; (8002c84 <HAL_I2C_MspInit+0x84>)
 8002c5e:	0019      	movs	r1, r3
 8002c60:	0010      	movs	r0, r2
 8002c62:	f002 f8ad 	bl	8004dc0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c66:	4b06      	ldr	r3, [pc, #24]	; (8002c80 <HAL_I2C_MspInit+0x80>)
 8002c68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c6a:	4b05      	ldr	r3, [pc, #20]	; (8002c80 <HAL_I2C_MspInit+0x80>)
 8002c6c:	2180      	movs	r1, #128	; 0x80
 8002c6e:	0389      	lsls	r1, r1, #14
 8002c70:	430a      	orrs	r2, r1
 8002c72:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002c74:	46c0      	nop			; (mov r8, r8)
 8002c76:	46bd      	mov	sp, r7
 8002c78:	b009      	add	sp, #36	; 0x24
 8002c7a:	bd90      	pop	{r4, r7, pc}
 8002c7c:	40005400 	.word	0x40005400
 8002c80:	40021000 	.word	0x40021000
 8002c84:	50000400 	.word	0x50000400

08002c88 <HAL_UART_RxCpltCallback>:
uint8_t MessageLength;
uint8_t Mess[80];


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  if(huart == GpsState.neo6_huart)
 8002c90:	4b06      	ldr	r3, [pc, #24]	; (8002cac <HAL_UART_RxCpltCallback+0x24>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d103      	bne.n	8002ca2 <HAL_UART_RxCpltCallback+0x1a>
  {
    NEO6_ReceiveUartChar(&GpsState);
 8002c9a:	4b04      	ldr	r3, [pc, #16]	; (8002cac <HAL_UART_RxCpltCallback+0x24>)
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	f7ff fd03 	bl	80026a8 <NEO6_ReceiveUartChar>
  }
}
 8002ca2:	46c0      	nop			; (mov r8, r8)
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	b002      	add	sp, #8
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	46c0      	nop			; (mov r8, r8)
 8002cac:	200002f0 	.word	0x200002f0

08002cb0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  if (htim == &htim6) {


  }
}
 8002cb8:	46c0      	nop			; (mov r8, r8)
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	b002      	add	sp, #8
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]


	if(HeartBeatIndex > 19)
 8002cc8:	4b0c      	ldr	r3, [pc, #48]	; (8002cfc <HAL_ADC_ConvCpltCallback+0x3c>)
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	2b13      	cmp	r3, #19
 8002cce:	d902      	bls.n	8002cd6 <HAL_ADC_ConvCpltCallback+0x16>
	{
		HeartBeatIndex = 0;
 8002cd0:	4b0a      	ldr	r3, [pc, #40]	; (8002cfc <HAL_ADC_ConvCpltCallback+0x3c>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	701a      	strb	r2, [r3, #0]
	}
	HeartBeatArray[HeartBeatIndex] = HeartBeatValue;
 8002cd6:	4b09      	ldr	r3, [pc, #36]	; (8002cfc <HAL_ADC_ConvCpltCallback+0x3c>)
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	001a      	movs	r2, r3
 8002cdc:	4b08      	ldr	r3, [pc, #32]	; (8002d00 <HAL_ADC_ConvCpltCallback+0x40>)
 8002cde:	881b      	ldrh	r3, [r3, #0]
 8002ce0:	b299      	uxth	r1, r3
 8002ce2:	4b08      	ldr	r3, [pc, #32]	; (8002d04 <HAL_ADC_ConvCpltCallback+0x44>)
 8002ce4:	0052      	lsls	r2, r2, #1
 8002ce6:	52d1      	strh	r1, [r2, r3]
	HeartBeatIndex++;
 8002ce8:	4b04      	ldr	r3, [pc, #16]	; (8002cfc <HAL_ADC_ConvCpltCallback+0x3c>)
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	3301      	adds	r3, #1
 8002cee:	b2da      	uxtb	r2, r3
 8002cf0:	4b02      	ldr	r3, [pc, #8]	; (8002cfc <HAL_ADC_ConvCpltCallback+0x3c>)
 8002cf2:	701a      	strb	r2, [r3, #0]

}
 8002cf4:	46c0      	nop			; (mov r8, r8)
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	b002      	add	sp, #8
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	20000504 	.word	0x20000504
 8002d00:	200004d8 	.word	0x200004d8
 8002d04:	200004dc 	.word	0x200004dc

08002d08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d0e:	f001 f86d 	bl	8003dec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d12:	f000 f869 	bl	8002de8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d16:	f7ff fea9 	bl	8002a6c <MX_GPIO_Init>
  MX_DMA_Init();
 8002d1a:	f7ff fe89 	bl	8002a30 <MX_DMA_Init>
  MX_ADC_Init();
 8002d1e:	f7ff fdb7 	bl	8002890 <MX_ADC_Init>
  MX_I2C1_Init();
 8002d22:	f7ff ff2d 	bl	8002b80 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8002d26:	f000 ffb9 	bl	8003c9c <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8002d2a:	f000 fdc1 	bl	80038b0 <MX_SPI1_Init>
  MX_TIM6_Init();
 8002d2e:	f000 ff57 	bl	8003be0 <MX_TIM6_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  AHT20_Init();
 8002d32:	f7ff fc77 	bl	8002624 <AHT20_Init>
  NEO6_Init(&GpsState, &hlpuart1);
 8002d36:	4a21      	ldr	r2, [pc, #132]	; (8002dbc <main+0xb4>)
 8002d38:	4b21      	ldr	r3, [pc, #132]	; (8002dc0 <main+0xb8>)
 8002d3a:	0011      	movs	r1, r2
 8002d3c:	0018      	movs	r0, r3
 8002d3e:	f7ff fd19 	bl	8002774 <NEO6_Init>
  HAL_TIM_Base_Start_IT(&htim6);
 8002d42:	4b20      	ldr	r3, [pc, #128]	; (8002dc4 <main+0xbc>)
 8002d44:	0018      	movs	r0, r3
 8002d46:	f004 fd45 	bl	80077d4 <HAL_TIM_Base_Start_IT>


  // NRF TRANSMITER
  nRF24_Init(&hspi1);
 8002d4a:	4b1f      	ldr	r3, [pc, #124]	; (8002dc8 <main+0xc0>)
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f000 fd43 	bl	80037d8 <nRF24_Init>
  nRF24_SetRXAddress(0, "Nad");
 8002d52:	4b1e      	ldr	r3, [pc, #120]	; (8002dcc <main+0xc4>)
 8002d54:	0019      	movs	r1, r3
 8002d56:	2000      	movs	r0, #0
 8002d58:	f000 fbd8 	bl	800350c <nRF24_SetRXAddress>
  nRF24_SetTXAddress("Odb");
 8002d5c:	4b1c      	ldr	r3, [pc, #112]	; (8002dd0 <main+0xc8>)
 8002d5e:	0018      	movs	r0, r3
 8002d60:	f000 fc1a 	bl	8003598 <nRF24_SetTXAddress>
  nRF24_TX_Mode();
 8002d64:	f000 f9ac 	bl	80030c0 <nRF24_TX_Mode>

  uint32_t Timer = HAL_GetTick();
 8002d68:	f001 f8a6 	bl	8003eb8 <HAL_GetTick>
 8002d6c:	0003      	movs	r3, r0
 8002d6e:	607b      	str	r3, [r7, #4]
  HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED);
 8002d70:	4b18      	ldr	r3, [pc, #96]	; (8002dd4 <main+0xcc>)
 8002d72:	2100      	movs	r1, #0
 8002d74:	0018      	movs	r0, r3
 8002d76:	f001 fc65 	bl	8004644 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc, (uint32_t*)&HeartBeatValue, 2);
 8002d7a:	4917      	ldr	r1, [pc, #92]	; (8002dd8 <main+0xd0>)
 8002d7c:	4b15      	ldr	r3, [pc, #84]	; (8002dd4 <main+0xcc>)
 8002d7e:	2202      	movs	r2, #2
 8002d80:	0018      	movs	r0, r3
 8002d82:	f001 fa3b 	bl	80041fc <HAL_ADC_Start_DMA>
//	HAL_Delay(500);

//	  pv_run();


	  MessageLength = sprintf(Message, "%d", 1 );
 8002d86:	4915      	ldr	r1, [pc, #84]	; (8002ddc <main+0xd4>)
 8002d88:	4b15      	ldr	r3, [pc, #84]	; (8002de0 <main+0xd8>)
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	0018      	movs	r0, r3
 8002d8e:	f008 f8e5 	bl	800af5c <siprintf>
 8002d92:	0003      	movs	r3, r0
 8002d94:	b2da      	uxtb	r2, r3
 8002d96:	4b13      	ldr	r3, [pc, #76]	; (8002de4 <main+0xdc>)
 8002d98:	701a      	strb	r2, [r3, #0]
	  nRF24_WriteTXPayload(Message, 1);
 8002d9a:	4b11      	ldr	r3, [pc, #68]	; (8002de0 <main+0xd8>)
 8002d9c:	2101      	movs	r1, #1
 8002d9e:	0018      	movs	r0, r3
 8002da0:	f000 fcdd 	bl	800375e <nRF24_WriteTXPayload>
	  HAL_Delay(1);
 8002da4:	2001      	movs	r0, #1
 8002da6:	f001 f891 	bl	8003ecc <HAL_Delay>
	  nRF24_WaitTX();
 8002daa:	f000 fceb 	bl	8003784 <nRF24_WaitTX>
	  HAL_Delay(1000);
 8002dae:	23fa      	movs	r3, #250	; 0xfa
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	0018      	movs	r0, r3
 8002db4:	f001 f88a 	bl	8003ecc <HAL_Delay>
	  MessageLength = sprintf(Message, "%d", 1 );
 8002db8:	e7e5      	b.n	8002d86 <main+0x7e>
 8002dba:	46c0      	nop			; (mov r8, r8)
 8002dbc:	200005d0 	.word	0x200005d0
 8002dc0:	200002f0 	.word	0x200002f0
 8002dc4:	20000590 	.word	0x20000590
 8002dc8:	20000534 	.word	0x20000534
 8002dcc:	0800dd24 	.word	0x0800dd24
 8002dd0:	0800dd28 	.word	0x0800dd28
 8002dd4:	200001f8 	.word	0x200001f8
 8002dd8:	200004d8 	.word	0x200004d8
 8002ddc:	0800dd2c 	.word	0x0800dd2c
 8002de0:	20000508 	.word	0x20000508
 8002de4:	20000528 	.word	0x20000528

08002de8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002de8:	b590      	push	{r4, r7, lr}
 8002dea:	b09b      	sub	sp, #108	; 0x6c
 8002dec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002dee:	2434      	movs	r4, #52	; 0x34
 8002df0:	193b      	adds	r3, r7, r4
 8002df2:	0018      	movs	r0, r3
 8002df4:	2334      	movs	r3, #52	; 0x34
 8002df6:	001a      	movs	r2, r3
 8002df8:	2100      	movs	r1, #0
 8002dfa:	f008 f9c1 	bl	800b180 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002dfe:	2320      	movs	r3, #32
 8002e00:	18fb      	adds	r3, r7, r3
 8002e02:	0018      	movs	r0, r3
 8002e04:	2314      	movs	r3, #20
 8002e06:	001a      	movs	r2, r3
 8002e08:	2100      	movs	r1, #0
 8002e0a:	f008 f9b9 	bl	800b180 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e0e:	003b      	movs	r3, r7
 8002e10:	0018      	movs	r0, r3
 8002e12:	2320      	movs	r3, #32
 8002e14:	001a      	movs	r2, r3
 8002e16:	2100      	movs	r1, #0
 8002e18:	f008 f9b2 	bl	800b180 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e1c:	4b2b      	ldr	r3, [pc, #172]	; (8002ecc <SystemClock_Config+0xe4>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a2b      	ldr	r2, [pc, #172]	; (8002ed0 <SystemClock_Config+0xe8>)
 8002e22:	401a      	ands	r2, r3
 8002e24:	4b29      	ldr	r3, [pc, #164]	; (8002ecc <SystemClock_Config+0xe4>)
 8002e26:	2180      	movs	r1, #128	; 0x80
 8002e28:	0109      	lsls	r1, r1, #4
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e2e:	0021      	movs	r1, r4
 8002e30:	187b      	adds	r3, r7, r1
 8002e32:	2202      	movs	r2, #2
 8002e34:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e36:	187b      	adds	r3, r7, r1
 8002e38:	2201      	movs	r2, #1
 8002e3a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e3c:	187b      	adds	r3, r7, r1
 8002e3e:	2210      	movs	r2, #16
 8002e40:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e42:	187b      	adds	r3, r7, r1
 8002e44:	2202      	movs	r2, #2
 8002e46:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e48:	187b      	adds	r3, r7, r1
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8002e4e:	187b      	adds	r3, r7, r1
 8002e50:	2280      	movs	r2, #128	; 0x80
 8002e52:	02d2      	lsls	r2, r2, #11
 8002e54:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8002e56:	187b      	adds	r3, r7, r1
 8002e58:	2280      	movs	r2, #128	; 0x80
 8002e5a:	03d2      	lsls	r2, r2, #15
 8002e5c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e5e:	187b      	adds	r3, r7, r1
 8002e60:	0018      	movs	r0, r3
 8002e62:	f002 ff63 	bl	8005d2c <HAL_RCC_OscConfig>
 8002e66:	1e03      	subs	r3, r0, #0
 8002e68:	d001      	beq.n	8002e6e <SystemClock_Config+0x86>
  {
    Error_Handler();
 8002e6a:	f000 f833 	bl	8002ed4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e6e:	2120      	movs	r1, #32
 8002e70:	187b      	adds	r3, r7, r1
 8002e72:	220f      	movs	r2, #15
 8002e74:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e76:	187b      	adds	r3, r7, r1
 8002e78:	2203      	movs	r2, #3
 8002e7a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e7c:	187b      	adds	r3, r7, r1
 8002e7e:	2200      	movs	r2, #0
 8002e80:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002e82:	187b      	adds	r3, r7, r1
 8002e84:	2200      	movs	r2, #0
 8002e86:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e88:	187b      	adds	r3, r7, r1
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002e8e:	187b      	adds	r3, r7, r1
 8002e90:	2101      	movs	r1, #1
 8002e92:	0018      	movs	r0, r3
 8002e94:	f003 fac6 	bl	8006424 <HAL_RCC_ClockConfig>
 8002e98:	1e03      	subs	r3, r0, #0
 8002e9a:	d001      	beq.n	8002ea0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002e9c:	f000 f81a 	bl	8002ed4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
 8002ea0:	003b      	movs	r3, r7
 8002ea2:	220c      	movs	r2, #12
 8002ea4:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002ea6:	003b      	movs	r3, r7
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002eac:	003b      	movs	r3, r7
 8002eae:	2200      	movs	r2, #0
 8002eb0:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002eb2:	003b      	movs	r3, r7
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	f003 fcd9 	bl	800686c <HAL_RCCEx_PeriphCLKConfig>
 8002eba:	1e03      	subs	r3, r0, #0
 8002ebc:	d001      	beq.n	8002ec2 <SystemClock_Config+0xda>
  {
    Error_Handler();
 8002ebe:	f000 f809 	bl	8002ed4 <Error_Handler>
  }
}
 8002ec2:	46c0      	nop			; (mov r8, r8)
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	b01b      	add	sp, #108	; 0x6c
 8002ec8:	bd90      	pop	{r4, r7, pc}
 8002eca:	46c0      	nop			; (mov r8, r8)
 8002ecc:	40007000 	.word	0x40007000
 8002ed0:	ffffe7ff 	.word	0xffffe7ff

08002ed4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ed8:	b672      	cpsid	i
}
 8002eda:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002edc:	e7fe      	b.n	8002edc <Error_Handler+0x8>

08002ede <nRF24_Delay_ms>:

#define NRF24_CE_HIGH           HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_SET)
#define NRF24_CE_LOW            HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET)

static void nRF24_Delay_ms(uint8_t Time)
{
 8002ede:	b580      	push	{r7, lr}
 8002ee0:	b082      	sub	sp, #8
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	0002      	movs	r2, r0
 8002ee6:	1dfb      	adds	r3, r7, #7
 8002ee8:	701a      	strb	r2, [r3, #0]
        HAL_Delay(Time);
 8002eea:	1dfb      	adds	r3, r7, #7
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	0018      	movs	r0, r3
 8002ef0:	f000 ffec 	bl	8003ecc <HAL_Delay>
}
 8002ef4:	46c0      	nop			; (mov r8, r8)
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	b002      	add	sp, #8
 8002efa:	bd80      	pop	{r7, pc}

08002efc <nRF24_SendSpi>:

static void nRF24_SendSpi(uint8_t *Data, uint8_t Length)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	000a      	movs	r2, r1
 8002f06:	1cfb      	adds	r3, r7, #3
 8002f08:	701a      	strb	r2, [r3, #0]
        HAL_SPI_Transmit(hspi_nrf, Data, Length, 1000);
 8002f0a:	4b07      	ldr	r3, [pc, #28]	; (8002f28 <nRF24_SendSpi+0x2c>)
 8002f0c:	6818      	ldr	r0, [r3, #0]
 8002f0e:	1cfb      	adds	r3, r7, #3
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	23fa      	movs	r3, #250	; 0xfa
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	6879      	ldr	r1, [r7, #4]
 8002f1a:	f003 fe85 	bl	8006c28 <HAL_SPI_Transmit>
}
 8002f1e:	46c0      	nop			; (mov r8, r8)
 8002f20:	46bd      	mov	sp, r7
 8002f22:	b002      	add	sp, #8
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	46c0      	nop			; (mov r8, r8)
 8002f28:	2000052c 	.word	0x2000052c

08002f2c <nRF24_ReadSpi>:

static void nRF24_ReadSpi(uint8_t *Data, uint8_t Length)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	000a      	movs	r2, r1
 8002f36:	1cfb      	adds	r3, r7, #3
 8002f38:	701a      	strb	r2, [r3, #0]
        HAL_SPI_Receive(hspi_nrf, Data, Length, 1000);
 8002f3a:	4b07      	ldr	r3, [pc, #28]	; (8002f58 <nRF24_ReadSpi+0x2c>)
 8002f3c:	6818      	ldr	r0, [r3, #0]
 8002f3e:	1cfb      	adds	r3, r7, #3
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	b29a      	uxth	r2, r3
 8002f44:	23fa      	movs	r3, #250	; 0xfa
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	6879      	ldr	r1, [r7, #4]
 8002f4a:	f003 ffcb 	bl	8006ee4 <HAL_SPI_Receive>
}
 8002f4e:	46c0      	nop			; (mov r8, r8)
 8002f50:	46bd      	mov	sp, r7
 8002f52:	b002      	add	sp, #8
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	46c0      	nop			; (mov r8, r8)
 8002f58:	2000052c 	.word	0x2000052c

08002f5c <nRF24_ReadRegister>:
//
// END OF BASIC READ/WRITE FUNCTIONS
//

static uint8_t nRF24_ReadRegister(uint8_t reg)
{
 8002f5c:	b590      	push	{r4, r7, lr}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	0002      	movs	r2, r0
 8002f64:	1dfb      	adds	r3, r7, #7
 8002f66:	701a      	strb	r2, [r3, #0]
        uint8_t result;

        reg = NRF24_CMD_R_REGISTER | reg;
 8002f68:	1dfb      	adds	r3, r7, #7
 8002f6a:	781a      	ldrb	r2, [r3, #0]
 8002f6c:	1dfb      	adds	r3, r7, #7
 8002f6e:	701a      	strb	r2, [r3, #0]

        NRF24_CSN_LOW;
 8002f70:	23a0      	movs	r3, #160	; 0xa0
 8002f72:	05db      	lsls	r3, r3, #23
 8002f74:	2200      	movs	r2, #0
 8002f76:	2102      	movs	r1, #2
 8002f78:	0018      	movs	r0, r3
 8002f7a:	f002 f89f 	bl	80050bc <HAL_GPIO_WritePin>
        nRF24_SendSpi(&reg, 1);
 8002f7e:	1dfb      	adds	r3, r7, #7
 8002f80:	2101      	movs	r1, #1
 8002f82:	0018      	movs	r0, r3
 8002f84:	f7ff ffba 	bl	8002efc <nRF24_SendSpi>
        nRF24_ReadSpi(&result, 1);
 8002f88:	240f      	movs	r4, #15
 8002f8a:	193b      	adds	r3, r7, r4
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	0018      	movs	r0, r3
 8002f90:	f7ff ffcc 	bl	8002f2c <nRF24_ReadSpi>
        NRF24_CSN_HIGH;
 8002f94:	23a0      	movs	r3, #160	; 0xa0
 8002f96:	05db      	lsls	r3, r3, #23
 8002f98:	2201      	movs	r2, #1
 8002f9a:	2102      	movs	r1, #2
 8002f9c:	0018      	movs	r0, r3
 8002f9e:	f002 f88d 	bl	80050bc <HAL_GPIO_WritePin>

        return result;
 8002fa2:	193b      	adds	r3, r7, r4
 8002fa4:	781b      	ldrb	r3, [r3, #0]
}
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	b005      	add	sp, #20
 8002fac:	bd90      	pop	{r4, r7, pc}

08002fae <nRF24_ReadRegisters>:

static void nRF24_ReadRegisters(uint8_t reg, uint8_t* ret, uint8_t len)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b082      	sub	sp, #8
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6039      	str	r1, [r7, #0]
 8002fb6:	0011      	movs	r1, r2
 8002fb8:	1dfb      	adds	r3, r7, #7
 8002fba:	1c02      	adds	r2, r0, #0
 8002fbc:	701a      	strb	r2, [r3, #0]
 8002fbe:	1dbb      	adds	r3, r7, #6
 8002fc0:	1c0a      	adds	r2, r1, #0
 8002fc2:	701a      	strb	r2, [r3, #0]
        reg = NRF24_CMD_R_REGISTER | reg;
 8002fc4:	1dfb      	adds	r3, r7, #7
 8002fc6:	781a      	ldrb	r2, [r3, #0]
 8002fc8:	1dfb      	adds	r3, r7, #7
 8002fca:	701a      	strb	r2, [r3, #0]

        NRF24_CSN_LOW;
 8002fcc:	23a0      	movs	r3, #160	; 0xa0
 8002fce:	05db      	lsls	r3, r3, #23
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	2102      	movs	r1, #2
 8002fd4:	0018      	movs	r0, r3
 8002fd6:	f002 f871 	bl	80050bc <HAL_GPIO_WritePin>

        nRF24_SendSpi(&reg, 1);
 8002fda:	1dfb      	adds	r3, r7, #7
 8002fdc:	2101      	movs	r1, #1
 8002fde:	0018      	movs	r0, r3
 8002fe0:	f7ff ff8c 	bl	8002efc <nRF24_SendSpi>
        nRF24_ReadSpi(ret, len);
 8002fe4:	1dbb      	adds	r3, r7, #6
 8002fe6:	781a      	ldrb	r2, [r3, #0]
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	0011      	movs	r1, r2
 8002fec:	0018      	movs	r0, r3
 8002fee:	f7ff ff9d 	bl	8002f2c <nRF24_ReadSpi>

        NRF24_CSN_HIGH;
 8002ff2:	23a0      	movs	r3, #160	; 0xa0
 8002ff4:	05db      	lsls	r3, r3, #23
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	2102      	movs	r1, #2
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	f002 f85e 	bl	80050bc <HAL_GPIO_WritePin>
}
 8003000:	46c0      	nop			; (mov r8, r8)
 8003002:	46bd      	mov	sp, r7
 8003004:	b002      	add	sp, #8
 8003006:	bd80      	pop	{r7, pc}

08003008 <nRF24_WriteRegister>:

static void nRF24_WriteRegister(uint8_t reg, uint8_t val)
{
 8003008:	b590      	push	{r4, r7, lr}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	0002      	movs	r2, r0
 8003010:	1dfb      	adds	r3, r7, #7
 8003012:	701a      	strb	r2, [r3, #0]
 8003014:	1dbb      	adds	r3, r7, #6
 8003016:	1c0a      	adds	r2, r1, #0
 8003018:	701a      	strb	r2, [r3, #0]
        uint8_t tmp[2];

        tmp[0] = NRF24_CMD_W_REGISTER | reg;
 800301a:	1dfb      	adds	r3, r7, #7
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	2220      	movs	r2, #32
 8003020:	4313      	orrs	r3, r2
 8003022:	b2da      	uxtb	r2, r3
 8003024:	240c      	movs	r4, #12
 8003026:	193b      	adds	r3, r7, r4
 8003028:	701a      	strb	r2, [r3, #0]
        tmp[1] = val;
 800302a:	193b      	adds	r3, r7, r4
 800302c:	1dba      	adds	r2, r7, #6
 800302e:	7812      	ldrb	r2, [r2, #0]
 8003030:	705a      	strb	r2, [r3, #1]

        NRF24_CSN_LOW;
 8003032:	23a0      	movs	r3, #160	; 0xa0
 8003034:	05db      	lsls	r3, r3, #23
 8003036:	2200      	movs	r2, #0
 8003038:	2102      	movs	r1, #2
 800303a:	0018      	movs	r0, r3
 800303c:	f002 f83e 	bl	80050bc <HAL_GPIO_WritePin>

        nRF24_SendSpi(tmp, 2);
 8003040:	193b      	adds	r3, r7, r4
 8003042:	2102      	movs	r1, #2
 8003044:	0018      	movs	r0, r3
 8003046:	f7ff ff59 	bl	8002efc <nRF24_SendSpi>

        NRF24_CSN_HIGH;
 800304a:	23a0      	movs	r3, #160	; 0xa0
 800304c:	05db      	lsls	r3, r3, #23
 800304e:	2201      	movs	r2, #1
 8003050:	2102      	movs	r1, #2
 8003052:	0018      	movs	r0, r3
 8003054:	f002 f832 	bl	80050bc <HAL_GPIO_WritePin>
}
 8003058:	46c0      	nop			; (mov r8, r8)
 800305a:	46bd      	mov	sp, r7
 800305c:	b005      	add	sp, #20
 800305e:	bd90      	pop	{r4, r7, pc}

08003060 <nRF24_WriteRegisters>:

static void nRF24_WriteRegisters(uint8_t reg, uint8_t* val, uint8_t len)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	6039      	str	r1, [r7, #0]
 8003068:	0011      	movs	r1, r2
 800306a:	1dfb      	adds	r3, r7, #7
 800306c:	1c02      	adds	r2, r0, #0
 800306e:	701a      	strb	r2, [r3, #0]
 8003070:	1dbb      	adds	r3, r7, #6
 8003072:	1c0a      	adds	r2, r1, #0
 8003074:	701a      	strb	r2, [r3, #0]
        reg = NRF24_CMD_W_REGISTER | reg;
 8003076:	1dfb      	adds	r3, r7, #7
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	2220      	movs	r2, #32
 800307c:	4313      	orrs	r3, r2
 800307e:	b2da      	uxtb	r2, r3
 8003080:	1dfb      	adds	r3, r7, #7
 8003082:	701a      	strb	r2, [r3, #0]

        NRF24_CSN_LOW;
 8003084:	23a0      	movs	r3, #160	; 0xa0
 8003086:	05db      	lsls	r3, r3, #23
 8003088:	2200      	movs	r2, #0
 800308a:	2102      	movs	r1, #2
 800308c:	0018      	movs	r0, r3
 800308e:	f002 f815 	bl	80050bc <HAL_GPIO_WritePin>

        nRF24_SendSpi(&reg, 1);
 8003092:	1dfb      	adds	r3, r7, #7
 8003094:	2101      	movs	r1, #1
 8003096:	0018      	movs	r0, r3
 8003098:	f7ff ff30 	bl	8002efc <nRF24_SendSpi>
        nRF24_SendSpi(val, len);
 800309c:	1dbb      	adds	r3, r7, #6
 800309e:	781a      	ldrb	r2, [r3, #0]
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	0011      	movs	r1, r2
 80030a4:	0018      	movs	r0, r3
 80030a6:	f7ff ff29 	bl	8002efc <nRF24_SendSpi>

        NRF24_CSN_HIGH;
 80030aa:	23a0      	movs	r3, #160	; 0xa0
 80030ac:	05db      	lsls	r3, r3, #23
 80030ae:	2201      	movs	r2, #1
 80030b0:	2102      	movs	r1, #2
 80030b2:	0018      	movs	r0, r3
 80030b4:	f002 f802 	bl	80050bc <HAL_GPIO_WritePin>
}
 80030b8:	46c0      	nop			; (mov r8, r8)
 80030ba:	46bd      	mov	sp, r7
 80030bc:	b002      	add	sp, #8
 80030be:	bd80      	pop	{r7, pc}

080030c0 <nRF24_TX_Mode>:
        NRF24_CE_HIGH;
        nRF24_Delay_ms(1);
}

void nRF24_TX_Mode(void)
{
 80030c0:	b590      	push	{r4, r7, lr}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
        NRF24_CE_LOW;
 80030c6:	4b15      	ldr	r3, [pc, #84]	; (800311c <nRF24_TX_Mode+0x5c>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	2110      	movs	r1, #16
 80030cc:	0018      	movs	r0, r3
 80030ce:	f001 fff5 	bl	80050bc <HAL_GPIO_WritePin>

        uint8_t config = nRF24_ReadConfig();
 80030d2:	1dfc      	adds	r4, r7, #7
 80030d4:	f000 f824 	bl	8003120 <nRF24_ReadConfig>
 80030d8:	0003      	movs	r3, r0
 80030da:	7023      	strb	r3, [r4, #0]
        // PWR_UP bit set
        config |= (1<<NRF24_PWR_UP);
 80030dc:	1dfb      	adds	r3, r7, #7
 80030de:	1dfa      	adds	r2, r7, #7
 80030e0:	7812      	ldrb	r2, [r2, #0]
 80030e2:	2102      	movs	r1, #2
 80030e4:	430a      	orrs	r2, r1
 80030e6:	701a      	strb	r2, [r3, #0]
        // PRIM_RX bit low
        config &= ~(1<<NRF24_PRIM_RX);
 80030e8:	1dfb      	adds	r3, r7, #7
 80030ea:	1dfa      	adds	r2, r7, #7
 80030ec:	7812      	ldrb	r2, [r2, #0]
 80030ee:	2101      	movs	r1, #1
 80030f0:	438a      	bics	r2, r1
 80030f2:	701a      	strb	r2, [r3, #0]
        nRF24_WriteConfig(config);
 80030f4:	1dfb      	adds	r3, r7, #7
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	0018      	movs	r0, r3
 80030fa:	f000 f81a 	bl	8003132 <nRF24_WriteConfig>
        // Reset status
        nRF24_WriteStatus((1<<NRF24_RX_DR)|(1<<NRF24_TX_DS)|(1<<NRF24_MAX_RT));
 80030fe:	2070      	movs	r0, #112	; 0x70
 8003100:	f000 f88e 	bl	8003220 <nRF24_WriteStatus>
        // Flush RX
        nRF24_FlushRX();
 8003104:	f000 f89c 	bl	8003240 <nRF24_FlushRX>
        // Flush TX
        nRF24_FlushTX();
 8003108:	f000 f8b7 	bl	800327a <nRF24_FlushTX>

        nRF24_Delay_ms(1);
 800310c:	2001      	movs	r0, #1
 800310e:	f7ff fee6 	bl	8002ede <nRF24_Delay_ms>
}
 8003112:	46c0      	nop			; (mov r8, r8)
 8003114:	46bd      	mov	sp, r7
 8003116:	b003      	add	sp, #12
 8003118:	bd90      	pop	{r4, r7, pc}
 800311a:	46c0      	nop			; (mov r8, r8)
 800311c:	50000400 	.word	0x50000400

08003120 <nRF24_ReadConfig>:



uint8_t nRF24_ReadConfig(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
        return (nRF24_ReadRegister(NRF24_CONFIG));
 8003124:	2000      	movs	r0, #0
 8003126:	f7ff ff19 	bl	8002f5c <nRF24_ReadRegister>
 800312a:	0003      	movs	r3, r0
}
 800312c:	0018      	movs	r0, r3
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <nRF24_WriteConfig>:

void nRF24_WriteConfig(uint8_t conf)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b082      	sub	sp, #8
 8003136:	af00      	add	r7, sp, #0
 8003138:	0002      	movs	r2, r0
 800313a:	1dfb      	adds	r3, r7, #7
 800313c:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_CONFIG, conf);
 800313e:	1dfb      	adds	r3, r7, #7
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	0019      	movs	r1, r3
 8003144:	2000      	movs	r0, #0
 8003146:	f7ff ff5f 	bl	8003008 <nRF24_WriteRegister>
}
 800314a:	46c0      	nop			; (mov r8, r8)
 800314c:	46bd      	mov	sp, r7
 800314e:	b002      	add	sp, #8
 8003150:	bd80      	pop	{r7, pc}

08003152 <nRF24_SetPALevel>:

void nRF24_SetPALevel(uint8_t lev)
{
 8003152:	b5b0      	push	{r4, r5, r7, lr}
 8003154:	b084      	sub	sp, #16
 8003156:	af00      	add	r7, sp, #0
 8003158:	0002      	movs	r2, r0
 800315a:	1dfb      	adds	r3, r7, #7
 800315c:	701a      	strb	r2, [r3, #0]
        uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 800315e:	250f      	movs	r5, #15
 8003160:	197c      	adds	r4, r7, r5
 8003162:	2006      	movs	r0, #6
 8003164:	f7ff fefa 	bl	8002f5c <nRF24_ReadRegister>
 8003168:	0003      	movs	r3, r0
 800316a:	7023      	strb	r3, [r4, #0]
        rf_setup &= 0xF8; // Clear PWR bits
 800316c:	0028      	movs	r0, r5
 800316e:	183b      	adds	r3, r7, r0
 8003170:	183a      	adds	r2, r7, r0
 8003172:	7812      	ldrb	r2, [r2, #0]
 8003174:	2107      	movs	r1, #7
 8003176:	438a      	bics	r2, r1
 8003178:	701a      	strb	r2, [r3, #0]
        rf_setup |= (lev<<1);
 800317a:	1dfb      	adds	r3, r7, #7
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	b25a      	sxtb	r2, r3
 8003182:	183b      	adds	r3, r7, r0
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	b25b      	sxtb	r3, r3
 8003188:	4313      	orrs	r3, r2
 800318a:	b25a      	sxtb	r2, r3
 800318c:	183b      	adds	r3, r7, r0
 800318e:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 8003190:	183b      	adds	r3, r7, r0
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	0019      	movs	r1, r3
 8003196:	2006      	movs	r0, #6
 8003198:	f7ff ff36 	bl	8003008 <nRF24_WriteRegister>
}
 800319c:	46c0      	nop			; (mov r8, r8)
 800319e:	46bd      	mov	sp, r7
 80031a0:	b004      	add	sp, #16
 80031a2:	bdb0      	pop	{r4, r5, r7, pc}

080031a4 <nRF24_SetDataRate>:

void nRF24_SetDataRate(uint8_t dr)
{
 80031a4:	b5b0      	push	{r4, r5, r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	0002      	movs	r2, r0
 80031ac:	1dfb      	adds	r3, r7, #7
 80031ae:	701a      	strb	r2, [r3, #0]
        uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 80031b0:	250f      	movs	r5, #15
 80031b2:	197c      	adds	r4, r7, r5
 80031b4:	2006      	movs	r0, #6
 80031b6:	f7ff fed1 	bl	8002f5c <nRF24_ReadRegister>
 80031ba:	0003      	movs	r3, r0
 80031bc:	7023      	strb	r3, [r4, #0]
        rf_setup &= 0xD7; // Clear DR bits (1MBPS)
 80031be:	0028      	movs	r0, r5
 80031c0:	183b      	adds	r3, r7, r0
 80031c2:	183a      	adds	r2, r7, r0
 80031c4:	7812      	ldrb	r2, [r2, #0]
 80031c6:	2128      	movs	r1, #40	; 0x28
 80031c8:	438a      	bics	r2, r1
 80031ca:	701a      	strb	r2, [r3, #0]
        if(dr == NRF24_RF_DR_250KBPS)
 80031cc:	1dfb      	adds	r3, r7, #7
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d106      	bne.n	80031e2 <nRF24_SetDataRate+0x3e>
                rf_setup |= (1<<NRF24_RF_DR_LOW);
 80031d4:	183b      	adds	r3, r7, r0
 80031d6:	183a      	adds	r2, r7, r0
 80031d8:	7812      	ldrb	r2, [r2, #0]
 80031da:	2120      	movs	r1, #32
 80031dc:	430a      	orrs	r2, r1
 80031de:	701a      	strb	r2, [r3, #0]
 80031e0:	e00a      	b.n	80031f8 <nRF24_SetDataRate+0x54>
        else if(dr == NRF24_RF_DR_2MBPS)
 80031e2:	1dfb      	adds	r3, r7, #7
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d106      	bne.n	80031f8 <nRF24_SetDataRate+0x54>
                rf_setup |= (1<<NRF24_RF_DR_HIGH);
 80031ea:	220f      	movs	r2, #15
 80031ec:	18bb      	adds	r3, r7, r2
 80031ee:	18ba      	adds	r2, r7, r2
 80031f0:	7812      	ldrb	r2, [r2, #0]
 80031f2:	2108      	movs	r1, #8
 80031f4:	430a      	orrs	r2, r1
 80031f6:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 80031f8:	230f      	movs	r3, #15
 80031fa:	18fb      	adds	r3, r7, r3
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	0019      	movs	r1, r3
 8003200:	2006      	movs	r0, #6
 8003202:	f7ff ff01 	bl	8003008 <nRF24_WriteRegister>
}
 8003206:	46c0      	nop			; (mov r8, r8)
 8003208:	46bd      	mov	sp, r7
 800320a:	b004      	add	sp, #16
 800320c:	bdb0      	pop	{r4, r5, r7, pc}

0800320e <nRF24_ReadStatus>:

uint8_t nRF24_ReadStatus(void)
{
 800320e:	b580      	push	{r7, lr}
 8003210:	af00      	add	r7, sp, #0
        return (nRF24_ReadRegister(NRF24_STATUS));
 8003212:	2007      	movs	r0, #7
 8003214:	f7ff fea2 	bl	8002f5c <nRF24_ReadRegister>
 8003218:	0003      	movs	r3, r0
}
 800321a:	0018      	movs	r0, r3
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <nRF24_WriteStatus>:

void nRF24_WriteStatus(uint8_t st)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
 8003226:	0002      	movs	r2, r0
 8003228:	1dfb      	adds	r3, r7, #7
 800322a:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_STATUS, st);
 800322c:	1dfb      	adds	r3, r7, #7
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	0019      	movs	r1, r3
 8003232:	2007      	movs	r0, #7
 8003234:	f7ff fee8 	bl	8003008 <nRF24_WriteRegister>
}
 8003238:	46c0      	nop			; (mov r8, r8)
 800323a:	46bd      	mov	sp, r7
 800323c:	b002      	add	sp, #8
 800323e:	bd80      	pop	{r7, pc}

08003240 <nRF24_FlushRX>:
{
        return nRF24_IsBitSetInFifoStatus(NRF24_RX_EMPTY);
}

void nRF24_FlushRX(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
        uint8_t command = NRF24_CMD_FLUSH_RX;
 8003246:	1dfb      	adds	r3, r7, #7
 8003248:	22e2      	movs	r2, #226	; 0xe2
 800324a:	701a      	strb	r2, [r3, #0]

        NRF24_CSN_LOW;
 800324c:	23a0      	movs	r3, #160	; 0xa0
 800324e:	05db      	lsls	r3, r3, #23
 8003250:	2200      	movs	r2, #0
 8003252:	2102      	movs	r1, #2
 8003254:	0018      	movs	r0, r3
 8003256:	f001 ff31 	bl	80050bc <HAL_GPIO_WritePin>
        nRF24_SendSpi(&command, 1);
 800325a:	1dfb      	adds	r3, r7, #7
 800325c:	2101      	movs	r1, #1
 800325e:	0018      	movs	r0, r3
 8003260:	f7ff fe4c 	bl	8002efc <nRF24_SendSpi>
        NRF24_CSN_HIGH;
 8003264:	23a0      	movs	r3, #160	; 0xa0
 8003266:	05db      	lsls	r3, r3, #23
 8003268:	2201      	movs	r2, #1
 800326a:	2102      	movs	r1, #2
 800326c:	0018      	movs	r0, r3
 800326e:	f001 ff25 	bl	80050bc <HAL_GPIO_WritePin>
}
 8003272:	46c0      	nop			; (mov r8, r8)
 8003274:	46bd      	mov	sp, r7
 8003276:	b002      	add	sp, #8
 8003278:	bd80      	pop	{r7, pc}

0800327a <nRF24_FlushTX>:

void nRF24_FlushTX(void)
{
 800327a:	b580      	push	{r7, lr}
 800327c:	b082      	sub	sp, #8
 800327e:	af00      	add	r7, sp, #0
        uint8_t command = NRF24_CMD_FLUSH_TX;
 8003280:	1dfb      	adds	r3, r7, #7
 8003282:	22e1      	movs	r2, #225	; 0xe1
 8003284:	701a      	strb	r2, [r3, #0]

        NRF24_CSN_LOW;
 8003286:	23a0      	movs	r3, #160	; 0xa0
 8003288:	05db      	lsls	r3, r3, #23
 800328a:	2200      	movs	r2, #0
 800328c:	2102      	movs	r1, #2
 800328e:	0018      	movs	r0, r3
 8003290:	f001 ff14 	bl	80050bc <HAL_GPIO_WritePin>
        nRF24_SendSpi(&command, 1);
 8003294:	1dfb      	adds	r3, r7, #7
 8003296:	2101      	movs	r1, #1
 8003298:	0018      	movs	r0, r3
 800329a:	f7ff fe2f 	bl	8002efc <nRF24_SendSpi>
        NRF24_CSN_HIGH;
 800329e:	23a0      	movs	r3, #160	; 0xa0
 80032a0:	05db      	lsls	r3, r3, #23
 80032a2:	2201      	movs	r2, #1
 80032a4:	2102      	movs	r1, #2
 80032a6:	0018      	movs	r0, r3
 80032a8:	f001 ff08 	bl	80050bc <HAL_GPIO_WritePin>
}
 80032ac:	46c0      	nop			; (mov r8, r8)
 80032ae:	46bd      	mov	sp, r7
 80032b0:	b002      	add	sp, #8
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <nRF24_EnableCRC>:

void nRF24_EnableCRC(uint8_t onoff)
{
 80032b4:	b5b0      	push	{r4, r5, r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	0002      	movs	r2, r0
 80032bc:	1dfb      	adds	r3, r7, #7
 80032be:	701a      	strb	r2, [r3, #0]
        uint8_t config = nRF24_ReadConfig();
 80032c0:	250f      	movs	r5, #15
 80032c2:	197c      	adds	r4, r7, r5
 80032c4:	f7ff ff2c 	bl	8003120 <nRF24_ReadConfig>
 80032c8:	0003      	movs	r3, r0
 80032ca:	7023      	strb	r3, [r4, #0]

        if(onoff)
 80032cc:	1dfb      	adds	r3, r7, #7
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d006      	beq.n	80032e2 <nRF24_EnableCRC+0x2e>
                config |= (1<<NRF24_EN_CRC);
 80032d4:	197b      	adds	r3, r7, r5
 80032d6:	197a      	adds	r2, r7, r5
 80032d8:	7812      	ldrb	r2, [r2, #0]
 80032da:	2108      	movs	r1, #8
 80032dc:	430a      	orrs	r2, r1
 80032de:	701a      	strb	r2, [r3, #0]
 80032e0:	e006      	b.n	80032f0 <nRF24_EnableCRC+0x3c>
        else
                config &= ~(1<<NRF24_EN_CRC);
 80032e2:	220f      	movs	r2, #15
 80032e4:	18bb      	adds	r3, r7, r2
 80032e6:	18ba      	adds	r2, r7, r2
 80032e8:	7812      	ldrb	r2, [r2, #0]
 80032ea:	2108      	movs	r1, #8
 80032ec:	438a      	bics	r2, r1
 80032ee:	701a      	strb	r2, [r3, #0]
        nRF24_WriteConfig(config);
 80032f0:	230f      	movs	r3, #15
 80032f2:	18fb      	adds	r3, r7, r3
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	0018      	movs	r0, r3
 80032f8:	f7ff ff1b 	bl	8003132 <nRF24_WriteConfig>
}
 80032fc:	46c0      	nop			; (mov r8, r8)
 80032fe:	46bd      	mov	sp, r7
 8003300:	b004      	add	sp, #16
 8003302:	bdb0      	pop	{r4, r5, r7, pc}

08003304 <nRF24_SetCRCLength>:

void nRF24_SetCRCLength(uint8_t crcl)
{
 8003304:	b5b0      	push	{r4, r5, r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	0002      	movs	r2, r0
 800330c:	1dfb      	adds	r3, r7, #7
 800330e:	701a      	strb	r2, [r3, #0]
        uint8_t config = nRF24_ReadConfig();
 8003310:	250f      	movs	r5, #15
 8003312:	197c      	adds	r4, r7, r5
 8003314:	f7ff ff04 	bl	8003120 <nRF24_ReadConfig>
 8003318:	0003      	movs	r3, r0
 800331a:	7023      	strb	r3, [r4, #0]
        if(crcl == NRF24_CRC_WIDTH_2B)
 800331c:	1dfb      	adds	r3, r7, #7
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d106      	bne.n	8003332 <nRF24_SetCRCLength+0x2e>
                config |= (1<<NRF24_CRCO);
 8003324:	197b      	adds	r3, r7, r5
 8003326:	197a      	adds	r2, r7, r5
 8003328:	7812      	ldrb	r2, [r2, #0]
 800332a:	2104      	movs	r1, #4
 800332c:	430a      	orrs	r2, r1
 800332e:	701a      	strb	r2, [r3, #0]
 8003330:	e006      	b.n	8003340 <nRF24_SetCRCLength+0x3c>
        else
                config &= ~(1<<NRF24_CRCO);
 8003332:	220f      	movs	r2, #15
 8003334:	18bb      	adds	r3, r7, r2
 8003336:	18ba      	adds	r2, r7, r2
 8003338:	7812      	ldrb	r2, [r2, #0]
 800333a:	2104      	movs	r1, #4
 800333c:	438a      	bics	r2, r1
 800333e:	701a      	strb	r2, [r3, #0]
        nRF24_WriteConfig(config);
 8003340:	230f      	movs	r3, #15
 8003342:	18fb      	adds	r3, r7, r3
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	0018      	movs	r0, r3
 8003348:	f7ff fef3 	bl	8003132 <nRF24_WriteConfig>
}
 800334c:	46c0      	nop			; (mov r8, r8)
 800334e:	46bd      	mov	sp, r7
 8003350:	b004      	add	sp, #16
 8003352:	bdb0      	pop	{r4, r5, r7, pc}

08003354 <nRF24_SetRetries>:

void nRF24_SetRetries(uint8_t ard, uint8_t arc)
{ //ard = delay   arc = count (ilo i odlego czasowa
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	0002      	movs	r2, r0
 800335c:	1dfb      	adds	r3, r7, #7
 800335e:	701a      	strb	r2, [r3, #0]
 8003360:	1dbb      	adds	r3, r7, #6
 8003362:	1c0a      	adds	r2, r1, #0
 8003364:	701a      	strb	r2, [r3, #0]
        // ard * 250us, arc repeats
        nRF24_WriteRegister(NRF24_SETUP_RETR, (((ard & 0x0F)<<NRF24_ARD) | ((arc & 0x0F)<<NRF24_ARC)));
 8003366:	1dfb      	adds	r3, r7, #7
 8003368:	781b      	ldrb	r3, [r3, #0]
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	b25a      	sxtb	r2, r3
 800336e:	1dbb      	adds	r3, r7, #6
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	b25b      	sxtb	r3, r3
 8003374:	210f      	movs	r1, #15
 8003376:	400b      	ands	r3, r1
 8003378:	b25b      	sxtb	r3, r3
 800337a:	4313      	orrs	r3, r2
 800337c:	b25b      	sxtb	r3, r3
 800337e:	b2db      	uxtb	r3, r3
 8003380:	0019      	movs	r1, r3
 8003382:	2004      	movs	r0, #4
 8003384:	f7ff fe40 	bl	8003008 <nRF24_WriteRegister>
}
 8003388:	46c0      	nop			; (mov r8, r8)
 800338a:	46bd      	mov	sp, r7
 800338c:	b002      	add	sp, #8
 800338e:	bd80      	pop	{r7, pc}

08003390 <nRF24_SetRFChannel>:

void nRF24_SetRFChannel(uint8_t channel)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	0002      	movs	r2, r0
 8003398:	1dfb      	adds	r3, r7, #7
 800339a:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_RF_CH, (channel & 0x7F));
 800339c:	1dfb      	adds	r3, r7, #7
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	227f      	movs	r2, #127	; 0x7f
 80033a2:	4013      	ands	r3, r2
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	0019      	movs	r1, r3
 80033a8:	2005      	movs	r0, #5
 80033aa:	f7ff fe2d 	bl	8003008 <nRF24_WriteRegister>
}
 80033ae:	46c0      	nop			; (mov r8, r8)
 80033b0:	46bd      	mov	sp, r7
 80033b2:	b002      	add	sp, #8
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <nRF24_EnablePipe>:
                pipe = 5; // Block too high pipe number
        nRF24_WriteRegister(NRF24_RX_PW_P0 + pipe , (size & 0x3F));
}

void nRF24_EnablePipe(uint8_t pipe, uint8_t onoff)
{
 80033b6:	b5b0      	push	{r4, r5, r7, lr}
 80033b8:	b084      	sub	sp, #16
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	0002      	movs	r2, r0
 80033be:	1dfb      	adds	r3, r7, #7
 80033c0:	701a      	strb	r2, [r3, #0]
 80033c2:	1dbb      	adds	r3, r7, #6
 80033c4:	1c0a      	adds	r2, r1, #0
 80033c6:	701a      	strb	r2, [r3, #0]
        if(pipe > 5)
 80033c8:	1dfb      	adds	r3, r7, #7
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	2b05      	cmp	r3, #5
 80033ce:	d902      	bls.n	80033d6 <nRF24_EnablePipe+0x20>
                pipe = 5; // Block too high pipe number
 80033d0:	1dfb      	adds	r3, r7, #7
 80033d2:	2205      	movs	r2, #5
 80033d4:	701a      	strb	r2, [r3, #0]
        uint8_t enable_pipe = nRF24_ReadRegister(NRF24_EN_RXADDR);
 80033d6:	250f      	movs	r5, #15
 80033d8:	197c      	adds	r4, r7, r5
 80033da:	2002      	movs	r0, #2
 80033dc:	f7ff fdbe 	bl	8002f5c <nRF24_ReadRegister>
 80033e0:	0003      	movs	r3, r0
 80033e2:	7023      	strb	r3, [r4, #0]
        if(onoff == 1)
 80033e4:	1dbb      	adds	r3, r7, #6
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d10d      	bne.n	8003408 <nRF24_EnablePipe+0x52>
                enable_pipe |= (1<<pipe);
 80033ec:	1dfb      	adds	r3, r7, #7
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	2201      	movs	r2, #1
 80033f2:	409a      	lsls	r2, r3
 80033f4:	0013      	movs	r3, r2
 80033f6:	b25a      	sxtb	r2, r3
 80033f8:	197b      	adds	r3, r7, r5
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	b25b      	sxtb	r3, r3
 80033fe:	4313      	orrs	r3, r2
 8003400:	b25a      	sxtb	r2, r3
 8003402:	197b      	adds	r3, r7, r5
 8003404:	701a      	strb	r2, [r3, #0]
 8003406:	e00f      	b.n	8003428 <nRF24_EnablePipe+0x72>
        else
                enable_pipe &= ~(1<<pipe);
 8003408:	1dfb      	adds	r3, r7, #7
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	2201      	movs	r2, #1
 800340e:	409a      	lsls	r2, r3
 8003410:	0013      	movs	r3, r2
 8003412:	b25b      	sxtb	r3, r3
 8003414:	43db      	mvns	r3, r3
 8003416:	b25b      	sxtb	r3, r3
 8003418:	210f      	movs	r1, #15
 800341a:	187a      	adds	r2, r7, r1
 800341c:	7812      	ldrb	r2, [r2, #0]
 800341e:	b252      	sxtb	r2, r2
 8003420:	4013      	ands	r3, r2
 8003422:	b25a      	sxtb	r2, r3
 8003424:	187b      	adds	r3, r7, r1
 8003426:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_EN_RXADDR, enable_pipe);
 8003428:	230f      	movs	r3, #15
 800342a:	18fb      	adds	r3, r7, r3
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	0019      	movs	r1, r3
 8003430:	2002      	movs	r0, #2
 8003432:	f7ff fde9 	bl	8003008 <nRF24_WriteRegister>
}
 8003436:	46c0      	nop			; (mov r8, r8)
 8003438:	46bd      	mov	sp, r7
 800343a:	b004      	add	sp, #16
 800343c:	bdb0      	pop	{r4, r5, r7, pc}

0800343e <nRF24_AutoACK>:

void nRF24_AutoACK(uint8_t pipe, uint8_t onoff)
{
 800343e:	b5b0      	push	{r4, r5, r7, lr}
 8003440:	b084      	sub	sp, #16
 8003442:	af00      	add	r7, sp, #0
 8003444:	0002      	movs	r2, r0
 8003446:	1dfb      	adds	r3, r7, #7
 8003448:	701a      	strb	r2, [r3, #0]
 800344a:	1dbb      	adds	r3, r7, #6
 800344c:	1c0a      	adds	r2, r1, #0
 800344e:	701a      	strb	r2, [r3, #0]
        if(pipe > 5)
 8003450:	1dfb      	adds	r3, r7, #7
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	2b05      	cmp	r3, #5
 8003456:	d902      	bls.n	800345e <nRF24_AutoACK+0x20>
                pipe = 5; // Block too high pipe number
 8003458:	1dfb      	adds	r3, r7, #7
 800345a:	2205      	movs	r2, #5
 800345c:	701a      	strb	r2, [r3, #0]
        uint8_t enaa = nRF24_ReadRegister(NRF24_EN_AA);
 800345e:	250f      	movs	r5, #15
 8003460:	197c      	adds	r4, r7, r5
 8003462:	2001      	movs	r0, #1
 8003464:	f7ff fd7a 	bl	8002f5c <nRF24_ReadRegister>
 8003468:	0003      	movs	r3, r0
 800346a:	7023      	strb	r3, [r4, #0]
        if(onoff == 1)
 800346c:	1dbb      	adds	r3, r7, #6
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	2b01      	cmp	r3, #1
 8003472:	d10d      	bne.n	8003490 <nRF24_AutoACK+0x52>
                enaa |= (1<<pipe);
 8003474:	1dfb      	adds	r3, r7, #7
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	2201      	movs	r2, #1
 800347a:	409a      	lsls	r2, r3
 800347c:	0013      	movs	r3, r2
 800347e:	b25a      	sxtb	r2, r3
 8003480:	197b      	adds	r3, r7, r5
 8003482:	781b      	ldrb	r3, [r3, #0]
 8003484:	b25b      	sxtb	r3, r3
 8003486:	4313      	orrs	r3, r2
 8003488:	b25a      	sxtb	r2, r3
 800348a:	197b      	adds	r3, r7, r5
 800348c:	701a      	strb	r2, [r3, #0]
 800348e:	e00f      	b.n	80034b0 <nRF24_AutoACK+0x72>
        else
                enaa &= ~(1<<pipe);
 8003490:	1dfb      	adds	r3, r7, #7
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	2201      	movs	r2, #1
 8003496:	409a      	lsls	r2, r3
 8003498:	0013      	movs	r3, r2
 800349a:	b25b      	sxtb	r3, r3
 800349c:	43db      	mvns	r3, r3
 800349e:	b25b      	sxtb	r3, r3
 80034a0:	210f      	movs	r1, #15
 80034a2:	187a      	adds	r2, r7, r1
 80034a4:	7812      	ldrb	r2, [r2, #0]
 80034a6:	b252      	sxtb	r2, r2
 80034a8:	4013      	ands	r3, r2
 80034aa:	b25a      	sxtb	r2, r3
 80034ac:	187b      	adds	r3, r7, r1
 80034ae:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_EN_AA, enaa);
 80034b0:	230f      	movs	r3, #15
 80034b2:	18fb      	adds	r3, r7, r3
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	0019      	movs	r1, r3
 80034b8:	2001      	movs	r0, #1
 80034ba:	f7ff fda5 	bl	8003008 <nRF24_WriteRegister>
}
 80034be:	46c0      	nop			; (mov r8, r8)
 80034c0:	46bd      	mov	sp, r7
 80034c2:	b004      	add	sp, #16
 80034c4:	bdb0      	pop	{r4, r5, r7, pc}

080034c6 <nRF24_SetAddressWidth>:

void nRF24_SetAddressWidth(uint8_t size)
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b082      	sub	sp, #8
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	0002      	movs	r2, r0
 80034ce:	1dfb      	adds	r3, r7, #7
 80034d0:	701a      	strb	r2, [r3, #0]
        if(size > 5)
 80034d2:	1dfb      	adds	r3, r7, #7
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	2b05      	cmp	r3, #5
 80034d8:	d902      	bls.n	80034e0 <nRF24_SetAddressWidth+0x1a>
                size = 5; // Maximum are 5 bytes
 80034da:	1dfb      	adds	r3, r7, #7
 80034dc:	2205      	movs	r2, #5
 80034de:	701a      	strb	r2, [r3, #0]
        if(size < 3)
 80034e0:	1dfb      	adds	r3, r7, #7
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d802      	bhi.n	80034ee <nRF24_SetAddressWidth+0x28>
                size = 3; // Minimum are 3 bytes
 80034e8:	1dfb      	adds	r3, r7, #7
 80034ea:	2203      	movs	r2, #3
 80034ec:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_SETUP_AW, ((size-2) & 0x03));
 80034ee:	1dfb      	adds	r3, r7, #7
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	3b02      	subs	r3, #2
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2203      	movs	r2, #3
 80034f8:	4013      	ands	r3, r2
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	0019      	movs	r1, r3
 80034fe:	2003      	movs	r0, #3
 8003500:	f7ff fd82 	bl	8003008 <nRF24_WriteRegister>
}
 8003504:	46c0      	nop			; (mov r8, r8)
 8003506:	46bd      	mov	sp, r7
 8003508:	b002      	add	sp, #8
 800350a:	bd80      	pop	{r7, pc}

0800350c <nRF24_SetRXAddress>:

void nRF24_SetRXAddress(uint8_t pipe, uint8_t* address)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	0002      	movs	r2, r0
 8003514:	6039      	str	r1, [r7, #0]
 8003516:	1dfb      	adds	r3, r7, #7
 8003518:	701a      	strb	r2, [r3, #0]
        // pipe 0 and pipe 1 are fully 40-bits storaged
        // pipe 2-5 is storaged only with last byte. Rest are as same as pipe 1
        // pipe 0 and 1 are LSByte first so they are needed to reverse address
        if((pipe == 0) || (pipe == 1))
 800351a:	1dfb      	adds	r3, r7, #7
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <nRF24_SetRXAddress+0x1e>
 8003522:	1dfb      	adds	r3, r7, #7
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	2b01      	cmp	r3, #1
 8003528:	d126      	bne.n	8003578 <nRF24_SetRXAddress+0x6c>
        {
                uint8_t i;
                uint8_t address_rev[NRF24_ADDR_SIZE];
                for(i = 0; i<NRF24_ADDR_SIZE; i++)
 800352a:	230f      	movs	r3, #15
 800352c:	18fb      	adds	r3, r7, r3
 800352e:	2200      	movs	r2, #0
 8003530:	701a      	strb	r2, [r3, #0]
 8003532:	e011      	b.n	8003558 <nRF24_SetRXAddress+0x4c>
                        address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 8003534:	200f      	movs	r0, #15
 8003536:	183b      	adds	r3, r7, r0
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	683a      	ldr	r2, [r7, #0]
 800353c:	18d2      	adds	r2, r2, r3
 800353e:	183b      	adds	r3, r7, r0
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	2102      	movs	r1, #2
 8003544:	1acb      	subs	r3, r1, r3
 8003546:	7811      	ldrb	r1, [r2, #0]
 8003548:	220c      	movs	r2, #12
 800354a:	18ba      	adds	r2, r7, r2
 800354c:	54d1      	strb	r1, [r2, r3]
                for(i = 0; i<NRF24_ADDR_SIZE; i++)
 800354e:	183b      	adds	r3, r7, r0
 8003550:	781a      	ldrb	r2, [r3, #0]
 8003552:	183b      	adds	r3, r7, r0
 8003554:	3201      	adds	r2, #1
 8003556:	701a      	strb	r2, [r3, #0]
 8003558:	230f      	movs	r3, #15
 800355a:	18fb      	adds	r3, r7, r3
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	2b02      	cmp	r3, #2
 8003560:	d9e8      	bls.n	8003534 <nRF24_SetRXAddress+0x28>
                nRF24_WriteRegisters(NRF24_RX_ADDR_P0 + pipe, address_rev, NRF24_ADDR_SIZE);
 8003562:	1dfb      	adds	r3, r7, #7
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	330a      	adds	r3, #10
 8003568:	b2db      	uxtb	r3, r3
 800356a:	220c      	movs	r2, #12
 800356c:	18b9      	adds	r1, r7, r2
 800356e:	2203      	movs	r2, #3
 8003570:	0018      	movs	r0, r3
 8003572:	f7ff fd75 	bl	8003060 <nRF24_WriteRegisters>
        {
 8003576:	e00b      	b.n	8003590 <nRF24_SetRXAddress+0x84>
        }
        else
                nRF24_WriteRegister(NRF24_RX_ADDR_P0 + pipe, address[NRF24_ADDR_SIZE-1]);
 8003578:	1dfb      	adds	r3, r7, #7
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	330a      	adds	r3, #10
 800357e:	b2da      	uxtb	r2, r3
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	3302      	adds	r3, #2
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	0019      	movs	r1, r3
 8003588:	0010      	movs	r0, r2
 800358a:	f7ff fd3d 	bl	8003008 <nRF24_WriteRegister>
}
 800358e:	46c0      	nop			; (mov r8, r8)
 8003590:	46c0      	nop			; (mov r8, r8)
 8003592:	46bd      	mov	sp, r7
 8003594:	b004      	add	sp, #16
 8003596:	bd80      	pop	{r7, pc}

08003598 <nRF24_SetTXAddress>:

void nRF24_SetTXAddress(uint8_t* address)
{
 8003598:	b590      	push	{r4, r7, lr}
 800359a:	b085      	sub	sp, #20
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
        // TX address is storaged similar to RX pipe 0 - LSByte first
        uint8_t i;
        uint8_t address_rev[NRF24_ADDR_SIZE];

        nRF24_ReadRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Backup P0 address
 80035a0:	230c      	movs	r3, #12
 80035a2:	18fb      	adds	r3, r7, r3
 80035a4:	2203      	movs	r2, #3
 80035a6:	0019      	movs	r1, r3
 80035a8:	200a      	movs	r0, #10
 80035aa:	f7ff fd00 	bl	8002fae <nRF24_ReadRegisters>
        for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80035ae:	230f      	movs	r3, #15
 80035b0:	18fb      	adds	r3, r7, r3
 80035b2:	2200      	movs	r2, #0
 80035b4:	701a      	strb	r2, [r3, #0]
 80035b6:	e010      	b.n	80035da <nRF24_SetTXAddress+0x42>
                addr_p0_backup[NRF24_ADDR_SIZE - 1 - i] = address_rev[i]; //Reverse P0 address
 80035b8:	200f      	movs	r0, #15
 80035ba:	183b      	adds	r3, r7, r0
 80035bc:	781a      	ldrb	r2, [r3, #0]
 80035be:	183b      	adds	r3, r7, r0
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	2102      	movs	r1, #2
 80035c4:	1acb      	subs	r3, r1, r3
 80035c6:	210c      	movs	r1, #12
 80035c8:	1879      	adds	r1, r7, r1
 80035ca:	5c89      	ldrb	r1, [r1, r2]
 80035cc:	4a1b      	ldr	r2, [pc, #108]	; (800363c <nRF24_SetTXAddress+0xa4>)
 80035ce:	54d1      	strb	r1, [r2, r3]
        for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80035d0:	183b      	adds	r3, r7, r0
 80035d2:	781a      	ldrb	r2, [r3, #0]
 80035d4:	183b      	adds	r3, r7, r0
 80035d6:	3201      	adds	r2, #1
 80035d8:	701a      	strb	r2, [r3, #0]
 80035da:	220f      	movs	r2, #15
 80035dc:	18bb      	adds	r3, r7, r2
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d9e9      	bls.n	80035b8 <nRF24_SetTXAddress+0x20>

        for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80035e4:	18bb      	adds	r3, r7, r2
 80035e6:	2200      	movs	r2, #0
 80035e8:	701a      	strb	r2, [r3, #0]
 80035ea:	e011      	b.n	8003610 <nRF24_SetTXAddress+0x78>
                address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 80035ec:	200f      	movs	r0, #15
 80035ee:	183b      	adds	r3, r7, r0
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	18d2      	adds	r2, r2, r3
 80035f6:	183b      	adds	r3, r7, r0
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	2102      	movs	r1, #2
 80035fc:	1acb      	subs	r3, r1, r3
 80035fe:	7811      	ldrb	r1, [r2, #0]
 8003600:	220c      	movs	r2, #12
 8003602:	18ba      	adds	r2, r7, r2
 8003604:	54d1      	strb	r1, [r2, r3]
        for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8003606:	183b      	adds	r3, r7, r0
 8003608:	781a      	ldrb	r2, [r3, #0]
 800360a:	183b      	adds	r3, r7, r0
 800360c:	3201      	adds	r2, #1
 800360e:	701a      	strb	r2, [r3, #0]
 8003610:	230f      	movs	r3, #15
 8003612:	18fb      	adds	r3, r7, r3
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	2b02      	cmp	r3, #2
 8003618:	d9e8      	bls.n	80035ec <nRF24_SetTXAddress+0x54>
        //make pipe 0 address backup;

        nRF24_WriteRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Pipe 0 must be same for auto ACk
 800361a:	240c      	movs	r4, #12
 800361c:	193b      	adds	r3, r7, r4
 800361e:	2203      	movs	r2, #3
 8003620:	0019      	movs	r1, r3
 8003622:	200a      	movs	r0, #10
 8003624:	f7ff fd1c 	bl	8003060 <nRF24_WriteRegisters>
        nRF24_WriteRegisters(NRF24_TX_ADDR, address_rev, NRF24_ADDR_SIZE);
 8003628:	193b      	adds	r3, r7, r4
 800362a:	2203      	movs	r2, #3
 800362c:	0019      	movs	r1, r3
 800362e:	2010      	movs	r0, #16
 8003630:	f7ff fd16 	bl	8003060 <nRF24_WriteRegisters>

}
 8003634:	46c0      	nop			; (mov r8, r8)
 8003636:	46bd      	mov	sp, r7
 8003638:	b005      	add	sp, #20
 800363a:	bd90      	pop	{r4, r7, pc}
 800363c:	20000530 	.word	0x20000530

08003640 <nRF24_ClearInterrupts>:

void nRF24_ClearInterrupts(void)
{
 8003640:	b590      	push	{r4, r7, lr}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
        uint8_t status = nRF24_ReadStatus();
 8003646:	1dfc      	adds	r4, r7, #7
 8003648:	f7ff fde1 	bl	800320e <nRF24_ReadStatus>
 800364c:	0003      	movs	r3, r0
 800364e:	7023      	strb	r3, [r4, #0]
        status |= (7<<4); // Clear bits 4, 5, 6.
 8003650:	1dfb      	adds	r3, r7, #7
 8003652:	1dfa      	adds	r2, r7, #7
 8003654:	7812      	ldrb	r2, [r2, #0]
 8003656:	2170      	movs	r1, #112	; 0x70
 8003658:	430a      	orrs	r2, r1
 800365a:	701a      	strb	r2, [r3, #0]
        nRF24_WriteStatus(status);
 800365c:	1dfb      	adds	r3, r7, #7
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	0018      	movs	r0, r3
 8003662:	f7ff fddd 	bl	8003220 <nRF24_WriteStatus>
}
 8003666:	46c0      	nop			; (mov r8, r8)
 8003668:	46bd      	mov	sp, r7
 800366a:	b003      	add	sp, #12
 800366c:	bd90      	pop	{r4, r7, pc}

0800366e <nRF24_EnableRXDataReadyIRQ>:
    }
    return result;
}

void nRF24_EnableRXDataReadyIRQ(uint8_t onoff)
{
 800366e:	b5b0      	push	{r4, r5, r7, lr}
 8003670:	b084      	sub	sp, #16
 8003672:	af00      	add	r7, sp, #0
 8003674:	0002      	movs	r2, r0
 8003676:	1dfb      	adds	r3, r7, #7
 8003678:	701a      	strb	r2, [r3, #0]
        uint8_t config = nRF24_ReadConfig();
 800367a:	250f      	movs	r5, #15
 800367c:	197c      	adds	r4, r7, r5
 800367e:	f7ff fd4f 	bl	8003120 <nRF24_ReadConfig>
 8003682:	0003      	movs	r3, r0
 8003684:	7023      	strb	r3, [r4, #0]

        if(!onoff)
 8003686:	1dfb      	adds	r3, r7, #7
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d106      	bne.n	800369c <nRF24_EnableRXDataReadyIRQ+0x2e>
                config |= (1<<NRF24_RX_DR);
 800368e:	197b      	adds	r3, r7, r5
 8003690:	197a      	adds	r2, r7, r5
 8003692:	7812      	ldrb	r2, [r2, #0]
 8003694:	2140      	movs	r1, #64	; 0x40
 8003696:	430a      	orrs	r2, r1
 8003698:	701a      	strb	r2, [r3, #0]
 800369a:	e006      	b.n	80036aa <nRF24_EnableRXDataReadyIRQ+0x3c>
        else
                config &= ~(1<<NRF24_RX_DR);
 800369c:	220f      	movs	r2, #15
 800369e:	18bb      	adds	r3, r7, r2
 80036a0:	18ba      	adds	r2, r7, r2
 80036a2:	7812      	ldrb	r2, [r2, #0]
 80036a4:	2140      	movs	r1, #64	; 0x40
 80036a6:	438a      	bics	r2, r1
 80036a8:	701a      	strb	r2, [r3, #0]

        nRF24_WriteConfig(config);
 80036aa:	230f      	movs	r3, #15
 80036ac:	18fb      	adds	r3, r7, r3
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	0018      	movs	r0, r3
 80036b2:	f7ff fd3e 	bl	8003132 <nRF24_WriteConfig>
}
 80036b6:	46c0      	nop			; (mov r8, r8)
 80036b8:	46bd      	mov	sp, r7
 80036ba:	b004      	add	sp, #16
 80036bc:	bdb0      	pop	{r4, r5, r7, pc}

080036be <nRF24_EnableTXDataSentIRQ>:

void nRF24_EnableTXDataSentIRQ(uint8_t onoff)
{
 80036be:	b5b0      	push	{r4, r5, r7, lr}
 80036c0:	b084      	sub	sp, #16
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	0002      	movs	r2, r0
 80036c6:	1dfb      	adds	r3, r7, #7
 80036c8:	701a      	strb	r2, [r3, #0]
        uint8_t config = nRF24_ReadConfig();
 80036ca:	250f      	movs	r5, #15
 80036cc:	197c      	adds	r4, r7, r5
 80036ce:	f7ff fd27 	bl	8003120 <nRF24_ReadConfig>
 80036d2:	0003      	movs	r3, r0
 80036d4:	7023      	strb	r3, [r4, #0]

        if(!onoff)
 80036d6:	1dfb      	adds	r3, r7, #7
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d106      	bne.n	80036ec <nRF24_EnableTXDataSentIRQ+0x2e>
                config |= (1<<NRF24_TX_DS);
 80036de:	197b      	adds	r3, r7, r5
 80036e0:	197a      	adds	r2, r7, r5
 80036e2:	7812      	ldrb	r2, [r2, #0]
 80036e4:	2120      	movs	r1, #32
 80036e6:	430a      	orrs	r2, r1
 80036e8:	701a      	strb	r2, [r3, #0]
 80036ea:	e006      	b.n	80036fa <nRF24_EnableTXDataSentIRQ+0x3c>
        else
                config &= ~(1<<NRF24_TX_DS);
 80036ec:	220f      	movs	r2, #15
 80036ee:	18bb      	adds	r3, r7, r2
 80036f0:	18ba      	adds	r2, r7, r2
 80036f2:	7812      	ldrb	r2, [r2, #0]
 80036f4:	2120      	movs	r1, #32
 80036f6:	438a      	bics	r2, r1
 80036f8:	701a      	strb	r2, [r3, #0]

        nRF24_WriteConfig(config);
 80036fa:	230f      	movs	r3, #15
 80036fc:	18fb      	adds	r3, r7, r3
 80036fe:	781b      	ldrb	r3, [r3, #0]
 8003700:	0018      	movs	r0, r3
 8003702:	f7ff fd16 	bl	8003132 <nRF24_WriteConfig>
}
 8003706:	46c0      	nop			; (mov r8, r8)
 8003708:	46bd      	mov	sp, r7
 800370a:	b004      	add	sp, #16
 800370c:	bdb0      	pop	{r4, r5, r7, pc}

0800370e <nRF24_EnableMaxRetransmitIRQ>:

void nRF24_EnableMaxRetransmitIRQ(uint8_t onoff)
{
 800370e:	b5b0      	push	{r4, r5, r7, lr}
 8003710:	b084      	sub	sp, #16
 8003712:	af00      	add	r7, sp, #0
 8003714:	0002      	movs	r2, r0
 8003716:	1dfb      	adds	r3, r7, #7
 8003718:	701a      	strb	r2, [r3, #0]
        uint8_t config = nRF24_ReadConfig();
 800371a:	250f      	movs	r5, #15
 800371c:	197c      	adds	r4, r7, r5
 800371e:	f7ff fcff 	bl	8003120 <nRF24_ReadConfig>
 8003722:	0003      	movs	r3, r0
 8003724:	7023      	strb	r3, [r4, #0]

        if(!onoff)
 8003726:	1dfb      	adds	r3, r7, #7
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d106      	bne.n	800373c <nRF24_EnableMaxRetransmitIRQ+0x2e>
                config |= (1<<NRF24_MAX_RT);
 800372e:	197b      	adds	r3, r7, r5
 8003730:	197a      	adds	r2, r7, r5
 8003732:	7812      	ldrb	r2, [r2, #0]
 8003734:	2110      	movs	r1, #16
 8003736:	430a      	orrs	r2, r1
 8003738:	701a      	strb	r2, [r3, #0]
 800373a:	e006      	b.n	800374a <nRF24_EnableMaxRetransmitIRQ+0x3c>
        else
                config &= ~(1<<NRF24_MAX_RT);
 800373c:	220f      	movs	r2, #15
 800373e:	18bb      	adds	r3, r7, r2
 8003740:	18ba      	adds	r2, r7, r2
 8003742:	7812      	ldrb	r2, [r2, #0]
 8003744:	2110      	movs	r1, #16
 8003746:	438a      	bics	r2, r1
 8003748:	701a      	strb	r2, [r3, #0]

        nRF24_WriteConfig(config);
 800374a:	230f      	movs	r3, #15
 800374c:	18fb      	adds	r3, r7, r3
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	0018      	movs	r0, r3
 8003752:	f7ff fcee 	bl	8003132 <nRF24_WriteConfig>
}
 8003756:	46c0      	nop			; (mov r8, r8)
 8003758:	46bd      	mov	sp, r7
 800375a:	b004      	add	sp, #16
 800375c:	bdb0      	pop	{r4, r5, r7, pc}

0800375e <nRF24_WriteTXPayload>:

void nRF24_WriteTXPayload(uint8_t * data, uint8_t size)
{
 800375e:	b580      	push	{r7, lr}
 8003760:	b082      	sub	sp, #8
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
 8003766:	000a      	movs	r2, r1
 8003768:	1cfb      	adds	r3, r7, #3
 800376a:	701a      	strb	r2, [r3, #0]
#if (NRF24_DYNAMIC_PAYLOAD == 1)
        nRF24_WriteRegisters(NRF24_CMD_W_TX_PAYLOAD, data, size);
 800376c:	1cfb      	adds	r3, r7, #3
 800376e:	781a      	ldrb	r2, [r3, #0]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	0019      	movs	r1, r3
 8003774:	20a0      	movs	r0, #160	; 0xa0
 8003776:	f7ff fc73 	bl	8003060 <nRF24_WriteRegisters>
#else
        nRF24_WriteRegisters(NRF24_CMD_W_TX_PAYLOAD, data, NRF24_PAYLOAD_SIZE);
#endif
}
 800377a:	46c0      	nop			; (mov r8, r8)
 800377c:	46bd      	mov	sp, r7
 800377e:	b002      	add	sp, #8
 8003780:	bd80      	pop	{r7, pc}
	...

08003784 <nRF24_WaitTX>:

void nRF24_WaitTX()
{
 8003784:	b590      	push	{r4, r7, lr}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
        uint8_t status;
        NRF24_CE_HIGH;
 800378a:	4b12      	ldr	r3, [pc, #72]	; (80037d4 <nRF24_WaitTX+0x50>)
 800378c:	2201      	movs	r2, #1
 800378e:	2110      	movs	r1, #16
 8003790:	0018      	movs	r0, r3
 8003792:	f001 fc93 	bl	80050bc <HAL_GPIO_WritePin>
        nRF24_Delay_ms(1);
 8003796:	2001      	movs	r0, #1
 8003798:	f7ff fba1 	bl	8002ede <nRF24_Delay_ms>
        NRF24_CE_LOW;
 800379c:	4b0d      	ldr	r3, [pc, #52]	; (80037d4 <nRF24_WaitTX+0x50>)
 800379e:	2200      	movs	r2, #0
 80037a0:	2110      	movs	r1, #16
 80037a2:	0018      	movs	r0, r3
 80037a4:	f001 fc8a 	bl	80050bc <HAL_GPIO_WritePin>
        do
        {
                nRF24_Delay_ms(1);
 80037a8:	2001      	movs	r0, #1
 80037aa:	f7ff fb98 	bl	8002ede <nRF24_Delay_ms>
                status = nRF24_ReadStatus();
 80037ae:	1dfc      	adds	r4, r7, #7
 80037b0:	f7ff fd2d 	bl	800320e <nRF24_ReadStatus>
 80037b4:	0003      	movs	r3, r0
 80037b6:	7023      	strb	r3, [r4, #0]
        }while(!((status & (1<<NRF24_MAX_RT)) || (status & (1<<NRF24_TX_DS))));
 80037b8:	1dfb      	adds	r3, r7, #7
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	2210      	movs	r2, #16
 80037be:	4013      	ands	r3, r2
 80037c0:	d104      	bne.n	80037cc <nRF24_WaitTX+0x48>
 80037c2:	1dfb      	adds	r3, r7, #7
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	2220      	movs	r2, #32
 80037c8:	4013      	ands	r3, r2
 80037ca:	d0ed      	beq.n	80037a8 <nRF24_WaitTX+0x24>

}
 80037cc:	46c0      	nop			; (mov r8, r8)
 80037ce:	46bd      	mov	sp, r7
 80037d0:	b003      	add	sp, #12
 80037d2:	bd90      	pop	{r4, r7, pc}
 80037d4:	50000400 	.word	0x50000400

080037d8 <nRF24_Init>:
                nrf24_mr_flag = 0;
        }
}

void nRF24_Init(SPI_HandleTypeDef *hspi)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
        hspi_nrf = hspi;
 80037e0:	4b31      	ldr	r3, [pc, #196]	; (80038a8 <nRF24_Init+0xd0>)
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	601a      	str	r2, [r3, #0]

        NRF24_CE_LOW;
 80037e6:	4b31      	ldr	r3, [pc, #196]	; (80038ac <nRF24_Init+0xd4>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	2110      	movs	r1, #16
 80037ec:	0018      	movs	r0, r3
 80037ee:	f001 fc65 	bl	80050bc <HAL_GPIO_WritePin>
        NRF24_CSN_HIGH;
 80037f2:	23a0      	movs	r3, #160	; 0xa0
 80037f4:	05db      	lsls	r3, r3, #23
 80037f6:	2201      	movs	r2, #1
 80037f8:	2102      	movs	r1, #2
 80037fa:	0018      	movs	r0, r3
 80037fc:	f001 fc5e 	bl	80050bc <HAL_GPIO_WritePin>

        nRF24_Delay_ms(5); // Wait for radio power up
 8003800:	2005      	movs	r0, #5
 8003802:	f7ff fb6c 	bl	8002ede <nRF24_Delay_ms>

        nRF24_SetPALevel( NRF24_PA_PWR_0dBM); // Radio power NRF24_PA_PWR_0dBM
 8003806:	2003      	movs	r0, #3
 8003808:	f7ff fca3 	bl	8003152 <nRF24_SetPALevel>
        nRF24_SetDataRate(NRF24_RF_DR_250KBPS); // Data Rate
 800380c:	2002      	movs	r0, #2
 800380e:	f7ff fcc9 	bl	80031a4 <nRF24_SetDataRate>
        nRF24_EnableCRC(1); // Enable CRC
 8003812:	2001      	movs	r0, #1
 8003814:	f7ff fd4e 	bl	80032b4 <nRF24_EnableCRC>
        nRF24_SetCRCLength(NRF24_CRC_WIDTH_1B);//1==NRF24_CRC_WIDTH_2B); // CRC Length 1 byte _1B
 8003818:	2000      	movs	r0, #0
 800381a:	f7ff fd73 	bl	8003304 <nRF24_SetCRCLength>
//      nRF24_SetRetries(0x04, 0x07); // 1000us, 7 times
        nRF24_SetRetries(5, 15); // 1000us, 7 times //5,15 lub 4,7
 800381e:	210f      	movs	r1, #15
 8003820:	2005      	movs	r0, #5
 8003822:	f7ff fd97 	bl	8003354 <nRF24_SetRetries>

#if (NRF24_DYNAMIC_PAYLOAD == 1)
        nRF24_WriteRegister(NRF24_FEATURE, nRF24_ReadRegister(NRF24_FEATURE) | (1<<NRF24_EN_DPL)); // Enable dynamic payload feature
 8003826:	201d      	movs	r0, #29
 8003828:	f7ff fb98 	bl	8002f5c <nRF24_ReadRegister>
 800382c:	0003      	movs	r3, r0
 800382e:	001a      	movs	r2, r3
 8003830:	2304      	movs	r3, #4
 8003832:	4313      	orrs	r3, r2
 8003834:	b2db      	uxtb	r3, r3
 8003836:	0019      	movs	r1, r3
 8003838:	201d      	movs	r0, #29
 800383a:	f7ff fbe5 	bl	8003008 <nRF24_WriteRegister>
        nRF24_WriteRegister(NRF24_DYNPD, 0x3F); // Enable dynamic payloads for all pipes
 800383e:	213f      	movs	r1, #63	; 0x3f
 8003840:	201c      	movs	r0, #28
 8003842:	f7ff fbe1 	bl	8003008 <nRF24_WriteRegister>
#else
        nRF24_WriteRegister(NRF24_DYNPD, 0); // Disable dynamic payloads for all pipes
        nRF24_SetPayloadSize(0, NRF24_PAYLOAD_SIZE); // Set 32 bytes payload for pipe 0
#endif
        nRF24_SetRFChannel(0x4c); // Set RF channel for transmission 10
 8003846:	204c      	movs	r0, #76	; 0x4c
 8003848:	f7ff fda2 	bl	8003390 <nRF24_SetRFChannel>
        nRF24_EnablePipe(0, 1); // Enable pipe 0
 800384c:	2101      	movs	r1, #1
 800384e:	2000      	movs	r0, #0
 8003850:	f7ff fdb1 	bl	80033b6 <nRF24_EnablePipe>
        nRF24_SetAddressWidth(NRF24_ADDR_SIZE); // Set address size
 8003854:	2003      	movs	r0, #3
 8003856:	f7ff fe36 	bl	80034c6 <nRF24_SetAddressWidth>
        nRF24_AutoACK(0, 1); // Enable auto ACK for pipe 0
 800385a:	2101      	movs	r1, #1
 800385c:	2000      	movs	r0, #0
 800385e:	f7ff fdee 	bl	800343e <nRF24_AutoACK>

        nRF24_WriteRegister(NRF24_RF_SETUP,0x5); //skopiowane z RPi ustawienia rejestrw
 8003862:	2105      	movs	r1, #5
 8003864:	2006      	movs	r0, #6
 8003866:	f7ff fbcf 	bl	8003008 <nRF24_WriteRegister>
        nRF24_WriteRegister(NRF24_FEATURE,0x6); //skopiowane z RPi ustawienia rejestrw (wane, aby byy te same)
 800386a:	2106      	movs	r1, #6
 800386c:	201d      	movs	r0, #29
 800386e:	f7ff fbcb 	bl	8003008 <nRF24_WriteRegister>
        nRF24_SetDataRate(NRF24_RF_DR_250KBPS); // Data Rate
 8003872:	2002      	movs	r0, #2
 8003874:	f7ff fc96 	bl	80031a4 <nRF24_SetDataRate>
    nRF24_SetAddressWidth(3); //adres 3 znaki a nie 5
 8003878:	2003      	movs	r0, #3
 800387a:	f7ff fe24 	bl	80034c6 <nRF24_SetAddressWidth>

        nRF24_Delay_ms(1);
 800387e:	2001      	movs	r0, #1
 8003880:	f7ff fb2d 	bl	8002ede <nRF24_Delay_ms>

        nRF24_EnableRXDataReadyIRQ(1); //receiver irq
 8003884:	2001      	movs	r0, #1
 8003886:	f7ff fef2 	bl	800366e <nRF24_EnableRXDataReadyIRQ>
        nRF24_EnableTXDataSentIRQ(0);
 800388a:	2000      	movs	r0, #0
 800388c:	f7ff ff17 	bl	80036be <nRF24_EnableTXDataSentIRQ>
        nRF24_EnableMaxRetransmitIRQ(0);
 8003890:	2000      	movs	r0, #0
 8003892:	f7ff ff3c 	bl	800370e <nRF24_EnableMaxRetransmitIRQ>

        nRF24_Delay_ms(1);
 8003896:	2001      	movs	r0, #1
 8003898:	f7ff fb21 	bl	8002ede <nRF24_Delay_ms>

        nRF24_ClearInterrupts();
 800389c:	f7ff fed0 	bl	8003640 <nRF24_ClearInterrupts>
}
 80038a0:	46c0      	nop			; (mov r8, r8)
 80038a2:	46bd      	mov	sp, r7
 80038a4:	b002      	add	sp, #8
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	2000052c 	.word	0x2000052c
 80038ac:	50000400 	.word	0x50000400

080038b0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80038b4:	4b18      	ldr	r3, [pc, #96]	; (8003918 <MX_SPI1_Init+0x68>)
 80038b6:	4a19      	ldr	r2, [pc, #100]	; (800391c <MX_SPI1_Init+0x6c>)
 80038b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80038ba:	4b17      	ldr	r3, [pc, #92]	; (8003918 <MX_SPI1_Init+0x68>)
 80038bc:	2282      	movs	r2, #130	; 0x82
 80038be:	0052      	lsls	r2, r2, #1
 80038c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80038c2:	4b15      	ldr	r3, [pc, #84]	; (8003918 <MX_SPI1_Init+0x68>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80038c8:	4b13      	ldr	r3, [pc, #76]	; (8003918 <MX_SPI1_Init+0x68>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80038ce:	4b12      	ldr	r3, [pc, #72]	; (8003918 <MX_SPI1_Init+0x68>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80038d4:	4b10      	ldr	r3, [pc, #64]	; (8003918 <MX_SPI1_Init+0x68>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80038da:	4b0f      	ldr	r3, [pc, #60]	; (8003918 <MX_SPI1_Init+0x68>)
 80038dc:	2280      	movs	r2, #128	; 0x80
 80038de:	0092      	lsls	r2, r2, #2
 80038e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038e2:	4b0d      	ldr	r3, [pc, #52]	; (8003918 <MX_SPI1_Init+0x68>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80038e8:	4b0b      	ldr	r3, [pc, #44]	; (8003918 <MX_SPI1_Init+0x68>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80038ee:	4b0a      	ldr	r3, [pc, #40]	; (8003918 <MX_SPI1_Init+0x68>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038f4:	4b08      	ldr	r3, [pc, #32]	; (8003918 <MX_SPI1_Init+0x68>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80038fa:	4b07      	ldr	r3, [pc, #28]	; (8003918 <MX_SPI1_Init+0x68>)
 80038fc:	2207      	movs	r2, #7
 80038fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003900:	4b05      	ldr	r3, [pc, #20]	; (8003918 <MX_SPI1_Init+0x68>)
 8003902:	0018      	movs	r0, r3
 8003904:	f003 f8fc 	bl	8006b00 <HAL_SPI_Init>
 8003908:	1e03      	subs	r3, r0, #0
 800390a:	d001      	beq.n	8003910 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800390c:	f7ff fae2 	bl	8002ed4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003910:	46c0      	nop			; (mov r8, r8)
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	46c0      	nop			; (mov r8, r8)
 8003918:	20000534 	.word	0x20000534
 800391c:	40013000 	.word	0x40013000

08003920 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003920:	b590      	push	{r4, r7, lr}
 8003922:	b089      	sub	sp, #36	; 0x24
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003928:	240c      	movs	r4, #12
 800392a:	193b      	adds	r3, r7, r4
 800392c:	0018      	movs	r0, r3
 800392e:	2314      	movs	r3, #20
 8003930:	001a      	movs	r2, r3
 8003932:	2100      	movs	r1, #0
 8003934:	f007 fc24 	bl	800b180 <memset>
  if(spiHandle->Instance==SPI1)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a18      	ldr	r2, [pc, #96]	; (80039a0 <HAL_SPI_MspInit+0x80>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d129      	bne.n	8003996 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003942:	4b18      	ldr	r3, [pc, #96]	; (80039a4 <HAL_SPI_MspInit+0x84>)
 8003944:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003946:	4b17      	ldr	r3, [pc, #92]	; (80039a4 <HAL_SPI_MspInit+0x84>)
 8003948:	2180      	movs	r1, #128	; 0x80
 800394a:	0149      	lsls	r1, r1, #5
 800394c:	430a      	orrs	r2, r1
 800394e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003950:	4b14      	ldr	r3, [pc, #80]	; (80039a4 <HAL_SPI_MspInit+0x84>)
 8003952:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003954:	4b13      	ldr	r3, [pc, #76]	; (80039a4 <HAL_SPI_MspInit+0x84>)
 8003956:	2101      	movs	r1, #1
 8003958:	430a      	orrs	r2, r1
 800395a:	62da      	str	r2, [r3, #44]	; 0x2c
 800395c:	4b11      	ldr	r3, [pc, #68]	; (80039a4 <HAL_SPI_MspInit+0x84>)
 800395e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003960:	2201      	movs	r2, #1
 8003962:	4013      	ands	r3, r2
 8003964:	60bb      	str	r3, [r7, #8]
 8003966:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003968:	0021      	movs	r1, r4
 800396a:	187b      	adds	r3, r7, r1
 800396c:	22e0      	movs	r2, #224	; 0xe0
 800396e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003970:	187b      	adds	r3, r7, r1
 8003972:	2202      	movs	r2, #2
 8003974:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003976:	187b      	adds	r3, r7, r1
 8003978:	2200      	movs	r2, #0
 800397a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800397c:	187b      	adds	r3, r7, r1
 800397e:	2203      	movs	r2, #3
 8003980:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003982:	187b      	adds	r3, r7, r1
 8003984:	2200      	movs	r2, #0
 8003986:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003988:	187a      	adds	r2, r7, r1
 800398a:	23a0      	movs	r3, #160	; 0xa0
 800398c:	05db      	lsls	r3, r3, #23
 800398e:	0011      	movs	r1, r2
 8003990:	0018      	movs	r0, r3
 8003992:	f001 fa15 	bl	8004dc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003996:	46c0      	nop			; (mov r8, r8)
 8003998:	46bd      	mov	sp, r7
 800399a:	b009      	add	sp, #36	; 0x24
 800399c:	bd90      	pop	{r4, r7, pc}
 800399e:	46c0      	nop			; (mov r8, r8)
 80039a0:	40013000 	.word	0x40013000
 80039a4:	40021000 	.word	0x40021000

080039a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ac:	4b07      	ldr	r3, [pc, #28]	; (80039cc <HAL_MspInit+0x24>)
 80039ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039b0:	4b06      	ldr	r3, [pc, #24]	; (80039cc <HAL_MspInit+0x24>)
 80039b2:	2101      	movs	r1, #1
 80039b4:	430a      	orrs	r2, r1
 80039b6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80039b8:	4b04      	ldr	r3, [pc, #16]	; (80039cc <HAL_MspInit+0x24>)
 80039ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039bc:	4b03      	ldr	r3, [pc, #12]	; (80039cc <HAL_MspInit+0x24>)
 80039be:	2180      	movs	r1, #128	; 0x80
 80039c0:	0549      	lsls	r1, r1, #21
 80039c2:	430a      	orrs	r2, r1
 80039c4:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039c6:	46c0      	nop			; (mov r8, r8)
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}
 80039cc:	40021000 	.word	0x40021000

080039d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80039d4:	e7fe      	b.n	80039d4 <NMI_Handler+0x4>

080039d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039da:	e7fe      	b.n	80039da <HardFault_Handler+0x4>

080039dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80039e0:	46c0      	nop			; (mov r8, r8)
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80039ea:	46c0      	nop			; (mov r8, r8)
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80039f4:	f000 fa4e 	bl	8003e94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80039f8:	46c0      	nop			; (mov r8, r8)
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF24_IRQ_Pin);
 8003a02:	2020      	movs	r0, #32
 8003a04:	f001 fb78 	bl	80050f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003a08:	46c0      	nop			; (mov r8, r8)
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
	...

08003a10 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8003a14:	4b03      	ldr	r3, [pc, #12]	; (8003a24 <DMA1_Channel1_IRQHandler+0x14>)
 8003a16:	0018      	movs	r0, r3
 8003a18:	f001 f8f5 	bl	8004c06 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003a1c:	46c0      	nop			; (mov r8, r8)
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	46c0      	nop			; (mov r8, r8)
 8003a24:	20000254 	.word	0x20000254

08003a28 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003a2c:	4b03      	ldr	r3, [pc, #12]	; (8003a3c <TIM6_IRQHandler+0x14>)
 8003a2e:	0018      	movs	r0, r3
 8003a30:	f003 ff22 	bl	8007878 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8003a34:	46c0      	nop			; (mov r8, r8)
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	46c0      	nop			; (mov r8, r8)
 8003a3c:	20000590 	.word	0x20000590

08003a40 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt / LPUART1 wake-up interrupt through EXTI line 28.
  */
void LPUART1_IRQHandler(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003a44:	4b03      	ldr	r3, [pc, #12]	; (8003a54 <LPUART1_IRQHandler+0x14>)
 8003a46:	0018      	movs	r0, r3
 8003a48:	f004 f98c 	bl	8007d64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8003a4c:	46c0      	nop			; (mov r8, r8)
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	46c0      	nop			; (mov r8, r8)
 8003a54:	200005d0 	.word	0x200005d0

08003a58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
  return 1;
 8003a5c:	2301      	movs	r3, #1
}
 8003a5e:	0018      	movs	r0, r3
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <_kill>:

int _kill(int pid, int sig)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b082      	sub	sp, #8
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a6e:	f007 fbf3 	bl	800b258 <__errno>
 8003a72:	0003      	movs	r3, r0
 8003a74:	2216      	movs	r2, #22
 8003a76:	601a      	str	r2, [r3, #0]
  return -1;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	425b      	negs	r3, r3
}
 8003a7c:	0018      	movs	r0, r3
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	b002      	add	sp, #8
 8003a82:	bd80      	pop	{r7, pc}

08003a84 <_exit>:

void _exit (int status)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	425a      	negs	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	0011      	movs	r1, r2
 8003a94:	0018      	movs	r0, r3
 8003a96:	f7ff ffe5 	bl	8003a64 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003a9a:	e7fe      	b.n	8003a9a <_exit+0x16>

08003a9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	60b9      	str	r1, [r7, #8]
 8003aa6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	617b      	str	r3, [r7, #20]
 8003aac:	e00a      	b.n	8003ac4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003aae:	e000      	b.n	8003ab2 <_read+0x16>
 8003ab0:	bf00      	nop
 8003ab2:	0001      	movs	r1, r0
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	1c5a      	adds	r2, r3, #1
 8003ab8:	60ba      	str	r2, [r7, #8]
 8003aba:	b2ca      	uxtb	r2, r1
 8003abc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	617b      	str	r3, [r7, #20]
 8003ac4:	697a      	ldr	r2, [r7, #20]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	dbf0      	blt.n	8003aae <_read+0x12>
  }

  return len;
 8003acc:	687b      	ldr	r3, [r7, #4]
}
 8003ace:	0018      	movs	r0, r3
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	b006      	add	sp, #24
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b086      	sub	sp, #24
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	60f8      	str	r0, [r7, #12]
 8003ade:	60b9      	str	r1, [r7, #8]
 8003ae0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	617b      	str	r3, [r7, #20]
 8003ae6:	e009      	b.n	8003afc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	1c5a      	adds	r2, r3, #1
 8003aec:	60ba      	str	r2, [r7, #8]
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	0018      	movs	r0, r3
 8003af2:	e000      	b.n	8003af6 <_write+0x20>
 8003af4:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	3301      	adds	r3, #1
 8003afa:	617b      	str	r3, [r7, #20]
 8003afc:	697a      	ldr	r2, [r7, #20]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	dbf1      	blt.n	8003ae8 <_write+0x12>
  }
  return len;
 8003b04:	687b      	ldr	r3, [r7, #4]
}
 8003b06:	0018      	movs	r0, r3
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	b006      	add	sp, #24
 8003b0c:	bd80      	pop	{r7, pc}

08003b0e <_close>:

int _close(int file)
{
 8003b0e:	b580      	push	{r7, lr}
 8003b10:	b082      	sub	sp, #8
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003b16:	2301      	movs	r3, #1
 8003b18:	425b      	negs	r3, r3
}
 8003b1a:	0018      	movs	r0, r3
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	b002      	add	sp, #8
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b082      	sub	sp, #8
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
 8003b2a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	2280      	movs	r2, #128	; 0x80
 8003b30:	0192      	lsls	r2, r2, #6
 8003b32:	605a      	str	r2, [r3, #4]
  return 0;
 8003b34:	2300      	movs	r3, #0
}
 8003b36:	0018      	movs	r0, r3
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	b002      	add	sp, #8
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <_isatty>:

int _isatty(int file)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b082      	sub	sp, #8
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b46:	2301      	movs	r3, #1
}
 8003b48:	0018      	movs	r0, r3
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	b002      	add	sp, #8
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	0018      	movs	r0, r3
 8003b60:	46bd      	mov	sp, r7
 8003b62:	b004      	add	sp, #16
 8003b64:	bd80      	pop	{r7, pc}
	...

08003b68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b70:	4a14      	ldr	r2, [pc, #80]	; (8003bc4 <_sbrk+0x5c>)
 8003b72:	4b15      	ldr	r3, [pc, #84]	; (8003bc8 <_sbrk+0x60>)
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b7c:	4b13      	ldr	r3, [pc, #76]	; (8003bcc <_sbrk+0x64>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d102      	bne.n	8003b8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b84:	4b11      	ldr	r3, [pc, #68]	; (8003bcc <_sbrk+0x64>)
 8003b86:	4a12      	ldr	r2, [pc, #72]	; (8003bd0 <_sbrk+0x68>)
 8003b88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b8a:	4b10      	ldr	r3, [pc, #64]	; (8003bcc <_sbrk+0x64>)
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	18d3      	adds	r3, r2, r3
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d207      	bcs.n	8003ba8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b98:	f007 fb5e 	bl	800b258 <__errno>
 8003b9c:	0003      	movs	r3, r0
 8003b9e:	220c      	movs	r2, #12
 8003ba0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	425b      	negs	r3, r3
 8003ba6:	e009      	b.n	8003bbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ba8:	4b08      	ldr	r3, [pc, #32]	; (8003bcc <_sbrk+0x64>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bae:	4b07      	ldr	r3, [pc, #28]	; (8003bcc <_sbrk+0x64>)
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	18d2      	adds	r2, r2, r3
 8003bb6:	4b05      	ldr	r3, [pc, #20]	; (8003bcc <_sbrk+0x64>)
 8003bb8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003bba:	68fb      	ldr	r3, [r7, #12]
}
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	b006      	add	sp, #24
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	20005000 	.word	0x20005000
 8003bc8:	00000400 	.word	0x00000400
 8003bcc:	2000058c 	.word	0x2000058c
 8003bd0:	200007a8 	.word	0x200007a8

08003bd4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003bd8:	46c0      	nop			; (mov r8, r8)
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
	...

08003be0 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003be6:	003b      	movs	r3, r7
 8003be8:	0018      	movs	r0, r3
 8003bea:	2308      	movs	r3, #8
 8003bec:	001a      	movs	r2, r3
 8003bee:	2100      	movs	r1, #0
 8003bf0:	f007 fac6 	bl	800b180 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003bf4:	4b15      	ldr	r3, [pc, #84]	; (8003c4c <MX_TIM6_Init+0x6c>)
 8003bf6:	4a16      	ldr	r2, [pc, #88]	; (8003c50 <MX_TIM6_Init+0x70>)
 8003bf8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 3199;
 8003bfa:	4b14      	ldr	r3, [pc, #80]	; (8003c4c <MX_TIM6_Init+0x6c>)
 8003bfc:	4a15      	ldr	r2, [pc, #84]	; (8003c54 <MX_TIM6_Init+0x74>)
 8003bfe:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c00:	4b12      	ldr	r3, [pc, #72]	; (8003c4c <MX_TIM6_Init+0x6c>)
 8003c02:	2200      	movs	r2, #0
 8003c04:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8003c06:	4b11      	ldr	r3, [pc, #68]	; (8003c4c <MX_TIM6_Init+0x6c>)
 8003c08:	4a13      	ldr	r2, [pc, #76]	; (8003c58 <MX_TIM6_Init+0x78>)
 8003c0a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c0c:	4b0f      	ldr	r3, [pc, #60]	; (8003c4c <MX_TIM6_Init+0x6c>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003c12:	4b0e      	ldr	r3, [pc, #56]	; (8003c4c <MX_TIM6_Init+0x6c>)
 8003c14:	0018      	movs	r0, r3
 8003c16:	f003 fd9d 	bl	8007754 <HAL_TIM_Base_Init>
 8003c1a:	1e03      	subs	r3, r0, #0
 8003c1c:	d001      	beq.n	8003c22 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8003c1e:	f7ff f959 	bl	8002ed4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c22:	003b      	movs	r3, r7
 8003c24:	2200      	movs	r2, #0
 8003c26:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c28:	003b      	movs	r3, r7
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003c2e:	003a      	movs	r2, r7
 8003c30:	4b06      	ldr	r3, [pc, #24]	; (8003c4c <MX_TIM6_Init+0x6c>)
 8003c32:	0011      	movs	r1, r2
 8003c34:	0018      	movs	r0, r3
 8003c36:	f003 ff85 	bl	8007b44 <HAL_TIMEx_MasterConfigSynchronization>
 8003c3a:	1e03      	subs	r3, r0, #0
 8003c3c:	d001      	beq.n	8003c42 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8003c3e:	f7ff f949 	bl	8002ed4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003c42:	46c0      	nop			; (mov r8, r8)
 8003c44:	46bd      	mov	sp, r7
 8003c46:	b002      	add	sp, #8
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	46c0      	nop			; (mov r8, r8)
 8003c4c:	20000590 	.word	0x20000590
 8003c50:	40001000 	.word	0x40001000
 8003c54:	00000c7f 	.word	0x00000c7f
 8003c58:	0000270f 	.word	0x0000270f

08003c5c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a0a      	ldr	r2, [pc, #40]	; (8003c94 <HAL_TIM_Base_MspInit+0x38>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d10d      	bne.n	8003c8a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003c6e:	4b0a      	ldr	r3, [pc, #40]	; (8003c98 <HAL_TIM_Base_MspInit+0x3c>)
 8003c70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c72:	4b09      	ldr	r3, [pc, #36]	; (8003c98 <HAL_TIM_Base_MspInit+0x3c>)
 8003c74:	2110      	movs	r1, #16
 8003c76:	430a      	orrs	r2, r1
 8003c78:	639a      	str	r2, [r3, #56]	; 0x38

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	2011      	movs	r0, #17
 8003c80:	f000 fe2a 	bl	80048d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8003c84:	2011      	movs	r0, #17
 8003c86:	f000 fe3c 	bl	8004902 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8003c8a:	46c0      	nop			; (mov r8, r8)
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	b002      	add	sp, #8
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	46c0      	nop			; (mov r8, r8)
 8003c94:	40001000 	.word	0x40001000
 8003c98:	40021000 	.word	0x40021000

08003c9c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003ca0:	4b15      	ldr	r3, [pc, #84]	; (8003cf8 <MX_LPUART1_UART_Init+0x5c>)
 8003ca2:	4a16      	ldr	r2, [pc, #88]	; (8003cfc <MX_LPUART1_UART_Init+0x60>)
 8003ca4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8003ca6:	4b14      	ldr	r3, [pc, #80]	; (8003cf8 <MX_LPUART1_UART_Init+0x5c>)
 8003ca8:	2296      	movs	r2, #150	; 0x96
 8003caa:	0192      	lsls	r2, r2, #6
 8003cac:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003cae:	4b12      	ldr	r3, [pc, #72]	; (8003cf8 <MX_LPUART1_UART_Init+0x5c>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8003cb4:	4b10      	ldr	r3, [pc, #64]	; (8003cf8 <MX_LPUART1_UART_Init+0x5c>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003cba:	4b0f      	ldr	r3, [pc, #60]	; (8003cf8 <MX_LPUART1_UART_Init+0x5c>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003cc0:	4b0d      	ldr	r3, [pc, #52]	; (8003cf8 <MX_LPUART1_UART_Init+0x5c>)
 8003cc2:	220c      	movs	r2, #12
 8003cc4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cc6:	4b0c      	ldr	r3, [pc, #48]	; (8003cf8 <MX_LPUART1_UART_Init+0x5c>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ccc:	4b0a      	ldr	r3, [pc, #40]	; (8003cf8 <MX_LPUART1_UART_Init+0x5c>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8003cd2:	4b09      	ldr	r3, [pc, #36]	; (8003cf8 <MX_LPUART1_UART_Init+0x5c>)
 8003cd4:	2210      	movs	r2, #16
 8003cd6:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8003cd8:	4b07      	ldr	r3, [pc, #28]	; (8003cf8 <MX_LPUART1_UART_Init+0x5c>)
 8003cda:	2280      	movs	r2, #128	; 0x80
 8003cdc:	0152      	lsls	r2, r2, #5
 8003cde:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003ce0:	4b05      	ldr	r3, [pc, #20]	; (8003cf8 <MX_LPUART1_UART_Init+0x5c>)
 8003ce2:	0018      	movs	r0, r3
 8003ce4:	f003 ff8c 	bl	8007c00 <HAL_UART_Init>
 8003ce8:	1e03      	subs	r3, r0, #0
 8003cea:	d001      	beq.n	8003cf0 <MX_LPUART1_UART_Init+0x54>
  {
    Error_Handler();
 8003cec:	f7ff f8f2 	bl	8002ed4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003cf0:	46c0      	nop			; (mov r8, r8)
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	46c0      	nop			; (mov r8, r8)
 8003cf8:	200005d0 	.word	0x200005d0
 8003cfc:	40004800 	.word	0x40004800

08003d00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003d00:	b590      	push	{r4, r7, lr}
 8003d02:	b089      	sub	sp, #36	; 0x24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d08:	240c      	movs	r4, #12
 8003d0a:	193b      	adds	r3, r7, r4
 8003d0c:	0018      	movs	r0, r3
 8003d0e:	2314      	movs	r3, #20
 8003d10:	001a      	movs	r2, r3
 8003d12:	2100      	movs	r1, #0
 8003d14:	f007 fa34 	bl	800b180 <memset>
  if(uartHandle->Instance==LPUART1)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a1c      	ldr	r2, [pc, #112]	; (8003d90 <HAL_UART_MspInit+0x90>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d131      	bne.n	8003d86 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003d22:	4b1c      	ldr	r3, [pc, #112]	; (8003d94 <HAL_UART_MspInit+0x94>)
 8003d24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d26:	4b1b      	ldr	r3, [pc, #108]	; (8003d94 <HAL_UART_MspInit+0x94>)
 8003d28:	2180      	movs	r1, #128	; 0x80
 8003d2a:	02c9      	lsls	r1, r1, #11
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d30:	4b18      	ldr	r3, [pc, #96]	; (8003d94 <HAL_UART_MspInit+0x94>)
 8003d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d34:	4b17      	ldr	r3, [pc, #92]	; (8003d94 <HAL_UART_MspInit+0x94>)
 8003d36:	2101      	movs	r1, #1
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	62da      	str	r2, [r3, #44]	; 0x2c
 8003d3c:	4b15      	ldr	r3, [pc, #84]	; (8003d94 <HAL_UART_MspInit+0x94>)
 8003d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d40:	2201      	movs	r2, #1
 8003d42:	4013      	ands	r3, r2
 8003d44:	60bb      	str	r3, [r7, #8]
 8003d46:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003d48:	0021      	movs	r1, r4
 8003d4a:	187b      	adds	r3, r7, r1
 8003d4c:	220c      	movs	r2, #12
 8003d4e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d50:	187b      	adds	r3, r7, r1
 8003d52:	2202      	movs	r2, #2
 8003d54:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d56:	187b      	adds	r3, r7, r1
 8003d58:	2200      	movs	r2, #0
 8003d5a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d5c:	187b      	adds	r3, r7, r1
 8003d5e:	2203      	movs	r2, #3
 8003d60:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8003d62:	187b      	adds	r3, r7, r1
 8003d64:	2206      	movs	r2, #6
 8003d66:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d68:	187a      	adds	r2, r7, r1
 8003d6a:	23a0      	movs	r3, #160	; 0xa0
 8003d6c:	05db      	lsls	r3, r3, #23
 8003d6e:	0011      	movs	r1, r2
 8003d70:	0018      	movs	r0, r3
 8003d72:	f001 f825 	bl	8004dc0 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8003d76:	2200      	movs	r2, #0
 8003d78:	2100      	movs	r1, #0
 8003d7a:	201d      	movs	r0, #29
 8003d7c:	f000 fdac 	bl	80048d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8003d80:	201d      	movs	r0, #29
 8003d82:	f000 fdbe 	bl	8004902 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8003d86:	46c0      	nop			; (mov r8, r8)
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	b009      	add	sp, #36	; 0x24
 8003d8c:	bd90      	pop	{r4, r7, pc}
 8003d8e:	46c0      	nop			; (mov r8, r8)
 8003d90:	40004800 	.word	0x40004800
 8003d94:	40021000 	.word	0x40021000

08003d98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003d98:	480d      	ldr	r0, [pc, #52]	; (8003dd0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003d9a:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003d9c:	f7ff ff1a 	bl	8003bd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003da0:	480c      	ldr	r0, [pc, #48]	; (8003dd4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003da2:	490d      	ldr	r1, [pc, #52]	; (8003dd8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003da4:	4a0d      	ldr	r2, [pc, #52]	; (8003ddc <LoopForever+0xe>)
  movs r3, #0
 8003da6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003da8:	e002      	b.n	8003db0 <LoopCopyDataInit>

08003daa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003daa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003dac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003dae:	3304      	adds	r3, #4

08003db0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003db0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003db2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003db4:	d3f9      	bcc.n	8003daa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003db6:	4a0a      	ldr	r2, [pc, #40]	; (8003de0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003db8:	4c0a      	ldr	r4, [pc, #40]	; (8003de4 <LoopForever+0x16>)
  movs r3, #0
 8003dba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003dbc:	e001      	b.n	8003dc2 <LoopFillZerobss>

08003dbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003dbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003dc0:	3204      	adds	r2, #4

08003dc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003dc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003dc4:	d3fb      	bcc.n	8003dbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003dc6:	f007 fa4d 	bl	800b264 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003dca:	f7fe ff9d 	bl	8002d08 <main>

08003dce <LoopForever>:

LoopForever:
    b LoopForever
 8003dce:	e7fe      	b.n	8003dce <LoopForever>
   ldr   r0, =_estack
 8003dd0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8003dd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003dd8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003ddc:	0800e214 	.word	0x0800e214
  ldr r2, =_sbss
 8003de0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8003de4:	200007a8 	.word	0x200007a8

08003de8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003de8:	e7fe      	b.n	8003de8 <ADC1_COMP_IRQHandler>
	...

08003dec <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003df2:	1dfb      	adds	r3, r7, #7
 8003df4:	2200      	movs	r2, #0
 8003df6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003df8:	4b0b      	ldr	r3, [pc, #44]	; (8003e28 <HAL_Init+0x3c>)
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	4b0a      	ldr	r3, [pc, #40]	; (8003e28 <HAL_Init+0x3c>)
 8003dfe:	2140      	movs	r1, #64	; 0x40
 8003e00:	430a      	orrs	r2, r1
 8003e02:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003e04:	2003      	movs	r0, #3
 8003e06:	f000 f811 	bl	8003e2c <HAL_InitTick>
 8003e0a:	1e03      	subs	r3, r0, #0
 8003e0c:	d003      	beq.n	8003e16 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8003e0e:	1dfb      	adds	r3, r7, #7
 8003e10:	2201      	movs	r2, #1
 8003e12:	701a      	strb	r2, [r3, #0]
 8003e14:	e001      	b.n	8003e1a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003e16:	f7ff fdc7 	bl	80039a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003e1a:	1dfb      	adds	r3, r7, #7
 8003e1c:	781b      	ldrb	r3, [r3, #0]
}
 8003e1e:	0018      	movs	r0, r3
 8003e20:	46bd      	mov	sp, r7
 8003e22:	b002      	add	sp, #8
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	46c0      	nop			; (mov r8, r8)
 8003e28:	40022000 	.word	0x40022000

08003e2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e2c:	b590      	push	{r4, r7, lr}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e34:	4b14      	ldr	r3, [pc, #80]	; (8003e88 <HAL_InitTick+0x5c>)
 8003e36:	681c      	ldr	r4, [r3, #0]
 8003e38:	4b14      	ldr	r3, [pc, #80]	; (8003e8c <HAL_InitTick+0x60>)
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	0019      	movs	r1, r3
 8003e3e:	23fa      	movs	r3, #250	; 0xfa
 8003e40:	0098      	lsls	r0, r3, #2
 8003e42:	f7fc f97d 	bl	8000140 <__udivsi3>
 8003e46:	0003      	movs	r3, r0
 8003e48:	0019      	movs	r1, r3
 8003e4a:	0020      	movs	r0, r4
 8003e4c:	f7fc f978 	bl	8000140 <__udivsi3>
 8003e50:	0003      	movs	r3, r0
 8003e52:	0018      	movs	r0, r3
 8003e54:	f000 fd65 	bl	8004922 <HAL_SYSTICK_Config>
 8003e58:	1e03      	subs	r3, r0, #0
 8003e5a:	d001      	beq.n	8003e60 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e00f      	b.n	8003e80 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2b03      	cmp	r3, #3
 8003e64:	d80b      	bhi.n	8003e7e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e66:	6879      	ldr	r1, [r7, #4]
 8003e68:	2301      	movs	r3, #1
 8003e6a:	425b      	negs	r3, r3
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	0018      	movs	r0, r3
 8003e70:	f000 fd32 	bl	80048d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003e74:	4b06      	ldr	r3, [pc, #24]	; (8003e90 <HAL_InitTick+0x64>)
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	e000      	b.n	8003e80 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
}
 8003e80:	0018      	movs	r0, r3
 8003e82:	46bd      	mov	sp, r7
 8003e84:	b003      	add	sp, #12
 8003e86:	bd90      	pop	{r4, r7, pc}
 8003e88:	20000000 	.word	0x20000000
 8003e8c:	20000008 	.word	0x20000008
 8003e90:	20000004 	.word	0x20000004

08003e94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e98:	4b05      	ldr	r3, [pc, #20]	; (8003eb0 <HAL_IncTick+0x1c>)
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	001a      	movs	r2, r3
 8003e9e:	4b05      	ldr	r3, [pc, #20]	; (8003eb4 <HAL_IncTick+0x20>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	18d2      	adds	r2, r2, r3
 8003ea4:	4b03      	ldr	r3, [pc, #12]	; (8003eb4 <HAL_IncTick+0x20>)
 8003ea6:	601a      	str	r2, [r3, #0]
}
 8003ea8:	46c0      	nop			; (mov r8, r8)
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	46c0      	nop			; (mov r8, r8)
 8003eb0:	20000008 	.word	0x20000008
 8003eb4:	20000658 	.word	0x20000658

08003eb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
  return uwTick;
 8003ebc:	4b02      	ldr	r3, [pc, #8]	; (8003ec8 <HAL_GetTick+0x10>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
}
 8003ec0:	0018      	movs	r0, r3
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	46c0      	nop			; (mov r8, r8)
 8003ec8:	20000658 	.word	0x20000658

08003ecc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ed4:	f7ff fff0 	bl	8003eb8 <HAL_GetTick>
 8003ed8:	0003      	movs	r3, r0
 8003eda:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	d005      	beq.n	8003ef2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003ee6:	4b0a      	ldr	r3, [pc, #40]	; (8003f10 <HAL_Delay+0x44>)
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	001a      	movs	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	189b      	adds	r3, r3, r2
 8003ef0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003ef2:	46c0      	nop			; (mov r8, r8)
 8003ef4:	f7ff ffe0 	bl	8003eb8 <HAL_GetTick>
 8003ef8:	0002      	movs	r2, r0
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	68fa      	ldr	r2, [r7, #12]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d8f7      	bhi.n	8003ef4 <HAL_Delay+0x28>
  {
  }
}
 8003f04:	46c0      	nop			; (mov r8, r8)
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	b004      	add	sp, #16
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	46c0      	nop			; (mov r8, r8)
 8003f10:	20000008 	.word	0x20000008

08003f14 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b082      	sub	sp, #8
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d101      	bne.n	8003f26 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e159      	b.n	80041da <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d10a      	bne.n	8003f44 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2250      	movs	r2, #80	; 0x50
 8003f38:	2100      	movs	r1, #0
 8003f3a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	0018      	movs	r0, r3
 8003f40:	f7fe fd0a 	bl	8002958 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f48:	2210      	movs	r2, #16
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	2b10      	cmp	r3, #16
 8003f4e:	d005      	beq.n	8003f5c <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	2204      	movs	r2, #4
 8003f58:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003f5a:	d00b      	beq.n	8003f74 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f60:	2210      	movs	r2, #16
 8003f62:	431a      	orrs	r2, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2250      	movs	r2, #80	; 0x50
 8003f6c:	2100      	movs	r1, #0
 8003f6e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e132      	b.n	80041da <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f78:	4a9a      	ldr	r2, [pc, #616]	; (80041e4 <HAL_ADC_Init+0x2d0>)
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	2202      	movs	r2, #2
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	2203      	movs	r2, #3
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d108      	bne.n	8003fa4 <HAL_ADC_Init+0x90>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d101      	bne.n	8003fa4 <HAL_ADC_Init+0x90>
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e000      	b.n	8003fa6 <HAL_ADC_Init+0x92>
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d149      	bne.n	800403e <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685a      	ldr	r2, [r3, #4]
 8003fae:	23c0      	movs	r3, #192	; 0xc0
 8003fb0:	061b      	lsls	r3, r3, #24
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d00b      	beq.n	8003fce <HAL_ADC_Init+0xba>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685a      	ldr	r2, [r3, #4]
 8003fba:	2380      	movs	r3, #128	; 0x80
 8003fbc:	05db      	lsls	r3, r3, #23
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d005      	beq.n	8003fce <HAL_ADC_Init+0xba>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685a      	ldr	r2, [r3, #4]
 8003fc6:	2380      	movs	r3, #128	; 0x80
 8003fc8:	061b      	lsls	r3, r3, #24
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d111      	bne.n	8003ff2 <HAL_ADC_Init+0xde>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	691a      	ldr	r2, [r3, #16]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	0092      	lsls	r2, r2, #2
 8003fda:	0892      	lsrs	r2, r2, #2
 8003fdc:	611a      	str	r2, [r3, #16]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	6919      	ldr	r1, [r3, #16]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685a      	ldr	r2, [r3, #4]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	430a      	orrs	r2, r1
 8003fee:	611a      	str	r2, [r3, #16]
 8003ff0:	e014      	b.n	800401c <HAL_ADC_Init+0x108>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	691a      	ldr	r2, [r3, #16]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	0092      	lsls	r2, r2, #2
 8003ffe:	0892      	lsrs	r2, r2, #2
 8004000:	611a      	str	r2, [r3, #16]
 8004002:	4b79      	ldr	r3, [pc, #484]	; (80041e8 <HAL_ADC_Init+0x2d4>)
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	4b78      	ldr	r3, [pc, #480]	; (80041e8 <HAL_ADC_Init+0x2d4>)
 8004008:	4978      	ldr	r1, [pc, #480]	; (80041ec <HAL_ADC_Init+0x2d8>)
 800400a:	400a      	ands	r2, r1
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	4b76      	ldr	r3, [pc, #472]	; (80041e8 <HAL_ADC_Init+0x2d4>)
 8004010:	6819      	ldr	r1, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685a      	ldr	r2, [r3, #4]
 8004016:	4b74      	ldr	r3, [pc, #464]	; (80041e8 <HAL_ADC_Init+0x2d4>)
 8004018:	430a      	orrs	r2, r1
 800401a:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68da      	ldr	r2, [r3, #12]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2118      	movs	r1, #24
 8004028:	438a      	bics	r2, r1
 800402a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	68d9      	ldr	r1, [r3, #12]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	689a      	ldr	r2, [r3, #8]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	430a      	orrs	r2, r1
 800403c:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800403e:	4b6a      	ldr	r3, [pc, #424]	; (80041e8 <HAL_ADC_Init+0x2d4>)
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	4b69      	ldr	r3, [pc, #420]	; (80041e8 <HAL_ADC_Init+0x2d4>)
 8004044:	496a      	ldr	r1, [pc, #424]	; (80041f0 <HAL_ADC_Init+0x2dc>)
 8004046:	400a      	ands	r2, r1
 8004048:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 800404a:	4b67      	ldr	r3, [pc, #412]	; (80041e8 <HAL_ADC_Init+0x2d4>)
 800404c:	6819      	ldr	r1, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004052:	065a      	lsls	r2, r3, #25
 8004054:	4b64      	ldr	r3, [pc, #400]	; (80041e8 <HAL_ADC_Init+0x2d4>)
 8004056:	430a      	orrs	r2, r1
 8004058:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	689a      	ldr	r2, [r3, #8]
 8004060:	2380      	movs	r3, #128	; 0x80
 8004062:	055b      	lsls	r3, r3, #21
 8004064:	4013      	ands	r3, r2
 8004066:	d108      	bne.n	800407a <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	689a      	ldr	r2, [r3, #8]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2180      	movs	r1, #128	; 0x80
 8004074:	0549      	lsls	r1, r1, #21
 8004076:	430a      	orrs	r2, r1
 8004078:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	68da      	ldr	r2, [r3, #12]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	495b      	ldr	r1, [pc, #364]	; (80041f4 <HAL_ADC_Init+0x2e0>)
 8004086:	400a      	ands	r2, r1
 8004088:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68d9      	ldr	r1, [r3, #12]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	2b02      	cmp	r3, #2
 800409a:	d101      	bne.n	80040a0 <HAL_ADC_Init+0x18c>
 800409c:	2304      	movs	r3, #4
 800409e:	e000      	b.n	80040a2 <HAL_ADC_Init+0x18e>
 80040a0:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80040a2:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2020      	movs	r0, #32
 80040a8:	5c1b      	ldrb	r3, [r3, r0]
 80040aa:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80040ac:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	202c      	movs	r0, #44	; 0x2c
 80040b2:	5c1b      	ldrb	r3, [r3, r0]
 80040b4:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80040b6:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80040bc:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	699b      	ldr	r3, [r3, #24]
 80040c2:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 80040c4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80040cc:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	430a      	orrs	r2, r1
 80040d4:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80040da:	23c2      	movs	r3, #194	; 0xc2
 80040dc:	33ff      	adds	r3, #255	; 0xff
 80040de:	429a      	cmp	r2, r3
 80040e0:	d00b      	beq.n	80040fa <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	68d9      	ldr	r1, [r3, #12]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80040f0:	431a      	orrs	r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	430a      	orrs	r2, r1
 80040f8:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2221      	movs	r2, #33	; 0x21
 80040fe:	5c9b      	ldrb	r3, [r3, r2]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d11a      	bne.n	800413a <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2220      	movs	r2, #32
 8004108:	5c9b      	ldrb	r3, [r3, r2]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d109      	bne.n	8004122 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	68da      	ldr	r2, [r3, #12]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	2180      	movs	r1, #128	; 0x80
 800411a:	0249      	lsls	r1, r1, #9
 800411c:	430a      	orrs	r2, r1
 800411e:	60da      	str	r2, [r3, #12]
 8004120:	e00b      	b.n	800413a <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004126:	2220      	movs	r2, #32
 8004128:	431a      	orrs	r2, r3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004132:	2201      	movs	r2, #1
 8004134:	431a      	orrs	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800413e:	2b01      	cmp	r3, #1
 8004140:	d11f      	bne.n	8004182 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	691a      	ldr	r2, [r3, #16]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	492a      	ldr	r1, [pc, #168]	; (80041f8 <HAL_ADC_Init+0x2e4>)
 800414e:	400a      	ands	r2, r1
 8004150:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	6919      	ldr	r1, [r3, #16]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8004160:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8004166:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	430a      	orrs	r2, r1
 800416e:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	691a      	ldr	r2, [r3, #16]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2101      	movs	r1, #1
 800417c:	430a      	orrs	r2, r1
 800417e:	611a      	str	r2, [r3, #16]
 8004180:	e00e      	b.n	80041a0 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	2201      	movs	r2, #1
 800418a:	4013      	ands	r3, r2
 800418c:	2b01      	cmp	r3, #1
 800418e:	d107      	bne.n	80041a0 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	691a      	ldr	r2, [r3, #16]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2101      	movs	r1, #1
 800419c:	438a      	bics	r2, r1
 800419e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	695a      	ldr	r2, [r3, #20]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2107      	movs	r1, #7
 80041ac:	438a      	bics	r2, r1
 80041ae:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	6959      	ldr	r1, [r3, #20]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	430a      	orrs	r2, r1
 80041c0:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041cc:	2203      	movs	r2, #3
 80041ce:	4393      	bics	r3, r2
 80041d0:	2201      	movs	r2, #1
 80041d2:	431a      	orrs	r2, r3
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	0018      	movs	r0, r3
 80041dc:	46bd      	mov	sp, r7
 80041de:	b002      	add	sp, #8
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	46c0      	nop			; (mov r8, r8)
 80041e4:	fffffefd 	.word	0xfffffefd
 80041e8:	40012708 	.word	0x40012708
 80041ec:	ffc3ffff 	.word	0xffc3ffff
 80041f0:	fdffffff 	.word	0xfdffffff
 80041f4:	fffe0219 	.word	0xfffe0219
 80041f8:	fffffc03 	.word	0xfffffc03

080041fc <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80041fc:	b590      	push	{r4, r7, lr}
 80041fe:	b087      	sub	sp, #28
 8004200:	af00      	add	r7, sp, #0
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004208:	2317      	movs	r3, #23
 800420a:	18fb      	adds	r3, r7, r3
 800420c:	2200      	movs	r2, #0
 800420e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	2204      	movs	r2, #4
 8004218:	4013      	ands	r3, r2
 800421a:	d15e      	bne.n	80042da <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2250      	movs	r2, #80	; 0x50
 8004220:	5c9b      	ldrb	r3, [r3, r2]
 8004222:	2b01      	cmp	r3, #1
 8004224:	d101      	bne.n	800422a <HAL_ADC_Start_DMA+0x2e>
 8004226:	2302      	movs	r3, #2
 8004228:	e05e      	b.n	80042e8 <HAL_ADC_Start_DMA+0xec>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2250      	movs	r2, #80	; 0x50
 800422e:	2101      	movs	r1, #1
 8004230:	5499      	strb	r1, [r3, r2]

    /* Enable ADC DMA mode */
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68da      	ldr	r2, [r3, #12]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2101      	movs	r1, #1
 800423e:	430a      	orrs	r2, r1
 8004240:	60da      	str	r2, [r3, #12]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	69db      	ldr	r3, [r3, #28]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d007      	beq.n	800425a <HAL_ADC_Start_DMA+0x5e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800424a:	2317      	movs	r3, #23
 800424c:	18fc      	adds	r4, r7, r3
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	0018      	movs	r0, r3
 8004252:	f000 f8eb 	bl	800442c <ADC_Enable>
 8004256:	0003      	movs	r3, r0
 8004258:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800425a:	2317      	movs	r3, #23
 800425c:	18fb      	adds	r3, r7, r3
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d13e      	bne.n	80042e2 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004268:	4a21      	ldr	r2, [pc, #132]	; (80042f0 <HAL_ADC_Start_DMA+0xf4>)
 800426a:	4013      	ands	r3, r2
 800426c:	2280      	movs	r2, #128	; 0x80
 800426e:	0052      	lsls	r2, r2, #1
 8004270:	431a      	orrs	r2, r3
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	659a      	str	r2, [r3, #88]	; 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2250      	movs	r2, #80	; 0x50
 8004280:	2100      	movs	r1, #0
 8004282:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004288:	4a1a      	ldr	r2, [pc, #104]	; (80042f4 <HAL_ADC_Start_DMA+0xf8>)
 800428a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004290:	4a19      	ldr	r2, [pc, #100]	; (80042f8 <HAL_ADC_Start_DMA+0xfc>)
 8004292:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004298:	4a18      	ldr	r2, [pc, #96]	; (80042fc <HAL_ADC_Start_DMA+0x100>)
 800429a:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	221c      	movs	r2, #28
 80042a2:	601a      	str	r2, [r3, #0]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	685a      	ldr	r2, [r3, #4]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2110      	movs	r1, #16
 80042b0:	430a      	orrs	r2, r1
 80042b2:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	3340      	adds	r3, #64	; 0x40
 80042be:	0019      	movs	r1, r3
 80042c0:	68ba      	ldr	r2, [r7, #8]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f000 fbb2 	bl	8004a2c <HAL_DMA_Start_IT>

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	689a      	ldr	r2, [r3, #8]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2104      	movs	r1, #4
 80042d4:	430a      	orrs	r2, r1
 80042d6:	609a      	str	r2, [r3, #8]
 80042d8:	e003      	b.n	80042e2 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80042da:	2317      	movs	r3, #23
 80042dc:	18fb      	adds	r3, r7, r3
 80042de:	2202      	movs	r2, #2
 80042e0:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80042e2:	2317      	movs	r3, #23
 80042e4:	18fb      	adds	r3, r7, r3
 80042e6:	781b      	ldrb	r3, [r3, #0]
}
 80042e8:	0018      	movs	r0, r3
 80042ea:	46bd      	mov	sp, r7
 80042ec:	b007      	add	sp, #28
 80042ee:	bd90      	pop	{r4, r7, pc}
 80042f0:	fffff0fe 	.word	0xfffff0fe
 80042f4:	080044fd 	.word	0x080044fd
 80042f8:	080045b1 	.word	0x080045b1
 80042fc:	080045cf 	.word	0x080045cf

08004300 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004308:	46c0      	nop			; (mov r8, r8)
 800430a:	46bd      	mov	sp, r7
 800430c:	b002      	add	sp, #8
 800430e:	bd80      	pop	{r7, pc}

08004310 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004318:	46c0      	nop			; (mov r8, r8)
 800431a:	46bd      	mov	sp, r7
 800431c:	b002      	add	sp, #8
 800431e:	bd80      	pop	{r7, pc}

08004320 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b082      	sub	sp, #8
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2250      	movs	r2, #80	; 0x50
 800432e:	5c9b      	ldrb	r3, [r3, r2]
 8004330:	2b01      	cmp	r3, #1
 8004332:	d101      	bne.n	8004338 <HAL_ADC_ConfigChannel+0x18>
 8004334:	2302      	movs	r3, #2
 8004336:	e06c      	b.n	8004412 <HAL_ADC_ConfigChannel+0xf2>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2250      	movs	r2, #80	; 0x50
 800433c:	2101      	movs	r1, #1
 800433e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	2204      	movs	r2, #4
 8004348:	4013      	ands	r3, r2
 800434a:	d00b      	beq.n	8004364 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004350:	2220      	movs	r2, #32
 8004352:	431a      	orrs	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2250      	movs	r2, #80	; 0x50
 800435c:	2100      	movs	r1, #0
 800435e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e056      	b.n	8004412 <HAL_ADC_ConfigChannel+0xf2>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	4a2c      	ldr	r2, [pc, #176]	; (800441c <HAL_ADC_ConfigChannel+0xfc>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d028      	beq.n	80043c0 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	035b      	lsls	r3, r3, #13
 800437a:	0b5a      	lsrs	r2, r3, #13
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	430a      	orrs	r2, r1
 8004382:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	2380      	movs	r3, #128	; 0x80
 800438a:	02db      	lsls	r3, r3, #11
 800438c:	4013      	ands	r3, r2
 800438e:	d009      	beq.n	80043a4 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8004390:	4b23      	ldr	r3, [pc, #140]	; (8004420 <HAL_ADC_ConfigChannel+0x100>)
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	4b22      	ldr	r3, [pc, #136]	; (8004420 <HAL_ADC_ConfigChannel+0x100>)
 8004396:	2180      	movs	r1, #128	; 0x80
 8004398:	0409      	lsls	r1, r1, #16
 800439a:	430a      	orrs	r2, r1
 800439c:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 800439e:	200a      	movs	r0, #10
 80043a0:	f000 f930 	bl	8004604 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	2380      	movs	r3, #128	; 0x80
 80043aa:	029b      	lsls	r3, r3, #10
 80043ac:	4013      	ands	r3, r2
 80043ae:	d02b      	beq.n	8004408 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80043b0:	4b1b      	ldr	r3, [pc, #108]	; (8004420 <HAL_ADC_ConfigChannel+0x100>)
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	4b1a      	ldr	r3, [pc, #104]	; (8004420 <HAL_ADC_ConfigChannel+0x100>)
 80043b6:	2180      	movs	r1, #128	; 0x80
 80043b8:	03c9      	lsls	r1, r1, #15
 80043ba:	430a      	orrs	r2, r1
 80043bc:	601a      	str	r2, [r3, #0]
 80043be:	e023      	b.n	8004408 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	035b      	lsls	r3, r3, #13
 80043cc:	0b5b      	lsrs	r3, r3, #13
 80043ce:	43d9      	mvns	r1, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	400a      	ands	r2, r1
 80043d6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	2380      	movs	r3, #128	; 0x80
 80043de:	02db      	lsls	r3, r3, #11
 80043e0:	4013      	ands	r3, r2
 80043e2:	d005      	beq.n	80043f0 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 80043e4:	4b0e      	ldr	r3, [pc, #56]	; (8004420 <HAL_ADC_ConfigChannel+0x100>)
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	4b0d      	ldr	r3, [pc, #52]	; (8004420 <HAL_ADC_ConfigChannel+0x100>)
 80043ea:	490e      	ldr	r1, [pc, #56]	; (8004424 <HAL_ADC_ConfigChannel+0x104>)
 80043ec:	400a      	ands	r2, r1
 80043ee:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	2380      	movs	r3, #128	; 0x80
 80043f6:	029b      	lsls	r3, r3, #10
 80043f8:	4013      	ands	r3, r2
 80043fa:	d005      	beq.n	8004408 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80043fc:	4b08      	ldr	r3, [pc, #32]	; (8004420 <HAL_ADC_ConfigChannel+0x100>)
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	4b07      	ldr	r3, [pc, #28]	; (8004420 <HAL_ADC_ConfigChannel+0x100>)
 8004402:	4909      	ldr	r1, [pc, #36]	; (8004428 <HAL_ADC_ConfigChannel+0x108>)
 8004404:	400a      	ands	r2, r1
 8004406:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2250      	movs	r2, #80	; 0x50
 800440c:	2100      	movs	r1, #0
 800440e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004410:	2300      	movs	r3, #0
}
 8004412:	0018      	movs	r0, r3
 8004414:	46bd      	mov	sp, r7
 8004416:	b002      	add	sp, #8
 8004418:	bd80      	pop	{r7, pc}
 800441a:	46c0      	nop			; (mov r8, r8)
 800441c:	00001001 	.word	0x00001001
 8004420:	40012708 	.word	0x40012708
 8004424:	ff7fffff 	.word	0xff7fffff
 8004428:	ffbfffff 	.word	0xffbfffff

0800442c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004434:	2300      	movs	r3, #0
 8004436:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	2203      	movs	r2, #3
 8004440:	4013      	ands	r3, r2
 8004442:	2b01      	cmp	r3, #1
 8004444:	d108      	bne.n	8004458 <ADC_Enable+0x2c>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2201      	movs	r2, #1
 800444e:	4013      	ands	r3, r2
 8004450:	2b01      	cmp	r3, #1
 8004452:	d101      	bne.n	8004458 <ADC_Enable+0x2c>
 8004454:	2301      	movs	r3, #1
 8004456:	e000      	b.n	800445a <ADC_Enable+0x2e>
 8004458:	2300      	movs	r3, #0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d146      	bne.n	80044ec <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	4a24      	ldr	r2, [pc, #144]	; (80044f8 <ADC_Enable+0xcc>)
 8004466:	4013      	ands	r3, r2
 8004468:	d00d      	beq.n	8004486 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800446e:	2210      	movs	r2, #16
 8004470:	431a      	orrs	r2, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800447a:	2201      	movs	r2, #1
 800447c:	431a      	orrs	r2, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e033      	b.n	80044ee <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	689a      	ldr	r2, [r3, #8]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2101      	movs	r1, #1
 8004492:	430a      	orrs	r2, r1
 8004494:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8004496:	2001      	movs	r0, #1
 8004498:	f000 f8b4 	bl	8004604 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 800449c:	f7ff fd0c 	bl	8003eb8 <HAL_GetTick>
 80044a0:	0003      	movs	r3, r0
 80044a2:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80044a4:	e01b      	b.n	80044de <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80044a6:	f7ff fd07 	bl	8003eb8 <HAL_GetTick>
 80044aa:	0002      	movs	r2, r0
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	2b0a      	cmp	r3, #10
 80044b2:	d914      	bls.n	80044de <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	2201      	movs	r2, #1
 80044bc:	4013      	ands	r3, r2
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d00d      	beq.n	80044de <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044c6:	2210      	movs	r2, #16
 80044c8:	431a      	orrs	r2, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044d2:	2201      	movs	r2, #1
 80044d4:	431a      	orrs	r2, r3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e007      	b.n	80044ee <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2201      	movs	r2, #1
 80044e6:	4013      	ands	r3, r2
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d1dc      	bne.n	80044a6 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	0018      	movs	r0, r3
 80044f0:	46bd      	mov	sp, r7
 80044f2:	b004      	add	sp, #16
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	46c0      	nop			; (mov r8, r8)
 80044f8:	80000017 	.word	0x80000017

080044fc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004508:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800450e:	2250      	movs	r2, #80	; 0x50
 8004510:	4013      	ands	r3, r2
 8004512:	d141      	bne.n	8004598 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004518:	2280      	movs	r2, #128	; 0x80
 800451a:	0092      	lsls	r2, r2, #2
 800451c:	431a      	orrs	r2, r3
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	68da      	ldr	r2, [r3, #12]
 8004528:	23c0      	movs	r3, #192	; 0xc0
 800452a:	011b      	lsls	r3, r3, #4
 800452c:	4013      	ands	r3, r2
 800452e:	d12e      	bne.n	800458e <ADC_DMAConvCplt+0x92>
        (hadc->Init.ContinuousConvMode == DISABLE))
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2220      	movs	r2, #32
 8004534:	5c9b      	ldrb	r3, [r3, r2]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8004536:	2b00      	cmp	r3, #0
 8004538:	d129      	bne.n	800458e <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2208      	movs	r2, #8
 8004542:	4013      	ands	r3, r2
 8004544:	2b08      	cmp	r3, #8
 8004546:	d122      	bne.n	800458e <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	2204      	movs	r2, #4
 8004550:	4013      	ands	r3, r2
 8004552:	d110      	bne.n	8004576 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	685a      	ldr	r2, [r3, #4]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	210c      	movs	r1, #12
 8004560:	438a      	bics	r2, r1
 8004562:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004568:	4a10      	ldr	r2, [pc, #64]	; (80045ac <ADC_DMAConvCplt+0xb0>)
 800456a:	4013      	ands	r3, r2
 800456c:	2201      	movs	r2, #1
 800456e:	431a      	orrs	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	655a      	str	r2, [r3, #84]	; 0x54
 8004574:	e00b      	b.n	800458e <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800457a:	2220      	movs	r2, #32
 800457c:	431a      	orrs	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004586:	2201      	movs	r2, #1
 8004588:	431a      	orrs	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	0018      	movs	r0, r3
 8004592:	f7fe fb95 	bl	8002cc0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8004596:	e005      	b.n	80045a4 <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800459c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	0010      	movs	r0, r2
 80045a2:	4798      	blx	r3
}
 80045a4:	46c0      	nop			; (mov r8, r8)
 80045a6:	46bd      	mov	sp, r7
 80045a8:	b004      	add	sp, #16
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	fffffefe 	.word	0xfffffefe

080045b0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045bc:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	0018      	movs	r0, r3
 80045c2:	f7ff fe9d 	bl	8004300 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045c6:	46c0      	nop			; (mov r8, r8)
 80045c8:	46bd      	mov	sp, r7
 80045ca:	b004      	add	sp, #16
 80045cc:	bd80      	pop	{r7, pc}

080045ce <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b084      	sub	sp, #16
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045da:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045e0:	2240      	movs	r2, #64	; 0x40
 80045e2:	431a      	orrs	r2, r3
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045ec:	2204      	movs	r2, #4
 80045ee:	431a      	orrs	r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	0018      	movs	r0, r3
 80045f8:	f7ff fe8a 	bl	8004310 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045fc:	46c0      	nop			; (mov r8, r8)
 80045fe:	46bd      	mov	sp, r7
 8004600:	b004      	add	sp, #16
 8004602:	bd80      	pop	{r7, pc}

08004604 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800460c:	4b0b      	ldr	r3, [pc, #44]	; (800463c <ADC_DelayMicroSecond+0x38>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	490b      	ldr	r1, [pc, #44]	; (8004640 <ADC_DelayMicroSecond+0x3c>)
 8004612:	0018      	movs	r0, r3
 8004614:	f7fb fd94 	bl	8000140 <__udivsi3>
 8004618:	0003      	movs	r3, r0
 800461a:	001a      	movs	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4353      	muls	r3, r2
 8004620:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8004622:	e002      	b.n	800462a <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	3b01      	subs	r3, #1
 8004628:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d1f9      	bne.n	8004624 <ADC_DelayMicroSecond+0x20>
  }
}
 8004630:	46c0      	nop			; (mov r8, r8)
 8004632:	46c0      	nop			; (mov r8, r8)
 8004634:	46bd      	mov	sp, r7
 8004636:	b004      	add	sp, #16
 8004638:	bd80      	pop	{r7, pc}
 800463a:	46c0      	nop			; (mov r8, r8)
 800463c:	20000000 	.word	0x20000000
 8004640:	000f4240 	.word	0x000f4240

08004644 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b086      	sub	sp, #24
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800464e:	2317      	movs	r3, #23
 8004650:	18fb      	adds	r3, r7, r3
 8004652:	2200      	movs	r2, #0
 8004654:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8004656:	2300      	movs	r3, #0
 8004658:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0U; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 800465a:	2300      	movs	r3, #0
 800465c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2250      	movs	r2, #80	; 0x50
 8004662:	5c9b      	ldrb	r3, [r3, r2]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d101      	bne.n	800466c <HAL_ADCEx_Calibration_Start+0x28>
 8004668:	2302      	movs	r3, #2
 800466a:	e083      	b.n	8004774 <HAL_ADCEx_Calibration_Start+0x130>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2250      	movs	r2, #80	; 0x50
 8004670:	2101      	movs	r1, #1
 8004672:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	2203      	movs	r2, #3
 800467c:	4013      	ands	r3, r2
 800467e:	2b01      	cmp	r3, #1
 8004680:	d108      	bne.n	8004694 <HAL_ADCEx_Calibration_Start+0x50>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2201      	movs	r2, #1
 800468a:	4013      	ands	r3, r2
 800468c:	2b01      	cmp	r3, #1
 800468e:	d101      	bne.n	8004694 <HAL_ADCEx_Calibration_Start+0x50>
 8004690:	2301      	movs	r3, #1
 8004692:	e000      	b.n	8004696 <HAL_ADCEx_Calibration_Start+0x52>
 8004694:	2300      	movs	r3, #0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d15b      	bne.n	8004752 <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800469e:	4a37      	ldr	r2, [pc, #220]	; (800477c <HAL_ADCEx_Calibration_Start+0x138>)
 80046a0:	4013      	ands	r3, r2
 80046a2:	2202      	movs	r2, #2
 80046a4:	431a      	orrs	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	2203      	movs	r2, #3
 80046b2:	4013      	ands	r3, r2
 80046b4:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68da      	ldr	r2, [r3, #12]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2103      	movs	r1, #3
 80046c2:	438a      	bics	r2, r1
 80046c4:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	689a      	ldr	r2, [r3, #8]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2180      	movs	r1, #128	; 0x80
 80046d2:	0609      	lsls	r1, r1, #24
 80046d4:	430a      	orrs	r2, r1
 80046d6:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 80046d8:	f7ff fbee 	bl	8003eb8 <HAL_GetTick>
 80046dc:	0003      	movs	r3, r0
 80046de:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80046e0:	e01d      	b.n	800471e <HAL_ADCEx_Calibration_Start+0xda>
    {
      if ((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80046e2:	f7ff fbe9 	bl	8003eb8 <HAL_GetTick>
 80046e6:	0002      	movs	r2, r0
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	1ad3      	subs	r3, r2, r3
 80046ec:	2b0a      	cmp	r3, #10
 80046ee:	d916      	bls.n	800471e <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	0fdb      	lsrs	r3, r3, #31
 80046f8:	07da      	lsls	r2, r3, #31
 80046fa:	2380      	movs	r3, #128	; 0x80
 80046fc:	061b      	lsls	r3, r3, #24
 80046fe:	429a      	cmp	r2, r3
 8004700:	d10d      	bne.n	800471e <HAL_ADCEx_Calibration_Start+0xda>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004706:	2212      	movs	r2, #18
 8004708:	4393      	bics	r3, r2
 800470a:	2210      	movs	r2, #16
 800470c:	431a      	orrs	r2, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	655a      	str	r2, [r3, #84]	; 0x54
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2250      	movs	r2, #80	; 0x50
 8004716:	2100      	movs	r1, #0
 8004718:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e02a      	b.n	8004774 <HAL_ADCEx_Calibration_Start+0x130>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	0fdb      	lsrs	r3, r3, #31
 8004726:	07da      	lsls	r2, r3, #31
 8004728:	2380      	movs	r3, #128	; 0x80
 800472a:	061b      	lsls	r3, r3, #24
 800472c:	429a      	cmp	r2, r3
 800472e:	d0d8      	beq.n	80046e2 <HAL_ADCEx_Calibration_Start+0x9e>
        }
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68d9      	ldr	r1, [r3, #12]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68fa      	ldr	r2, [r7, #12]
 800473c:	430a      	orrs	r2, r1
 800473e:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004744:	2203      	movs	r2, #3
 8004746:	4393      	bics	r3, r2
 8004748:	2201      	movs	r2, #1
 800474a:	431a      	orrs	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	655a      	str	r2, [r3, #84]	; 0x54
 8004750:	e009      	b.n	8004766 <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004756:	2220      	movs	r2, #32
 8004758:	431a      	orrs	r2, r3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800475e:	2317      	movs	r3, #23
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	2201      	movs	r2, #1
 8004764:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2250      	movs	r2, #80	; 0x50
 800476a:	2100      	movs	r1, #0
 800476c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 800476e:	2317      	movs	r3, #23
 8004770:	18fb      	adds	r3, r7, r3
 8004772:	781b      	ldrb	r3, [r3, #0]
}
 8004774:	0018      	movs	r0, r3
 8004776:	46bd      	mov	sp, r7
 8004778:	b006      	add	sp, #24
 800477a:	bd80      	pop	{r7, pc}
 800477c:	fffffefd 	.word	0xfffffefd

08004780 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	0002      	movs	r2, r0
 8004788:	1dfb      	adds	r3, r7, #7
 800478a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800478c:	1dfb      	adds	r3, r7, #7
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	2b7f      	cmp	r3, #127	; 0x7f
 8004792:	d809      	bhi.n	80047a8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004794:	1dfb      	adds	r3, r7, #7
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	001a      	movs	r2, r3
 800479a:	231f      	movs	r3, #31
 800479c:	401a      	ands	r2, r3
 800479e:	4b04      	ldr	r3, [pc, #16]	; (80047b0 <__NVIC_EnableIRQ+0x30>)
 80047a0:	2101      	movs	r1, #1
 80047a2:	4091      	lsls	r1, r2
 80047a4:	000a      	movs	r2, r1
 80047a6:	601a      	str	r2, [r3, #0]
  }
}
 80047a8:	46c0      	nop			; (mov r8, r8)
 80047aa:	46bd      	mov	sp, r7
 80047ac:	b002      	add	sp, #8
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	e000e100 	.word	0xe000e100

080047b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80047b4:	b590      	push	{r4, r7, lr}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	0002      	movs	r2, r0
 80047bc:	6039      	str	r1, [r7, #0]
 80047be:	1dfb      	adds	r3, r7, #7
 80047c0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80047c2:	1dfb      	adds	r3, r7, #7
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	2b7f      	cmp	r3, #127	; 0x7f
 80047c8:	d828      	bhi.n	800481c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80047ca:	4a2f      	ldr	r2, [pc, #188]	; (8004888 <__NVIC_SetPriority+0xd4>)
 80047cc:	1dfb      	adds	r3, r7, #7
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	b25b      	sxtb	r3, r3
 80047d2:	089b      	lsrs	r3, r3, #2
 80047d4:	33c0      	adds	r3, #192	; 0xc0
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	589b      	ldr	r3, [r3, r2]
 80047da:	1dfa      	adds	r2, r7, #7
 80047dc:	7812      	ldrb	r2, [r2, #0]
 80047de:	0011      	movs	r1, r2
 80047e0:	2203      	movs	r2, #3
 80047e2:	400a      	ands	r2, r1
 80047e4:	00d2      	lsls	r2, r2, #3
 80047e6:	21ff      	movs	r1, #255	; 0xff
 80047e8:	4091      	lsls	r1, r2
 80047ea:	000a      	movs	r2, r1
 80047ec:	43d2      	mvns	r2, r2
 80047ee:	401a      	ands	r2, r3
 80047f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	019b      	lsls	r3, r3, #6
 80047f6:	22ff      	movs	r2, #255	; 0xff
 80047f8:	401a      	ands	r2, r3
 80047fa:	1dfb      	adds	r3, r7, #7
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	0018      	movs	r0, r3
 8004800:	2303      	movs	r3, #3
 8004802:	4003      	ands	r3, r0
 8004804:	00db      	lsls	r3, r3, #3
 8004806:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004808:	481f      	ldr	r0, [pc, #124]	; (8004888 <__NVIC_SetPriority+0xd4>)
 800480a:	1dfb      	adds	r3, r7, #7
 800480c:	781b      	ldrb	r3, [r3, #0]
 800480e:	b25b      	sxtb	r3, r3
 8004810:	089b      	lsrs	r3, r3, #2
 8004812:	430a      	orrs	r2, r1
 8004814:	33c0      	adds	r3, #192	; 0xc0
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800481a:	e031      	b.n	8004880 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800481c:	4a1b      	ldr	r2, [pc, #108]	; (800488c <__NVIC_SetPriority+0xd8>)
 800481e:	1dfb      	adds	r3, r7, #7
 8004820:	781b      	ldrb	r3, [r3, #0]
 8004822:	0019      	movs	r1, r3
 8004824:	230f      	movs	r3, #15
 8004826:	400b      	ands	r3, r1
 8004828:	3b08      	subs	r3, #8
 800482a:	089b      	lsrs	r3, r3, #2
 800482c:	3306      	adds	r3, #6
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	18d3      	adds	r3, r2, r3
 8004832:	3304      	adds	r3, #4
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	1dfa      	adds	r2, r7, #7
 8004838:	7812      	ldrb	r2, [r2, #0]
 800483a:	0011      	movs	r1, r2
 800483c:	2203      	movs	r2, #3
 800483e:	400a      	ands	r2, r1
 8004840:	00d2      	lsls	r2, r2, #3
 8004842:	21ff      	movs	r1, #255	; 0xff
 8004844:	4091      	lsls	r1, r2
 8004846:	000a      	movs	r2, r1
 8004848:	43d2      	mvns	r2, r2
 800484a:	401a      	ands	r2, r3
 800484c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	019b      	lsls	r3, r3, #6
 8004852:	22ff      	movs	r2, #255	; 0xff
 8004854:	401a      	ands	r2, r3
 8004856:	1dfb      	adds	r3, r7, #7
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	0018      	movs	r0, r3
 800485c:	2303      	movs	r3, #3
 800485e:	4003      	ands	r3, r0
 8004860:	00db      	lsls	r3, r3, #3
 8004862:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004864:	4809      	ldr	r0, [pc, #36]	; (800488c <__NVIC_SetPriority+0xd8>)
 8004866:	1dfb      	adds	r3, r7, #7
 8004868:	781b      	ldrb	r3, [r3, #0]
 800486a:	001c      	movs	r4, r3
 800486c:	230f      	movs	r3, #15
 800486e:	4023      	ands	r3, r4
 8004870:	3b08      	subs	r3, #8
 8004872:	089b      	lsrs	r3, r3, #2
 8004874:	430a      	orrs	r2, r1
 8004876:	3306      	adds	r3, #6
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	18c3      	adds	r3, r0, r3
 800487c:	3304      	adds	r3, #4
 800487e:	601a      	str	r2, [r3, #0]
}
 8004880:	46c0      	nop			; (mov r8, r8)
 8004882:	46bd      	mov	sp, r7
 8004884:	b003      	add	sp, #12
 8004886:	bd90      	pop	{r4, r7, pc}
 8004888:	e000e100 	.word	0xe000e100
 800488c:	e000ed00 	.word	0xe000ed00

08004890 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	1e5a      	subs	r2, r3, #1
 800489c:	2380      	movs	r3, #128	; 0x80
 800489e:	045b      	lsls	r3, r3, #17
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d301      	bcc.n	80048a8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80048a4:	2301      	movs	r3, #1
 80048a6:	e010      	b.n	80048ca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80048a8:	4b0a      	ldr	r3, [pc, #40]	; (80048d4 <SysTick_Config+0x44>)
 80048aa:	687a      	ldr	r2, [r7, #4]
 80048ac:	3a01      	subs	r2, #1
 80048ae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048b0:	2301      	movs	r3, #1
 80048b2:	425b      	negs	r3, r3
 80048b4:	2103      	movs	r1, #3
 80048b6:	0018      	movs	r0, r3
 80048b8:	f7ff ff7c 	bl	80047b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048bc:	4b05      	ldr	r3, [pc, #20]	; (80048d4 <SysTick_Config+0x44>)
 80048be:	2200      	movs	r2, #0
 80048c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048c2:	4b04      	ldr	r3, [pc, #16]	; (80048d4 <SysTick_Config+0x44>)
 80048c4:	2207      	movs	r2, #7
 80048c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	0018      	movs	r0, r3
 80048cc:	46bd      	mov	sp, r7
 80048ce:	b002      	add	sp, #8
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	46c0      	nop			; (mov r8, r8)
 80048d4:	e000e010 	.word	0xe000e010

080048d8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60b9      	str	r1, [r7, #8]
 80048e0:	607a      	str	r2, [r7, #4]
 80048e2:	210f      	movs	r1, #15
 80048e4:	187b      	adds	r3, r7, r1
 80048e6:	1c02      	adds	r2, r0, #0
 80048e8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80048ea:	68ba      	ldr	r2, [r7, #8]
 80048ec:	187b      	adds	r3, r7, r1
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	b25b      	sxtb	r3, r3
 80048f2:	0011      	movs	r1, r2
 80048f4:	0018      	movs	r0, r3
 80048f6:	f7ff ff5d 	bl	80047b4 <__NVIC_SetPriority>
}
 80048fa:	46c0      	nop			; (mov r8, r8)
 80048fc:	46bd      	mov	sp, r7
 80048fe:	b004      	add	sp, #16
 8004900:	bd80      	pop	{r7, pc}

08004902 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004902:	b580      	push	{r7, lr}
 8004904:	b082      	sub	sp, #8
 8004906:	af00      	add	r7, sp, #0
 8004908:	0002      	movs	r2, r0
 800490a:	1dfb      	adds	r3, r7, #7
 800490c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800490e:	1dfb      	adds	r3, r7, #7
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	b25b      	sxtb	r3, r3
 8004914:	0018      	movs	r0, r3
 8004916:	f7ff ff33 	bl	8004780 <__NVIC_EnableIRQ>
}
 800491a:	46c0      	nop			; (mov r8, r8)
 800491c:	46bd      	mov	sp, r7
 800491e:	b002      	add	sp, #8
 8004920:	bd80      	pop	{r7, pc}

08004922 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004922:	b580      	push	{r7, lr}
 8004924:	b082      	sub	sp, #8
 8004926:	af00      	add	r7, sp, #0
 8004928:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	0018      	movs	r0, r3
 800492e:	f7ff ffaf 	bl	8004890 <SysTick_Config>
 8004932:	0003      	movs	r3, r0
}
 8004934:	0018      	movs	r0, r3
 8004936:	46bd      	mov	sp, r7
 8004938:	b002      	add	sp, #8
 800493a:	bd80      	pop	{r7, pc}

0800493c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d101      	bne.n	800494e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e061      	b.n	8004a12 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a32      	ldr	r2, [pc, #200]	; (8004a1c <HAL_DMA_Init+0xe0>)
 8004954:	4694      	mov	ip, r2
 8004956:	4463      	add	r3, ip
 8004958:	2114      	movs	r1, #20
 800495a:	0018      	movs	r0, r3
 800495c:	f7fb fbf0 	bl	8000140 <__udivsi3>
 8004960:	0003      	movs	r3, r0
 8004962:	009a      	lsls	r2, r3, #2
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	4a2d      	ldr	r2, [pc, #180]	; (8004a20 <HAL_DMA_Init+0xe4>)
 800496c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2225      	movs	r2, #37	; 0x25
 8004972:	2102      	movs	r1, #2
 8004974:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	4a28      	ldr	r2, [pc, #160]	; (8004a24 <HAL_DMA_Init+0xe8>)
 8004982:	4013      	ands	r3, r2
 8004984:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800498e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	691b      	ldr	r3, [r3, #16]
 8004994:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800499a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6a1b      	ldr	r3, [r3, #32]
 80049ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	689a      	ldr	r2, [r3, #8]
 80049c0:	2380      	movs	r3, #128	; 0x80
 80049c2:	01db      	lsls	r3, r3, #7
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d018      	beq.n	80049fa <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80049c8:	4b17      	ldr	r3, [pc, #92]	; (8004a28 <HAL_DMA_Init+0xec>)
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d0:	211c      	movs	r1, #28
 80049d2:	400b      	ands	r3, r1
 80049d4:	210f      	movs	r1, #15
 80049d6:	4099      	lsls	r1, r3
 80049d8:	000b      	movs	r3, r1
 80049da:	43d9      	mvns	r1, r3
 80049dc:	4b12      	ldr	r3, [pc, #72]	; (8004a28 <HAL_DMA_Init+0xec>)
 80049de:	400a      	ands	r2, r1
 80049e0:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80049e2:	4b11      	ldr	r3, [pc, #68]	; (8004a28 <HAL_DMA_Init+0xec>)
 80049e4:	6819      	ldr	r1, [r3, #0]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	685a      	ldr	r2, [r3, #4]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ee:	201c      	movs	r0, #28
 80049f0:	4003      	ands	r3, r0
 80049f2:	409a      	lsls	r2, r3
 80049f4:	4b0c      	ldr	r3, [pc, #48]	; (8004a28 <HAL_DMA_Init+0xec>)
 80049f6:	430a      	orrs	r2, r1
 80049f8:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2225      	movs	r2, #37	; 0x25
 8004a04:	2101      	movs	r1, #1
 8004a06:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2224      	movs	r2, #36	; 0x24
 8004a0c:	2100      	movs	r1, #0
 8004a0e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	0018      	movs	r0, r3
 8004a14:	46bd      	mov	sp, r7
 8004a16:	b004      	add	sp, #16
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	46c0      	nop			; (mov r8, r8)
 8004a1c:	bffdfff8 	.word	0xbffdfff8
 8004a20:	40020000 	.word	0x40020000
 8004a24:	ffff800f 	.word	0xffff800f
 8004a28:	400200a8 	.word	0x400200a8

08004a2c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b086      	sub	sp, #24
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]
 8004a38:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a3a:	2317      	movs	r3, #23
 8004a3c:	18fb      	adds	r3, r7, r3
 8004a3e:	2200      	movs	r2, #0
 8004a40:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2224      	movs	r2, #36	; 0x24
 8004a46:	5c9b      	ldrb	r3, [r3, r2]
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d101      	bne.n	8004a50 <HAL_DMA_Start_IT+0x24>
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	e04f      	b.n	8004af0 <HAL_DMA_Start_IT+0xc4>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2224      	movs	r2, #36	; 0x24
 8004a54:	2101      	movs	r1, #1
 8004a56:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2225      	movs	r2, #37	; 0x25
 8004a5c:	5c9b      	ldrb	r3, [r3, r2]
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d13a      	bne.n	8004ada <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2225      	movs	r2, #37	; 0x25
 8004a68:	2102      	movs	r1, #2
 8004a6a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2101      	movs	r1, #1
 8004a7e:	438a      	bics	r2, r1
 8004a80:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	68b9      	ldr	r1, [r7, #8]
 8004a88:	68f8      	ldr	r0, [r7, #12]
 8004a8a:	f000 f96a 	bl	8004d62 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d008      	beq.n	8004aa8 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	210e      	movs	r1, #14
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	601a      	str	r2, [r3, #0]
 8004aa6:	e00f      	b.n	8004ac8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2104      	movs	r1, #4
 8004ab4:	438a      	bics	r2, r1
 8004ab6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	210a      	movs	r1, #10
 8004ac4:	430a      	orrs	r2, r1
 8004ac6:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	430a      	orrs	r2, r1
 8004ad6:	601a      	str	r2, [r3, #0]
 8004ad8:	e007      	b.n	8004aea <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2224      	movs	r2, #36	; 0x24
 8004ade:	2100      	movs	r1, #0
 8004ae0:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004ae2:	2317      	movs	r3, #23
 8004ae4:	18fb      	adds	r3, r7, r3
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8004aea:	2317      	movs	r3, #23
 8004aec:	18fb      	adds	r3, r7, r3
 8004aee:	781b      	ldrb	r3, [r3, #0]
}
 8004af0:	0018      	movs	r0, r3
 8004af2:	46bd      	mov	sp, r7
 8004af4:	b006      	add	sp, #24
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b084      	sub	sp, #16
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b00:	230f      	movs	r3, #15
 8004b02:	18fb      	adds	r3, r7, r3
 8004b04:	2200      	movs	r2, #0
 8004b06:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2225      	movs	r2, #37	; 0x25
 8004b0c:	5c9b      	ldrb	r3, [r3, r2]
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d008      	beq.n	8004b26 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2204      	movs	r2, #4
 8004b18:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2224      	movs	r2, #36	; 0x24
 8004b1e:	2100      	movs	r1, #0
 8004b20:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e024      	b.n	8004b70 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	210e      	movs	r1, #14
 8004b32:	438a      	bics	r2, r1
 8004b34:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2101      	movs	r1, #1
 8004b42:	438a      	bics	r2, r1
 8004b44:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b4a:	221c      	movs	r2, #28
 8004b4c:	401a      	ands	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b52:	2101      	movs	r1, #1
 8004b54:	4091      	lsls	r1, r2
 8004b56:	000a      	movs	r2, r1
 8004b58:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2225      	movs	r2, #37	; 0x25
 8004b5e:	2101      	movs	r1, #1
 8004b60:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2224      	movs	r2, #36	; 0x24
 8004b66:	2100      	movs	r1, #0
 8004b68:	5499      	strb	r1, [r3, r2]

    return status;
 8004b6a:	230f      	movs	r3, #15
 8004b6c:	18fb      	adds	r3, r7, r3
 8004b6e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8004b70:	0018      	movs	r0, r3
 8004b72:	46bd      	mov	sp, r7
 8004b74:	b004      	add	sp, #16
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b084      	sub	sp, #16
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b80:	210f      	movs	r1, #15
 8004b82:	187b      	adds	r3, r7, r1
 8004b84:	2200      	movs	r2, #0
 8004b86:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2225      	movs	r2, #37	; 0x25
 8004b8c:	5c9b      	ldrb	r3, [r3, r2]
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d006      	beq.n	8004ba2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2204      	movs	r2, #4
 8004b98:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004b9a:	187b      	adds	r3, r7, r1
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	701a      	strb	r2, [r3, #0]
 8004ba0:	e02a      	b.n	8004bf8 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	210e      	movs	r1, #14
 8004bae:	438a      	bics	r2, r1
 8004bb0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2101      	movs	r1, #1
 8004bbe:	438a      	bics	r2, r1
 8004bc0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bc6:	221c      	movs	r2, #28
 8004bc8:	401a      	ands	r2, r3
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bce:	2101      	movs	r1, #1
 8004bd0:	4091      	lsls	r1, r2
 8004bd2:	000a      	movs	r2, r1
 8004bd4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2225      	movs	r2, #37	; 0x25
 8004bda:	2101      	movs	r1, #1
 8004bdc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2224      	movs	r2, #36	; 0x24
 8004be2:	2100      	movs	r1, #0
 8004be4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d004      	beq.n	8004bf8 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	0010      	movs	r0, r2
 8004bf6:	4798      	blx	r3
    }
  }
  return status;
 8004bf8:	230f      	movs	r3, #15
 8004bfa:	18fb      	adds	r3, r7, r3
 8004bfc:	781b      	ldrb	r3, [r3, #0]
}
 8004bfe:	0018      	movs	r0, r3
 8004c00:	46bd      	mov	sp, r7
 8004c02:	b004      	add	sp, #16
 8004c04:	bd80      	pop	{r7, pc}

08004c06 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004c06:	b580      	push	{r7, lr}
 8004c08:	b084      	sub	sp, #16
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c22:	221c      	movs	r2, #28
 8004c24:	4013      	ands	r3, r2
 8004c26:	2204      	movs	r2, #4
 8004c28:	409a      	lsls	r2, r3
 8004c2a:	0013      	movs	r3, r2
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	4013      	ands	r3, r2
 8004c30:	d026      	beq.n	8004c80 <HAL_DMA_IRQHandler+0x7a>
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	2204      	movs	r2, #4
 8004c36:	4013      	ands	r3, r2
 8004c38:	d022      	beq.n	8004c80 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	2220      	movs	r2, #32
 8004c42:	4013      	ands	r3, r2
 8004c44:	d107      	bne.n	8004c56 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2104      	movs	r1, #4
 8004c52:	438a      	bics	r2, r1
 8004c54:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c5a:	221c      	movs	r2, #28
 8004c5c:	401a      	ands	r2, r3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c62:	2104      	movs	r1, #4
 8004c64:	4091      	lsls	r1, r2
 8004c66:	000a      	movs	r2, r1
 8004c68:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d100      	bne.n	8004c74 <HAL_DMA_IRQHandler+0x6e>
 8004c72:	e071      	b.n	8004d58 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	0010      	movs	r0, r2
 8004c7c:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8004c7e:	e06b      	b.n	8004d58 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c84:	221c      	movs	r2, #28
 8004c86:	4013      	ands	r3, r2
 8004c88:	2202      	movs	r2, #2
 8004c8a:	409a      	lsls	r2, r3
 8004c8c:	0013      	movs	r3, r2
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	4013      	ands	r3, r2
 8004c92:	d02d      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0xea>
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	2202      	movs	r2, #2
 8004c98:	4013      	ands	r3, r2
 8004c9a:	d029      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	2220      	movs	r2, #32
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	d10b      	bne.n	8004cc0 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	210a      	movs	r1, #10
 8004cb4:	438a      	bics	r2, r1
 8004cb6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2225      	movs	r2, #37	; 0x25
 8004cbc:	2101      	movs	r1, #1
 8004cbe:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cc4:	221c      	movs	r2, #28
 8004cc6:	401a      	ands	r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ccc:	2102      	movs	r1, #2
 8004cce:	4091      	lsls	r1, r2
 8004cd0:	000a      	movs	r2, r1
 8004cd2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2224      	movs	r2, #36	; 0x24
 8004cd8:	2100      	movs	r1, #0
 8004cda:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d039      	beq.n	8004d58 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	0010      	movs	r0, r2
 8004cec:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004cee:	e033      	b.n	8004d58 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cf4:	221c      	movs	r2, #28
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	2208      	movs	r2, #8
 8004cfa:	409a      	lsls	r2, r3
 8004cfc:	0013      	movs	r3, r2
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	4013      	ands	r3, r2
 8004d02:	d02a      	beq.n	8004d5a <HAL_DMA_IRQHandler+0x154>
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	2208      	movs	r2, #8
 8004d08:	4013      	ands	r3, r2
 8004d0a:	d026      	beq.n	8004d5a <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	210e      	movs	r1, #14
 8004d18:	438a      	bics	r2, r1
 8004d1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d20:	221c      	movs	r2, #28
 8004d22:	401a      	ands	r2, r3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d28:	2101      	movs	r1, #1
 8004d2a:	4091      	lsls	r1, r2
 8004d2c:	000a      	movs	r2, r1
 8004d2e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2225      	movs	r2, #37	; 0x25
 8004d3a:	2101      	movs	r1, #1
 8004d3c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2224      	movs	r2, #36	; 0x24
 8004d42:	2100      	movs	r1, #0
 8004d44:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d005      	beq.n	8004d5a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	0010      	movs	r0, r2
 8004d56:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004d58:	46c0      	nop			; (mov r8, r8)
 8004d5a:	46c0      	nop			; (mov r8, r8)
}
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	b004      	add	sp, #16
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b084      	sub	sp, #16
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	60f8      	str	r0, [r7, #12]
 8004d6a:	60b9      	str	r1, [r7, #8]
 8004d6c:	607a      	str	r2, [r7, #4]
 8004d6e:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d74:	221c      	movs	r2, #28
 8004d76:	401a      	ands	r2, r3
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d7c:	2101      	movs	r1, #1
 8004d7e:	4091      	lsls	r1, r2
 8004d80:	000a      	movs	r2, r1
 8004d82:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	683a      	ldr	r2, [r7, #0]
 8004d8a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	2b10      	cmp	r3, #16
 8004d92:	d108      	bne.n	8004da6 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004da4:	e007      	b.n	8004db6 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	68ba      	ldr	r2, [r7, #8]
 8004dac:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	60da      	str	r2, [r3, #12]
}
 8004db6:	46c0      	nop			; (mov r8, r8)
 8004db8:	46bd      	mov	sp, r7
 8004dba:	b004      	add	sp, #16
 8004dbc:	bd80      	pop	{r7, pc}
	...

08004dc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b086      	sub	sp, #24
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004dd6:	e155      	b.n	8005084 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	2101      	movs	r1, #1
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	4091      	lsls	r1, r2
 8004de2:	000a      	movs	r2, r1
 8004de4:	4013      	ands	r3, r2
 8004de6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d100      	bne.n	8004df0 <HAL_GPIO_Init+0x30>
 8004dee:	e146      	b.n	800507e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	2203      	movs	r2, #3
 8004df6:	4013      	ands	r3, r2
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d005      	beq.n	8004e08 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	2203      	movs	r2, #3
 8004e02:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d130      	bne.n	8004e6a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	005b      	lsls	r3, r3, #1
 8004e12:	2203      	movs	r2, #3
 8004e14:	409a      	lsls	r2, r3
 8004e16:	0013      	movs	r3, r2
 8004e18:	43da      	mvns	r2, r3
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	68da      	ldr	r2, [r3, #12]
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	005b      	lsls	r3, r3, #1
 8004e28:	409a      	lsls	r2, r3
 8004e2a:	0013      	movs	r3, r2
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e3e:	2201      	movs	r2, #1
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	409a      	lsls	r2, r3
 8004e44:	0013      	movs	r3, r2
 8004e46:	43da      	mvns	r2, r3
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	091b      	lsrs	r3, r3, #4
 8004e54:	2201      	movs	r2, #1
 8004e56:	401a      	ands	r2, r3
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	409a      	lsls	r2, r3
 8004e5c:	0013      	movs	r3, r2
 8004e5e:	693a      	ldr	r2, [r7, #16]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	693a      	ldr	r2, [r7, #16]
 8004e68:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	2203      	movs	r2, #3
 8004e70:	4013      	ands	r3, r2
 8004e72:	2b03      	cmp	r3, #3
 8004e74:	d017      	beq.n	8004ea6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	005b      	lsls	r3, r3, #1
 8004e80:	2203      	movs	r2, #3
 8004e82:	409a      	lsls	r2, r3
 8004e84:	0013      	movs	r3, r2
 8004e86:	43da      	mvns	r2, r3
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	689a      	ldr	r2, [r3, #8]
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	005b      	lsls	r3, r3, #1
 8004e96:	409a      	lsls	r2, r3
 8004e98:	0013      	movs	r3, r2
 8004e9a:	693a      	ldr	r2, [r7, #16]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	693a      	ldr	r2, [r7, #16]
 8004ea4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	2203      	movs	r2, #3
 8004eac:	4013      	ands	r3, r2
 8004eae:	2b02      	cmp	r3, #2
 8004eb0:	d123      	bne.n	8004efa <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	08da      	lsrs	r2, r3, #3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	3208      	adds	r2, #8
 8004eba:	0092      	lsls	r2, r2, #2
 8004ebc:	58d3      	ldr	r3, [r2, r3]
 8004ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	2207      	movs	r2, #7
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	220f      	movs	r2, #15
 8004eca:	409a      	lsls	r2, r3
 8004ecc:	0013      	movs	r3, r2
 8004ece:	43da      	mvns	r2, r3
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	691a      	ldr	r2, [r3, #16]
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	2107      	movs	r1, #7
 8004ede:	400b      	ands	r3, r1
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	409a      	lsls	r2, r3
 8004ee4:	0013      	movs	r3, r2
 8004ee6:	693a      	ldr	r2, [r7, #16]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	08da      	lsrs	r2, r3, #3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	3208      	adds	r2, #8
 8004ef4:	0092      	lsls	r2, r2, #2
 8004ef6:	6939      	ldr	r1, [r7, #16]
 8004ef8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	005b      	lsls	r3, r3, #1
 8004f04:	2203      	movs	r2, #3
 8004f06:	409a      	lsls	r2, r3
 8004f08:	0013      	movs	r3, r2
 8004f0a:	43da      	mvns	r2, r3
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	4013      	ands	r3, r2
 8004f10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	2203      	movs	r2, #3
 8004f18:	401a      	ands	r2, r3
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	005b      	lsls	r3, r3, #1
 8004f1e:	409a      	lsls	r2, r3
 8004f20:	0013      	movs	r3, r2
 8004f22:	693a      	ldr	r2, [r7, #16]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	685a      	ldr	r2, [r3, #4]
 8004f32:	23c0      	movs	r3, #192	; 0xc0
 8004f34:	029b      	lsls	r3, r3, #10
 8004f36:	4013      	ands	r3, r2
 8004f38:	d100      	bne.n	8004f3c <HAL_GPIO_Init+0x17c>
 8004f3a:	e0a0      	b.n	800507e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f3c:	4b57      	ldr	r3, [pc, #348]	; (800509c <HAL_GPIO_Init+0x2dc>)
 8004f3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f40:	4b56      	ldr	r3, [pc, #344]	; (800509c <HAL_GPIO_Init+0x2dc>)
 8004f42:	2101      	movs	r1, #1
 8004f44:	430a      	orrs	r2, r1
 8004f46:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f48:	4a55      	ldr	r2, [pc, #340]	; (80050a0 <HAL_GPIO_Init+0x2e0>)
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	089b      	lsrs	r3, r3, #2
 8004f4e:	3302      	adds	r3, #2
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	589b      	ldr	r3, [r3, r2]
 8004f54:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	2203      	movs	r2, #3
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	220f      	movs	r2, #15
 8004f60:	409a      	lsls	r2, r3
 8004f62:	0013      	movs	r3, r2
 8004f64:	43da      	mvns	r2, r3
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	4013      	ands	r3, r2
 8004f6a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	23a0      	movs	r3, #160	; 0xa0
 8004f70:	05db      	lsls	r3, r3, #23
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d01f      	beq.n	8004fb6 <HAL_GPIO_Init+0x1f6>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a4a      	ldr	r2, [pc, #296]	; (80050a4 <HAL_GPIO_Init+0x2e4>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d019      	beq.n	8004fb2 <HAL_GPIO_Init+0x1f2>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a49      	ldr	r2, [pc, #292]	; (80050a8 <HAL_GPIO_Init+0x2e8>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d013      	beq.n	8004fae <HAL_GPIO_Init+0x1ee>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a48      	ldr	r2, [pc, #288]	; (80050ac <HAL_GPIO_Init+0x2ec>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d00d      	beq.n	8004faa <HAL_GPIO_Init+0x1ea>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a47      	ldr	r2, [pc, #284]	; (80050b0 <HAL_GPIO_Init+0x2f0>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d007      	beq.n	8004fa6 <HAL_GPIO_Init+0x1e6>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a46      	ldr	r2, [pc, #280]	; (80050b4 <HAL_GPIO_Init+0x2f4>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d101      	bne.n	8004fa2 <HAL_GPIO_Init+0x1e2>
 8004f9e:	2305      	movs	r3, #5
 8004fa0:	e00a      	b.n	8004fb8 <HAL_GPIO_Init+0x1f8>
 8004fa2:	2306      	movs	r3, #6
 8004fa4:	e008      	b.n	8004fb8 <HAL_GPIO_Init+0x1f8>
 8004fa6:	2304      	movs	r3, #4
 8004fa8:	e006      	b.n	8004fb8 <HAL_GPIO_Init+0x1f8>
 8004faa:	2303      	movs	r3, #3
 8004fac:	e004      	b.n	8004fb8 <HAL_GPIO_Init+0x1f8>
 8004fae:	2302      	movs	r3, #2
 8004fb0:	e002      	b.n	8004fb8 <HAL_GPIO_Init+0x1f8>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e000      	b.n	8004fb8 <HAL_GPIO_Init+0x1f8>
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	2103      	movs	r1, #3
 8004fbc:	400a      	ands	r2, r1
 8004fbe:	0092      	lsls	r2, r2, #2
 8004fc0:	4093      	lsls	r3, r2
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004fc8:	4935      	ldr	r1, [pc, #212]	; (80050a0 <HAL_GPIO_Init+0x2e0>)
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	089b      	lsrs	r3, r3, #2
 8004fce:	3302      	adds	r3, #2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	693a      	ldr	r2, [r7, #16]
 8004fd4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004fd6:	4b38      	ldr	r3, [pc, #224]	; (80050b8 <HAL_GPIO_Init+0x2f8>)
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	43da      	mvns	r2, r3
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	2380      	movs	r3, #128	; 0x80
 8004fec:	035b      	lsls	r3, r3, #13
 8004fee:	4013      	ands	r3, r2
 8004ff0:	d003      	beq.n	8004ffa <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8004ff2:	693a      	ldr	r2, [r7, #16]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004ffa:	4b2f      	ldr	r3, [pc, #188]	; (80050b8 <HAL_GPIO_Init+0x2f8>)
 8004ffc:	693a      	ldr	r2, [r7, #16]
 8004ffe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005000:	4b2d      	ldr	r3, [pc, #180]	; (80050b8 <HAL_GPIO_Init+0x2f8>)
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	43da      	mvns	r2, r3
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	4013      	ands	r3, r2
 800500e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	685a      	ldr	r2, [r3, #4]
 8005014:	2380      	movs	r3, #128	; 0x80
 8005016:	039b      	lsls	r3, r3, #14
 8005018:	4013      	ands	r3, r2
 800501a:	d003      	beq.n	8005024 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	4313      	orrs	r3, r2
 8005022:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005024:	4b24      	ldr	r3, [pc, #144]	; (80050b8 <HAL_GPIO_Init+0x2f8>)
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800502a:	4b23      	ldr	r3, [pc, #140]	; (80050b8 <HAL_GPIO_Init+0x2f8>)
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	43da      	mvns	r2, r3
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	4013      	ands	r3, r2
 8005038:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	685a      	ldr	r2, [r3, #4]
 800503e:	2380      	movs	r3, #128	; 0x80
 8005040:	029b      	lsls	r3, r3, #10
 8005042:	4013      	ands	r3, r2
 8005044:	d003      	beq.n	800504e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8005046:	693a      	ldr	r2, [r7, #16]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	4313      	orrs	r3, r2
 800504c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800504e:	4b1a      	ldr	r3, [pc, #104]	; (80050b8 <HAL_GPIO_Init+0x2f8>)
 8005050:	693a      	ldr	r2, [r7, #16]
 8005052:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005054:	4b18      	ldr	r3, [pc, #96]	; (80050b8 <HAL_GPIO_Init+0x2f8>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	43da      	mvns	r2, r3
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	4013      	ands	r3, r2
 8005062:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	685a      	ldr	r2, [r3, #4]
 8005068:	2380      	movs	r3, #128	; 0x80
 800506a:	025b      	lsls	r3, r3, #9
 800506c:	4013      	ands	r3, r2
 800506e:	d003      	beq.n	8005078 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8005070:	693a      	ldr	r2, [r7, #16]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	4313      	orrs	r3, r2
 8005076:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005078:	4b0f      	ldr	r3, [pc, #60]	; (80050b8 <HAL_GPIO_Init+0x2f8>)
 800507a:	693a      	ldr	r2, [r7, #16]
 800507c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	3301      	adds	r3, #1
 8005082:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	40da      	lsrs	r2, r3
 800508c:	1e13      	subs	r3, r2, #0
 800508e:	d000      	beq.n	8005092 <HAL_GPIO_Init+0x2d2>
 8005090:	e6a2      	b.n	8004dd8 <HAL_GPIO_Init+0x18>
  }
}
 8005092:	46c0      	nop			; (mov r8, r8)
 8005094:	46c0      	nop			; (mov r8, r8)
 8005096:	46bd      	mov	sp, r7
 8005098:	b006      	add	sp, #24
 800509a:	bd80      	pop	{r7, pc}
 800509c:	40021000 	.word	0x40021000
 80050a0:	40010000 	.word	0x40010000
 80050a4:	50000400 	.word	0x50000400
 80050a8:	50000800 	.word	0x50000800
 80050ac:	50000c00 	.word	0x50000c00
 80050b0:	50001000 	.word	0x50001000
 80050b4:	50001c00 	.word	0x50001c00
 80050b8:	40010400 	.word	0x40010400

080050bc <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b082      	sub	sp, #8
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	0008      	movs	r0, r1
 80050c6:	0011      	movs	r1, r2
 80050c8:	1cbb      	adds	r3, r7, #2
 80050ca:	1c02      	adds	r2, r0, #0
 80050cc:	801a      	strh	r2, [r3, #0]
 80050ce:	1c7b      	adds	r3, r7, #1
 80050d0:	1c0a      	adds	r2, r1, #0
 80050d2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80050d4:	1c7b      	adds	r3, r7, #1
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d004      	beq.n	80050e6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80050dc:	1cbb      	adds	r3, r7, #2
 80050de:	881a      	ldrh	r2, [r3, #0]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80050e4:	e003      	b.n	80050ee <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80050e6:	1cbb      	adds	r3, r7, #2
 80050e8:	881a      	ldrh	r2, [r3, #0]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	629a      	str	r2, [r3, #40]	; 0x28
}
 80050ee:	46c0      	nop			; (mov r8, r8)
 80050f0:	46bd      	mov	sp, r7
 80050f2:	b002      	add	sp, #8
 80050f4:	bd80      	pop	{r7, pc}
	...

080050f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b082      	sub	sp, #8
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	0002      	movs	r2, r0
 8005100:	1dbb      	adds	r3, r7, #6
 8005102:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005104:	4b09      	ldr	r3, [pc, #36]	; (800512c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8005106:	695b      	ldr	r3, [r3, #20]
 8005108:	1dba      	adds	r2, r7, #6
 800510a:	8812      	ldrh	r2, [r2, #0]
 800510c:	4013      	ands	r3, r2
 800510e:	d008      	beq.n	8005122 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005110:	4b06      	ldr	r3, [pc, #24]	; (800512c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8005112:	1dba      	adds	r2, r7, #6
 8005114:	8812      	ldrh	r2, [r2, #0]
 8005116:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005118:	1dbb      	adds	r3, r7, #6
 800511a:	881b      	ldrh	r3, [r3, #0]
 800511c:	0018      	movs	r0, r3
 800511e:	f000 f807 	bl	8005130 <HAL_GPIO_EXTI_Callback>
  }
}
 8005122:	46c0      	nop			; (mov r8, r8)
 8005124:	46bd      	mov	sp, r7
 8005126:	b002      	add	sp, #8
 8005128:	bd80      	pop	{r7, pc}
 800512a:	46c0      	nop			; (mov r8, r8)
 800512c:	40010400 	.word	0x40010400

08005130 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
 8005136:	0002      	movs	r2, r0
 8005138:	1dbb      	adds	r3, r7, #6
 800513a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800513c:	46c0      	nop			; (mov r8, r8)
 800513e:	46bd      	mov	sp, r7
 8005140:	b002      	add	sp, #8
 8005142:	bd80      	pop	{r7, pc}

08005144 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b082      	sub	sp, #8
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d101      	bne.n	8005156 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e082      	b.n	800525c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2241      	movs	r2, #65	; 0x41
 800515a:	5c9b      	ldrb	r3, [r3, r2]
 800515c:	b2db      	uxtb	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d107      	bne.n	8005172 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2240      	movs	r2, #64	; 0x40
 8005166:	2100      	movs	r1, #0
 8005168:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	0018      	movs	r0, r3
 800516e:	f7fd fd47 	bl	8002c00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2241      	movs	r2, #65	; 0x41
 8005176:	2124      	movs	r1, #36	; 0x24
 8005178:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2101      	movs	r1, #1
 8005186:	438a      	bics	r2, r1
 8005188:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4934      	ldr	r1, [pc, #208]	; (8005264 <HAL_I2C_Init+0x120>)
 8005194:	400a      	ands	r2, r1
 8005196:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	689a      	ldr	r2, [r3, #8]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4931      	ldr	r1, [pc, #196]	; (8005268 <HAL_I2C_Init+0x124>)
 80051a4:	400a      	ands	r2, r1
 80051a6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d108      	bne.n	80051c2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	689a      	ldr	r2, [r3, #8]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2180      	movs	r1, #128	; 0x80
 80051ba:	0209      	lsls	r1, r1, #8
 80051bc:	430a      	orrs	r2, r1
 80051be:	609a      	str	r2, [r3, #8]
 80051c0:	e007      	b.n	80051d2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	689a      	ldr	r2, [r3, #8]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2184      	movs	r1, #132	; 0x84
 80051cc:	0209      	lsls	r1, r1, #8
 80051ce:	430a      	orrs	r2, r1
 80051d0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d104      	bne.n	80051e4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2280      	movs	r2, #128	; 0x80
 80051e0:	0112      	lsls	r2, r2, #4
 80051e2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	685a      	ldr	r2, [r3, #4]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	491f      	ldr	r1, [pc, #124]	; (800526c <HAL_I2C_Init+0x128>)
 80051f0:	430a      	orrs	r2, r1
 80051f2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68da      	ldr	r2, [r3, #12]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	491a      	ldr	r1, [pc, #104]	; (8005268 <HAL_I2C_Init+0x124>)
 8005200:	400a      	ands	r2, r1
 8005202:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	691a      	ldr	r2, [r3, #16]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	695b      	ldr	r3, [r3, #20]
 800520c:	431a      	orrs	r2, r3
 800520e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	699b      	ldr	r3, [r3, #24]
 8005214:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	430a      	orrs	r2, r1
 800521c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	69d9      	ldr	r1, [r3, #28]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a1a      	ldr	r2, [r3, #32]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	430a      	orrs	r2, r1
 800522c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2101      	movs	r1, #1
 800523a:	430a      	orrs	r2, r1
 800523c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2200      	movs	r2, #0
 8005242:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2241      	movs	r2, #65	; 0x41
 8005248:	2120      	movs	r1, #32
 800524a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2242      	movs	r2, #66	; 0x42
 8005256:	2100      	movs	r1, #0
 8005258:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800525a:	2300      	movs	r3, #0
}
 800525c:	0018      	movs	r0, r3
 800525e:	46bd      	mov	sp, r7
 8005260:	b002      	add	sp, #8
 8005262:	bd80      	pop	{r7, pc}
 8005264:	f0ffffff 	.word	0xf0ffffff
 8005268:	ffff7fff 	.word	0xffff7fff
 800526c:	02008000 	.word	0x02008000

08005270 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005270:	b590      	push	{r4, r7, lr}
 8005272:	b089      	sub	sp, #36	; 0x24
 8005274:	af02      	add	r7, sp, #8
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	0008      	movs	r0, r1
 800527a:	607a      	str	r2, [r7, #4]
 800527c:	0019      	movs	r1, r3
 800527e:	230a      	movs	r3, #10
 8005280:	18fb      	adds	r3, r7, r3
 8005282:	1c02      	adds	r2, r0, #0
 8005284:	801a      	strh	r2, [r3, #0]
 8005286:	2308      	movs	r3, #8
 8005288:	18fb      	adds	r3, r7, r3
 800528a:	1c0a      	adds	r2, r1, #0
 800528c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2241      	movs	r2, #65	; 0x41
 8005292:	5c9b      	ldrb	r3, [r3, r2]
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b20      	cmp	r3, #32
 8005298:	d000      	beq.n	800529c <HAL_I2C_Master_Transmit+0x2c>
 800529a:	e0e7      	b.n	800546c <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2240      	movs	r2, #64	; 0x40
 80052a0:	5c9b      	ldrb	r3, [r3, r2]
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d101      	bne.n	80052aa <HAL_I2C_Master_Transmit+0x3a>
 80052a6:	2302      	movs	r3, #2
 80052a8:	e0e1      	b.n	800546e <HAL_I2C_Master_Transmit+0x1fe>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2240      	movs	r2, #64	; 0x40
 80052ae:	2101      	movs	r1, #1
 80052b0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80052b2:	f7fe fe01 	bl	8003eb8 <HAL_GetTick>
 80052b6:	0003      	movs	r3, r0
 80052b8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80052ba:	2380      	movs	r3, #128	; 0x80
 80052bc:	0219      	lsls	r1, r3, #8
 80052be:	68f8      	ldr	r0, [r7, #12]
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	9300      	str	r3, [sp, #0]
 80052c4:	2319      	movs	r3, #25
 80052c6:	2201      	movs	r2, #1
 80052c8:	f000 fa04 	bl	80056d4 <I2C_WaitOnFlagUntilTimeout>
 80052cc:	1e03      	subs	r3, r0, #0
 80052ce:	d001      	beq.n	80052d4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e0cc      	b.n	800546e <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2241      	movs	r2, #65	; 0x41
 80052d8:	2121      	movs	r1, #33	; 0x21
 80052da:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2242      	movs	r2, #66	; 0x42
 80052e0:	2110      	movs	r1, #16
 80052e2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2200      	movs	r2, #0
 80052e8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2208      	movs	r2, #8
 80052f4:	18ba      	adds	r2, r7, r2
 80052f6:	8812      	ldrh	r2, [r2, #0]
 80052f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005304:	b29b      	uxth	r3, r3
 8005306:	2bff      	cmp	r3, #255	; 0xff
 8005308:	d911      	bls.n	800532e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	22ff      	movs	r2, #255	; 0xff
 800530e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005314:	b2da      	uxtb	r2, r3
 8005316:	2380      	movs	r3, #128	; 0x80
 8005318:	045c      	lsls	r4, r3, #17
 800531a:	230a      	movs	r3, #10
 800531c:	18fb      	adds	r3, r7, r3
 800531e:	8819      	ldrh	r1, [r3, #0]
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	4b55      	ldr	r3, [pc, #340]	; (8005478 <HAL_I2C_Master_Transmit+0x208>)
 8005324:	9300      	str	r3, [sp, #0]
 8005326:	0023      	movs	r3, r4
 8005328:	f000 fc2e 	bl	8005b88 <I2C_TransferConfig>
 800532c:	e075      	b.n	800541a <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005332:	b29a      	uxth	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800533c:	b2da      	uxtb	r2, r3
 800533e:	2380      	movs	r3, #128	; 0x80
 8005340:	049c      	lsls	r4, r3, #18
 8005342:	230a      	movs	r3, #10
 8005344:	18fb      	adds	r3, r7, r3
 8005346:	8819      	ldrh	r1, [r3, #0]
 8005348:	68f8      	ldr	r0, [r7, #12]
 800534a:	4b4b      	ldr	r3, [pc, #300]	; (8005478 <HAL_I2C_Master_Transmit+0x208>)
 800534c:	9300      	str	r3, [sp, #0]
 800534e:	0023      	movs	r3, r4
 8005350:	f000 fc1a 	bl	8005b88 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005354:	e061      	b.n	800541a <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005356:	697a      	ldr	r2, [r7, #20]
 8005358:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	0018      	movs	r0, r3
 800535e:	f000 fa07 	bl	8005770 <I2C_WaitOnTXISFlagUntilTimeout>
 8005362:	1e03      	subs	r3, r0, #0
 8005364:	d001      	beq.n	800536a <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e081      	b.n	800546e <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536e:	781a      	ldrb	r2, [r3, #0]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537a:	1c5a      	adds	r2, r3, #1
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005384:	b29b      	uxth	r3, r3
 8005386:	3b01      	subs	r3, #1
 8005388:	b29a      	uxth	r2, r3
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005392:	3b01      	subs	r3, #1
 8005394:	b29a      	uxth	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800539e:	b29b      	uxth	r3, r3
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d03a      	beq.n	800541a <HAL_I2C_Master_Transmit+0x1aa>
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d136      	bne.n	800541a <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80053ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053ae:	68f8      	ldr	r0, [r7, #12]
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	9300      	str	r3, [sp, #0]
 80053b4:	0013      	movs	r3, r2
 80053b6:	2200      	movs	r2, #0
 80053b8:	2180      	movs	r1, #128	; 0x80
 80053ba:	f000 f98b 	bl	80056d4 <I2C_WaitOnFlagUntilTimeout>
 80053be:	1e03      	subs	r3, r0, #0
 80053c0:	d001      	beq.n	80053c6 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e053      	b.n	800546e <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	2bff      	cmp	r3, #255	; 0xff
 80053ce:	d911      	bls.n	80053f4 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	22ff      	movs	r2, #255	; 0xff
 80053d4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053da:	b2da      	uxtb	r2, r3
 80053dc:	2380      	movs	r3, #128	; 0x80
 80053de:	045c      	lsls	r4, r3, #17
 80053e0:	230a      	movs	r3, #10
 80053e2:	18fb      	adds	r3, r7, r3
 80053e4:	8819      	ldrh	r1, [r3, #0]
 80053e6:	68f8      	ldr	r0, [r7, #12]
 80053e8:	2300      	movs	r3, #0
 80053ea:	9300      	str	r3, [sp, #0]
 80053ec:	0023      	movs	r3, r4
 80053ee:	f000 fbcb 	bl	8005b88 <I2C_TransferConfig>
 80053f2:	e012      	b.n	800541a <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053f8:	b29a      	uxth	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005402:	b2da      	uxtb	r2, r3
 8005404:	2380      	movs	r3, #128	; 0x80
 8005406:	049c      	lsls	r4, r3, #18
 8005408:	230a      	movs	r3, #10
 800540a:	18fb      	adds	r3, r7, r3
 800540c:	8819      	ldrh	r1, [r3, #0]
 800540e:	68f8      	ldr	r0, [r7, #12]
 8005410:	2300      	movs	r3, #0
 8005412:	9300      	str	r3, [sp, #0]
 8005414:	0023      	movs	r3, r4
 8005416:	f000 fbb7 	bl	8005b88 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800541e:	b29b      	uxth	r3, r3
 8005420:	2b00      	cmp	r3, #0
 8005422:	d198      	bne.n	8005356 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005424:	697a      	ldr	r2, [r7, #20]
 8005426:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	0018      	movs	r0, r3
 800542c:	f000 f9e6 	bl	80057fc <I2C_WaitOnSTOPFlagUntilTimeout>
 8005430:	1e03      	subs	r3, r0, #0
 8005432:	d001      	beq.n	8005438 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e01a      	b.n	800546e <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	2220      	movs	r2, #32
 800543e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	685a      	ldr	r2, [r3, #4]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	490c      	ldr	r1, [pc, #48]	; (800547c <HAL_I2C_Master_Transmit+0x20c>)
 800544c:	400a      	ands	r2, r1
 800544e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2241      	movs	r2, #65	; 0x41
 8005454:	2120      	movs	r1, #32
 8005456:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2242      	movs	r2, #66	; 0x42
 800545c:	2100      	movs	r1, #0
 800545e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2240      	movs	r2, #64	; 0x40
 8005464:	2100      	movs	r1, #0
 8005466:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005468:	2300      	movs	r3, #0
 800546a:	e000      	b.n	800546e <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 800546c:	2302      	movs	r3, #2
  }
}
 800546e:	0018      	movs	r0, r3
 8005470:	46bd      	mov	sp, r7
 8005472:	b007      	add	sp, #28
 8005474:	bd90      	pop	{r4, r7, pc}
 8005476:	46c0      	nop			; (mov r8, r8)
 8005478:	80002000 	.word	0x80002000
 800547c:	fe00e800 	.word	0xfe00e800

08005480 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005480:	b590      	push	{r4, r7, lr}
 8005482:	b089      	sub	sp, #36	; 0x24
 8005484:	af02      	add	r7, sp, #8
 8005486:	60f8      	str	r0, [r7, #12]
 8005488:	0008      	movs	r0, r1
 800548a:	607a      	str	r2, [r7, #4]
 800548c:	0019      	movs	r1, r3
 800548e:	230a      	movs	r3, #10
 8005490:	18fb      	adds	r3, r7, r3
 8005492:	1c02      	adds	r2, r0, #0
 8005494:	801a      	strh	r2, [r3, #0]
 8005496:	2308      	movs	r3, #8
 8005498:	18fb      	adds	r3, r7, r3
 800549a:	1c0a      	adds	r2, r1, #0
 800549c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2241      	movs	r2, #65	; 0x41
 80054a2:	5c9b      	ldrb	r3, [r3, r2]
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b20      	cmp	r3, #32
 80054a8:	d000      	beq.n	80054ac <HAL_I2C_Master_Receive+0x2c>
 80054aa:	e0e8      	b.n	800567e <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2240      	movs	r2, #64	; 0x40
 80054b0:	5c9b      	ldrb	r3, [r3, r2]
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d101      	bne.n	80054ba <HAL_I2C_Master_Receive+0x3a>
 80054b6:	2302      	movs	r3, #2
 80054b8:	e0e2      	b.n	8005680 <HAL_I2C_Master_Receive+0x200>
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2240      	movs	r2, #64	; 0x40
 80054be:	2101      	movs	r1, #1
 80054c0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80054c2:	f7fe fcf9 	bl	8003eb8 <HAL_GetTick>
 80054c6:	0003      	movs	r3, r0
 80054c8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80054ca:	2380      	movs	r3, #128	; 0x80
 80054cc:	0219      	lsls	r1, r3, #8
 80054ce:	68f8      	ldr	r0, [r7, #12]
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	9300      	str	r3, [sp, #0]
 80054d4:	2319      	movs	r3, #25
 80054d6:	2201      	movs	r2, #1
 80054d8:	f000 f8fc 	bl	80056d4 <I2C_WaitOnFlagUntilTimeout>
 80054dc:	1e03      	subs	r3, r0, #0
 80054de:	d001      	beq.n	80054e4 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e0cd      	b.n	8005680 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2241      	movs	r2, #65	; 0x41
 80054e8:	2122      	movs	r1, #34	; 0x22
 80054ea:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2242      	movs	r2, #66	; 0x42
 80054f0:	2110      	movs	r1, #16
 80054f2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2200      	movs	r2, #0
 80054f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2208      	movs	r2, #8
 8005504:	18ba      	adds	r2, r7, r2
 8005506:	8812      	ldrh	r2, [r2, #0]
 8005508:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005514:	b29b      	uxth	r3, r3
 8005516:	2bff      	cmp	r3, #255	; 0xff
 8005518:	d911      	bls.n	800553e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	22ff      	movs	r2, #255	; 0xff
 800551e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005524:	b2da      	uxtb	r2, r3
 8005526:	2380      	movs	r3, #128	; 0x80
 8005528:	045c      	lsls	r4, r3, #17
 800552a:	230a      	movs	r3, #10
 800552c:	18fb      	adds	r3, r7, r3
 800552e:	8819      	ldrh	r1, [r3, #0]
 8005530:	68f8      	ldr	r0, [r7, #12]
 8005532:	4b55      	ldr	r3, [pc, #340]	; (8005688 <HAL_I2C_Master_Receive+0x208>)
 8005534:	9300      	str	r3, [sp, #0]
 8005536:	0023      	movs	r3, r4
 8005538:	f000 fb26 	bl	8005b88 <I2C_TransferConfig>
 800553c:	e076      	b.n	800562c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005542:	b29a      	uxth	r2, r3
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800554c:	b2da      	uxtb	r2, r3
 800554e:	2380      	movs	r3, #128	; 0x80
 8005550:	049c      	lsls	r4, r3, #18
 8005552:	230a      	movs	r3, #10
 8005554:	18fb      	adds	r3, r7, r3
 8005556:	8819      	ldrh	r1, [r3, #0]
 8005558:	68f8      	ldr	r0, [r7, #12]
 800555a:	4b4b      	ldr	r3, [pc, #300]	; (8005688 <HAL_I2C_Master_Receive+0x208>)
 800555c:	9300      	str	r3, [sp, #0]
 800555e:	0023      	movs	r3, r4
 8005560:	f000 fb12 	bl	8005b88 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8005564:	e062      	b.n	800562c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	0018      	movs	r0, r3
 800556e:	f000 f989 	bl	8005884 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005572:	1e03      	subs	r3, r0, #0
 8005574:	d001      	beq.n	800557a <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e082      	b.n	8005680 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005584:	b2d2      	uxtb	r2, r2
 8005586:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558c:	1c5a      	adds	r2, r3, #1
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005596:	3b01      	subs	r3, #1
 8005598:	b29a      	uxth	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	3b01      	subs	r3, #1
 80055a6:	b29a      	uxth	r2, r3
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d03a      	beq.n	800562c <HAL_I2C_Master_Receive+0x1ac>
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d136      	bne.n	800562c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80055be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055c0:	68f8      	ldr	r0, [r7, #12]
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	9300      	str	r3, [sp, #0]
 80055c6:	0013      	movs	r3, r2
 80055c8:	2200      	movs	r2, #0
 80055ca:	2180      	movs	r1, #128	; 0x80
 80055cc:	f000 f882 	bl	80056d4 <I2C_WaitOnFlagUntilTimeout>
 80055d0:	1e03      	subs	r3, r0, #0
 80055d2:	d001      	beq.n	80055d8 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e053      	b.n	8005680 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055dc:	b29b      	uxth	r3, r3
 80055de:	2bff      	cmp	r3, #255	; 0xff
 80055e0:	d911      	bls.n	8005606 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	22ff      	movs	r2, #255	; 0xff
 80055e6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055ec:	b2da      	uxtb	r2, r3
 80055ee:	2380      	movs	r3, #128	; 0x80
 80055f0:	045c      	lsls	r4, r3, #17
 80055f2:	230a      	movs	r3, #10
 80055f4:	18fb      	adds	r3, r7, r3
 80055f6:	8819      	ldrh	r1, [r3, #0]
 80055f8:	68f8      	ldr	r0, [r7, #12]
 80055fa:	2300      	movs	r3, #0
 80055fc:	9300      	str	r3, [sp, #0]
 80055fe:	0023      	movs	r3, r4
 8005600:	f000 fac2 	bl	8005b88 <I2C_TransferConfig>
 8005604:	e012      	b.n	800562c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800560a:	b29a      	uxth	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005614:	b2da      	uxtb	r2, r3
 8005616:	2380      	movs	r3, #128	; 0x80
 8005618:	049c      	lsls	r4, r3, #18
 800561a:	230a      	movs	r3, #10
 800561c:	18fb      	adds	r3, r7, r3
 800561e:	8819      	ldrh	r1, [r3, #0]
 8005620:	68f8      	ldr	r0, [r7, #12]
 8005622:	2300      	movs	r3, #0
 8005624:	9300      	str	r3, [sp, #0]
 8005626:	0023      	movs	r3, r4
 8005628:	f000 faae 	bl	8005b88 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005630:	b29b      	uxth	r3, r3
 8005632:	2b00      	cmp	r3, #0
 8005634:	d197      	bne.n	8005566 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	0018      	movs	r0, r3
 800563e:	f000 f8dd 	bl	80057fc <I2C_WaitOnSTOPFlagUntilTimeout>
 8005642:	1e03      	subs	r3, r0, #0
 8005644:	d001      	beq.n	800564a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e01a      	b.n	8005680 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2220      	movs	r2, #32
 8005650:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	685a      	ldr	r2, [r3, #4]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	490b      	ldr	r1, [pc, #44]	; (800568c <HAL_I2C_Master_Receive+0x20c>)
 800565e:	400a      	ands	r2, r1
 8005660:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2241      	movs	r2, #65	; 0x41
 8005666:	2120      	movs	r1, #32
 8005668:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2242      	movs	r2, #66	; 0x42
 800566e:	2100      	movs	r1, #0
 8005670:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2240      	movs	r2, #64	; 0x40
 8005676:	2100      	movs	r1, #0
 8005678:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800567a:	2300      	movs	r3, #0
 800567c:	e000      	b.n	8005680 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 800567e:	2302      	movs	r3, #2
  }
}
 8005680:	0018      	movs	r0, r3
 8005682:	46bd      	mov	sp, r7
 8005684:	b007      	add	sp, #28
 8005686:	bd90      	pop	{r4, r7, pc}
 8005688:	80002400 	.word	0x80002400
 800568c:	fe00e800 	.word	0xfe00e800

08005690 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b082      	sub	sp, #8
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	699b      	ldr	r3, [r3, #24]
 800569e:	2202      	movs	r2, #2
 80056a0:	4013      	ands	r3, r2
 80056a2:	2b02      	cmp	r3, #2
 80056a4:	d103      	bne.n	80056ae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	2200      	movs	r2, #0
 80056ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	2201      	movs	r2, #1
 80056b6:	4013      	ands	r3, r2
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d007      	beq.n	80056cc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	699a      	ldr	r2, [r3, #24]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	2101      	movs	r1, #1
 80056c8:	430a      	orrs	r2, r1
 80056ca:	619a      	str	r2, [r3, #24]
  }
}
 80056cc:	46c0      	nop			; (mov r8, r8)
 80056ce:	46bd      	mov	sp, r7
 80056d0:	b002      	add	sp, #8
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	603b      	str	r3, [r7, #0]
 80056e0:	1dfb      	adds	r3, r7, #7
 80056e2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056e4:	e030      	b.n	8005748 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	3301      	adds	r3, #1
 80056ea:	d02d      	beq.n	8005748 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056ec:	f7fe fbe4 	bl	8003eb8 <HAL_GetTick>
 80056f0:	0002      	movs	r2, r0
 80056f2:	69bb      	ldr	r3, [r7, #24]
 80056f4:	1ad3      	subs	r3, r2, r3
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d302      	bcc.n	8005702 <I2C_WaitOnFlagUntilTimeout+0x2e>
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d122      	bne.n	8005748 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	699b      	ldr	r3, [r3, #24]
 8005708:	68ba      	ldr	r2, [r7, #8]
 800570a:	4013      	ands	r3, r2
 800570c:	68ba      	ldr	r2, [r7, #8]
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	425a      	negs	r2, r3
 8005712:	4153      	adcs	r3, r2
 8005714:	b2db      	uxtb	r3, r3
 8005716:	001a      	movs	r2, r3
 8005718:	1dfb      	adds	r3, r7, #7
 800571a:	781b      	ldrb	r3, [r3, #0]
 800571c:	429a      	cmp	r2, r3
 800571e:	d113      	bne.n	8005748 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005724:	2220      	movs	r2, #32
 8005726:	431a      	orrs	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2241      	movs	r2, #65	; 0x41
 8005730:	2120      	movs	r1, #32
 8005732:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2242      	movs	r2, #66	; 0x42
 8005738:	2100      	movs	r1, #0
 800573a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2240      	movs	r2, #64	; 0x40
 8005740:	2100      	movs	r1, #0
 8005742:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	e00f      	b.n	8005768 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	68ba      	ldr	r2, [r7, #8]
 8005750:	4013      	ands	r3, r2
 8005752:	68ba      	ldr	r2, [r7, #8]
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	425a      	negs	r2, r3
 8005758:	4153      	adcs	r3, r2
 800575a:	b2db      	uxtb	r3, r3
 800575c:	001a      	movs	r2, r3
 800575e:	1dfb      	adds	r3, r7, #7
 8005760:	781b      	ldrb	r3, [r3, #0]
 8005762:	429a      	cmp	r2, r3
 8005764:	d0bf      	beq.n	80056e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005766:	2300      	movs	r3, #0
}
 8005768:	0018      	movs	r0, r3
 800576a:	46bd      	mov	sp, r7
 800576c:	b004      	add	sp, #16
 800576e:	bd80      	pop	{r7, pc}

08005770 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b084      	sub	sp, #16
 8005774:	af00      	add	r7, sp, #0
 8005776:	60f8      	str	r0, [r7, #12]
 8005778:	60b9      	str	r1, [r7, #8]
 800577a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800577c:	e032      	b.n	80057e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	68b9      	ldr	r1, [r7, #8]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	0018      	movs	r0, r3
 8005786:	f000 f8ff 	bl	8005988 <I2C_IsErrorOccurred>
 800578a:	1e03      	subs	r3, r0, #0
 800578c:	d001      	beq.n	8005792 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e030      	b.n	80057f4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	3301      	adds	r3, #1
 8005796:	d025      	beq.n	80057e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005798:	f7fe fb8e 	bl	8003eb8 <HAL_GetTick>
 800579c:	0002      	movs	r2, r0
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	68ba      	ldr	r2, [r7, #8]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d302      	bcc.n	80057ae <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d11a      	bne.n	80057e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	699b      	ldr	r3, [r3, #24]
 80057b4:	2202      	movs	r2, #2
 80057b6:	4013      	ands	r3, r2
 80057b8:	2b02      	cmp	r3, #2
 80057ba:	d013      	beq.n	80057e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057c0:	2220      	movs	r2, #32
 80057c2:	431a      	orrs	r2, r3
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2241      	movs	r2, #65	; 0x41
 80057cc:	2120      	movs	r1, #32
 80057ce:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2242      	movs	r2, #66	; 0x42
 80057d4:	2100      	movs	r1, #0
 80057d6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2240      	movs	r2, #64	; 0x40
 80057dc:	2100      	movs	r1, #0
 80057de:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	e007      	b.n	80057f4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	699b      	ldr	r3, [r3, #24]
 80057ea:	2202      	movs	r2, #2
 80057ec:	4013      	ands	r3, r2
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d1c5      	bne.n	800577e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	0018      	movs	r0, r3
 80057f6:	46bd      	mov	sp, r7
 80057f8:	b004      	add	sp, #16
 80057fa:	bd80      	pop	{r7, pc}

080057fc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b084      	sub	sp, #16
 8005800:	af00      	add	r7, sp, #0
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	60b9      	str	r1, [r7, #8]
 8005806:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005808:	e02f      	b.n	800586a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	68b9      	ldr	r1, [r7, #8]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	0018      	movs	r0, r3
 8005812:	f000 f8b9 	bl	8005988 <I2C_IsErrorOccurred>
 8005816:	1e03      	subs	r3, r0, #0
 8005818:	d001      	beq.n	800581e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e02d      	b.n	800587a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800581e:	f7fe fb4b 	bl	8003eb8 <HAL_GetTick>
 8005822:	0002      	movs	r2, r0
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	68ba      	ldr	r2, [r7, #8]
 800582a:	429a      	cmp	r2, r3
 800582c:	d302      	bcc.n	8005834 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d11a      	bne.n	800586a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	2220      	movs	r2, #32
 800583c:	4013      	ands	r3, r2
 800583e:	2b20      	cmp	r3, #32
 8005840:	d013      	beq.n	800586a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005846:	2220      	movs	r2, #32
 8005848:	431a      	orrs	r2, r3
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2241      	movs	r2, #65	; 0x41
 8005852:	2120      	movs	r1, #32
 8005854:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2242      	movs	r2, #66	; 0x42
 800585a:	2100      	movs	r1, #0
 800585c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2240      	movs	r2, #64	; 0x40
 8005862:	2100      	movs	r1, #0
 8005864:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e007      	b.n	800587a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	699b      	ldr	r3, [r3, #24]
 8005870:	2220      	movs	r2, #32
 8005872:	4013      	ands	r3, r2
 8005874:	2b20      	cmp	r3, #32
 8005876:	d1c8      	bne.n	800580a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	0018      	movs	r0, r3
 800587c:	46bd      	mov	sp, r7
 800587e:	b004      	add	sp, #16
 8005880:	bd80      	pop	{r7, pc}
	...

08005884 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af00      	add	r7, sp, #0
 800588a:	60f8      	str	r0, [r7, #12]
 800588c:	60b9      	str	r1, [r7, #8]
 800588e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005890:	e06b      	b.n	800596a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	68b9      	ldr	r1, [r7, #8]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	0018      	movs	r0, r3
 800589a:	f000 f875 	bl	8005988 <I2C_IsErrorOccurred>
 800589e:	1e03      	subs	r3, r0, #0
 80058a0:	d001      	beq.n	80058a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e069      	b.n	800597a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	2220      	movs	r2, #32
 80058ae:	4013      	ands	r3, r2
 80058b0:	2b20      	cmp	r3, #32
 80058b2:	d138      	bne.n	8005926 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	2204      	movs	r2, #4
 80058bc:	4013      	ands	r3, r2
 80058be:	2b04      	cmp	r3, #4
 80058c0:	d105      	bne.n	80058ce <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d001      	beq.n	80058ce <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80058ca:	2300      	movs	r3, #0
 80058cc:	e055      	b.n	800597a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	699b      	ldr	r3, [r3, #24]
 80058d4:	2210      	movs	r2, #16
 80058d6:	4013      	ands	r3, r2
 80058d8:	2b10      	cmp	r3, #16
 80058da:	d107      	bne.n	80058ec <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2210      	movs	r2, #16
 80058e2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2204      	movs	r2, #4
 80058e8:	645a      	str	r2, [r3, #68]	; 0x44
 80058ea:	e002      	b.n	80058f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2200      	movs	r2, #0
 80058f0:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2220      	movs	r2, #32
 80058f8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	685a      	ldr	r2, [r3, #4]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	491f      	ldr	r1, [pc, #124]	; (8005984 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8005906:	400a      	ands	r2, r1
 8005908:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2241      	movs	r2, #65	; 0x41
 800590e:	2120      	movs	r1, #32
 8005910:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2242      	movs	r2, #66	; 0x42
 8005916:	2100      	movs	r1, #0
 8005918:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2240      	movs	r2, #64	; 0x40
 800591e:	2100      	movs	r1, #0
 8005920:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	e029      	b.n	800597a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005926:	f7fe fac7 	bl	8003eb8 <HAL_GetTick>
 800592a:	0002      	movs	r2, r0
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	1ad3      	subs	r3, r2, r3
 8005930:	68ba      	ldr	r2, [r7, #8]
 8005932:	429a      	cmp	r2, r3
 8005934:	d302      	bcc.n	800593c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d116      	bne.n	800596a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	699b      	ldr	r3, [r3, #24]
 8005942:	2204      	movs	r2, #4
 8005944:	4013      	ands	r3, r2
 8005946:	2b04      	cmp	r3, #4
 8005948:	d00f      	beq.n	800596a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800594e:	2220      	movs	r2, #32
 8005950:	431a      	orrs	r2, r3
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2241      	movs	r2, #65	; 0x41
 800595a:	2120      	movs	r1, #32
 800595c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2240      	movs	r2, #64	; 0x40
 8005962:	2100      	movs	r1, #0
 8005964:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e007      	b.n	800597a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	699b      	ldr	r3, [r3, #24]
 8005970:	2204      	movs	r2, #4
 8005972:	4013      	ands	r3, r2
 8005974:	2b04      	cmp	r3, #4
 8005976:	d18c      	bne.n	8005892 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005978:	2300      	movs	r3, #0
}
 800597a:	0018      	movs	r0, r3
 800597c:	46bd      	mov	sp, r7
 800597e:	b004      	add	sp, #16
 8005980:	bd80      	pop	{r7, pc}
 8005982:	46c0      	nop			; (mov r8, r8)
 8005984:	fe00e800 	.word	0xfe00e800

08005988 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005988:	b590      	push	{r4, r7, lr}
 800598a:	b08b      	sub	sp, #44	; 0x2c
 800598c:	af00      	add	r7, sp, #0
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	60b9      	str	r1, [r7, #8]
 8005992:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005994:	2327      	movs	r3, #39	; 0x27
 8005996:	18fb      	adds	r3, r7, r3
 8005998:	2200      	movs	r2, #0
 800599a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	699b      	ldr	r3, [r3, #24]
 80059a2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80059a4:	2300      	movs	r3, #0
 80059a6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80059ac:	69bb      	ldr	r3, [r7, #24]
 80059ae:	2210      	movs	r2, #16
 80059b0:	4013      	ands	r3, r2
 80059b2:	d100      	bne.n	80059b6 <I2C_IsErrorOccurred+0x2e>
 80059b4:	e082      	b.n	8005abc <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	2210      	movs	r2, #16
 80059bc:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80059be:	e060      	b.n	8005a82 <I2C_IsErrorOccurred+0xfa>
 80059c0:	2427      	movs	r4, #39	; 0x27
 80059c2:	193b      	adds	r3, r7, r4
 80059c4:	193a      	adds	r2, r7, r4
 80059c6:	7812      	ldrb	r2, [r2, #0]
 80059c8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	3301      	adds	r3, #1
 80059ce:	d058      	beq.n	8005a82 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80059d0:	f7fe fa72 	bl	8003eb8 <HAL_GetTick>
 80059d4:	0002      	movs	r2, r0
 80059d6:	69fb      	ldr	r3, [r7, #28]
 80059d8:	1ad3      	subs	r3, r2, r3
 80059da:	68ba      	ldr	r2, [r7, #8]
 80059dc:	429a      	cmp	r2, r3
 80059de:	d306      	bcc.n	80059ee <I2C_IsErrorOccurred+0x66>
 80059e0:	193b      	adds	r3, r7, r4
 80059e2:	193a      	adds	r2, r7, r4
 80059e4:	7812      	ldrb	r2, [r2, #0]
 80059e6:	701a      	strb	r2, [r3, #0]
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d149      	bne.n	8005a82 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	685a      	ldr	r2, [r3, #4]
 80059f4:	2380      	movs	r3, #128	; 0x80
 80059f6:	01db      	lsls	r3, r3, #7
 80059f8:	4013      	ands	r3, r2
 80059fa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80059fc:	2013      	movs	r0, #19
 80059fe:	183b      	adds	r3, r7, r0
 8005a00:	68fa      	ldr	r2, [r7, #12]
 8005a02:	2142      	movs	r1, #66	; 0x42
 8005a04:	5c52      	ldrb	r2, [r2, r1]
 8005a06:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	699a      	ldr	r2, [r3, #24]
 8005a0e:	2380      	movs	r3, #128	; 0x80
 8005a10:	021b      	lsls	r3, r3, #8
 8005a12:	401a      	ands	r2, r3
 8005a14:	2380      	movs	r3, #128	; 0x80
 8005a16:	021b      	lsls	r3, r3, #8
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d126      	bne.n	8005a6a <I2C_IsErrorOccurred+0xe2>
 8005a1c:	697a      	ldr	r2, [r7, #20]
 8005a1e:	2380      	movs	r3, #128	; 0x80
 8005a20:	01db      	lsls	r3, r3, #7
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d021      	beq.n	8005a6a <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8005a26:	183b      	adds	r3, r7, r0
 8005a28:	781b      	ldrb	r3, [r3, #0]
 8005a2a:	2b20      	cmp	r3, #32
 8005a2c:	d01d      	beq.n	8005a6a <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	685a      	ldr	r2, [r3, #4]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2180      	movs	r1, #128	; 0x80
 8005a3a:	01c9      	lsls	r1, r1, #7
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005a40:	f7fe fa3a 	bl	8003eb8 <HAL_GetTick>
 8005a44:	0003      	movs	r3, r0
 8005a46:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a48:	e00f      	b.n	8005a6a <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005a4a:	f7fe fa35 	bl	8003eb8 <HAL_GetTick>
 8005a4e:	0002      	movs	r2, r0
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	2b19      	cmp	r3, #25
 8005a56:	d908      	bls.n	8005a6a <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005a58:	6a3b      	ldr	r3, [r7, #32]
 8005a5a:	2220      	movs	r2, #32
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005a60:	2327      	movs	r3, #39	; 0x27
 8005a62:	18fb      	adds	r3, r7, r3
 8005a64:	2201      	movs	r2, #1
 8005a66:	701a      	strb	r2, [r3, #0]

              break;
 8005a68:	e00b      	b.n	8005a82 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	699b      	ldr	r3, [r3, #24]
 8005a70:	2220      	movs	r2, #32
 8005a72:	4013      	ands	r3, r2
 8005a74:	2127      	movs	r1, #39	; 0x27
 8005a76:	187a      	adds	r2, r7, r1
 8005a78:	1879      	adds	r1, r7, r1
 8005a7a:	7809      	ldrb	r1, [r1, #0]
 8005a7c:	7011      	strb	r1, [r2, #0]
 8005a7e:	2b20      	cmp	r3, #32
 8005a80:	d1e3      	bne.n	8005a4a <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	699b      	ldr	r3, [r3, #24]
 8005a88:	2220      	movs	r2, #32
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	2b20      	cmp	r3, #32
 8005a8e:	d004      	beq.n	8005a9a <I2C_IsErrorOccurred+0x112>
 8005a90:	2327      	movs	r3, #39	; 0x27
 8005a92:	18fb      	adds	r3, r7, r3
 8005a94:	781b      	ldrb	r3, [r3, #0]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d092      	beq.n	80059c0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005a9a:	2327      	movs	r3, #39	; 0x27
 8005a9c:	18fb      	adds	r3, r7, r3
 8005a9e:	781b      	ldrb	r3, [r3, #0]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d103      	bne.n	8005aac <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2220      	movs	r2, #32
 8005aaa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005aac:	6a3b      	ldr	r3, [r7, #32]
 8005aae:	2204      	movs	r2, #4
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005ab4:	2327      	movs	r3, #39	; 0x27
 8005ab6:	18fb      	adds	r3, r7, r3
 8005ab8:	2201      	movs	r2, #1
 8005aba:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	699b      	ldr	r3, [r3, #24]
 8005ac2:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005ac4:	69ba      	ldr	r2, [r7, #24]
 8005ac6:	2380      	movs	r3, #128	; 0x80
 8005ac8:	005b      	lsls	r3, r3, #1
 8005aca:	4013      	ands	r3, r2
 8005acc:	d00c      	beq.n	8005ae8 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005ace:	6a3b      	ldr	r3, [r7, #32]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2280      	movs	r2, #128	; 0x80
 8005adc:	0052      	lsls	r2, r2, #1
 8005ade:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005ae0:	2327      	movs	r3, #39	; 0x27
 8005ae2:	18fb      	adds	r3, r7, r3
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005ae8:	69ba      	ldr	r2, [r7, #24]
 8005aea:	2380      	movs	r3, #128	; 0x80
 8005aec:	00db      	lsls	r3, r3, #3
 8005aee:	4013      	ands	r3, r2
 8005af0:	d00c      	beq.n	8005b0c <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005af2:	6a3b      	ldr	r3, [r7, #32]
 8005af4:	2208      	movs	r2, #8
 8005af6:	4313      	orrs	r3, r2
 8005af8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2280      	movs	r2, #128	; 0x80
 8005b00:	00d2      	lsls	r2, r2, #3
 8005b02:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b04:	2327      	movs	r3, #39	; 0x27
 8005b06:	18fb      	adds	r3, r7, r3
 8005b08:	2201      	movs	r2, #1
 8005b0a:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005b0c:	69ba      	ldr	r2, [r7, #24]
 8005b0e:	2380      	movs	r3, #128	; 0x80
 8005b10:	009b      	lsls	r3, r3, #2
 8005b12:	4013      	ands	r3, r2
 8005b14:	d00c      	beq.n	8005b30 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005b16:	6a3b      	ldr	r3, [r7, #32]
 8005b18:	2202      	movs	r2, #2
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	2280      	movs	r2, #128	; 0x80
 8005b24:	0092      	lsls	r2, r2, #2
 8005b26:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b28:	2327      	movs	r3, #39	; 0x27
 8005b2a:	18fb      	adds	r3, r7, r3
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8005b30:	2327      	movs	r3, #39	; 0x27
 8005b32:	18fb      	adds	r3, r7, r3
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d01d      	beq.n	8005b76 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	0018      	movs	r0, r3
 8005b3e:	f7ff fda7 	bl	8005690 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	685a      	ldr	r2, [r3, #4]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	490d      	ldr	r1, [pc, #52]	; (8005b84 <I2C_IsErrorOccurred+0x1fc>)
 8005b4e:	400a      	ands	r2, r1
 8005b50:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b56:	6a3b      	ldr	r3, [r7, #32]
 8005b58:	431a      	orrs	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2241      	movs	r2, #65	; 0x41
 8005b62:	2120      	movs	r1, #32
 8005b64:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2242      	movs	r2, #66	; 0x42
 8005b6a:	2100      	movs	r1, #0
 8005b6c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2240      	movs	r2, #64	; 0x40
 8005b72:	2100      	movs	r1, #0
 8005b74:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8005b76:	2327      	movs	r3, #39	; 0x27
 8005b78:	18fb      	adds	r3, r7, r3
 8005b7a:	781b      	ldrb	r3, [r3, #0]
}
 8005b7c:	0018      	movs	r0, r3
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	b00b      	add	sp, #44	; 0x2c
 8005b82:	bd90      	pop	{r4, r7, pc}
 8005b84:	fe00e800 	.word	0xfe00e800

08005b88 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005b88:	b590      	push	{r4, r7, lr}
 8005b8a:	b087      	sub	sp, #28
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	0008      	movs	r0, r1
 8005b92:	0011      	movs	r1, r2
 8005b94:	607b      	str	r3, [r7, #4]
 8005b96:	240a      	movs	r4, #10
 8005b98:	193b      	adds	r3, r7, r4
 8005b9a:	1c02      	adds	r2, r0, #0
 8005b9c:	801a      	strh	r2, [r3, #0]
 8005b9e:	2009      	movs	r0, #9
 8005ba0:	183b      	adds	r3, r7, r0
 8005ba2:	1c0a      	adds	r2, r1, #0
 8005ba4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ba6:	193b      	adds	r3, r7, r4
 8005ba8:	881b      	ldrh	r3, [r3, #0]
 8005baa:	059b      	lsls	r3, r3, #22
 8005bac:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005bae:	183b      	adds	r3, r7, r0
 8005bb0:	781b      	ldrb	r3, [r3, #0]
 8005bb2:	0419      	lsls	r1, r3, #16
 8005bb4:	23ff      	movs	r3, #255	; 0xff
 8005bb6:	041b      	lsls	r3, r3, #16
 8005bb8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005bba:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	005b      	lsls	r3, r3, #1
 8005bc6:	085b      	lsrs	r3, r3, #1
 8005bc8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005bd2:	0d51      	lsrs	r1, r2, #21
 8005bd4:	2280      	movs	r2, #128	; 0x80
 8005bd6:	00d2      	lsls	r2, r2, #3
 8005bd8:	400a      	ands	r2, r1
 8005bda:	4907      	ldr	r1, [pc, #28]	; (8005bf8 <I2C_TransferConfig+0x70>)
 8005bdc:	430a      	orrs	r2, r1
 8005bde:	43d2      	mvns	r2, r2
 8005be0:	401a      	ands	r2, r3
 8005be2:	0011      	movs	r1, r2
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	697a      	ldr	r2, [r7, #20]
 8005bea:	430a      	orrs	r2, r1
 8005bec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005bee:	46c0      	nop			; (mov r8, r8)
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	b007      	add	sp, #28
 8005bf4:	bd90      	pop	{r4, r7, pc}
 8005bf6:	46c0      	nop			; (mov r8, r8)
 8005bf8:	03ff63ff 	.word	0x03ff63ff

08005bfc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b082      	sub	sp, #8
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2241      	movs	r2, #65	; 0x41
 8005c0a:	5c9b      	ldrb	r3, [r3, r2]
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b20      	cmp	r3, #32
 8005c10:	d138      	bne.n	8005c84 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2240      	movs	r2, #64	; 0x40
 8005c16:	5c9b      	ldrb	r3, [r3, r2]
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d101      	bne.n	8005c20 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	e032      	b.n	8005c86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2240      	movs	r2, #64	; 0x40
 8005c24:	2101      	movs	r1, #1
 8005c26:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2241      	movs	r2, #65	; 0x41
 8005c2c:	2124      	movs	r1, #36	; 0x24
 8005c2e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	2101      	movs	r1, #1
 8005c3c:	438a      	bics	r2, r1
 8005c3e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4911      	ldr	r1, [pc, #68]	; (8005c90 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005c4c:	400a      	ands	r2, r1
 8005c4e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6819      	ldr	r1, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	683a      	ldr	r2, [r7, #0]
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	2101      	movs	r1, #1
 8005c6c:	430a      	orrs	r2, r1
 8005c6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2241      	movs	r2, #65	; 0x41
 8005c74:	2120      	movs	r1, #32
 8005c76:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2240      	movs	r2, #64	; 0x40
 8005c7c:	2100      	movs	r1, #0
 8005c7e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005c80:	2300      	movs	r3, #0
 8005c82:	e000      	b.n	8005c86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005c84:	2302      	movs	r3, #2
  }
}
 8005c86:	0018      	movs	r0, r3
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	b002      	add	sp, #8
 8005c8c:	bd80      	pop	{r7, pc}
 8005c8e:	46c0      	nop			; (mov r8, r8)
 8005c90:	ffffefff 	.word	0xffffefff

08005c94 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2241      	movs	r2, #65	; 0x41
 8005ca2:	5c9b      	ldrb	r3, [r3, r2]
 8005ca4:	b2db      	uxtb	r3, r3
 8005ca6:	2b20      	cmp	r3, #32
 8005ca8:	d139      	bne.n	8005d1e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2240      	movs	r2, #64	; 0x40
 8005cae:	5c9b      	ldrb	r3, [r3, r2]
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d101      	bne.n	8005cb8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005cb4:	2302      	movs	r3, #2
 8005cb6:	e033      	b.n	8005d20 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2240      	movs	r2, #64	; 0x40
 8005cbc:	2101      	movs	r1, #1
 8005cbe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2241      	movs	r2, #65	; 0x41
 8005cc4:	2124      	movs	r1, #36	; 0x24
 8005cc6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2101      	movs	r1, #1
 8005cd4:	438a      	bics	r2, r1
 8005cd6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	4a11      	ldr	r2, [pc, #68]	; (8005d28 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	021b      	lsls	r3, r3, #8
 8005cec:	68fa      	ldr	r2, [r7, #12]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68fa      	ldr	r2, [r7, #12]
 8005cf8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	2101      	movs	r1, #1
 8005d06:	430a      	orrs	r2, r1
 8005d08:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2241      	movs	r2, #65	; 0x41
 8005d0e:	2120      	movs	r1, #32
 8005d10:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2240      	movs	r2, #64	; 0x40
 8005d16:	2100      	movs	r1, #0
 8005d18:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	e000      	b.n	8005d20 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d1e:	2302      	movs	r3, #2
  }
}
 8005d20:	0018      	movs	r0, r3
 8005d22:	46bd      	mov	sp, r7
 8005d24:	b004      	add	sp, #16
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	fffff0ff 	.word	0xfffff0ff

08005d2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d2c:	b5b0      	push	{r4, r5, r7, lr}
 8005d2e:	b08a      	sub	sp, #40	; 0x28
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d102      	bne.n	8005d40 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	f000 fb6c 	bl	8006418 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d40:	4bc8      	ldr	r3, [pc, #800]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005d42:	68db      	ldr	r3, [r3, #12]
 8005d44:	220c      	movs	r2, #12
 8005d46:	4013      	ands	r3, r2
 8005d48:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005d4a:	4bc6      	ldr	r3, [pc, #792]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005d4c:	68da      	ldr	r2, [r3, #12]
 8005d4e:	2380      	movs	r3, #128	; 0x80
 8005d50:	025b      	lsls	r3, r3, #9
 8005d52:	4013      	ands	r3, r2
 8005d54:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	d100      	bne.n	8005d62 <HAL_RCC_OscConfig+0x36>
 8005d60:	e07d      	b.n	8005e5e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	2b08      	cmp	r3, #8
 8005d66:	d007      	beq.n	8005d78 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	2b0c      	cmp	r3, #12
 8005d6c:	d112      	bne.n	8005d94 <HAL_RCC_OscConfig+0x68>
 8005d6e:	69ba      	ldr	r2, [r7, #24]
 8005d70:	2380      	movs	r3, #128	; 0x80
 8005d72:	025b      	lsls	r3, r3, #9
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d10d      	bne.n	8005d94 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d78:	4bba      	ldr	r3, [pc, #744]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	2380      	movs	r3, #128	; 0x80
 8005d7e:	029b      	lsls	r3, r3, #10
 8005d80:	4013      	ands	r3, r2
 8005d82:	d100      	bne.n	8005d86 <HAL_RCC_OscConfig+0x5a>
 8005d84:	e06a      	b.n	8005e5c <HAL_RCC_OscConfig+0x130>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d166      	bne.n	8005e5c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	f000 fb42 	bl	8006418 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	685a      	ldr	r2, [r3, #4]
 8005d98:	2380      	movs	r3, #128	; 0x80
 8005d9a:	025b      	lsls	r3, r3, #9
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d107      	bne.n	8005db0 <HAL_RCC_OscConfig+0x84>
 8005da0:	4bb0      	ldr	r3, [pc, #704]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	4baf      	ldr	r3, [pc, #700]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005da6:	2180      	movs	r1, #128	; 0x80
 8005da8:	0249      	lsls	r1, r1, #9
 8005daa:	430a      	orrs	r2, r1
 8005dac:	601a      	str	r2, [r3, #0]
 8005dae:	e027      	b.n	8005e00 <HAL_RCC_OscConfig+0xd4>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	685a      	ldr	r2, [r3, #4]
 8005db4:	23a0      	movs	r3, #160	; 0xa0
 8005db6:	02db      	lsls	r3, r3, #11
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d10e      	bne.n	8005dda <HAL_RCC_OscConfig+0xae>
 8005dbc:	4ba9      	ldr	r3, [pc, #676]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	4ba8      	ldr	r3, [pc, #672]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005dc2:	2180      	movs	r1, #128	; 0x80
 8005dc4:	02c9      	lsls	r1, r1, #11
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	601a      	str	r2, [r3, #0]
 8005dca:	4ba6      	ldr	r3, [pc, #664]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	4ba5      	ldr	r3, [pc, #660]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005dd0:	2180      	movs	r1, #128	; 0x80
 8005dd2:	0249      	lsls	r1, r1, #9
 8005dd4:	430a      	orrs	r2, r1
 8005dd6:	601a      	str	r2, [r3, #0]
 8005dd8:	e012      	b.n	8005e00 <HAL_RCC_OscConfig+0xd4>
 8005dda:	4ba2      	ldr	r3, [pc, #648]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	4ba1      	ldr	r3, [pc, #644]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005de0:	49a1      	ldr	r1, [pc, #644]	; (8006068 <HAL_RCC_OscConfig+0x33c>)
 8005de2:	400a      	ands	r2, r1
 8005de4:	601a      	str	r2, [r3, #0]
 8005de6:	4b9f      	ldr	r3, [pc, #636]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	2380      	movs	r3, #128	; 0x80
 8005dec:	025b      	lsls	r3, r3, #9
 8005dee:	4013      	ands	r3, r2
 8005df0:	60fb      	str	r3, [r7, #12]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	4b9b      	ldr	r3, [pc, #620]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	4b9a      	ldr	r3, [pc, #616]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005dfa:	499c      	ldr	r1, [pc, #624]	; (800606c <HAL_RCC_OscConfig+0x340>)
 8005dfc:	400a      	ands	r2, r1
 8005dfe:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d014      	beq.n	8005e32 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e08:	f7fe f856 	bl	8003eb8 <HAL_GetTick>
 8005e0c:	0003      	movs	r3, r0
 8005e0e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e10:	e008      	b.n	8005e24 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e12:	f7fe f851 	bl	8003eb8 <HAL_GetTick>
 8005e16:	0002      	movs	r2, r0
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	2b64      	cmp	r3, #100	; 0x64
 8005e1e:	d901      	bls.n	8005e24 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	e2f9      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e24:	4b8f      	ldr	r3, [pc, #572]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	2380      	movs	r3, #128	; 0x80
 8005e2a:	029b      	lsls	r3, r3, #10
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	d0f0      	beq.n	8005e12 <HAL_RCC_OscConfig+0xe6>
 8005e30:	e015      	b.n	8005e5e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e32:	f7fe f841 	bl	8003eb8 <HAL_GetTick>
 8005e36:	0003      	movs	r3, r0
 8005e38:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005e3a:	e008      	b.n	8005e4e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e3c:	f7fe f83c 	bl	8003eb8 <HAL_GetTick>
 8005e40:	0002      	movs	r2, r0
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	1ad3      	subs	r3, r2, r3
 8005e46:	2b64      	cmp	r3, #100	; 0x64
 8005e48:	d901      	bls.n	8005e4e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005e4a:	2303      	movs	r3, #3
 8005e4c:	e2e4      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005e4e:	4b85      	ldr	r3, [pc, #532]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	2380      	movs	r3, #128	; 0x80
 8005e54:	029b      	lsls	r3, r3, #10
 8005e56:	4013      	ands	r3, r2
 8005e58:	d1f0      	bne.n	8005e3c <HAL_RCC_OscConfig+0x110>
 8005e5a:	e000      	b.n	8005e5e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e5c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	2202      	movs	r2, #2
 8005e64:	4013      	ands	r3, r2
 8005e66:	d100      	bne.n	8005e6a <HAL_RCC_OscConfig+0x13e>
 8005e68:	e099      	b.n	8005f9e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8005e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e72:	2220      	movs	r2, #32
 8005e74:	4013      	ands	r3, r2
 8005e76:	d009      	beq.n	8005e8c <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8005e78:	4b7a      	ldr	r3, [pc, #488]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	4b79      	ldr	r3, [pc, #484]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005e7e:	2120      	movs	r1, #32
 8005e80:	430a      	orrs	r2, r1
 8005e82:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8005e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e86:	2220      	movs	r2, #32
 8005e88:	4393      	bics	r3, r2
 8005e8a:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005e8c:	69fb      	ldr	r3, [r7, #28]
 8005e8e:	2b04      	cmp	r3, #4
 8005e90:	d005      	beq.n	8005e9e <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	2b0c      	cmp	r3, #12
 8005e96:	d13e      	bne.n	8005f16 <HAL_RCC_OscConfig+0x1ea>
 8005e98:	69bb      	ldr	r3, [r7, #24]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d13b      	bne.n	8005f16 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8005e9e:	4b71      	ldr	r3, [pc, #452]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	2204      	movs	r2, #4
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	d004      	beq.n	8005eb2 <HAL_RCC_OscConfig+0x186>
 8005ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e2b2      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005eb2:	4b6c      	ldr	r3, [pc, #432]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	4a6e      	ldr	r2, [pc, #440]	; (8006070 <HAL_RCC_OscConfig+0x344>)
 8005eb8:	4013      	ands	r3, r2
 8005eba:	0019      	movs	r1, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	691b      	ldr	r3, [r3, #16]
 8005ec0:	021a      	lsls	r2, r3, #8
 8005ec2:	4b68      	ldr	r3, [pc, #416]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005ec4:	430a      	orrs	r2, r1
 8005ec6:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005ec8:	4b66      	ldr	r3, [pc, #408]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2209      	movs	r2, #9
 8005ece:	4393      	bics	r3, r2
 8005ed0:	0019      	movs	r1, r3
 8005ed2:	4b64      	ldr	r3, [pc, #400]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005ed4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ed6:	430a      	orrs	r2, r1
 8005ed8:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005eda:	f000 fbeb 	bl	80066b4 <HAL_RCC_GetSysClockFreq>
 8005ede:	0001      	movs	r1, r0
 8005ee0:	4b60      	ldr	r3, [pc, #384]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	091b      	lsrs	r3, r3, #4
 8005ee6:	220f      	movs	r2, #15
 8005ee8:	4013      	ands	r3, r2
 8005eea:	4a62      	ldr	r2, [pc, #392]	; (8006074 <HAL_RCC_OscConfig+0x348>)
 8005eec:	5cd3      	ldrb	r3, [r2, r3]
 8005eee:	000a      	movs	r2, r1
 8005ef0:	40da      	lsrs	r2, r3
 8005ef2:	4b61      	ldr	r3, [pc, #388]	; (8006078 <HAL_RCC_OscConfig+0x34c>)
 8005ef4:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8005ef6:	4b61      	ldr	r3, [pc, #388]	; (800607c <HAL_RCC_OscConfig+0x350>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	2513      	movs	r5, #19
 8005efc:	197c      	adds	r4, r7, r5
 8005efe:	0018      	movs	r0, r3
 8005f00:	f7fd ff94 	bl	8003e2c <HAL_InitTick>
 8005f04:	0003      	movs	r3, r0
 8005f06:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8005f08:	197b      	adds	r3, r7, r5
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d046      	beq.n	8005f9e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8005f10:	197b      	adds	r3, r7, r5
 8005f12:	781b      	ldrb	r3, [r3, #0]
 8005f14:	e280      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8005f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d027      	beq.n	8005f6c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005f1c:	4b51      	ldr	r3, [pc, #324]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	2209      	movs	r2, #9
 8005f22:	4393      	bics	r3, r2
 8005f24:	0019      	movs	r1, r3
 8005f26:	4b4f      	ldr	r3, [pc, #316]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005f28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f2a:	430a      	orrs	r2, r1
 8005f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f2e:	f7fd ffc3 	bl	8003eb8 <HAL_GetTick>
 8005f32:	0003      	movs	r3, r0
 8005f34:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f36:	e008      	b.n	8005f4a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f38:	f7fd ffbe 	bl	8003eb8 <HAL_GetTick>
 8005f3c:	0002      	movs	r2, r0
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	2b02      	cmp	r3, #2
 8005f44:	d901      	bls.n	8005f4a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e266      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f4a:	4b46      	ldr	r3, [pc, #280]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2204      	movs	r2, #4
 8005f50:	4013      	ands	r3, r2
 8005f52:	d0f1      	beq.n	8005f38 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f54:	4b43      	ldr	r3, [pc, #268]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	4a45      	ldr	r2, [pc, #276]	; (8006070 <HAL_RCC_OscConfig+0x344>)
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	0019      	movs	r1, r3
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	691b      	ldr	r3, [r3, #16]
 8005f62:	021a      	lsls	r2, r3, #8
 8005f64:	4b3f      	ldr	r3, [pc, #252]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005f66:	430a      	orrs	r2, r1
 8005f68:	605a      	str	r2, [r3, #4]
 8005f6a:	e018      	b.n	8005f9e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f6c:	4b3d      	ldr	r3, [pc, #244]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	4b3c      	ldr	r3, [pc, #240]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005f72:	2101      	movs	r1, #1
 8005f74:	438a      	bics	r2, r1
 8005f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f78:	f7fd ff9e 	bl	8003eb8 <HAL_GetTick>
 8005f7c:	0003      	movs	r3, r0
 8005f7e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005f80:	e008      	b.n	8005f94 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f82:	f7fd ff99 	bl	8003eb8 <HAL_GetTick>
 8005f86:	0002      	movs	r2, r0
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	2b02      	cmp	r3, #2
 8005f8e:	d901      	bls.n	8005f94 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8005f90:	2303      	movs	r3, #3
 8005f92:	e241      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005f94:	4b33      	ldr	r3, [pc, #204]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2204      	movs	r2, #4
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	d1f1      	bne.n	8005f82 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2210      	movs	r2, #16
 8005fa4:	4013      	ands	r3, r2
 8005fa6:	d100      	bne.n	8005faa <HAL_RCC_OscConfig+0x27e>
 8005fa8:	e0a1      	b.n	80060ee <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d140      	bne.n	8006032 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005fb0:	4b2c      	ldr	r3, [pc, #176]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	2380      	movs	r3, #128	; 0x80
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	4013      	ands	r3, r2
 8005fba:	d005      	beq.n	8005fc8 <HAL_RCC_OscConfig+0x29c>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	699b      	ldr	r3, [r3, #24]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d101      	bne.n	8005fc8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e227      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005fc8:	4b26      	ldr	r3, [pc, #152]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	4a2c      	ldr	r2, [pc, #176]	; (8006080 <HAL_RCC_OscConfig+0x354>)
 8005fce:	4013      	ands	r3, r2
 8005fd0:	0019      	movs	r1, r3
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6a1a      	ldr	r2, [r3, #32]
 8005fd6:	4b23      	ldr	r3, [pc, #140]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005fd8:	430a      	orrs	r2, r1
 8005fda:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005fdc:	4b21      	ldr	r3, [pc, #132]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	021b      	lsls	r3, r3, #8
 8005fe2:	0a19      	lsrs	r1, r3, #8
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	69db      	ldr	r3, [r3, #28]
 8005fe8:	061a      	lsls	r2, r3, #24
 8005fea:	4b1e      	ldr	r3, [pc, #120]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8005fec:	430a      	orrs	r2, r1
 8005fee:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6a1b      	ldr	r3, [r3, #32]
 8005ff4:	0b5b      	lsrs	r3, r3, #13
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	2280      	movs	r2, #128	; 0x80
 8005ffa:	0212      	lsls	r2, r2, #8
 8005ffc:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005ffe:	4b19      	ldr	r3, [pc, #100]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	091b      	lsrs	r3, r3, #4
 8006004:	210f      	movs	r1, #15
 8006006:	400b      	ands	r3, r1
 8006008:	491a      	ldr	r1, [pc, #104]	; (8006074 <HAL_RCC_OscConfig+0x348>)
 800600a:	5ccb      	ldrb	r3, [r1, r3]
 800600c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800600e:	4b1a      	ldr	r3, [pc, #104]	; (8006078 <HAL_RCC_OscConfig+0x34c>)
 8006010:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8006012:	4b1a      	ldr	r3, [pc, #104]	; (800607c <HAL_RCC_OscConfig+0x350>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	2513      	movs	r5, #19
 8006018:	197c      	adds	r4, r7, r5
 800601a:	0018      	movs	r0, r3
 800601c:	f7fd ff06 	bl	8003e2c <HAL_InitTick>
 8006020:	0003      	movs	r3, r0
 8006022:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8006024:	197b      	adds	r3, r7, r5
 8006026:	781b      	ldrb	r3, [r3, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d060      	beq.n	80060ee <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 800602c:	197b      	adds	r3, r7, r5
 800602e:	781b      	ldrb	r3, [r3, #0]
 8006030:	e1f2      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d03f      	beq.n	80060ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800603a:	4b0a      	ldr	r3, [pc, #40]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	4b09      	ldr	r3, [pc, #36]	; (8006064 <HAL_RCC_OscConfig+0x338>)
 8006040:	2180      	movs	r1, #128	; 0x80
 8006042:	0049      	lsls	r1, r1, #1
 8006044:	430a      	orrs	r2, r1
 8006046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006048:	f7fd ff36 	bl	8003eb8 <HAL_GetTick>
 800604c:	0003      	movs	r3, r0
 800604e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006050:	e018      	b.n	8006084 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006052:	f7fd ff31 	bl	8003eb8 <HAL_GetTick>
 8006056:	0002      	movs	r2, r0
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	1ad3      	subs	r3, r2, r3
 800605c:	2b02      	cmp	r3, #2
 800605e:	d911      	bls.n	8006084 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8006060:	2303      	movs	r3, #3
 8006062:	e1d9      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
 8006064:	40021000 	.word	0x40021000
 8006068:	fffeffff 	.word	0xfffeffff
 800606c:	fffbffff 	.word	0xfffbffff
 8006070:	ffffe0ff 	.word	0xffffe0ff
 8006074:	0800dd70 	.word	0x0800dd70
 8006078:	20000000 	.word	0x20000000
 800607c:	20000004 	.word	0x20000004
 8006080:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006084:	4bc9      	ldr	r3, [pc, #804]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	2380      	movs	r3, #128	; 0x80
 800608a:	009b      	lsls	r3, r3, #2
 800608c:	4013      	ands	r3, r2
 800608e:	d0e0      	beq.n	8006052 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006090:	4bc6      	ldr	r3, [pc, #792]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	4ac6      	ldr	r2, [pc, #792]	; (80063b0 <HAL_RCC_OscConfig+0x684>)
 8006096:	4013      	ands	r3, r2
 8006098:	0019      	movs	r1, r3
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6a1a      	ldr	r2, [r3, #32]
 800609e:	4bc3      	ldr	r3, [pc, #780]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 80060a0:	430a      	orrs	r2, r1
 80060a2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80060a4:	4bc1      	ldr	r3, [pc, #772]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	021b      	lsls	r3, r3, #8
 80060aa:	0a19      	lsrs	r1, r3, #8
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	69db      	ldr	r3, [r3, #28]
 80060b0:	061a      	lsls	r2, r3, #24
 80060b2:	4bbe      	ldr	r3, [pc, #760]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 80060b4:	430a      	orrs	r2, r1
 80060b6:	605a      	str	r2, [r3, #4]
 80060b8:	e019      	b.n	80060ee <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80060ba:	4bbc      	ldr	r3, [pc, #752]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	4bbb      	ldr	r3, [pc, #748]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 80060c0:	49bc      	ldr	r1, [pc, #752]	; (80063b4 <HAL_RCC_OscConfig+0x688>)
 80060c2:	400a      	ands	r2, r1
 80060c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060c6:	f7fd fef7 	bl	8003eb8 <HAL_GetTick>
 80060ca:	0003      	movs	r3, r0
 80060cc:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80060ce:	e008      	b.n	80060e2 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80060d0:	f7fd fef2 	bl	8003eb8 <HAL_GetTick>
 80060d4:	0002      	movs	r2, r0
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d901      	bls.n	80060e2 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e19a      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80060e2:	4bb2      	ldr	r3, [pc, #712]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	2380      	movs	r3, #128	; 0x80
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	4013      	ands	r3, r2
 80060ec:	d1f0      	bne.n	80060d0 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	2208      	movs	r2, #8
 80060f4:	4013      	ands	r3, r2
 80060f6:	d036      	beq.n	8006166 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	695b      	ldr	r3, [r3, #20]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d019      	beq.n	8006134 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006100:	4baa      	ldr	r3, [pc, #680]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006102:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006104:	4ba9      	ldr	r3, [pc, #676]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006106:	2101      	movs	r1, #1
 8006108:	430a      	orrs	r2, r1
 800610a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800610c:	f7fd fed4 	bl	8003eb8 <HAL_GetTick>
 8006110:	0003      	movs	r3, r0
 8006112:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006114:	e008      	b.n	8006128 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006116:	f7fd fecf 	bl	8003eb8 <HAL_GetTick>
 800611a:	0002      	movs	r2, r0
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	1ad3      	subs	r3, r2, r3
 8006120:	2b02      	cmp	r3, #2
 8006122:	d901      	bls.n	8006128 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8006124:	2303      	movs	r3, #3
 8006126:	e177      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006128:	4ba0      	ldr	r3, [pc, #640]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 800612a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800612c:	2202      	movs	r2, #2
 800612e:	4013      	ands	r3, r2
 8006130:	d0f1      	beq.n	8006116 <HAL_RCC_OscConfig+0x3ea>
 8006132:	e018      	b.n	8006166 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006134:	4b9d      	ldr	r3, [pc, #628]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006136:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006138:	4b9c      	ldr	r3, [pc, #624]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 800613a:	2101      	movs	r1, #1
 800613c:	438a      	bics	r2, r1
 800613e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006140:	f7fd feba 	bl	8003eb8 <HAL_GetTick>
 8006144:	0003      	movs	r3, r0
 8006146:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006148:	e008      	b.n	800615c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800614a:	f7fd feb5 	bl	8003eb8 <HAL_GetTick>
 800614e:	0002      	movs	r2, r0
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	1ad3      	subs	r3, r2, r3
 8006154:	2b02      	cmp	r3, #2
 8006156:	d901      	bls.n	800615c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8006158:	2303      	movs	r3, #3
 800615a:	e15d      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800615c:	4b93      	ldr	r3, [pc, #588]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 800615e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006160:	2202      	movs	r2, #2
 8006162:	4013      	ands	r3, r2
 8006164:	d1f1      	bne.n	800614a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	2204      	movs	r2, #4
 800616c:	4013      	ands	r3, r2
 800616e:	d100      	bne.n	8006172 <HAL_RCC_OscConfig+0x446>
 8006170:	e0ae      	b.n	80062d0 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006172:	2023      	movs	r0, #35	; 0x23
 8006174:	183b      	adds	r3, r7, r0
 8006176:	2200      	movs	r2, #0
 8006178:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800617a:	4b8c      	ldr	r3, [pc, #560]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 800617c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800617e:	2380      	movs	r3, #128	; 0x80
 8006180:	055b      	lsls	r3, r3, #21
 8006182:	4013      	ands	r3, r2
 8006184:	d109      	bne.n	800619a <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006186:	4b89      	ldr	r3, [pc, #548]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006188:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800618a:	4b88      	ldr	r3, [pc, #544]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 800618c:	2180      	movs	r1, #128	; 0x80
 800618e:	0549      	lsls	r1, r1, #21
 8006190:	430a      	orrs	r2, r1
 8006192:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8006194:	183b      	adds	r3, r7, r0
 8006196:	2201      	movs	r2, #1
 8006198:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800619a:	4b87      	ldr	r3, [pc, #540]	; (80063b8 <HAL_RCC_OscConfig+0x68c>)
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	2380      	movs	r3, #128	; 0x80
 80061a0:	005b      	lsls	r3, r3, #1
 80061a2:	4013      	ands	r3, r2
 80061a4:	d11a      	bne.n	80061dc <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061a6:	4b84      	ldr	r3, [pc, #528]	; (80063b8 <HAL_RCC_OscConfig+0x68c>)
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	4b83      	ldr	r3, [pc, #524]	; (80063b8 <HAL_RCC_OscConfig+0x68c>)
 80061ac:	2180      	movs	r1, #128	; 0x80
 80061ae:	0049      	lsls	r1, r1, #1
 80061b0:	430a      	orrs	r2, r1
 80061b2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061b4:	f7fd fe80 	bl	8003eb8 <HAL_GetTick>
 80061b8:	0003      	movs	r3, r0
 80061ba:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061bc:	e008      	b.n	80061d0 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061be:	f7fd fe7b 	bl	8003eb8 <HAL_GetTick>
 80061c2:	0002      	movs	r2, r0
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	1ad3      	subs	r3, r2, r3
 80061c8:	2b64      	cmp	r3, #100	; 0x64
 80061ca:	d901      	bls.n	80061d0 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e123      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061d0:	4b79      	ldr	r3, [pc, #484]	; (80063b8 <HAL_RCC_OscConfig+0x68c>)
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	2380      	movs	r3, #128	; 0x80
 80061d6:	005b      	lsls	r3, r3, #1
 80061d8:	4013      	ands	r3, r2
 80061da:	d0f0      	beq.n	80061be <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	689a      	ldr	r2, [r3, #8]
 80061e0:	2380      	movs	r3, #128	; 0x80
 80061e2:	005b      	lsls	r3, r3, #1
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d107      	bne.n	80061f8 <HAL_RCC_OscConfig+0x4cc>
 80061e8:	4b70      	ldr	r3, [pc, #448]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 80061ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80061ec:	4b6f      	ldr	r3, [pc, #444]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 80061ee:	2180      	movs	r1, #128	; 0x80
 80061f0:	0049      	lsls	r1, r1, #1
 80061f2:	430a      	orrs	r2, r1
 80061f4:	651a      	str	r2, [r3, #80]	; 0x50
 80061f6:	e031      	b.n	800625c <HAL_RCC_OscConfig+0x530>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d10c      	bne.n	800621a <HAL_RCC_OscConfig+0x4ee>
 8006200:	4b6a      	ldr	r3, [pc, #424]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006202:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006204:	4b69      	ldr	r3, [pc, #420]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006206:	496b      	ldr	r1, [pc, #428]	; (80063b4 <HAL_RCC_OscConfig+0x688>)
 8006208:	400a      	ands	r2, r1
 800620a:	651a      	str	r2, [r3, #80]	; 0x50
 800620c:	4b67      	ldr	r3, [pc, #412]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 800620e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006210:	4b66      	ldr	r3, [pc, #408]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006212:	496a      	ldr	r1, [pc, #424]	; (80063bc <HAL_RCC_OscConfig+0x690>)
 8006214:	400a      	ands	r2, r1
 8006216:	651a      	str	r2, [r3, #80]	; 0x50
 8006218:	e020      	b.n	800625c <HAL_RCC_OscConfig+0x530>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	689a      	ldr	r2, [r3, #8]
 800621e:	23a0      	movs	r3, #160	; 0xa0
 8006220:	00db      	lsls	r3, r3, #3
 8006222:	429a      	cmp	r2, r3
 8006224:	d10e      	bne.n	8006244 <HAL_RCC_OscConfig+0x518>
 8006226:	4b61      	ldr	r3, [pc, #388]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006228:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800622a:	4b60      	ldr	r3, [pc, #384]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 800622c:	2180      	movs	r1, #128	; 0x80
 800622e:	00c9      	lsls	r1, r1, #3
 8006230:	430a      	orrs	r2, r1
 8006232:	651a      	str	r2, [r3, #80]	; 0x50
 8006234:	4b5d      	ldr	r3, [pc, #372]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006236:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006238:	4b5c      	ldr	r3, [pc, #368]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 800623a:	2180      	movs	r1, #128	; 0x80
 800623c:	0049      	lsls	r1, r1, #1
 800623e:	430a      	orrs	r2, r1
 8006240:	651a      	str	r2, [r3, #80]	; 0x50
 8006242:	e00b      	b.n	800625c <HAL_RCC_OscConfig+0x530>
 8006244:	4b59      	ldr	r3, [pc, #356]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006246:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006248:	4b58      	ldr	r3, [pc, #352]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 800624a:	495a      	ldr	r1, [pc, #360]	; (80063b4 <HAL_RCC_OscConfig+0x688>)
 800624c:	400a      	ands	r2, r1
 800624e:	651a      	str	r2, [r3, #80]	; 0x50
 8006250:	4b56      	ldr	r3, [pc, #344]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006252:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006254:	4b55      	ldr	r3, [pc, #340]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006256:	4959      	ldr	r1, [pc, #356]	; (80063bc <HAL_RCC_OscConfig+0x690>)
 8006258:	400a      	ands	r2, r1
 800625a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d015      	beq.n	8006290 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006264:	f7fd fe28 	bl	8003eb8 <HAL_GetTick>
 8006268:	0003      	movs	r3, r0
 800626a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800626c:	e009      	b.n	8006282 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800626e:	f7fd fe23 	bl	8003eb8 <HAL_GetTick>
 8006272:	0002      	movs	r2, r0
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	4a51      	ldr	r2, [pc, #324]	; (80063c0 <HAL_RCC_OscConfig+0x694>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d901      	bls.n	8006282 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 800627e:	2303      	movs	r3, #3
 8006280:	e0ca      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006282:	4b4a      	ldr	r3, [pc, #296]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006284:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006286:	2380      	movs	r3, #128	; 0x80
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	4013      	ands	r3, r2
 800628c:	d0ef      	beq.n	800626e <HAL_RCC_OscConfig+0x542>
 800628e:	e014      	b.n	80062ba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006290:	f7fd fe12 	bl	8003eb8 <HAL_GetTick>
 8006294:	0003      	movs	r3, r0
 8006296:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006298:	e009      	b.n	80062ae <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800629a:	f7fd fe0d 	bl	8003eb8 <HAL_GetTick>
 800629e:	0002      	movs	r2, r0
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	4a46      	ldr	r2, [pc, #280]	; (80063c0 <HAL_RCC_OscConfig+0x694>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d901      	bls.n	80062ae <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	e0b4      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80062ae:	4b3f      	ldr	r3, [pc, #252]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 80062b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80062b2:	2380      	movs	r3, #128	; 0x80
 80062b4:	009b      	lsls	r3, r3, #2
 80062b6:	4013      	ands	r3, r2
 80062b8:	d1ef      	bne.n	800629a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80062ba:	2323      	movs	r3, #35	; 0x23
 80062bc:	18fb      	adds	r3, r7, r3
 80062be:	781b      	ldrb	r3, [r3, #0]
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d105      	bne.n	80062d0 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062c4:	4b39      	ldr	r3, [pc, #228]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 80062c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062c8:	4b38      	ldr	r3, [pc, #224]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 80062ca:	493e      	ldr	r1, [pc, #248]	; (80063c4 <HAL_RCC_OscConfig+0x698>)
 80062cc:	400a      	ands	r2, r1
 80062ce:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d100      	bne.n	80062da <HAL_RCC_OscConfig+0x5ae>
 80062d8:	e09d      	b.n	8006416 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	2b0c      	cmp	r3, #12
 80062de:	d100      	bne.n	80062e2 <HAL_RCC_OscConfig+0x5b6>
 80062e0:	e076      	b.n	80063d0 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e6:	2b02      	cmp	r3, #2
 80062e8:	d145      	bne.n	8006376 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062ea:	4b30      	ldr	r3, [pc, #192]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	4b2f      	ldr	r3, [pc, #188]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 80062f0:	4935      	ldr	r1, [pc, #212]	; (80063c8 <HAL_RCC_OscConfig+0x69c>)
 80062f2:	400a      	ands	r2, r1
 80062f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062f6:	f7fd fddf 	bl	8003eb8 <HAL_GetTick>
 80062fa:	0003      	movs	r3, r0
 80062fc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80062fe:	e008      	b.n	8006312 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006300:	f7fd fdda 	bl	8003eb8 <HAL_GetTick>
 8006304:	0002      	movs	r2, r0
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	2b02      	cmp	r3, #2
 800630c:	d901      	bls.n	8006312 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800630e:	2303      	movs	r3, #3
 8006310:	e082      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006312:	4b26      	ldr	r3, [pc, #152]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	2380      	movs	r3, #128	; 0x80
 8006318:	049b      	lsls	r3, r3, #18
 800631a:	4013      	ands	r3, r2
 800631c:	d1f0      	bne.n	8006300 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800631e:	4b23      	ldr	r3, [pc, #140]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	4a2a      	ldr	r2, [pc, #168]	; (80063cc <HAL_RCC_OscConfig+0x6a0>)
 8006324:	4013      	ands	r3, r2
 8006326:	0019      	movs	r1, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006330:	431a      	orrs	r2, r3
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006336:	431a      	orrs	r2, r3
 8006338:	4b1c      	ldr	r3, [pc, #112]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 800633a:	430a      	orrs	r2, r1
 800633c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800633e:	4b1b      	ldr	r3, [pc, #108]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	4b1a      	ldr	r3, [pc, #104]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006344:	2180      	movs	r1, #128	; 0x80
 8006346:	0449      	lsls	r1, r1, #17
 8006348:	430a      	orrs	r2, r1
 800634a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800634c:	f7fd fdb4 	bl	8003eb8 <HAL_GetTick>
 8006350:	0003      	movs	r3, r0
 8006352:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006354:	e008      	b.n	8006368 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006356:	f7fd fdaf 	bl	8003eb8 <HAL_GetTick>
 800635a:	0002      	movs	r2, r0
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	1ad3      	subs	r3, r2, r3
 8006360:	2b02      	cmp	r3, #2
 8006362:	d901      	bls.n	8006368 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8006364:	2303      	movs	r3, #3
 8006366:	e057      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006368:	4b10      	ldr	r3, [pc, #64]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	2380      	movs	r3, #128	; 0x80
 800636e:	049b      	lsls	r3, r3, #18
 8006370:	4013      	ands	r3, r2
 8006372:	d0f0      	beq.n	8006356 <HAL_RCC_OscConfig+0x62a>
 8006374:	e04f      	b.n	8006416 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006376:	4b0d      	ldr	r3, [pc, #52]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	4b0c      	ldr	r3, [pc, #48]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 800637c:	4912      	ldr	r1, [pc, #72]	; (80063c8 <HAL_RCC_OscConfig+0x69c>)
 800637e:	400a      	ands	r2, r1
 8006380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006382:	f7fd fd99 	bl	8003eb8 <HAL_GetTick>
 8006386:	0003      	movs	r3, r0
 8006388:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800638a:	e008      	b.n	800639e <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800638c:	f7fd fd94 	bl	8003eb8 <HAL_GetTick>
 8006390:	0002      	movs	r2, r0
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	1ad3      	subs	r3, r2, r3
 8006396:	2b02      	cmp	r3, #2
 8006398:	d901      	bls.n	800639e <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800639a:	2303      	movs	r3, #3
 800639c:	e03c      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800639e:	4b03      	ldr	r3, [pc, #12]	; (80063ac <HAL_RCC_OscConfig+0x680>)
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	2380      	movs	r3, #128	; 0x80
 80063a4:	049b      	lsls	r3, r3, #18
 80063a6:	4013      	ands	r3, r2
 80063a8:	d1f0      	bne.n	800638c <HAL_RCC_OscConfig+0x660>
 80063aa:	e034      	b.n	8006416 <HAL_RCC_OscConfig+0x6ea>
 80063ac:	40021000 	.word	0x40021000
 80063b0:	ffff1fff 	.word	0xffff1fff
 80063b4:	fffffeff 	.word	0xfffffeff
 80063b8:	40007000 	.word	0x40007000
 80063bc:	fffffbff 	.word	0xfffffbff
 80063c0:	00001388 	.word	0x00001388
 80063c4:	efffffff 	.word	0xefffffff
 80063c8:	feffffff 	.word	0xfeffffff
 80063cc:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d101      	bne.n	80063dc <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	e01d      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80063dc:	4b10      	ldr	r3, [pc, #64]	; (8006420 <HAL_RCC_OscConfig+0x6f4>)
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063e2:	69ba      	ldr	r2, [r7, #24]
 80063e4:	2380      	movs	r3, #128	; 0x80
 80063e6:	025b      	lsls	r3, r3, #9
 80063e8:	401a      	ands	r2, r3
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d10f      	bne.n	8006412 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80063f2:	69ba      	ldr	r2, [r7, #24]
 80063f4:	23f0      	movs	r3, #240	; 0xf0
 80063f6:	039b      	lsls	r3, r3, #14
 80063f8:	401a      	ands	r2, r3
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063fe:	429a      	cmp	r2, r3
 8006400:	d107      	bne.n	8006412 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8006402:	69ba      	ldr	r2, [r7, #24]
 8006404:	23c0      	movs	r3, #192	; 0xc0
 8006406:	041b      	lsls	r3, r3, #16
 8006408:	401a      	ands	r2, r3
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800640e:	429a      	cmp	r2, r3
 8006410:	d001      	beq.n	8006416 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e000      	b.n	8006418 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8006416:	2300      	movs	r3, #0
}
 8006418:	0018      	movs	r0, r3
 800641a:	46bd      	mov	sp, r7
 800641c:	b00a      	add	sp, #40	; 0x28
 800641e:	bdb0      	pop	{r4, r5, r7, pc}
 8006420:	40021000 	.word	0x40021000

08006424 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006424:	b5b0      	push	{r4, r5, r7, lr}
 8006426:	b084      	sub	sp, #16
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d101      	bne.n	8006438 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e128      	b.n	800668a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006438:	4b96      	ldr	r3, [pc, #600]	; (8006694 <HAL_RCC_ClockConfig+0x270>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2201      	movs	r2, #1
 800643e:	4013      	ands	r3, r2
 8006440:	683a      	ldr	r2, [r7, #0]
 8006442:	429a      	cmp	r2, r3
 8006444:	d91e      	bls.n	8006484 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006446:	4b93      	ldr	r3, [pc, #588]	; (8006694 <HAL_RCC_ClockConfig+0x270>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2201      	movs	r2, #1
 800644c:	4393      	bics	r3, r2
 800644e:	0019      	movs	r1, r3
 8006450:	4b90      	ldr	r3, [pc, #576]	; (8006694 <HAL_RCC_ClockConfig+0x270>)
 8006452:	683a      	ldr	r2, [r7, #0]
 8006454:	430a      	orrs	r2, r1
 8006456:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006458:	f7fd fd2e 	bl	8003eb8 <HAL_GetTick>
 800645c:	0003      	movs	r3, r0
 800645e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006460:	e009      	b.n	8006476 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006462:	f7fd fd29 	bl	8003eb8 <HAL_GetTick>
 8006466:	0002      	movs	r2, r0
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	1ad3      	subs	r3, r2, r3
 800646c:	4a8a      	ldr	r2, [pc, #552]	; (8006698 <HAL_RCC_ClockConfig+0x274>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d901      	bls.n	8006476 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006472:	2303      	movs	r3, #3
 8006474:	e109      	b.n	800668a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006476:	4b87      	ldr	r3, [pc, #540]	; (8006694 <HAL_RCC_ClockConfig+0x270>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	2201      	movs	r2, #1
 800647c:	4013      	ands	r3, r2
 800647e:	683a      	ldr	r2, [r7, #0]
 8006480:	429a      	cmp	r2, r3
 8006482:	d1ee      	bne.n	8006462 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	2202      	movs	r2, #2
 800648a:	4013      	ands	r3, r2
 800648c:	d009      	beq.n	80064a2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800648e:	4b83      	ldr	r3, [pc, #524]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	22f0      	movs	r2, #240	; 0xf0
 8006494:	4393      	bics	r3, r2
 8006496:	0019      	movs	r1, r3
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	689a      	ldr	r2, [r3, #8]
 800649c:	4b7f      	ldr	r3, [pc, #508]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 800649e:	430a      	orrs	r2, r1
 80064a0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2201      	movs	r2, #1
 80064a8:	4013      	ands	r3, r2
 80064aa:	d100      	bne.n	80064ae <HAL_RCC_ClockConfig+0x8a>
 80064ac:	e089      	b.n	80065c2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d107      	bne.n	80064c6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80064b6:	4b79      	ldr	r3, [pc, #484]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	2380      	movs	r3, #128	; 0x80
 80064bc:	029b      	lsls	r3, r3, #10
 80064be:	4013      	ands	r3, r2
 80064c0:	d120      	bne.n	8006504 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e0e1      	b.n	800668a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	2b03      	cmp	r3, #3
 80064cc:	d107      	bne.n	80064de <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80064ce:	4b73      	ldr	r3, [pc, #460]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	2380      	movs	r3, #128	; 0x80
 80064d4:	049b      	lsls	r3, r3, #18
 80064d6:	4013      	ands	r3, r2
 80064d8:	d114      	bne.n	8006504 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e0d5      	b.n	800668a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d106      	bne.n	80064f4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80064e6:	4b6d      	ldr	r3, [pc, #436]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	2204      	movs	r2, #4
 80064ec:	4013      	ands	r3, r2
 80064ee:	d109      	bne.n	8006504 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	e0ca      	b.n	800668a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80064f4:	4b69      	ldr	r3, [pc, #420]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	2380      	movs	r3, #128	; 0x80
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	4013      	ands	r3, r2
 80064fe:	d101      	bne.n	8006504 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e0c2      	b.n	800668a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006504:	4b65      	ldr	r3, [pc, #404]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 8006506:	68db      	ldr	r3, [r3, #12]
 8006508:	2203      	movs	r2, #3
 800650a:	4393      	bics	r3, r2
 800650c:	0019      	movs	r1, r3
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	685a      	ldr	r2, [r3, #4]
 8006512:	4b62      	ldr	r3, [pc, #392]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 8006514:	430a      	orrs	r2, r1
 8006516:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006518:	f7fd fcce 	bl	8003eb8 <HAL_GetTick>
 800651c:	0003      	movs	r3, r0
 800651e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	2b02      	cmp	r3, #2
 8006526:	d111      	bne.n	800654c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006528:	e009      	b.n	800653e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800652a:	f7fd fcc5 	bl	8003eb8 <HAL_GetTick>
 800652e:	0002      	movs	r2, r0
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	1ad3      	subs	r3, r2, r3
 8006534:	4a58      	ldr	r2, [pc, #352]	; (8006698 <HAL_RCC_ClockConfig+0x274>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d901      	bls.n	800653e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800653a:	2303      	movs	r3, #3
 800653c:	e0a5      	b.n	800668a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800653e:	4b57      	ldr	r3, [pc, #348]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	220c      	movs	r2, #12
 8006544:	4013      	ands	r3, r2
 8006546:	2b08      	cmp	r3, #8
 8006548:	d1ef      	bne.n	800652a <HAL_RCC_ClockConfig+0x106>
 800654a:	e03a      	b.n	80065c2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	2b03      	cmp	r3, #3
 8006552:	d111      	bne.n	8006578 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006554:	e009      	b.n	800656a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006556:	f7fd fcaf 	bl	8003eb8 <HAL_GetTick>
 800655a:	0002      	movs	r2, r0
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	1ad3      	subs	r3, r2, r3
 8006560:	4a4d      	ldr	r2, [pc, #308]	; (8006698 <HAL_RCC_ClockConfig+0x274>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d901      	bls.n	800656a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8006566:	2303      	movs	r3, #3
 8006568:	e08f      	b.n	800668a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800656a:	4b4c      	ldr	r3, [pc, #304]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	220c      	movs	r2, #12
 8006570:	4013      	ands	r3, r2
 8006572:	2b0c      	cmp	r3, #12
 8006574:	d1ef      	bne.n	8006556 <HAL_RCC_ClockConfig+0x132>
 8006576:	e024      	b.n	80065c2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	2b01      	cmp	r3, #1
 800657e:	d11b      	bne.n	80065b8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006580:	e009      	b.n	8006596 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006582:	f7fd fc99 	bl	8003eb8 <HAL_GetTick>
 8006586:	0002      	movs	r2, r0
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	1ad3      	subs	r3, r2, r3
 800658c:	4a42      	ldr	r2, [pc, #264]	; (8006698 <HAL_RCC_ClockConfig+0x274>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d901      	bls.n	8006596 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8006592:	2303      	movs	r3, #3
 8006594:	e079      	b.n	800668a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006596:	4b41      	ldr	r3, [pc, #260]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	220c      	movs	r2, #12
 800659c:	4013      	ands	r3, r2
 800659e:	2b04      	cmp	r3, #4
 80065a0:	d1ef      	bne.n	8006582 <HAL_RCC_ClockConfig+0x15e>
 80065a2:	e00e      	b.n	80065c2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065a4:	f7fd fc88 	bl	8003eb8 <HAL_GetTick>
 80065a8:	0002      	movs	r2, r0
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	1ad3      	subs	r3, r2, r3
 80065ae:	4a3a      	ldr	r2, [pc, #232]	; (8006698 <HAL_RCC_ClockConfig+0x274>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d901      	bls.n	80065b8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80065b4:	2303      	movs	r3, #3
 80065b6:	e068      	b.n	800668a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80065b8:	4b38      	ldr	r3, [pc, #224]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	220c      	movs	r2, #12
 80065be:	4013      	ands	r3, r2
 80065c0:	d1f0      	bne.n	80065a4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80065c2:	4b34      	ldr	r3, [pc, #208]	; (8006694 <HAL_RCC_ClockConfig+0x270>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2201      	movs	r2, #1
 80065c8:	4013      	ands	r3, r2
 80065ca:	683a      	ldr	r2, [r7, #0]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d21e      	bcs.n	800660e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065d0:	4b30      	ldr	r3, [pc, #192]	; (8006694 <HAL_RCC_ClockConfig+0x270>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	2201      	movs	r2, #1
 80065d6:	4393      	bics	r3, r2
 80065d8:	0019      	movs	r1, r3
 80065da:	4b2e      	ldr	r3, [pc, #184]	; (8006694 <HAL_RCC_ClockConfig+0x270>)
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80065e2:	f7fd fc69 	bl	8003eb8 <HAL_GetTick>
 80065e6:	0003      	movs	r3, r0
 80065e8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065ea:	e009      	b.n	8006600 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065ec:	f7fd fc64 	bl	8003eb8 <HAL_GetTick>
 80065f0:	0002      	movs	r2, r0
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	1ad3      	subs	r3, r2, r3
 80065f6:	4a28      	ldr	r2, [pc, #160]	; (8006698 <HAL_RCC_ClockConfig+0x274>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d901      	bls.n	8006600 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80065fc:	2303      	movs	r3, #3
 80065fe:	e044      	b.n	800668a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006600:	4b24      	ldr	r3, [pc, #144]	; (8006694 <HAL_RCC_ClockConfig+0x270>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	2201      	movs	r2, #1
 8006606:	4013      	ands	r3, r2
 8006608:	683a      	ldr	r2, [r7, #0]
 800660a:	429a      	cmp	r2, r3
 800660c:	d1ee      	bne.n	80065ec <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	2204      	movs	r2, #4
 8006614:	4013      	ands	r3, r2
 8006616:	d009      	beq.n	800662c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006618:	4b20      	ldr	r3, [pc, #128]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	4a20      	ldr	r2, [pc, #128]	; (80066a0 <HAL_RCC_ClockConfig+0x27c>)
 800661e:	4013      	ands	r3, r2
 8006620:	0019      	movs	r1, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	68da      	ldr	r2, [r3, #12]
 8006626:	4b1d      	ldr	r3, [pc, #116]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 8006628:	430a      	orrs	r2, r1
 800662a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2208      	movs	r2, #8
 8006632:	4013      	ands	r3, r2
 8006634:	d00a      	beq.n	800664c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006636:	4b19      	ldr	r3, [pc, #100]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	4a1a      	ldr	r2, [pc, #104]	; (80066a4 <HAL_RCC_ClockConfig+0x280>)
 800663c:	4013      	ands	r3, r2
 800663e:	0019      	movs	r1, r3
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	691b      	ldr	r3, [r3, #16]
 8006644:	00da      	lsls	r2, r3, #3
 8006646:	4b15      	ldr	r3, [pc, #84]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 8006648:	430a      	orrs	r2, r1
 800664a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800664c:	f000 f832 	bl	80066b4 <HAL_RCC_GetSysClockFreq>
 8006650:	0001      	movs	r1, r0
 8006652:	4b12      	ldr	r3, [pc, #72]	; (800669c <HAL_RCC_ClockConfig+0x278>)
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	091b      	lsrs	r3, r3, #4
 8006658:	220f      	movs	r2, #15
 800665a:	4013      	ands	r3, r2
 800665c:	4a12      	ldr	r2, [pc, #72]	; (80066a8 <HAL_RCC_ClockConfig+0x284>)
 800665e:	5cd3      	ldrb	r3, [r2, r3]
 8006660:	000a      	movs	r2, r1
 8006662:	40da      	lsrs	r2, r3
 8006664:	4b11      	ldr	r3, [pc, #68]	; (80066ac <HAL_RCC_ClockConfig+0x288>)
 8006666:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006668:	4b11      	ldr	r3, [pc, #68]	; (80066b0 <HAL_RCC_ClockConfig+0x28c>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	250b      	movs	r5, #11
 800666e:	197c      	adds	r4, r7, r5
 8006670:	0018      	movs	r0, r3
 8006672:	f7fd fbdb 	bl	8003e2c <HAL_InitTick>
 8006676:	0003      	movs	r3, r0
 8006678:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800667a:	197b      	adds	r3, r7, r5
 800667c:	781b      	ldrb	r3, [r3, #0]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d002      	beq.n	8006688 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8006682:	197b      	adds	r3, r7, r5
 8006684:	781b      	ldrb	r3, [r3, #0]
 8006686:	e000      	b.n	800668a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8006688:	2300      	movs	r3, #0
}
 800668a:	0018      	movs	r0, r3
 800668c:	46bd      	mov	sp, r7
 800668e:	b004      	add	sp, #16
 8006690:	bdb0      	pop	{r4, r5, r7, pc}
 8006692:	46c0      	nop			; (mov r8, r8)
 8006694:	40022000 	.word	0x40022000
 8006698:	00001388 	.word	0x00001388
 800669c:	40021000 	.word	0x40021000
 80066a0:	fffff8ff 	.word	0xfffff8ff
 80066a4:	ffffc7ff 	.word	0xffffc7ff
 80066a8:	0800dd70 	.word	0x0800dd70
 80066ac:	20000000 	.word	0x20000000
 80066b0:	20000004 	.word	0x20000004

080066b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80066b4:	b5b0      	push	{r4, r5, r7, lr}
 80066b6:	b08e      	sub	sp, #56	; 0x38
 80066b8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80066ba:	4b4c      	ldr	r3, [pc, #304]	; (80067ec <HAL_RCC_GetSysClockFreq+0x138>)
 80066bc:	68db      	ldr	r3, [r3, #12]
 80066be:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80066c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066c2:	230c      	movs	r3, #12
 80066c4:	4013      	ands	r3, r2
 80066c6:	2b0c      	cmp	r3, #12
 80066c8:	d014      	beq.n	80066f4 <HAL_RCC_GetSysClockFreq+0x40>
 80066ca:	d900      	bls.n	80066ce <HAL_RCC_GetSysClockFreq+0x1a>
 80066cc:	e07b      	b.n	80067c6 <HAL_RCC_GetSysClockFreq+0x112>
 80066ce:	2b04      	cmp	r3, #4
 80066d0:	d002      	beq.n	80066d8 <HAL_RCC_GetSysClockFreq+0x24>
 80066d2:	2b08      	cmp	r3, #8
 80066d4:	d00b      	beq.n	80066ee <HAL_RCC_GetSysClockFreq+0x3a>
 80066d6:	e076      	b.n	80067c6 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80066d8:	4b44      	ldr	r3, [pc, #272]	; (80067ec <HAL_RCC_GetSysClockFreq+0x138>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2210      	movs	r2, #16
 80066de:	4013      	ands	r3, r2
 80066e0:	d002      	beq.n	80066e8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80066e2:	4b43      	ldr	r3, [pc, #268]	; (80067f0 <HAL_RCC_GetSysClockFreq+0x13c>)
 80066e4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80066e6:	e07c      	b.n	80067e2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80066e8:	4b42      	ldr	r3, [pc, #264]	; (80067f4 <HAL_RCC_GetSysClockFreq+0x140>)
 80066ea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80066ec:	e079      	b.n	80067e2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80066ee:	4b42      	ldr	r3, [pc, #264]	; (80067f8 <HAL_RCC_GetSysClockFreq+0x144>)
 80066f0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80066f2:	e076      	b.n	80067e2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80066f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066f6:	0c9a      	lsrs	r2, r3, #18
 80066f8:	230f      	movs	r3, #15
 80066fa:	401a      	ands	r2, r3
 80066fc:	4b3f      	ldr	r3, [pc, #252]	; (80067fc <HAL_RCC_GetSysClockFreq+0x148>)
 80066fe:	5c9b      	ldrb	r3, [r3, r2]
 8006700:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8006702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006704:	0d9a      	lsrs	r2, r3, #22
 8006706:	2303      	movs	r3, #3
 8006708:	4013      	ands	r3, r2
 800670a:	3301      	adds	r3, #1
 800670c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800670e:	4b37      	ldr	r3, [pc, #220]	; (80067ec <HAL_RCC_GetSysClockFreq+0x138>)
 8006710:	68da      	ldr	r2, [r3, #12]
 8006712:	2380      	movs	r3, #128	; 0x80
 8006714:	025b      	lsls	r3, r3, #9
 8006716:	4013      	ands	r3, r2
 8006718:	d01a      	beq.n	8006750 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800671a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800671c:	61bb      	str	r3, [r7, #24]
 800671e:	2300      	movs	r3, #0
 8006720:	61fb      	str	r3, [r7, #28]
 8006722:	4a35      	ldr	r2, [pc, #212]	; (80067f8 <HAL_RCC_GetSysClockFreq+0x144>)
 8006724:	2300      	movs	r3, #0
 8006726:	69b8      	ldr	r0, [r7, #24]
 8006728:	69f9      	ldr	r1, [r7, #28]
 800672a:	f7f9 fedd 	bl	80004e8 <__aeabi_lmul>
 800672e:	0002      	movs	r2, r0
 8006730:	000b      	movs	r3, r1
 8006732:	0010      	movs	r0, r2
 8006734:	0019      	movs	r1, r3
 8006736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006738:	613b      	str	r3, [r7, #16]
 800673a:	2300      	movs	r3, #0
 800673c:	617b      	str	r3, [r7, #20]
 800673e:	693a      	ldr	r2, [r7, #16]
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	f7f9 feb1 	bl	80004a8 <__aeabi_uldivmod>
 8006746:	0002      	movs	r2, r0
 8006748:	000b      	movs	r3, r1
 800674a:	0013      	movs	r3, r2
 800674c:	637b      	str	r3, [r7, #52]	; 0x34
 800674e:	e037      	b.n	80067c0 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006750:	4b26      	ldr	r3, [pc, #152]	; (80067ec <HAL_RCC_GetSysClockFreq+0x138>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	2210      	movs	r2, #16
 8006756:	4013      	ands	r3, r2
 8006758:	d01a      	beq.n	8006790 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800675a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800675c:	60bb      	str	r3, [r7, #8]
 800675e:	2300      	movs	r3, #0
 8006760:	60fb      	str	r3, [r7, #12]
 8006762:	4a23      	ldr	r2, [pc, #140]	; (80067f0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006764:	2300      	movs	r3, #0
 8006766:	68b8      	ldr	r0, [r7, #8]
 8006768:	68f9      	ldr	r1, [r7, #12]
 800676a:	f7f9 febd 	bl	80004e8 <__aeabi_lmul>
 800676e:	0002      	movs	r2, r0
 8006770:	000b      	movs	r3, r1
 8006772:	0010      	movs	r0, r2
 8006774:	0019      	movs	r1, r3
 8006776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006778:	603b      	str	r3, [r7, #0]
 800677a:	2300      	movs	r3, #0
 800677c:	607b      	str	r3, [r7, #4]
 800677e:	683a      	ldr	r2, [r7, #0]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f7f9 fe91 	bl	80004a8 <__aeabi_uldivmod>
 8006786:	0002      	movs	r2, r0
 8006788:	000b      	movs	r3, r1
 800678a:	0013      	movs	r3, r2
 800678c:	637b      	str	r3, [r7, #52]	; 0x34
 800678e:	e017      	b.n	80067c0 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8006790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006792:	0018      	movs	r0, r3
 8006794:	2300      	movs	r3, #0
 8006796:	0019      	movs	r1, r3
 8006798:	4a16      	ldr	r2, [pc, #88]	; (80067f4 <HAL_RCC_GetSysClockFreq+0x140>)
 800679a:	2300      	movs	r3, #0
 800679c:	f7f9 fea4 	bl	80004e8 <__aeabi_lmul>
 80067a0:	0002      	movs	r2, r0
 80067a2:	000b      	movs	r3, r1
 80067a4:	0010      	movs	r0, r2
 80067a6:	0019      	movs	r1, r3
 80067a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067aa:	001c      	movs	r4, r3
 80067ac:	2300      	movs	r3, #0
 80067ae:	001d      	movs	r5, r3
 80067b0:	0022      	movs	r2, r4
 80067b2:	002b      	movs	r3, r5
 80067b4:	f7f9 fe78 	bl	80004a8 <__aeabi_uldivmod>
 80067b8:	0002      	movs	r2, r0
 80067ba:	000b      	movs	r3, r1
 80067bc:	0013      	movs	r3, r2
 80067be:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80067c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067c2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80067c4:	e00d      	b.n	80067e2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80067c6:	4b09      	ldr	r3, [pc, #36]	; (80067ec <HAL_RCC_GetSysClockFreq+0x138>)
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	0b5b      	lsrs	r3, r3, #13
 80067cc:	2207      	movs	r2, #7
 80067ce:	4013      	ands	r3, r2
 80067d0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80067d2:	6a3b      	ldr	r3, [r7, #32]
 80067d4:	3301      	adds	r3, #1
 80067d6:	2280      	movs	r2, #128	; 0x80
 80067d8:	0212      	lsls	r2, r2, #8
 80067da:	409a      	lsls	r2, r3
 80067dc:	0013      	movs	r3, r2
 80067de:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80067e0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80067e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80067e4:	0018      	movs	r0, r3
 80067e6:	46bd      	mov	sp, r7
 80067e8:	b00e      	add	sp, #56	; 0x38
 80067ea:	bdb0      	pop	{r4, r5, r7, pc}
 80067ec:	40021000 	.word	0x40021000
 80067f0:	003d0900 	.word	0x003d0900
 80067f4:	00f42400 	.word	0x00f42400
 80067f8:	007a1200 	.word	0x007a1200
 80067fc:	0800dd88 	.word	0x0800dd88

08006800 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006804:	4b02      	ldr	r3, [pc, #8]	; (8006810 <HAL_RCC_GetHCLKFreq+0x10>)
 8006806:	681b      	ldr	r3, [r3, #0]
}
 8006808:	0018      	movs	r0, r3
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}
 800680e:	46c0      	nop			; (mov r8, r8)
 8006810:	20000000 	.word	0x20000000

08006814 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006818:	f7ff fff2 	bl	8006800 <HAL_RCC_GetHCLKFreq>
 800681c:	0001      	movs	r1, r0
 800681e:	4b06      	ldr	r3, [pc, #24]	; (8006838 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006820:	68db      	ldr	r3, [r3, #12]
 8006822:	0a1b      	lsrs	r3, r3, #8
 8006824:	2207      	movs	r2, #7
 8006826:	4013      	ands	r3, r2
 8006828:	4a04      	ldr	r2, [pc, #16]	; (800683c <HAL_RCC_GetPCLK1Freq+0x28>)
 800682a:	5cd3      	ldrb	r3, [r2, r3]
 800682c:	40d9      	lsrs	r1, r3
 800682e:	000b      	movs	r3, r1
}
 8006830:	0018      	movs	r0, r3
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}
 8006836:	46c0      	nop			; (mov r8, r8)
 8006838:	40021000 	.word	0x40021000
 800683c:	0800dd80 	.word	0x0800dd80

08006840 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006844:	f7ff ffdc 	bl	8006800 <HAL_RCC_GetHCLKFreq>
 8006848:	0001      	movs	r1, r0
 800684a:	4b06      	ldr	r3, [pc, #24]	; (8006864 <HAL_RCC_GetPCLK2Freq+0x24>)
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	0adb      	lsrs	r3, r3, #11
 8006850:	2207      	movs	r2, #7
 8006852:	4013      	ands	r3, r2
 8006854:	4a04      	ldr	r2, [pc, #16]	; (8006868 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006856:	5cd3      	ldrb	r3, [r2, r3]
 8006858:	40d9      	lsrs	r1, r3
 800685a:	000b      	movs	r3, r1
}
 800685c:	0018      	movs	r0, r3
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
 8006862:	46c0      	nop			; (mov r8, r8)
 8006864:	40021000 	.word	0x40021000
 8006868:	0800dd80 	.word	0x0800dd80

0800686c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b086      	sub	sp, #24
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8006874:	2017      	movs	r0, #23
 8006876:	183b      	adds	r3, r7, r0
 8006878:	2200      	movs	r2, #0
 800687a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2220      	movs	r2, #32
 8006882:	4013      	ands	r3, r2
 8006884:	d100      	bne.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8006886:	e0c7      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006888:	4b93      	ldr	r3, [pc, #588]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800688a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800688c:	2380      	movs	r3, #128	; 0x80
 800688e:	055b      	lsls	r3, r3, #21
 8006890:	4013      	ands	r3, r2
 8006892:	d109      	bne.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006894:	4b90      	ldr	r3, [pc, #576]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006896:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006898:	4b8f      	ldr	r3, [pc, #572]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800689a:	2180      	movs	r1, #128	; 0x80
 800689c:	0549      	lsls	r1, r1, #21
 800689e:	430a      	orrs	r2, r1
 80068a0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80068a2:	183b      	adds	r3, r7, r0
 80068a4:	2201      	movs	r2, #1
 80068a6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068a8:	4b8c      	ldr	r3, [pc, #560]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	2380      	movs	r3, #128	; 0x80
 80068ae:	005b      	lsls	r3, r3, #1
 80068b0:	4013      	ands	r3, r2
 80068b2:	d11a      	bne.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068b4:	4b89      	ldr	r3, [pc, #548]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	4b88      	ldr	r3, [pc, #544]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80068ba:	2180      	movs	r1, #128	; 0x80
 80068bc:	0049      	lsls	r1, r1, #1
 80068be:	430a      	orrs	r2, r1
 80068c0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068c2:	f7fd faf9 	bl	8003eb8 <HAL_GetTick>
 80068c6:	0003      	movs	r3, r0
 80068c8:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068ca:	e008      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068cc:	f7fd faf4 	bl	8003eb8 <HAL_GetTick>
 80068d0:	0002      	movs	r2, r0
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	1ad3      	subs	r3, r2, r3
 80068d6:	2b64      	cmp	r3, #100	; 0x64
 80068d8:	d901      	bls.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80068da:	2303      	movs	r3, #3
 80068dc:	e0f8      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068de:	4b7f      	ldr	r3, [pc, #508]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	2380      	movs	r3, #128	; 0x80
 80068e4:	005b      	lsls	r3, r3, #1
 80068e6:	4013      	ands	r3, r2
 80068e8:	d0f0      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80068ea:	4b7b      	ldr	r3, [pc, #492]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80068ec:	681a      	ldr	r2, [r3, #0]
 80068ee:	23c0      	movs	r3, #192	; 0xc0
 80068f0:	039b      	lsls	r3, r3, #14
 80068f2:	4013      	ands	r3, r2
 80068f4:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	685a      	ldr	r2, [r3, #4]
 80068fa:	23c0      	movs	r3, #192	; 0xc0
 80068fc:	039b      	lsls	r3, r3, #14
 80068fe:	4013      	ands	r3, r2
 8006900:	68fa      	ldr	r2, [r7, #12]
 8006902:	429a      	cmp	r2, r3
 8006904:	d013      	beq.n	800692e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	685a      	ldr	r2, [r3, #4]
 800690a:	23c0      	movs	r3, #192	; 0xc0
 800690c:	029b      	lsls	r3, r3, #10
 800690e:	401a      	ands	r2, r3
 8006910:	23c0      	movs	r3, #192	; 0xc0
 8006912:	029b      	lsls	r3, r3, #10
 8006914:	429a      	cmp	r2, r3
 8006916:	d10a      	bne.n	800692e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006918:	4b6f      	ldr	r3, [pc, #444]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	2380      	movs	r3, #128	; 0x80
 800691e:	029b      	lsls	r3, r3, #10
 8006920:	401a      	ands	r2, r3
 8006922:	2380      	movs	r3, #128	; 0x80
 8006924:	029b      	lsls	r3, r3, #10
 8006926:	429a      	cmp	r2, r3
 8006928:	d101      	bne.n	800692e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e0d0      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x264>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800692e:	4b6a      	ldr	r3, [pc, #424]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006930:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006932:	23c0      	movs	r3, #192	; 0xc0
 8006934:	029b      	lsls	r3, r3, #10
 8006936:	4013      	ands	r3, r2
 8006938:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d03b      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	685a      	ldr	r2, [r3, #4]
 8006944:	23c0      	movs	r3, #192	; 0xc0
 8006946:	029b      	lsls	r3, r3, #10
 8006948:	4013      	ands	r3, r2
 800694a:	68fa      	ldr	r2, [r7, #12]
 800694c:	429a      	cmp	r2, r3
 800694e:	d033      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2220      	movs	r2, #32
 8006956:	4013      	ands	r3, r2
 8006958:	d02e      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800695a:	4b5f      	ldr	r3, [pc, #380]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800695c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800695e:	4a60      	ldr	r2, [pc, #384]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8006960:	4013      	ands	r3, r2
 8006962:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006964:	4b5c      	ldr	r3, [pc, #368]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006966:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006968:	4b5b      	ldr	r3, [pc, #364]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800696a:	2180      	movs	r1, #128	; 0x80
 800696c:	0309      	lsls	r1, r1, #12
 800696e:	430a      	orrs	r2, r1
 8006970:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006972:	4b59      	ldr	r3, [pc, #356]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006974:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006976:	4b58      	ldr	r3, [pc, #352]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006978:	495a      	ldr	r1, [pc, #360]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800697a:	400a      	ands	r2, r1
 800697c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800697e:	4b56      	ldr	r3, [pc, #344]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006980:	68fa      	ldr	r2, [r7, #12]
 8006982:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	2380      	movs	r3, #128	; 0x80
 8006988:	005b      	lsls	r3, r3, #1
 800698a:	4013      	ands	r3, r2
 800698c:	d014      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800698e:	f7fd fa93 	bl	8003eb8 <HAL_GetTick>
 8006992:	0003      	movs	r3, r0
 8006994:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006996:	e009      	b.n	80069ac <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006998:	f7fd fa8e 	bl	8003eb8 <HAL_GetTick>
 800699c:	0002      	movs	r2, r0
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	4a51      	ldr	r2, [pc, #324]	; (8006ae8 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d901      	bls.n	80069ac <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80069a8:	2303      	movs	r3, #3
 80069aa:	e091      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x264>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80069ac:	4b4a      	ldr	r3, [pc, #296]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80069ae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80069b0:	2380      	movs	r3, #128	; 0x80
 80069b2:	009b      	lsls	r3, r3, #2
 80069b4:	4013      	ands	r3, r2
 80069b6:	d0ef      	beq.n	8006998 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2220      	movs	r2, #32
 80069be:	4013      	ands	r3, r2
 80069c0:	d01f      	beq.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	685a      	ldr	r2, [r3, #4]
 80069c6:	23c0      	movs	r3, #192	; 0xc0
 80069c8:	029b      	lsls	r3, r3, #10
 80069ca:	401a      	ands	r2, r3
 80069cc:	23c0      	movs	r3, #192	; 0xc0
 80069ce:	029b      	lsls	r3, r3, #10
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d10c      	bne.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x182>
 80069d4:	4b40      	ldr	r3, [pc, #256]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a44      	ldr	r2, [pc, #272]	; (8006aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80069da:	4013      	ands	r3, r2
 80069dc:	0019      	movs	r1, r3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	685a      	ldr	r2, [r3, #4]
 80069e2:	23c0      	movs	r3, #192	; 0xc0
 80069e4:	039b      	lsls	r3, r3, #14
 80069e6:	401a      	ands	r2, r3
 80069e8:	4b3b      	ldr	r3, [pc, #236]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80069ea:	430a      	orrs	r2, r1
 80069ec:	601a      	str	r2, [r3, #0]
 80069ee:	4b3a      	ldr	r3, [pc, #232]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80069f0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	685a      	ldr	r2, [r3, #4]
 80069f6:	23c0      	movs	r3, #192	; 0xc0
 80069f8:	029b      	lsls	r3, r3, #10
 80069fa:	401a      	ands	r2, r3
 80069fc:	4b36      	ldr	r3, [pc, #216]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80069fe:	430a      	orrs	r2, r1
 8006a00:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006a02:	2317      	movs	r3, #23
 8006a04:	18fb      	adds	r3, r7, r3
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	d105      	bne.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a0c:	4b32      	ldr	r3, [pc, #200]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006a0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a10:	4b31      	ldr	r3, [pc, #196]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006a12:	4937      	ldr	r1, [pc, #220]	; (8006af0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006a14:	400a      	ands	r2, r1
 8006a16:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	4013      	ands	r3, r2
 8006a20:	d009      	beq.n	8006a36 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006a22:	4b2d      	ldr	r3, [pc, #180]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a26:	2203      	movs	r2, #3
 8006a28:	4393      	bics	r3, r2
 8006a2a:	0019      	movs	r1, r3
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	689a      	ldr	r2, [r3, #8]
 8006a30:	4b29      	ldr	r3, [pc, #164]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006a32:	430a      	orrs	r2, r1
 8006a34:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2202      	movs	r2, #2
 8006a3c:	4013      	ands	r3, r2
 8006a3e:	d009      	beq.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006a40:	4b25      	ldr	r3, [pc, #148]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006a42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a44:	220c      	movs	r2, #12
 8006a46:	4393      	bics	r3, r2
 8006a48:	0019      	movs	r1, r3
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	68da      	ldr	r2, [r3, #12]
 8006a4e:	4b22      	ldr	r3, [pc, #136]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006a50:	430a      	orrs	r2, r1
 8006a52:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2204      	movs	r2, #4
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	d009      	beq.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006a5e:	4b1e      	ldr	r3, [pc, #120]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a62:	4a24      	ldr	r2, [pc, #144]	; (8006af4 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006a64:	4013      	ands	r3, r2
 8006a66:	0019      	movs	r1, r3
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	691a      	ldr	r2, [r3, #16]
 8006a6c:	4b1a      	ldr	r3, [pc, #104]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006a6e:	430a      	orrs	r2, r1
 8006a70:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2208      	movs	r2, #8
 8006a78:	4013      	ands	r3, r2
 8006a7a:	d009      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006a7c:	4b16      	ldr	r3, [pc, #88]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006a7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a80:	4a1d      	ldr	r2, [pc, #116]	; (8006af8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006a82:	4013      	ands	r3, r2
 8006a84:	0019      	movs	r1, r3
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	695a      	ldr	r2, [r3, #20]
 8006a8a:	4b13      	ldr	r3, [pc, #76]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006a8c:	430a      	orrs	r2, r1
 8006a8e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681a      	ldr	r2, [r3, #0]
 8006a94:	2380      	movs	r3, #128	; 0x80
 8006a96:	005b      	lsls	r3, r3, #1
 8006a98:	4013      	ands	r3, r2
 8006a9a:	d009      	beq.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006a9c:	4b0e      	ldr	r3, [pc, #56]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006a9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aa0:	4a0f      	ldr	r2, [pc, #60]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	0019      	movs	r1, r3
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	699a      	ldr	r2, [r3, #24]
 8006aaa:	4b0b      	ldr	r3, [pc, #44]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006aac:	430a      	orrs	r2, r1
 8006aae:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	2280      	movs	r2, #128	; 0x80
 8006ab6:	4013      	ands	r3, r2
 8006ab8:	d009      	beq.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8006aba:	4b07      	ldr	r3, [pc, #28]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006abe:	4a0f      	ldr	r2, [pc, #60]	; (8006afc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006ac0:	4013      	ands	r3, r2
 8006ac2:	0019      	movs	r1, r3
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	69da      	ldr	r2, [r3, #28]
 8006ac8:	4b03      	ldr	r3, [pc, #12]	; (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006aca:	430a      	orrs	r2, r1
 8006acc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8006ace:	2300      	movs	r3, #0
}
 8006ad0:	0018      	movs	r0, r3
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	b006      	add	sp, #24
 8006ad6:	bd80      	pop	{r7, pc}
 8006ad8:	40021000 	.word	0x40021000
 8006adc:	40007000 	.word	0x40007000
 8006ae0:	fffcffff 	.word	0xfffcffff
 8006ae4:	fff7ffff 	.word	0xfff7ffff
 8006ae8:	00001388 	.word	0x00001388
 8006aec:	ffcfffff 	.word	0xffcfffff
 8006af0:	efffffff 	.word	0xefffffff
 8006af4:	fffff3ff 	.word	0xfffff3ff
 8006af8:	ffffcfff 	.word	0xffffcfff
 8006afc:	fff3ffff 	.word	0xfff3ffff

08006b00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b082      	sub	sp, #8
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d101      	bne.n	8006b12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e083      	b.n	8006c1a <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d109      	bne.n	8006b2e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	685a      	ldr	r2, [r3, #4]
 8006b1e:	2382      	movs	r3, #130	; 0x82
 8006b20:	005b      	lsls	r3, r3, #1
 8006b22:	429a      	cmp	r2, r3
 8006b24:	d009      	beq.n	8006b3a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	61da      	str	r2, [r3, #28]
 8006b2c:	e005      	b.n	8006b3a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2200      	movs	r2, #0
 8006b32:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2251      	movs	r2, #81	; 0x51
 8006b44:	5c9b      	ldrb	r3, [r3, r2]
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d107      	bne.n	8006b5c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2250      	movs	r2, #80	; 0x50
 8006b50:	2100      	movs	r1, #0
 8006b52:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	0018      	movs	r0, r3
 8006b58:	f7fc fee2 	bl	8003920 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2251      	movs	r2, #81	; 0x51
 8006b60:	2102      	movs	r1, #2
 8006b62:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2140      	movs	r1, #64	; 0x40
 8006b70:	438a      	bics	r2, r1
 8006b72:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	685a      	ldr	r2, [r3, #4]
 8006b78:	2382      	movs	r3, #130	; 0x82
 8006b7a:	005b      	lsls	r3, r3, #1
 8006b7c:	401a      	ands	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6899      	ldr	r1, [r3, #8]
 8006b82:	2384      	movs	r3, #132	; 0x84
 8006b84:	021b      	lsls	r3, r3, #8
 8006b86:	400b      	ands	r3, r1
 8006b88:	431a      	orrs	r2, r3
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	68d9      	ldr	r1, [r3, #12]
 8006b8e:	2380      	movs	r3, #128	; 0x80
 8006b90:	011b      	lsls	r3, r3, #4
 8006b92:	400b      	ands	r3, r1
 8006b94:	431a      	orrs	r2, r3
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	2102      	movs	r1, #2
 8006b9c:	400b      	ands	r3, r1
 8006b9e:	431a      	orrs	r2, r3
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	695b      	ldr	r3, [r3, #20]
 8006ba4:	2101      	movs	r1, #1
 8006ba6:	400b      	ands	r3, r1
 8006ba8:	431a      	orrs	r2, r3
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6999      	ldr	r1, [r3, #24]
 8006bae:	2380      	movs	r3, #128	; 0x80
 8006bb0:	009b      	lsls	r3, r3, #2
 8006bb2:	400b      	ands	r3, r1
 8006bb4:	431a      	orrs	r2, r3
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	69db      	ldr	r3, [r3, #28]
 8006bba:	2138      	movs	r1, #56	; 0x38
 8006bbc:	400b      	ands	r3, r1
 8006bbe:	431a      	orrs	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6a1b      	ldr	r3, [r3, #32]
 8006bc4:	2180      	movs	r1, #128	; 0x80
 8006bc6:	400b      	ands	r3, r1
 8006bc8:	431a      	orrs	r2, r3
 8006bca:	0011      	movs	r1, r2
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006bd0:	2380      	movs	r3, #128	; 0x80
 8006bd2:	019b      	lsls	r3, r3, #6
 8006bd4:	401a      	ands	r2, r3
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	430a      	orrs	r2, r1
 8006bdc:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	699b      	ldr	r3, [r3, #24]
 8006be2:	0c1b      	lsrs	r3, r3, #16
 8006be4:	2204      	movs	r2, #4
 8006be6:	4013      	ands	r3, r2
 8006be8:	0019      	movs	r1, r3
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bee:	2210      	movs	r2, #16
 8006bf0:	401a      	ands	r2, r3
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	430a      	orrs	r2, r1
 8006bf8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	69da      	ldr	r2, [r3, #28]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4907      	ldr	r1, [pc, #28]	; (8006c24 <HAL_SPI_Init+0x124>)
 8006c06:	400a      	ands	r2, r1
 8006c08:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2251      	movs	r2, #81	; 0x51
 8006c14:	2101      	movs	r1, #1
 8006c16:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c18:	2300      	movs	r3, #0
}
 8006c1a:	0018      	movs	r0, r3
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	b002      	add	sp, #8
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	46c0      	nop			; (mov r8, r8)
 8006c24:	fffff7ff 	.word	0xfffff7ff

08006c28 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b088      	sub	sp, #32
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	60b9      	str	r1, [r7, #8]
 8006c32:	603b      	str	r3, [r7, #0]
 8006c34:	1dbb      	adds	r3, r7, #6
 8006c36:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c38:	231f      	movs	r3, #31
 8006c3a:	18fb      	adds	r3, r7, r3
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2250      	movs	r2, #80	; 0x50
 8006c44:	5c9b      	ldrb	r3, [r3, r2]
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d101      	bne.n	8006c4e <HAL_SPI_Transmit+0x26>
 8006c4a:	2302      	movs	r3, #2
 8006c4c:	e145      	b.n	8006eda <HAL_SPI_Transmit+0x2b2>
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2250      	movs	r2, #80	; 0x50
 8006c52:	2101      	movs	r1, #1
 8006c54:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c56:	f7fd f92f 	bl	8003eb8 <HAL_GetTick>
 8006c5a:	0003      	movs	r3, r0
 8006c5c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006c5e:	2316      	movs	r3, #22
 8006c60:	18fb      	adds	r3, r7, r3
 8006c62:	1dba      	adds	r2, r7, #6
 8006c64:	8812      	ldrh	r2, [r2, #0]
 8006c66:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2251      	movs	r2, #81	; 0x51
 8006c6c:	5c9b      	ldrb	r3, [r3, r2]
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d004      	beq.n	8006c7e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8006c74:	231f      	movs	r3, #31
 8006c76:	18fb      	adds	r3, r7, r3
 8006c78:	2202      	movs	r2, #2
 8006c7a:	701a      	strb	r2, [r3, #0]
    goto error;
 8006c7c:	e126      	b.n	8006ecc <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d003      	beq.n	8006c8c <HAL_SPI_Transmit+0x64>
 8006c84:	1dbb      	adds	r3, r7, #6
 8006c86:	881b      	ldrh	r3, [r3, #0]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d104      	bne.n	8006c96 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8006c8c:	231f      	movs	r3, #31
 8006c8e:	18fb      	adds	r3, r7, r3
 8006c90:	2201      	movs	r2, #1
 8006c92:	701a      	strb	r2, [r3, #0]
    goto error;
 8006c94:	e11a      	b.n	8006ecc <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2251      	movs	r2, #81	; 0x51
 8006c9a:	2103      	movs	r1, #3
 8006c9c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	68ba      	ldr	r2, [r7, #8]
 8006ca8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	1dba      	adds	r2, r7, #6
 8006cae:	8812      	ldrh	r2, [r2, #0]
 8006cb0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	1dba      	adds	r2, r7, #6
 8006cb6:	8812      	ldrh	r2, [r2, #0]
 8006cb8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2200      	movs	r2, #0
 8006cca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	689a      	ldr	r2, [r3, #8]
 8006cdc:	2380      	movs	r3, #128	; 0x80
 8006cde:	021b      	lsls	r3, r3, #8
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d110      	bne.n	8006d06 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2140      	movs	r1, #64	; 0x40
 8006cf0:	438a      	bics	r2, r1
 8006cf2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	2180      	movs	r1, #128	; 0x80
 8006d00:	01c9      	lsls	r1, r1, #7
 8006d02:	430a      	orrs	r2, r1
 8006d04:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2240      	movs	r2, #64	; 0x40
 8006d0e:	4013      	ands	r3, r2
 8006d10:	2b40      	cmp	r3, #64	; 0x40
 8006d12:	d007      	beq.n	8006d24 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2140      	movs	r1, #64	; 0x40
 8006d20:	430a      	orrs	r2, r1
 8006d22:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	68da      	ldr	r2, [r3, #12]
 8006d28:	2380      	movs	r3, #128	; 0x80
 8006d2a:	011b      	lsls	r3, r3, #4
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d152      	bne.n	8006dd6 <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	685b      	ldr	r3, [r3, #4]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d004      	beq.n	8006d42 <HAL_SPI_Transmit+0x11a>
 8006d38:	2316      	movs	r3, #22
 8006d3a:	18fb      	adds	r3, r7, r3
 8006d3c:	881b      	ldrh	r3, [r3, #0]
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d143      	bne.n	8006dca <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d46:	881a      	ldrh	r2, [r3, #0]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d52:	1c9a      	adds	r2, r3, #2
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	3b01      	subs	r3, #1
 8006d60:	b29a      	uxth	r2, r3
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006d66:	e030      	b.n	8006dca <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	2202      	movs	r2, #2
 8006d70:	4013      	ands	r3, r2
 8006d72:	2b02      	cmp	r3, #2
 8006d74:	d112      	bne.n	8006d9c <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d7a:	881a      	ldrh	r2, [r3, #0]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d86:	1c9a      	adds	r2, r3, #2
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	3b01      	subs	r3, #1
 8006d94:	b29a      	uxth	r2, r3
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	86da      	strh	r2, [r3, #54]	; 0x36
 8006d9a:	e016      	b.n	8006dca <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d9c:	f7fd f88c 	bl	8003eb8 <HAL_GetTick>
 8006da0:	0002      	movs	r2, r0
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	1ad3      	subs	r3, r2, r3
 8006da6:	683a      	ldr	r2, [r7, #0]
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d802      	bhi.n	8006db2 <HAL_SPI_Transmit+0x18a>
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	3301      	adds	r3, #1
 8006db0:	d102      	bne.n	8006db8 <HAL_SPI_Transmit+0x190>
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d108      	bne.n	8006dca <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 8006db8:	231f      	movs	r3, #31
 8006dba:	18fb      	adds	r3, r7, r3
 8006dbc:	2203      	movs	r2, #3
 8006dbe:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2251      	movs	r2, #81	; 0x51
 8006dc4:	2101      	movs	r1, #1
 8006dc6:	5499      	strb	r1, [r3, r2]
          goto error;
 8006dc8:	e080      	b.n	8006ecc <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d1c9      	bne.n	8006d68 <HAL_SPI_Transmit+0x140>
 8006dd4:	e053      	b.n	8006e7e <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d004      	beq.n	8006de8 <HAL_SPI_Transmit+0x1c0>
 8006dde:	2316      	movs	r3, #22
 8006de0:	18fb      	adds	r3, r7, r3
 8006de2:	881b      	ldrh	r3, [r3, #0]
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d145      	bne.n	8006e74 <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	330c      	adds	r3, #12
 8006df2:	7812      	ldrb	r2, [r2, #0]
 8006df4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dfa:	1c5a      	adds	r2, r3, #1
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	3b01      	subs	r3, #1
 8006e08:	b29a      	uxth	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006e0e:	e031      	b.n	8006e74 <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	2202      	movs	r2, #2
 8006e18:	4013      	ands	r3, r2
 8006e1a:	2b02      	cmp	r3, #2
 8006e1c:	d113      	bne.n	8006e46 <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	330c      	adds	r3, #12
 8006e28:	7812      	ldrb	r2, [r2, #0]
 8006e2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e30:	1c5a      	adds	r2, r3, #1
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	3b01      	subs	r3, #1
 8006e3e:	b29a      	uxth	r2, r3
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	86da      	strh	r2, [r3, #54]	; 0x36
 8006e44:	e016      	b.n	8006e74 <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e46:	f7fd f837 	bl	8003eb8 <HAL_GetTick>
 8006e4a:	0002      	movs	r2, r0
 8006e4c:	69bb      	ldr	r3, [r7, #24]
 8006e4e:	1ad3      	subs	r3, r2, r3
 8006e50:	683a      	ldr	r2, [r7, #0]
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d802      	bhi.n	8006e5c <HAL_SPI_Transmit+0x234>
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	3301      	adds	r3, #1
 8006e5a:	d102      	bne.n	8006e62 <HAL_SPI_Transmit+0x23a>
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d108      	bne.n	8006e74 <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 8006e62:	231f      	movs	r3, #31
 8006e64:	18fb      	adds	r3, r7, r3
 8006e66:	2203      	movs	r2, #3
 8006e68:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	2251      	movs	r2, #81	; 0x51
 8006e6e:	2101      	movs	r1, #1
 8006e70:	5499      	strb	r1, [r3, r2]
          goto error;
 8006e72:	e02b      	b.n	8006ecc <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e78:	b29b      	uxth	r3, r3
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d1c8      	bne.n	8006e10 <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e7e:	69ba      	ldr	r2, [r7, #24]
 8006e80:	6839      	ldr	r1, [r7, #0]
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	0018      	movs	r0, r3
 8006e86:	f000 fc1f 	bl	80076c8 <SPI_EndRxTxTransaction>
 8006e8a:	1e03      	subs	r3, r0, #0
 8006e8c:	d002      	beq.n	8006e94 <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2220      	movs	r2, #32
 8006e92:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d10a      	bne.n	8006eb2 <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	613b      	str	r3, [r7, #16]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	613b      	str	r3, [r7, #16]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	613b      	str	r3, [r7, #16]
 8006eb0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d004      	beq.n	8006ec4 <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 8006eba:	231f      	movs	r3, #31
 8006ebc:	18fb      	adds	r3, r7, r3
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	701a      	strb	r2, [r3, #0]
 8006ec2:	e003      	b.n	8006ecc <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2251      	movs	r2, #81	; 0x51
 8006ec8:	2101      	movs	r1, #1
 8006eca:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2250      	movs	r2, #80	; 0x50
 8006ed0:	2100      	movs	r1, #0
 8006ed2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006ed4:	231f      	movs	r3, #31
 8006ed6:	18fb      	adds	r3, r7, r3
 8006ed8:	781b      	ldrb	r3, [r3, #0]
}
 8006eda:	0018      	movs	r0, r3
 8006edc:	46bd      	mov	sp, r7
 8006ede:	b008      	add	sp, #32
 8006ee0:	bd80      	pop	{r7, pc}
	...

08006ee4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ee4:	b590      	push	{r4, r7, lr}
 8006ee6:	b089      	sub	sp, #36	; 0x24
 8006ee8:	af02      	add	r7, sp, #8
 8006eea:	60f8      	str	r0, [r7, #12]
 8006eec:	60b9      	str	r1, [r7, #8]
 8006eee:	603b      	str	r3, [r7, #0]
 8006ef0:	1dbb      	adds	r3, r7, #6
 8006ef2:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006ef4:	2117      	movs	r1, #23
 8006ef6:	187b      	adds	r3, r7, r1
 8006ef8:	2200      	movs	r2, #0
 8006efa:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2251      	movs	r2, #81	; 0x51
 8006f00:	5c9b      	ldrb	r3, [r3, r2]
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d003      	beq.n	8006f10 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8006f08:	187b      	adds	r3, r7, r1
 8006f0a:	2202      	movs	r2, #2
 8006f0c:	701a      	strb	r2, [r3, #0]
    goto error;
 8006f0e:	e109      	b.n	8007124 <HAL_SPI_Receive+0x240>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	685a      	ldr	r2, [r3, #4]
 8006f14:	2382      	movs	r3, #130	; 0x82
 8006f16:	005b      	lsls	r3, r3, #1
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d113      	bne.n	8006f44 <HAL_SPI_Receive+0x60>
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d10f      	bne.n	8006f44 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2251      	movs	r2, #81	; 0x51
 8006f28:	2104      	movs	r1, #4
 8006f2a:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006f2c:	1dbb      	adds	r3, r7, #6
 8006f2e:	881c      	ldrh	r4, [r3, #0]
 8006f30:	68ba      	ldr	r2, [r7, #8]
 8006f32:	68b9      	ldr	r1, [r7, #8]
 8006f34:	68f8      	ldr	r0, [r7, #12]
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	9300      	str	r3, [sp, #0]
 8006f3a:	0023      	movs	r3, r4
 8006f3c:	f000 f900 	bl	8007140 <HAL_SPI_TransmitReceive>
 8006f40:	0003      	movs	r3, r0
 8006f42:	e0f6      	b.n	8007132 <HAL_SPI_Receive+0x24e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2250      	movs	r2, #80	; 0x50
 8006f48:	5c9b      	ldrb	r3, [r3, r2]
 8006f4a:	2b01      	cmp	r3, #1
 8006f4c:	d101      	bne.n	8006f52 <HAL_SPI_Receive+0x6e>
 8006f4e:	2302      	movs	r3, #2
 8006f50:	e0ef      	b.n	8007132 <HAL_SPI_Receive+0x24e>
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2250      	movs	r2, #80	; 0x50
 8006f56:	2101      	movs	r1, #1
 8006f58:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f5a:	f7fc ffad 	bl	8003eb8 <HAL_GetTick>
 8006f5e:	0003      	movs	r3, r0
 8006f60:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d003      	beq.n	8006f70 <HAL_SPI_Receive+0x8c>
 8006f68:	1dbb      	adds	r3, r7, #6
 8006f6a:	881b      	ldrh	r3, [r3, #0]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d104      	bne.n	8006f7a <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8006f70:	2317      	movs	r3, #23
 8006f72:	18fb      	adds	r3, r7, r3
 8006f74:	2201      	movs	r2, #1
 8006f76:	701a      	strb	r2, [r3, #0]
    goto error;
 8006f78:	e0d4      	b.n	8007124 <HAL_SPI_Receive+0x240>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2251      	movs	r2, #81	; 0x51
 8006f7e:	2104      	movs	r1, #4
 8006f80:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2200      	movs	r2, #0
 8006f86:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	68ba      	ldr	r2, [r7, #8]
 8006f8c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	1dba      	adds	r2, r7, #6
 8006f92:	8812      	ldrh	r2, [r2, #0]
 8006f94:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	1dba      	adds	r2, r7, #6
 8006f9a:	8812      	ldrh	r2, [r2, #0]
 8006f9c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	689a      	ldr	r2, [r3, #8]
 8006fc0:	2380      	movs	r3, #128	; 0x80
 8006fc2:	021b      	lsls	r3, r3, #8
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d10f      	bne.n	8006fe8 <HAL_SPI_Receive+0x104>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	2140      	movs	r1, #64	; 0x40
 8006fd4:	438a      	bics	r2, r1
 8006fd6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4956      	ldr	r1, [pc, #344]	; (800713c <HAL_SPI_Receive+0x258>)
 8006fe4:	400a      	ands	r2, r1
 8006fe6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2240      	movs	r2, #64	; 0x40
 8006ff0:	4013      	ands	r3, r2
 8006ff2:	2b40      	cmp	r3, #64	; 0x40
 8006ff4:	d007      	beq.n	8007006 <HAL_SPI_Receive+0x122>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	2140      	movs	r1, #64	; 0x40
 8007002:	430a      	orrs	r2, r1
 8007004:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d000      	beq.n	8007010 <HAL_SPI_Receive+0x12c>
 800700e:	e06c      	b.n	80070ea <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007010:	e033      	b.n	800707a <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	2201      	movs	r2, #1
 800701a:	4013      	ands	r3, r2
 800701c:	2b01      	cmp	r3, #1
 800701e:	d115      	bne.n	800704c <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	330c      	adds	r3, #12
 8007026:	001a      	movs	r2, r3
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800702c:	7812      	ldrb	r2, [r2, #0]
 800702e:	b2d2      	uxtb	r2, r2
 8007030:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007036:	1c5a      	adds	r2, r3, #1
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007040:	b29b      	uxth	r3, r3
 8007042:	3b01      	subs	r3, #1
 8007044:	b29a      	uxth	r2, r3
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	87da      	strh	r2, [r3, #62]	; 0x3e
 800704a:	e016      	b.n	800707a <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800704c:	f7fc ff34 	bl	8003eb8 <HAL_GetTick>
 8007050:	0002      	movs	r2, r0
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	1ad3      	subs	r3, r2, r3
 8007056:	683a      	ldr	r2, [r7, #0]
 8007058:	429a      	cmp	r2, r3
 800705a:	d802      	bhi.n	8007062 <HAL_SPI_Receive+0x17e>
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	3301      	adds	r3, #1
 8007060:	d102      	bne.n	8007068 <HAL_SPI_Receive+0x184>
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d108      	bne.n	800707a <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 8007068:	2317      	movs	r3, #23
 800706a:	18fb      	adds	r3, r7, r3
 800706c:	2203      	movs	r2, #3
 800706e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2251      	movs	r2, #81	; 0x51
 8007074:	2101      	movs	r1, #1
 8007076:	5499      	strb	r1, [r3, r2]
          goto error;
 8007078:	e054      	b.n	8007124 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800707e:	b29b      	uxth	r3, r3
 8007080:	2b00      	cmp	r3, #0
 8007082:	d1c6      	bne.n	8007012 <HAL_SPI_Receive+0x12e>
 8007084:	e036      	b.n	80070f4 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	2201      	movs	r2, #1
 800708e:	4013      	ands	r3, r2
 8007090:	2b01      	cmp	r3, #1
 8007092:	d113      	bne.n	80070bc <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	68da      	ldr	r2, [r3, #12]
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800709e:	b292      	uxth	r2, r2
 80070a0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070a6:	1c9a      	adds	r2, r3, #2
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070b0:	b29b      	uxth	r3, r3
 80070b2:	3b01      	subs	r3, #1
 80070b4:	b29a      	uxth	r2, r3
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80070ba:	e016      	b.n	80070ea <HAL_SPI_Receive+0x206>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80070bc:	f7fc fefc 	bl	8003eb8 <HAL_GetTick>
 80070c0:	0002      	movs	r2, r0
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	1ad3      	subs	r3, r2, r3
 80070c6:	683a      	ldr	r2, [r7, #0]
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d802      	bhi.n	80070d2 <HAL_SPI_Receive+0x1ee>
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	3301      	adds	r3, #1
 80070d0:	d102      	bne.n	80070d8 <HAL_SPI_Receive+0x1f4>
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d108      	bne.n	80070ea <HAL_SPI_Receive+0x206>
        {
          errorcode = HAL_TIMEOUT;
 80070d8:	2317      	movs	r3, #23
 80070da:	18fb      	adds	r3, r7, r3
 80070dc:	2203      	movs	r2, #3
 80070de:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2251      	movs	r2, #81	; 0x51
 80070e4:	2101      	movs	r1, #1
 80070e6:	5499      	strb	r1, [r3, r2]
          goto error;
 80070e8:	e01c      	b.n	8007124 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d1c8      	bne.n	8007086 <HAL_SPI_Receive+0x1a2>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80070f4:	693a      	ldr	r2, [r7, #16]
 80070f6:	6839      	ldr	r1, [r7, #0]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	0018      	movs	r0, r3
 80070fc:	f000 fa7a 	bl	80075f4 <SPI_EndRxTransaction>
 8007100:	1e03      	subs	r3, r0, #0
 8007102:	d002      	beq.n	800710a <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2220      	movs	r2, #32
 8007108:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800710e:	2b00      	cmp	r3, #0
 8007110:	d004      	beq.n	800711c <HAL_SPI_Receive+0x238>
  {
    errorcode = HAL_ERROR;
 8007112:	2317      	movs	r3, #23
 8007114:	18fb      	adds	r3, r7, r3
 8007116:	2201      	movs	r2, #1
 8007118:	701a      	strb	r2, [r3, #0]
 800711a:	e003      	b.n	8007124 <HAL_SPI_Receive+0x240>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2251      	movs	r2, #81	; 0x51
 8007120:	2101      	movs	r1, #1
 8007122:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2250      	movs	r2, #80	; 0x50
 8007128:	2100      	movs	r1, #0
 800712a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800712c:	2317      	movs	r3, #23
 800712e:	18fb      	adds	r3, r7, r3
 8007130:	781b      	ldrb	r3, [r3, #0]
}
 8007132:	0018      	movs	r0, r3
 8007134:	46bd      	mov	sp, r7
 8007136:	b007      	add	sp, #28
 8007138:	bd90      	pop	{r4, r7, pc}
 800713a:	46c0      	nop			; (mov r8, r8)
 800713c:	ffffbfff 	.word	0xffffbfff

08007140 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b08c      	sub	sp, #48	; 0x30
 8007144:	af00      	add	r7, sp, #0
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	60b9      	str	r1, [r7, #8]
 800714a:	607a      	str	r2, [r7, #4]
 800714c:	001a      	movs	r2, r3
 800714e:	1cbb      	adds	r3, r7, #2
 8007150:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007152:	2301      	movs	r3, #1
 8007154:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007156:	232b      	movs	r3, #43	; 0x2b
 8007158:	18fb      	adds	r3, r7, r3
 800715a:	2200      	movs	r2, #0
 800715c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2250      	movs	r2, #80	; 0x50
 8007162:	5c9b      	ldrb	r3, [r3, r2]
 8007164:	2b01      	cmp	r3, #1
 8007166:	d101      	bne.n	800716c <HAL_SPI_TransmitReceive+0x2c>
 8007168:	2302      	movs	r3, #2
 800716a:	e1b0      	b.n	80074ce <HAL_SPI_TransmitReceive+0x38e>
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2250      	movs	r2, #80	; 0x50
 8007170:	2101      	movs	r1, #1
 8007172:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007174:	f7fc fea0 	bl	8003eb8 <HAL_GetTick>
 8007178:	0003      	movs	r3, r0
 800717a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800717c:	2023      	movs	r0, #35	; 0x23
 800717e:	183b      	adds	r3, r7, r0
 8007180:	68fa      	ldr	r2, [r7, #12]
 8007182:	2151      	movs	r1, #81	; 0x51
 8007184:	5c52      	ldrb	r2, [r2, r1]
 8007186:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800718e:	231a      	movs	r3, #26
 8007190:	18fb      	adds	r3, r7, r3
 8007192:	1cba      	adds	r2, r7, #2
 8007194:	8812      	ldrh	r2, [r2, #0]
 8007196:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007198:	183b      	adds	r3, r7, r0
 800719a:	781b      	ldrb	r3, [r3, #0]
 800719c:	2b01      	cmp	r3, #1
 800719e:	d011      	beq.n	80071c4 <HAL_SPI_TransmitReceive+0x84>
 80071a0:	69fa      	ldr	r2, [r7, #28]
 80071a2:	2382      	movs	r3, #130	; 0x82
 80071a4:	005b      	lsls	r3, r3, #1
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d107      	bne.n	80071ba <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	689b      	ldr	r3, [r3, #8]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d103      	bne.n	80071ba <HAL_SPI_TransmitReceive+0x7a>
 80071b2:	183b      	adds	r3, r7, r0
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	2b04      	cmp	r3, #4
 80071b8:	d004      	beq.n	80071c4 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80071ba:	232b      	movs	r3, #43	; 0x2b
 80071bc:	18fb      	adds	r3, r7, r3
 80071be:	2202      	movs	r2, #2
 80071c0:	701a      	strb	r2, [r3, #0]
    goto error;
 80071c2:	e17d      	b.n	80074c0 <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d006      	beq.n	80071d8 <HAL_SPI_TransmitReceive+0x98>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d003      	beq.n	80071d8 <HAL_SPI_TransmitReceive+0x98>
 80071d0:	1cbb      	adds	r3, r7, #2
 80071d2:	881b      	ldrh	r3, [r3, #0]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d104      	bne.n	80071e2 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80071d8:	232b      	movs	r3, #43	; 0x2b
 80071da:	18fb      	adds	r3, r7, r3
 80071dc:	2201      	movs	r2, #1
 80071de:	701a      	strb	r2, [r3, #0]
    goto error;
 80071e0:	e16e      	b.n	80074c0 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2251      	movs	r2, #81	; 0x51
 80071e6:	5c9b      	ldrb	r3, [r3, r2]
 80071e8:	b2db      	uxtb	r3, r3
 80071ea:	2b04      	cmp	r3, #4
 80071ec:	d003      	beq.n	80071f6 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	2251      	movs	r2, #81	; 0x51
 80071f2:	2105      	movs	r1, #5
 80071f4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2200      	movs	r2, #0
 80071fa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	1cba      	adds	r2, r7, #2
 8007206:	8812      	ldrh	r2, [r2, #0]
 8007208:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	1cba      	adds	r2, r7, #2
 800720e:	8812      	ldrh	r2, [r2, #0]
 8007210:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	68ba      	ldr	r2, [r7, #8]
 8007216:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	1cba      	adds	r2, r7, #2
 800721c:	8812      	ldrh	r2, [r2, #0]
 800721e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	1cba      	adds	r2, r7, #2
 8007224:	8812      	ldrh	r2, [r2, #0]
 8007226:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2200      	movs	r2, #0
 800722c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2200      	movs	r2, #0
 8007232:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	2240      	movs	r2, #64	; 0x40
 800723c:	4013      	ands	r3, r2
 800723e:	2b40      	cmp	r3, #64	; 0x40
 8007240:	d007      	beq.n	8007252 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	681a      	ldr	r2, [r3, #0]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2140      	movs	r1, #64	; 0x40
 800724e:	430a      	orrs	r2, r1
 8007250:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	68da      	ldr	r2, [r3, #12]
 8007256:	2380      	movs	r3, #128	; 0x80
 8007258:	011b      	lsls	r3, r3, #4
 800725a:	429a      	cmp	r2, r3
 800725c:	d000      	beq.n	8007260 <HAL_SPI_TransmitReceive+0x120>
 800725e:	e07f      	b.n	8007360 <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d005      	beq.n	8007274 <HAL_SPI_TransmitReceive+0x134>
 8007268:	231a      	movs	r3, #26
 800726a:	18fb      	adds	r3, r7, r3
 800726c:	881b      	ldrh	r3, [r3, #0]
 800726e:	2b01      	cmp	r3, #1
 8007270:	d000      	beq.n	8007274 <HAL_SPI_TransmitReceive+0x134>
 8007272:	e06a      	b.n	800734a <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007278:	881a      	ldrh	r2, [r3, #0]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007284:	1c9a      	adds	r2, r3, #2
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800728e:	b29b      	uxth	r3, r3
 8007290:	3b01      	subs	r3, #1
 8007292:	b29a      	uxth	r2, r3
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007298:	e057      	b.n	800734a <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	2202      	movs	r2, #2
 80072a2:	4013      	ands	r3, r2
 80072a4:	2b02      	cmp	r3, #2
 80072a6:	d11b      	bne.n	80072e0 <HAL_SPI_TransmitReceive+0x1a0>
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072ac:	b29b      	uxth	r3, r3
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d016      	beq.n	80072e0 <HAL_SPI_TransmitReceive+0x1a0>
 80072b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d113      	bne.n	80072e0 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072bc:	881a      	ldrh	r2, [r3, #0]
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c8:	1c9a      	adds	r2, r3, #2
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072d2:	b29b      	uxth	r3, r3
 80072d4:	3b01      	subs	r3, #1
 80072d6:	b29a      	uxth	r2, r3
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80072dc:	2300      	movs	r3, #0
 80072de:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	2201      	movs	r2, #1
 80072e8:	4013      	ands	r3, r2
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d119      	bne.n	8007322 <HAL_SPI_TransmitReceive+0x1e2>
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d014      	beq.n	8007322 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	68da      	ldr	r2, [r3, #12]
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007302:	b292      	uxth	r2, r2
 8007304:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800730a:	1c9a      	adds	r2, r3, #2
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007314:	b29b      	uxth	r3, r3
 8007316:	3b01      	subs	r3, #1
 8007318:	b29a      	uxth	r2, r3
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800731e:	2301      	movs	r3, #1
 8007320:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007322:	f7fc fdc9 	bl	8003eb8 <HAL_GetTick>
 8007326:	0002      	movs	r2, r0
 8007328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800732a:	1ad3      	subs	r3, r2, r3
 800732c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800732e:	429a      	cmp	r2, r3
 8007330:	d80b      	bhi.n	800734a <HAL_SPI_TransmitReceive+0x20a>
 8007332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007334:	3301      	adds	r3, #1
 8007336:	d008      	beq.n	800734a <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 8007338:	232b      	movs	r3, #43	; 0x2b
 800733a:	18fb      	adds	r3, r7, r3
 800733c:	2203      	movs	r2, #3
 800733e:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2251      	movs	r2, #81	; 0x51
 8007344:	2101      	movs	r1, #1
 8007346:	5499      	strb	r1, [r3, r2]
        goto error;
 8007348:	e0ba      	b.n	80074c0 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800734e:	b29b      	uxth	r3, r3
 8007350:	2b00      	cmp	r3, #0
 8007352:	d1a2      	bne.n	800729a <HAL_SPI_TransmitReceive+0x15a>
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007358:	b29b      	uxth	r3, r3
 800735a:	2b00      	cmp	r3, #0
 800735c:	d19d      	bne.n	800729a <HAL_SPI_TransmitReceive+0x15a>
 800735e:	e083      	b.n	8007468 <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d005      	beq.n	8007374 <HAL_SPI_TransmitReceive+0x234>
 8007368:	231a      	movs	r3, #26
 800736a:	18fb      	adds	r3, r7, r3
 800736c:	881b      	ldrh	r3, [r3, #0]
 800736e:	2b01      	cmp	r3, #1
 8007370:	d000      	beq.n	8007374 <HAL_SPI_TransmitReceive+0x234>
 8007372:	e06f      	b.n	8007454 <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	330c      	adds	r3, #12
 800737e:	7812      	ldrb	r2, [r2, #0]
 8007380:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007386:	1c5a      	adds	r2, r3, #1
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007390:	b29b      	uxth	r3, r3
 8007392:	3b01      	subs	r3, #1
 8007394:	b29a      	uxth	r2, r3
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800739a:	e05b      	b.n	8007454 <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	2202      	movs	r2, #2
 80073a4:	4013      	ands	r3, r2
 80073a6:	2b02      	cmp	r3, #2
 80073a8:	d11c      	bne.n	80073e4 <HAL_SPI_TransmitReceive+0x2a4>
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d017      	beq.n	80073e4 <HAL_SPI_TransmitReceive+0x2a4>
 80073b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073b6:	2b01      	cmp	r3, #1
 80073b8:	d114      	bne.n	80073e4 <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	330c      	adds	r3, #12
 80073c4:	7812      	ldrb	r2, [r2, #0]
 80073c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073cc:	1c5a      	adds	r2, r3, #1
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	3b01      	subs	r3, #1
 80073da:	b29a      	uxth	r2, r3
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80073e0:	2300      	movs	r3, #0
 80073e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	689b      	ldr	r3, [r3, #8]
 80073ea:	2201      	movs	r2, #1
 80073ec:	4013      	ands	r3, r2
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d119      	bne.n	8007426 <HAL_SPI_TransmitReceive+0x2e6>
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073f6:	b29b      	uxth	r3, r3
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d014      	beq.n	8007426 <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	68da      	ldr	r2, [r3, #12]
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007406:	b2d2      	uxtb	r2, r2
 8007408:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800740e:	1c5a      	adds	r2, r3, #1
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007418:	b29b      	uxth	r3, r3
 800741a:	3b01      	subs	r3, #1
 800741c:	b29a      	uxth	r2, r3
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007422:	2301      	movs	r3, #1
 8007424:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007426:	f7fc fd47 	bl	8003eb8 <HAL_GetTick>
 800742a:	0002      	movs	r2, r0
 800742c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800742e:	1ad3      	subs	r3, r2, r3
 8007430:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007432:	429a      	cmp	r2, r3
 8007434:	d802      	bhi.n	800743c <HAL_SPI_TransmitReceive+0x2fc>
 8007436:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007438:	3301      	adds	r3, #1
 800743a:	d102      	bne.n	8007442 <HAL_SPI_TransmitReceive+0x302>
 800743c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800743e:	2b00      	cmp	r3, #0
 8007440:	d108      	bne.n	8007454 <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 8007442:	232b      	movs	r3, #43	; 0x2b
 8007444:	18fb      	adds	r3, r7, r3
 8007446:	2203      	movs	r2, #3
 8007448:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2251      	movs	r2, #81	; 0x51
 800744e:	2101      	movs	r1, #1
 8007450:	5499      	strb	r1, [r3, r2]
        goto error;
 8007452:	e035      	b.n	80074c0 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007458:	b29b      	uxth	r3, r3
 800745a:	2b00      	cmp	r3, #0
 800745c:	d19e      	bne.n	800739c <HAL_SPI_TransmitReceive+0x25c>
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007462:	b29b      	uxth	r3, r3
 8007464:	2b00      	cmp	r3, #0
 8007466:	d199      	bne.n	800739c <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007468:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800746a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	0018      	movs	r0, r3
 8007470:	f000 f92a 	bl	80076c8 <SPI_EndRxTxTransaction>
 8007474:	1e03      	subs	r3, r0, #0
 8007476:	d007      	beq.n	8007488 <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 8007478:	232b      	movs	r3, #43	; 0x2b
 800747a:	18fb      	adds	r3, r7, r3
 800747c:	2201      	movs	r2, #1
 800747e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2220      	movs	r2, #32
 8007484:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007486:	e01b      	b.n	80074c0 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d10a      	bne.n	80074a6 <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007490:	2300      	movs	r3, #0
 8007492:	617b      	str	r3, [r7, #20]
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	617b      	str	r3, [r7, #20]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	617b      	str	r3, [r7, #20]
 80074a4:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d004      	beq.n	80074b8 <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 80074ae:	232b      	movs	r3, #43	; 0x2b
 80074b0:	18fb      	adds	r3, r7, r3
 80074b2:	2201      	movs	r2, #1
 80074b4:	701a      	strb	r2, [r3, #0]
 80074b6:	e003      	b.n	80074c0 <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2251      	movs	r2, #81	; 0x51
 80074bc:	2101      	movs	r1, #1
 80074be:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2250      	movs	r2, #80	; 0x50
 80074c4:	2100      	movs	r1, #0
 80074c6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80074c8:	232b      	movs	r3, #43	; 0x2b
 80074ca:	18fb      	adds	r3, r7, r3
 80074cc:	781b      	ldrb	r3, [r3, #0]
}
 80074ce:	0018      	movs	r0, r3
 80074d0:	46bd      	mov	sp, r7
 80074d2:	b00c      	add	sp, #48	; 0x30
 80074d4:	bd80      	pop	{r7, pc}
	...

080074d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b088      	sub	sp, #32
 80074dc:	af00      	add	r7, sp, #0
 80074de:	60f8      	str	r0, [r7, #12]
 80074e0:	60b9      	str	r1, [r7, #8]
 80074e2:	603b      	str	r3, [r7, #0]
 80074e4:	1dfb      	adds	r3, r7, #7
 80074e6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80074e8:	f7fc fce6 	bl	8003eb8 <HAL_GetTick>
 80074ec:	0002      	movs	r2, r0
 80074ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074f0:	1a9b      	subs	r3, r3, r2
 80074f2:	683a      	ldr	r2, [r7, #0]
 80074f4:	18d3      	adds	r3, r2, r3
 80074f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80074f8:	f7fc fcde 	bl	8003eb8 <HAL_GetTick>
 80074fc:	0003      	movs	r3, r0
 80074fe:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007500:	4b3a      	ldr	r3, [pc, #232]	; (80075ec <SPI_WaitFlagStateUntilTimeout+0x114>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	015b      	lsls	r3, r3, #5
 8007506:	0d1b      	lsrs	r3, r3, #20
 8007508:	69fa      	ldr	r2, [r7, #28]
 800750a:	4353      	muls	r3, r2
 800750c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800750e:	e058      	b.n	80075c2 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	3301      	adds	r3, #1
 8007514:	d055      	beq.n	80075c2 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007516:	f7fc fccf 	bl	8003eb8 <HAL_GetTick>
 800751a:	0002      	movs	r2, r0
 800751c:	69bb      	ldr	r3, [r7, #24]
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	69fa      	ldr	r2, [r7, #28]
 8007522:	429a      	cmp	r2, r3
 8007524:	d902      	bls.n	800752c <SPI_WaitFlagStateUntilTimeout+0x54>
 8007526:	69fb      	ldr	r3, [r7, #28]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d142      	bne.n	80075b2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	685a      	ldr	r2, [r3, #4]
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	21e0      	movs	r1, #224	; 0xe0
 8007538:	438a      	bics	r2, r1
 800753a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	685a      	ldr	r2, [r3, #4]
 8007540:	2382      	movs	r3, #130	; 0x82
 8007542:	005b      	lsls	r3, r3, #1
 8007544:	429a      	cmp	r2, r3
 8007546:	d113      	bne.n	8007570 <SPI_WaitFlagStateUntilTimeout+0x98>
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	689a      	ldr	r2, [r3, #8]
 800754c:	2380      	movs	r3, #128	; 0x80
 800754e:	021b      	lsls	r3, r3, #8
 8007550:	429a      	cmp	r2, r3
 8007552:	d005      	beq.n	8007560 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	689a      	ldr	r2, [r3, #8]
 8007558:	2380      	movs	r3, #128	; 0x80
 800755a:	00db      	lsls	r3, r3, #3
 800755c:	429a      	cmp	r2, r3
 800755e:	d107      	bne.n	8007570 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	681a      	ldr	r2, [r3, #0]
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	2140      	movs	r1, #64	; 0x40
 800756c:	438a      	bics	r2, r1
 800756e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007574:	2380      	movs	r3, #128	; 0x80
 8007576:	019b      	lsls	r3, r3, #6
 8007578:	429a      	cmp	r2, r3
 800757a:	d110      	bne.n	800759e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	491a      	ldr	r1, [pc, #104]	; (80075f0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8007588:	400a      	ands	r2, r1
 800758a:	601a      	str	r2, [r3, #0]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	2180      	movs	r1, #128	; 0x80
 8007598:	0189      	lsls	r1, r1, #6
 800759a:	430a      	orrs	r2, r1
 800759c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2251      	movs	r2, #81	; 0x51
 80075a2:	2101      	movs	r1, #1
 80075a4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2250      	movs	r2, #80	; 0x50
 80075aa:	2100      	movs	r1, #0
 80075ac:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80075ae:	2303      	movs	r3, #3
 80075b0:	e017      	b.n	80075e2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d101      	bne.n	80075bc <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80075b8:	2300      	movs	r3, #0
 80075ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	3b01      	subs	r3, #1
 80075c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	68ba      	ldr	r2, [r7, #8]
 80075ca:	4013      	ands	r3, r2
 80075cc:	68ba      	ldr	r2, [r7, #8]
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	425a      	negs	r2, r3
 80075d2:	4153      	adcs	r3, r2
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	001a      	movs	r2, r3
 80075d8:	1dfb      	adds	r3, r7, #7
 80075da:	781b      	ldrb	r3, [r3, #0]
 80075dc:	429a      	cmp	r2, r3
 80075de:	d197      	bne.n	8007510 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80075e0:	2300      	movs	r3, #0
}
 80075e2:	0018      	movs	r0, r3
 80075e4:	46bd      	mov	sp, r7
 80075e6:	b008      	add	sp, #32
 80075e8:	bd80      	pop	{r7, pc}
 80075ea:	46c0      	nop			; (mov r8, r8)
 80075ec:	20000000 	.word	0x20000000
 80075f0:	ffffdfff 	.word	0xffffdfff

080075f4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b086      	sub	sp, #24
 80075f8:	af02      	add	r7, sp, #8
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	685a      	ldr	r2, [r3, #4]
 8007604:	2382      	movs	r3, #130	; 0x82
 8007606:	005b      	lsls	r3, r3, #1
 8007608:	429a      	cmp	r2, r3
 800760a:	d113      	bne.n	8007634 <SPI_EndRxTransaction+0x40>
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	689a      	ldr	r2, [r3, #8]
 8007610:	2380      	movs	r3, #128	; 0x80
 8007612:	021b      	lsls	r3, r3, #8
 8007614:	429a      	cmp	r2, r3
 8007616:	d005      	beq.n	8007624 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	689a      	ldr	r2, [r3, #8]
 800761c:	2380      	movs	r3, #128	; 0x80
 800761e:	00db      	lsls	r3, r3, #3
 8007620:	429a      	cmp	r2, r3
 8007622:	d107      	bne.n	8007634 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	681a      	ldr	r2, [r3, #0]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	2140      	movs	r1, #64	; 0x40
 8007630:	438a      	bics	r2, r1
 8007632:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	685a      	ldr	r2, [r3, #4]
 8007638:	2382      	movs	r3, #130	; 0x82
 800763a:	005b      	lsls	r3, r3, #1
 800763c:	429a      	cmp	r2, r3
 800763e:	d12b      	bne.n	8007698 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	689a      	ldr	r2, [r3, #8]
 8007644:	2380      	movs	r3, #128	; 0x80
 8007646:	00db      	lsls	r3, r3, #3
 8007648:	429a      	cmp	r2, r3
 800764a:	d012      	beq.n	8007672 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800764c:	68ba      	ldr	r2, [r7, #8]
 800764e:	68f8      	ldr	r0, [r7, #12]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	9300      	str	r3, [sp, #0]
 8007654:	0013      	movs	r3, r2
 8007656:	2200      	movs	r2, #0
 8007658:	2180      	movs	r1, #128	; 0x80
 800765a:	f7ff ff3d 	bl	80074d8 <SPI_WaitFlagStateUntilTimeout>
 800765e:	1e03      	subs	r3, r0, #0
 8007660:	d02d      	beq.n	80076be <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007666:	2220      	movs	r2, #32
 8007668:	431a      	orrs	r2, r3
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800766e:	2303      	movs	r3, #3
 8007670:	e026      	b.n	80076c0 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007672:	68ba      	ldr	r2, [r7, #8]
 8007674:	68f8      	ldr	r0, [r7, #12]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	9300      	str	r3, [sp, #0]
 800767a:	0013      	movs	r3, r2
 800767c:	2200      	movs	r2, #0
 800767e:	2101      	movs	r1, #1
 8007680:	f7ff ff2a 	bl	80074d8 <SPI_WaitFlagStateUntilTimeout>
 8007684:	1e03      	subs	r3, r0, #0
 8007686:	d01a      	beq.n	80076be <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800768c:	2220      	movs	r2, #32
 800768e:	431a      	orrs	r2, r3
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007694:	2303      	movs	r3, #3
 8007696:	e013      	b.n	80076c0 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007698:	68ba      	ldr	r2, [r7, #8]
 800769a:	68f8      	ldr	r0, [r7, #12]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	9300      	str	r3, [sp, #0]
 80076a0:	0013      	movs	r3, r2
 80076a2:	2200      	movs	r2, #0
 80076a4:	2101      	movs	r1, #1
 80076a6:	f7ff ff17 	bl	80074d8 <SPI_WaitFlagStateUntilTimeout>
 80076aa:	1e03      	subs	r3, r0, #0
 80076ac:	d007      	beq.n	80076be <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076b2:	2220      	movs	r2, #32
 80076b4:	431a      	orrs	r2, r3
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80076ba:	2303      	movs	r3, #3
 80076bc:	e000      	b.n	80076c0 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 80076be:	2300      	movs	r3, #0
}
 80076c0:	0018      	movs	r0, r3
 80076c2:	46bd      	mov	sp, r7
 80076c4:	b004      	add	sp, #16
 80076c6:	bd80      	pop	{r7, pc}

080076c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b088      	sub	sp, #32
 80076cc:	af02      	add	r7, sp, #8
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	60b9      	str	r1, [r7, #8]
 80076d2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80076d4:	4b1d      	ldr	r3, [pc, #116]	; (800774c <SPI_EndRxTxTransaction+0x84>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	491d      	ldr	r1, [pc, #116]	; (8007750 <SPI_EndRxTxTransaction+0x88>)
 80076da:	0018      	movs	r0, r3
 80076dc:	f7f8 fd30 	bl	8000140 <__udivsi3>
 80076e0:	0003      	movs	r3, r0
 80076e2:	001a      	movs	r2, r3
 80076e4:	0013      	movs	r3, r2
 80076e6:	015b      	lsls	r3, r3, #5
 80076e8:	1a9b      	subs	r3, r3, r2
 80076ea:	009b      	lsls	r3, r3, #2
 80076ec:	189b      	adds	r3, r3, r2
 80076ee:	00db      	lsls	r3, r3, #3
 80076f0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	685a      	ldr	r2, [r3, #4]
 80076f6:	2382      	movs	r3, #130	; 0x82
 80076f8:	005b      	lsls	r3, r3, #1
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d112      	bne.n	8007724 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80076fe:	68ba      	ldr	r2, [r7, #8]
 8007700:	68f8      	ldr	r0, [r7, #12]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	9300      	str	r3, [sp, #0]
 8007706:	0013      	movs	r3, r2
 8007708:	2200      	movs	r2, #0
 800770a:	2180      	movs	r1, #128	; 0x80
 800770c:	f7ff fee4 	bl	80074d8 <SPI_WaitFlagStateUntilTimeout>
 8007710:	1e03      	subs	r3, r0, #0
 8007712:	d016      	beq.n	8007742 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007718:	2220      	movs	r2, #32
 800771a:	431a      	orrs	r2, r3
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007720:	2303      	movs	r3, #3
 8007722:	e00f      	b.n	8007744 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00a      	beq.n	8007740 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	3b01      	subs	r3, #1
 800772e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	689b      	ldr	r3, [r3, #8]
 8007736:	2280      	movs	r2, #128	; 0x80
 8007738:	4013      	ands	r3, r2
 800773a:	2b80      	cmp	r3, #128	; 0x80
 800773c:	d0f2      	beq.n	8007724 <SPI_EndRxTxTransaction+0x5c>
 800773e:	e000      	b.n	8007742 <SPI_EndRxTxTransaction+0x7a>
        break;
 8007740:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8007742:	2300      	movs	r3, #0
}
 8007744:	0018      	movs	r0, r3
 8007746:	46bd      	mov	sp, r7
 8007748:	b006      	add	sp, #24
 800774a:	bd80      	pop	{r7, pc}
 800774c:	20000000 	.word	0x20000000
 8007750:	016e3600 	.word	0x016e3600

08007754 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b082      	sub	sp, #8
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d101      	bne.n	8007766 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	e032      	b.n	80077cc <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2239      	movs	r2, #57	; 0x39
 800776a:	5c9b      	ldrb	r3, [r3, r2]
 800776c:	b2db      	uxtb	r3, r3
 800776e:	2b00      	cmp	r3, #0
 8007770:	d107      	bne.n	8007782 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2238      	movs	r2, #56	; 0x38
 8007776:	2100      	movs	r1, #0
 8007778:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	0018      	movs	r0, r3
 800777e:	f7fc fa6d 	bl	8003c5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2239      	movs	r2, #57	; 0x39
 8007786:	2102      	movs	r1, #2
 8007788:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	3304      	adds	r3, #4
 8007792:	0019      	movs	r1, r3
 8007794:	0010      	movs	r0, r2
 8007796:	f000 f977 	bl	8007a88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	223e      	movs	r2, #62	; 0x3e
 800779e:	2101      	movs	r1, #1
 80077a0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	223a      	movs	r2, #58	; 0x3a
 80077a6:	2101      	movs	r1, #1
 80077a8:	5499      	strb	r1, [r3, r2]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	223b      	movs	r2, #59	; 0x3b
 80077ae:	2101      	movs	r1, #1
 80077b0:	5499      	strb	r1, [r3, r2]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	223c      	movs	r2, #60	; 0x3c
 80077b6:	2101      	movs	r1, #1
 80077b8:	5499      	strb	r1, [r3, r2]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	223d      	movs	r2, #61	; 0x3d
 80077be:	2101      	movs	r1, #1
 80077c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2239      	movs	r2, #57	; 0x39
 80077c6:	2101      	movs	r1, #1
 80077c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	0018      	movs	r0, r3
 80077ce:	46bd      	mov	sp, r7
 80077d0:	b002      	add	sp, #8
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b084      	sub	sp, #16
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2239      	movs	r2, #57	; 0x39
 80077e0:	5c9b      	ldrb	r3, [r3, r2]
 80077e2:	b2db      	uxtb	r3, r3
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d001      	beq.n	80077ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80077e8:	2301      	movs	r3, #1
 80077ea:	e03b      	b.n	8007864 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2239      	movs	r2, #57	; 0x39
 80077f0:	2102      	movs	r1, #2
 80077f2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	68da      	ldr	r2, [r3, #12]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	2101      	movs	r1, #1
 8007800:	430a      	orrs	r2, r1
 8007802:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	2380      	movs	r3, #128	; 0x80
 800780a:	05db      	lsls	r3, r3, #23
 800780c:	429a      	cmp	r2, r3
 800780e:	d00e      	beq.n	800782e <HAL_TIM_Base_Start_IT+0x5a>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4a15      	ldr	r2, [pc, #84]	; (800786c <HAL_TIM_Base_Start_IT+0x98>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d009      	beq.n	800782e <HAL_TIM_Base_Start_IT+0x5a>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a14      	ldr	r2, [pc, #80]	; (8007870 <HAL_TIM_Base_Start_IT+0x9c>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d004      	beq.n	800782e <HAL_TIM_Base_Start_IT+0x5a>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a12      	ldr	r2, [pc, #72]	; (8007874 <HAL_TIM_Base_Start_IT+0xa0>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d111      	bne.n	8007852 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	2207      	movs	r2, #7
 8007836:	4013      	ands	r3, r2
 8007838:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2b06      	cmp	r3, #6
 800783e:	d010      	beq.n	8007862 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	681a      	ldr	r2, [r3, #0]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	2101      	movs	r1, #1
 800784c:	430a      	orrs	r2, r1
 800784e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007850:	e007      	b.n	8007862 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	681a      	ldr	r2, [r3, #0]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2101      	movs	r1, #1
 800785e:	430a      	orrs	r2, r1
 8007860:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007862:	2300      	movs	r3, #0
}
 8007864:	0018      	movs	r0, r3
 8007866:	46bd      	mov	sp, r7
 8007868:	b004      	add	sp, #16
 800786a:	bd80      	pop	{r7, pc}
 800786c:	40000400 	.word	0x40000400
 8007870:	40010800 	.word	0x40010800
 8007874:	40011400 	.word	0x40011400

08007878 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b082      	sub	sp, #8
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	691b      	ldr	r3, [r3, #16]
 8007886:	2202      	movs	r2, #2
 8007888:	4013      	ands	r3, r2
 800788a:	2b02      	cmp	r3, #2
 800788c:	d124      	bne.n	80078d8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	68db      	ldr	r3, [r3, #12]
 8007894:	2202      	movs	r2, #2
 8007896:	4013      	ands	r3, r2
 8007898:	2b02      	cmp	r3, #2
 800789a:	d11d      	bne.n	80078d8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	2203      	movs	r2, #3
 80078a2:	4252      	negs	r2, r2
 80078a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2201      	movs	r2, #1
 80078aa:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	699b      	ldr	r3, [r3, #24]
 80078b2:	2203      	movs	r2, #3
 80078b4:	4013      	ands	r3, r2
 80078b6:	d004      	beq.n	80078c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	0018      	movs	r0, r3
 80078bc:	f000 f8cc 	bl	8007a58 <HAL_TIM_IC_CaptureCallback>
 80078c0:	e007      	b.n	80078d2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	0018      	movs	r0, r3
 80078c6:	f000 f8bf 	bl	8007a48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	0018      	movs	r0, r3
 80078ce:	f000 f8cb 	bl	8007a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2200      	movs	r2, #0
 80078d6:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	691b      	ldr	r3, [r3, #16]
 80078de:	2204      	movs	r2, #4
 80078e0:	4013      	ands	r3, r2
 80078e2:	2b04      	cmp	r3, #4
 80078e4:	d125      	bne.n	8007932 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	2204      	movs	r2, #4
 80078ee:	4013      	ands	r3, r2
 80078f0:	2b04      	cmp	r3, #4
 80078f2:	d11e      	bne.n	8007932 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	2205      	movs	r2, #5
 80078fa:	4252      	negs	r2, r2
 80078fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2202      	movs	r2, #2
 8007902:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	699a      	ldr	r2, [r3, #24]
 800790a:	23c0      	movs	r3, #192	; 0xc0
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	4013      	ands	r3, r2
 8007910:	d004      	beq.n	800791c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	0018      	movs	r0, r3
 8007916:	f000 f89f 	bl	8007a58 <HAL_TIM_IC_CaptureCallback>
 800791a:	e007      	b.n	800792c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	0018      	movs	r0, r3
 8007920:	f000 f892 	bl	8007a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	0018      	movs	r0, r3
 8007928:	f000 f89e 	bl	8007a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2200      	movs	r2, #0
 8007930:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	691b      	ldr	r3, [r3, #16]
 8007938:	2208      	movs	r2, #8
 800793a:	4013      	ands	r3, r2
 800793c:	2b08      	cmp	r3, #8
 800793e:	d124      	bne.n	800798a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	2208      	movs	r2, #8
 8007948:	4013      	ands	r3, r2
 800794a:	2b08      	cmp	r3, #8
 800794c:	d11d      	bne.n	800798a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	2209      	movs	r2, #9
 8007954:	4252      	negs	r2, r2
 8007956:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2204      	movs	r2, #4
 800795c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	69db      	ldr	r3, [r3, #28]
 8007964:	2203      	movs	r2, #3
 8007966:	4013      	ands	r3, r2
 8007968:	d004      	beq.n	8007974 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	0018      	movs	r0, r3
 800796e:	f000 f873 	bl	8007a58 <HAL_TIM_IC_CaptureCallback>
 8007972:	e007      	b.n	8007984 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	0018      	movs	r0, r3
 8007978:	f000 f866 	bl	8007a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	0018      	movs	r0, r3
 8007980:	f000 f872 	bl	8007a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	691b      	ldr	r3, [r3, #16]
 8007990:	2210      	movs	r2, #16
 8007992:	4013      	ands	r3, r2
 8007994:	2b10      	cmp	r3, #16
 8007996:	d125      	bne.n	80079e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	68db      	ldr	r3, [r3, #12]
 800799e:	2210      	movs	r2, #16
 80079a0:	4013      	ands	r3, r2
 80079a2:	2b10      	cmp	r3, #16
 80079a4:	d11e      	bne.n	80079e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	2211      	movs	r2, #17
 80079ac:	4252      	negs	r2, r2
 80079ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2208      	movs	r2, #8
 80079b4:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	69da      	ldr	r2, [r3, #28]
 80079bc:	23c0      	movs	r3, #192	; 0xc0
 80079be:	009b      	lsls	r3, r3, #2
 80079c0:	4013      	ands	r3, r2
 80079c2:	d004      	beq.n	80079ce <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	0018      	movs	r0, r3
 80079c8:	f000 f846 	bl	8007a58 <HAL_TIM_IC_CaptureCallback>
 80079cc:	e007      	b.n	80079de <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	0018      	movs	r0, r3
 80079d2:	f000 f839 	bl	8007a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	0018      	movs	r0, r3
 80079da:	f000 f845 	bl	8007a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	691b      	ldr	r3, [r3, #16]
 80079ea:	2201      	movs	r2, #1
 80079ec:	4013      	ands	r3, r2
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	d10f      	bne.n	8007a12 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	68db      	ldr	r3, [r3, #12]
 80079f8:	2201      	movs	r2, #1
 80079fa:	4013      	ands	r3, r2
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d108      	bne.n	8007a12 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	2202      	movs	r2, #2
 8007a06:	4252      	negs	r2, r2
 8007a08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	0018      	movs	r0, r3
 8007a0e:	f7fb f94f 	bl	8002cb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	691b      	ldr	r3, [r3, #16]
 8007a18:	2240      	movs	r2, #64	; 0x40
 8007a1a:	4013      	ands	r3, r2
 8007a1c:	2b40      	cmp	r3, #64	; 0x40
 8007a1e:	d10f      	bne.n	8007a40 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	68db      	ldr	r3, [r3, #12]
 8007a26:	2240      	movs	r2, #64	; 0x40
 8007a28:	4013      	ands	r3, r2
 8007a2a:	2b40      	cmp	r3, #64	; 0x40
 8007a2c:	d108      	bne.n	8007a40 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	2241      	movs	r2, #65	; 0x41
 8007a34:	4252      	negs	r2, r2
 8007a36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	0018      	movs	r0, r3
 8007a3c:	f000 f81c 	bl	8007a78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a40:	46c0      	nop			; (mov r8, r8)
 8007a42:	46bd      	mov	sp, r7
 8007a44:	b002      	add	sp, #8
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b082      	sub	sp, #8
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a50:	46c0      	nop			; (mov r8, r8)
 8007a52:	46bd      	mov	sp, r7
 8007a54:	b002      	add	sp, #8
 8007a56:	bd80      	pop	{r7, pc}

08007a58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b082      	sub	sp, #8
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a60:	46c0      	nop			; (mov r8, r8)
 8007a62:	46bd      	mov	sp, r7
 8007a64:	b002      	add	sp, #8
 8007a66:	bd80      	pop	{r7, pc}

08007a68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b082      	sub	sp, #8
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a70:	46c0      	nop			; (mov r8, r8)
 8007a72:	46bd      	mov	sp, r7
 8007a74:	b002      	add	sp, #8
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b082      	sub	sp, #8
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a80:	46c0      	nop			; (mov r8, r8)
 8007a82:	46bd      	mov	sp, r7
 8007a84:	b002      	add	sp, #8
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a98:	687a      	ldr	r2, [r7, #4]
 8007a9a:	2380      	movs	r3, #128	; 0x80
 8007a9c:	05db      	lsls	r3, r3, #23
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d00b      	beq.n	8007aba <TIM_Base_SetConfig+0x32>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4a23      	ldr	r2, [pc, #140]	; (8007b34 <TIM_Base_SetConfig+0xac>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d007      	beq.n	8007aba <TIM_Base_SetConfig+0x32>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4a22      	ldr	r2, [pc, #136]	; (8007b38 <TIM_Base_SetConfig+0xb0>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d003      	beq.n	8007aba <TIM_Base_SetConfig+0x32>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a21      	ldr	r2, [pc, #132]	; (8007b3c <TIM_Base_SetConfig+0xb4>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d108      	bne.n	8007acc <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2270      	movs	r2, #112	; 0x70
 8007abe:	4393      	bics	r3, r2
 8007ac0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	68fa      	ldr	r2, [r7, #12]
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007acc:	687a      	ldr	r2, [r7, #4]
 8007ace:	2380      	movs	r3, #128	; 0x80
 8007ad0:	05db      	lsls	r3, r3, #23
 8007ad2:	429a      	cmp	r2, r3
 8007ad4:	d00b      	beq.n	8007aee <TIM_Base_SetConfig+0x66>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a16      	ldr	r2, [pc, #88]	; (8007b34 <TIM_Base_SetConfig+0xac>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d007      	beq.n	8007aee <TIM_Base_SetConfig+0x66>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4a15      	ldr	r2, [pc, #84]	; (8007b38 <TIM_Base_SetConfig+0xb0>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d003      	beq.n	8007aee <TIM_Base_SetConfig+0x66>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	4a14      	ldr	r2, [pc, #80]	; (8007b3c <TIM_Base_SetConfig+0xb4>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d108      	bne.n	8007b00 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	4a13      	ldr	r2, [pc, #76]	; (8007b40 <TIM_Base_SetConfig+0xb8>)
 8007af2:	4013      	ands	r3, r2
 8007af4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	68db      	ldr	r3, [r3, #12]
 8007afa:	68fa      	ldr	r2, [r7, #12]
 8007afc:	4313      	orrs	r3, r2
 8007afe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2280      	movs	r2, #128	; 0x80
 8007b04:	4393      	bics	r3, r2
 8007b06:	001a      	movs	r2, r3
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	691b      	ldr	r3, [r3, #16]
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	68fa      	ldr	r2, [r7, #12]
 8007b14:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	689a      	ldr	r2, [r3, #8]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2201      	movs	r2, #1
 8007b2a:	615a      	str	r2, [r3, #20]
}
 8007b2c:	46c0      	nop			; (mov r8, r8)
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	b004      	add	sp, #16
 8007b32:	bd80      	pop	{r7, pc}
 8007b34:	40000400 	.word	0x40000400
 8007b38:	40010800 	.word	0x40010800
 8007b3c:	40011400 	.word	0x40011400
 8007b40:	fffffcff 	.word	0xfffffcff

08007b44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b084      	sub	sp, #16
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
 8007b4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2238      	movs	r2, #56	; 0x38
 8007b52:	5c9b      	ldrb	r3, [r3, r2]
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	d101      	bne.n	8007b5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b58:	2302      	movs	r3, #2
 8007b5a:	e047      	b.n	8007bec <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2238      	movs	r2, #56	; 0x38
 8007b60:	2101      	movs	r1, #1
 8007b62:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2239      	movs	r2, #57	; 0x39
 8007b68:	2102      	movs	r1, #2
 8007b6a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2270      	movs	r2, #112	; 0x70
 8007b80:	4393      	bics	r3, r2
 8007b82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	68fa      	ldr	r2, [r7, #12]
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	68fa      	ldr	r2, [r7, #12]
 8007b94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681a      	ldr	r2, [r3, #0]
 8007b9a:	2380      	movs	r3, #128	; 0x80
 8007b9c:	05db      	lsls	r3, r3, #23
 8007b9e:	429a      	cmp	r2, r3
 8007ba0:	d00e      	beq.n	8007bc0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a13      	ldr	r2, [pc, #76]	; (8007bf4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d009      	beq.n	8007bc0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a11      	ldr	r2, [pc, #68]	; (8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d004      	beq.n	8007bc0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4a10      	ldr	r2, [pc, #64]	; (8007bfc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d10c      	bne.n	8007bda <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	2280      	movs	r2, #128	; 0x80
 8007bc4:	4393      	bics	r3, r2
 8007bc6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	68ba      	ldr	r2, [r7, #8]
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	68ba      	ldr	r2, [r7, #8]
 8007bd8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2239      	movs	r2, #57	; 0x39
 8007bde:	2101      	movs	r1, #1
 8007be0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2238      	movs	r2, #56	; 0x38
 8007be6:	2100      	movs	r1, #0
 8007be8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007bea:	2300      	movs	r3, #0
}
 8007bec:	0018      	movs	r0, r3
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	b004      	add	sp, #16
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	40000400 	.word	0x40000400
 8007bf8:	40010800 	.word	0x40010800
 8007bfc:	40011400 	.word	0x40011400

08007c00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b082      	sub	sp, #8
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d101      	bne.n	8007c12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	e044      	b.n	8007c9c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d107      	bne.n	8007c2a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2278      	movs	r2, #120	; 0x78
 8007c1e:	2100      	movs	r1, #0
 8007c20:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	0018      	movs	r0, r3
 8007c26:	f7fc f86b 	bl	8003d00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2224      	movs	r2, #36	; 0x24
 8007c2e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	681a      	ldr	r2, [r3, #0]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	2101      	movs	r1, #1
 8007c3c:	438a      	bics	r2, r1
 8007c3e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	0018      	movs	r0, r3
 8007c44:	f000 fb8c 	bl	8008360 <UART_SetConfig>
 8007c48:	0003      	movs	r3, r0
 8007c4a:	2b01      	cmp	r3, #1
 8007c4c:	d101      	bne.n	8007c52 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007c4e:	2301      	movs	r3, #1
 8007c50:	e024      	b.n	8007c9c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d003      	beq.n	8007c62 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	0018      	movs	r0, r3
 8007c5e:	f000 fe1d 	bl	800889c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	685a      	ldr	r2, [r3, #4]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	490d      	ldr	r1, [pc, #52]	; (8007ca4 <HAL_UART_Init+0xa4>)
 8007c6e:	400a      	ands	r2, r1
 8007c70:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	689a      	ldr	r2, [r3, #8]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	212a      	movs	r1, #42	; 0x2a
 8007c7e:	438a      	bics	r2, r1
 8007c80:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	681a      	ldr	r2, [r3, #0]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	2101      	movs	r1, #1
 8007c8e:	430a      	orrs	r2, r1
 8007c90:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	0018      	movs	r0, r3
 8007c96:	f000 feb5 	bl	8008a04 <UART_CheckIdleState>
 8007c9a:	0003      	movs	r3, r0
}
 8007c9c:	0018      	movs	r0, r3
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	b002      	add	sp, #8
 8007ca2:	bd80      	pop	{r7, pc}
 8007ca4:	ffffb7ff 	.word	0xffffb7ff

08007ca8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b088      	sub	sp, #32
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	1dbb      	adds	r3, r7, #6
 8007cb4:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2280      	movs	r2, #128	; 0x80
 8007cba:	589b      	ldr	r3, [r3, r2]
 8007cbc:	2b20      	cmp	r3, #32
 8007cbe:	d14a      	bne.n	8007d56 <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d003      	beq.n	8007cce <HAL_UART_Receive_IT+0x26>
 8007cc6:	1dbb      	adds	r3, r7, #6
 8007cc8:	881b      	ldrh	r3, [r3, #0]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d101      	bne.n	8007cd2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e042      	b.n	8007d58 <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	689a      	ldr	r2, [r3, #8]
 8007cd6:	2380      	movs	r3, #128	; 0x80
 8007cd8:	015b      	lsls	r3, r3, #5
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d109      	bne.n	8007cf2 <HAL_UART_Receive_IT+0x4a>
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	691b      	ldr	r3, [r3, #16]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d105      	bne.n	8007cf2 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	2201      	movs	r2, #1
 8007cea:	4013      	ands	r3, r2
 8007cec:	d001      	beq.n	8007cf2 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e032      	b.n	8007d58 <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a18      	ldr	r2, [pc, #96]	; (8007d60 <HAL_UART_Receive_IT+0xb8>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d020      	beq.n	8007d44 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	685a      	ldr	r2, [r3, #4]
 8007d08:	2380      	movs	r3, #128	; 0x80
 8007d0a:	041b      	lsls	r3, r3, #16
 8007d0c:	4013      	ands	r3, r2
 8007d0e:	d019      	beq.n	8007d44 <HAL_UART_Receive_IT+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d10:	f3ef 8310 	mrs	r3, PRIMASK
 8007d14:	613b      	str	r3, [r7, #16]
  return(result);
 8007d16:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007d18:	61fb      	str	r3, [r7, #28]
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	f383 8810 	msr	PRIMASK, r3
}
 8007d24:	46c0      	nop			; (mov r8, r8)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	681a      	ldr	r2, [r3, #0]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	2180      	movs	r1, #128	; 0x80
 8007d32:	04c9      	lsls	r1, r1, #19
 8007d34:	430a      	orrs	r2, r1
 8007d36:	601a      	str	r2, [r3, #0]
 8007d38:	69fb      	ldr	r3, [r7, #28]
 8007d3a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d3c:	69bb      	ldr	r3, [r7, #24]
 8007d3e:	f383 8810 	msr	PRIMASK, r3
}
 8007d42:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007d44:	1dbb      	adds	r3, r7, #6
 8007d46:	881a      	ldrh	r2, [r3, #0]
 8007d48:	68b9      	ldr	r1, [r7, #8]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	0018      	movs	r0, r3
 8007d4e:	f000 ff6b 	bl	8008c28 <UART_Start_Receive_IT>
 8007d52:	0003      	movs	r3, r0
 8007d54:	e000      	b.n	8007d58 <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8007d56:	2302      	movs	r3, #2
  }
}
 8007d58:	0018      	movs	r0, r3
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	b008      	add	sp, #32
 8007d5e:	bd80      	pop	{r7, pc}
 8007d60:	40004800 	.word	0x40004800

08007d64 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d64:	b590      	push	{r4, r7, lr}
 8007d66:	b0ab      	sub	sp, #172	; 0xac
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	69db      	ldr	r3, [r3, #28]
 8007d72:	22a4      	movs	r2, #164	; 0xa4
 8007d74:	18b9      	adds	r1, r7, r2
 8007d76:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	20a0      	movs	r0, #160	; 0xa0
 8007d80:	1839      	adds	r1, r7, r0
 8007d82:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	219c      	movs	r1, #156	; 0x9c
 8007d8c:	1879      	adds	r1, r7, r1
 8007d8e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007d90:	0011      	movs	r1, r2
 8007d92:	18bb      	adds	r3, r7, r2
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a99      	ldr	r2, [pc, #612]	; (8007ffc <HAL_UART_IRQHandler+0x298>)
 8007d98:	4013      	ands	r3, r2
 8007d9a:	2298      	movs	r2, #152	; 0x98
 8007d9c:	18bc      	adds	r4, r7, r2
 8007d9e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8007da0:	18bb      	adds	r3, r7, r2
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d114      	bne.n	8007dd2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007da8:	187b      	adds	r3, r7, r1
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	2220      	movs	r2, #32
 8007dae:	4013      	ands	r3, r2
 8007db0:	d00f      	beq.n	8007dd2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007db2:	183b      	adds	r3, r7, r0
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	2220      	movs	r2, #32
 8007db8:	4013      	ands	r3, r2
 8007dba:	d00a      	beq.n	8007dd2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d100      	bne.n	8007dc6 <HAL_UART_IRQHandler+0x62>
 8007dc4:	e2a0      	b.n	8008308 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007dca:	687a      	ldr	r2, [r7, #4]
 8007dcc:	0010      	movs	r0, r2
 8007dce:	4798      	blx	r3
      }
      return;
 8007dd0:	e29a      	b.n	8008308 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007dd2:	2398      	movs	r3, #152	; 0x98
 8007dd4:	18fb      	adds	r3, r7, r3
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d100      	bne.n	8007dde <HAL_UART_IRQHandler+0x7a>
 8007ddc:	e114      	b.n	8008008 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007dde:	239c      	movs	r3, #156	; 0x9c
 8007de0:	18fb      	adds	r3, r7, r3
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	2201      	movs	r2, #1
 8007de6:	4013      	ands	r3, r2
 8007de8:	d106      	bne.n	8007df8 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007dea:	23a0      	movs	r3, #160	; 0xa0
 8007dec:	18fb      	adds	r3, r7, r3
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a83      	ldr	r2, [pc, #524]	; (8008000 <HAL_UART_IRQHandler+0x29c>)
 8007df2:	4013      	ands	r3, r2
 8007df4:	d100      	bne.n	8007df8 <HAL_UART_IRQHandler+0x94>
 8007df6:	e107      	b.n	8008008 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007df8:	23a4      	movs	r3, #164	; 0xa4
 8007dfa:	18fb      	adds	r3, r7, r3
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	4013      	ands	r3, r2
 8007e02:	d012      	beq.n	8007e2a <HAL_UART_IRQHandler+0xc6>
 8007e04:	23a0      	movs	r3, #160	; 0xa0
 8007e06:	18fb      	adds	r3, r7, r3
 8007e08:	681a      	ldr	r2, [r3, #0]
 8007e0a:	2380      	movs	r3, #128	; 0x80
 8007e0c:	005b      	lsls	r3, r3, #1
 8007e0e:	4013      	ands	r3, r2
 8007e10:	d00b      	beq.n	8007e2a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	2201      	movs	r2, #1
 8007e18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2284      	movs	r2, #132	; 0x84
 8007e1e:	589b      	ldr	r3, [r3, r2]
 8007e20:	2201      	movs	r2, #1
 8007e22:	431a      	orrs	r2, r3
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2184      	movs	r1, #132	; 0x84
 8007e28:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e2a:	23a4      	movs	r3, #164	; 0xa4
 8007e2c:	18fb      	adds	r3, r7, r3
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	2202      	movs	r2, #2
 8007e32:	4013      	ands	r3, r2
 8007e34:	d011      	beq.n	8007e5a <HAL_UART_IRQHandler+0xf6>
 8007e36:	239c      	movs	r3, #156	; 0x9c
 8007e38:	18fb      	adds	r3, r7, r3
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	4013      	ands	r3, r2
 8007e40:	d00b      	beq.n	8007e5a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2202      	movs	r2, #2
 8007e48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2284      	movs	r2, #132	; 0x84
 8007e4e:	589b      	ldr	r3, [r3, r2]
 8007e50:	2204      	movs	r2, #4
 8007e52:	431a      	orrs	r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2184      	movs	r1, #132	; 0x84
 8007e58:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e5a:	23a4      	movs	r3, #164	; 0xa4
 8007e5c:	18fb      	adds	r3, r7, r3
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2204      	movs	r2, #4
 8007e62:	4013      	ands	r3, r2
 8007e64:	d011      	beq.n	8007e8a <HAL_UART_IRQHandler+0x126>
 8007e66:	239c      	movs	r3, #156	; 0x9c
 8007e68:	18fb      	adds	r3, r7, r3
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	4013      	ands	r3, r2
 8007e70:	d00b      	beq.n	8007e8a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2204      	movs	r2, #4
 8007e78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2284      	movs	r2, #132	; 0x84
 8007e7e:	589b      	ldr	r3, [r3, r2]
 8007e80:	2202      	movs	r2, #2
 8007e82:	431a      	orrs	r2, r3
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2184      	movs	r1, #132	; 0x84
 8007e88:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007e8a:	23a4      	movs	r3, #164	; 0xa4
 8007e8c:	18fb      	adds	r3, r7, r3
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	2208      	movs	r2, #8
 8007e92:	4013      	ands	r3, r2
 8007e94:	d017      	beq.n	8007ec6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007e96:	23a0      	movs	r3, #160	; 0xa0
 8007e98:	18fb      	adds	r3, r7, r3
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	2220      	movs	r2, #32
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	d105      	bne.n	8007eae <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007ea2:	239c      	movs	r3, #156	; 0x9c
 8007ea4:	18fb      	adds	r3, r7, r3
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007eac:	d00b      	beq.n	8007ec6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	2208      	movs	r2, #8
 8007eb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2284      	movs	r2, #132	; 0x84
 8007eba:	589b      	ldr	r3, [r3, r2]
 8007ebc:	2208      	movs	r2, #8
 8007ebe:	431a      	orrs	r2, r3
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2184      	movs	r1, #132	; 0x84
 8007ec4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007ec6:	23a4      	movs	r3, #164	; 0xa4
 8007ec8:	18fb      	adds	r3, r7, r3
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	2380      	movs	r3, #128	; 0x80
 8007ece:	011b      	lsls	r3, r3, #4
 8007ed0:	4013      	ands	r3, r2
 8007ed2:	d013      	beq.n	8007efc <HAL_UART_IRQHandler+0x198>
 8007ed4:	23a0      	movs	r3, #160	; 0xa0
 8007ed6:	18fb      	adds	r3, r7, r3
 8007ed8:	681a      	ldr	r2, [r3, #0]
 8007eda:	2380      	movs	r3, #128	; 0x80
 8007edc:	04db      	lsls	r3, r3, #19
 8007ede:	4013      	ands	r3, r2
 8007ee0:	d00c      	beq.n	8007efc <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	2280      	movs	r2, #128	; 0x80
 8007ee8:	0112      	lsls	r2, r2, #4
 8007eea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2284      	movs	r2, #132	; 0x84
 8007ef0:	589b      	ldr	r3, [r3, r2]
 8007ef2:	2220      	movs	r2, #32
 8007ef4:	431a      	orrs	r2, r3
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2184      	movs	r1, #132	; 0x84
 8007efa:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2284      	movs	r2, #132	; 0x84
 8007f00:	589b      	ldr	r3, [r3, r2]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d100      	bne.n	8007f08 <HAL_UART_IRQHandler+0x1a4>
 8007f06:	e201      	b.n	800830c <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007f08:	23a4      	movs	r3, #164	; 0xa4
 8007f0a:	18fb      	adds	r3, r7, r3
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	2220      	movs	r2, #32
 8007f10:	4013      	ands	r3, r2
 8007f12:	d00e      	beq.n	8007f32 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007f14:	23a0      	movs	r3, #160	; 0xa0
 8007f16:	18fb      	adds	r3, r7, r3
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	2220      	movs	r2, #32
 8007f1c:	4013      	ands	r3, r2
 8007f1e:	d008      	beq.n	8007f32 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d004      	beq.n	8007f32 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f2c:	687a      	ldr	r2, [r7, #4]
 8007f2e:	0010      	movs	r0, r2
 8007f30:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2284      	movs	r2, #132	; 0x84
 8007f36:	589b      	ldr	r3, [r3, r2]
 8007f38:	2194      	movs	r1, #148	; 0x94
 8007f3a:	187a      	adds	r2, r7, r1
 8007f3c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	689b      	ldr	r3, [r3, #8]
 8007f44:	2240      	movs	r2, #64	; 0x40
 8007f46:	4013      	ands	r3, r2
 8007f48:	2b40      	cmp	r3, #64	; 0x40
 8007f4a:	d004      	beq.n	8007f56 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007f4c:	187b      	adds	r3, r7, r1
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2228      	movs	r2, #40	; 0x28
 8007f52:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f54:	d047      	beq.n	8007fe6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	0018      	movs	r0, r3
 8007f5a:	f000 ff2f 	bl	8008dbc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	689b      	ldr	r3, [r3, #8]
 8007f64:	2240      	movs	r2, #64	; 0x40
 8007f66:	4013      	ands	r3, r2
 8007f68:	2b40      	cmp	r3, #64	; 0x40
 8007f6a:	d137      	bne.n	8007fdc <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f6c:	f3ef 8310 	mrs	r3, PRIMASK
 8007f70:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8007f72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f74:	2090      	movs	r0, #144	; 0x90
 8007f76:	183a      	adds	r2, r7, r0
 8007f78:	6013      	str	r3, [r2, #0]
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007f80:	f383 8810 	msr	PRIMASK, r3
}
 8007f84:	46c0      	nop			; (mov r8, r8)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	689a      	ldr	r2, [r3, #8]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	2140      	movs	r1, #64	; 0x40
 8007f92:	438a      	bics	r2, r1
 8007f94:	609a      	str	r2, [r3, #8]
 8007f96:	183b      	adds	r3, r7, r0
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007f9e:	f383 8810 	msr	PRIMASK, r3
}
 8007fa2:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d012      	beq.n	8007fd2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007fb0:	4a14      	ldr	r2, [pc, #80]	; (8008004 <HAL_UART_IRQHandler+0x2a0>)
 8007fb2:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007fb8:	0018      	movs	r0, r3
 8007fba:	f7fc fddd 	bl	8004b78 <HAL_DMA_Abort_IT>
 8007fbe:	1e03      	subs	r3, r0, #0
 8007fc0:	d01a      	beq.n	8007ff8 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007fc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007fcc:	0018      	movs	r0, r3
 8007fce:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fd0:	e012      	b.n	8007ff8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	0018      	movs	r0, r3
 8007fd6:	f000 f9af 	bl	8008338 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fda:	e00d      	b.n	8007ff8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	0018      	movs	r0, r3
 8007fe0:	f000 f9aa 	bl	8008338 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fe4:	e008      	b.n	8007ff8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	0018      	movs	r0, r3
 8007fea:	f000 f9a5 	bl	8008338 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2284      	movs	r2, #132	; 0x84
 8007ff2:	2100      	movs	r1, #0
 8007ff4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8007ff6:	e189      	b.n	800830c <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ff8:	46c0      	nop			; (mov r8, r8)
    return;
 8007ffa:	e187      	b.n	800830c <HAL_UART_IRQHandler+0x5a8>
 8007ffc:	0000080f 	.word	0x0000080f
 8008000:	04000120 	.word	0x04000120
 8008004:	08008e85 	.word	0x08008e85

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800800c:	2b01      	cmp	r3, #1
 800800e:	d000      	beq.n	8008012 <HAL_UART_IRQHandler+0x2ae>
 8008010:	e13b      	b.n	800828a <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008012:	23a4      	movs	r3, #164	; 0xa4
 8008014:	18fb      	adds	r3, r7, r3
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	2210      	movs	r2, #16
 800801a:	4013      	ands	r3, r2
 800801c:	d100      	bne.n	8008020 <HAL_UART_IRQHandler+0x2bc>
 800801e:	e134      	b.n	800828a <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008020:	23a0      	movs	r3, #160	; 0xa0
 8008022:	18fb      	adds	r3, r7, r3
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	2210      	movs	r2, #16
 8008028:	4013      	ands	r3, r2
 800802a:	d100      	bne.n	800802e <HAL_UART_IRQHandler+0x2ca>
 800802c:	e12d      	b.n	800828a <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	2210      	movs	r2, #16
 8008034:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	2240      	movs	r2, #64	; 0x40
 800803e:	4013      	ands	r3, r2
 8008040:	2b40      	cmp	r3, #64	; 0x40
 8008042:	d000      	beq.n	8008046 <HAL_UART_IRQHandler+0x2e2>
 8008044:	e0a1      	b.n	800818a <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	685a      	ldr	r2, [r3, #4]
 800804e:	217e      	movs	r1, #126	; 0x7e
 8008050:	187b      	adds	r3, r7, r1
 8008052:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8008054:	187b      	adds	r3, r7, r1
 8008056:	881b      	ldrh	r3, [r3, #0]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d100      	bne.n	800805e <HAL_UART_IRQHandler+0x2fa>
 800805c:	e158      	b.n	8008310 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2258      	movs	r2, #88	; 0x58
 8008062:	5a9b      	ldrh	r3, [r3, r2]
 8008064:	187a      	adds	r2, r7, r1
 8008066:	8812      	ldrh	r2, [r2, #0]
 8008068:	429a      	cmp	r2, r3
 800806a:	d300      	bcc.n	800806e <HAL_UART_IRQHandler+0x30a>
 800806c:	e150      	b.n	8008310 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	187a      	adds	r2, r7, r1
 8008072:	215a      	movs	r1, #90	; 0x5a
 8008074:	8812      	ldrh	r2, [r2, #0]
 8008076:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	2220      	movs	r2, #32
 8008082:	4013      	ands	r3, r2
 8008084:	d16f      	bne.n	8008166 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008086:	f3ef 8310 	mrs	r3, PRIMASK
 800808a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800808c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800808e:	67bb      	str	r3, [r7, #120]	; 0x78
 8008090:	2301      	movs	r3, #1
 8008092:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008096:	f383 8810 	msr	PRIMASK, r3
}
 800809a:	46c0      	nop			; (mov r8, r8)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	499e      	ldr	r1, [pc, #632]	; (8008320 <HAL_UART_IRQHandler+0x5bc>)
 80080a8:	400a      	ands	r2, r1
 80080aa:	601a      	str	r2, [r3, #0]
 80080ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080ae:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080b2:	f383 8810 	msr	PRIMASK, r3
}
 80080b6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080b8:	f3ef 8310 	mrs	r3, PRIMASK
 80080bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80080be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080c0:	677b      	str	r3, [r7, #116]	; 0x74
 80080c2:	2301      	movs	r3, #1
 80080c4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080c8:	f383 8810 	msr	PRIMASK, r3
}
 80080cc:	46c0      	nop			; (mov r8, r8)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	689a      	ldr	r2, [r3, #8]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	2101      	movs	r1, #1
 80080da:	438a      	bics	r2, r1
 80080dc:	609a      	str	r2, [r3, #8]
 80080de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080e0:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80080e4:	f383 8810 	msr	PRIMASK, r3
}
 80080e8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080ea:	f3ef 8310 	mrs	r3, PRIMASK
 80080ee:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80080f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080f2:	673b      	str	r3, [r7, #112]	; 0x70
 80080f4:	2301      	movs	r3, #1
 80080f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080fa:	f383 8810 	msr	PRIMASK, r3
}
 80080fe:	46c0      	nop			; (mov r8, r8)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	689a      	ldr	r2, [r3, #8]
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	2140      	movs	r1, #64	; 0x40
 800810c:	438a      	bics	r2, r1
 800810e:	609a      	str	r2, [r3, #8]
 8008110:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008112:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008114:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008116:	f383 8810 	msr	PRIMASK, r3
}
 800811a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2280      	movs	r2, #128	; 0x80
 8008120:	2120      	movs	r1, #32
 8008122:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2200      	movs	r2, #0
 8008128:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800812a:	f3ef 8310 	mrs	r3, PRIMASK
 800812e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8008130:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008132:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008134:	2301      	movs	r3, #1
 8008136:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008138:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800813a:	f383 8810 	msr	PRIMASK, r3
}
 800813e:	46c0      	nop			; (mov r8, r8)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	681a      	ldr	r2, [r3, #0]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	2110      	movs	r1, #16
 800814c:	438a      	bics	r2, r1
 800814e:	601a      	str	r2, [r3, #0]
 8008150:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008152:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008154:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008156:	f383 8810 	msr	PRIMASK, r3
}
 800815a:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008160:	0018      	movs	r0, r3
 8008162:	f7fc fcc9 	bl	8004af8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2202      	movs	r2, #2
 800816a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2258      	movs	r2, #88	; 0x58
 8008170:	5a9a      	ldrh	r2, [r3, r2]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	215a      	movs	r1, #90	; 0x5a
 8008176:	5a5b      	ldrh	r3, [r3, r1]
 8008178:	b29b      	uxth	r3, r3
 800817a:	1ad3      	subs	r3, r2, r3
 800817c:	b29a      	uxth	r2, r3
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	0011      	movs	r1, r2
 8008182:	0018      	movs	r0, r3
 8008184:	f000 f8e0 	bl	8008348 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008188:	e0c2      	b.n	8008310 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2258      	movs	r2, #88	; 0x58
 800818e:	5a99      	ldrh	r1, [r3, r2]
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	225a      	movs	r2, #90	; 0x5a
 8008194:	5a9b      	ldrh	r3, [r3, r2]
 8008196:	b29a      	uxth	r2, r3
 8008198:	208e      	movs	r0, #142	; 0x8e
 800819a:	183b      	adds	r3, r7, r0
 800819c:	1a8a      	subs	r2, r1, r2
 800819e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	225a      	movs	r2, #90	; 0x5a
 80081a4:	5a9b      	ldrh	r3, [r3, r2]
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d100      	bne.n	80081ae <HAL_UART_IRQHandler+0x44a>
 80081ac:	e0b2      	b.n	8008314 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 80081ae:	183b      	adds	r3, r7, r0
 80081b0:	881b      	ldrh	r3, [r3, #0]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d100      	bne.n	80081b8 <HAL_UART_IRQHandler+0x454>
 80081b6:	e0ad      	b.n	8008314 <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081b8:	f3ef 8310 	mrs	r3, PRIMASK
 80081bc:	60fb      	str	r3, [r7, #12]
  return(result);
 80081be:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081c0:	2488      	movs	r4, #136	; 0x88
 80081c2:	193a      	adds	r2, r7, r4
 80081c4:	6013      	str	r3, [r2, #0]
 80081c6:	2301      	movs	r3, #1
 80081c8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081ca:	693b      	ldr	r3, [r7, #16]
 80081cc:	f383 8810 	msr	PRIMASK, r3
}
 80081d0:	46c0      	nop			; (mov r8, r8)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	681a      	ldr	r2, [r3, #0]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4951      	ldr	r1, [pc, #324]	; (8008324 <HAL_UART_IRQHandler+0x5c0>)
 80081de:	400a      	ands	r2, r1
 80081e0:	601a      	str	r2, [r3, #0]
 80081e2:	193b      	adds	r3, r7, r4
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	f383 8810 	msr	PRIMASK, r3
}
 80081ee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081f0:	f3ef 8310 	mrs	r3, PRIMASK
 80081f4:	61bb      	str	r3, [r7, #24]
  return(result);
 80081f6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081f8:	2484      	movs	r4, #132	; 0x84
 80081fa:	193a      	adds	r2, r7, r4
 80081fc:	6013      	str	r3, [r2, #0]
 80081fe:	2301      	movs	r3, #1
 8008200:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008202:	69fb      	ldr	r3, [r7, #28]
 8008204:	f383 8810 	msr	PRIMASK, r3
}
 8008208:	46c0      	nop			; (mov r8, r8)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	689a      	ldr	r2, [r3, #8]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	2101      	movs	r1, #1
 8008216:	438a      	bics	r2, r1
 8008218:	609a      	str	r2, [r3, #8]
 800821a:	193b      	adds	r3, r7, r4
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008220:	6a3b      	ldr	r3, [r7, #32]
 8008222:	f383 8810 	msr	PRIMASK, r3
}
 8008226:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2280      	movs	r2, #128	; 0x80
 800822c:	2120      	movs	r1, #32
 800822e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2200      	movs	r2, #0
 8008234:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2200      	movs	r2, #0
 800823a:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800823c:	f3ef 8310 	mrs	r3, PRIMASK
 8008240:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008242:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008244:	2480      	movs	r4, #128	; 0x80
 8008246:	193a      	adds	r2, r7, r4
 8008248:	6013      	str	r3, [r2, #0]
 800824a:	2301      	movs	r3, #1
 800824c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800824e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008250:	f383 8810 	msr	PRIMASK, r3
}
 8008254:	46c0      	nop			; (mov r8, r8)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	681a      	ldr	r2, [r3, #0]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2110      	movs	r1, #16
 8008262:	438a      	bics	r2, r1
 8008264:	601a      	str	r2, [r3, #0]
 8008266:	193b      	adds	r3, r7, r4
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800826c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800826e:	f383 8810 	msr	PRIMASK, r3
}
 8008272:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2202      	movs	r2, #2
 8008278:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800827a:	183b      	adds	r3, r7, r0
 800827c:	881a      	ldrh	r2, [r3, #0]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	0011      	movs	r1, r2
 8008282:	0018      	movs	r0, r3
 8008284:	f000 f860 	bl	8008348 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008288:	e044      	b.n	8008314 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800828a:	23a4      	movs	r3, #164	; 0xa4
 800828c:	18fb      	adds	r3, r7, r3
 800828e:	681a      	ldr	r2, [r3, #0]
 8008290:	2380      	movs	r3, #128	; 0x80
 8008292:	035b      	lsls	r3, r3, #13
 8008294:	4013      	ands	r3, r2
 8008296:	d010      	beq.n	80082ba <HAL_UART_IRQHandler+0x556>
 8008298:	239c      	movs	r3, #156	; 0x9c
 800829a:	18fb      	adds	r3, r7, r3
 800829c:	681a      	ldr	r2, [r3, #0]
 800829e:	2380      	movs	r3, #128	; 0x80
 80082a0:	03db      	lsls	r3, r3, #15
 80082a2:	4013      	ands	r3, r2
 80082a4:	d009      	beq.n	80082ba <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	2280      	movs	r2, #128	; 0x80
 80082ac:	0352      	lsls	r2, r2, #13
 80082ae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	0018      	movs	r0, r3
 80082b4:	f000 ffec 	bl	8009290 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80082b8:	e02f      	b.n	800831a <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80082ba:	23a4      	movs	r3, #164	; 0xa4
 80082bc:	18fb      	adds	r3, r7, r3
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	2280      	movs	r2, #128	; 0x80
 80082c2:	4013      	ands	r3, r2
 80082c4:	d00f      	beq.n	80082e6 <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80082c6:	23a0      	movs	r3, #160	; 0xa0
 80082c8:	18fb      	adds	r3, r7, r3
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	2280      	movs	r2, #128	; 0x80
 80082ce:	4013      	ands	r3, r2
 80082d0:	d009      	beq.n	80082e6 <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d01e      	beq.n	8008318 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80082de:	687a      	ldr	r2, [r7, #4]
 80082e0:	0010      	movs	r0, r2
 80082e2:	4798      	blx	r3
    }
    return;
 80082e4:	e018      	b.n	8008318 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80082e6:	23a4      	movs	r3, #164	; 0xa4
 80082e8:	18fb      	adds	r3, r7, r3
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	2240      	movs	r2, #64	; 0x40
 80082ee:	4013      	ands	r3, r2
 80082f0:	d013      	beq.n	800831a <HAL_UART_IRQHandler+0x5b6>
 80082f2:	23a0      	movs	r3, #160	; 0xa0
 80082f4:	18fb      	adds	r3, r7, r3
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	2240      	movs	r2, #64	; 0x40
 80082fa:	4013      	ands	r3, r2
 80082fc:	d00d      	beq.n	800831a <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	0018      	movs	r0, r3
 8008302:	f000 fdd6 	bl	8008eb2 <UART_EndTransmit_IT>
    return;
 8008306:	e008      	b.n	800831a <HAL_UART_IRQHandler+0x5b6>
      return;
 8008308:	46c0      	nop			; (mov r8, r8)
 800830a:	e006      	b.n	800831a <HAL_UART_IRQHandler+0x5b6>
    return;
 800830c:	46c0      	nop			; (mov r8, r8)
 800830e:	e004      	b.n	800831a <HAL_UART_IRQHandler+0x5b6>
      return;
 8008310:	46c0      	nop			; (mov r8, r8)
 8008312:	e002      	b.n	800831a <HAL_UART_IRQHandler+0x5b6>
      return;
 8008314:	46c0      	nop			; (mov r8, r8)
 8008316:	e000      	b.n	800831a <HAL_UART_IRQHandler+0x5b6>
    return;
 8008318:	46c0      	nop			; (mov r8, r8)
  }

}
 800831a:	46bd      	mov	sp, r7
 800831c:	b02b      	add	sp, #172	; 0xac
 800831e:	bd90      	pop	{r4, r7, pc}
 8008320:	fffffeff 	.word	0xfffffeff
 8008324:	fffffedf 	.word	0xfffffedf

08008328 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b082      	sub	sp, #8
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008330:	46c0      	nop			; (mov r8, r8)
 8008332:	46bd      	mov	sp, r7
 8008334:	b002      	add	sp, #8
 8008336:	bd80      	pop	{r7, pc}

08008338 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b082      	sub	sp, #8
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008340:	46c0      	nop			; (mov r8, r8)
 8008342:	46bd      	mov	sp, r7
 8008344:	b002      	add	sp, #8
 8008346:	bd80      	pop	{r7, pc}

08008348 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b082      	sub	sp, #8
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
 8008350:	000a      	movs	r2, r1
 8008352:	1cbb      	adds	r3, r7, #2
 8008354:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008356:	46c0      	nop			; (mov r8, r8)
 8008358:	46bd      	mov	sp, r7
 800835a:	b002      	add	sp, #8
 800835c:	bd80      	pop	{r7, pc}
	...

08008360 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008360:	b5b0      	push	{r4, r5, r7, lr}
 8008362:	b08e      	sub	sp, #56	; 0x38
 8008364:	af00      	add	r7, sp, #0
 8008366:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008368:	231a      	movs	r3, #26
 800836a:	2218      	movs	r2, #24
 800836c:	189b      	adds	r3, r3, r2
 800836e:	19db      	adds	r3, r3, r7
 8008370:	2200      	movs	r2, #0
 8008372:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008374:	69fb      	ldr	r3, [r7, #28]
 8008376:	689a      	ldr	r2, [r3, #8]
 8008378:	69fb      	ldr	r3, [r7, #28]
 800837a:	691b      	ldr	r3, [r3, #16]
 800837c:	431a      	orrs	r2, r3
 800837e:	69fb      	ldr	r3, [r7, #28]
 8008380:	695b      	ldr	r3, [r3, #20]
 8008382:	431a      	orrs	r2, r3
 8008384:	69fb      	ldr	r3, [r7, #28]
 8008386:	69db      	ldr	r3, [r3, #28]
 8008388:	4313      	orrs	r3, r2
 800838a:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800838c:	69fb      	ldr	r3, [r7, #28]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4ac3      	ldr	r2, [pc, #780]	; (80086a0 <UART_SetConfig+0x340>)
 8008394:	4013      	ands	r3, r2
 8008396:	0019      	movs	r1, r3
 8008398:	69fb      	ldr	r3, [r7, #28]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800839e:	430a      	orrs	r2, r1
 80083a0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083a2:	69fb      	ldr	r3, [r7, #28]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	4abe      	ldr	r2, [pc, #760]	; (80086a4 <UART_SetConfig+0x344>)
 80083aa:	4013      	ands	r3, r2
 80083ac:	0019      	movs	r1, r3
 80083ae:	69fb      	ldr	r3, [r7, #28]
 80083b0:	68da      	ldr	r2, [r3, #12]
 80083b2:	69fb      	ldr	r3, [r7, #28]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	430a      	orrs	r2, r1
 80083b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80083ba:	69fb      	ldr	r3, [r7, #28]
 80083bc:	699b      	ldr	r3, [r3, #24]
 80083be:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80083c0:	69fb      	ldr	r3, [r7, #28]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4ab8      	ldr	r2, [pc, #736]	; (80086a8 <UART_SetConfig+0x348>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d004      	beq.n	80083d4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80083ca:	69fb      	ldr	r3, [r7, #28]
 80083cc:	6a1b      	ldr	r3, [r3, #32]
 80083ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80083d0:	4313      	orrs	r3, r2
 80083d2:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80083d4:	69fb      	ldr	r3, [r7, #28]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	4ab4      	ldr	r2, [pc, #720]	; (80086ac <UART_SetConfig+0x34c>)
 80083dc:	4013      	ands	r3, r2
 80083de:	0019      	movs	r1, r3
 80083e0:	69fb      	ldr	r3, [r7, #28]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80083e6:	430a      	orrs	r2, r1
 80083e8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80083ea:	69fb      	ldr	r3, [r7, #28]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4ab0      	ldr	r2, [pc, #704]	; (80086b0 <UART_SetConfig+0x350>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d131      	bne.n	8008458 <UART_SetConfig+0xf8>
 80083f4:	4baf      	ldr	r3, [pc, #700]	; (80086b4 <UART_SetConfig+0x354>)
 80083f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083f8:	2203      	movs	r2, #3
 80083fa:	4013      	ands	r3, r2
 80083fc:	2b03      	cmp	r3, #3
 80083fe:	d01d      	beq.n	800843c <UART_SetConfig+0xdc>
 8008400:	d823      	bhi.n	800844a <UART_SetConfig+0xea>
 8008402:	2b02      	cmp	r3, #2
 8008404:	d00c      	beq.n	8008420 <UART_SetConfig+0xc0>
 8008406:	d820      	bhi.n	800844a <UART_SetConfig+0xea>
 8008408:	2b00      	cmp	r3, #0
 800840a:	d002      	beq.n	8008412 <UART_SetConfig+0xb2>
 800840c:	2b01      	cmp	r3, #1
 800840e:	d00e      	beq.n	800842e <UART_SetConfig+0xce>
 8008410:	e01b      	b.n	800844a <UART_SetConfig+0xea>
 8008412:	231b      	movs	r3, #27
 8008414:	2218      	movs	r2, #24
 8008416:	189b      	adds	r3, r3, r2
 8008418:	19db      	adds	r3, r3, r7
 800841a:	2201      	movs	r2, #1
 800841c:	701a      	strb	r2, [r3, #0]
 800841e:	e0b4      	b.n	800858a <UART_SetConfig+0x22a>
 8008420:	231b      	movs	r3, #27
 8008422:	2218      	movs	r2, #24
 8008424:	189b      	adds	r3, r3, r2
 8008426:	19db      	adds	r3, r3, r7
 8008428:	2202      	movs	r2, #2
 800842a:	701a      	strb	r2, [r3, #0]
 800842c:	e0ad      	b.n	800858a <UART_SetConfig+0x22a>
 800842e:	231b      	movs	r3, #27
 8008430:	2218      	movs	r2, #24
 8008432:	189b      	adds	r3, r3, r2
 8008434:	19db      	adds	r3, r3, r7
 8008436:	2204      	movs	r2, #4
 8008438:	701a      	strb	r2, [r3, #0]
 800843a:	e0a6      	b.n	800858a <UART_SetConfig+0x22a>
 800843c:	231b      	movs	r3, #27
 800843e:	2218      	movs	r2, #24
 8008440:	189b      	adds	r3, r3, r2
 8008442:	19db      	adds	r3, r3, r7
 8008444:	2208      	movs	r2, #8
 8008446:	701a      	strb	r2, [r3, #0]
 8008448:	e09f      	b.n	800858a <UART_SetConfig+0x22a>
 800844a:	231b      	movs	r3, #27
 800844c:	2218      	movs	r2, #24
 800844e:	189b      	adds	r3, r3, r2
 8008450:	19db      	adds	r3, r3, r7
 8008452:	2210      	movs	r2, #16
 8008454:	701a      	strb	r2, [r3, #0]
 8008456:	e098      	b.n	800858a <UART_SetConfig+0x22a>
 8008458:	69fb      	ldr	r3, [r7, #28]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4a96      	ldr	r2, [pc, #600]	; (80086b8 <UART_SetConfig+0x358>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d131      	bne.n	80084c6 <UART_SetConfig+0x166>
 8008462:	4b94      	ldr	r3, [pc, #592]	; (80086b4 <UART_SetConfig+0x354>)
 8008464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008466:	220c      	movs	r2, #12
 8008468:	4013      	ands	r3, r2
 800846a:	2b0c      	cmp	r3, #12
 800846c:	d01d      	beq.n	80084aa <UART_SetConfig+0x14a>
 800846e:	d823      	bhi.n	80084b8 <UART_SetConfig+0x158>
 8008470:	2b08      	cmp	r3, #8
 8008472:	d00c      	beq.n	800848e <UART_SetConfig+0x12e>
 8008474:	d820      	bhi.n	80084b8 <UART_SetConfig+0x158>
 8008476:	2b00      	cmp	r3, #0
 8008478:	d002      	beq.n	8008480 <UART_SetConfig+0x120>
 800847a:	2b04      	cmp	r3, #4
 800847c:	d00e      	beq.n	800849c <UART_SetConfig+0x13c>
 800847e:	e01b      	b.n	80084b8 <UART_SetConfig+0x158>
 8008480:	231b      	movs	r3, #27
 8008482:	2218      	movs	r2, #24
 8008484:	189b      	adds	r3, r3, r2
 8008486:	19db      	adds	r3, r3, r7
 8008488:	2200      	movs	r2, #0
 800848a:	701a      	strb	r2, [r3, #0]
 800848c:	e07d      	b.n	800858a <UART_SetConfig+0x22a>
 800848e:	231b      	movs	r3, #27
 8008490:	2218      	movs	r2, #24
 8008492:	189b      	adds	r3, r3, r2
 8008494:	19db      	adds	r3, r3, r7
 8008496:	2202      	movs	r2, #2
 8008498:	701a      	strb	r2, [r3, #0]
 800849a:	e076      	b.n	800858a <UART_SetConfig+0x22a>
 800849c:	231b      	movs	r3, #27
 800849e:	2218      	movs	r2, #24
 80084a0:	189b      	adds	r3, r3, r2
 80084a2:	19db      	adds	r3, r3, r7
 80084a4:	2204      	movs	r2, #4
 80084a6:	701a      	strb	r2, [r3, #0]
 80084a8:	e06f      	b.n	800858a <UART_SetConfig+0x22a>
 80084aa:	231b      	movs	r3, #27
 80084ac:	2218      	movs	r2, #24
 80084ae:	189b      	adds	r3, r3, r2
 80084b0:	19db      	adds	r3, r3, r7
 80084b2:	2208      	movs	r2, #8
 80084b4:	701a      	strb	r2, [r3, #0]
 80084b6:	e068      	b.n	800858a <UART_SetConfig+0x22a>
 80084b8:	231b      	movs	r3, #27
 80084ba:	2218      	movs	r2, #24
 80084bc:	189b      	adds	r3, r3, r2
 80084be:	19db      	adds	r3, r3, r7
 80084c0:	2210      	movs	r2, #16
 80084c2:	701a      	strb	r2, [r3, #0]
 80084c4:	e061      	b.n	800858a <UART_SetConfig+0x22a>
 80084c6:	69fb      	ldr	r3, [r7, #28]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a7c      	ldr	r2, [pc, #496]	; (80086bc <UART_SetConfig+0x35c>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d106      	bne.n	80084de <UART_SetConfig+0x17e>
 80084d0:	231b      	movs	r3, #27
 80084d2:	2218      	movs	r2, #24
 80084d4:	189b      	adds	r3, r3, r2
 80084d6:	19db      	adds	r3, r3, r7
 80084d8:	2200      	movs	r2, #0
 80084da:	701a      	strb	r2, [r3, #0]
 80084dc:	e055      	b.n	800858a <UART_SetConfig+0x22a>
 80084de:	69fb      	ldr	r3, [r7, #28]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a77      	ldr	r2, [pc, #476]	; (80086c0 <UART_SetConfig+0x360>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d106      	bne.n	80084f6 <UART_SetConfig+0x196>
 80084e8:	231b      	movs	r3, #27
 80084ea:	2218      	movs	r2, #24
 80084ec:	189b      	adds	r3, r3, r2
 80084ee:	19db      	adds	r3, r3, r7
 80084f0:	2200      	movs	r2, #0
 80084f2:	701a      	strb	r2, [r3, #0]
 80084f4:	e049      	b.n	800858a <UART_SetConfig+0x22a>
 80084f6:	69fb      	ldr	r3, [r7, #28]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a6b      	ldr	r2, [pc, #428]	; (80086a8 <UART_SetConfig+0x348>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d13e      	bne.n	800857e <UART_SetConfig+0x21e>
 8008500:	4b6c      	ldr	r3, [pc, #432]	; (80086b4 <UART_SetConfig+0x354>)
 8008502:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008504:	23c0      	movs	r3, #192	; 0xc0
 8008506:	011b      	lsls	r3, r3, #4
 8008508:	4013      	ands	r3, r2
 800850a:	22c0      	movs	r2, #192	; 0xc0
 800850c:	0112      	lsls	r2, r2, #4
 800850e:	4293      	cmp	r3, r2
 8008510:	d027      	beq.n	8008562 <UART_SetConfig+0x202>
 8008512:	22c0      	movs	r2, #192	; 0xc0
 8008514:	0112      	lsls	r2, r2, #4
 8008516:	4293      	cmp	r3, r2
 8008518:	d82a      	bhi.n	8008570 <UART_SetConfig+0x210>
 800851a:	2280      	movs	r2, #128	; 0x80
 800851c:	0112      	lsls	r2, r2, #4
 800851e:	4293      	cmp	r3, r2
 8008520:	d011      	beq.n	8008546 <UART_SetConfig+0x1e6>
 8008522:	2280      	movs	r2, #128	; 0x80
 8008524:	0112      	lsls	r2, r2, #4
 8008526:	4293      	cmp	r3, r2
 8008528:	d822      	bhi.n	8008570 <UART_SetConfig+0x210>
 800852a:	2b00      	cmp	r3, #0
 800852c:	d004      	beq.n	8008538 <UART_SetConfig+0x1d8>
 800852e:	2280      	movs	r2, #128	; 0x80
 8008530:	00d2      	lsls	r2, r2, #3
 8008532:	4293      	cmp	r3, r2
 8008534:	d00e      	beq.n	8008554 <UART_SetConfig+0x1f4>
 8008536:	e01b      	b.n	8008570 <UART_SetConfig+0x210>
 8008538:	231b      	movs	r3, #27
 800853a:	2218      	movs	r2, #24
 800853c:	189b      	adds	r3, r3, r2
 800853e:	19db      	adds	r3, r3, r7
 8008540:	2200      	movs	r2, #0
 8008542:	701a      	strb	r2, [r3, #0]
 8008544:	e021      	b.n	800858a <UART_SetConfig+0x22a>
 8008546:	231b      	movs	r3, #27
 8008548:	2218      	movs	r2, #24
 800854a:	189b      	adds	r3, r3, r2
 800854c:	19db      	adds	r3, r3, r7
 800854e:	2202      	movs	r2, #2
 8008550:	701a      	strb	r2, [r3, #0]
 8008552:	e01a      	b.n	800858a <UART_SetConfig+0x22a>
 8008554:	231b      	movs	r3, #27
 8008556:	2218      	movs	r2, #24
 8008558:	189b      	adds	r3, r3, r2
 800855a:	19db      	adds	r3, r3, r7
 800855c:	2204      	movs	r2, #4
 800855e:	701a      	strb	r2, [r3, #0]
 8008560:	e013      	b.n	800858a <UART_SetConfig+0x22a>
 8008562:	231b      	movs	r3, #27
 8008564:	2218      	movs	r2, #24
 8008566:	189b      	adds	r3, r3, r2
 8008568:	19db      	adds	r3, r3, r7
 800856a:	2208      	movs	r2, #8
 800856c:	701a      	strb	r2, [r3, #0]
 800856e:	e00c      	b.n	800858a <UART_SetConfig+0x22a>
 8008570:	231b      	movs	r3, #27
 8008572:	2218      	movs	r2, #24
 8008574:	189b      	adds	r3, r3, r2
 8008576:	19db      	adds	r3, r3, r7
 8008578:	2210      	movs	r2, #16
 800857a:	701a      	strb	r2, [r3, #0]
 800857c:	e005      	b.n	800858a <UART_SetConfig+0x22a>
 800857e:	231b      	movs	r3, #27
 8008580:	2218      	movs	r2, #24
 8008582:	189b      	adds	r3, r3, r2
 8008584:	19db      	adds	r3, r3, r7
 8008586:	2210      	movs	r2, #16
 8008588:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800858a:	69fb      	ldr	r3, [r7, #28]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4a46      	ldr	r2, [pc, #280]	; (80086a8 <UART_SetConfig+0x348>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d000      	beq.n	8008596 <UART_SetConfig+0x236>
 8008594:	e09a      	b.n	80086cc <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008596:	231b      	movs	r3, #27
 8008598:	2218      	movs	r2, #24
 800859a:	189b      	adds	r3, r3, r2
 800859c:	19db      	adds	r3, r3, r7
 800859e:	781b      	ldrb	r3, [r3, #0]
 80085a0:	2b08      	cmp	r3, #8
 80085a2:	d01d      	beq.n	80085e0 <UART_SetConfig+0x280>
 80085a4:	dc20      	bgt.n	80085e8 <UART_SetConfig+0x288>
 80085a6:	2b04      	cmp	r3, #4
 80085a8:	d015      	beq.n	80085d6 <UART_SetConfig+0x276>
 80085aa:	dc1d      	bgt.n	80085e8 <UART_SetConfig+0x288>
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d002      	beq.n	80085b6 <UART_SetConfig+0x256>
 80085b0:	2b02      	cmp	r3, #2
 80085b2:	d005      	beq.n	80085c0 <UART_SetConfig+0x260>
 80085b4:	e018      	b.n	80085e8 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085b6:	f7fe f92d 	bl	8006814 <HAL_RCC_GetPCLK1Freq>
 80085ba:	0003      	movs	r3, r0
 80085bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80085be:	e01c      	b.n	80085fa <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80085c0:	4b3c      	ldr	r3, [pc, #240]	; (80086b4 <UART_SetConfig+0x354>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	2210      	movs	r2, #16
 80085c6:	4013      	ands	r3, r2
 80085c8:	d002      	beq.n	80085d0 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80085ca:	4b3e      	ldr	r3, [pc, #248]	; (80086c4 <UART_SetConfig+0x364>)
 80085cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80085ce:	e014      	b.n	80085fa <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 80085d0:	4b3d      	ldr	r3, [pc, #244]	; (80086c8 <UART_SetConfig+0x368>)
 80085d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80085d4:	e011      	b.n	80085fa <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085d6:	f7fe f86d 	bl	80066b4 <HAL_RCC_GetSysClockFreq>
 80085da:	0003      	movs	r3, r0
 80085dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80085de:	e00c      	b.n	80085fa <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085e0:	2380      	movs	r3, #128	; 0x80
 80085e2:	021b      	lsls	r3, r3, #8
 80085e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80085e6:	e008      	b.n	80085fa <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 80085e8:	2300      	movs	r3, #0
 80085ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80085ec:	231a      	movs	r3, #26
 80085ee:	2218      	movs	r2, #24
 80085f0:	189b      	adds	r3, r3, r2
 80085f2:	19db      	adds	r3, r3, r7
 80085f4:	2201      	movs	r2, #1
 80085f6:	701a      	strb	r2, [r3, #0]
        break;
 80085f8:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80085fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d100      	bne.n	8008602 <UART_SetConfig+0x2a2>
 8008600:	e133      	b.n	800886a <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008602:	69fb      	ldr	r3, [r7, #28]
 8008604:	685a      	ldr	r2, [r3, #4]
 8008606:	0013      	movs	r3, r2
 8008608:	005b      	lsls	r3, r3, #1
 800860a:	189b      	adds	r3, r3, r2
 800860c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800860e:	429a      	cmp	r2, r3
 8008610:	d305      	bcc.n	800861e <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008618:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800861a:	429a      	cmp	r2, r3
 800861c:	d906      	bls.n	800862c <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800861e:	231a      	movs	r3, #26
 8008620:	2218      	movs	r2, #24
 8008622:	189b      	adds	r3, r3, r2
 8008624:	19db      	adds	r3, r3, r7
 8008626:	2201      	movs	r2, #1
 8008628:	701a      	strb	r2, [r3, #0]
 800862a:	e11e      	b.n	800886a <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800862c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800862e:	613b      	str	r3, [r7, #16]
 8008630:	2300      	movs	r3, #0
 8008632:	617b      	str	r3, [r7, #20]
 8008634:	6939      	ldr	r1, [r7, #16]
 8008636:	697a      	ldr	r2, [r7, #20]
 8008638:	000b      	movs	r3, r1
 800863a:	0e1b      	lsrs	r3, r3, #24
 800863c:	0010      	movs	r0, r2
 800863e:	0205      	lsls	r5, r0, #8
 8008640:	431d      	orrs	r5, r3
 8008642:	000b      	movs	r3, r1
 8008644:	021c      	lsls	r4, r3, #8
 8008646:	69fb      	ldr	r3, [r7, #28]
 8008648:	685b      	ldr	r3, [r3, #4]
 800864a:	085b      	lsrs	r3, r3, #1
 800864c:	60bb      	str	r3, [r7, #8]
 800864e:	2300      	movs	r3, #0
 8008650:	60fb      	str	r3, [r7, #12]
 8008652:	68b8      	ldr	r0, [r7, #8]
 8008654:	68f9      	ldr	r1, [r7, #12]
 8008656:	1900      	adds	r0, r0, r4
 8008658:	4169      	adcs	r1, r5
 800865a:	69fb      	ldr	r3, [r7, #28]
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	603b      	str	r3, [r7, #0]
 8008660:	2300      	movs	r3, #0
 8008662:	607b      	str	r3, [r7, #4]
 8008664:	683a      	ldr	r2, [r7, #0]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f7f7 ff1e 	bl	80004a8 <__aeabi_uldivmod>
 800866c:	0002      	movs	r2, r0
 800866e:	000b      	movs	r3, r1
 8008670:	0013      	movs	r3, r2
 8008672:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008674:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008676:	23c0      	movs	r3, #192	; 0xc0
 8008678:	009b      	lsls	r3, r3, #2
 800867a:	429a      	cmp	r2, r3
 800867c:	d309      	bcc.n	8008692 <UART_SetConfig+0x332>
 800867e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008680:	2380      	movs	r3, #128	; 0x80
 8008682:	035b      	lsls	r3, r3, #13
 8008684:	429a      	cmp	r2, r3
 8008686:	d204      	bcs.n	8008692 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8008688:	69fb      	ldr	r3, [r7, #28]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800868e:	60da      	str	r2, [r3, #12]
 8008690:	e0eb      	b.n	800886a <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8008692:	231a      	movs	r3, #26
 8008694:	2218      	movs	r2, #24
 8008696:	189b      	adds	r3, r3, r2
 8008698:	19db      	adds	r3, r3, r7
 800869a:	2201      	movs	r2, #1
 800869c:	701a      	strb	r2, [r3, #0]
 800869e:	e0e4      	b.n	800886a <UART_SetConfig+0x50a>
 80086a0:	efff69f3 	.word	0xefff69f3
 80086a4:	ffffcfff 	.word	0xffffcfff
 80086a8:	40004800 	.word	0x40004800
 80086ac:	fffff4ff 	.word	0xfffff4ff
 80086b0:	40013800 	.word	0x40013800
 80086b4:	40021000 	.word	0x40021000
 80086b8:	40004400 	.word	0x40004400
 80086bc:	40004c00 	.word	0x40004c00
 80086c0:	40005000 	.word	0x40005000
 80086c4:	003d0900 	.word	0x003d0900
 80086c8:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086cc:	69fb      	ldr	r3, [r7, #28]
 80086ce:	69da      	ldr	r2, [r3, #28]
 80086d0:	2380      	movs	r3, #128	; 0x80
 80086d2:	021b      	lsls	r3, r3, #8
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d000      	beq.n	80086da <UART_SetConfig+0x37a>
 80086d8:	e070      	b.n	80087bc <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 80086da:	231b      	movs	r3, #27
 80086dc:	2218      	movs	r2, #24
 80086de:	189b      	adds	r3, r3, r2
 80086e0:	19db      	adds	r3, r3, r7
 80086e2:	781b      	ldrb	r3, [r3, #0]
 80086e4:	2b08      	cmp	r3, #8
 80086e6:	d822      	bhi.n	800872e <UART_SetConfig+0x3ce>
 80086e8:	009a      	lsls	r2, r3, #2
 80086ea:	4b67      	ldr	r3, [pc, #412]	; (8008888 <UART_SetConfig+0x528>)
 80086ec:	18d3      	adds	r3, r2, r3
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086f2:	f7fe f88f 	bl	8006814 <HAL_RCC_GetPCLK1Freq>
 80086f6:	0003      	movs	r3, r0
 80086f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80086fa:	e021      	b.n	8008740 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086fc:	f7fe f8a0 	bl	8006840 <HAL_RCC_GetPCLK2Freq>
 8008700:	0003      	movs	r3, r0
 8008702:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008704:	e01c      	b.n	8008740 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008706:	4b61      	ldr	r3, [pc, #388]	; (800888c <UART_SetConfig+0x52c>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	2210      	movs	r2, #16
 800870c:	4013      	ands	r3, r2
 800870e:	d002      	beq.n	8008716 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008710:	4b5f      	ldr	r3, [pc, #380]	; (8008890 <UART_SetConfig+0x530>)
 8008712:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008714:	e014      	b.n	8008740 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8008716:	4b5f      	ldr	r3, [pc, #380]	; (8008894 <UART_SetConfig+0x534>)
 8008718:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800871a:	e011      	b.n	8008740 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800871c:	f7fd ffca 	bl	80066b4 <HAL_RCC_GetSysClockFreq>
 8008720:	0003      	movs	r3, r0
 8008722:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008724:	e00c      	b.n	8008740 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008726:	2380      	movs	r3, #128	; 0x80
 8008728:	021b      	lsls	r3, r3, #8
 800872a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800872c:	e008      	b.n	8008740 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800872e:	2300      	movs	r3, #0
 8008730:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8008732:	231a      	movs	r3, #26
 8008734:	2218      	movs	r2, #24
 8008736:	189b      	adds	r3, r3, r2
 8008738:	19db      	adds	r3, r3, r7
 800873a:	2201      	movs	r2, #1
 800873c:	701a      	strb	r2, [r3, #0]
        break;
 800873e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008742:	2b00      	cmp	r3, #0
 8008744:	d100      	bne.n	8008748 <UART_SetConfig+0x3e8>
 8008746:	e090      	b.n	800886a <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800874a:	005a      	lsls	r2, r3, #1
 800874c:	69fb      	ldr	r3, [r7, #28]
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	18d2      	adds	r2, r2, r3
 8008754:	69fb      	ldr	r3, [r7, #28]
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	0019      	movs	r1, r3
 800875a:	0010      	movs	r0, r2
 800875c:	f7f7 fcf0 	bl	8000140 <__udivsi3>
 8008760:	0003      	movs	r3, r0
 8008762:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008766:	2b0f      	cmp	r3, #15
 8008768:	d921      	bls.n	80087ae <UART_SetConfig+0x44e>
 800876a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800876c:	2380      	movs	r3, #128	; 0x80
 800876e:	025b      	lsls	r3, r3, #9
 8008770:	429a      	cmp	r2, r3
 8008772:	d21c      	bcs.n	80087ae <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008776:	b29a      	uxth	r2, r3
 8008778:	200e      	movs	r0, #14
 800877a:	2418      	movs	r4, #24
 800877c:	1903      	adds	r3, r0, r4
 800877e:	19db      	adds	r3, r3, r7
 8008780:	210f      	movs	r1, #15
 8008782:	438a      	bics	r2, r1
 8008784:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008788:	085b      	lsrs	r3, r3, #1
 800878a:	b29b      	uxth	r3, r3
 800878c:	2207      	movs	r2, #7
 800878e:	4013      	ands	r3, r2
 8008790:	b299      	uxth	r1, r3
 8008792:	1903      	adds	r3, r0, r4
 8008794:	19db      	adds	r3, r3, r7
 8008796:	1902      	adds	r2, r0, r4
 8008798:	19d2      	adds	r2, r2, r7
 800879a:	8812      	ldrh	r2, [r2, #0]
 800879c:	430a      	orrs	r2, r1
 800879e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80087a0:	69fb      	ldr	r3, [r7, #28]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	1902      	adds	r2, r0, r4
 80087a6:	19d2      	adds	r2, r2, r7
 80087a8:	8812      	ldrh	r2, [r2, #0]
 80087aa:	60da      	str	r2, [r3, #12]
 80087ac:	e05d      	b.n	800886a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80087ae:	231a      	movs	r3, #26
 80087b0:	2218      	movs	r2, #24
 80087b2:	189b      	adds	r3, r3, r2
 80087b4:	19db      	adds	r3, r3, r7
 80087b6:	2201      	movs	r2, #1
 80087b8:	701a      	strb	r2, [r3, #0]
 80087ba:	e056      	b.n	800886a <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80087bc:	231b      	movs	r3, #27
 80087be:	2218      	movs	r2, #24
 80087c0:	189b      	adds	r3, r3, r2
 80087c2:	19db      	adds	r3, r3, r7
 80087c4:	781b      	ldrb	r3, [r3, #0]
 80087c6:	2b08      	cmp	r3, #8
 80087c8:	d822      	bhi.n	8008810 <UART_SetConfig+0x4b0>
 80087ca:	009a      	lsls	r2, r3, #2
 80087cc:	4b32      	ldr	r3, [pc, #200]	; (8008898 <UART_SetConfig+0x538>)
 80087ce:	18d3      	adds	r3, r2, r3
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087d4:	f7fe f81e 	bl	8006814 <HAL_RCC_GetPCLK1Freq>
 80087d8:	0003      	movs	r3, r0
 80087da:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80087dc:	e021      	b.n	8008822 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087de:	f7fe f82f 	bl	8006840 <HAL_RCC_GetPCLK2Freq>
 80087e2:	0003      	movs	r3, r0
 80087e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80087e6:	e01c      	b.n	8008822 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80087e8:	4b28      	ldr	r3, [pc, #160]	; (800888c <UART_SetConfig+0x52c>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	2210      	movs	r2, #16
 80087ee:	4013      	ands	r3, r2
 80087f0:	d002      	beq.n	80087f8 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80087f2:	4b27      	ldr	r3, [pc, #156]	; (8008890 <UART_SetConfig+0x530>)
 80087f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80087f6:	e014      	b.n	8008822 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 80087f8:	4b26      	ldr	r3, [pc, #152]	; (8008894 <UART_SetConfig+0x534>)
 80087fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80087fc:	e011      	b.n	8008822 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80087fe:	f7fd ff59 	bl	80066b4 <HAL_RCC_GetSysClockFreq>
 8008802:	0003      	movs	r3, r0
 8008804:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008806:	e00c      	b.n	8008822 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008808:	2380      	movs	r3, #128	; 0x80
 800880a:	021b      	lsls	r3, r3, #8
 800880c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800880e:	e008      	b.n	8008822 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8008810:	2300      	movs	r3, #0
 8008812:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8008814:	231a      	movs	r3, #26
 8008816:	2218      	movs	r2, #24
 8008818:	189b      	adds	r3, r3, r2
 800881a:	19db      	adds	r3, r3, r7
 800881c:	2201      	movs	r2, #1
 800881e:	701a      	strb	r2, [r3, #0]
        break;
 8008820:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8008822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008824:	2b00      	cmp	r3, #0
 8008826:	d020      	beq.n	800886a <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008828:	69fb      	ldr	r3, [r7, #28]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	085a      	lsrs	r2, r3, #1
 800882e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008830:	18d2      	adds	r2, r2, r3
 8008832:	69fb      	ldr	r3, [r7, #28]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	0019      	movs	r1, r3
 8008838:	0010      	movs	r0, r2
 800883a:	f7f7 fc81 	bl	8000140 <__udivsi3>
 800883e:	0003      	movs	r3, r0
 8008840:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008844:	2b0f      	cmp	r3, #15
 8008846:	d90a      	bls.n	800885e <UART_SetConfig+0x4fe>
 8008848:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800884a:	2380      	movs	r3, #128	; 0x80
 800884c:	025b      	lsls	r3, r3, #9
 800884e:	429a      	cmp	r2, r3
 8008850:	d205      	bcs.n	800885e <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008854:	b29a      	uxth	r2, r3
 8008856:	69fb      	ldr	r3, [r7, #28]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	60da      	str	r2, [r3, #12]
 800885c:	e005      	b.n	800886a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800885e:	231a      	movs	r3, #26
 8008860:	2218      	movs	r2, #24
 8008862:	189b      	adds	r3, r3, r2
 8008864:	19db      	adds	r3, r3, r7
 8008866:	2201      	movs	r2, #1
 8008868:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800886a:	69fb      	ldr	r3, [r7, #28]
 800886c:	2200      	movs	r2, #0
 800886e:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008870:	69fb      	ldr	r3, [r7, #28]
 8008872:	2200      	movs	r2, #0
 8008874:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8008876:	231a      	movs	r3, #26
 8008878:	2218      	movs	r2, #24
 800887a:	189b      	adds	r3, r3, r2
 800887c:	19db      	adds	r3, r3, r7
 800887e:	781b      	ldrb	r3, [r3, #0]
}
 8008880:	0018      	movs	r0, r3
 8008882:	46bd      	mov	sp, r7
 8008884:	b00e      	add	sp, #56	; 0x38
 8008886:	bdb0      	pop	{r4, r5, r7, pc}
 8008888:	0800dd94 	.word	0x0800dd94
 800888c:	40021000 	.word	0x40021000
 8008890:	003d0900 	.word	0x003d0900
 8008894:	00f42400 	.word	0x00f42400
 8008898:	0800ddb8 	.word	0x0800ddb8

0800889c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b082      	sub	sp, #8
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088a8:	2201      	movs	r2, #1
 80088aa:	4013      	ands	r3, r2
 80088ac:	d00b      	beq.n	80088c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	685b      	ldr	r3, [r3, #4]
 80088b4:	4a4a      	ldr	r2, [pc, #296]	; (80089e0 <UART_AdvFeatureConfig+0x144>)
 80088b6:	4013      	ands	r3, r2
 80088b8:	0019      	movs	r1, r3
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	430a      	orrs	r2, r1
 80088c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ca:	2202      	movs	r2, #2
 80088cc:	4013      	ands	r3, r2
 80088ce:	d00b      	beq.n	80088e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	685b      	ldr	r3, [r3, #4]
 80088d6:	4a43      	ldr	r2, [pc, #268]	; (80089e4 <UART_AdvFeatureConfig+0x148>)
 80088d8:	4013      	ands	r3, r2
 80088da:	0019      	movs	r1, r3
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	430a      	orrs	r2, r1
 80088e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ec:	2204      	movs	r2, #4
 80088ee:	4013      	ands	r3, r2
 80088f0:	d00b      	beq.n	800890a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	4a3b      	ldr	r2, [pc, #236]	; (80089e8 <UART_AdvFeatureConfig+0x14c>)
 80088fa:	4013      	ands	r3, r2
 80088fc:	0019      	movs	r1, r3
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	430a      	orrs	r2, r1
 8008908:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800890e:	2208      	movs	r2, #8
 8008910:	4013      	ands	r3, r2
 8008912:	d00b      	beq.n	800892c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	4a34      	ldr	r2, [pc, #208]	; (80089ec <UART_AdvFeatureConfig+0x150>)
 800891c:	4013      	ands	r3, r2
 800891e:	0019      	movs	r1, r3
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	430a      	orrs	r2, r1
 800892a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008930:	2210      	movs	r2, #16
 8008932:	4013      	ands	r3, r2
 8008934:	d00b      	beq.n	800894e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	4a2c      	ldr	r2, [pc, #176]	; (80089f0 <UART_AdvFeatureConfig+0x154>)
 800893e:	4013      	ands	r3, r2
 8008940:	0019      	movs	r1, r3
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	430a      	orrs	r2, r1
 800894c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008952:	2220      	movs	r2, #32
 8008954:	4013      	ands	r3, r2
 8008956:	d00b      	beq.n	8008970 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	4a25      	ldr	r2, [pc, #148]	; (80089f4 <UART_AdvFeatureConfig+0x158>)
 8008960:	4013      	ands	r3, r2
 8008962:	0019      	movs	r1, r3
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	430a      	orrs	r2, r1
 800896e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008974:	2240      	movs	r2, #64	; 0x40
 8008976:	4013      	ands	r3, r2
 8008978:	d01d      	beq.n	80089b6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	685b      	ldr	r3, [r3, #4]
 8008980:	4a1d      	ldr	r2, [pc, #116]	; (80089f8 <UART_AdvFeatureConfig+0x15c>)
 8008982:	4013      	ands	r3, r2
 8008984:	0019      	movs	r1, r3
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	430a      	orrs	r2, r1
 8008990:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008996:	2380      	movs	r3, #128	; 0x80
 8008998:	035b      	lsls	r3, r3, #13
 800899a:	429a      	cmp	r2, r3
 800899c:	d10b      	bne.n	80089b6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	4a15      	ldr	r2, [pc, #84]	; (80089fc <UART_AdvFeatureConfig+0x160>)
 80089a6:	4013      	ands	r3, r2
 80089a8:	0019      	movs	r1, r3
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	430a      	orrs	r2, r1
 80089b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ba:	2280      	movs	r2, #128	; 0x80
 80089bc:	4013      	ands	r3, r2
 80089be:	d00b      	beq.n	80089d8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	4a0e      	ldr	r2, [pc, #56]	; (8008a00 <UART_AdvFeatureConfig+0x164>)
 80089c8:	4013      	ands	r3, r2
 80089ca:	0019      	movs	r1, r3
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	430a      	orrs	r2, r1
 80089d6:	605a      	str	r2, [r3, #4]
  }
}
 80089d8:	46c0      	nop			; (mov r8, r8)
 80089da:	46bd      	mov	sp, r7
 80089dc:	b002      	add	sp, #8
 80089de:	bd80      	pop	{r7, pc}
 80089e0:	fffdffff 	.word	0xfffdffff
 80089e4:	fffeffff 	.word	0xfffeffff
 80089e8:	fffbffff 	.word	0xfffbffff
 80089ec:	ffff7fff 	.word	0xffff7fff
 80089f0:	ffffefff 	.word	0xffffefff
 80089f4:	ffffdfff 	.word	0xffffdfff
 80089f8:	ffefffff 	.word	0xffefffff
 80089fc:	ff9fffff 	.word	0xff9fffff
 8008a00:	fff7ffff 	.word	0xfff7ffff

08008a04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b092      	sub	sp, #72	; 0x48
 8008a08:	af02      	add	r7, sp, #8
 8008a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2284      	movs	r2, #132	; 0x84
 8008a10:	2100      	movs	r1, #0
 8008a12:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008a14:	f7fb fa50 	bl	8003eb8 <HAL_GetTick>
 8008a18:	0003      	movs	r3, r0
 8008a1a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	2208      	movs	r2, #8
 8008a24:	4013      	ands	r3, r2
 8008a26:	2b08      	cmp	r3, #8
 8008a28:	d12c      	bne.n	8008a84 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a2c:	2280      	movs	r2, #128	; 0x80
 8008a2e:	0391      	lsls	r1, r2, #14
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	4a46      	ldr	r2, [pc, #280]	; (8008b4c <UART_CheckIdleState+0x148>)
 8008a34:	9200      	str	r2, [sp, #0]
 8008a36:	2200      	movs	r2, #0
 8008a38:	f000 f88c 	bl	8008b54 <UART_WaitOnFlagUntilTimeout>
 8008a3c:	1e03      	subs	r3, r0, #0
 8008a3e:	d021      	beq.n	8008a84 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a40:	f3ef 8310 	mrs	r3, PRIMASK
 8008a44:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008a48:	63bb      	str	r3, [r7, #56]	; 0x38
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a50:	f383 8810 	msr	PRIMASK, r3
}
 8008a54:	46c0      	nop			; (mov r8, r8)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	2180      	movs	r1, #128	; 0x80
 8008a62:	438a      	bics	r2, r1
 8008a64:	601a      	str	r2, [r3, #0]
 8008a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a68:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a6c:	f383 8810 	msr	PRIMASK, r3
}
 8008a70:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2220      	movs	r2, #32
 8008a76:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2278      	movs	r2, #120	; 0x78
 8008a7c:	2100      	movs	r1, #0
 8008a7e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a80:	2303      	movs	r3, #3
 8008a82:	e05f      	b.n	8008b44 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	2204      	movs	r2, #4
 8008a8c:	4013      	ands	r3, r2
 8008a8e:	2b04      	cmp	r3, #4
 8008a90:	d146      	bne.n	8008b20 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a94:	2280      	movs	r2, #128	; 0x80
 8008a96:	03d1      	lsls	r1, r2, #15
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	4a2c      	ldr	r2, [pc, #176]	; (8008b4c <UART_CheckIdleState+0x148>)
 8008a9c:	9200      	str	r2, [sp, #0]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	f000 f858 	bl	8008b54 <UART_WaitOnFlagUntilTimeout>
 8008aa4:	1e03      	subs	r3, r0, #0
 8008aa6:	d03b      	beq.n	8008b20 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008aa8:	f3ef 8310 	mrs	r3, PRIMASK
 8008aac:	60fb      	str	r3, [r7, #12]
  return(result);
 8008aae:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ab0:	637b      	str	r3, [r7, #52]	; 0x34
 8008ab2:	2301      	movs	r3, #1
 8008ab4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	f383 8810 	msr	PRIMASK, r3
}
 8008abc:	46c0      	nop			; (mov r8, r8)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	681a      	ldr	r2, [r3, #0]
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4921      	ldr	r1, [pc, #132]	; (8008b50 <UART_CheckIdleState+0x14c>)
 8008aca:	400a      	ands	r2, r1
 8008acc:	601a      	str	r2, [r3, #0]
 8008ace:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ad0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ad2:	697b      	ldr	r3, [r7, #20]
 8008ad4:	f383 8810 	msr	PRIMASK, r3
}
 8008ad8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ada:	f3ef 8310 	mrs	r3, PRIMASK
 8008ade:	61bb      	str	r3, [r7, #24]
  return(result);
 8008ae0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ae2:	633b      	str	r3, [r7, #48]	; 0x30
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ae8:	69fb      	ldr	r3, [r7, #28]
 8008aea:	f383 8810 	msr	PRIMASK, r3
}
 8008aee:	46c0      	nop			; (mov r8, r8)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	689a      	ldr	r2, [r3, #8]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	2101      	movs	r1, #1
 8008afc:	438a      	bics	r2, r1
 8008afe:	609a      	str	r2, [r3, #8]
 8008b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b02:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b04:	6a3b      	ldr	r3, [r7, #32]
 8008b06:	f383 8810 	msr	PRIMASK, r3
}
 8008b0a:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2280      	movs	r2, #128	; 0x80
 8008b10:	2120      	movs	r1, #32
 8008b12:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2278      	movs	r2, #120	; 0x78
 8008b18:	2100      	movs	r1, #0
 8008b1a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b1c:	2303      	movs	r3, #3
 8008b1e:	e011      	b.n	8008b44 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2220      	movs	r2, #32
 8008b24:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2280      	movs	r2, #128	; 0x80
 8008b2a:	2120      	movs	r1, #32
 8008b2c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2200      	movs	r2, #0
 8008b32:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2200      	movs	r2, #0
 8008b38:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2278      	movs	r2, #120	; 0x78
 8008b3e:	2100      	movs	r1, #0
 8008b40:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008b42:	2300      	movs	r3, #0
}
 8008b44:	0018      	movs	r0, r3
 8008b46:	46bd      	mov	sp, r7
 8008b48:	b010      	add	sp, #64	; 0x40
 8008b4a:	bd80      	pop	{r7, pc}
 8008b4c:	01ffffff 	.word	0x01ffffff
 8008b50:	fffffedf 	.word	0xfffffedf

08008b54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b084      	sub	sp, #16
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	60f8      	str	r0, [r7, #12]
 8008b5c:	60b9      	str	r1, [r7, #8]
 8008b5e:	603b      	str	r3, [r7, #0]
 8008b60:	1dfb      	adds	r3, r7, #7
 8008b62:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b64:	e04b      	b.n	8008bfe <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b66:	69bb      	ldr	r3, [r7, #24]
 8008b68:	3301      	adds	r3, #1
 8008b6a:	d048      	beq.n	8008bfe <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b6c:	f7fb f9a4 	bl	8003eb8 <HAL_GetTick>
 8008b70:	0002      	movs	r2, r0
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	1ad3      	subs	r3, r2, r3
 8008b76:	69ba      	ldr	r2, [r7, #24]
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	d302      	bcc.n	8008b82 <UART_WaitOnFlagUntilTimeout+0x2e>
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d101      	bne.n	8008b86 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008b82:	2303      	movs	r3, #3
 8008b84:	e04b      	b.n	8008c1e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	2204      	movs	r2, #4
 8008b8e:	4013      	ands	r3, r2
 8008b90:	d035      	beq.n	8008bfe <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	69db      	ldr	r3, [r3, #28]
 8008b98:	2208      	movs	r2, #8
 8008b9a:	4013      	ands	r3, r2
 8008b9c:	2b08      	cmp	r3, #8
 8008b9e:	d111      	bne.n	8008bc4 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	2208      	movs	r2, #8
 8008ba6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	0018      	movs	r0, r3
 8008bac:	f000 f906 	bl	8008dbc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	2284      	movs	r2, #132	; 0x84
 8008bb4:	2108      	movs	r1, #8
 8008bb6:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2278      	movs	r2, #120	; 0x78
 8008bbc:	2100      	movs	r1, #0
 8008bbe:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e02c      	b.n	8008c1e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	69da      	ldr	r2, [r3, #28]
 8008bca:	2380      	movs	r3, #128	; 0x80
 8008bcc:	011b      	lsls	r3, r3, #4
 8008bce:	401a      	ands	r2, r3
 8008bd0:	2380      	movs	r3, #128	; 0x80
 8008bd2:	011b      	lsls	r3, r3, #4
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d112      	bne.n	8008bfe <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	2280      	movs	r2, #128	; 0x80
 8008bde:	0112      	lsls	r2, r2, #4
 8008be0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	0018      	movs	r0, r3
 8008be6:	f000 f8e9 	bl	8008dbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	2284      	movs	r2, #132	; 0x84
 8008bee:	2120      	movs	r1, #32
 8008bf0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	2278      	movs	r2, #120	; 0x78
 8008bf6:	2100      	movs	r1, #0
 8008bf8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008bfa:	2303      	movs	r3, #3
 8008bfc:	e00f      	b.n	8008c1e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	69db      	ldr	r3, [r3, #28]
 8008c04:	68ba      	ldr	r2, [r7, #8]
 8008c06:	4013      	ands	r3, r2
 8008c08:	68ba      	ldr	r2, [r7, #8]
 8008c0a:	1ad3      	subs	r3, r2, r3
 8008c0c:	425a      	negs	r2, r3
 8008c0e:	4153      	adcs	r3, r2
 8008c10:	b2db      	uxtb	r3, r3
 8008c12:	001a      	movs	r2, r3
 8008c14:	1dfb      	adds	r3, r7, #7
 8008c16:	781b      	ldrb	r3, [r3, #0]
 8008c18:	429a      	cmp	r2, r3
 8008c1a:	d0a4      	beq.n	8008b66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c1c:	2300      	movs	r3, #0
}
 8008c1e:	0018      	movs	r0, r3
 8008c20:	46bd      	mov	sp, r7
 8008c22:	b004      	add	sp, #16
 8008c24:	bd80      	pop	{r7, pc}
	...

08008c28 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b090      	sub	sp, #64	; 0x40
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	60f8      	str	r0, [r7, #12]
 8008c30:	60b9      	str	r1, [r7, #8]
 8008c32:	1dbb      	adds	r3, r7, #6
 8008c34:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	68ba      	ldr	r2, [r7, #8]
 8008c3a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	1dba      	adds	r2, r7, #6
 8008c40:	2158      	movs	r1, #88	; 0x58
 8008c42:	8812      	ldrh	r2, [r2, #0]
 8008c44:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	1dba      	adds	r2, r7, #6
 8008c4a:	215a      	movs	r1, #90	; 0x5a
 8008c4c:	8812      	ldrh	r2, [r2, #0]
 8008c4e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2200      	movs	r2, #0
 8008c54:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	689a      	ldr	r2, [r3, #8]
 8008c5a:	2380      	movs	r3, #128	; 0x80
 8008c5c:	015b      	lsls	r3, r3, #5
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	d10d      	bne.n	8008c7e <UART_Start_Receive_IT+0x56>
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	691b      	ldr	r3, [r3, #16]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d104      	bne.n	8008c74 <UART_Start_Receive_IT+0x4c>
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	225c      	movs	r2, #92	; 0x5c
 8008c6e:	4950      	ldr	r1, [pc, #320]	; (8008db0 <UART_Start_Receive_IT+0x188>)
 8008c70:	5299      	strh	r1, [r3, r2]
 8008c72:	e02e      	b.n	8008cd2 <UART_Start_Receive_IT+0xaa>
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	225c      	movs	r2, #92	; 0x5c
 8008c78:	21ff      	movs	r1, #255	; 0xff
 8008c7a:	5299      	strh	r1, [r3, r2]
 8008c7c:	e029      	b.n	8008cd2 <UART_Start_Receive_IT+0xaa>
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d10d      	bne.n	8008ca2 <UART_Start_Receive_IT+0x7a>
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	691b      	ldr	r3, [r3, #16]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d104      	bne.n	8008c98 <UART_Start_Receive_IT+0x70>
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	225c      	movs	r2, #92	; 0x5c
 8008c92:	21ff      	movs	r1, #255	; 0xff
 8008c94:	5299      	strh	r1, [r3, r2]
 8008c96:	e01c      	b.n	8008cd2 <UART_Start_Receive_IT+0xaa>
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	225c      	movs	r2, #92	; 0x5c
 8008c9c:	217f      	movs	r1, #127	; 0x7f
 8008c9e:	5299      	strh	r1, [r3, r2]
 8008ca0:	e017      	b.n	8008cd2 <UART_Start_Receive_IT+0xaa>
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	689a      	ldr	r2, [r3, #8]
 8008ca6:	2380      	movs	r3, #128	; 0x80
 8008ca8:	055b      	lsls	r3, r3, #21
 8008caa:	429a      	cmp	r2, r3
 8008cac:	d10d      	bne.n	8008cca <UART_Start_Receive_IT+0xa2>
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	691b      	ldr	r3, [r3, #16]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d104      	bne.n	8008cc0 <UART_Start_Receive_IT+0x98>
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	225c      	movs	r2, #92	; 0x5c
 8008cba:	217f      	movs	r1, #127	; 0x7f
 8008cbc:	5299      	strh	r1, [r3, r2]
 8008cbe:	e008      	b.n	8008cd2 <UART_Start_Receive_IT+0xaa>
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	225c      	movs	r2, #92	; 0x5c
 8008cc4:	213f      	movs	r1, #63	; 0x3f
 8008cc6:	5299      	strh	r1, [r3, r2]
 8008cc8:	e003      	b.n	8008cd2 <UART_Start_Receive_IT+0xaa>
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	225c      	movs	r2, #92	; 0x5c
 8008cce:	2100      	movs	r1, #0
 8008cd0:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2284      	movs	r2, #132	; 0x84
 8008cd6:	2100      	movs	r1, #0
 8008cd8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2280      	movs	r2, #128	; 0x80
 8008cde:	2122      	movs	r1, #34	; 0x22
 8008ce0:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ce2:	f3ef 8310 	mrs	r3, PRIMASK
 8008ce6:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8008ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008cec:	2301      	movs	r3, #1
 8008cee:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cf2:	f383 8810 	msr	PRIMASK, r3
}
 8008cf6:	46c0      	nop			; (mov r8, r8)
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	689a      	ldr	r2, [r3, #8]
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	2101      	movs	r1, #1
 8008d04:	430a      	orrs	r2, r1
 8008d06:	609a      	str	r2, [r3, #8]
 8008d08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d0a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d0e:	f383 8810 	msr	PRIMASK, r3
}
 8008d12:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	689a      	ldr	r2, [r3, #8]
 8008d18:	2380      	movs	r3, #128	; 0x80
 8008d1a:	015b      	lsls	r3, r3, #5
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	d107      	bne.n	8008d30 <UART_Start_Receive_IT+0x108>
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	691b      	ldr	r3, [r3, #16]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d103      	bne.n	8008d30 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	4a22      	ldr	r2, [pc, #136]	; (8008db4 <UART_Start_Receive_IT+0x18c>)
 8008d2c:	669a      	str	r2, [r3, #104]	; 0x68
 8008d2e:	e002      	b.n	8008d36 <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	4a21      	ldr	r2, [pc, #132]	; (8008db8 <UART_Start_Receive_IT+0x190>)
 8008d34:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	691b      	ldr	r3, [r3, #16]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d019      	beq.n	8008d72 <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d3e:	f3ef 8310 	mrs	r3, PRIMASK
 8008d42:	61fb      	str	r3, [r7, #28]
  return(result);
 8008d44:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008d46:	637b      	str	r3, [r7, #52]	; 0x34
 8008d48:	2301      	movs	r3, #1
 8008d4a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d4c:	6a3b      	ldr	r3, [r7, #32]
 8008d4e:	f383 8810 	msr	PRIMASK, r3
}
 8008d52:	46c0      	nop			; (mov r8, r8)
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	681a      	ldr	r2, [r3, #0]
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	2190      	movs	r1, #144	; 0x90
 8008d60:	0049      	lsls	r1, r1, #1
 8008d62:	430a      	orrs	r2, r1
 8008d64:	601a      	str	r2, [r3, #0]
 8008d66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d68:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d6c:	f383 8810 	msr	PRIMASK, r3
}
 8008d70:	e018      	b.n	8008da4 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d72:	f3ef 8310 	mrs	r3, PRIMASK
 8008d76:	613b      	str	r3, [r7, #16]
  return(result);
 8008d78:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008d7a:	63bb      	str	r3, [r7, #56]	; 0x38
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d80:	697b      	ldr	r3, [r7, #20]
 8008d82:	f383 8810 	msr	PRIMASK, r3
}
 8008d86:	46c0      	nop			; (mov r8, r8)
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	681a      	ldr	r2, [r3, #0]
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	2120      	movs	r1, #32
 8008d94:	430a      	orrs	r2, r1
 8008d96:	601a      	str	r2, [r3, #0]
 8008d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d9a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d9c:	69bb      	ldr	r3, [r7, #24]
 8008d9e:	f383 8810 	msr	PRIMASK, r3
}
 8008da2:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8008da4:	2300      	movs	r3, #0
}
 8008da6:	0018      	movs	r0, r3
 8008da8:	46bd      	mov	sp, r7
 8008daa:	b010      	add	sp, #64	; 0x40
 8008dac:	bd80      	pop	{r7, pc}
 8008dae:	46c0      	nop			; (mov r8, r8)
 8008db0:	000001ff 	.word	0x000001ff
 8008db4:	080090cd 	.word	0x080090cd
 8008db8:	08008f09 	.word	0x08008f09

08008dbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b08e      	sub	sp, #56	; 0x38
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008dc4:	f3ef 8310 	mrs	r3, PRIMASK
 8008dc8:	617b      	str	r3, [r7, #20]
  return(result);
 8008dca:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008dcc:	637b      	str	r3, [r7, #52]	; 0x34
 8008dce:	2301      	movs	r3, #1
 8008dd0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008dd2:	69bb      	ldr	r3, [r7, #24]
 8008dd4:	f383 8810 	msr	PRIMASK, r3
}
 8008dd8:	46c0      	nop			; (mov r8, r8)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	681a      	ldr	r2, [r3, #0]
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	4926      	ldr	r1, [pc, #152]	; (8008e80 <UART_EndRxTransfer+0xc4>)
 8008de6:	400a      	ands	r2, r1
 8008de8:	601a      	str	r2, [r3, #0]
 8008dea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008dec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008dee:	69fb      	ldr	r3, [r7, #28]
 8008df0:	f383 8810 	msr	PRIMASK, r3
}
 8008df4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008df6:	f3ef 8310 	mrs	r3, PRIMASK
 8008dfa:	623b      	str	r3, [r7, #32]
  return(result);
 8008dfc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dfe:	633b      	str	r3, [r7, #48]	; 0x30
 8008e00:	2301      	movs	r3, #1
 8008e02:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e06:	f383 8810 	msr	PRIMASK, r3
}
 8008e0a:	46c0      	nop			; (mov r8, r8)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	689a      	ldr	r2, [r3, #8]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	2101      	movs	r1, #1
 8008e18:	438a      	bics	r2, r1
 8008e1a:	609a      	str	r2, [r3, #8]
 8008e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e1e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e22:	f383 8810 	msr	PRIMASK, r3
}
 8008e26:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	d118      	bne.n	8008e62 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e30:	f3ef 8310 	mrs	r3, PRIMASK
 8008e34:	60bb      	str	r3, [r7, #8]
  return(result);
 8008e36:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f383 8810 	msr	PRIMASK, r3
}
 8008e44:	46c0      	nop			; (mov r8, r8)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	2110      	movs	r1, #16
 8008e52:	438a      	bics	r2, r1
 8008e54:	601a      	str	r2, [r3, #0]
 8008e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e58:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e5a:	693b      	ldr	r3, [r7, #16]
 8008e5c:	f383 8810 	msr	PRIMASK, r3
}
 8008e60:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2280      	movs	r2, #128	; 0x80
 8008e66:	2120      	movs	r1, #32
 8008e68:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2200      	movs	r2, #0
 8008e74:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008e76:	46c0      	nop			; (mov r8, r8)
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	b00e      	add	sp, #56	; 0x38
 8008e7c:	bd80      	pop	{r7, pc}
 8008e7e:	46c0      	nop			; (mov r8, r8)
 8008e80:	fffffedf 	.word	0xfffffedf

08008e84 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b084      	sub	sp, #16
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	225a      	movs	r2, #90	; 0x5a
 8008e96:	2100      	movs	r1, #0
 8008e98:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2252      	movs	r2, #82	; 0x52
 8008e9e:	2100      	movs	r1, #0
 8008ea0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	0018      	movs	r0, r3
 8008ea6:	f7ff fa47 	bl	8008338 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008eaa:	46c0      	nop			; (mov r8, r8)
 8008eac:	46bd      	mov	sp, r7
 8008eae:	b004      	add	sp, #16
 8008eb0:	bd80      	pop	{r7, pc}

08008eb2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008eb2:	b580      	push	{r7, lr}
 8008eb4:	b086      	sub	sp, #24
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008eba:	f3ef 8310 	mrs	r3, PRIMASK
 8008ebe:	60bb      	str	r3, [r7, #8]
  return(result);
 8008ec0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008ec2:	617b      	str	r3, [r7, #20]
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	f383 8810 	msr	PRIMASK, r3
}
 8008ece:	46c0      	nop			; (mov r8, r8)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	681a      	ldr	r2, [r3, #0]
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	2140      	movs	r1, #64	; 0x40
 8008edc:	438a      	bics	r2, r1
 8008ede:	601a      	str	r2, [r3, #0]
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ee4:	693b      	ldr	r3, [r7, #16]
 8008ee6:	f383 8810 	msr	PRIMASK, r3
}
 8008eea:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2220      	movs	r2, #32
 8008ef0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	0018      	movs	r0, r3
 8008efc:	f7ff fa14 	bl	8008328 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f00:	46c0      	nop			; (mov r8, r8)
 8008f02:	46bd      	mov	sp, r7
 8008f04:	b006      	add	sp, #24
 8008f06:	bd80      	pop	{r7, pc}

08008f08 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b094      	sub	sp, #80	; 0x50
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008f10:	204e      	movs	r0, #78	; 0x4e
 8008f12:	183b      	adds	r3, r7, r0
 8008f14:	687a      	ldr	r2, [r7, #4]
 8008f16:	215c      	movs	r1, #92	; 0x5c
 8008f18:	5a52      	ldrh	r2, [r2, r1]
 8008f1a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2280      	movs	r2, #128	; 0x80
 8008f20:	589b      	ldr	r3, [r3, r2]
 8008f22:	2b22      	cmp	r3, #34	; 0x22
 8008f24:	d000      	beq.n	8008f28 <UART_RxISR_8BIT+0x20>
 8008f26:	e0bf      	b.n	80090a8 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008f2e:	214c      	movs	r1, #76	; 0x4c
 8008f30:	187b      	adds	r3, r7, r1
 8008f32:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008f34:	187b      	adds	r3, r7, r1
 8008f36:	881b      	ldrh	r3, [r3, #0]
 8008f38:	b2da      	uxtb	r2, r3
 8008f3a:	183b      	adds	r3, r7, r0
 8008f3c:	881b      	ldrh	r3, [r3, #0]
 8008f3e:	b2d9      	uxtb	r1, r3
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f44:	400a      	ands	r2, r1
 8008f46:	b2d2      	uxtb	r2, r2
 8008f48:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f4e:	1c5a      	adds	r2, r3, #1
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	225a      	movs	r2, #90	; 0x5a
 8008f58:	5a9b      	ldrh	r3, [r3, r2]
 8008f5a:	b29b      	uxth	r3, r3
 8008f5c:	3b01      	subs	r3, #1
 8008f5e:	b299      	uxth	r1, r3
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	225a      	movs	r2, #90	; 0x5a
 8008f64:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	225a      	movs	r2, #90	; 0x5a
 8008f6a:	5a9b      	ldrh	r3, [r3, r2]
 8008f6c:	b29b      	uxth	r3, r3
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d000      	beq.n	8008f74 <UART_RxISR_8BIT+0x6c>
 8008f72:	e0a1      	b.n	80090b8 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f74:	f3ef 8310 	mrs	r3, PRIMASK
 8008f78:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f7c:	64bb      	str	r3, [r7, #72]	; 0x48
 8008f7e:	2301      	movs	r3, #1
 8008f80:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f84:	f383 8810 	msr	PRIMASK, r3
}
 8008f88:	46c0      	nop			; (mov r8, r8)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	681a      	ldr	r2, [r3, #0]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	494a      	ldr	r1, [pc, #296]	; (80090c0 <UART_RxISR_8BIT+0x1b8>)
 8008f96:	400a      	ands	r2, r1
 8008f98:	601a      	str	r2, [r3, #0]
 8008f9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fa0:	f383 8810 	msr	PRIMASK, r3
}
 8008fa4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fa6:	f3ef 8310 	mrs	r3, PRIMASK
 8008faa:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8008fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fae:	647b      	str	r3, [r7, #68]	; 0x44
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fb6:	f383 8810 	msr	PRIMASK, r3
}
 8008fba:	46c0      	nop			; (mov r8, r8)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	689a      	ldr	r2, [r3, #8]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	2101      	movs	r1, #1
 8008fc8:	438a      	bics	r2, r1
 8008fca:	609a      	str	r2, [r3, #8]
 8008fcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008fce:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fd2:	f383 8810 	msr	PRIMASK, r3
}
 8008fd6:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2280      	movs	r2, #128	; 0x80
 8008fdc:	2120      	movs	r1, #32
 8008fde:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4a34      	ldr	r2, [pc, #208]	; (80090c4 <UART_RxISR_8BIT+0x1bc>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d01f      	beq.n	8009036 <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	685a      	ldr	r2, [r3, #4]
 8008ffc:	2380      	movs	r3, #128	; 0x80
 8008ffe:	041b      	lsls	r3, r3, #16
 8009000:	4013      	ands	r3, r2
 8009002:	d018      	beq.n	8009036 <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009004:	f3ef 8310 	mrs	r3, PRIMASK
 8009008:	61bb      	str	r3, [r7, #24]
  return(result);
 800900a:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800900c:	643b      	str	r3, [r7, #64]	; 0x40
 800900e:	2301      	movs	r3, #1
 8009010:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009012:	69fb      	ldr	r3, [r7, #28]
 8009014:	f383 8810 	msr	PRIMASK, r3
}
 8009018:	46c0      	nop			; (mov r8, r8)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4928      	ldr	r1, [pc, #160]	; (80090c8 <UART_RxISR_8BIT+0x1c0>)
 8009026:	400a      	ands	r2, r1
 8009028:	601a      	str	r2, [r3, #0]
 800902a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800902c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800902e:	6a3b      	ldr	r3, [r7, #32]
 8009030:	f383 8810 	msr	PRIMASK, r3
}
 8009034:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800903a:	2b01      	cmp	r3, #1
 800903c:	d12f      	bne.n	800909e <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2200      	movs	r2, #0
 8009042:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009044:	f3ef 8310 	mrs	r3, PRIMASK
 8009048:	60fb      	str	r3, [r7, #12]
  return(result);
 800904a:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800904c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800904e:	2301      	movs	r3, #1
 8009050:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	f383 8810 	msr	PRIMASK, r3
}
 8009058:	46c0      	nop			; (mov r8, r8)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	681a      	ldr	r2, [r3, #0]
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	2110      	movs	r1, #16
 8009066:	438a      	bics	r2, r1
 8009068:	601a      	str	r2, [r3, #0]
 800906a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800906c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	f383 8810 	msr	PRIMASK, r3
}
 8009074:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	69db      	ldr	r3, [r3, #28]
 800907c:	2210      	movs	r2, #16
 800907e:	4013      	ands	r3, r2
 8009080:	2b10      	cmp	r3, #16
 8009082:	d103      	bne.n	800908c <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	2210      	movs	r2, #16
 800908a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2258      	movs	r2, #88	; 0x58
 8009090:	5a9a      	ldrh	r2, [r3, r2]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	0011      	movs	r1, r2
 8009096:	0018      	movs	r0, r3
 8009098:	f7ff f956 	bl	8008348 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800909c:	e00c      	b.n	80090b8 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	0018      	movs	r0, r3
 80090a2:	f7f9 fdf1 	bl	8002c88 <HAL_UART_RxCpltCallback>
}
 80090a6:	e007      	b.n	80090b8 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	699a      	ldr	r2, [r3, #24]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	2108      	movs	r1, #8
 80090b4:	430a      	orrs	r2, r1
 80090b6:	619a      	str	r2, [r3, #24]
}
 80090b8:	46c0      	nop			; (mov r8, r8)
 80090ba:	46bd      	mov	sp, r7
 80090bc:	b014      	add	sp, #80	; 0x50
 80090be:	bd80      	pop	{r7, pc}
 80090c0:	fffffedf 	.word	0xfffffedf
 80090c4:	40004800 	.word	0x40004800
 80090c8:	fbffffff 	.word	0xfbffffff

080090cc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b094      	sub	sp, #80	; 0x50
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80090d4:	204e      	movs	r0, #78	; 0x4e
 80090d6:	183b      	adds	r3, r7, r0
 80090d8:	687a      	ldr	r2, [r7, #4]
 80090da:	215c      	movs	r1, #92	; 0x5c
 80090dc:	5a52      	ldrh	r2, [r2, r1]
 80090de:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2280      	movs	r2, #128	; 0x80
 80090e4:	589b      	ldr	r3, [r3, r2]
 80090e6:	2b22      	cmp	r3, #34	; 0x22
 80090e8:	d000      	beq.n	80090ec <UART_RxISR_16BIT+0x20>
 80090ea:	e0bf      	b.n	800926c <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80090f2:	214c      	movs	r1, #76	; 0x4c
 80090f4:	187b      	adds	r3, r7, r1
 80090f6:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090fc:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 80090fe:	187b      	adds	r3, r7, r1
 8009100:	183a      	adds	r2, r7, r0
 8009102:	881b      	ldrh	r3, [r3, #0]
 8009104:	8812      	ldrh	r2, [r2, #0]
 8009106:	4013      	ands	r3, r2
 8009108:	b29a      	uxth	r2, r3
 800910a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800910c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009112:	1c9a      	adds	r2, r3, #2
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	225a      	movs	r2, #90	; 0x5a
 800911c:	5a9b      	ldrh	r3, [r3, r2]
 800911e:	b29b      	uxth	r3, r3
 8009120:	3b01      	subs	r3, #1
 8009122:	b299      	uxth	r1, r3
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	225a      	movs	r2, #90	; 0x5a
 8009128:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	225a      	movs	r2, #90	; 0x5a
 800912e:	5a9b      	ldrh	r3, [r3, r2]
 8009130:	b29b      	uxth	r3, r3
 8009132:	2b00      	cmp	r3, #0
 8009134:	d000      	beq.n	8009138 <UART_RxISR_16BIT+0x6c>
 8009136:	e0a1      	b.n	800927c <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009138:	f3ef 8310 	mrs	r3, PRIMASK
 800913c:	623b      	str	r3, [r7, #32]
  return(result);
 800913e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009140:	647b      	str	r3, [r7, #68]	; 0x44
 8009142:	2301      	movs	r3, #1
 8009144:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009148:	f383 8810 	msr	PRIMASK, r3
}
 800914c:	46c0      	nop			; (mov r8, r8)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	681a      	ldr	r2, [r3, #0]
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	494a      	ldr	r1, [pc, #296]	; (8009284 <UART_RxISR_16BIT+0x1b8>)
 800915a:	400a      	ands	r2, r1
 800915c:	601a      	str	r2, [r3, #0]
 800915e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009160:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009164:	f383 8810 	msr	PRIMASK, r3
}
 8009168:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800916a:	f3ef 8310 	mrs	r3, PRIMASK
 800916e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8009170:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009172:	643b      	str	r3, [r7, #64]	; 0x40
 8009174:	2301      	movs	r3, #1
 8009176:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800917a:	f383 8810 	msr	PRIMASK, r3
}
 800917e:	46c0      	nop			; (mov r8, r8)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	689a      	ldr	r2, [r3, #8]
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	2101      	movs	r1, #1
 800918c:	438a      	bics	r2, r1
 800918e:	609a      	str	r2, [r3, #8]
 8009190:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009192:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009196:	f383 8810 	msr	PRIMASK, r3
}
 800919a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2280      	movs	r2, #128	; 0x80
 80091a0:	2120      	movs	r1, #32
 80091a2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2200      	movs	r2, #0
 80091a8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2200      	movs	r2, #0
 80091ae:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	4a34      	ldr	r2, [pc, #208]	; (8009288 <UART_RxISR_16BIT+0x1bc>)
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d01f      	beq.n	80091fa <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	685a      	ldr	r2, [r3, #4]
 80091c0:	2380      	movs	r3, #128	; 0x80
 80091c2:	041b      	lsls	r3, r3, #16
 80091c4:	4013      	ands	r3, r2
 80091c6:	d018      	beq.n	80091fa <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091c8:	f3ef 8310 	mrs	r3, PRIMASK
 80091cc:	617b      	str	r3, [r7, #20]
  return(result);
 80091ce:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80091d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80091d2:	2301      	movs	r3, #1
 80091d4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091d6:	69bb      	ldr	r3, [r7, #24]
 80091d8:	f383 8810 	msr	PRIMASK, r3
}
 80091dc:	46c0      	nop			; (mov r8, r8)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	681a      	ldr	r2, [r3, #0]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	4928      	ldr	r1, [pc, #160]	; (800928c <UART_RxISR_16BIT+0x1c0>)
 80091ea:	400a      	ands	r2, r1
 80091ec:	601a      	str	r2, [r3, #0]
 80091ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091f2:	69fb      	ldr	r3, [r7, #28]
 80091f4:	f383 8810 	msr	PRIMASK, r3
}
 80091f8:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d12f      	bne.n	8009262 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2200      	movs	r2, #0
 8009206:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009208:	f3ef 8310 	mrs	r3, PRIMASK
 800920c:	60bb      	str	r3, [r7, #8]
  return(result);
 800920e:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009210:	63bb      	str	r3, [r7, #56]	; 0x38
 8009212:	2301      	movs	r3, #1
 8009214:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	f383 8810 	msr	PRIMASK, r3
}
 800921c:	46c0      	nop			; (mov r8, r8)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	2110      	movs	r1, #16
 800922a:	438a      	bics	r2, r1
 800922c:	601a      	str	r2, [r3, #0]
 800922e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009230:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	f383 8810 	msr	PRIMASK, r3
}
 8009238:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	69db      	ldr	r3, [r3, #28]
 8009240:	2210      	movs	r2, #16
 8009242:	4013      	ands	r3, r2
 8009244:	2b10      	cmp	r3, #16
 8009246:	d103      	bne.n	8009250 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	2210      	movs	r2, #16
 800924e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2258      	movs	r2, #88	; 0x58
 8009254:	5a9a      	ldrh	r2, [r3, r2]
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	0011      	movs	r1, r2
 800925a:	0018      	movs	r0, r3
 800925c:	f7ff f874 	bl	8008348 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009260:	e00c      	b.n	800927c <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	0018      	movs	r0, r3
 8009266:	f7f9 fd0f 	bl	8002c88 <HAL_UART_RxCpltCallback>
}
 800926a:	e007      	b.n	800927c <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	699a      	ldr	r2, [r3, #24]
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	2108      	movs	r1, #8
 8009278:	430a      	orrs	r2, r1
 800927a:	619a      	str	r2, [r3, #24]
}
 800927c:	46c0      	nop			; (mov r8, r8)
 800927e:	46bd      	mov	sp, r7
 8009280:	b014      	add	sp, #80	; 0x50
 8009282:	bd80      	pop	{r7, pc}
 8009284:	fffffedf 	.word	0xfffffedf
 8009288:	40004800 	.word	0x40004800
 800928c:	fbffffff 	.word	0xfbffffff

08009290 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b082      	sub	sp, #8
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009298:	46c0      	nop			; (mov r8, r8)
 800929a:	46bd      	mov	sp, r7
 800929c:	b002      	add	sp, #8
 800929e:	bd80      	pop	{r7, pc}

080092a0 <sulp>:
 80092a0:	b570      	push	{r4, r5, r6, lr}
 80092a2:	0016      	movs	r6, r2
 80092a4:	000d      	movs	r5, r1
 80092a6:	f003 febd 	bl	800d024 <__ulp>
 80092aa:	2e00      	cmp	r6, #0
 80092ac:	d00d      	beq.n	80092ca <sulp+0x2a>
 80092ae:	236b      	movs	r3, #107	; 0x6b
 80092b0:	006a      	lsls	r2, r5, #1
 80092b2:	0d52      	lsrs	r2, r2, #21
 80092b4:	1a9b      	subs	r3, r3, r2
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	dd07      	ble.n	80092ca <sulp+0x2a>
 80092ba:	2400      	movs	r4, #0
 80092bc:	4a03      	ldr	r2, [pc, #12]	; (80092cc <sulp+0x2c>)
 80092be:	051b      	lsls	r3, r3, #20
 80092c0:	189d      	adds	r5, r3, r2
 80092c2:	002b      	movs	r3, r5
 80092c4:	0022      	movs	r2, r4
 80092c6:	f7f8 f9d3 	bl	8001670 <__aeabi_dmul>
 80092ca:	bd70      	pop	{r4, r5, r6, pc}
 80092cc:	3ff00000 	.word	0x3ff00000

080092d0 <_strtod_l>:
 80092d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092d2:	b0a1      	sub	sp, #132	; 0x84
 80092d4:	9219      	str	r2, [sp, #100]	; 0x64
 80092d6:	2200      	movs	r2, #0
 80092d8:	2600      	movs	r6, #0
 80092da:	2700      	movs	r7, #0
 80092dc:	9004      	str	r0, [sp, #16]
 80092de:	9107      	str	r1, [sp, #28]
 80092e0:	921c      	str	r2, [sp, #112]	; 0x70
 80092e2:	911b      	str	r1, [sp, #108]	; 0x6c
 80092e4:	780a      	ldrb	r2, [r1, #0]
 80092e6:	2a2b      	cmp	r2, #43	; 0x2b
 80092e8:	d055      	beq.n	8009396 <_strtod_l+0xc6>
 80092ea:	d841      	bhi.n	8009370 <_strtod_l+0xa0>
 80092ec:	2a0d      	cmp	r2, #13
 80092ee:	d83b      	bhi.n	8009368 <_strtod_l+0x98>
 80092f0:	2a08      	cmp	r2, #8
 80092f2:	d83b      	bhi.n	800936c <_strtod_l+0x9c>
 80092f4:	2a00      	cmp	r2, #0
 80092f6:	d044      	beq.n	8009382 <_strtod_l+0xb2>
 80092f8:	2200      	movs	r2, #0
 80092fa:	920f      	str	r2, [sp, #60]	; 0x3c
 80092fc:	2100      	movs	r1, #0
 80092fe:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8009300:	9109      	str	r1, [sp, #36]	; 0x24
 8009302:	782a      	ldrb	r2, [r5, #0]
 8009304:	2a30      	cmp	r2, #48	; 0x30
 8009306:	d000      	beq.n	800930a <_strtod_l+0x3a>
 8009308:	e085      	b.n	8009416 <_strtod_l+0x146>
 800930a:	786a      	ldrb	r2, [r5, #1]
 800930c:	3120      	adds	r1, #32
 800930e:	438a      	bics	r2, r1
 8009310:	2a58      	cmp	r2, #88	; 0x58
 8009312:	d000      	beq.n	8009316 <_strtod_l+0x46>
 8009314:	e075      	b.n	8009402 <_strtod_l+0x132>
 8009316:	9302      	str	r3, [sp, #8]
 8009318:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800931a:	4a97      	ldr	r2, [pc, #604]	; (8009578 <_strtod_l+0x2a8>)
 800931c:	9301      	str	r3, [sp, #4]
 800931e:	ab1c      	add	r3, sp, #112	; 0x70
 8009320:	9300      	str	r3, [sp, #0]
 8009322:	9804      	ldr	r0, [sp, #16]
 8009324:	ab1d      	add	r3, sp, #116	; 0x74
 8009326:	a91b      	add	r1, sp, #108	; 0x6c
 8009328:	f002 ff34 	bl	800c194 <__gethex>
 800932c:	230f      	movs	r3, #15
 800932e:	0002      	movs	r2, r0
 8009330:	401a      	ands	r2, r3
 8009332:	0004      	movs	r4, r0
 8009334:	9205      	str	r2, [sp, #20]
 8009336:	4218      	tst	r0, r3
 8009338:	d005      	beq.n	8009346 <_strtod_l+0x76>
 800933a:	2a06      	cmp	r2, #6
 800933c:	d12d      	bne.n	800939a <_strtod_l+0xca>
 800933e:	1c6b      	adds	r3, r5, #1
 8009340:	931b      	str	r3, [sp, #108]	; 0x6c
 8009342:	2300      	movs	r3, #0
 8009344:	930f      	str	r3, [sp, #60]	; 0x3c
 8009346:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009348:	2b00      	cmp	r3, #0
 800934a:	d002      	beq.n	8009352 <_strtod_l+0x82>
 800934c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800934e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009350:	6013      	str	r3, [r2, #0]
 8009352:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009354:	2b00      	cmp	r3, #0
 8009356:	d01b      	beq.n	8009390 <_strtod_l+0xc0>
 8009358:	2380      	movs	r3, #128	; 0x80
 800935a:	0032      	movs	r2, r6
 800935c:	061b      	lsls	r3, r3, #24
 800935e:	18fb      	adds	r3, r7, r3
 8009360:	0010      	movs	r0, r2
 8009362:	0019      	movs	r1, r3
 8009364:	b021      	add	sp, #132	; 0x84
 8009366:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009368:	2a20      	cmp	r2, #32
 800936a:	d1c5      	bne.n	80092f8 <_strtod_l+0x28>
 800936c:	3101      	adds	r1, #1
 800936e:	e7b8      	b.n	80092e2 <_strtod_l+0x12>
 8009370:	2a2d      	cmp	r2, #45	; 0x2d
 8009372:	d1c1      	bne.n	80092f8 <_strtod_l+0x28>
 8009374:	3a2c      	subs	r2, #44	; 0x2c
 8009376:	920f      	str	r2, [sp, #60]	; 0x3c
 8009378:	1c4a      	adds	r2, r1, #1
 800937a:	921b      	str	r2, [sp, #108]	; 0x6c
 800937c:	784a      	ldrb	r2, [r1, #1]
 800937e:	2a00      	cmp	r2, #0
 8009380:	d1bc      	bne.n	80092fc <_strtod_l+0x2c>
 8009382:	9b07      	ldr	r3, [sp, #28]
 8009384:	931b      	str	r3, [sp, #108]	; 0x6c
 8009386:	2300      	movs	r3, #0
 8009388:	930f      	str	r3, [sp, #60]	; 0x3c
 800938a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800938c:	2b00      	cmp	r3, #0
 800938e:	d1dd      	bne.n	800934c <_strtod_l+0x7c>
 8009390:	0032      	movs	r2, r6
 8009392:	003b      	movs	r3, r7
 8009394:	e7e4      	b.n	8009360 <_strtod_l+0x90>
 8009396:	2200      	movs	r2, #0
 8009398:	e7ed      	b.n	8009376 <_strtod_l+0xa6>
 800939a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800939c:	2a00      	cmp	r2, #0
 800939e:	d007      	beq.n	80093b0 <_strtod_l+0xe0>
 80093a0:	2135      	movs	r1, #53	; 0x35
 80093a2:	a81e      	add	r0, sp, #120	; 0x78
 80093a4:	f003 ff2f 	bl	800d206 <__copybits>
 80093a8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80093aa:	9804      	ldr	r0, [sp, #16]
 80093ac:	f003 faf8 	bl	800c9a0 <_Bfree>
 80093b0:	9805      	ldr	r0, [sp, #20]
 80093b2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80093b4:	3801      	subs	r0, #1
 80093b6:	2804      	cmp	r0, #4
 80093b8:	d806      	bhi.n	80093c8 <_strtod_l+0xf8>
 80093ba:	f7f6 fead 	bl	8000118 <__gnu_thumb1_case_uqi>
 80093be:	0312      	.short	0x0312
 80093c0:	1e1c      	.short	0x1e1c
 80093c2:	12          	.byte	0x12
 80093c3:	00          	.byte	0x00
 80093c4:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80093c6:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 80093c8:	05e4      	lsls	r4, r4, #23
 80093ca:	d502      	bpl.n	80093d2 <_strtod_l+0x102>
 80093cc:	2380      	movs	r3, #128	; 0x80
 80093ce:	061b      	lsls	r3, r3, #24
 80093d0:	431f      	orrs	r7, r3
 80093d2:	4b6a      	ldr	r3, [pc, #424]	; (800957c <_strtod_l+0x2ac>)
 80093d4:	423b      	tst	r3, r7
 80093d6:	d1b6      	bne.n	8009346 <_strtod_l+0x76>
 80093d8:	f001 ff3e 	bl	800b258 <__errno>
 80093dc:	2322      	movs	r3, #34	; 0x22
 80093de:	6003      	str	r3, [r0, #0]
 80093e0:	e7b1      	b.n	8009346 <_strtod_l+0x76>
 80093e2:	4967      	ldr	r1, [pc, #412]	; (8009580 <_strtod_l+0x2b0>)
 80093e4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80093e6:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80093e8:	400a      	ands	r2, r1
 80093ea:	4966      	ldr	r1, [pc, #408]	; (8009584 <_strtod_l+0x2b4>)
 80093ec:	185b      	adds	r3, r3, r1
 80093ee:	051b      	lsls	r3, r3, #20
 80093f0:	431a      	orrs	r2, r3
 80093f2:	0017      	movs	r7, r2
 80093f4:	e7e8      	b.n	80093c8 <_strtod_l+0xf8>
 80093f6:	4f61      	ldr	r7, [pc, #388]	; (800957c <_strtod_l+0x2ac>)
 80093f8:	e7e6      	b.n	80093c8 <_strtod_l+0xf8>
 80093fa:	2601      	movs	r6, #1
 80093fc:	4f62      	ldr	r7, [pc, #392]	; (8009588 <_strtod_l+0x2b8>)
 80093fe:	4276      	negs	r6, r6
 8009400:	e7e2      	b.n	80093c8 <_strtod_l+0xf8>
 8009402:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009404:	1c5a      	adds	r2, r3, #1
 8009406:	921b      	str	r2, [sp, #108]	; 0x6c
 8009408:	785b      	ldrb	r3, [r3, #1]
 800940a:	2b30      	cmp	r3, #48	; 0x30
 800940c:	d0f9      	beq.n	8009402 <_strtod_l+0x132>
 800940e:	2b00      	cmp	r3, #0
 8009410:	d099      	beq.n	8009346 <_strtod_l+0x76>
 8009412:	2301      	movs	r3, #1
 8009414:	9309      	str	r3, [sp, #36]	; 0x24
 8009416:	2500      	movs	r5, #0
 8009418:	220a      	movs	r2, #10
 800941a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800941c:	950d      	str	r5, [sp, #52]	; 0x34
 800941e:	9310      	str	r3, [sp, #64]	; 0x40
 8009420:	9508      	str	r5, [sp, #32]
 8009422:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8009424:	7804      	ldrb	r4, [r0, #0]
 8009426:	0023      	movs	r3, r4
 8009428:	3b30      	subs	r3, #48	; 0x30
 800942a:	b2d9      	uxtb	r1, r3
 800942c:	2909      	cmp	r1, #9
 800942e:	d927      	bls.n	8009480 <_strtod_l+0x1b0>
 8009430:	2201      	movs	r2, #1
 8009432:	4956      	ldr	r1, [pc, #344]	; (800958c <_strtod_l+0x2bc>)
 8009434:	f001 feac 	bl	800b190 <strncmp>
 8009438:	2800      	cmp	r0, #0
 800943a:	d031      	beq.n	80094a0 <_strtod_l+0x1d0>
 800943c:	2000      	movs	r0, #0
 800943e:	0023      	movs	r3, r4
 8009440:	4684      	mov	ip, r0
 8009442:	9a08      	ldr	r2, [sp, #32]
 8009444:	900c      	str	r0, [sp, #48]	; 0x30
 8009446:	9205      	str	r2, [sp, #20]
 8009448:	2220      	movs	r2, #32
 800944a:	0019      	movs	r1, r3
 800944c:	4391      	bics	r1, r2
 800944e:	000a      	movs	r2, r1
 8009450:	2100      	movs	r1, #0
 8009452:	9106      	str	r1, [sp, #24]
 8009454:	2a45      	cmp	r2, #69	; 0x45
 8009456:	d000      	beq.n	800945a <_strtod_l+0x18a>
 8009458:	e0c2      	b.n	80095e0 <_strtod_l+0x310>
 800945a:	9b05      	ldr	r3, [sp, #20]
 800945c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800945e:	4303      	orrs	r3, r0
 8009460:	4313      	orrs	r3, r2
 8009462:	428b      	cmp	r3, r1
 8009464:	d08d      	beq.n	8009382 <_strtod_l+0xb2>
 8009466:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009468:	9307      	str	r3, [sp, #28]
 800946a:	3301      	adds	r3, #1
 800946c:	931b      	str	r3, [sp, #108]	; 0x6c
 800946e:	9b07      	ldr	r3, [sp, #28]
 8009470:	785b      	ldrb	r3, [r3, #1]
 8009472:	2b2b      	cmp	r3, #43	; 0x2b
 8009474:	d071      	beq.n	800955a <_strtod_l+0x28a>
 8009476:	000c      	movs	r4, r1
 8009478:	2b2d      	cmp	r3, #45	; 0x2d
 800947a:	d174      	bne.n	8009566 <_strtod_l+0x296>
 800947c:	2401      	movs	r4, #1
 800947e:	e06d      	b.n	800955c <_strtod_l+0x28c>
 8009480:	9908      	ldr	r1, [sp, #32]
 8009482:	2908      	cmp	r1, #8
 8009484:	dc09      	bgt.n	800949a <_strtod_l+0x1ca>
 8009486:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009488:	4351      	muls	r1, r2
 800948a:	185b      	adds	r3, r3, r1
 800948c:	930d      	str	r3, [sp, #52]	; 0x34
 800948e:	9b08      	ldr	r3, [sp, #32]
 8009490:	3001      	adds	r0, #1
 8009492:	3301      	adds	r3, #1
 8009494:	9308      	str	r3, [sp, #32]
 8009496:	901b      	str	r0, [sp, #108]	; 0x6c
 8009498:	e7c3      	b.n	8009422 <_strtod_l+0x152>
 800949a:	4355      	muls	r5, r2
 800949c:	195d      	adds	r5, r3, r5
 800949e:	e7f6      	b.n	800948e <_strtod_l+0x1be>
 80094a0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80094a2:	1c5a      	adds	r2, r3, #1
 80094a4:	921b      	str	r2, [sp, #108]	; 0x6c
 80094a6:	9a08      	ldr	r2, [sp, #32]
 80094a8:	785b      	ldrb	r3, [r3, #1]
 80094aa:	2a00      	cmp	r2, #0
 80094ac:	d03a      	beq.n	8009524 <_strtod_l+0x254>
 80094ae:	900c      	str	r0, [sp, #48]	; 0x30
 80094b0:	9205      	str	r2, [sp, #20]
 80094b2:	001a      	movs	r2, r3
 80094b4:	3a30      	subs	r2, #48	; 0x30
 80094b6:	2a09      	cmp	r2, #9
 80094b8:	d912      	bls.n	80094e0 <_strtod_l+0x210>
 80094ba:	2201      	movs	r2, #1
 80094bc:	4694      	mov	ip, r2
 80094be:	e7c3      	b.n	8009448 <_strtod_l+0x178>
 80094c0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80094c2:	3001      	adds	r0, #1
 80094c4:	1c5a      	adds	r2, r3, #1
 80094c6:	921b      	str	r2, [sp, #108]	; 0x6c
 80094c8:	785b      	ldrb	r3, [r3, #1]
 80094ca:	2b30      	cmp	r3, #48	; 0x30
 80094cc:	d0f8      	beq.n	80094c0 <_strtod_l+0x1f0>
 80094ce:	001a      	movs	r2, r3
 80094d0:	3a31      	subs	r2, #49	; 0x31
 80094d2:	2a08      	cmp	r2, #8
 80094d4:	d83c      	bhi.n	8009550 <_strtod_l+0x280>
 80094d6:	900c      	str	r0, [sp, #48]	; 0x30
 80094d8:	2000      	movs	r0, #0
 80094da:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80094dc:	9005      	str	r0, [sp, #20]
 80094de:	9210      	str	r2, [sp, #64]	; 0x40
 80094e0:	001a      	movs	r2, r3
 80094e2:	1c41      	adds	r1, r0, #1
 80094e4:	3a30      	subs	r2, #48	; 0x30
 80094e6:	2b30      	cmp	r3, #48	; 0x30
 80094e8:	d016      	beq.n	8009518 <_strtod_l+0x248>
 80094ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094ec:	185b      	adds	r3, r3, r1
 80094ee:	930c      	str	r3, [sp, #48]	; 0x30
 80094f0:	9b05      	ldr	r3, [sp, #20]
 80094f2:	210a      	movs	r1, #10
 80094f4:	469c      	mov	ip, r3
 80094f6:	4484      	add	ip, r0
 80094f8:	4563      	cmp	r3, ip
 80094fa:	d115      	bne.n	8009528 <_strtod_l+0x258>
 80094fc:	9905      	ldr	r1, [sp, #20]
 80094fe:	9b05      	ldr	r3, [sp, #20]
 8009500:	3101      	adds	r1, #1
 8009502:	1809      	adds	r1, r1, r0
 8009504:	181b      	adds	r3, r3, r0
 8009506:	9105      	str	r1, [sp, #20]
 8009508:	2b08      	cmp	r3, #8
 800950a:	dc19      	bgt.n	8009540 <_strtod_l+0x270>
 800950c:	230a      	movs	r3, #10
 800950e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009510:	434b      	muls	r3, r1
 8009512:	2100      	movs	r1, #0
 8009514:	18d3      	adds	r3, r2, r3
 8009516:	930d      	str	r3, [sp, #52]	; 0x34
 8009518:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800951a:	0008      	movs	r0, r1
 800951c:	1c5a      	adds	r2, r3, #1
 800951e:	921b      	str	r2, [sp, #108]	; 0x6c
 8009520:	785b      	ldrb	r3, [r3, #1]
 8009522:	e7c6      	b.n	80094b2 <_strtod_l+0x1e2>
 8009524:	9808      	ldr	r0, [sp, #32]
 8009526:	e7d0      	b.n	80094ca <_strtod_l+0x1fa>
 8009528:	1c5c      	adds	r4, r3, #1
 800952a:	2b08      	cmp	r3, #8
 800952c:	dc04      	bgt.n	8009538 <_strtod_l+0x268>
 800952e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009530:	434b      	muls	r3, r1
 8009532:	930d      	str	r3, [sp, #52]	; 0x34
 8009534:	0023      	movs	r3, r4
 8009536:	e7df      	b.n	80094f8 <_strtod_l+0x228>
 8009538:	2c10      	cmp	r4, #16
 800953a:	dcfb      	bgt.n	8009534 <_strtod_l+0x264>
 800953c:	434d      	muls	r5, r1
 800953e:	e7f9      	b.n	8009534 <_strtod_l+0x264>
 8009540:	9b05      	ldr	r3, [sp, #20]
 8009542:	2100      	movs	r1, #0
 8009544:	2b10      	cmp	r3, #16
 8009546:	dce7      	bgt.n	8009518 <_strtod_l+0x248>
 8009548:	230a      	movs	r3, #10
 800954a:	435d      	muls	r5, r3
 800954c:	1955      	adds	r5, r2, r5
 800954e:	e7e3      	b.n	8009518 <_strtod_l+0x248>
 8009550:	2200      	movs	r2, #0
 8009552:	920c      	str	r2, [sp, #48]	; 0x30
 8009554:	9205      	str	r2, [sp, #20]
 8009556:	3201      	adds	r2, #1
 8009558:	e7b0      	b.n	80094bc <_strtod_l+0x1ec>
 800955a:	2400      	movs	r4, #0
 800955c:	9b07      	ldr	r3, [sp, #28]
 800955e:	3302      	adds	r3, #2
 8009560:	931b      	str	r3, [sp, #108]	; 0x6c
 8009562:	9b07      	ldr	r3, [sp, #28]
 8009564:	789b      	ldrb	r3, [r3, #2]
 8009566:	001a      	movs	r2, r3
 8009568:	3a30      	subs	r2, #48	; 0x30
 800956a:	2a09      	cmp	r2, #9
 800956c:	d914      	bls.n	8009598 <_strtod_l+0x2c8>
 800956e:	9a07      	ldr	r2, [sp, #28]
 8009570:	921b      	str	r2, [sp, #108]	; 0x6c
 8009572:	2200      	movs	r2, #0
 8009574:	e033      	b.n	80095de <_strtod_l+0x30e>
 8009576:	46c0      	nop			; (mov r8, r8)
 8009578:	0800dde0 	.word	0x0800dde0
 800957c:	7ff00000 	.word	0x7ff00000
 8009580:	ffefffff 	.word	0xffefffff
 8009584:	00000433 	.word	0x00000433
 8009588:	7fffffff 	.word	0x7fffffff
 800958c:	0800dddc 	.word	0x0800dddc
 8009590:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009592:	1c5a      	adds	r2, r3, #1
 8009594:	921b      	str	r2, [sp, #108]	; 0x6c
 8009596:	785b      	ldrb	r3, [r3, #1]
 8009598:	2b30      	cmp	r3, #48	; 0x30
 800959a:	d0f9      	beq.n	8009590 <_strtod_l+0x2c0>
 800959c:	2200      	movs	r2, #0
 800959e:	9206      	str	r2, [sp, #24]
 80095a0:	001a      	movs	r2, r3
 80095a2:	3a31      	subs	r2, #49	; 0x31
 80095a4:	2a08      	cmp	r2, #8
 80095a6:	d81b      	bhi.n	80095e0 <_strtod_l+0x310>
 80095a8:	3b30      	subs	r3, #48	; 0x30
 80095aa:	930e      	str	r3, [sp, #56]	; 0x38
 80095ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80095ae:	9306      	str	r3, [sp, #24]
 80095b0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80095b2:	1c59      	adds	r1, r3, #1
 80095b4:	911b      	str	r1, [sp, #108]	; 0x6c
 80095b6:	785b      	ldrb	r3, [r3, #1]
 80095b8:	001a      	movs	r2, r3
 80095ba:	3a30      	subs	r2, #48	; 0x30
 80095bc:	2a09      	cmp	r2, #9
 80095be:	d93a      	bls.n	8009636 <_strtod_l+0x366>
 80095c0:	9a06      	ldr	r2, [sp, #24]
 80095c2:	1a8a      	subs	r2, r1, r2
 80095c4:	49b2      	ldr	r1, [pc, #712]	; (8009890 <_strtod_l+0x5c0>)
 80095c6:	9106      	str	r1, [sp, #24]
 80095c8:	2a08      	cmp	r2, #8
 80095ca:	dc04      	bgt.n	80095d6 <_strtod_l+0x306>
 80095cc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80095ce:	9206      	str	r2, [sp, #24]
 80095d0:	428a      	cmp	r2, r1
 80095d2:	dd00      	ble.n	80095d6 <_strtod_l+0x306>
 80095d4:	9106      	str	r1, [sp, #24]
 80095d6:	2c00      	cmp	r4, #0
 80095d8:	d002      	beq.n	80095e0 <_strtod_l+0x310>
 80095da:	9a06      	ldr	r2, [sp, #24]
 80095dc:	4252      	negs	r2, r2
 80095de:	9206      	str	r2, [sp, #24]
 80095e0:	9a05      	ldr	r2, [sp, #20]
 80095e2:	2a00      	cmp	r2, #0
 80095e4:	d14d      	bne.n	8009682 <_strtod_l+0x3b2>
 80095e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095e8:	4310      	orrs	r0, r2
 80095ea:	d000      	beq.n	80095ee <_strtod_l+0x31e>
 80095ec:	e6ab      	b.n	8009346 <_strtod_l+0x76>
 80095ee:	4662      	mov	r2, ip
 80095f0:	2a00      	cmp	r2, #0
 80095f2:	d000      	beq.n	80095f6 <_strtod_l+0x326>
 80095f4:	e6c5      	b.n	8009382 <_strtod_l+0xb2>
 80095f6:	2b69      	cmp	r3, #105	; 0x69
 80095f8:	d027      	beq.n	800964a <_strtod_l+0x37a>
 80095fa:	dc23      	bgt.n	8009644 <_strtod_l+0x374>
 80095fc:	2b49      	cmp	r3, #73	; 0x49
 80095fe:	d024      	beq.n	800964a <_strtod_l+0x37a>
 8009600:	2b4e      	cmp	r3, #78	; 0x4e
 8009602:	d000      	beq.n	8009606 <_strtod_l+0x336>
 8009604:	e6bd      	b.n	8009382 <_strtod_l+0xb2>
 8009606:	49a3      	ldr	r1, [pc, #652]	; (8009894 <_strtod_l+0x5c4>)
 8009608:	a81b      	add	r0, sp, #108	; 0x6c
 800960a:	f002 fff9 	bl	800c600 <__match>
 800960e:	2800      	cmp	r0, #0
 8009610:	d100      	bne.n	8009614 <_strtod_l+0x344>
 8009612:	e6b6      	b.n	8009382 <_strtod_l+0xb2>
 8009614:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009616:	781b      	ldrb	r3, [r3, #0]
 8009618:	2b28      	cmp	r3, #40	; 0x28
 800961a:	d12c      	bne.n	8009676 <_strtod_l+0x3a6>
 800961c:	499e      	ldr	r1, [pc, #632]	; (8009898 <_strtod_l+0x5c8>)
 800961e:	aa1e      	add	r2, sp, #120	; 0x78
 8009620:	a81b      	add	r0, sp, #108	; 0x6c
 8009622:	f003 f801 	bl	800c628 <__hexnan>
 8009626:	2805      	cmp	r0, #5
 8009628:	d125      	bne.n	8009676 <_strtod_l+0x3a6>
 800962a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800962c:	4a9b      	ldr	r2, [pc, #620]	; (800989c <_strtod_l+0x5cc>)
 800962e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8009630:	431a      	orrs	r2, r3
 8009632:	0017      	movs	r7, r2
 8009634:	e687      	b.n	8009346 <_strtod_l+0x76>
 8009636:	220a      	movs	r2, #10
 8009638:	990e      	ldr	r1, [sp, #56]	; 0x38
 800963a:	434a      	muls	r2, r1
 800963c:	18d2      	adds	r2, r2, r3
 800963e:	3a30      	subs	r2, #48	; 0x30
 8009640:	920e      	str	r2, [sp, #56]	; 0x38
 8009642:	e7b5      	b.n	80095b0 <_strtod_l+0x2e0>
 8009644:	2b6e      	cmp	r3, #110	; 0x6e
 8009646:	d0de      	beq.n	8009606 <_strtod_l+0x336>
 8009648:	e69b      	b.n	8009382 <_strtod_l+0xb2>
 800964a:	4995      	ldr	r1, [pc, #596]	; (80098a0 <_strtod_l+0x5d0>)
 800964c:	a81b      	add	r0, sp, #108	; 0x6c
 800964e:	f002 ffd7 	bl	800c600 <__match>
 8009652:	2800      	cmp	r0, #0
 8009654:	d100      	bne.n	8009658 <_strtod_l+0x388>
 8009656:	e694      	b.n	8009382 <_strtod_l+0xb2>
 8009658:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800965a:	4992      	ldr	r1, [pc, #584]	; (80098a4 <_strtod_l+0x5d4>)
 800965c:	3b01      	subs	r3, #1
 800965e:	a81b      	add	r0, sp, #108	; 0x6c
 8009660:	931b      	str	r3, [sp, #108]	; 0x6c
 8009662:	f002 ffcd 	bl	800c600 <__match>
 8009666:	2800      	cmp	r0, #0
 8009668:	d102      	bne.n	8009670 <_strtod_l+0x3a0>
 800966a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800966c:	3301      	adds	r3, #1
 800966e:	931b      	str	r3, [sp, #108]	; 0x6c
 8009670:	2600      	movs	r6, #0
 8009672:	4f8a      	ldr	r7, [pc, #552]	; (800989c <_strtod_l+0x5cc>)
 8009674:	e667      	b.n	8009346 <_strtod_l+0x76>
 8009676:	488c      	ldr	r0, [pc, #560]	; (80098a8 <_strtod_l+0x5d8>)
 8009678:	f001 fe30 	bl	800b2dc <nan>
 800967c:	0006      	movs	r6, r0
 800967e:	000f      	movs	r7, r1
 8009680:	e661      	b.n	8009346 <_strtod_l+0x76>
 8009682:	9b06      	ldr	r3, [sp, #24]
 8009684:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009686:	1a9b      	subs	r3, r3, r2
 8009688:	9309      	str	r3, [sp, #36]	; 0x24
 800968a:	9b08      	ldr	r3, [sp, #32]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d101      	bne.n	8009694 <_strtod_l+0x3c4>
 8009690:	9b05      	ldr	r3, [sp, #20]
 8009692:	9308      	str	r3, [sp, #32]
 8009694:	9c05      	ldr	r4, [sp, #20]
 8009696:	2c10      	cmp	r4, #16
 8009698:	dd00      	ble.n	800969c <_strtod_l+0x3cc>
 800969a:	2410      	movs	r4, #16
 800969c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800969e:	f7f8 feaf 	bl	8002400 <__aeabi_ui2d>
 80096a2:	9b05      	ldr	r3, [sp, #20]
 80096a4:	0006      	movs	r6, r0
 80096a6:	000f      	movs	r7, r1
 80096a8:	2b09      	cmp	r3, #9
 80096aa:	dd15      	ble.n	80096d8 <_strtod_l+0x408>
 80096ac:	0022      	movs	r2, r4
 80096ae:	4b7f      	ldr	r3, [pc, #508]	; (80098ac <_strtod_l+0x5dc>)
 80096b0:	3a09      	subs	r2, #9
 80096b2:	00d2      	lsls	r2, r2, #3
 80096b4:	189b      	adds	r3, r3, r2
 80096b6:	681a      	ldr	r2, [r3, #0]
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	f7f7 ffd9 	bl	8001670 <__aeabi_dmul>
 80096be:	0006      	movs	r6, r0
 80096c0:	0028      	movs	r0, r5
 80096c2:	000f      	movs	r7, r1
 80096c4:	f7f8 fe9c 	bl	8002400 <__aeabi_ui2d>
 80096c8:	0002      	movs	r2, r0
 80096ca:	000b      	movs	r3, r1
 80096cc:	0030      	movs	r0, r6
 80096ce:	0039      	movs	r1, r7
 80096d0:	f7f7 f874 	bl	80007bc <__aeabi_dadd>
 80096d4:	0006      	movs	r6, r0
 80096d6:	000f      	movs	r7, r1
 80096d8:	9b05      	ldr	r3, [sp, #20]
 80096da:	2b0f      	cmp	r3, #15
 80096dc:	dc39      	bgt.n	8009752 <_strtod_l+0x482>
 80096de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d100      	bne.n	80096e6 <_strtod_l+0x416>
 80096e4:	e62f      	b.n	8009346 <_strtod_l+0x76>
 80096e6:	dd24      	ble.n	8009732 <_strtod_l+0x462>
 80096e8:	2b16      	cmp	r3, #22
 80096ea:	dc09      	bgt.n	8009700 <_strtod_l+0x430>
 80096ec:	496f      	ldr	r1, [pc, #444]	; (80098ac <_strtod_l+0x5dc>)
 80096ee:	00db      	lsls	r3, r3, #3
 80096f0:	18c9      	adds	r1, r1, r3
 80096f2:	0032      	movs	r2, r6
 80096f4:	6808      	ldr	r0, [r1, #0]
 80096f6:	6849      	ldr	r1, [r1, #4]
 80096f8:	003b      	movs	r3, r7
 80096fa:	f7f7 ffb9 	bl	8001670 <__aeabi_dmul>
 80096fe:	e7bd      	b.n	800967c <_strtod_l+0x3ac>
 8009700:	2325      	movs	r3, #37	; 0x25
 8009702:	9a05      	ldr	r2, [sp, #20]
 8009704:	1a9b      	subs	r3, r3, r2
 8009706:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009708:	4293      	cmp	r3, r2
 800970a:	db22      	blt.n	8009752 <_strtod_l+0x482>
 800970c:	240f      	movs	r4, #15
 800970e:	9b05      	ldr	r3, [sp, #20]
 8009710:	4d66      	ldr	r5, [pc, #408]	; (80098ac <_strtod_l+0x5dc>)
 8009712:	1ae4      	subs	r4, r4, r3
 8009714:	00e1      	lsls	r1, r4, #3
 8009716:	1869      	adds	r1, r5, r1
 8009718:	0032      	movs	r2, r6
 800971a:	6808      	ldr	r0, [r1, #0]
 800971c:	6849      	ldr	r1, [r1, #4]
 800971e:	003b      	movs	r3, r7
 8009720:	f7f7 ffa6 	bl	8001670 <__aeabi_dmul>
 8009724:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009726:	1b1c      	subs	r4, r3, r4
 8009728:	00e4      	lsls	r4, r4, #3
 800972a:	192d      	adds	r5, r5, r4
 800972c:	682a      	ldr	r2, [r5, #0]
 800972e:	686b      	ldr	r3, [r5, #4]
 8009730:	e7e3      	b.n	80096fa <_strtod_l+0x42a>
 8009732:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009734:	3316      	adds	r3, #22
 8009736:	db0c      	blt.n	8009752 <_strtod_l+0x482>
 8009738:	9906      	ldr	r1, [sp, #24]
 800973a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800973c:	4b5b      	ldr	r3, [pc, #364]	; (80098ac <_strtod_l+0x5dc>)
 800973e:	1a52      	subs	r2, r2, r1
 8009740:	00d2      	lsls	r2, r2, #3
 8009742:	189b      	adds	r3, r3, r2
 8009744:	0030      	movs	r0, r6
 8009746:	681a      	ldr	r2, [r3, #0]
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	0039      	movs	r1, r7
 800974c:	f7f7 fb96 	bl	8000e7c <__aeabi_ddiv>
 8009750:	e794      	b.n	800967c <_strtod_l+0x3ac>
 8009752:	9b05      	ldr	r3, [sp, #20]
 8009754:	1b1c      	subs	r4, r3, r4
 8009756:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009758:	18e4      	adds	r4, r4, r3
 800975a:	2c00      	cmp	r4, #0
 800975c:	dd72      	ble.n	8009844 <_strtod_l+0x574>
 800975e:	220f      	movs	r2, #15
 8009760:	0023      	movs	r3, r4
 8009762:	4013      	ands	r3, r2
 8009764:	4214      	tst	r4, r2
 8009766:	d00a      	beq.n	800977e <_strtod_l+0x4ae>
 8009768:	4950      	ldr	r1, [pc, #320]	; (80098ac <_strtod_l+0x5dc>)
 800976a:	00db      	lsls	r3, r3, #3
 800976c:	18c9      	adds	r1, r1, r3
 800976e:	0032      	movs	r2, r6
 8009770:	6808      	ldr	r0, [r1, #0]
 8009772:	6849      	ldr	r1, [r1, #4]
 8009774:	003b      	movs	r3, r7
 8009776:	f7f7 ff7b 	bl	8001670 <__aeabi_dmul>
 800977a:	0006      	movs	r6, r0
 800977c:	000f      	movs	r7, r1
 800977e:	230f      	movs	r3, #15
 8009780:	439c      	bics	r4, r3
 8009782:	d04a      	beq.n	800981a <_strtod_l+0x54a>
 8009784:	3326      	adds	r3, #38	; 0x26
 8009786:	33ff      	adds	r3, #255	; 0xff
 8009788:	429c      	cmp	r4, r3
 800978a:	dd22      	ble.n	80097d2 <_strtod_l+0x502>
 800978c:	2300      	movs	r3, #0
 800978e:	9305      	str	r3, [sp, #20]
 8009790:	9306      	str	r3, [sp, #24]
 8009792:	930d      	str	r3, [sp, #52]	; 0x34
 8009794:	9308      	str	r3, [sp, #32]
 8009796:	2322      	movs	r3, #34	; 0x22
 8009798:	2600      	movs	r6, #0
 800979a:	9a04      	ldr	r2, [sp, #16]
 800979c:	4f3f      	ldr	r7, [pc, #252]	; (800989c <_strtod_l+0x5cc>)
 800979e:	6013      	str	r3, [r2, #0]
 80097a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097a2:	42b3      	cmp	r3, r6
 80097a4:	d100      	bne.n	80097a8 <_strtod_l+0x4d8>
 80097a6:	e5ce      	b.n	8009346 <_strtod_l+0x76>
 80097a8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80097aa:	9804      	ldr	r0, [sp, #16]
 80097ac:	f003 f8f8 	bl	800c9a0 <_Bfree>
 80097b0:	9908      	ldr	r1, [sp, #32]
 80097b2:	9804      	ldr	r0, [sp, #16]
 80097b4:	f003 f8f4 	bl	800c9a0 <_Bfree>
 80097b8:	9906      	ldr	r1, [sp, #24]
 80097ba:	9804      	ldr	r0, [sp, #16]
 80097bc:	f003 f8f0 	bl	800c9a0 <_Bfree>
 80097c0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80097c2:	9804      	ldr	r0, [sp, #16]
 80097c4:	f003 f8ec 	bl	800c9a0 <_Bfree>
 80097c8:	9905      	ldr	r1, [sp, #20]
 80097ca:	9804      	ldr	r0, [sp, #16]
 80097cc:	f003 f8e8 	bl	800c9a0 <_Bfree>
 80097d0:	e5b9      	b.n	8009346 <_strtod_l+0x76>
 80097d2:	2300      	movs	r3, #0
 80097d4:	0030      	movs	r0, r6
 80097d6:	0039      	movs	r1, r7
 80097d8:	4d35      	ldr	r5, [pc, #212]	; (80098b0 <_strtod_l+0x5e0>)
 80097da:	1124      	asrs	r4, r4, #4
 80097dc:	9307      	str	r3, [sp, #28]
 80097de:	2c01      	cmp	r4, #1
 80097e0:	dc1e      	bgt.n	8009820 <_strtod_l+0x550>
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d001      	beq.n	80097ea <_strtod_l+0x51a>
 80097e6:	0006      	movs	r6, r0
 80097e8:	000f      	movs	r7, r1
 80097ea:	4b32      	ldr	r3, [pc, #200]	; (80098b4 <_strtod_l+0x5e4>)
 80097ec:	9a07      	ldr	r2, [sp, #28]
 80097ee:	18ff      	adds	r7, r7, r3
 80097f0:	4b2f      	ldr	r3, [pc, #188]	; (80098b0 <_strtod_l+0x5e0>)
 80097f2:	00d2      	lsls	r2, r2, #3
 80097f4:	189d      	adds	r5, r3, r2
 80097f6:	6828      	ldr	r0, [r5, #0]
 80097f8:	6869      	ldr	r1, [r5, #4]
 80097fa:	0032      	movs	r2, r6
 80097fc:	003b      	movs	r3, r7
 80097fe:	f7f7 ff37 	bl	8001670 <__aeabi_dmul>
 8009802:	4b26      	ldr	r3, [pc, #152]	; (800989c <_strtod_l+0x5cc>)
 8009804:	4a2c      	ldr	r2, [pc, #176]	; (80098b8 <_strtod_l+0x5e8>)
 8009806:	0006      	movs	r6, r0
 8009808:	400b      	ands	r3, r1
 800980a:	4293      	cmp	r3, r2
 800980c:	d8be      	bhi.n	800978c <_strtod_l+0x4bc>
 800980e:	4a2b      	ldr	r2, [pc, #172]	; (80098bc <_strtod_l+0x5ec>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d913      	bls.n	800983c <_strtod_l+0x56c>
 8009814:	2601      	movs	r6, #1
 8009816:	4f2a      	ldr	r7, [pc, #168]	; (80098c0 <_strtod_l+0x5f0>)
 8009818:	4276      	negs	r6, r6
 800981a:	2300      	movs	r3, #0
 800981c:	9307      	str	r3, [sp, #28]
 800981e:	e088      	b.n	8009932 <_strtod_l+0x662>
 8009820:	2201      	movs	r2, #1
 8009822:	4214      	tst	r4, r2
 8009824:	d004      	beq.n	8009830 <_strtod_l+0x560>
 8009826:	682a      	ldr	r2, [r5, #0]
 8009828:	686b      	ldr	r3, [r5, #4]
 800982a:	f7f7 ff21 	bl	8001670 <__aeabi_dmul>
 800982e:	2301      	movs	r3, #1
 8009830:	9a07      	ldr	r2, [sp, #28]
 8009832:	1064      	asrs	r4, r4, #1
 8009834:	3201      	adds	r2, #1
 8009836:	9207      	str	r2, [sp, #28]
 8009838:	3508      	adds	r5, #8
 800983a:	e7d0      	b.n	80097de <_strtod_l+0x50e>
 800983c:	23d4      	movs	r3, #212	; 0xd4
 800983e:	049b      	lsls	r3, r3, #18
 8009840:	18cf      	adds	r7, r1, r3
 8009842:	e7ea      	b.n	800981a <_strtod_l+0x54a>
 8009844:	2c00      	cmp	r4, #0
 8009846:	d0e8      	beq.n	800981a <_strtod_l+0x54a>
 8009848:	4264      	negs	r4, r4
 800984a:	230f      	movs	r3, #15
 800984c:	0022      	movs	r2, r4
 800984e:	401a      	ands	r2, r3
 8009850:	421c      	tst	r4, r3
 8009852:	d00a      	beq.n	800986a <_strtod_l+0x59a>
 8009854:	4b15      	ldr	r3, [pc, #84]	; (80098ac <_strtod_l+0x5dc>)
 8009856:	00d2      	lsls	r2, r2, #3
 8009858:	189b      	adds	r3, r3, r2
 800985a:	0030      	movs	r0, r6
 800985c:	681a      	ldr	r2, [r3, #0]
 800985e:	685b      	ldr	r3, [r3, #4]
 8009860:	0039      	movs	r1, r7
 8009862:	f7f7 fb0b 	bl	8000e7c <__aeabi_ddiv>
 8009866:	0006      	movs	r6, r0
 8009868:	000f      	movs	r7, r1
 800986a:	1124      	asrs	r4, r4, #4
 800986c:	d0d5      	beq.n	800981a <_strtod_l+0x54a>
 800986e:	2c1f      	cmp	r4, #31
 8009870:	dd28      	ble.n	80098c4 <_strtod_l+0x5f4>
 8009872:	2300      	movs	r3, #0
 8009874:	9305      	str	r3, [sp, #20]
 8009876:	9306      	str	r3, [sp, #24]
 8009878:	930d      	str	r3, [sp, #52]	; 0x34
 800987a:	9308      	str	r3, [sp, #32]
 800987c:	2322      	movs	r3, #34	; 0x22
 800987e:	9a04      	ldr	r2, [sp, #16]
 8009880:	2600      	movs	r6, #0
 8009882:	6013      	str	r3, [r2, #0]
 8009884:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009886:	2700      	movs	r7, #0
 8009888:	2b00      	cmp	r3, #0
 800988a:	d18d      	bne.n	80097a8 <_strtod_l+0x4d8>
 800988c:	e55b      	b.n	8009346 <_strtod_l+0x76>
 800988e:	46c0      	nop			; (mov r8, r8)
 8009890:	00004e1f 	.word	0x00004e1f
 8009894:	0800df3e 	.word	0x0800df3e
 8009898:	0800ddf4 	.word	0x0800ddf4
 800989c:	7ff00000 	.word	0x7ff00000
 80098a0:	0800df36 	.word	0x0800df36
 80098a4:	0800df75 	.word	0x0800df75
 80098a8:	0800e200 	.word	0x0800e200
 80098ac:	0800e0e0 	.word	0x0800e0e0
 80098b0:	0800e0b8 	.word	0x0800e0b8
 80098b4:	fcb00000 	.word	0xfcb00000
 80098b8:	7ca00000 	.word	0x7ca00000
 80098bc:	7c900000 	.word	0x7c900000
 80098c0:	7fefffff 	.word	0x7fefffff
 80098c4:	2310      	movs	r3, #16
 80098c6:	0022      	movs	r2, r4
 80098c8:	401a      	ands	r2, r3
 80098ca:	9207      	str	r2, [sp, #28]
 80098cc:	421c      	tst	r4, r3
 80098ce:	d001      	beq.n	80098d4 <_strtod_l+0x604>
 80098d0:	335a      	adds	r3, #90	; 0x5a
 80098d2:	9307      	str	r3, [sp, #28]
 80098d4:	0030      	movs	r0, r6
 80098d6:	0039      	movs	r1, r7
 80098d8:	2300      	movs	r3, #0
 80098da:	4dc4      	ldr	r5, [pc, #784]	; (8009bec <_strtod_l+0x91c>)
 80098dc:	2201      	movs	r2, #1
 80098de:	4214      	tst	r4, r2
 80098e0:	d004      	beq.n	80098ec <_strtod_l+0x61c>
 80098e2:	682a      	ldr	r2, [r5, #0]
 80098e4:	686b      	ldr	r3, [r5, #4]
 80098e6:	f7f7 fec3 	bl	8001670 <__aeabi_dmul>
 80098ea:	2301      	movs	r3, #1
 80098ec:	1064      	asrs	r4, r4, #1
 80098ee:	3508      	adds	r5, #8
 80098f0:	2c00      	cmp	r4, #0
 80098f2:	d1f3      	bne.n	80098dc <_strtod_l+0x60c>
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d001      	beq.n	80098fc <_strtod_l+0x62c>
 80098f8:	0006      	movs	r6, r0
 80098fa:	000f      	movs	r7, r1
 80098fc:	9b07      	ldr	r3, [sp, #28]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d00f      	beq.n	8009922 <_strtod_l+0x652>
 8009902:	236b      	movs	r3, #107	; 0x6b
 8009904:	007a      	lsls	r2, r7, #1
 8009906:	0d52      	lsrs	r2, r2, #21
 8009908:	0039      	movs	r1, r7
 800990a:	1a9b      	subs	r3, r3, r2
 800990c:	2b00      	cmp	r3, #0
 800990e:	dd08      	ble.n	8009922 <_strtod_l+0x652>
 8009910:	2b1f      	cmp	r3, #31
 8009912:	dc00      	bgt.n	8009916 <_strtod_l+0x646>
 8009914:	e121      	b.n	8009b5a <_strtod_l+0x88a>
 8009916:	2600      	movs	r6, #0
 8009918:	2b34      	cmp	r3, #52	; 0x34
 800991a:	dc00      	bgt.n	800991e <_strtod_l+0x64e>
 800991c:	e116      	b.n	8009b4c <_strtod_l+0x87c>
 800991e:	27dc      	movs	r7, #220	; 0xdc
 8009920:	04bf      	lsls	r7, r7, #18
 8009922:	2200      	movs	r2, #0
 8009924:	2300      	movs	r3, #0
 8009926:	0030      	movs	r0, r6
 8009928:	0039      	movs	r1, r7
 800992a:	f7f6 fd8f 	bl	800044c <__aeabi_dcmpeq>
 800992e:	2800      	cmp	r0, #0
 8009930:	d19f      	bne.n	8009872 <_strtod_l+0x5a2>
 8009932:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009934:	9a08      	ldr	r2, [sp, #32]
 8009936:	9300      	str	r3, [sp, #0]
 8009938:	9910      	ldr	r1, [sp, #64]	; 0x40
 800993a:	9b05      	ldr	r3, [sp, #20]
 800993c:	9804      	ldr	r0, [sp, #16]
 800993e:	f003 f897 	bl	800ca70 <__s2b>
 8009942:	900d      	str	r0, [sp, #52]	; 0x34
 8009944:	2800      	cmp	r0, #0
 8009946:	d100      	bne.n	800994a <_strtod_l+0x67a>
 8009948:	e720      	b.n	800978c <_strtod_l+0x4bc>
 800994a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800994c:	9906      	ldr	r1, [sp, #24]
 800994e:	17da      	asrs	r2, r3, #31
 8009950:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009952:	1a5b      	subs	r3, r3, r1
 8009954:	401a      	ands	r2, r3
 8009956:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009958:	9215      	str	r2, [sp, #84]	; 0x54
 800995a:	43db      	mvns	r3, r3
 800995c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800995e:	17db      	asrs	r3, r3, #31
 8009960:	401a      	ands	r2, r3
 8009962:	2300      	movs	r3, #0
 8009964:	9218      	str	r2, [sp, #96]	; 0x60
 8009966:	9305      	str	r3, [sp, #20]
 8009968:	9306      	str	r3, [sp, #24]
 800996a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800996c:	9804      	ldr	r0, [sp, #16]
 800996e:	6859      	ldr	r1, [r3, #4]
 8009970:	f002 ffd2 	bl	800c918 <_Balloc>
 8009974:	9008      	str	r0, [sp, #32]
 8009976:	2800      	cmp	r0, #0
 8009978:	d100      	bne.n	800997c <_strtod_l+0x6ac>
 800997a:	e70c      	b.n	8009796 <_strtod_l+0x4c6>
 800997c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800997e:	300c      	adds	r0, #12
 8009980:	0019      	movs	r1, r3
 8009982:	691a      	ldr	r2, [r3, #16]
 8009984:	310c      	adds	r1, #12
 8009986:	3202      	adds	r2, #2
 8009988:	0092      	lsls	r2, r2, #2
 800998a:	f001 fc9d 	bl	800b2c8 <memcpy>
 800998e:	ab1e      	add	r3, sp, #120	; 0x78
 8009990:	9301      	str	r3, [sp, #4]
 8009992:	ab1d      	add	r3, sp, #116	; 0x74
 8009994:	9300      	str	r3, [sp, #0]
 8009996:	0032      	movs	r2, r6
 8009998:	003b      	movs	r3, r7
 800999a:	9804      	ldr	r0, [sp, #16]
 800999c:	9610      	str	r6, [sp, #64]	; 0x40
 800999e:	9711      	str	r7, [sp, #68]	; 0x44
 80099a0:	f003 fba8 	bl	800d0f4 <__d2b>
 80099a4:	901c      	str	r0, [sp, #112]	; 0x70
 80099a6:	2800      	cmp	r0, #0
 80099a8:	d100      	bne.n	80099ac <_strtod_l+0x6dc>
 80099aa:	e6f4      	b.n	8009796 <_strtod_l+0x4c6>
 80099ac:	2101      	movs	r1, #1
 80099ae:	9804      	ldr	r0, [sp, #16]
 80099b0:	f003 f8f2 	bl	800cb98 <__i2b>
 80099b4:	9006      	str	r0, [sp, #24]
 80099b6:	2800      	cmp	r0, #0
 80099b8:	d100      	bne.n	80099bc <_strtod_l+0x6ec>
 80099ba:	e6ec      	b.n	8009796 <_strtod_l+0x4c6>
 80099bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80099be:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80099c0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80099c2:	1ad4      	subs	r4, r2, r3
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	db01      	blt.n	80099cc <_strtod_l+0x6fc>
 80099c8:	9c18      	ldr	r4, [sp, #96]	; 0x60
 80099ca:	195d      	adds	r5, r3, r5
 80099cc:	9907      	ldr	r1, [sp, #28]
 80099ce:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80099d0:	1a5b      	subs	r3, r3, r1
 80099d2:	2136      	movs	r1, #54	; 0x36
 80099d4:	189b      	adds	r3, r3, r2
 80099d6:	1a8a      	subs	r2, r1, r2
 80099d8:	4985      	ldr	r1, [pc, #532]	; (8009bf0 <_strtod_l+0x920>)
 80099da:	2001      	movs	r0, #1
 80099dc:	468c      	mov	ip, r1
 80099de:	2100      	movs	r1, #0
 80099e0:	3b01      	subs	r3, #1
 80099e2:	9114      	str	r1, [sp, #80]	; 0x50
 80099e4:	9012      	str	r0, [sp, #72]	; 0x48
 80099e6:	4563      	cmp	r3, ip
 80099e8:	da07      	bge.n	80099fa <_strtod_l+0x72a>
 80099ea:	4661      	mov	r1, ip
 80099ec:	1ac9      	subs	r1, r1, r3
 80099ee:	1a52      	subs	r2, r2, r1
 80099f0:	291f      	cmp	r1, #31
 80099f2:	dd00      	ble.n	80099f6 <_strtod_l+0x726>
 80099f4:	e0b6      	b.n	8009b64 <_strtod_l+0x894>
 80099f6:	4088      	lsls	r0, r1
 80099f8:	9012      	str	r0, [sp, #72]	; 0x48
 80099fa:	18ab      	adds	r3, r5, r2
 80099fc:	930c      	str	r3, [sp, #48]	; 0x30
 80099fe:	18a4      	adds	r4, r4, r2
 8009a00:	9b07      	ldr	r3, [sp, #28]
 8009a02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a04:	191c      	adds	r4, r3, r4
 8009a06:	002b      	movs	r3, r5
 8009a08:	4295      	cmp	r5, r2
 8009a0a:	dd00      	ble.n	8009a0e <_strtod_l+0x73e>
 8009a0c:	0013      	movs	r3, r2
 8009a0e:	42a3      	cmp	r3, r4
 8009a10:	dd00      	ble.n	8009a14 <_strtod_l+0x744>
 8009a12:	0023      	movs	r3, r4
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	dd04      	ble.n	8009a22 <_strtod_l+0x752>
 8009a18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a1a:	1ae4      	subs	r4, r4, r3
 8009a1c:	1ad2      	subs	r2, r2, r3
 8009a1e:	920c      	str	r2, [sp, #48]	; 0x30
 8009a20:	1aed      	subs	r5, r5, r3
 8009a22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	dd17      	ble.n	8009a58 <_strtod_l+0x788>
 8009a28:	001a      	movs	r2, r3
 8009a2a:	9906      	ldr	r1, [sp, #24]
 8009a2c:	9804      	ldr	r0, [sp, #16]
 8009a2e:	f003 f97b 	bl	800cd28 <__pow5mult>
 8009a32:	9006      	str	r0, [sp, #24]
 8009a34:	2800      	cmp	r0, #0
 8009a36:	d100      	bne.n	8009a3a <_strtod_l+0x76a>
 8009a38:	e6ad      	b.n	8009796 <_strtod_l+0x4c6>
 8009a3a:	0001      	movs	r1, r0
 8009a3c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009a3e:	9804      	ldr	r0, [sp, #16]
 8009a40:	f003 f8c2 	bl	800cbc8 <__multiply>
 8009a44:	900e      	str	r0, [sp, #56]	; 0x38
 8009a46:	2800      	cmp	r0, #0
 8009a48:	d100      	bne.n	8009a4c <_strtod_l+0x77c>
 8009a4a:	e6a4      	b.n	8009796 <_strtod_l+0x4c6>
 8009a4c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009a4e:	9804      	ldr	r0, [sp, #16]
 8009a50:	f002 ffa6 	bl	800c9a0 <_Bfree>
 8009a54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a56:	931c      	str	r3, [sp, #112]	; 0x70
 8009a58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	dd00      	ble.n	8009a60 <_strtod_l+0x790>
 8009a5e:	e087      	b.n	8009b70 <_strtod_l+0x8a0>
 8009a60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	dd08      	ble.n	8009a78 <_strtod_l+0x7a8>
 8009a66:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009a68:	9908      	ldr	r1, [sp, #32]
 8009a6a:	9804      	ldr	r0, [sp, #16]
 8009a6c:	f003 f95c 	bl	800cd28 <__pow5mult>
 8009a70:	9008      	str	r0, [sp, #32]
 8009a72:	2800      	cmp	r0, #0
 8009a74:	d100      	bne.n	8009a78 <_strtod_l+0x7a8>
 8009a76:	e68e      	b.n	8009796 <_strtod_l+0x4c6>
 8009a78:	2c00      	cmp	r4, #0
 8009a7a:	dd08      	ble.n	8009a8e <_strtod_l+0x7be>
 8009a7c:	0022      	movs	r2, r4
 8009a7e:	9908      	ldr	r1, [sp, #32]
 8009a80:	9804      	ldr	r0, [sp, #16]
 8009a82:	f003 f9ad 	bl	800cde0 <__lshift>
 8009a86:	9008      	str	r0, [sp, #32]
 8009a88:	2800      	cmp	r0, #0
 8009a8a:	d100      	bne.n	8009a8e <_strtod_l+0x7be>
 8009a8c:	e683      	b.n	8009796 <_strtod_l+0x4c6>
 8009a8e:	2d00      	cmp	r5, #0
 8009a90:	dd08      	ble.n	8009aa4 <_strtod_l+0x7d4>
 8009a92:	002a      	movs	r2, r5
 8009a94:	9906      	ldr	r1, [sp, #24]
 8009a96:	9804      	ldr	r0, [sp, #16]
 8009a98:	f003 f9a2 	bl	800cde0 <__lshift>
 8009a9c:	9006      	str	r0, [sp, #24]
 8009a9e:	2800      	cmp	r0, #0
 8009aa0:	d100      	bne.n	8009aa4 <_strtod_l+0x7d4>
 8009aa2:	e678      	b.n	8009796 <_strtod_l+0x4c6>
 8009aa4:	9a08      	ldr	r2, [sp, #32]
 8009aa6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009aa8:	9804      	ldr	r0, [sp, #16]
 8009aaa:	f003 fa23 	bl	800cef4 <__mdiff>
 8009aae:	9005      	str	r0, [sp, #20]
 8009ab0:	2800      	cmp	r0, #0
 8009ab2:	d100      	bne.n	8009ab6 <_strtod_l+0x7e6>
 8009ab4:	e66f      	b.n	8009796 <_strtod_l+0x4c6>
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	68c3      	ldr	r3, [r0, #12]
 8009aba:	9906      	ldr	r1, [sp, #24]
 8009abc:	60c2      	str	r2, [r0, #12]
 8009abe:	930c      	str	r3, [sp, #48]	; 0x30
 8009ac0:	f003 f9fc 	bl	800cebc <__mcmp>
 8009ac4:	2800      	cmp	r0, #0
 8009ac6:	da5d      	bge.n	8009b84 <_strtod_l+0x8b4>
 8009ac8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009aca:	4333      	orrs	r3, r6
 8009acc:	d000      	beq.n	8009ad0 <_strtod_l+0x800>
 8009ace:	e088      	b.n	8009be2 <_strtod_l+0x912>
 8009ad0:	033b      	lsls	r3, r7, #12
 8009ad2:	d000      	beq.n	8009ad6 <_strtod_l+0x806>
 8009ad4:	e085      	b.n	8009be2 <_strtod_l+0x912>
 8009ad6:	22d6      	movs	r2, #214	; 0xd6
 8009ad8:	4b46      	ldr	r3, [pc, #280]	; (8009bf4 <_strtod_l+0x924>)
 8009ada:	04d2      	lsls	r2, r2, #19
 8009adc:	403b      	ands	r3, r7
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d97f      	bls.n	8009be2 <_strtod_l+0x912>
 8009ae2:	9b05      	ldr	r3, [sp, #20]
 8009ae4:	695b      	ldr	r3, [r3, #20]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d103      	bne.n	8009af2 <_strtod_l+0x822>
 8009aea:	9b05      	ldr	r3, [sp, #20]
 8009aec:	691b      	ldr	r3, [r3, #16]
 8009aee:	2b01      	cmp	r3, #1
 8009af0:	dd77      	ble.n	8009be2 <_strtod_l+0x912>
 8009af2:	9905      	ldr	r1, [sp, #20]
 8009af4:	2201      	movs	r2, #1
 8009af6:	9804      	ldr	r0, [sp, #16]
 8009af8:	f003 f972 	bl	800cde0 <__lshift>
 8009afc:	9906      	ldr	r1, [sp, #24]
 8009afe:	9005      	str	r0, [sp, #20]
 8009b00:	f003 f9dc 	bl	800cebc <__mcmp>
 8009b04:	2800      	cmp	r0, #0
 8009b06:	dd6c      	ble.n	8009be2 <_strtod_l+0x912>
 8009b08:	9907      	ldr	r1, [sp, #28]
 8009b0a:	003b      	movs	r3, r7
 8009b0c:	4a39      	ldr	r2, [pc, #228]	; (8009bf4 <_strtod_l+0x924>)
 8009b0e:	2900      	cmp	r1, #0
 8009b10:	d100      	bne.n	8009b14 <_strtod_l+0x844>
 8009b12:	e094      	b.n	8009c3e <_strtod_l+0x96e>
 8009b14:	0011      	movs	r1, r2
 8009b16:	20d6      	movs	r0, #214	; 0xd6
 8009b18:	4039      	ands	r1, r7
 8009b1a:	04c0      	lsls	r0, r0, #19
 8009b1c:	4281      	cmp	r1, r0
 8009b1e:	dd00      	ble.n	8009b22 <_strtod_l+0x852>
 8009b20:	e08d      	b.n	8009c3e <_strtod_l+0x96e>
 8009b22:	23dc      	movs	r3, #220	; 0xdc
 8009b24:	049b      	lsls	r3, r3, #18
 8009b26:	4299      	cmp	r1, r3
 8009b28:	dc00      	bgt.n	8009b2c <_strtod_l+0x85c>
 8009b2a:	e6a7      	b.n	800987c <_strtod_l+0x5ac>
 8009b2c:	0030      	movs	r0, r6
 8009b2e:	0039      	movs	r1, r7
 8009b30:	4b31      	ldr	r3, [pc, #196]	; (8009bf8 <_strtod_l+0x928>)
 8009b32:	2200      	movs	r2, #0
 8009b34:	f7f7 fd9c 	bl	8001670 <__aeabi_dmul>
 8009b38:	4b2e      	ldr	r3, [pc, #184]	; (8009bf4 <_strtod_l+0x924>)
 8009b3a:	0006      	movs	r6, r0
 8009b3c:	000f      	movs	r7, r1
 8009b3e:	420b      	tst	r3, r1
 8009b40:	d000      	beq.n	8009b44 <_strtod_l+0x874>
 8009b42:	e631      	b.n	80097a8 <_strtod_l+0x4d8>
 8009b44:	2322      	movs	r3, #34	; 0x22
 8009b46:	9a04      	ldr	r2, [sp, #16]
 8009b48:	6013      	str	r3, [r2, #0]
 8009b4a:	e62d      	b.n	80097a8 <_strtod_l+0x4d8>
 8009b4c:	234b      	movs	r3, #75	; 0x4b
 8009b4e:	1a9a      	subs	r2, r3, r2
 8009b50:	3b4c      	subs	r3, #76	; 0x4c
 8009b52:	4093      	lsls	r3, r2
 8009b54:	4019      	ands	r1, r3
 8009b56:	000f      	movs	r7, r1
 8009b58:	e6e3      	b.n	8009922 <_strtod_l+0x652>
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	4252      	negs	r2, r2
 8009b5e:	409a      	lsls	r2, r3
 8009b60:	4016      	ands	r6, r2
 8009b62:	e6de      	b.n	8009922 <_strtod_l+0x652>
 8009b64:	4925      	ldr	r1, [pc, #148]	; (8009bfc <_strtod_l+0x92c>)
 8009b66:	1acb      	subs	r3, r1, r3
 8009b68:	0001      	movs	r1, r0
 8009b6a:	4099      	lsls	r1, r3
 8009b6c:	9114      	str	r1, [sp, #80]	; 0x50
 8009b6e:	e743      	b.n	80099f8 <_strtod_l+0x728>
 8009b70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b72:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009b74:	9804      	ldr	r0, [sp, #16]
 8009b76:	f003 f933 	bl	800cde0 <__lshift>
 8009b7a:	901c      	str	r0, [sp, #112]	; 0x70
 8009b7c:	2800      	cmp	r0, #0
 8009b7e:	d000      	beq.n	8009b82 <_strtod_l+0x8b2>
 8009b80:	e76e      	b.n	8009a60 <_strtod_l+0x790>
 8009b82:	e608      	b.n	8009796 <_strtod_l+0x4c6>
 8009b84:	970e      	str	r7, [sp, #56]	; 0x38
 8009b86:	2800      	cmp	r0, #0
 8009b88:	d177      	bne.n	8009c7a <_strtod_l+0x9aa>
 8009b8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b8c:	033b      	lsls	r3, r7, #12
 8009b8e:	0b1b      	lsrs	r3, r3, #12
 8009b90:	2a00      	cmp	r2, #0
 8009b92:	d039      	beq.n	8009c08 <_strtod_l+0x938>
 8009b94:	4a1a      	ldr	r2, [pc, #104]	; (8009c00 <_strtod_l+0x930>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d139      	bne.n	8009c0e <_strtod_l+0x93e>
 8009b9a:	2101      	movs	r1, #1
 8009b9c:	9b07      	ldr	r3, [sp, #28]
 8009b9e:	4249      	negs	r1, r1
 8009ba0:	0032      	movs	r2, r6
 8009ba2:	0008      	movs	r0, r1
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d00b      	beq.n	8009bc0 <_strtod_l+0x8f0>
 8009ba8:	24d4      	movs	r4, #212	; 0xd4
 8009baa:	4b12      	ldr	r3, [pc, #72]	; (8009bf4 <_strtod_l+0x924>)
 8009bac:	0008      	movs	r0, r1
 8009bae:	403b      	ands	r3, r7
 8009bb0:	04e4      	lsls	r4, r4, #19
 8009bb2:	42a3      	cmp	r3, r4
 8009bb4:	d804      	bhi.n	8009bc0 <_strtod_l+0x8f0>
 8009bb6:	306c      	adds	r0, #108	; 0x6c
 8009bb8:	0d1b      	lsrs	r3, r3, #20
 8009bba:	1ac3      	subs	r3, r0, r3
 8009bbc:	4099      	lsls	r1, r3
 8009bbe:	0008      	movs	r0, r1
 8009bc0:	4282      	cmp	r2, r0
 8009bc2:	d124      	bne.n	8009c0e <_strtod_l+0x93e>
 8009bc4:	4b0f      	ldr	r3, [pc, #60]	; (8009c04 <_strtod_l+0x934>)
 8009bc6:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009bc8:	4299      	cmp	r1, r3
 8009bca:	d102      	bne.n	8009bd2 <_strtod_l+0x902>
 8009bcc:	3201      	adds	r2, #1
 8009bce:	d100      	bne.n	8009bd2 <_strtod_l+0x902>
 8009bd0:	e5e1      	b.n	8009796 <_strtod_l+0x4c6>
 8009bd2:	4b08      	ldr	r3, [pc, #32]	; (8009bf4 <_strtod_l+0x924>)
 8009bd4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009bd6:	2600      	movs	r6, #0
 8009bd8:	401a      	ands	r2, r3
 8009bda:	0013      	movs	r3, r2
 8009bdc:	2280      	movs	r2, #128	; 0x80
 8009bde:	0352      	lsls	r2, r2, #13
 8009be0:	189f      	adds	r7, r3, r2
 8009be2:	9b07      	ldr	r3, [sp, #28]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d1a1      	bne.n	8009b2c <_strtod_l+0x85c>
 8009be8:	e5de      	b.n	80097a8 <_strtod_l+0x4d8>
 8009bea:	46c0      	nop			; (mov r8, r8)
 8009bec:	0800de08 	.word	0x0800de08
 8009bf0:	fffffc02 	.word	0xfffffc02
 8009bf4:	7ff00000 	.word	0x7ff00000
 8009bf8:	39500000 	.word	0x39500000
 8009bfc:	fffffbe2 	.word	0xfffffbe2
 8009c00:	000fffff 	.word	0x000fffff
 8009c04:	7fefffff 	.word	0x7fefffff
 8009c08:	4333      	orrs	r3, r6
 8009c0a:	d100      	bne.n	8009c0e <_strtod_l+0x93e>
 8009c0c:	e77c      	b.n	8009b08 <_strtod_l+0x838>
 8009c0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d01d      	beq.n	8009c50 <_strtod_l+0x980>
 8009c14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c16:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009c18:	4213      	tst	r3, r2
 8009c1a:	d0e2      	beq.n	8009be2 <_strtod_l+0x912>
 8009c1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c1e:	0030      	movs	r0, r6
 8009c20:	0039      	movs	r1, r7
 8009c22:	9a07      	ldr	r2, [sp, #28]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d017      	beq.n	8009c58 <_strtod_l+0x988>
 8009c28:	f7ff fb3a 	bl	80092a0 <sulp>
 8009c2c:	0002      	movs	r2, r0
 8009c2e:	000b      	movs	r3, r1
 8009c30:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009c32:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009c34:	f7f6 fdc2 	bl	80007bc <__aeabi_dadd>
 8009c38:	0006      	movs	r6, r0
 8009c3a:	000f      	movs	r7, r1
 8009c3c:	e7d1      	b.n	8009be2 <_strtod_l+0x912>
 8009c3e:	2601      	movs	r6, #1
 8009c40:	4013      	ands	r3, r2
 8009c42:	4a98      	ldr	r2, [pc, #608]	; (8009ea4 <_strtod_l+0xbd4>)
 8009c44:	4276      	negs	r6, r6
 8009c46:	189b      	adds	r3, r3, r2
 8009c48:	4a97      	ldr	r2, [pc, #604]	; (8009ea8 <_strtod_l+0xbd8>)
 8009c4a:	431a      	orrs	r2, r3
 8009c4c:	0017      	movs	r7, r2
 8009c4e:	e7c8      	b.n	8009be2 <_strtod_l+0x912>
 8009c50:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009c52:	4233      	tst	r3, r6
 8009c54:	d0c5      	beq.n	8009be2 <_strtod_l+0x912>
 8009c56:	e7e1      	b.n	8009c1c <_strtod_l+0x94c>
 8009c58:	f7ff fb22 	bl	80092a0 <sulp>
 8009c5c:	0002      	movs	r2, r0
 8009c5e:	000b      	movs	r3, r1
 8009c60:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009c62:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009c64:	f7f7 ffc6 	bl	8001bf4 <__aeabi_dsub>
 8009c68:	2200      	movs	r2, #0
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	0006      	movs	r6, r0
 8009c6e:	000f      	movs	r7, r1
 8009c70:	f7f6 fbec 	bl	800044c <__aeabi_dcmpeq>
 8009c74:	2800      	cmp	r0, #0
 8009c76:	d0b4      	beq.n	8009be2 <_strtod_l+0x912>
 8009c78:	e600      	b.n	800987c <_strtod_l+0x5ac>
 8009c7a:	9906      	ldr	r1, [sp, #24]
 8009c7c:	9805      	ldr	r0, [sp, #20]
 8009c7e:	f003 fa99 	bl	800d1b4 <__ratio>
 8009c82:	2380      	movs	r3, #128	; 0x80
 8009c84:	2200      	movs	r2, #0
 8009c86:	05db      	lsls	r3, r3, #23
 8009c88:	0004      	movs	r4, r0
 8009c8a:	000d      	movs	r5, r1
 8009c8c:	f7f6 fbee 	bl	800046c <__aeabi_dcmple>
 8009c90:	2800      	cmp	r0, #0
 8009c92:	d06d      	beq.n	8009d70 <_strtod_l+0xaa0>
 8009c94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d000      	beq.n	8009c9c <_strtod_l+0x9cc>
 8009c9a:	e07e      	b.n	8009d9a <_strtod_l+0xaca>
 8009c9c:	2e00      	cmp	r6, #0
 8009c9e:	d158      	bne.n	8009d52 <_strtod_l+0xa82>
 8009ca0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ca2:	031b      	lsls	r3, r3, #12
 8009ca4:	d000      	beq.n	8009ca8 <_strtod_l+0x9d8>
 8009ca6:	e07f      	b.n	8009da8 <_strtod_l+0xad8>
 8009ca8:	2200      	movs	r2, #0
 8009caa:	0020      	movs	r0, r4
 8009cac:	0029      	movs	r1, r5
 8009cae:	4b7f      	ldr	r3, [pc, #508]	; (8009eac <_strtod_l+0xbdc>)
 8009cb0:	f7f6 fbd2 	bl	8000458 <__aeabi_dcmplt>
 8009cb4:	2800      	cmp	r0, #0
 8009cb6:	d158      	bne.n	8009d6a <_strtod_l+0xa9a>
 8009cb8:	0020      	movs	r0, r4
 8009cba:	0029      	movs	r1, r5
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	4b7c      	ldr	r3, [pc, #496]	; (8009eb0 <_strtod_l+0xbe0>)
 8009cc0:	f7f7 fcd6 	bl	8001670 <__aeabi_dmul>
 8009cc4:	0004      	movs	r4, r0
 8009cc6:	000d      	movs	r5, r1
 8009cc8:	2380      	movs	r3, #128	; 0x80
 8009cca:	061b      	lsls	r3, r3, #24
 8009ccc:	940a      	str	r4, [sp, #40]	; 0x28
 8009cce:	18eb      	adds	r3, r5, r3
 8009cd0:	930b      	str	r3, [sp, #44]	; 0x2c
 8009cd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009cd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cd6:	9212      	str	r2, [sp, #72]	; 0x48
 8009cd8:	9313      	str	r3, [sp, #76]	; 0x4c
 8009cda:	4a76      	ldr	r2, [pc, #472]	; (8009eb4 <_strtod_l+0xbe4>)
 8009cdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cde:	4013      	ands	r3, r2
 8009ce0:	9314      	str	r3, [sp, #80]	; 0x50
 8009ce2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009ce4:	4b74      	ldr	r3, [pc, #464]	; (8009eb8 <_strtod_l+0xbe8>)
 8009ce6:	429a      	cmp	r2, r3
 8009ce8:	d000      	beq.n	8009cec <_strtod_l+0xa1c>
 8009cea:	e091      	b.n	8009e10 <_strtod_l+0xb40>
 8009cec:	4a73      	ldr	r2, [pc, #460]	; (8009ebc <_strtod_l+0xbec>)
 8009cee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cf0:	4694      	mov	ip, r2
 8009cf2:	4463      	add	r3, ip
 8009cf4:	001f      	movs	r7, r3
 8009cf6:	0030      	movs	r0, r6
 8009cf8:	0019      	movs	r1, r3
 8009cfa:	f003 f993 	bl	800d024 <__ulp>
 8009cfe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d02:	f7f7 fcb5 	bl	8001670 <__aeabi_dmul>
 8009d06:	0032      	movs	r2, r6
 8009d08:	003b      	movs	r3, r7
 8009d0a:	f7f6 fd57 	bl	80007bc <__aeabi_dadd>
 8009d0e:	4a69      	ldr	r2, [pc, #420]	; (8009eb4 <_strtod_l+0xbe4>)
 8009d10:	4b6b      	ldr	r3, [pc, #428]	; (8009ec0 <_strtod_l+0xbf0>)
 8009d12:	0006      	movs	r6, r0
 8009d14:	400a      	ands	r2, r1
 8009d16:	429a      	cmp	r2, r3
 8009d18:	d949      	bls.n	8009dae <_strtod_l+0xade>
 8009d1a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009d1c:	4b69      	ldr	r3, [pc, #420]	; (8009ec4 <_strtod_l+0xbf4>)
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	d103      	bne.n	8009d2a <_strtod_l+0xa5a>
 8009d22:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009d24:	3301      	adds	r3, #1
 8009d26:	d100      	bne.n	8009d2a <_strtod_l+0xa5a>
 8009d28:	e535      	b.n	8009796 <_strtod_l+0x4c6>
 8009d2a:	2601      	movs	r6, #1
 8009d2c:	4f65      	ldr	r7, [pc, #404]	; (8009ec4 <_strtod_l+0xbf4>)
 8009d2e:	4276      	negs	r6, r6
 8009d30:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009d32:	9804      	ldr	r0, [sp, #16]
 8009d34:	f002 fe34 	bl	800c9a0 <_Bfree>
 8009d38:	9908      	ldr	r1, [sp, #32]
 8009d3a:	9804      	ldr	r0, [sp, #16]
 8009d3c:	f002 fe30 	bl	800c9a0 <_Bfree>
 8009d40:	9906      	ldr	r1, [sp, #24]
 8009d42:	9804      	ldr	r0, [sp, #16]
 8009d44:	f002 fe2c 	bl	800c9a0 <_Bfree>
 8009d48:	9905      	ldr	r1, [sp, #20]
 8009d4a:	9804      	ldr	r0, [sp, #16]
 8009d4c:	f002 fe28 	bl	800c9a0 <_Bfree>
 8009d50:	e60b      	b.n	800996a <_strtod_l+0x69a>
 8009d52:	2e01      	cmp	r6, #1
 8009d54:	d103      	bne.n	8009d5e <_strtod_l+0xa8e>
 8009d56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d100      	bne.n	8009d5e <_strtod_l+0xa8e>
 8009d5c:	e58e      	b.n	800987c <_strtod_l+0x5ac>
 8009d5e:	2300      	movs	r3, #0
 8009d60:	4c59      	ldr	r4, [pc, #356]	; (8009ec8 <_strtod_l+0xbf8>)
 8009d62:	930a      	str	r3, [sp, #40]	; 0x28
 8009d64:	940b      	str	r4, [sp, #44]	; 0x2c
 8009d66:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009d68:	e01c      	b.n	8009da4 <_strtod_l+0xad4>
 8009d6a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009d6c:	4d50      	ldr	r5, [pc, #320]	; (8009eb0 <_strtod_l+0xbe0>)
 8009d6e:	e7ab      	b.n	8009cc8 <_strtod_l+0x9f8>
 8009d70:	2200      	movs	r2, #0
 8009d72:	0020      	movs	r0, r4
 8009d74:	0029      	movs	r1, r5
 8009d76:	4b4e      	ldr	r3, [pc, #312]	; (8009eb0 <_strtod_l+0xbe0>)
 8009d78:	f7f7 fc7a 	bl	8001670 <__aeabi_dmul>
 8009d7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d7e:	0004      	movs	r4, r0
 8009d80:	000b      	movs	r3, r1
 8009d82:	000d      	movs	r5, r1
 8009d84:	2a00      	cmp	r2, #0
 8009d86:	d104      	bne.n	8009d92 <_strtod_l+0xac2>
 8009d88:	2280      	movs	r2, #128	; 0x80
 8009d8a:	0612      	lsls	r2, r2, #24
 8009d8c:	900a      	str	r0, [sp, #40]	; 0x28
 8009d8e:	188b      	adds	r3, r1, r2
 8009d90:	e79e      	b.n	8009cd0 <_strtod_l+0xa00>
 8009d92:	0002      	movs	r2, r0
 8009d94:	920a      	str	r2, [sp, #40]	; 0x28
 8009d96:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d98:	e79b      	b.n	8009cd2 <_strtod_l+0xa02>
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	4c43      	ldr	r4, [pc, #268]	; (8009eac <_strtod_l+0xbdc>)
 8009d9e:	930a      	str	r3, [sp, #40]	; 0x28
 8009da0:	940b      	str	r4, [sp, #44]	; 0x2c
 8009da2:	2400      	movs	r4, #0
 8009da4:	4d41      	ldr	r5, [pc, #260]	; (8009eac <_strtod_l+0xbdc>)
 8009da6:	e794      	b.n	8009cd2 <_strtod_l+0xa02>
 8009da8:	2300      	movs	r3, #0
 8009daa:	4c47      	ldr	r4, [pc, #284]	; (8009ec8 <_strtod_l+0xbf8>)
 8009dac:	e7f7      	b.n	8009d9e <_strtod_l+0xace>
 8009dae:	23d4      	movs	r3, #212	; 0xd4
 8009db0:	049b      	lsls	r3, r3, #18
 8009db2:	18cf      	adds	r7, r1, r3
 8009db4:	9b07      	ldr	r3, [sp, #28]
 8009db6:	970e      	str	r7, [sp, #56]	; 0x38
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d1b9      	bne.n	8009d30 <_strtod_l+0xa60>
 8009dbc:	4b3d      	ldr	r3, [pc, #244]	; (8009eb4 <_strtod_l+0xbe4>)
 8009dbe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009dc0:	403b      	ands	r3, r7
 8009dc2:	429a      	cmp	r2, r3
 8009dc4:	d1b4      	bne.n	8009d30 <_strtod_l+0xa60>
 8009dc6:	0020      	movs	r0, r4
 8009dc8:	0029      	movs	r1, r5
 8009dca:	f7f6 fbd9 	bl	8000580 <__aeabi_d2lz>
 8009dce:	f7f6 fc13 	bl	80005f8 <__aeabi_l2d>
 8009dd2:	0002      	movs	r2, r0
 8009dd4:	000b      	movs	r3, r1
 8009dd6:	0020      	movs	r0, r4
 8009dd8:	0029      	movs	r1, r5
 8009dda:	f7f7 ff0b 	bl	8001bf4 <__aeabi_dsub>
 8009dde:	033b      	lsls	r3, r7, #12
 8009de0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009de2:	0b1b      	lsrs	r3, r3, #12
 8009de4:	4333      	orrs	r3, r6
 8009de6:	4313      	orrs	r3, r2
 8009de8:	0004      	movs	r4, r0
 8009dea:	000d      	movs	r5, r1
 8009dec:	4a37      	ldr	r2, [pc, #220]	; (8009ecc <_strtod_l+0xbfc>)
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d054      	beq.n	8009e9c <_strtod_l+0xbcc>
 8009df2:	4b37      	ldr	r3, [pc, #220]	; (8009ed0 <_strtod_l+0xc00>)
 8009df4:	f7f6 fb30 	bl	8000458 <__aeabi_dcmplt>
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	d000      	beq.n	8009dfe <_strtod_l+0xb2e>
 8009dfc:	e4d4      	b.n	80097a8 <_strtod_l+0x4d8>
 8009dfe:	0020      	movs	r0, r4
 8009e00:	0029      	movs	r1, r5
 8009e02:	4a34      	ldr	r2, [pc, #208]	; (8009ed4 <_strtod_l+0xc04>)
 8009e04:	4b2a      	ldr	r3, [pc, #168]	; (8009eb0 <_strtod_l+0xbe0>)
 8009e06:	f7f6 fb3b 	bl	8000480 <__aeabi_dcmpgt>
 8009e0a:	2800      	cmp	r0, #0
 8009e0c:	d090      	beq.n	8009d30 <_strtod_l+0xa60>
 8009e0e:	e4cb      	b.n	80097a8 <_strtod_l+0x4d8>
 8009e10:	9b07      	ldr	r3, [sp, #28]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d02b      	beq.n	8009e6e <_strtod_l+0xb9e>
 8009e16:	23d4      	movs	r3, #212	; 0xd4
 8009e18:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e1a:	04db      	lsls	r3, r3, #19
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d826      	bhi.n	8009e6e <_strtod_l+0xb9e>
 8009e20:	0020      	movs	r0, r4
 8009e22:	0029      	movs	r1, r5
 8009e24:	4a2c      	ldr	r2, [pc, #176]	; (8009ed8 <_strtod_l+0xc08>)
 8009e26:	4b2d      	ldr	r3, [pc, #180]	; (8009edc <_strtod_l+0xc0c>)
 8009e28:	f7f6 fb20 	bl	800046c <__aeabi_dcmple>
 8009e2c:	2800      	cmp	r0, #0
 8009e2e:	d017      	beq.n	8009e60 <_strtod_l+0xb90>
 8009e30:	0020      	movs	r0, r4
 8009e32:	0029      	movs	r1, r5
 8009e34:	f7f6 fb86 	bl	8000544 <__aeabi_d2uiz>
 8009e38:	2800      	cmp	r0, #0
 8009e3a:	d100      	bne.n	8009e3e <_strtod_l+0xb6e>
 8009e3c:	3001      	adds	r0, #1
 8009e3e:	f7f8 fadf 	bl	8002400 <__aeabi_ui2d>
 8009e42:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e44:	0004      	movs	r4, r0
 8009e46:	000b      	movs	r3, r1
 8009e48:	000d      	movs	r5, r1
 8009e4a:	2a00      	cmp	r2, #0
 8009e4c:	d122      	bne.n	8009e94 <_strtod_l+0xbc4>
 8009e4e:	2280      	movs	r2, #128	; 0x80
 8009e50:	0612      	lsls	r2, r2, #24
 8009e52:	188b      	adds	r3, r1, r2
 8009e54:	9016      	str	r0, [sp, #88]	; 0x58
 8009e56:	9317      	str	r3, [sp, #92]	; 0x5c
 8009e58:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009e5a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009e5c:	9212      	str	r2, [sp, #72]	; 0x48
 8009e5e:	9313      	str	r3, [sp, #76]	; 0x4c
 8009e60:	22d6      	movs	r2, #214	; 0xd6
 8009e62:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009e64:	04d2      	lsls	r2, r2, #19
 8009e66:	189b      	adds	r3, r3, r2
 8009e68:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e6a:	1a9b      	subs	r3, r3, r2
 8009e6c:	9313      	str	r3, [sp, #76]	; 0x4c
 8009e6e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009e70:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009e72:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8009e74:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8009e76:	f003 f8d5 	bl	800d024 <__ulp>
 8009e7a:	0002      	movs	r2, r0
 8009e7c:	000b      	movs	r3, r1
 8009e7e:	0030      	movs	r0, r6
 8009e80:	0039      	movs	r1, r7
 8009e82:	f7f7 fbf5 	bl	8001670 <__aeabi_dmul>
 8009e86:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009e88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009e8a:	f7f6 fc97 	bl	80007bc <__aeabi_dadd>
 8009e8e:	0006      	movs	r6, r0
 8009e90:	000f      	movs	r7, r1
 8009e92:	e78f      	b.n	8009db4 <_strtod_l+0xae4>
 8009e94:	0002      	movs	r2, r0
 8009e96:	9216      	str	r2, [sp, #88]	; 0x58
 8009e98:	9317      	str	r3, [sp, #92]	; 0x5c
 8009e9a:	e7dd      	b.n	8009e58 <_strtod_l+0xb88>
 8009e9c:	4b10      	ldr	r3, [pc, #64]	; (8009ee0 <_strtod_l+0xc10>)
 8009e9e:	f7f6 fadb 	bl	8000458 <__aeabi_dcmplt>
 8009ea2:	e7b2      	b.n	8009e0a <_strtod_l+0xb3a>
 8009ea4:	fff00000 	.word	0xfff00000
 8009ea8:	000fffff 	.word	0x000fffff
 8009eac:	3ff00000 	.word	0x3ff00000
 8009eb0:	3fe00000 	.word	0x3fe00000
 8009eb4:	7ff00000 	.word	0x7ff00000
 8009eb8:	7fe00000 	.word	0x7fe00000
 8009ebc:	fcb00000 	.word	0xfcb00000
 8009ec0:	7c9fffff 	.word	0x7c9fffff
 8009ec4:	7fefffff 	.word	0x7fefffff
 8009ec8:	bff00000 	.word	0xbff00000
 8009ecc:	94a03595 	.word	0x94a03595
 8009ed0:	3fdfffff 	.word	0x3fdfffff
 8009ed4:	35afe535 	.word	0x35afe535
 8009ed8:	ffc00000 	.word	0xffc00000
 8009edc:	41dfffff 	.word	0x41dfffff
 8009ee0:	3fcfffff 	.word	0x3fcfffff

08009ee4 <_strtod_r>:
 8009ee4:	b510      	push	{r4, lr}
 8009ee6:	4b02      	ldr	r3, [pc, #8]	; (8009ef0 <_strtod_r+0xc>)
 8009ee8:	f7ff f9f2 	bl	80092d0 <_strtod_l>
 8009eec:	bd10      	pop	{r4, pc}
 8009eee:	46c0      	nop			; (mov r8, r8)
 8009ef0:	20000018 	.word	0x20000018

08009ef4 <_strtol_l.constprop.0>:
 8009ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ef6:	b087      	sub	sp, #28
 8009ef8:	001e      	movs	r6, r3
 8009efa:	9005      	str	r0, [sp, #20]
 8009efc:	9101      	str	r1, [sp, #4]
 8009efe:	9202      	str	r2, [sp, #8]
 8009f00:	2b01      	cmp	r3, #1
 8009f02:	d048      	beq.n	8009f96 <_strtol_l.constprop.0+0xa2>
 8009f04:	000b      	movs	r3, r1
 8009f06:	2e24      	cmp	r6, #36	; 0x24
 8009f08:	d845      	bhi.n	8009f96 <_strtol_l.constprop.0+0xa2>
 8009f0a:	4a3b      	ldr	r2, [pc, #236]	; (8009ff8 <_strtol_l.constprop.0+0x104>)
 8009f0c:	2108      	movs	r1, #8
 8009f0e:	4694      	mov	ip, r2
 8009f10:	001a      	movs	r2, r3
 8009f12:	4660      	mov	r0, ip
 8009f14:	7814      	ldrb	r4, [r2, #0]
 8009f16:	3301      	adds	r3, #1
 8009f18:	5d00      	ldrb	r0, [r0, r4]
 8009f1a:	001d      	movs	r5, r3
 8009f1c:	0007      	movs	r7, r0
 8009f1e:	400f      	ands	r7, r1
 8009f20:	4208      	tst	r0, r1
 8009f22:	d1f5      	bne.n	8009f10 <_strtol_l.constprop.0+0x1c>
 8009f24:	2c2d      	cmp	r4, #45	; 0x2d
 8009f26:	d13d      	bne.n	8009fa4 <_strtol_l.constprop.0+0xb0>
 8009f28:	2701      	movs	r7, #1
 8009f2a:	781c      	ldrb	r4, [r3, #0]
 8009f2c:	1c95      	adds	r5, r2, #2
 8009f2e:	2e00      	cmp	r6, #0
 8009f30:	d05e      	beq.n	8009ff0 <_strtol_l.constprop.0+0xfc>
 8009f32:	2e10      	cmp	r6, #16
 8009f34:	d109      	bne.n	8009f4a <_strtol_l.constprop.0+0x56>
 8009f36:	2c30      	cmp	r4, #48	; 0x30
 8009f38:	d107      	bne.n	8009f4a <_strtol_l.constprop.0+0x56>
 8009f3a:	2220      	movs	r2, #32
 8009f3c:	782b      	ldrb	r3, [r5, #0]
 8009f3e:	4393      	bics	r3, r2
 8009f40:	2b58      	cmp	r3, #88	; 0x58
 8009f42:	d150      	bne.n	8009fe6 <_strtol_l.constprop.0+0xf2>
 8009f44:	2610      	movs	r6, #16
 8009f46:	786c      	ldrb	r4, [r5, #1]
 8009f48:	3502      	adds	r5, #2
 8009f4a:	4b2c      	ldr	r3, [pc, #176]	; (8009ffc <_strtol_l.constprop.0+0x108>)
 8009f4c:	0031      	movs	r1, r6
 8009f4e:	18fb      	adds	r3, r7, r3
 8009f50:	0018      	movs	r0, r3
 8009f52:	9303      	str	r3, [sp, #12]
 8009f54:	f7f6 f97a 	bl	800024c <__aeabi_uidivmod>
 8009f58:	2200      	movs	r2, #0
 8009f5a:	9104      	str	r1, [sp, #16]
 8009f5c:	2101      	movs	r1, #1
 8009f5e:	4684      	mov	ip, r0
 8009f60:	0010      	movs	r0, r2
 8009f62:	4249      	negs	r1, r1
 8009f64:	0023      	movs	r3, r4
 8009f66:	3b30      	subs	r3, #48	; 0x30
 8009f68:	2b09      	cmp	r3, #9
 8009f6a:	d903      	bls.n	8009f74 <_strtol_l.constprop.0+0x80>
 8009f6c:	3b11      	subs	r3, #17
 8009f6e:	2b19      	cmp	r3, #25
 8009f70:	d81d      	bhi.n	8009fae <_strtol_l.constprop.0+0xba>
 8009f72:	330a      	adds	r3, #10
 8009f74:	429e      	cmp	r6, r3
 8009f76:	dd1e      	ble.n	8009fb6 <_strtol_l.constprop.0+0xc2>
 8009f78:	1c54      	adds	r4, r2, #1
 8009f7a:	d009      	beq.n	8009f90 <_strtol_l.constprop.0+0x9c>
 8009f7c:	000a      	movs	r2, r1
 8009f7e:	4584      	cmp	ip, r0
 8009f80:	d306      	bcc.n	8009f90 <_strtol_l.constprop.0+0x9c>
 8009f82:	d102      	bne.n	8009f8a <_strtol_l.constprop.0+0x96>
 8009f84:	9c04      	ldr	r4, [sp, #16]
 8009f86:	429c      	cmp	r4, r3
 8009f88:	db02      	blt.n	8009f90 <_strtol_l.constprop.0+0x9c>
 8009f8a:	2201      	movs	r2, #1
 8009f8c:	4370      	muls	r0, r6
 8009f8e:	1818      	adds	r0, r3, r0
 8009f90:	782c      	ldrb	r4, [r5, #0]
 8009f92:	3501      	adds	r5, #1
 8009f94:	e7e6      	b.n	8009f64 <_strtol_l.constprop.0+0x70>
 8009f96:	f001 f95f 	bl	800b258 <__errno>
 8009f9a:	2316      	movs	r3, #22
 8009f9c:	6003      	str	r3, [r0, #0]
 8009f9e:	2000      	movs	r0, #0
 8009fa0:	b007      	add	sp, #28
 8009fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fa4:	2c2b      	cmp	r4, #43	; 0x2b
 8009fa6:	d1c2      	bne.n	8009f2e <_strtol_l.constprop.0+0x3a>
 8009fa8:	781c      	ldrb	r4, [r3, #0]
 8009faa:	1c95      	adds	r5, r2, #2
 8009fac:	e7bf      	b.n	8009f2e <_strtol_l.constprop.0+0x3a>
 8009fae:	0023      	movs	r3, r4
 8009fb0:	3b61      	subs	r3, #97	; 0x61
 8009fb2:	2b19      	cmp	r3, #25
 8009fb4:	d9dd      	bls.n	8009f72 <_strtol_l.constprop.0+0x7e>
 8009fb6:	1c53      	adds	r3, r2, #1
 8009fb8:	d109      	bne.n	8009fce <_strtol_l.constprop.0+0xda>
 8009fba:	2322      	movs	r3, #34	; 0x22
 8009fbc:	9a05      	ldr	r2, [sp, #20]
 8009fbe:	9803      	ldr	r0, [sp, #12]
 8009fc0:	6013      	str	r3, [r2, #0]
 8009fc2:	9b02      	ldr	r3, [sp, #8]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d0eb      	beq.n	8009fa0 <_strtol_l.constprop.0+0xac>
 8009fc8:	1e6b      	subs	r3, r5, #1
 8009fca:	9301      	str	r3, [sp, #4]
 8009fcc:	e007      	b.n	8009fde <_strtol_l.constprop.0+0xea>
 8009fce:	2f00      	cmp	r7, #0
 8009fd0:	d000      	beq.n	8009fd4 <_strtol_l.constprop.0+0xe0>
 8009fd2:	4240      	negs	r0, r0
 8009fd4:	9b02      	ldr	r3, [sp, #8]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d0e2      	beq.n	8009fa0 <_strtol_l.constprop.0+0xac>
 8009fda:	2a00      	cmp	r2, #0
 8009fdc:	d1f4      	bne.n	8009fc8 <_strtol_l.constprop.0+0xd4>
 8009fde:	9b02      	ldr	r3, [sp, #8]
 8009fe0:	9a01      	ldr	r2, [sp, #4]
 8009fe2:	601a      	str	r2, [r3, #0]
 8009fe4:	e7dc      	b.n	8009fa0 <_strtol_l.constprop.0+0xac>
 8009fe6:	2430      	movs	r4, #48	; 0x30
 8009fe8:	2e00      	cmp	r6, #0
 8009fea:	d1ae      	bne.n	8009f4a <_strtol_l.constprop.0+0x56>
 8009fec:	3608      	adds	r6, #8
 8009fee:	e7ac      	b.n	8009f4a <_strtol_l.constprop.0+0x56>
 8009ff0:	2c30      	cmp	r4, #48	; 0x30
 8009ff2:	d0a2      	beq.n	8009f3a <_strtol_l.constprop.0+0x46>
 8009ff4:	260a      	movs	r6, #10
 8009ff6:	e7a8      	b.n	8009f4a <_strtol_l.constprop.0+0x56>
 8009ff8:	0800de31 	.word	0x0800de31
 8009ffc:	7fffffff 	.word	0x7fffffff

0800a000 <_strtol_r>:
 800a000:	b510      	push	{r4, lr}
 800a002:	f7ff ff77 	bl	8009ef4 <_strtol_l.constprop.0>
 800a006:	bd10      	pop	{r4, pc}

0800a008 <__cvt>:
 800a008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a00a:	001e      	movs	r6, r3
 800a00c:	2300      	movs	r3, #0
 800a00e:	0014      	movs	r4, r2
 800a010:	b08b      	sub	sp, #44	; 0x2c
 800a012:	429e      	cmp	r6, r3
 800a014:	da04      	bge.n	800a020 <__cvt+0x18>
 800a016:	2180      	movs	r1, #128	; 0x80
 800a018:	0609      	lsls	r1, r1, #24
 800a01a:	1873      	adds	r3, r6, r1
 800a01c:	001e      	movs	r6, r3
 800a01e:	232d      	movs	r3, #45	; 0x2d
 800a020:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a022:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800a024:	7013      	strb	r3, [r2, #0]
 800a026:	2320      	movs	r3, #32
 800a028:	2203      	movs	r2, #3
 800a02a:	439f      	bics	r7, r3
 800a02c:	2f46      	cmp	r7, #70	; 0x46
 800a02e:	d007      	beq.n	800a040 <__cvt+0x38>
 800a030:	003b      	movs	r3, r7
 800a032:	3b45      	subs	r3, #69	; 0x45
 800a034:	4259      	negs	r1, r3
 800a036:	414b      	adcs	r3, r1
 800a038:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a03a:	3a01      	subs	r2, #1
 800a03c:	18cb      	adds	r3, r1, r3
 800a03e:	9310      	str	r3, [sp, #64]	; 0x40
 800a040:	ab09      	add	r3, sp, #36	; 0x24
 800a042:	9304      	str	r3, [sp, #16]
 800a044:	ab08      	add	r3, sp, #32
 800a046:	9303      	str	r3, [sp, #12]
 800a048:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a04a:	9200      	str	r2, [sp, #0]
 800a04c:	9302      	str	r3, [sp, #8]
 800a04e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a050:	0022      	movs	r2, r4
 800a052:	9301      	str	r3, [sp, #4]
 800a054:	0033      	movs	r3, r6
 800a056:	f001 f9db 	bl	800b410 <_dtoa_r>
 800a05a:	0005      	movs	r5, r0
 800a05c:	2f47      	cmp	r7, #71	; 0x47
 800a05e:	d102      	bne.n	800a066 <__cvt+0x5e>
 800a060:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a062:	07db      	lsls	r3, r3, #31
 800a064:	d528      	bpl.n	800a0b8 <__cvt+0xb0>
 800a066:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a068:	18eb      	adds	r3, r5, r3
 800a06a:	9307      	str	r3, [sp, #28]
 800a06c:	2f46      	cmp	r7, #70	; 0x46
 800a06e:	d114      	bne.n	800a09a <__cvt+0x92>
 800a070:	782b      	ldrb	r3, [r5, #0]
 800a072:	2b30      	cmp	r3, #48	; 0x30
 800a074:	d10c      	bne.n	800a090 <__cvt+0x88>
 800a076:	2200      	movs	r2, #0
 800a078:	2300      	movs	r3, #0
 800a07a:	0020      	movs	r0, r4
 800a07c:	0031      	movs	r1, r6
 800a07e:	f7f6 f9e5 	bl	800044c <__aeabi_dcmpeq>
 800a082:	2800      	cmp	r0, #0
 800a084:	d104      	bne.n	800a090 <__cvt+0x88>
 800a086:	2301      	movs	r3, #1
 800a088:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a08a:	1a9b      	subs	r3, r3, r2
 800a08c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a08e:	6013      	str	r3, [r2, #0]
 800a090:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a092:	9a07      	ldr	r2, [sp, #28]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	18d3      	adds	r3, r2, r3
 800a098:	9307      	str	r3, [sp, #28]
 800a09a:	2200      	movs	r2, #0
 800a09c:	2300      	movs	r3, #0
 800a09e:	0020      	movs	r0, r4
 800a0a0:	0031      	movs	r1, r6
 800a0a2:	f7f6 f9d3 	bl	800044c <__aeabi_dcmpeq>
 800a0a6:	2800      	cmp	r0, #0
 800a0a8:	d001      	beq.n	800a0ae <__cvt+0xa6>
 800a0aa:	9b07      	ldr	r3, [sp, #28]
 800a0ac:	9309      	str	r3, [sp, #36]	; 0x24
 800a0ae:	2230      	movs	r2, #48	; 0x30
 800a0b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0b2:	9907      	ldr	r1, [sp, #28]
 800a0b4:	428b      	cmp	r3, r1
 800a0b6:	d306      	bcc.n	800a0c6 <__cvt+0xbe>
 800a0b8:	0028      	movs	r0, r5
 800a0ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0bc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a0be:	1b5b      	subs	r3, r3, r5
 800a0c0:	6013      	str	r3, [r2, #0]
 800a0c2:	b00b      	add	sp, #44	; 0x2c
 800a0c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0c6:	1c59      	adds	r1, r3, #1
 800a0c8:	9109      	str	r1, [sp, #36]	; 0x24
 800a0ca:	701a      	strb	r2, [r3, #0]
 800a0cc:	e7f0      	b.n	800a0b0 <__cvt+0xa8>

0800a0ce <__exponent>:
 800a0ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0d0:	1c83      	adds	r3, r0, #2
 800a0d2:	b087      	sub	sp, #28
 800a0d4:	9303      	str	r3, [sp, #12]
 800a0d6:	0005      	movs	r5, r0
 800a0d8:	000c      	movs	r4, r1
 800a0da:	232b      	movs	r3, #43	; 0x2b
 800a0dc:	7002      	strb	r2, [r0, #0]
 800a0de:	2900      	cmp	r1, #0
 800a0e0:	da01      	bge.n	800a0e6 <__exponent+0x18>
 800a0e2:	424c      	negs	r4, r1
 800a0e4:	3302      	adds	r3, #2
 800a0e6:	706b      	strb	r3, [r5, #1]
 800a0e8:	2c09      	cmp	r4, #9
 800a0ea:	dd2f      	ble.n	800a14c <__exponent+0x7e>
 800a0ec:	270a      	movs	r7, #10
 800a0ee:	ab04      	add	r3, sp, #16
 800a0f0:	1dde      	adds	r6, r3, #7
 800a0f2:	0020      	movs	r0, r4
 800a0f4:	0039      	movs	r1, r7
 800a0f6:	9601      	str	r6, [sp, #4]
 800a0f8:	f7f6 f992 	bl	8000420 <__aeabi_idivmod>
 800a0fc:	3e01      	subs	r6, #1
 800a0fe:	3130      	adds	r1, #48	; 0x30
 800a100:	0020      	movs	r0, r4
 800a102:	7031      	strb	r1, [r6, #0]
 800a104:	0039      	movs	r1, r7
 800a106:	9402      	str	r4, [sp, #8]
 800a108:	f7f6 f8a4 	bl	8000254 <__divsi3>
 800a10c:	9b02      	ldr	r3, [sp, #8]
 800a10e:	0004      	movs	r4, r0
 800a110:	2b63      	cmp	r3, #99	; 0x63
 800a112:	dcee      	bgt.n	800a0f2 <__exponent+0x24>
 800a114:	9b01      	ldr	r3, [sp, #4]
 800a116:	3430      	adds	r4, #48	; 0x30
 800a118:	1e9a      	subs	r2, r3, #2
 800a11a:	0013      	movs	r3, r2
 800a11c:	9903      	ldr	r1, [sp, #12]
 800a11e:	7014      	strb	r4, [r2, #0]
 800a120:	a804      	add	r0, sp, #16
 800a122:	3007      	adds	r0, #7
 800a124:	4298      	cmp	r0, r3
 800a126:	d80c      	bhi.n	800a142 <__exponent+0x74>
 800a128:	2300      	movs	r3, #0
 800a12a:	4282      	cmp	r2, r0
 800a12c:	d804      	bhi.n	800a138 <__exponent+0x6a>
 800a12e:	aa04      	add	r2, sp, #16
 800a130:	3309      	adds	r3, #9
 800a132:	189b      	adds	r3, r3, r2
 800a134:	9a01      	ldr	r2, [sp, #4]
 800a136:	1a9b      	subs	r3, r3, r2
 800a138:	9a03      	ldr	r2, [sp, #12]
 800a13a:	18d3      	adds	r3, r2, r3
 800a13c:	1b58      	subs	r0, r3, r5
 800a13e:	b007      	add	sp, #28
 800a140:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a142:	7818      	ldrb	r0, [r3, #0]
 800a144:	3301      	adds	r3, #1
 800a146:	7008      	strb	r0, [r1, #0]
 800a148:	3101      	adds	r1, #1
 800a14a:	e7e9      	b.n	800a120 <__exponent+0x52>
 800a14c:	2330      	movs	r3, #48	; 0x30
 800a14e:	3430      	adds	r4, #48	; 0x30
 800a150:	70ab      	strb	r3, [r5, #2]
 800a152:	70ec      	strb	r4, [r5, #3]
 800a154:	1d2b      	adds	r3, r5, #4
 800a156:	e7f1      	b.n	800a13c <__exponent+0x6e>

0800a158 <_printf_float>:
 800a158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a15a:	b095      	sub	sp, #84	; 0x54
 800a15c:	000c      	movs	r4, r1
 800a15e:	9208      	str	r2, [sp, #32]
 800a160:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800a162:	9309      	str	r3, [sp, #36]	; 0x24
 800a164:	0007      	movs	r7, r0
 800a166:	f001 f825 	bl	800b1b4 <_localeconv_r>
 800a16a:	6803      	ldr	r3, [r0, #0]
 800a16c:	0018      	movs	r0, r3
 800a16e:	930c      	str	r3, [sp, #48]	; 0x30
 800a170:	f7f5 ffca 	bl	8000108 <strlen>
 800a174:	2300      	movs	r3, #0
 800a176:	9312      	str	r3, [sp, #72]	; 0x48
 800a178:	7e23      	ldrb	r3, [r4, #24]
 800a17a:	2207      	movs	r2, #7
 800a17c:	930a      	str	r3, [sp, #40]	; 0x28
 800a17e:	6823      	ldr	r3, [r4, #0]
 800a180:	900d      	str	r0, [sp, #52]	; 0x34
 800a182:	930b      	str	r3, [sp, #44]	; 0x2c
 800a184:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a186:	682b      	ldr	r3, [r5, #0]
 800a188:	05c9      	lsls	r1, r1, #23
 800a18a:	d547      	bpl.n	800a21c <_printf_float+0xc4>
 800a18c:	189b      	adds	r3, r3, r2
 800a18e:	4393      	bics	r3, r2
 800a190:	001a      	movs	r2, r3
 800a192:	3208      	adds	r2, #8
 800a194:	602a      	str	r2, [r5, #0]
 800a196:	681e      	ldr	r6, [r3, #0]
 800a198:	685d      	ldr	r5, [r3, #4]
 800a19a:	0032      	movs	r2, r6
 800a19c:	002b      	movs	r3, r5
 800a19e:	64a2      	str	r2, [r4, #72]	; 0x48
 800a1a0:	64e3      	str	r3, [r4, #76]	; 0x4c
 800a1a2:	2201      	movs	r2, #1
 800a1a4:	006b      	lsls	r3, r5, #1
 800a1a6:	085b      	lsrs	r3, r3, #1
 800a1a8:	930e      	str	r3, [sp, #56]	; 0x38
 800a1aa:	0030      	movs	r0, r6
 800a1ac:	4bab      	ldr	r3, [pc, #684]	; (800a45c <_printf_float+0x304>)
 800a1ae:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a1b0:	4252      	negs	r2, r2
 800a1b2:	f7f8 f8a1 	bl	80022f8 <__aeabi_dcmpun>
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	d132      	bne.n	800a220 <_printf_float+0xc8>
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	0030      	movs	r0, r6
 800a1be:	4ba7      	ldr	r3, [pc, #668]	; (800a45c <_printf_float+0x304>)
 800a1c0:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a1c2:	4252      	negs	r2, r2
 800a1c4:	f7f6 f952 	bl	800046c <__aeabi_dcmple>
 800a1c8:	2800      	cmp	r0, #0
 800a1ca:	d129      	bne.n	800a220 <_printf_float+0xc8>
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	0030      	movs	r0, r6
 800a1d2:	0029      	movs	r1, r5
 800a1d4:	f7f6 f940 	bl	8000458 <__aeabi_dcmplt>
 800a1d8:	2800      	cmp	r0, #0
 800a1da:	d003      	beq.n	800a1e4 <_printf_float+0x8c>
 800a1dc:	0023      	movs	r3, r4
 800a1de:	222d      	movs	r2, #45	; 0x2d
 800a1e0:	3343      	adds	r3, #67	; 0x43
 800a1e2:	701a      	strb	r2, [r3, #0]
 800a1e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1e6:	4d9e      	ldr	r5, [pc, #632]	; (800a460 <_printf_float+0x308>)
 800a1e8:	2b47      	cmp	r3, #71	; 0x47
 800a1ea:	d900      	bls.n	800a1ee <_printf_float+0x96>
 800a1ec:	4d9d      	ldr	r5, [pc, #628]	; (800a464 <_printf_float+0x30c>)
 800a1ee:	2303      	movs	r3, #3
 800a1f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a1f2:	6123      	str	r3, [r4, #16]
 800a1f4:	3301      	adds	r3, #1
 800a1f6:	439a      	bics	r2, r3
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	6022      	str	r2, [r4, #0]
 800a1fc:	930b      	str	r3, [sp, #44]	; 0x2c
 800a1fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a200:	0021      	movs	r1, r4
 800a202:	9300      	str	r3, [sp, #0]
 800a204:	0038      	movs	r0, r7
 800a206:	9b08      	ldr	r3, [sp, #32]
 800a208:	aa13      	add	r2, sp, #76	; 0x4c
 800a20a:	f000 f9fb 	bl	800a604 <_printf_common>
 800a20e:	3001      	adds	r0, #1
 800a210:	d000      	beq.n	800a214 <_printf_float+0xbc>
 800a212:	e0a3      	b.n	800a35c <_printf_float+0x204>
 800a214:	2001      	movs	r0, #1
 800a216:	4240      	negs	r0, r0
 800a218:	b015      	add	sp, #84	; 0x54
 800a21a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a21c:	3307      	adds	r3, #7
 800a21e:	e7b6      	b.n	800a18e <_printf_float+0x36>
 800a220:	0032      	movs	r2, r6
 800a222:	002b      	movs	r3, r5
 800a224:	0030      	movs	r0, r6
 800a226:	0029      	movs	r1, r5
 800a228:	f7f8 f866 	bl	80022f8 <__aeabi_dcmpun>
 800a22c:	2800      	cmp	r0, #0
 800a22e:	d00b      	beq.n	800a248 <_printf_float+0xf0>
 800a230:	2d00      	cmp	r5, #0
 800a232:	da03      	bge.n	800a23c <_printf_float+0xe4>
 800a234:	0023      	movs	r3, r4
 800a236:	222d      	movs	r2, #45	; 0x2d
 800a238:	3343      	adds	r3, #67	; 0x43
 800a23a:	701a      	strb	r2, [r3, #0]
 800a23c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a23e:	4d8a      	ldr	r5, [pc, #552]	; (800a468 <_printf_float+0x310>)
 800a240:	2b47      	cmp	r3, #71	; 0x47
 800a242:	d9d4      	bls.n	800a1ee <_printf_float+0x96>
 800a244:	4d89      	ldr	r5, [pc, #548]	; (800a46c <_printf_float+0x314>)
 800a246:	e7d2      	b.n	800a1ee <_printf_float+0x96>
 800a248:	2220      	movs	r2, #32
 800a24a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a24c:	6863      	ldr	r3, [r4, #4]
 800a24e:	4391      	bics	r1, r2
 800a250:	910e      	str	r1, [sp, #56]	; 0x38
 800a252:	1c5a      	adds	r2, r3, #1
 800a254:	d14a      	bne.n	800a2ec <_printf_float+0x194>
 800a256:	3307      	adds	r3, #7
 800a258:	6063      	str	r3, [r4, #4]
 800a25a:	2380      	movs	r3, #128	; 0x80
 800a25c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a25e:	00db      	lsls	r3, r3, #3
 800a260:	4313      	orrs	r3, r2
 800a262:	2200      	movs	r2, #0
 800a264:	9206      	str	r2, [sp, #24]
 800a266:	aa12      	add	r2, sp, #72	; 0x48
 800a268:	9205      	str	r2, [sp, #20]
 800a26a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a26c:	6023      	str	r3, [r4, #0]
 800a26e:	9204      	str	r2, [sp, #16]
 800a270:	aa11      	add	r2, sp, #68	; 0x44
 800a272:	9203      	str	r2, [sp, #12]
 800a274:	2223      	movs	r2, #35	; 0x23
 800a276:	a908      	add	r1, sp, #32
 800a278:	9301      	str	r3, [sp, #4]
 800a27a:	6863      	ldr	r3, [r4, #4]
 800a27c:	1852      	adds	r2, r2, r1
 800a27e:	9202      	str	r2, [sp, #8]
 800a280:	9300      	str	r3, [sp, #0]
 800a282:	0032      	movs	r2, r6
 800a284:	002b      	movs	r3, r5
 800a286:	0038      	movs	r0, r7
 800a288:	f7ff febe 	bl	800a008 <__cvt>
 800a28c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a28e:	0005      	movs	r5, r0
 800a290:	2b47      	cmp	r3, #71	; 0x47
 800a292:	d109      	bne.n	800a2a8 <_printf_float+0x150>
 800a294:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a296:	1cda      	adds	r2, r3, #3
 800a298:	db02      	blt.n	800a2a0 <_printf_float+0x148>
 800a29a:	6862      	ldr	r2, [r4, #4]
 800a29c:	4293      	cmp	r3, r2
 800a29e:	dd49      	ble.n	800a334 <_printf_float+0x1dc>
 800a2a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2a2:	3b02      	subs	r3, #2
 800a2a4:	b2db      	uxtb	r3, r3
 800a2a6:	930a      	str	r3, [sp, #40]	; 0x28
 800a2a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2aa:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a2ac:	2b65      	cmp	r3, #101	; 0x65
 800a2ae:	d824      	bhi.n	800a2fa <_printf_float+0x1a2>
 800a2b0:	0020      	movs	r0, r4
 800a2b2:	001a      	movs	r2, r3
 800a2b4:	3901      	subs	r1, #1
 800a2b6:	3050      	adds	r0, #80	; 0x50
 800a2b8:	9111      	str	r1, [sp, #68]	; 0x44
 800a2ba:	f7ff ff08 	bl	800a0ce <__exponent>
 800a2be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a2c0:	900b      	str	r0, [sp, #44]	; 0x2c
 800a2c2:	1813      	adds	r3, r2, r0
 800a2c4:	6123      	str	r3, [r4, #16]
 800a2c6:	2a01      	cmp	r2, #1
 800a2c8:	dc02      	bgt.n	800a2d0 <_printf_float+0x178>
 800a2ca:	6822      	ldr	r2, [r4, #0]
 800a2cc:	07d2      	lsls	r2, r2, #31
 800a2ce:	d501      	bpl.n	800a2d4 <_printf_float+0x17c>
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	6123      	str	r3, [r4, #16]
 800a2d4:	2323      	movs	r3, #35	; 0x23
 800a2d6:	aa08      	add	r2, sp, #32
 800a2d8:	189b      	adds	r3, r3, r2
 800a2da:	781b      	ldrb	r3, [r3, #0]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d100      	bne.n	800a2e2 <_printf_float+0x18a>
 800a2e0:	e78d      	b.n	800a1fe <_printf_float+0xa6>
 800a2e2:	0023      	movs	r3, r4
 800a2e4:	222d      	movs	r2, #45	; 0x2d
 800a2e6:	3343      	adds	r3, #67	; 0x43
 800a2e8:	701a      	strb	r2, [r3, #0]
 800a2ea:	e788      	b.n	800a1fe <_printf_float+0xa6>
 800a2ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a2ee:	2a47      	cmp	r2, #71	; 0x47
 800a2f0:	d1b3      	bne.n	800a25a <_printf_float+0x102>
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d1b1      	bne.n	800a25a <_printf_float+0x102>
 800a2f6:	3301      	adds	r3, #1
 800a2f8:	e7ae      	b.n	800a258 <_printf_float+0x100>
 800a2fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2fc:	2b66      	cmp	r3, #102	; 0x66
 800a2fe:	d11b      	bne.n	800a338 <_printf_float+0x1e0>
 800a300:	6863      	ldr	r3, [r4, #4]
 800a302:	2900      	cmp	r1, #0
 800a304:	dd09      	ble.n	800a31a <_printf_float+0x1c2>
 800a306:	6121      	str	r1, [r4, #16]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d102      	bne.n	800a312 <_printf_float+0x1ba>
 800a30c:	6822      	ldr	r2, [r4, #0]
 800a30e:	07d2      	lsls	r2, r2, #31
 800a310:	d50b      	bpl.n	800a32a <_printf_float+0x1d2>
 800a312:	3301      	adds	r3, #1
 800a314:	185b      	adds	r3, r3, r1
 800a316:	6123      	str	r3, [r4, #16]
 800a318:	e007      	b.n	800a32a <_printf_float+0x1d2>
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d103      	bne.n	800a326 <_printf_float+0x1ce>
 800a31e:	2201      	movs	r2, #1
 800a320:	6821      	ldr	r1, [r4, #0]
 800a322:	4211      	tst	r1, r2
 800a324:	d000      	beq.n	800a328 <_printf_float+0x1d0>
 800a326:	1c9a      	adds	r2, r3, #2
 800a328:	6122      	str	r2, [r4, #16]
 800a32a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a32c:	65a3      	str	r3, [r4, #88]	; 0x58
 800a32e:	2300      	movs	r3, #0
 800a330:	930b      	str	r3, [sp, #44]	; 0x2c
 800a332:	e7cf      	b.n	800a2d4 <_printf_float+0x17c>
 800a334:	2367      	movs	r3, #103	; 0x67
 800a336:	930a      	str	r3, [sp, #40]	; 0x28
 800a338:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a33a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a33c:	4299      	cmp	r1, r3
 800a33e:	db06      	blt.n	800a34e <_printf_float+0x1f6>
 800a340:	6823      	ldr	r3, [r4, #0]
 800a342:	6121      	str	r1, [r4, #16]
 800a344:	07db      	lsls	r3, r3, #31
 800a346:	d5f0      	bpl.n	800a32a <_printf_float+0x1d2>
 800a348:	3101      	adds	r1, #1
 800a34a:	6121      	str	r1, [r4, #16]
 800a34c:	e7ed      	b.n	800a32a <_printf_float+0x1d2>
 800a34e:	2201      	movs	r2, #1
 800a350:	2900      	cmp	r1, #0
 800a352:	dc01      	bgt.n	800a358 <_printf_float+0x200>
 800a354:	1892      	adds	r2, r2, r2
 800a356:	1a52      	subs	r2, r2, r1
 800a358:	189b      	adds	r3, r3, r2
 800a35a:	e7dc      	b.n	800a316 <_printf_float+0x1be>
 800a35c:	6822      	ldr	r2, [r4, #0]
 800a35e:	0553      	lsls	r3, r2, #21
 800a360:	d408      	bmi.n	800a374 <_printf_float+0x21c>
 800a362:	6923      	ldr	r3, [r4, #16]
 800a364:	002a      	movs	r2, r5
 800a366:	0038      	movs	r0, r7
 800a368:	9908      	ldr	r1, [sp, #32]
 800a36a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a36c:	47a8      	blx	r5
 800a36e:	3001      	adds	r0, #1
 800a370:	d12a      	bne.n	800a3c8 <_printf_float+0x270>
 800a372:	e74f      	b.n	800a214 <_printf_float+0xbc>
 800a374:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a376:	2b65      	cmp	r3, #101	; 0x65
 800a378:	d800      	bhi.n	800a37c <_printf_float+0x224>
 800a37a:	e0ec      	b.n	800a556 <_printf_float+0x3fe>
 800a37c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800a37e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800a380:	2200      	movs	r2, #0
 800a382:	2300      	movs	r3, #0
 800a384:	f7f6 f862 	bl	800044c <__aeabi_dcmpeq>
 800a388:	2800      	cmp	r0, #0
 800a38a:	d034      	beq.n	800a3f6 <_printf_float+0x29e>
 800a38c:	2301      	movs	r3, #1
 800a38e:	0038      	movs	r0, r7
 800a390:	4a37      	ldr	r2, [pc, #220]	; (800a470 <_printf_float+0x318>)
 800a392:	9908      	ldr	r1, [sp, #32]
 800a394:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a396:	47a8      	blx	r5
 800a398:	3001      	adds	r0, #1
 800a39a:	d100      	bne.n	800a39e <_printf_float+0x246>
 800a39c:	e73a      	b.n	800a214 <_printf_float+0xbc>
 800a39e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a3a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a3a2:	429a      	cmp	r2, r3
 800a3a4:	db02      	blt.n	800a3ac <_printf_float+0x254>
 800a3a6:	6823      	ldr	r3, [r4, #0]
 800a3a8:	07db      	lsls	r3, r3, #31
 800a3aa:	d50d      	bpl.n	800a3c8 <_printf_float+0x270>
 800a3ac:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a3ae:	0038      	movs	r0, r7
 800a3b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a3b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3b4:	9908      	ldr	r1, [sp, #32]
 800a3b6:	47a8      	blx	r5
 800a3b8:	2500      	movs	r5, #0
 800a3ba:	3001      	adds	r0, #1
 800a3bc:	d100      	bne.n	800a3c0 <_printf_float+0x268>
 800a3be:	e729      	b.n	800a214 <_printf_float+0xbc>
 800a3c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a3c2:	3b01      	subs	r3, #1
 800a3c4:	42ab      	cmp	r3, r5
 800a3c6:	dc0a      	bgt.n	800a3de <_printf_float+0x286>
 800a3c8:	6823      	ldr	r3, [r4, #0]
 800a3ca:	079b      	lsls	r3, r3, #30
 800a3cc:	d500      	bpl.n	800a3d0 <_printf_float+0x278>
 800a3ce:	e116      	b.n	800a5fe <_printf_float+0x4a6>
 800a3d0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a3d2:	68e0      	ldr	r0, [r4, #12]
 800a3d4:	4298      	cmp	r0, r3
 800a3d6:	db00      	blt.n	800a3da <_printf_float+0x282>
 800a3d8:	e71e      	b.n	800a218 <_printf_float+0xc0>
 800a3da:	0018      	movs	r0, r3
 800a3dc:	e71c      	b.n	800a218 <_printf_float+0xc0>
 800a3de:	0022      	movs	r2, r4
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	0038      	movs	r0, r7
 800a3e4:	9908      	ldr	r1, [sp, #32]
 800a3e6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a3e8:	321a      	adds	r2, #26
 800a3ea:	47b0      	blx	r6
 800a3ec:	3001      	adds	r0, #1
 800a3ee:	d100      	bne.n	800a3f2 <_printf_float+0x29a>
 800a3f0:	e710      	b.n	800a214 <_printf_float+0xbc>
 800a3f2:	3501      	adds	r5, #1
 800a3f4:	e7e4      	b.n	800a3c0 <_printf_float+0x268>
 800a3f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	dc3b      	bgt.n	800a474 <_printf_float+0x31c>
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	0038      	movs	r0, r7
 800a400:	4a1b      	ldr	r2, [pc, #108]	; (800a470 <_printf_float+0x318>)
 800a402:	9908      	ldr	r1, [sp, #32]
 800a404:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a406:	47b0      	blx	r6
 800a408:	3001      	adds	r0, #1
 800a40a:	d100      	bne.n	800a40e <_printf_float+0x2b6>
 800a40c:	e702      	b.n	800a214 <_printf_float+0xbc>
 800a40e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a410:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a412:	4313      	orrs	r3, r2
 800a414:	d102      	bne.n	800a41c <_printf_float+0x2c4>
 800a416:	6823      	ldr	r3, [r4, #0]
 800a418:	07db      	lsls	r3, r3, #31
 800a41a:	d5d5      	bpl.n	800a3c8 <_printf_float+0x270>
 800a41c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a41e:	0038      	movs	r0, r7
 800a420:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a422:	9908      	ldr	r1, [sp, #32]
 800a424:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a426:	47b0      	blx	r6
 800a428:	2300      	movs	r3, #0
 800a42a:	3001      	adds	r0, #1
 800a42c:	d100      	bne.n	800a430 <_printf_float+0x2d8>
 800a42e:	e6f1      	b.n	800a214 <_printf_float+0xbc>
 800a430:	930a      	str	r3, [sp, #40]	; 0x28
 800a432:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a434:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a436:	425b      	negs	r3, r3
 800a438:	4293      	cmp	r3, r2
 800a43a:	dc01      	bgt.n	800a440 <_printf_float+0x2e8>
 800a43c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a43e:	e791      	b.n	800a364 <_printf_float+0x20c>
 800a440:	0022      	movs	r2, r4
 800a442:	2301      	movs	r3, #1
 800a444:	0038      	movs	r0, r7
 800a446:	9908      	ldr	r1, [sp, #32]
 800a448:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a44a:	321a      	adds	r2, #26
 800a44c:	47b0      	blx	r6
 800a44e:	3001      	adds	r0, #1
 800a450:	d100      	bne.n	800a454 <_printf_float+0x2fc>
 800a452:	e6df      	b.n	800a214 <_printf_float+0xbc>
 800a454:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a456:	3301      	adds	r3, #1
 800a458:	e7ea      	b.n	800a430 <_printf_float+0x2d8>
 800a45a:	46c0      	nop			; (mov r8, r8)
 800a45c:	7fefffff 	.word	0x7fefffff
 800a460:	0800df31 	.word	0x0800df31
 800a464:	0800df35 	.word	0x0800df35
 800a468:	0800df39 	.word	0x0800df39
 800a46c:	0800df3d 	.word	0x0800df3d
 800a470:	0800df41 	.word	0x0800df41
 800a474:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a476:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a478:	920a      	str	r2, [sp, #40]	; 0x28
 800a47a:	429a      	cmp	r2, r3
 800a47c:	dd00      	ble.n	800a480 <_printf_float+0x328>
 800a47e:	930a      	str	r3, [sp, #40]	; 0x28
 800a480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a482:	2b00      	cmp	r3, #0
 800a484:	dc3d      	bgt.n	800a502 <_printf_float+0x3aa>
 800a486:	2300      	movs	r3, #0
 800a488:	930e      	str	r3, [sp, #56]	; 0x38
 800a48a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a48c:	43db      	mvns	r3, r3
 800a48e:	17db      	asrs	r3, r3, #31
 800a490:	930f      	str	r3, [sp, #60]	; 0x3c
 800a492:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a494:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a496:	930b      	str	r3, [sp, #44]	; 0x2c
 800a498:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a49a:	4013      	ands	r3, r2
 800a49c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a49e:	1ad3      	subs	r3, r2, r3
 800a4a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	dc36      	bgt.n	800a514 <_printf_float+0x3bc>
 800a4a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a4a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a4aa:	429a      	cmp	r2, r3
 800a4ac:	db40      	blt.n	800a530 <_printf_float+0x3d8>
 800a4ae:	6823      	ldr	r3, [r4, #0]
 800a4b0:	07db      	lsls	r3, r3, #31
 800a4b2:	d43d      	bmi.n	800a530 <_printf_float+0x3d8>
 800a4b4:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800a4b6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a4b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a4ba:	1af3      	subs	r3, r6, r3
 800a4bc:	1ab6      	subs	r6, r6, r2
 800a4be:	429e      	cmp	r6, r3
 800a4c0:	dd00      	ble.n	800a4c4 <_printf_float+0x36c>
 800a4c2:	001e      	movs	r6, r3
 800a4c4:	2e00      	cmp	r6, #0
 800a4c6:	dc3c      	bgt.n	800a542 <_printf_float+0x3ea>
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	930a      	str	r3, [sp, #40]	; 0x28
 800a4cc:	43f3      	mvns	r3, r6
 800a4ce:	17db      	asrs	r3, r3, #31
 800a4d0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a4d2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a4d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a4d6:	1a9b      	subs	r3, r3, r2
 800a4d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a4da:	4032      	ands	r2, r6
 800a4dc:	1a9b      	subs	r3, r3, r2
 800a4de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	dc00      	bgt.n	800a4e6 <_printf_float+0x38e>
 800a4e4:	e770      	b.n	800a3c8 <_printf_float+0x270>
 800a4e6:	0022      	movs	r2, r4
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	0038      	movs	r0, r7
 800a4ec:	9908      	ldr	r1, [sp, #32]
 800a4ee:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a4f0:	321a      	adds	r2, #26
 800a4f2:	47a8      	blx	r5
 800a4f4:	3001      	adds	r0, #1
 800a4f6:	d100      	bne.n	800a4fa <_printf_float+0x3a2>
 800a4f8:	e68c      	b.n	800a214 <_printf_float+0xbc>
 800a4fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4fc:	3301      	adds	r3, #1
 800a4fe:	930a      	str	r3, [sp, #40]	; 0x28
 800a500:	e7e7      	b.n	800a4d2 <_printf_float+0x37a>
 800a502:	002a      	movs	r2, r5
 800a504:	0038      	movs	r0, r7
 800a506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a508:	9908      	ldr	r1, [sp, #32]
 800a50a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a50c:	47b0      	blx	r6
 800a50e:	3001      	adds	r0, #1
 800a510:	d1b9      	bne.n	800a486 <_printf_float+0x32e>
 800a512:	e67f      	b.n	800a214 <_printf_float+0xbc>
 800a514:	0022      	movs	r2, r4
 800a516:	2301      	movs	r3, #1
 800a518:	0038      	movs	r0, r7
 800a51a:	9908      	ldr	r1, [sp, #32]
 800a51c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a51e:	321a      	adds	r2, #26
 800a520:	47b0      	blx	r6
 800a522:	3001      	adds	r0, #1
 800a524:	d100      	bne.n	800a528 <_printf_float+0x3d0>
 800a526:	e675      	b.n	800a214 <_printf_float+0xbc>
 800a528:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a52a:	3301      	adds	r3, #1
 800a52c:	930e      	str	r3, [sp, #56]	; 0x38
 800a52e:	e7b0      	b.n	800a492 <_printf_float+0x33a>
 800a530:	0038      	movs	r0, r7
 800a532:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a534:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a536:	9908      	ldr	r1, [sp, #32]
 800a538:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a53a:	47b0      	blx	r6
 800a53c:	3001      	adds	r0, #1
 800a53e:	d1b9      	bne.n	800a4b4 <_printf_float+0x35c>
 800a540:	e668      	b.n	800a214 <_printf_float+0xbc>
 800a542:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a544:	0038      	movs	r0, r7
 800a546:	18ea      	adds	r2, r5, r3
 800a548:	9908      	ldr	r1, [sp, #32]
 800a54a:	0033      	movs	r3, r6
 800a54c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a54e:	47a8      	blx	r5
 800a550:	3001      	adds	r0, #1
 800a552:	d1b9      	bne.n	800a4c8 <_printf_float+0x370>
 800a554:	e65e      	b.n	800a214 <_printf_float+0xbc>
 800a556:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a558:	2b01      	cmp	r3, #1
 800a55a:	dc02      	bgt.n	800a562 <_printf_float+0x40a>
 800a55c:	2301      	movs	r3, #1
 800a55e:	421a      	tst	r2, r3
 800a560:	d03a      	beq.n	800a5d8 <_printf_float+0x480>
 800a562:	2301      	movs	r3, #1
 800a564:	002a      	movs	r2, r5
 800a566:	0038      	movs	r0, r7
 800a568:	9908      	ldr	r1, [sp, #32]
 800a56a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a56c:	47b0      	blx	r6
 800a56e:	3001      	adds	r0, #1
 800a570:	d100      	bne.n	800a574 <_printf_float+0x41c>
 800a572:	e64f      	b.n	800a214 <_printf_float+0xbc>
 800a574:	0038      	movs	r0, r7
 800a576:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a578:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a57a:	9908      	ldr	r1, [sp, #32]
 800a57c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a57e:	47b0      	blx	r6
 800a580:	3001      	adds	r0, #1
 800a582:	d100      	bne.n	800a586 <_printf_float+0x42e>
 800a584:	e646      	b.n	800a214 <_printf_float+0xbc>
 800a586:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800a588:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800a58a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a58c:	2200      	movs	r2, #0
 800a58e:	001e      	movs	r6, r3
 800a590:	2300      	movs	r3, #0
 800a592:	f7f5 ff5b 	bl	800044c <__aeabi_dcmpeq>
 800a596:	2800      	cmp	r0, #0
 800a598:	d11c      	bne.n	800a5d4 <_printf_float+0x47c>
 800a59a:	0033      	movs	r3, r6
 800a59c:	1c6a      	adds	r2, r5, #1
 800a59e:	3b01      	subs	r3, #1
 800a5a0:	0038      	movs	r0, r7
 800a5a2:	9908      	ldr	r1, [sp, #32]
 800a5a4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a5a6:	47a8      	blx	r5
 800a5a8:	3001      	adds	r0, #1
 800a5aa:	d10f      	bne.n	800a5cc <_printf_float+0x474>
 800a5ac:	e632      	b.n	800a214 <_printf_float+0xbc>
 800a5ae:	0022      	movs	r2, r4
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	0038      	movs	r0, r7
 800a5b4:	9908      	ldr	r1, [sp, #32]
 800a5b6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a5b8:	321a      	adds	r2, #26
 800a5ba:	47b0      	blx	r6
 800a5bc:	3001      	adds	r0, #1
 800a5be:	d100      	bne.n	800a5c2 <_printf_float+0x46a>
 800a5c0:	e628      	b.n	800a214 <_printf_float+0xbc>
 800a5c2:	3501      	adds	r5, #1
 800a5c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a5c6:	3b01      	subs	r3, #1
 800a5c8:	42ab      	cmp	r3, r5
 800a5ca:	dcf0      	bgt.n	800a5ae <_printf_float+0x456>
 800a5cc:	0022      	movs	r2, r4
 800a5ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5d0:	3250      	adds	r2, #80	; 0x50
 800a5d2:	e6c8      	b.n	800a366 <_printf_float+0x20e>
 800a5d4:	2500      	movs	r5, #0
 800a5d6:	e7f5      	b.n	800a5c4 <_printf_float+0x46c>
 800a5d8:	002a      	movs	r2, r5
 800a5da:	e7e1      	b.n	800a5a0 <_printf_float+0x448>
 800a5dc:	0022      	movs	r2, r4
 800a5de:	2301      	movs	r3, #1
 800a5e0:	0038      	movs	r0, r7
 800a5e2:	9908      	ldr	r1, [sp, #32]
 800a5e4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a5e6:	3219      	adds	r2, #25
 800a5e8:	47b0      	blx	r6
 800a5ea:	3001      	adds	r0, #1
 800a5ec:	d100      	bne.n	800a5f0 <_printf_float+0x498>
 800a5ee:	e611      	b.n	800a214 <_printf_float+0xbc>
 800a5f0:	3501      	adds	r5, #1
 800a5f2:	68e3      	ldr	r3, [r4, #12]
 800a5f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a5f6:	1a9b      	subs	r3, r3, r2
 800a5f8:	42ab      	cmp	r3, r5
 800a5fa:	dcef      	bgt.n	800a5dc <_printf_float+0x484>
 800a5fc:	e6e8      	b.n	800a3d0 <_printf_float+0x278>
 800a5fe:	2500      	movs	r5, #0
 800a600:	e7f7      	b.n	800a5f2 <_printf_float+0x49a>
 800a602:	46c0      	nop			; (mov r8, r8)

0800a604 <_printf_common>:
 800a604:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a606:	0016      	movs	r6, r2
 800a608:	9301      	str	r3, [sp, #4]
 800a60a:	688a      	ldr	r2, [r1, #8]
 800a60c:	690b      	ldr	r3, [r1, #16]
 800a60e:	000c      	movs	r4, r1
 800a610:	9000      	str	r0, [sp, #0]
 800a612:	4293      	cmp	r3, r2
 800a614:	da00      	bge.n	800a618 <_printf_common+0x14>
 800a616:	0013      	movs	r3, r2
 800a618:	0022      	movs	r2, r4
 800a61a:	6033      	str	r3, [r6, #0]
 800a61c:	3243      	adds	r2, #67	; 0x43
 800a61e:	7812      	ldrb	r2, [r2, #0]
 800a620:	2a00      	cmp	r2, #0
 800a622:	d001      	beq.n	800a628 <_printf_common+0x24>
 800a624:	3301      	adds	r3, #1
 800a626:	6033      	str	r3, [r6, #0]
 800a628:	6823      	ldr	r3, [r4, #0]
 800a62a:	069b      	lsls	r3, r3, #26
 800a62c:	d502      	bpl.n	800a634 <_printf_common+0x30>
 800a62e:	6833      	ldr	r3, [r6, #0]
 800a630:	3302      	adds	r3, #2
 800a632:	6033      	str	r3, [r6, #0]
 800a634:	6822      	ldr	r2, [r4, #0]
 800a636:	2306      	movs	r3, #6
 800a638:	0015      	movs	r5, r2
 800a63a:	401d      	ands	r5, r3
 800a63c:	421a      	tst	r2, r3
 800a63e:	d027      	beq.n	800a690 <_printf_common+0x8c>
 800a640:	0023      	movs	r3, r4
 800a642:	3343      	adds	r3, #67	; 0x43
 800a644:	781b      	ldrb	r3, [r3, #0]
 800a646:	1e5a      	subs	r2, r3, #1
 800a648:	4193      	sbcs	r3, r2
 800a64a:	6822      	ldr	r2, [r4, #0]
 800a64c:	0692      	lsls	r2, r2, #26
 800a64e:	d430      	bmi.n	800a6b2 <_printf_common+0xae>
 800a650:	0022      	movs	r2, r4
 800a652:	9901      	ldr	r1, [sp, #4]
 800a654:	9800      	ldr	r0, [sp, #0]
 800a656:	9d08      	ldr	r5, [sp, #32]
 800a658:	3243      	adds	r2, #67	; 0x43
 800a65a:	47a8      	blx	r5
 800a65c:	3001      	adds	r0, #1
 800a65e:	d025      	beq.n	800a6ac <_printf_common+0xa8>
 800a660:	2206      	movs	r2, #6
 800a662:	6823      	ldr	r3, [r4, #0]
 800a664:	2500      	movs	r5, #0
 800a666:	4013      	ands	r3, r2
 800a668:	2b04      	cmp	r3, #4
 800a66a:	d105      	bne.n	800a678 <_printf_common+0x74>
 800a66c:	6833      	ldr	r3, [r6, #0]
 800a66e:	68e5      	ldr	r5, [r4, #12]
 800a670:	1aed      	subs	r5, r5, r3
 800a672:	43eb      	mvns	r3, r5
 800a674:	17db      	asrs	r3, r3, #31
 800a676:	401d      	ands	r5, r3
 800a678:	68a3      	ldr	r3, [r4, #8]
 800a67a:	6922      	ldr	r2, [r4, #16]
 800a67c:	4293      	cmp	r3, r2
 800a67e:	dd01      	ble.n	800a684 <_printf_common+0x80>
 800a680:	1a9b      	subs	r3, r3, r2
 800a682:	18ed      	adds	r5, r5, r3
 800a684:	2600      	movs	r6, #0
 800a686:	42b5      	cmp	r5, r6
 800a688:	d120      	bne.n	800a6cc <_printf_common+0xc8>
 800a68a:	2000      	movs	r0, #0
 800a68c:	e010      	b.n	800a6b0 <_printf_common+0xac>
 800a68e:	3501      	adds	r5, #1
 800a690:	68e3      	ldr	r3, [r4, #12]
 800a692:	6832      	ldr	r2, [r6, #0]
 800a694:	1a9b      	subs	r3, r3, r2
 800a696:	42ab      	cmp	r3, r5
 800a698:	ddd2      	ble.n	800a640 <_printf_common+0x3c>
 800a69a:	0022      	movs	r2, r4
 800a69c:	2301      	movs	r3, #1
 800a69e:	9901      	ldr	r1, [sp, #4]
 800a6a0:	9800      	ldr	r0, [sp, #0]
 800a6a2:	9f08      	ldr	r7, [sp, #32]
 800a6a4:	3219      	adds	r2, #25
 800a6a6:	47b8      	blx	r7
 800a6a8:	3001      	adds	r0, #1
 800a6aa:	d1f0      	bne.n	800a68e <_printf_common+0x8a>
 800a6ac:	2001      	movs	r0, #1
 800a6ae:	4240      	negs	r0, r0
 800a6b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a6b2:	2030      	movs	r0, #48	; 0x30
 800a6b4:	18e1      	adds	r1, r4, r3
 800a6b6:	3143      	adds	r1, #67	; 0x43
 800a6b8:	7008      	strb	r0, [r1, #0]
 800a6ba:	0021      	movs	r1, r4
 800a6bc:	1c5a      	adds	r2, r3, #1
 800a6be:	3145      	adds	r1, #69	; 0x45
 800a6c0:	7809      	ldrb	r1, [r1, #0]
 800a6c2:	18a2      	adds	r2, r4, r2
 800a6c4:	3243      	adds	r2, #67	; 0x43
 800a6c6:	3302      	adds	r3, #2
 800a6c8:	7011      	strb	r1, [r2, #0]
 800a6ca:	e7c1      	b.n	800a650 <_printf_common+0x4c>
 800a6cc:	0022      	movs	r2, r4
 800a6ce:	2301      	movs	r3, #1
 800a6d0:	9901      	ldr	r1, [sp, #4]
 800a6d2:	9800      	ldr	r0, [sp, #0]
 800a6d4:	9f08      	ldr	r7, [sp, #32]
 800a6d6:	321a      	adds	r2, #26
 800a6d8:	47b8      	blx	r7
 800a6da:	3001      	adds	r0, #1
 800a6dc:	d0e6      	beq.n	800a6ac <_printf_common+0xa8>
 800a6de:	3601      	adds	r6, #1
 800a6e0:	e7d1      	b.n	800a686 <_printf_common+0x82>
	...

0800a6e4 <_printf_i>:
 800a6e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6e6:	b08b      	sub	sp, #44	; 0x2c
 800a6e8:	9206      	str	r2, [sp, #24]
 800a6ea:	000a      	movs	r2, r1
 800a6ec:	3243      	adds	r2, #67	; 0x43
 800a6ee:	9307      	str	r3, [sp, #28]
 800a6f0:	9005      	str	r0, [sp, #20]
 800a6f2:	9204      	str	r2, [sp, #16]
 800a6f4:	7e0a      	ldrb	r2, [r1, #24]
 800a6f6:	000c      	movs	r4, r1
 800a6f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a6fa:	2a78      	cmp	r2, #120	; 0x78
 800a6fc:	d809      	bhi.n	800a712 <_printf_i+0x2e>
 800a6fe:	2a62      	cmp	r2, #98	; 0x62
 800a700:	d80b      	bhi.n	800a71a <_printf_i+0x36>
 800a702:	2a00      	cmp	r2, #0
 800a704:	d100      	bne.n	800a708 <_printf_i+0x24>
 800a706:	e0be      	b.n	800a886 <_printf_i+0x1a2>
 800a708:	497c      	ldr	r1, [pc, #496]	; (800a8fc <_printf_i+0x218>)
 800a70a:	9103      	str	r1, [sp, #12]
 800a70c:	2a58      	cmp	r2, #88	; 0x58
 800a70e:	d100      	bne.n	800a712 <_printf_i+0x2e>
 800a710:	e093      	b.n	800a83a <_printf_i+0x156>
 800a712:	0026      	movs	r6, r4
 800a714:	3642      	adds	r6, #66	; 0x42
 800a716:	7032      	strb	r2, [r6, #0]
 800a718:	e022      	b.n	800a760 <_printf_i+0x7c>
 800a71a:	0010      	movs	r0, r2
 800a71c:	3863      	subs	r0, #99	; 0x63
 800a71e:	2815      	cmp	r0, #21
 800a720:	d8f7      	bhi.n	800a712 <_printf_i+0x2e>
 800a722:	f7f5 fd03 	bl	800012c <__gnu_thumb1_case_shi>
 800a726:	0016      	.short	0x0016
 800a728:	fff6001f 	.word	0xfff6001f
 800a72c:	fff6fff6 	.word	0xfff6fff6
 800a730:	001ffff6 	.word	0x001ffff6
 800a734:	fff6fff6 	.word	0xfff6fff6
 800a738:	fff6fff6 	.word	0xfff6fff6
 800a73c:	003600a3 	.word	0x003600a3
 800a740:	fff60083 	.word	0xfff60083
 800a744:	00b4fff6 	.word	0x00b4fff6
 800a748:	0036fff6 	.word	0x0036fff6
 800a74c:	fff6fff6 	.word	0xfff6fff6
 800a750:	0087      	.short	0x0087
 800a752:	0026      	movs	r6, r4
 800a754:	681a      	ldr	r2, [r3, #0]
 800a756:	3642      	adds	r6, #66	; 0x42
 800a758:	1d11      	adds	r1, r2, #4
 800a75a:	6019      	str	r1, [r3, #0]
 800a75c:	6813      	ldr	r3, [r2, #0]
 800a75e:	7033      	strb	r3, [r6, #0]
 800a760:	2301      	movs	r3, #1
 800a762:	e0a2      	b.n	800a8aa <_printf_i+0x1c6>
 800a764:	6818      	ldr	r0, [r3, #0]
 800a766:	6809      	ldr	r1, [r1, #0]
 800a768:	1d02      	adds	r2, r0, #4
 800a76a:	060d      	lsls	r5, r1, #24
 800a76c:	d50b      	bpl.n	800a786 <_printf_i+0xa2>
 800a76e:	6805      	ldr	r5, [r0, #0]
 800a770:	601a      	str	r2, [r3, #0]
 800a772:	2d00      	cmp	r5, #0
 800a774:	da03      	bge.n	800a77e <_printf_i+0x9a>
 800a776:	232d      	movs	r3, #45	; 0x2d
 800a778:	9a04      	ldr	r2, [sp, #16]
 800a77a:	426d      	negs	r5, r5
 800a77c:	7013      	strb	r3, [r2, #0]
 800a77e:	4b5f      	ldr	r3, [pc, #380]	; (800a8fc <_printf_i+0x218>)
 800a780:	270a      	movs	r7, #10
 800a782:	9303      	str	r3, [sp, #12]
 800a784:	e01b      	b.n	800a7be <_printf_i+0xda>
 800a786:	6805      	ldr	r5, [r0, #0]
 800a788:	601a      	str	r2, [r3, #0]
 800a78a:	0649      	lsls	r1, r1, #25
 800a78c:	d5f1      	bpl.n	800a772 <_printf_i+0x8e>
 800a78e:	b22d      	sxth	r5, r5
 800a790:	e7ef      	b.n	800a772 <_printf_i+0x8e>
 800a792:	680d      	ldr	r5, [r1, #0]
 800a794:	6819      	ldr	r1, [r3, #0]
 800a796:	1d08      	adds	r0, r1, #4
 800a798:	6018      	str	r0, [r3, #0]
 800a79a:	062e      	lsls	r6, r5, #24
 800a79c:	d501      	bpl.n	800a7a2 <_printf_i+0xbe>
 800a79e:	680d      	ldr	r5, [r1, #0]
 800a7a0:	e003      	b.n	800a7aa <_printf_i+0xc6>
 800a7a2:	066d      	lsls	r5, r5, #25
 800a7a4:	d5fb      	bpl.n	800a79e <_printf_i+0xba>
 800a7a6:	680d      	ldr	r5, [r1, #0]
 800a7a8:	b2ad      	uxth	r5, r5
 800a7aa:	4b54      	ldr	r3, [pc, #336]	; (800a8fc <_printf_i+0x218>)
 800a7ac:	2708      	movs	r7, #8
 800a7ae:	9303      	str	r3, [sp, #12]
 800a7b0:	2a6f      	cmp	r2, #111	; 0x6f
 800a7b2:	d000      	beq.n	800a7b6 <_printf_i+0xd2>
 800a7b4:	3702      	adds	r7, #2
 800a7b6:	0023      	movs	r3, r4
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	3343      	adds	r3, #67	; 0x43
 800a7bc:	701a      	strb	r2, [r3, #0]
 800a7be:	6863      	ldr	r3, [r4, #4]
 800a7c0:	60a3      	str	r3, [r4, #8]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	db03      	blt.n	800a7ce <_printf_i+0xea>
 800a7c6:	2104      	movs	r1, #4
 800a7c8:	6822      	ldr	r2, [r4, #0]
 800a7ca:	438a      	bics	r2, r1
 800a7cc:	6022      	str	r2, [r4, #0]
 800a7ce:	2d00      	cmp	r5, #0
 800a7d0:	d102      	bne.n	800a7d8 <_printf_i+0xf4>
 800a7d2:	9e04      	ldr	r6, [sp, #16]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d00c      	beq.n	800a7f2 <_printf_i+0x10e>
 800a7d8:	9e04      	ldr	r6, [sp, #16]
 800a7da:	0028      	movs	r0, r5
 800a7dc:	0039      	movs	r1, r7
 800a7de:	f7f5 fd35 	bl	800024c <__aeabi_uidivmod>
 800a7e2:	9b03      	ldr	r3, [sp, #12]
 800a7e4:	3e01      	subs	r6, #1
 800a7e6:	5c5b      	ldrb	r3, [r3, r1]
 800a7e8:	7033      	strb	r3, [r6, #0]
 800a7ea:	002b      	movs	r3, r5
 800a7ec:	0005      	movs	r5, r0
 800a7ee:	429f      	cmp	r7, r3
 800a7f0:	d9f3      	bls.n	800a7da <_printf_i+0xf6>
 800a7f2:	2f08      	cmp	r7, #8
 800a7f4:	d109      	bne.n	800a80a <_printf_i+0x126>
 800a7f6:	6823      	ldr	r3, [r4, #0]
 800a7f8:	07db      	lsls	r3, r3, #31
 800a7fa:	d506      	bpl.n	800a80a <_printf_i+0x126>
 800a7fc:	6862      	ldr	r2, [r4, #4]
 800a7fe:	6923      	ldr	r3, [r4, #16]
 800a800:	429a      	cmp	r2, r3
 800a802:	dc02      	bgt.n	800a80a <_printf_i+0x126>
 800a804:	2330      	movs	r3, #48	; 0x30
 800a806:	3e01      	subs	r6, #1
 800a808:	7033      	strb	r3, [r6, #0]
 800a80a:	9b04      	ldr	r3, [sp, #16]
 800a80c:	1b9b      	subs	r3, r3, r6
 800a80e:	6123      	str	r3, [r4, #16]
 800a810:	9b07      	ldr	r3, [sp, #28]
 800a812:	0021      	movs	r1, r4
 800a814:	9300      	str	r3, [sp, #0]
 800a816:	9805      	ldr	r0, [sp, #20]
 800a818:	9b06      	ldr	r3, [sp, #24]
 800a81a:	aa09      	add	r2, sp, #36	; 0x24
 800a81c:	f7ff fef2 	bl	800a604 <_printf_common>
 800a820:	3001      	adds	r0, #1
 800a822:	d147      	bne.n	800a8b4 <_printf_i+0x1d0>
 800a824:	2001      	movs	r0, #1
 800a826:	4240      	negs	r0, r0
 800a828:	b00b      	add	sp, #44	; 0x2c
 800a82a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a82c:	2220      	movs	r2, #32
 800a82e:	6809      	ldr	r1, [r1, #0]
 800a830:	430a      	orrs	r2, r1
 800a832:	6022      	str	r2, [r4, #0]
 800a834:	2278      	movs	r2, #120	; 0x78
 800a836:	4932      	ldr	r1, [pc, #200]	; (800a900 <_printf_i+0x21c>)
 800a838:	9103      	str	r1, [sp, #12]
 800a83a:	0021      	movs	r1, r4
 800a83c:	3145      	adds	r1, #69	; 0x45
 800a83e:	700a      	strb	r2, [r1, #0]
 800a840:	6819      	ldr	r1, [r3, #0]
 800a842:	6822      	ldr	r2, [r4, #0]
 800a844:	c920      	ldmia	r1!, {r5}
 800a846:	0610      	lsls	r0, r2, #24
 800a848:	d402      	bmi.n	800a850 <_printf_i+0x16c>
 800a84a:	0650      	lsls	r0, r2, #25
 800a84c:	d500      	bpl.n	800a850 <_printf_i+0x16c>
 800a84e:	b2ad      	uxth	r5, r5
 800a850:	6019      	str	r1, [r3, #0]
 800a852:	07d3      	lsls	r3, r2, #31
 800a854:	d502      	bpl.n	800a85c <_printf_i+0x178>
 800a856:	2320      	movs	r3, #32
 800a858:	4313      	orrs	r3, r2
 800a85a:	6023      	str	r3, [r4, #0]
 800a85c:	2710      	movs	r7, #16
 800a85e:	2d00      	cmp	r5, #0
 800a860:	d1a9      	bne.n	800a7b6 <_printf_i+0xd2>
 800a862:	2220      	movs	r2, #32
 800a864:	6823      	ldr	r3, [r4, #0]
 800a866:	4393      	bics	r3, r2
 800a868:	6023      	str	r3, [r4, #0]
 800a86a:	e7a4      	b.n	800a7b6 <_printf_i+0xd2>
 800a86c:	681a      	ldr	r2, [r3, #0]
 800a86e:	680d      	ldr	r5, [r1, #0]
 800a870:	1d10      	adds	r0, r2, #4
 800a872:	6949      	ldr	r1, [r1, #20]
 800a874:	6018      	str	r0, [r3, #0]
 800a876:	6813      	ldr	r3, [r2, #0]
 800a878:	062e      	lsls	r6, r5, #24
 800a87a:	d501      	bpl.n	800a880 <_printf_i+0x19c>
 800a87c:	6019      	str	r1, [r3, #0]
 800a87e:	e002      	b.n	800a886 <_printf_i+0x1a2>
 800a880:	066d      	lsls	r5, r5, #25
 800a882:	d5fb      	bpl.n	800a87c <_printf_i+0x198>
 800a884:	8019      	strh	r1, [r3, #0]
 800a886:	2300      	movs	r3, #0
 800a888:	9e04      	ldr	r6, [sp, #16]
 800a88a:	6123      	str	r3, [r4, #16]
 800a88c:	e7c0      	b.n	800a810 <_printf_i+0x12c>
 800a88e:	681a      	ldr	r2, [r3, #0]
 800a890:	1d11      	adds	r1, r2, #4
 800a892:	6019      	str	r1, [r3, #0]
 800a894:	6816      	ldr	r6, [r2, #0]
 800a896:	2100      	movs	r1, #0
 800a898:	0030      	movs	r0, r6
 800a89a:	6862      	ldr	r2, [r4, #4]
 800a89c:	f000 fd09 	bl	800b2b2 <memchr>
 800a8a0:	2800      	cmp	r0, #0
 800a8a2:	d001      	beq.n	800a8a8 <_printf_i+0x1c4>
 800a8a4:	1b80      	subs	r0, r0, r6
 800a8a6:	6060      	str	r0, [r4, #4]
 800a8a8:	6863      	ldr	r3, [r4, #4]
 800a8aa:	6123      	str	r3, [r4, #16]
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	9a04      	ldr	r2, [sp, #16]
 800a8b0:	7013      	strb	r3, [r2, #0]
 800a8b2:	e7ad      	b.n	800a810 <_printf_i+0x12c>
 800a8b4:	0032      	movs	r2, r6
 800a8b6:	6923      	ldr	r3, [r4, #16]
 800a8b8:	9906      	ldr	r1, [sp, #24]
 800a8ba:	9805      	ldr	r0, [sp, #20]
 800a8bc:	9d07      	ldr	r5, [sp, #28]
 800a8be:	47a8      	blx	r5
 800a8c0:	3001      	adds	r0, #1
 800a8c2:	d0af      	beq.n	800a824 <_printf_i+0x140>
 800a8c4:	6823      	ldr	r3, [r4, #0]
 800a8c6:	079b      	lsls	r3, r3, #30
 800a8c8:	d415      	bmi.n	800a8f6 <_printf_i+0x212>
 800a8ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8cc:	68e0      	ldr	r0, [r4, #12]
 800a8ce:	4298      	cmp	r0, r3
 800a8d0:	daaa      	bge.n	800a828 <_printf_i+0x144>
 800a8d2:	0018      	movs	r0, r3
 800a8d4:	e7a8      	b.n	800a828 <_printf_i+0x144>
 800a8d6:	0022      	movs	r2, r4
 800a8d8:	2301      	movs	r3, #1
 800a8da:	9906      	ldr	r1, [sp, #24]
 800a8dc:	9805      	ldr	r0, [sp, #20]
 800a8de:	9e07      	ldr	r6, [sp, #28]
 800a8e0:	3219      	adds	r2, #25
 800a8e2:	47b0      	blx	r6
 800a8e4:	3001      	adds	r0, #1
 800a8e6:	d09d      	beq.n	800a824 <_printf_i+0x140>
 800a8e8:	3501      	adds	r5, #1
 800a8ea:	68e3      	ldr	r3, [r4, #12]
 800a8ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8ee:	1a9b      	subs	r3, r3, r2
 800a8f0:	42ab      	cmp	r3, r5
 800a8f2:	dcf0      	bgt.n	800a8d6 <_printf_i+0x1f2>
 800a8f4:	e7e9      	b.n	800a8ca <_printf_i+0x1e6>
 800a8f6:	2500      	movs	r5, #0
 800a8f8:	e7f7      	b.n	800a8ea <_printf_i+0x206>
 800a8fa:	46c0      	nop			; (mov r8, r8)
 800a8fc:	0800df43 	.word	0x0800df43
 800a900:	0800df54 	.word	0x0800df54

0800a904 <_scanf_float>:
 800a904:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a906:	b08b      	sub	sp, #44	; 0x2c
 800a908:	0016      	movs	r6, r2
 800a90a:	9002      	str	r0, [sp, #8]
 800a90c:	22ae      	movs	r2, #174	; 0xae
 800a90e:	2000      	movs	r0, #0
 800a910:	9307      	str	r3, [sp, #28]
 800a912:	688b      	ldr	r3, [r1, #8]
 800a914:	000f      	movs	r7, r1
 800a916:	1e59      	subs	r1, r3, #1
 800a918:	0052      	lsls	r2, r2, #1
 800a91a:	9006      	str	r0, [sp, #24]
 800a91c:	4291      	cmp	r1, r2
 800a91e:	d905      	bls.n	800a92c <_scanf_float+0x28>
 800a920:	3b5e      	subs	r3, #94	; 0x5e
 800a922:	3bff      	subs	r3, #255	; 0xff
 800a924:	9306      	str	r3, [sp, #24]
 800a926:	235e      	movs	r3, #94	; 0x5e
 800a928:	33ff      	adds	r3, #255	; 0xff
 800a92a:	60bb      	str	r3, [r7, #8]
 800a92c:	23f0      	movs	r3, #240	; 0xf0
 800a92e:	683a      	ldr	r2, [r7, #0]
 800a930:	00db      	lsls	r3, r3, #3
 800a932:	4313      	orrs	r3, r2
 800a934:	603b      	str	r3, [r7, #0]
 800a936:	003b      	movs	r3, r7
 800a938:	2400      	movs	r4, #0
 800a93a:	331c      	adds	r3, #28
 800a93c:	001d      	movs	r5, r3
 800a93e:	9304      	str	r3, [sp, #16]
 800a940:	9403      	str	r4, [sp, #12]
 800a942:	9409      	str	r4, [sp, #36]	; 0x24
 800a944:	9408      	str	r4, [sp, #32]
 800a946:	9401      	str	r4, [sp, #4]
 800a948:	9405      	str	r4, [sp, #20]
 800a94a:	68ba      	ldr	r2, [r7, #8]
 800a94c:	2a00      	cmp	r2, #0
 800a94e:	d00a      	beq.n	800a966 <_scanf_float+0x62>
 800a950:	6833      	ldr	r3, [r6, #0]
 800a952:	781b      	ldrb	r3, [r3, #0]
 800a954:	2b4e      	cmp	r3, #78	; 0x4e
 800a956:	d844      	bhi.n	800a9e2 <_scanf_float+0xde>
 800a958:	0018      	movs	r0, r3
 800a95a:	2b40      	cmp	r3, #64	; 0x40
 800a95c:	d82c      	bhi.n	800a9b8 <_scanf_float+0xb4>
 800a95e:	382b      	subs	r0, #43	; 0x2b
 800a960:	b2c1      	uxtb	r1, r0
 800a962:	290e      	cmp	r1, #14
 800a964:	d92a      	bls.n	800a9bc <_scanf_float+0xb8>
 800a966:	9b01      	ldr	r3, [sp, #4]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d003      	beq.n	800a974 <_scanf_float+0x70>
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	4aa3      	ldr	r2, [pc, #652]	; (800abfc <_scanf_float+0x2f8>)
 800a970:	4013      	ands	r3, r2
 800a972:	603b      	str	r3, [r7, #0]
 800a974:	9b03      	ldr	r3, [sp, #12]
 800a976:	3b01      	subs	r3, #1
 800a978:	2b01      	cmp	r3, #1
 800a97a:	d900      	bls.n	800a97e <_scanf_float+0x7a>
 800a97c:	e0f9      	b.n	800ab72 <_scanf_float+0x26e>
 800a97e:	24be      	movs	r4, #190	; 0xbe
 800a980:	0064      	lsls	r4, r4, #1
 800a982:	9b04      	ldr	r3, [sp, #16]
 800a984:	429d      	cmp	r5, r3
 800a986:	d900      	bls.n	800a98a <_scanf_float+0x86>
 800a988:	e0e9      	b.n	800ab5e <_scanf_float+0x25a>
 800a98a:	2301      	movs	r3, #1
 800a98c:	9303      	str	r3, [sp, #12]
 800a98e:	e183      	b.n	800ac98 <_scanf_float+0x394>
 800a990:	0018      	movs	r0, r3
 800a992:	3861      	subs	r0, #97	; 0x61
 800a994:	280d      	cmp	r0, #13
 800a996:	d8e6      	bhi.n	800a966 <_scanf_float+0x62>
 800a998:	f7f5 fbc8 	bl	800012c <__gnu_thumb1_case_shi>
 800a99c:	ffe50083 	.word	0xffe50083
 800a9a0:	ffe5ffe5 	.word	0xffe5ffe5
 800a9a4:	00a200b6 	.word	0x00a200b6
 800a9a8:	ffe5ffe5 	.word	0xffe5ffe5
 800a9ac:	ffe50089 	.word	0xffe50089
 800a9b0:	ffe5ffe5 	.word	0xffe5ffe5
 800a9b4:	0065ffe5 	.word	0x0065ffe5
 800a9b8:	3841      	subs	r0, #65	; 0x41
 800a9ba:	e7eb      	b.n	800a994 <_scanf_float+0x90>
 800a9bc:	280e      	cmp	r0, #14
 800a9be:	d8d2      	bhi.n	800a966 <_scanf_float+0x62>
 800a9c0:	f7f5 fbb4 	bl	800012c <__gnu_thumb1_case_shi>
 800a9c4:	ffd1004b 	.word	0xffd1004b
 800a9c8:	0098004b 	.word	0x0098004b
 800a9cc:	0020ffd1 	.word	0x0020ffd1
 800a9d0:	00400040 	.word	0x00400040
 800a9d4:	00400040 	.word	0x00400040
 800a9d8:	00400040 	.word	0x00400040
 800a9dc:	00400040 	.word	0x00400040
 800a9e0:	0040      	.short	0x0040
 800a9e2:	2b6e      	cmp	r3, #110	; 0x6e
 800a9e4:	d809      	bhi.n	800a9fa <_scanf_float+0xf6>
 800a9e6:	2b60      	cmp	r3, #96	; 0x60
 800a9e8:	d8d2      	bhi.n	800a990 <_scanf_float+0x8c>
 800a9ea:	2b54      	cmp	r3, #84	; 0x54
 800a9ec:	d07d      	beq.n	800aaea <_scanf_float+0x1e6>
 800a9ee:	2b59      	cmp	r3, #89	; 0x59
 800a9f0:	d1b9      	bne.n	800a966 <_scanf_float+0x62>
 800a9f2:	2c07      	cmp	r4, #7
 800a9f4:	d1b7      	bne.n	800a966 <_scanf_float+0x62>
 800a9f6:	2408      	movs	r4, #8
 800a9f8:	e02c      	b.n	800aa54 <_scanf_float+0x150>
 800a9fa:	2b74      	cmp	r3, #116	; 0x74
 800a9fc:	d075      	beq.n	800aaea <_scanf_float+0x1e6>
 800a9fe:	2b79      	cmp	r3, #121	; 0x79
 800aa00:	d0f7      	beq.n	800a9f2 <_scanf_float+0xee>
 800aa02:	e7b0      	b.n	800a966 <_scanf_float+0x62>
 800aa04:	6839      	ldr	r1, [r7, #0]
 800aa06:	05c8      	lsls	r0, r1, #23
 800aa08:	d51c      	bpl.n	800aa44 <_scanf_float+0x140>
 800aa0a:	2380      	movs	r3, #128	; 0x80
 800aa0c:	4399      	bics	r1, r3
 800aa0e:	9b01      	ldr	r3, [sp, #4]
 800aa10:	6039      	str	r1, [r7, #0]
 800aa12:	3301      	adds	r3, #1
 800aa14:	9301      	str	r3, [sp, #4]
 800aa16:	9b06      	ldr	r3, [sp, #24]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d003      	beq.n	800aa24 <_scanf_float+0x120>
 800aa1c:	3b01      	subs	r3, #1
 800aa1e:	3201      	adds	r2, #1
 800aa20:	9306      	str	r3, [sp, #24]
 800aa22:	60ba      	str	r2, [r7, #8]
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	3b01      	subs	r3, #1
 800aa28:	60bb      	str	r3, [r7, #8]
 800aa2a:	693b      	ldr	r3, [r7, #16]
 800aa2c:	3301      	adds	r3, #1
 800aa2e:	613b      	str	r3, [r7, #16]
 800aa30:	6873      	ldr	r3, [r6, #4]
 800aa32:	3b01      	subs	r3, #1
 800aa34:	6073      	str	r3, [r6, #4]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	dc00      	bgt.n	800aa3c <_scanf_float+0x138>
 800aa3a:	e086      	b.n	800ab4a <_scanf_float+0x246>
 800aa3c:	6833      	ldr	r3, [r6, #0]
 800aa3e:	3301      	adds	r3, #1
 800aa40:	6033      	str	r3, [r6, #0]
 800aa42:	e782      	b.n	800a94a <_scanf_float+0x46>
 800aa44:	9a03      	ldr	r2, [sp, #12]
 800aa46:	1912      	adds	r2, r2, r4
 800aa48:	2a00      	cmp	r2, #0
 800aa4a:	d18c      	bne.n	800a966 <_scanf_float+0x62>
 800aa4c:	683a      	ldr	r2, [r7, #0]
 800aa4e:	496c      	ldr	r1, [pc, #432]	; (800ac00 <_scanf_float+0x2fc>)
 800aa50:	400a      	ands	r2, r1
 800aa52:	603a      	str	r2, [r7, #0]
 800aa54:	702b      	strb	r3, [r5, #0]
 800aa56:	3501      	adds	r5, #1
 800aa58:	e7e4      	b.n	800aa24 <_scanf_float+0x120>
 800aa5a:	2180      	movs	r1, #128	; 0x80
 800aa5c:	683a      	ldr	r2, [r7, #0]
 800aa5e:	420a      	tst	r2, r1
 800aa60:	d081      	beq.n	800a966 <_scanf_float+0x62>
 800aa62:	438a      	bics	r2, r1
 800aa64:	e7f5      	b.n	800aa52 <_scanf_float+0x14e>
 800aa66:	9a03      	ldr	r2, [sp, #12]
 800aa68:	2a00      	cmp	r2, #0
 800aa6a:	d10f      	bne.n	800aa8c <_scanf_float+0x188>
 800aa6c:	9a01      	ldr	r2, [sp, #4]
 800aa6e:	2a00      	cmp	r2, #0
 800aa70:	d10f      	bne.n	800aa92 <_scanf_float+0x18e>
 800aa72:	683a      	ldr	r2, [r7, #0]
 800aa74:	21e0      	movs	r1, #224	; 0xe0
 800aa76:	0010      	movs	r0, r2
 800aa78:	00c9      	lsls	r1, r1, #3
 800aa7a:	4008      	ands	r0, r1
 800aa7c:	4288      	cmp	r0, r1
 800aa7e:	d108      	bne.n	800aa92 <_scanf_float+0x18e>
 800aa80:	4960      	ldr	r1, [pc, #384]	; (800ac04 <_scanf_float+0x300>)
 800aa82:	400a      	ands	r2, r1
 800aa84:	603a      	str	r2, [r7, #0]
 800aa86:	2201      	movs	r2, #1
 800aa88:	9203      	str	r2, [sp, #12]
 800aa8a:	e7e3      	b.n	800aa54 <_scanf_float+0x150>
 800aa8c:	9a03      	ldr	r2, [sp, #12]
 800aa8e:	2a02      	cmp	r2, #2
 800aa90:	d059      	beq.n	800ab46 <_scanf_float+0x242>
 800aa92:	2c01      	cmp	r4, #1
 800aa94:	d002      	beq.n	800aa9c <_scanf_float+0x198>
 800aa96:	2c04      	cmp	r4, #4
 800aa98:	d000      	beq.n	800aa9c <_scanf_float+0x198>
 800aa9a:	e764      	b.n	800a966 <_scanf_float+0x62>
 800aa9c:	3401      	adds	r4, #1
 800aa9e:	b2e4      	uxtb	r4, r4
 800aaa0:	e7d8      	b.n	800aa54 <_scanf_float+0x150>
 800aaa2:	9a03      	ldr	r2, [sp, #12]
 800aaa4:	2a01      	cmp	r2, #1
 800aaa6:	d000      	beq.n	800aaaa <_scanf_float+0x1a6>
 800aaa8:	e75d      	b.n	800a966 <_scanf_float+0x62>
 800aaaa:	2202      	movs	r2, #2
 800aaac:	e7ec      	b.n	800aa88 <_scanf_float+0x184>
 800aaae:	2c00      	cmp	r4, #0
 800aab0:	d110      	bne.n	800aad4 <_scanf_float+0x1d0>
 800aab2:	9a01      	ldr	r2, [sp, #4]
 800aab4:	2a00      	cmp	r2, #0
 800aab6:	d000      	beq.n	800aaba <_scanf_float+0x1b6>
 800aab8:	e758      	b.n	800a96c <_scanf_float+0x68>
 800aaba:	683a      	ldr	r2, [r7, #0]
 800aabc:	21e0      	movs	r1, #224	; 0xe0
 800aabe:	0010      	movs	r0, r2
 800aac0:	00c9      	lsls	r1, r1, #3
 800aac2:	4008      	ands	r0, r1
 800aac4:	4288      	cmp	r0, r1
 800aac6:	d000      	beq.n	800aaca <_scanf_float+0x1c6>
 800aac8:	e754      	b.n	800a974 <_scanf_float+0x70>
 800aaca:	494e      	ldr	r1, [pc, #312]	; (800ac04 <_scanf_float+0x300>)
 800aacc:	3401      	adds	r4, #1
 800aace:	400a      	ands	r2, r1
 800aad0:	603a      	str	r2, [r7, #0]
 800aad2:	e7bf      	b.n	800aa54 <_scanf_float+0x150>
 800aad4:	21fd      	movs	r1, #253	; 0xfd
 800aad6:	1ee2      	subs	r2, r4, #3
 800aad8:	420a      	tst	r2, r1
 800aada:	d000      	beq.n	800aade <_scanf_float+0x1da>
 800aadc:	e743      	b.n	800a966 <_scanf_float+0x62>
 800aade:	e7dd      	b.n	800aa9c <_scanf_float+0x198>
 800aae0:	2c02      	cmp	r4, #2
 800aae2:	d000      	beq.n	800aae6 <_scanf_float+0x1e2>
 800aae4:	e73f      	b.n	800a966 <_scanf_float+0x62>
 800aae6:	2403      	movs	r4, #3
 800aae8:	e7b4      	b.n	800aa54 <_scanf_float+0x150>
 800aaea:	2c06      	cmp	r4, #6
 800aaec:	d000      	beq.n	800aaf0 <_scanf_float+0x1ec>
 800aaee:	e73a      	b.n	800a966 <_scanf_float+0x62>
 800aaf0:	2407      	movs	r4, #7
 800aaf2:	e7af      	b.n	800aa54 <_scanf_float+0x150>
 800aaf4:	683a      	ldr	r2, [r7, #0]
 800aaf6:	0591      	lsls	r1, r2, #22
 800aaf8:	d400      	bmi.n	800aafc <_scanf_float+0x1f8>
 800aafa:	e734      	b.n	800a966 <_scanf_float+0x62>
 800aafc:	4942      	ldr	r1, [pc, #264]	; (800ac08 <_scanf_float+0x304>)
 800aafe:	400a      	ands	r2, r1
 800ab00:	603a      	str	r2, [r7, #0]
 800ab02:	9a01      	ldr	r2, [sp, #4]
 800ab04:	9205      	str	r2, [sp, #20]
 800ab06:	e7a5      	b.n	800aa54 <_scanf_float+0x150>
 800ab08:	21a0      	movs	r1, #160	; 0xa0
 800ab0a:	2080      	movs	r0, #128	; 0x80
 800ab0c:	683a      	ldr	r2, [r7, #0]
 800ab0e:	00c9      	lsls	r1, r1, #3
 800ab10:	4011      	ands	r1, r2
 800ab12:	00c0      	lsls	r0, r0, #3
 800ab14:	4281      	cmp	r1, r0
 800ab16:	d006      	beq.n	800ab26 <_scanf_float+0x222>
 800ab18:	4202      	tst	r2, r0
 800ab1a:	d100      	bne.n	800ab1e <_scanf_float+0x21a>
 800ab1c:	e723      	b.n	800a966 <_scanf_float+0x62>
 800ab1e:	9901      	ldr	r1, [sp, #4]
 800ab20:	2900      	cmp	r1, #0
 800ab22:	d100      	bne.n	800ab26 <_scanf_float+0x222>
 800ab24:	e726      	b.n	800a974 <_scanf_float+0x70>
 800ab26:	0591      	lsls	r1, r2, #22
 800ab28:	d404      	bmi.n	800ab34 <_scanf_float+0x230>
 800ab2a:	9901      	ldr	r1, [sp, #4]
 800ab2c:	9805      	ldr	r0, [sp, #20]
 800ab2e:	9509      	str	r5, [sp, #36]	; 0x24
 800ab30:	1a09      	subs	r1, r1, r0
 800ab32:	9108      	str	r1, [sp, #32]
 800ab34:	4933      	ldr	r1, [pc, #204]	; (800ac04 <_scanf_float+0x300>)
 800ab36:	400a      	ands	r2, r1
 800ab38:	21c0      	movs	r1, #192	; 0xc0
 800ab3a:	0049      	lsls	r1, r1, #1
 800ab3c:	430a      	orrs	r2, r1
 800ab3e:	603a      	str	r2, [r7, #0]
 800ab40:	2200      	movs	r2, #0
 800ab42:	9201      	str	r2, [sp, #4]
 800ab44:	e786      	b.n	800aa54 <_scanf_float+0x150>
 800ab46:	2203      	movs	r2, #3
 800ab48:	e79e      	b.n	800aa88 <_scanf_float+0x184>
 800ab4a:	23c0      	movs	r3, #192	; 0xc0
 800ab4c:	005b      	lsls	r3, r3, #1
 800ab4e:	0031      	movs	r1, r6
 800ab50:	58fb      	ldr	r3, [r7, r3]
 800ab52:	9802      	ldr	r0, [sp, #8]
 800ab54:	4798      	blx	r3
 800ab56:	2800      	cmp	r0, #0
 800ab58:	d100      	bne.n	800ab5c <_scanf_float+0x258>
 800ab5a:	e6f6      	b.n	800a94a <_scanf_float+0x46>
 800ab5c:	e703      	b.n	800a966 <_scanf_float+0x62>
 800ab5e:	3d01      	subs	r5, #1
 800ab60:	593b      	ldr	r3, [r7, r4]
 800ab62:	0032      	movs	r2, r6
 800ab64:	7829      	ldrb	r1, [r5, #0]
 800ab66:	9802      	ldr	r0, [sp, #8]
 800ab68:	4798      	blx	r3
 800ab6a:	693b      	ldr	r3, [r7, #16]
 800ab6c:	3b01      	subs	r3, #1
 800ab6e:	613b      	str	r3, [r7, #16]
 800ab70:	e707      	b.n	800a982 <_scanf_float+0x7e>
 800ab72:	1e63      	subs	r3, r4, #1
 800ab74:	2b06      	cmp	r3, #6
 800ab76:	d80e      	bhi.n	800ab96 <_scanf_float+0x292>
 800ab78:	9503      	str	r5, [sp, #12]
 800ab7a:	2c02      	cmp	r4, #2
 800ab7c:	d920      	bls.n	800abc0 <_scanf_float+0x2bc>
 800ab7e:	1b63      	subs	r3, r4, r5
 800ab80:	b2db      	uxtb	r3, r3
 800ab82:	9306      	str	r3, [sp, #24]
 800ab84:	9b03      	ldr	r3, [sp, #12]
 800ab86:	9a06      	ldr	r2, [sp, #24]
 800ab88:	189b      	adds	r3, r3, r2
 800ab8a:	b2db      	uxtb	r3, r3
 800ab8c:	2b03      	cmp	r3, #3
 800ab8e:	d827      	bhi.n	800abe0 <_scanf_float+0x2dc>
 800ab90:	3c03      	subs	r4, #3
 800ab92:	b2e4      	uxtb	r4, r4
 800ab94:	1b2d      	subs	r5, r5, r4
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	05da      	lsls	r2, r3, #23
 800ab9a:	d552      	bpl.n	800ac42 <_scanf_float+0x33e>
 800ab9c:	055b      	lsls	r3, r3, #21
 800ab9e:	d535      	bpl.n	800ac0c <_scanf_float+0x308>
 800aba0:	24be      	movs	r4, #190	; 0xbe
 800aba2:	0064      	lsls	r4, r4, #1
 800aba4:	9b04      	ldr	r3, [sp, #16]
 800aba6:	429d      	cmp	r5, r3
 800aba8:	d800      	bhi.n	800abac <_scanf_float+0x2a8>
 800abaa:	e6ee      	b.n	800a98a <_scanf_float+0x86>
 800abac:	3d01      	subs	r5, #1
 800abae:	593b      	ldr	r3, [r7, r4]
 800abb0:	0032      	movs	r2, r6
 800abb2:	7829      	ldrb	r1, [r5, #0]
 800abb4:	9802      	ldr	r0, [sp, #8]
 800abb6:	4798      	blx	r3
 800abb8:	693b      	ldr	r3, [r7, #16]
 800abba:	3b01      	subs	r3, #1
 800abbc:	613b      	str	r3, [r7, #16]
 800abbe:	e7f1      	b.n	800aba4 <_scanf_float+0x2a0>
 800abc0:	24be      	movs	r4, #190	; 0xbe
 800abc2:	0064      	lsls	r4, r4, #1
 800abc4:	9b04      	ldr	r3, [sp, #16]
 800abc6:	429d      	cmp	r5, r3
 800abc8:	d800      	bhi.n	800abcc <_scanf_float+0x2c8>
 800abca:	e6de      	b.n	800a98a <_scanf_float+0x86>
 800abcc:	3d01      	subs	r5, #1
 800abce:	593b      	ldr	r3, [r7, r4]
 800abd0:	0032      	movs	r2, r6
 800abd2:	7829      	ldrb	r1, [r5, #0]
 800abd4:	9802      	ldr	r0, [sp, #8]
 800abd6:	4798      	blx	r3
 800abd8:	693b      	ldr	r3, [r7, #16]
 800abda:	3b01      	subs	r3, #1
 800abdc:	613b      	str	r3, [r7, #16]
 800abde:	e7f1      	b.n	800abc4 <_scanf_float+0x2c0>
 800abe0:	9b03      	ldr	r3, [sp, #12]
 800abe2:	0032      	movs	r2, r6
 800abe4:	3b01      	subs	r3, #1
 800abe6:	7819      	ldrb	r1, [r3, #0]
 800abe8:	9303      	str	r3, [sp, #12]
 800abea:	23be      	movs	r3, #190	; 0xbe
 800abec:	005b      	lsls	r3, r3, #1
 800abee:	58fb      	ldr	r3, [r7, r3]
 800abf0:	9802      	ldr	r0, [sp, #8]
 800abf2:	4798      	blx	r3
 800abf4:	693b      	ldr	r3, [r7, #16]
 800abf6:	3b01      	subs	r3, #1
 800abf8:	613b      	str	r3, [r7, #16]
 800abfa:	e7c3      	b.n	800ab84 <_scanf_float+0x280>
 800abfc:	fffffeff 	.word	0xfffffeff
 800ac00:	fffffe7f 	.word	0xfffffe7f
 800ac04:	fffff87f 	.word	0xfffff87f
 800ac08:	fffffd7f 	.word	0xfffffd7f
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	1e6c      	subs	r4, r5, #1
 800ac10:	7821      	ldrb	r1, [r4, #0]
 800ac12:	3b01      	subs	r3, #1
 800ac14:	613b      	str	r3, [r7, #16]
 800ac16:	2965      	cmp	r1, #101	; 0x65
 800ac18:	d00c      	beq.n	800ac34 <_scanf_float+0x330>
 800ac1a:	2945      	cmp	r1, #69	; 0x45
 800ac1c:	d00a      	beq.n	800ac34 <_scanf_float+0x330>
 800ac1e:	23be      	movs	r3, #190	; 0xbe
 800ac20:	005b      	lsls	r3, r3, #1
 800ac22:	58fb      	ldr	r3, [r7, r3]
 800ac24:	0032      	movs	r2, r6
 800ac26:	9802      	ldr	r0, [sp, #8]
 800ac28:	4798      	blx	r3
 800ac2a:	693b      	ldr	r3, [r7, #16]
 800ac2c:	1eac      	subs	r4, r5, #2
 800ac2e:	3b01      	subs	r3, #1
 800ac30:	7821      	ldrb	r1, [r4, #0]
 800ac32:	613b      	str	r3, [r7, #16]
 800ac34:	23be      	movs	r3, #190	; 0xbe
 800ac36:	005b      	lsls	r3, r3, #1
 800ac38:	0032      	movs	r2, r6
 800ac3a:	58fb      	ldr	r3, [r7, r3]
 800ac3c:	9802      	ldr	r0, [sp, #8]
 800ac3e:	4798      	blx	r3
 800ac40:	0025      	movs	r5, r4
 800ac42:	683a      	ldr	r2, [r7, #0]
 800ac44:	2310      	movs	r3, #16
 800ac46:	0011      	movs	r1, r2
 800ac48:	4019      	ands	r1, r3
 800ac4a:	9103      	str	r1, [sp, #12]
 800ac4c:	421a      	tst	r2, r3
 800ac4e:	d15b      	bne.n	800ad08 <_scanf_float+0x404>
 800ac50:	22c0      	movs	r2, #192	; 0xc0
 800ac52:	7029      	strb	r1, [r5, #0]
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	00d2      	lsls	r2, r2, #3
 800ac58:	4013      	ands	r3, r2
 800ac5a:	2280      	movs	r2, #128	; 0x80
 800ac5c:	00d2      	lsls	r2, r2, #3
 800ac5e:	4293      	cmp	r3, r2
 800ac60:	d11d      	bne.n	800ac9e <_scanf_float+0x39a>
 800ac62:	9b05      	ldr	r3, [sp, #20]
 800ac64:	9a01      	ldr	r2, [sp, #4]
 800ac66:	9901      	ldr	r1, [sp, #4]
 800ac68:	1a9a      	subs	r2, r3, r2
 800ac6a:	428b      	cmp	r3, r1
 800ac6c:	d124      	bne.n	800acb8 <_scanf_float+0x3b4>
 800ac6e:	2200      	movs	r2, #0
 800ac70:	9904      	ldr	r1, [sp, #16]
 800ac72:	9802      	ldr	r0, [sp, #8]
 800ac74:	f7ff f936 	bl	8009ee4 <_strtod_r>
 800ac78:	9b07      	ldr	r3, [sp, #28]
 800ac7a:	683a      	ldr	r2, [r7, #0]
 800ac7c:	0004      	movs	r4, r0
 800ac7e:	000d      	movs	r5, r1
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	0791      	lsls	r1, r2, #30
 800ac84:	d525      	bpl.n	800acd2 <_scanf_float+0x3ce>
 800ac86:	9907      	ldr	r1, [sp, #28]
 800ac88:	1d1a      	adds	r2, r3, #4
 800ac8a:	600a      	str	r2, [r1, #0]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	601c      	str	r4, [r3, #0]
 800ac90:	605d      	str	r5, [r3, #4]
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	3301      	adds	r3, #1
 800ac96:	60fb      	str	r3, [r7, #12]
 800ac98:	9803      	ldr	r0, [sp, #12]
 800ac9a:	b00b      	add	sp, #44	; 0x2c
 800ac9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac9e:	9b08      	ldr	r3, [sp, #32]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d0e4      	beq.n	800ac6e <_scanf_float+0x36a>
 800aca4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aca6:	9a03      	ldr	r2, [sp, #12]
 800aca8:	1c59      	adds	r1, r3, #1
 800acaa:	9802      	ldr	r0, [sp, #8]
 800acac:	230a      	movs	r3, #10
 800acae:	f7ff f9a7 	bl	800a000 <_strtol_r>
 800acb2:	9b08      	ldr	r3, [sp, #32]
 800acb4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800acb6:	1ac2      	subs	r2, r0, r3
 800acb8:	003b      	movs	r3, r7
 800acba:	3370      	adds	r3, #112	; 0x70
 800acbc:	33ff      	adds	r3, #255	; 0xff
 800acbe:	429d      	cmp	r5, r3
 800acc0:	d302      	bcc.n	800acc8 <_scanf_float+0x3c4>
 800acc2:	003d      	movs	r5, r7
 800acc4:	356f      	adds	r5, #111	; 0x6f
 800acc6:	35ff      	adds	r5, #255	; 0xff
 800acc8:	0028      	movs	r0, r5
 800acca:	4910      	ldr	r1, [pc, #64]	; (800ad0c <_scanf_float+0x408>)
 800accc:	f000 f946 	bl	800af5c <siprintf>
 800acd0:	e7cd      	b.n	800ac6e <_scanf_float+0x36a>
 800acd2:	1d19      	adds	r1, r3, #4
 800acd4:	0752      	lsls	r2, r2, #29
 800acd6:	d502      	bpl.n	800acde <_scanf_float+0x3da>
 800acd8:	9a07      	ldr	r2, [sp, #28]
 800acda:	6011      	str	r1, [r2, #0]
 800acdc:	e7d6      	b.n	800ac8c <_scanf_float+0x388>
 800acde:	9a07      	ldr	r2, [sp, #28]
 800ace0:	0020      	movs	r0, r4
 800ace2:	6011      	str	r1, [r2, #0]
 800ace4:	681e      	ldr	r6, [r3, #0]
 800ace6:	0022      	movs	r2, r4
 800ace8:	002b      	movs	r3, r5
 800acea:	0029      	movs	r1, r5
 800acec:	f7f7 fb04 	bl	80022f8 <__aeabi_dcmpun>
 800acf0:	2800      	cmp	r0, #0
 800acf2:	d004      	beq.n	800acfe <_scanf_float+0x3fa>
 800acf4:	4806      	ldr	r0, [pc, #24]	; (800ad10 <_scanf_float+0x40c>)
 800acf6:	f000 faf7 	bl	800b2e8 <nanf>
 800acfa:	6030      	str	r0, [r6, #0]
 800acfc:	e7c9      	b.n	800ac92 <_scanf_float+0x38e>
 800acfe:	0020      	movs	r0, r4
 800ad00:	0029      	movs	r1, r5
 800ad02:	f7f7 fba3 	bl	800244c <__aeabi_d2f>
 800ad06:	e7f8      	b.n	800acfa <_scanf_float+0x3f6>
 800ad08:	2300      	movs	r3, #0
 800ad0a:	e63f      	b.n	800a98c <_scanf_float+0x88>
 800ad0c:	0800df65 	.word	0x0800df65
 800ad10:	0800e200 	.word	0x0800e200

0800ad14 <std>:
 800ad14:	2300      	movs	r3, #0
 800ad16:	b510      	push	{r4, lr}
 800ad18:	0004      	movs	r4, r0
 800ad1a:	6003      	str	r3, [r0, #0]
 800ad1c:	6043      	str	r3, [r0, #4]
 800ad1e:	6083      	str	r3, [r0, #8]
 800ad20:	8181      	strh	r1, [r0, #12]
 800ad22:	6643      	str	r3, [r0, #100]	; 0x64
 800ad24:	81c2      	strh	r2, [r0, #14]
 800ad26:	6103      	str	r3, [r0, #16]
 800ad28:	6143      	str	r3, [r0, #20]
 800ad2a:	6183      	str	r3, [r0, #24]
 800ad2c:	0019      	movs	r1, r3
 800ad2e:	2208      	movs	r2, #8
 800ad30:	305c      	adds	r0, #92	; 0x5c
 800ad32:	f000 fa25 	bl	800b180 <memset>
 800ad36:	4b0b      	ldr	r3, [pc, #44]	; (800ad64 <std+0x50>)
 800ad38:	6224      	str	r4, [r4, #32]
 800ad3a:	6263      	str	r3, [r4, #36]	; 0x24
 800ad3c:	4b0a      	ldr	r3, [pc, #40]	; (800ad68 <std+0x54>)
 800ad3e:	62a3      	str	r3, [r4, #40]	; 0x28
 800ad40:	4b0a      	ldr	r3, [pc, #40]	; (800ad6c <std+0x58>)
 800ad42:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ad44:	4b0a      	ldr	r3, [pc, #40]	; (800ad70 <std+0x5c>)
 800ad46:	6323      	str	r3, [r4, #48]	; 0x30
 800ad48:	4b0a      	ldr	r3, [pc, #40]	; (800ad74 <std+0x60>)
 800ad4a:	429c      	cmp	r4, r3
 800ad4c:	d005      	beq.n	800ad5a <std+0x46>
 800ad4e:	4b0a      	ldr	r3, [pc, #40]	; (800ad78 <std+0x64>)
 800ad50:	429c      	cmp	r4, r3
 800ad52:	d002      	beq.n	800ad5a <std+0x46>
 800ad54:	4b09      	ldr	r3, [pc, #36]	; (800ad7c <std+0x68>)
 800ad56:	429c      	cmp	r4, r3
 800ad58:	d103      	bne.n	800ad62 <std+0x4e>
 800ad5a:	0020      	movs	r0, r4
 800ad5c:	3058      	adds	r0, #88	; 0x58
 800ad5e:	f000 faa5 	bl	800b2ac <__retarget_lock_init_recursive>
 800ad62:	bd10      	pop	{r4, pc}
 800ad64:	0800af9d 	.word	0x0800af9d
 800ad68:	0800afc5 	.word	0x0800afc5
 800ad6c:	0800affd 	.word	0x0800affd
 800ad70:	0800b029 	.word	0x0800b029
 800ad74:	2000065c 	.word	0x2000065c
 800ad78:	200006c4 	.word	0x200006c4
 800ad7c:	2000072c 	.word	0x2000072c

0800ad80 <stdio_exit_handler>:
 800ad80:	b510      	push	{r4, lr}
 800ad82:	4a03      	ldr	r2, [pc, #12]	; (800ad90 <stdio_exit_handler+0x10>)
 800ad84:	4903      	ldr	r1, [pc, #12]	; (800ad94 <stdio_exit_handler+0x14>)
 800ad86:	4804      	ldr	r0, [pc, #16]	; (800ad98 <stdio_exit_handler+0x18>)
 800ad88:	f000 f86c 	bl	800ae64 <_fwalk_sglue>
 800ad8c:	bd10      	pop	{r4, pc}
 800ad8e:	46c0      	nop			; (mov r8, r8)
 800ad90:	2000000c 	.word	0x2000000c
 800ad94:	0800d681 	.word	0x0800d681
 800ad98:	20000184 	.word	0x20000184

0800ad9c <cleanup_stdio>:
 800ad9c:	6841      	ldr	r1, [r0, #4]
 800ad9e:	4b0b      	ldr	r3, [pc, #44]	; (800adcc <cleanup_stdio+0x30>)
 800ada0:	b510      	push	{r4, lr}
 800ada2:	0004      	movs	r4, r0
 800ada4:	4299      	cmp	r1, r3
 800ada6:	d001      	beq.n	800adac <cleanup_stdio+0x10>
 800ada8:	f002 fc6a 	bl	800d680 <_fflush_r>
 800adac:	68a1      	ldr	r1, [r4, #8]
 800adae:	4b08      	ldr	r3, [pc, #32]	; (800add0 <cleanup_stdio+0x34>)
 800adb0:	4299      	cmp	r1, r3
 800adb2:	d002      	beq.n	800adba <cleanup_stdio+0x1e>
 800adb4:	0020      	movs	r0, r4
 800adb6:	f002 fc63 	bl	800d680 <_fflush_r>
 800adba:	68e1      	ldr	r1, [r4, #12]
 800adbc:	4b05      	ldr	r3, [pc, #20]	; (800add4 <cleanup_stdio+0x38>)
 800adbe:	4299      	cmp	r1, r3
 800adc0:	d002      	beq.n	800adc8 <cleanup_stdio+0x2c>
 800adc2:	0020      	movs	r0, r4
 800adc4:	f002 fc5c 	bl	800d680 <_fflush_r>
 800adc8:	bd10      	pop	{r4, pc}
 800adca:	46c0      	nop			; (mov r8, r8)
 800adcc:	2000065c 	.word	0x2000065c
 800add0:	200006c4 	.word	0x200006c4
 800add4:	2000072c 	.word	0x2000072c

0800add8 <global_stdio_init.part.0>:
 800add8:	b510      	push	{r4, lr}
 800adda:	4b09      	ldr	r3, [pc, #36]	; (800ae00 <global_stdio_init.part.0+0x28>)
 800addc:	4a09      	ldr	r2, [pc, #36]	; (800ae04 <global_stdio_init.part.0+0x2c>)
 800adde:	2104      	movs	r1, #4
 800ade0:	601a      	str	r2, [r3, #0]
 800ade2:	4809      	ldr	r0, [pc, #36]	; (800ae08 <global_stdio_init.part.0+0x30>)
 800ade4:	2200      	movs	r2, #0
 800ade6:	f7ff ff95 	bl	800ad14 <std>
 800adea:	2201      	movs	r2, #1
 800adec:	2109      	movs	r1, #9
 800adee:	4807      	ldr	r0, [pc, #28]	; (800ae0c <global_stdio_init.part.0+0x34>)
 800adf0:	f7ff ff90 	bl	800ad14 <std>
 800adf4:	2202      	movs	r2, #2
 800adf6:	2112      	movs	r1, #18
 800adf8:	4805      	ldr	r0, [pc, #20]	; (800ae10 <global_stdio_init.part.0+0x38>)
 800adfa:	f7ff ff8b 	bl	800ad14 <std>
 800adfe:	bd10      	pop	{r4, pc}
 800ae00:	20000794 	.word	0x20000794
 800ae04:	0800ad81 	.word	0x0800ad81
 800ae08:	2000065c 	.word	0x2000065c
 800ae0c:	200006c4 	.word	0x200006c4
 800ae10:	2000072c 	.word	0x2000072c

0800ae14 <__sfp_lock_acquire>:
 800ae14:	b510      	push	{r4, lr}
 800ae16:	4802      	ldr	r0, [pc, #8]	; (800ae20 <__sfp_lock_acquire+0xc>)
 800ae18:	f000 fa49 	bl	800b2ae <__retarget_lock_acquire_recursive>
 800ae1c:	bd10      	pop	{r4, pc}
 800ae1e:	46c0      	nop			; (mov r8, r8)
 800ae20:	2000079d 	.word	0x2000079d

0800ae24 <__sfp_lock_release>:
 800ae24:	b510      	push	{r4, lr}
 800ae26:	4802      	ldr	r0, [pc, #8]	; (800ae30 <__sfp_lock_release+0xc>)
 800ae28:	f000 fa42 	bl	800b2b0 <__retarget_lock_release_recursive>
 800ae2c:	bd10      	pop	{r4, pc}
 800ae2e:	46c0      	nop			; (mov r8, r8)
 800ae30:	2000079d 	.word	0x2000079d

0800ae34 <__sinit>:
 800ae34:	b510      	push	{r4, lr}
 800ae36:	0004      	movs	r4, r0
 800ae38:	f7ff ffec 	bl	800ae14 <__sfp_lock_acquire>
 800ae3c:	6a23      	ldr	r3, [r4, #32]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d002      	beq.n	800ae48 <__sinit+0x14>
 800ae42:	f7ff ffef 	bl	800ae24 <__sfp_lock_release>
 800ae46:	bd10      	pop	{r4, pc}
 800ae48:	4b04      	ldr	r3, [pc, #16]	; (800ae5c <__sinit+0x28>)
 800ae4a:	6223      	str	r3, [r4, #32]
 800ae4c:	4b04      	ldr	r3, [pc, #16]	; (800ae60 <__sinit+0x2c>)
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d1f6      	bne.n	800ae42 <__sinit+0xe>
 800ae54:	f7ff ffc0 	bl	800add8 <global_stdio_init.part.0>
 800ae58:	e7f3      	b.n	800ae42 <__sinit+0xe>
 800ae5a:	46c0      	nop			; (mov r8, r8)
 800ae5c:	0800ad9d 	.word	0x0800ad9d
 800ae60:	20000794 	.word	0x20000794

0800ae64 <_fwalk_sglue>:
 800ae64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae66:	0014      	movs	r4, r2
 800ae68:	2600      	movs	r6, #0
 800ae6a:	9000      	str	r0, [sp, #0]
 800ae6c:	9101      	str	r1, [sp, #4]
 800ae6e:	68a5      	ldr	r5, [r4, #8]
 800ae70:	6867      	ldr	r7, [r4, #4]
 800ae72:	3f01      	subs	r7, #1
 800ae74:	d504      	bpl.n	800ae80 <_fwalk_sglue+0x1c>
 800ae76:	6824      	ldr	r4, [r4, #0]
 800ae78:	2c00      	cmp	r4, #0
 800ae7a:	d1f8      	bne.n	800ae6e <_fwalk_sglue+0xa>
 800ae7c:	0030      	movs	r0, r6
 800ae7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ae80:	89ab      	ldrh	r3, [r5, #12]
 800ae82:	2b01      	cmp	r3, #1
 800ae84:	d908      	bls.n	800ae98 <_fwalk_sglue+0x34>
 800ae86:	220e      	movs	r2, #14
 800ae88:	5eab      	ldrsh	r3, [r5, r2]
 800ae8a:	3301      	adds	r3, #1
 800ae8c:	d004      	beq.n	800ae98 <_fwalk_sglue+0x34>
 800ae8e:	0029      	movs	r1, r5
 800ae90:	9800      	ldr	r0, [sp, #0]
 800ae92:	9b01      	ldr	r3, [sp, #4]
 800ae94:	4798      	blx	r3
 800ae96:	4306      	orrs	r6, r0
 800ae98:	3568      	adds	r5, #104	; 0x68
 800ae9a:	e7ea      	b.n	800ae72 <_fwalk_sglue+0xe>

0800ae9c <_puts_r>:
 800ae9c:	6a03      	ldr	r3, [r0, #32]
 800ae9e:	b570      	push	{r4, r5, r6, lr}
 800aea0:	0005      	movs	r5, r0
 800aea2:	000e      	movs	r6, r1
 800aea4:	6884      	ldr	r4, [r0, #8]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d101      	bne.n	800aeae <_puts_r+0x12>
 800aeaa:	f7ff ffc3 	bl	800ae34 <__sinit>
 800aeae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aeb0:	07db      	lsls	r3, r3, #31
 800aeb2:	d405      	bmi.n	800aec0 <_puts_r+0x24>
 800aeb4:	89a3      	ldrh	r3, [r4, #12]
 800aeb6:	059b      	lsls	r3, r3, #22
 800aeb8:	d402      	bmi.n	800aec0 <_puts_r+0x24>
 800aeba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aebc:	f000 f9f7 	bl	800b2ae <__retarget_lock_acquire_recursive>
 800aec0:	89a3      	ldrh	r3, [r4, #12]
 800aec2:	071b      	lsls	r3, r3, #28
 800aec4:	d502      	bpl.n	800aecc <_puts_r+0x30>
 800aec6:	6923      	ldr	r3, [r4, #16]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d11f      	bne.n	800af0c <_puts_r+0x70>
 800aecc:	0021      	movs	r1, r4
 800aece:	0028      	movs	r0, r5
 800aed0:	f000 f8f2 	bl	800b0b8 <__swsetup_r>
 800aed4:	2800      	cmp	r0, #0
 800aed6:	d019      	beq.n	800af0c <_puts_r+0x70>
 800aed8:	2501      	movs	r5, #1
 800aeda:	426d      	negs	r5, r5
 800aedc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aede:	07db      	lsls	r3, r3, #31
 800aee0:	d405      	bmi.n	800aeee <_puts_r+0x52>
 800aee2:	89a3      	ldrh	r3, [r4, #12]
 800aee4:	059b      	lsls	r3, r3, #22
 800aee6:	d402      	bmi.n	800aeee <_puts_r+0x52>
 800aee8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aeea:	f000 f9e1 	bl	800b2b0 <__retarget_lock_release_recursive>
 800aeee:	0028      	movs	r0, r5
 800aef0:	bd70      	pop	{r4, r5, r6, pc}
 800aef2:	3601      	adds	r6, #1
 800aef4:	60a3      	str	r3, [r4, #8]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	da04      	bge.n	800af04 <_puts_r+0x68>
 800aefa:	69a2      	ldr	r2, [r4, #24]
 800aefc:	429a      	cmp	r2, r3
 800aefe:	dc16      	bgt.n	800af2e <_puts_r+0x92>
 800af00:	290a      	cmp	r1, #10
 800af02:	d014      	beq.n	800af2e <_puts_r+0x92>
 800af04:	6823      	ldr	r3, [r4, #0]
 800af06:	1c5a      	adds	r2, r3, #1
 800af08:	6022      	str	r2, [r4, #0]
 800af0a:	7019      	strb	r1, [r3, #0]
 800af0c:	68a3      	ldr	r3, [r4, #8]
 800af0e:	7831      	ldrb	r1, [r6, #0]
 800af10:	3b01      	subs	r3, #1
 800af12:	2900      	cmp	r1, #0
 800af14:	d1ed      	bne.n	800aef2 <_puts_r+0x56>
 800af16:	60a3      	str	r3, [r4, #8]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	da0f      	bge.n	800af3c <_puts_r+0xa0>
 800af1c:	0028      	movs	r0, r5
 800af1e:	0022      	movs	r2, r4
 800af20:	310a      	adds	r1, #10
 800af22:	f000 f887 	bl	800b034 <__swbuf_r>
 800af26:	250a      	movs	r5, #10
 800af28:	3001      	adds	r0, #1
 800af2a:	d1d7      	bne.n	800aedc <_puts_r+0x40>
 800af2c:	e7d4      	b.n	800aed8 <_puts_r+0x3c>
 800af2e:	0022      	movs	r2, r4
 800af30:	0028      	movs	r0, r5
 800af32:	f000 f87f 	bl	800b034 <__swbuf_r>
 800af36:	3001      	adds	r0, #1
 800af38:	d1e8      	bne.n	800af0c <_puts_r+0x70>
 800af3a:	e7cd      	b.n	800aed8 <_puts_r+0x3c>
 800af3c:	250a      	movs	r5, #10
 800af3e:	6823      	ldr	r3, [r4, #0]
 800af40:	1c5a      	adds	r2, r3, #1
 800af42:	6022      	str	r2, [r4, #0]
 800af44:	701d      	strb	r5, [r3, #0]
 800af46:	e7c9      	b.n	800aedc <_puts_r+0x40>

0800af48 <puts>:
 800af48:	b510      	push	{r4, lr}
 800af4a:	4b03      	ldr	r3, [pc, #12]	; (800af58 <puts+0x10>)
 800af4c:	0001      	movs	r1, r0
 800af4e:	6818      	ldr	r0, [r3, #0]
 800af50:	f7ff ffa4 	bl	800ae9c <_puts_r>
 800af54:	bd10      	pop	{r4, pc}
 800af56:	46c0      	nop			; (mov r8, r8)
 800af58:	200001d0 	.word	0x200001d0

0800af5c <siprintf>:
 800af5c:	b40e      	push	{r1, r2, r3}
 800af5e:	b500      	push	{lr}
 800af60:	490b      	ldr	r1, [pc, #44]	; (800af90 <siprintf+0x34>)
 800af62:	b09c      	sub	sp, #112	; 0x70
 800af64:	ab1d      	add	r3, sp, #116	; 0x74
 800af66:	9002      	str	r0, [sp, #8]
 800af68:	9006      	str	r0, [sp, #24]
 800af6a:	9107      	str	r1, [sp, #28]
 800af6c:	9104      	str	r1, [sp, #16]
 800af6e:	4809      	ldr	r0, [pc, #36]	; (800af94 <siprintf+0x38>)
 800af70:	4909      	ldr	r1, [pc, #36]	; (800af98 <siprintf+0x3c>)
 800af72:	cb04      	ldmia	r3!, {r2}
 800af74:	9105      	str	r1, [sp, #20]
 800af76:	6800      	ldr	r0, [r0, #0]
 800af78:	a902      	add	r1, sp, #8
 800af7a:	9301      	str	r3, [sp, #4]
 800af7c:	f002 f9f6 	bl	800d36c <_svfiprintf_r>
 800af80:	2200      	movs	r2, #0
 800af82:	9b02      	ldr	r3, [sp, #8]
 800af84:	701a      	strb	r2, [r3, #0]
 800af86:	b01c      	add	sp, #112	; 0x70
 800af88:	bc08      	pop	{r3}
 800af8a:	b003      	add	sp, #12
 800af8c:	4718      	bx	r3
 800af8e:	46c0      	nop			; (mov r8, r8)
 800af90:	7fffffff 	.word	0x7fffffff
 800af94:	200001d0 	.word	0x200001d0
 800af98:	ffff0208 	.word	0xffff0208

0800af9c <__sread>:
 800af9c:	b570      	push	{r4, r5, r6, lr}
 800af9e:	000c      	movs	r4, r1
 800afa0:	250e      	movs	r5, #14
 800afa2:	5f49      	ldrsh	r1, [r1, r5]
 800afa4:	f000 f930 	bl	800b208 <_read_r>
 800afa8:	2800      	cmp	r0, #0
 800afaa:	db03      	blt.n	800afb4 <__sread+0x18>
 800afac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800afae:	181b      	adds	r3, r3, r0
 800afb0:	6563      	str	r3, [r4, #84]	; 0x54
 800afb2:	bd70      	pop	{r4, r5, r6, pc}
 800afb4:	89a3      	ldrh	r3, [r4, #12]
 800afb6:	4a02      	ldr	r2, [pc, #8]	; (800afc0 <__sread+0x24>)
 800afb8:	4013      	ands	r3, r2
 800afba:	81a3      	strh	r3, [r4, #12]
 800afbc:	e7f9      	b.n	800afb2 <__sread+0x16>
 800afbe:	46c0      	nop			; (mov r8, r8)
 800afc0:	ffffefff 	.word	0xffffefff

0800afc4 <__swrite>:
 800afc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afc6:	001f      	movs	r7, r3
 800afc8:	898b      	ldrh	r3, [r1, #12]
 800afca:	0005      	movs	r5, r0
 800afcc:	000c      	movs	r4, r1
 800afce:	0016      	movs	r6, r2
 800afd0:	05db      	lsls	r3, r3, #23
 800afd2:	d505      	bpl.n	800afe0 <__swrite+0x1c>
 800afd4:	230e      	movs	r3, #14
 800afd6:	5ec9      	ldrsh	r1, [r1, r3]
 800afd8:	2200      	movs	r2, #0
 800afda:	2302      	movs	r3, #2
 800afdc:	f000 f900 	bl	800b1e0 <_lseek_r>
 800afe0:	89a3      	ldrh	r3, [r4, #12]
 800afe2:	4a05      	ldr	r2, [pc, #20]	; (800aff8 <__swrite+0x34>)
 800afe4:	0028      	movs	r0, r5
 800afe6:	4013      	ands	r3, r2
 800afe8:	81a3      	strh	r3, [r4, #12]
 800afea:	0032      	movs	r2, r6
 800afec:	230e      	movs	r3, #14
 800afee:	5ee1      	ldrsh	r1, [r4, r3]
 800aff0:	003b      	movs	r3, r7
 800aff2:	f000 f91d 	bl	800b230 <_write_r>
 800aff6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aff8:	ffffefff 	.word	0xffffefff

0800affc <__sseek>:
 800affc:	b570      	push	{r4, r5, r6, lr}
 800affe:	000c      	movs	r4, r1
 800b000:	250e      	movs	r5, #14
 800b002:	5f49      	ldrsh	r1, [r1, r5]
 800b004:	f000 f8ec 	bl	800b1e0 <_lseek_r>
 800b008:	89a3      	ldrh	r3, [r4, #12]
 800b00a:	1c42      	adds	r2, r0, #1
 800b00c:	d103      	bne.n	800b016 <__sseek+0x1a>
 800b00e:	4a05      	ldr	r2, [pc, #20]	; (800b024 <__sseek+0x28>)
 800b010:	4013      	ands	r3, r2
 800b012:	81a3      	strh	r3, [r4, #12]
 800b014:	bd70      	pop	{r4, r5, r6, pc}
 800b016:	2280      	movs	r2, #128	; 0x80
 800b018:	0152      	lsls	r2, r2, #5
 800b01a:	4313      	orrs	r3, r2
 800b01c:	81a3      	strh	r3, [r4, #12]
 800b01e:	6560      	str	r0, [r4, #84]	; 0x54
 800b020:	e7f8      	b.n	800b014 <__sseek+0x18>
 800b022:	46c0      	nop			; (mov r8, r8)
 800b024:	ffffefff 	.word	0xffffefff

0800b028 <__sclose>:
 800b028:	b510      	push	{r4, lr}
 800b02a:	230e      	movs	r3, #14
 800b02c:	5ec9      	ldrsh	r1, [r1, r3]
 800b02e:	f000 f8c5 	bl	800b1bc <_close_r>
 800b032:	bd10      	pop	{r4, pc}

0800b034 <__swbuf_r>:
 800b034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b036:	0006      	movs	r6, r0
 800b038:	000d      	movs	r5, r1
 800b03a:	0014      	movs	r4, r2
 800b03c:	2800      	cmp	r0, #0
 800b03e:	d004      	beq.n	800b04a <__swbuf_r+0x16>
 800b040:	6a03      	ldr	r3, [r0, #32]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d101      	bne.n	800b04a <__swbuf_r+0x16>
 800b046:	f7ff fef5 	bl	800ae34 <__sinit>
 800b04a:	69a3      	ldr	r3, [r4, #24]
 800b04c:	60a3      	str	r3, [r4, #8]
 800b04e:	89a3      	ldrh	r3, [r4, #12]
 800b050:	071b      	lsls	r3, r3, #28
 800b052:	d528      	bpl.n	800b0a6 <__swbuf_r+0x72>
 800b054:	6923      	ldr	r3, [r4, #16]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d025      	beq.n	800b0a6 <__swbuf_r+0x72>
 800b05a:	6923      	ldr	r3, [r4, #16]
 800b05c:	6820      	ldr	r0, [r4, #0]
 800b05e:	b2ef      	uxtb	r7, r5
 800b060:	1ac0      	subs	r0, r0, r3
 800b062:	6963      	ldr	r3, [r4, #20]
 800b064:	b2ed      	uxtb	r5, r5
 800b066:	4283      	cmp	r3, r0
 800b068:	dc05      	bgt.n	800b076 <__swbuf_r+0x42>
 800b06a:	0021      	movs	r1, r4
 800b06c:	0030      	movs	r0, r6
 800b06e:	f002 fb07 	bl	800d680 <_fflush_r>
 800b072:	2800      	cmp	r0, #0
 800b074:	d11d      	bne.n	800b0b2 <__swbuf_r+0x7e>
 800b076:	68a3      	ldr	r3, [r4, #8]
 800b078:	3001      	adds	r0, #1
 800b07a:	3b01      	subs	r3, #1
 800b07c:	60a3      	str	r3, [r4, #8]
 800b07e:	6823      	ldr	r3, [r4, #0]
 800b080:	1c5a      	adds	r2, r3, #1
 800b082:	6022      	str	r2, [r4, #0]
 800b084:	701f      	strb	r7, [r3, #0]
 800b086:	6963      	ldr	r3, [r4, #20]
 800b088:	4283      	cmp	r3, r0
 800b08a:	d004      	beq.n	800b096 <__swbuf_r+0x62>
 800b08c:	89a3      	ldrh	r3, [r4, #12]
 800b08e:	07db      	lsls	r3, r3, #31
 800b090:	d507      	bpl.n	800b0a2 <__swbuf_r+0x6e>
 800b092:	2d0a      	cmp	r5, #10
 800b094:	d105      	bne.n	800b0a2 <__swbuf_r+0x6e>
 800b096:	0021      	movs	r1, r4
 800b098:	0030      	movs	r0, r6
 800b09a:	f002 faf1 	bl	800d680 <_fflush_r>
 800b09e:	2800      	cmp	r0, #0
 800b0a0:	d107      	bne.n	800b0b2 <__swbuf_r+0x7e>
 800b0a2:	0028      	movs	r0, r5
 800b0a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0a6:	0021      	movs	r1, r4
 800b0a8:	0030      	movs	r0, r6
 800b0aa:	f000 f805 	bl	800b0b8 <__swsetup_r>
 800b0ae:	2800      	cmp	r0, #0
 800b0b0:	d0d3      	beq.n	800b05a <__swbuf_r+0x26>
 800b0b2:	2501      	movs	r5, #1
 800b0b4:	426d      	negs	r5, r5
 800b0b6:	e7f4      	b.n	800b0a2 <__swbuf_r+0x6e>

0800b0b8 <__swsetup_r>:
 800b0b8:	4b30      	ldr	r3, [pc, #192]	; (800b17c <__swsetup_r+0xc4>)
 800b0ba:	b570      	push	{r4, r5, r6, lr}
 800b0bc:	0005      	movs	r5, r0
 800b0be:	6818      	ldr	r0, [r3, #0]
 800b0c0:	000c      	movs	r4, r1
 800b0c2:	2800      	cmp	r0, #0
 800b0c4:	d004      	beq.n	800b0d0 <__swsetup_r+0x18>
 800b0c6:	6a03      	ldr	r3, [r0, #32]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d101      	bne.n	800b0d0 <__swsetup_r+0x18>
 800b0cc:	f7ff feb2 	bl	800ae34 <__sinit>
 800b0d0:	230c      	movs	r3, #12
 800b0d2:	5ee2      	ldrsh	r2, [r4, r3]
 800b0d4:	b293      	uxth	r3, r2
 800b0d6:	0711      	lsls	r1, r2, #28
 800b0d8:	d423      	bmi.n	800b122 <__swsetup_r+0x6a>
 800b0da:	06d9      	lsls	r1, r3, #27
 800b0dc:	d407      	bmi.n	800b0ee <__swsetup_r+0x36>
 800b0de:	2309      	movs	r3, #9
 800b0e0:	2001      	movs	r0, #1
 800b0e2:	602b      	str	r3, [r5, #0]
 800b0e4:	3337      	adds	r3, #55	; 0x37
 800b0e6:	4313      	orrs	r3, r2
 800b0e8:	81a3      	strh	r3, [r4, #12]
 800b0ea:	4240      	negs	r0, r0
 800b0ec:	bd70      	pop	{r4, r5, r6, pc}
 800b0ee:	075b      	lsls	r3, r3, #29
 800b0f0:	d513      	bpl.n	800b11a <__swsetup_r+0x62>
 800b0f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b0f4:	2900      	cmp	r1, #0
 800b0f6:	d008      	beq.n	800b10a <__swsetup_r+0x52>
 800b0f8:	0023      	movs	r3, r4
 800b0fa:	3344      	adds	r3, #68	; 0x44
 800b0fc:	4299      	cmp	r1, r3
 800b0fe:	d002      	beq.n	800b106 <__swsetup_r+0x4e>
 800b100:	0028      	movs	r0, r5
 800b102:	f000 ff93 	bl	800c02c <_free_r>
 800b106:	2300      	movs	r3, #0
 800b108:	6363      	str	r3, [r4, #52]	; 0x34
 800b10a:	2224      	movs	r2, #36	; 0x24
 800b10c:	89a3      	ldrh	r3, [r4, #12]
 800b10e:	4393      	bics	r3, r2
 800b110:	81a3      	strh	r3, [r4, #12]
 800b112:	2300      	movs	r3, #0
 800b114:	6063      	str	r3, [r4, #4]
 800b116:	6923      	ldr	r3, [r4, #16]
 800b118:	6023      	str	r3, [r4, #0]
 800b11a:	2308      	movs	r3, #8
 800b11c:	89a2      	ldrh	r2, [r4, #12]
 800b11e:	4313      	orrs	r3, r2
 800b120:	81a3      	strh	r3, [r4, #12]
 800b122:	6923      	ldr	r3, [r4, #16]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d10b      	bne.n	800b140 <__swsetup_r+0x88>
 800b128:	21a0      	movs	r1, #160	; 0xa0
 800b12a:	2280      	movs	r2, #128	; 0x80
 800b12c:	89a3      	ldrh	r3, [r4, #12]
 800b12e:	0089      	lsls	r1, r1, #2
 800b130:	0092      	lsls	r2, r2, #2
 800b132:	400b      	ands	r3, r1
 800b134:	4293      	cmp	r3, r2
 800b136:	d003      	beq.n	800b140 <__swsetup_r+0x88>
 800b138:	0021      	movs	r1, r4
 800b13a:	0028      	movs	r0, r5
 800b13c:	f002 faf4 	bl	800d728 <__smakebuf_r>
 800b140:	220c      	movs	r2, #12
 800b142:	5ea3      	ldrsh	r3, [r4, r2]
 800b144:	2001      	movs	r0, #1
 800b146:	001a      	movs	r2, r3
 800b148:	b299      	uxth	r1, r3
 800b14a:	4002      	ands	r2, r0
 800b14c:	4203      	tst	r3, r0
 800b14e:	d00f      	beq.n	800b170 <__swsetup_r+0xb8>
 800b150:	2200      	movs	r2, #0
 800b152:	60a2      	str	r2, [r4, #8]
 800b154:	6962      	ldr	r2, [r4, #20]
 800b156:	4252      	negs	r2, r2
 800b158:	61a2      	str	r2, [r4, #24]
 800b15a:	2000      	movs	r0, #0
 800b15c:	6922      	ldr	r2, [r4, #16]
 800b15e:	4282      	cmp	r2, r0
 800b160:	d1c4      	bne.n	800b0ec <__swsetup_r+0x34>
 800b162:	0609      	lsls	r1, r1, #24
 800b164:	d5c2      	bpl.n	800b0ec <__swsetup_r+0x34>
 800b166:	2240      	movs	r2, #64	; 0x40
 800b168:	4313      	orrs	r3, r2
 800b16a:	81a3      	strh	r3, [r4, #12]
 800b16c:	3801      	subs	r0, #1
 800b16e:	e7bd      	b.n	800b0ec <__swsetup_r+0x34>
 800b170:	0788      	lsls	r0, r1, #30
 800b172:	d400      	bmi.n	800b176 <__swsetup_r+0xbe>
 800b174:	6962      	ldr	r2, [r4, #20]
 800b176:	60a2      	str	r2, [r4, #8]
 800b178:	e7ef      	b.n	800b15a <__swsetup_r+0xa2>
 800b17a:	46c0      	nop			; (mov r8, r8)
 800b17c:	200001d0 	.word	0x200001d0

0800b180 <memset>:
 800b180:	0003      	movs	r3, r0
 800b182:	1882      	adds	r2, r0, r2
 800b184:	4293      	cmp	r3, r2
 800b186:	d100      	bne.n	800b18a <memset+0xa>
 800b188:	4770      	bx	lr
 800b18a:	7019      	strb	r1, [r3, #0]
 800b18c:	3301      	adds	r3, #1
 800b18e:	e7f9      	b.n	800b184 <memset+0x4>

0800b190 <strncmp>:
 800b190:	b530      	push	{r4, r5, lr}
 800b192:	0005      	movs	r5, r0
 800b194:	1e10      	subs	r0, r2, #0
 800b196:	d00b      	beq.n	800b1b0 <strncmp+0x20>
 800b198:	2400      	movs	r4, #0
 800b19a:	3a01      	subs	r2, #1
 800b19c:	5d2b      	ldrb	r3, [r5, r4]
 800b19e:	5d08      	ldrb	r0, [r1, r4]
 800b1a0:	4283      	cmp	r3, r0
 800b1a2:	d104      	bne.n	800b1ae <strncmp+0x1e>
 800b1a4:	42a2      	cmp	r2, r4
 800b1a6:	d002      	beq.n	800b1ae <strncmp+0x1e>
 800b1a8:	3401      	adds	r4, #1
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d1f6      	bne.n	800b19c <strncmp+0xc>
 800b1ae:	1a18      	subs	r0, r3, r0
 800b1b0:	bd30      	pop	{r4, r5, pc}
	...

0800b1b4 <_localeconv_r>:
 800b1b4:	4800      	ldr	r0, [pc, #0]	; (800b1b8 <_localeconv_r+0x4>)
 800b1b6:	4770      	bx	lr
 800b1b8:	20000108 	.word	0x20000108

0800b1bc <_close_r>:
 800b1bc:	2300      	movs	r3, #0
 800b1be:	b570      	push	{r4, r5, r6, lr}
 800b1c0:	4d06      	ldr	r5, [pc, #24]	; (800b1dc <_close_r+0x20>)
 800b1c2:	0004      	movs	r4, r0
 800b1c4:	0008      	movs	r0, r1
 800b1c6:	602b      	str	r3, [r5, #0]
 800b1c8:	f7f8 fca1 	bl	8003b0e <_close>
 800b1cc:	1c43      	adds	r3, r0, #1
 800b1ce:	d103      	bne.n	800b1d8 <_close_r+0x1c>
 800b1d0:	682b      	ldr	r3, [r5, #0]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d000      	beq.n	800b1d8 <_close_r+0x1c>
 800b1d6:	6023      	str	r3, [r4, #0]
 800b1d8:	bd70      	pop	{r4, r5, r6, pc}
 800b1da:	46c0      	nop			; (mov r8, r8)
 800b1dc:	20000798 	.word	0x20000798

0800b1e0 <_lseek_r>:
 800b1e0:	b570      	push	{r4, r5, r6, lr}
 800b1e2:	0004      	movs	r4, r0
 800b1e4:	0008      	movs	r0, r1
 800b1e6:	0011      	movs	r1, r2
 800b1e8:	001a      	movs	r2, r3
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	4d05      	ldr	r5, [pc, #20]	; (800b204 <_lseek_r+0x24>)
 800b1ee:	602b      	str	r3, [r5, #0]
 800b1f0:	f7f8 fcae 	bl	8003b50 <_lseek>
 800b1f4:	1c43      	adds	r3, r0, #1
 800b1f6:	d103      	bne.n	800b200 <_lseek_r+0x20>
 800b1f8:	682b      	ldr	r3, [r5, #0]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d000      	beq.n	800b200 <_lseek_r+0x20>
 800b1fe:	6023      	str	r3, [r4, #0]
 800b200:	bd70      	pop	{r4, r5, r6, pc}
 800b202:	46c0      	nop			; (mov r8, r8)
 800b204:	20000798 	.word	0x20000798

0800b208 <_read_r>:
 800b208:	b570      	push	{r4, r5, r6, lr}
 800b20a:	0004      	movs	r4, r0
 800b20c:	0008      	movs	r0, r1
 800b20e:	0011      	movs	r1, r2
 800b210:	001a      	movs	r2, r3
 800b212:	2300      	movs	r3, #0
 800b214:	4d05      	ldr	r5, [pc, #20]	; (800b22c <_read_r+0x24>)
 800b216:	602b      	str	r3, [r5, #0]
 800b218:	f7f8 fc40 	bl	8003a9c <_read>
 800b21c:	1c43      	adds	r3, r0, #1
 800b21e:	d103      	bne.n	800b228 <_read_r+0x20>
 800b220:	682b      	ldr	r3, [r5, #0]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d000      	beq.n	800b228 <_read_r+0x20>
 800b226:	6023      	str	r3, [r4, #0]
 800b228:	bd70      	pop	{r4, r5, r6, pc}
 800b22a:	46c0      	nop			; (mov r8, r8)
 800b22c:	20000798 	.word	0x20000798

0800b230 <_write_r>:
 800b230:	b570      	push	{r4, r5, r6, lr}
 800b232:	0004      	movs	r4, r0
 800b234:	0008      	movs	r0, r1
 800b236:	0011      	movs	r1, r2
 800b238:	001a      	movs	r2, r3
 800b23a:	2300      	movs	r3, #0
 800b23c:	4d05      	ldr	r5, [pc, #20]	; (800b254 <_write_r+0x24>)
 800b23e:	602b      	str	r3, [r5, #0]
 800b240:	f7f8 fc49 	bl	8003ad6 <_write>
 800b244:	1c43      	adds	r3, r0, #1
 800b246:	d103      	bne.n	800b250 <_write_r+0x20>
 800b248:	682b      	ldr	r3, [r5, #0]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d000      	beq.n	800b250 <_write_r+0x20>
 800b24e:	6023      	str	r3, [r4, #0]
 800b250:	bd70      	pop	{r4, r5, r6, pc}
 800b252:	46c0      	nop			; (mov r8, r8)
 800b254:	20000798 	.word	0x20000798

0800b258 <__errno>:
 800b258:	4b01      	ldr	r3, [pc, #4]	; (800b260 <__errno+0x8>)
 800b25a:	6818      	ldr	r0, [r3, #0]
 800b25c:	4770      	bx	lr
 800b25e:	46c0      	nop			; (mov r8, r8)
 800b260:	200001d0 	.word	0x200001d0

0800b264 <__libc_init_array>:
 800b264:	b570      	push	{r4, r5, r6, lr}
 800b266:	2600      	movs	r6, #0
 800b268:	4c0c      	ldr	r4, [pc, #48]	; (800b29c <__libc_init_array+0x38>)
 800b26a:	4d0d      	ldr	r5, [pc, #52]	; (800b2a0 <__libc_init_array+0x3c>)
 800b26c:	1b64      	subs	r4, r4, r5
 800b26e:	10a4      	asrs	r4, r4, #2
 800b270:	42a6      	cmp	r6, r4
 800b272:	d109      	bne.n	800b288 <__libc_init_array+0x24>
 800b274:	2600      	movs	r6, #0
 800b276:	f002 fd05 	bl	800dc84 <_init>
 800b27a:	4c0a      	ldr	r4, [pc, #40]	; (800b2a4 <__libc_init_array+0x40>)
 800b27c:	4d0a      	ldr	r5, [pc, #40]	; (800b2a8 <__libc_init_array+0x44>)
 800b27e:	1b64      	subs	r4, r4, r5
 800b280:	10a4      	asrs	r4, r4, #2
 800b282:	42a6      	cmp	r6, r4
 800b284:	d105      	bne.n	800b292 <__libc_init_array+0x2e>
 800b286:	bd70      	pop	{r4, r5, r6, pc}
 800b288:	00b3      	lsls	r3, r6, #2
 800b28a:	58eb      	ldr	r3, [r5, r3]
 800b28c:	4798      	blx	r3
 800b28e:	3601      	adds	r6, #1
 800b290:	e7ee      	b.n	800b270 <__libc_init_array+0xc>
 800b292:	00b3      	lsls	r3, r6, #2
 800b294:	58eb      	ldr	r3, [r5, r3]
 800b296:	4798      	blx	r3
 800b298:	3601      	adds	r6, #1
 800b29a:	e7f2      	b.n	800b282 <__libc_init_array+0x1e>
 800b29c:	0800e20c 	.word	0x0800e20c
 800b2a0:	0800e20c 	.word	0x0800e20c
 800b2a4:	0800e210 	.word	0x0800e210
 800b2a8:	0800e20c 	.word	0x0800e20c

0800b2ac <__retarget_lock_init_recursive>:
 800b2ac:	4770      	bx	lr

0800b2ae <__retarget_lock_acquire_recursive>:
 800b2ae:	4770      	bx	lr

0800b2b0 <__retarget_lock_release_recursive>:
 800b2b0:	4770      	bx	lr

0800b2b2 <memchr>:
 800b2b2:	b2c9      	uxtb	r1, r1
 800b2b4:	1882      	adds	r2, r0, r2
 800b2b6:	4290      	cmp	r0, r2
 800b2b8:	d101      	bne.n	800b2be <memchr+0xc>
 800b2ba:	2000      	movs	r0, #0
 800b2bc:	4770      	bx	lr
 800b2be:	7803      	ldrb	r3, [r0, #0]
 800b2c0:	428b      	cmp	r3, r1
 800b2c2:	d0fb      	beq.n	800b2bc <memchr+0xa>
 800b2c4:	3001      	adds	r0, #1
 800b2c6:	e7f6      	b.n	800b2b6 <memchr+0x4>

0800b2c8 <memcpy>:
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	b510      	push	{r4, lr}
 800b2cc:	429a      	cmp	r2, r3
 800b2ce:	d100      	bne.n	800b2d2 <memcpy+0xa>
 800b2d0:	bd10      	pop	{r4, pc}
 800b2d2:	5ccc      	ldrb	r4, [r1, r3]
 800b2d4:	54c4      	strb	r4, [r0, r3]
 800b2d6:	3301      	adds	r3, #1
 800b2d8:	e7f8      	b.n	800b2cc <memcpy+0x4>
	...

0800b2dc <nan>:
 800b2dc:	2000      	movs	r0, #0
 800b2de:	4901      	ldr	r1, [pc, #4]	; (800b2e4 <nan+0x8>)
 800b2e0:	4770      	bx	lr
 800b2e2:	46c0      	nop			; (mov r8, r8)
 800b2e4:	7ff80000 	.word	0x7ff80000

0800b2e8 <nanf>:
 800b2e8:	4800      	ldr	r0, [pc, #0]	; (800b2ec <nanf+0x4>)
 800b2ea:	4770      	bx	lr
 800b2ec:	7fc00000 	.word	0x7fc00000

0800b2f0 <quorem>:
 800b2f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2f2:	6902      	ldr	r2, [r0, #16]
 800b2f4:	690b      	ldr	r3, [r1, #16]
 800b2f6:	b089      	sub	sp, #36	; 0x24
 800b2f8:	0007      	movs	r7, r0
 800b2fa:	9104      	str	r1, [sp, #16]
 800b2fc:	2000      	movs	r0, #0
 800b2fe:	429a      	cmp	r2, r3
 800b300:	db69      	blt.n	800b3d6 <quorem+0xe6>
 800b302:	3b01      	subs	r3, #1
 800b304:	009c      	lsls	r4, r3, #2
 800b306:	9301      	str	r3, [sp, #4]
 800b308:	000b      	movs	r3, r1
 800b30a:	3314      	adds	r3, #20
 800b30c:	9306      	str	r3, [sp, #24]
 800b30e:	191b      	adds	r3, r3, r4
 800b310:	9305      	str	r3, [sp, #20]
 800b312:	003b      	movs	r3, r7
 800b314:	3314      	adds	r3, #20
 800b316:	9303      	str	r3, [sp, #12]
 800b318:	191c      	adds	r4, r3, r4
 800b31a:	9b05      	ldr	r3, [sp, #20]
 800b31c:	6826      	ldr	r6, [r4, #0]
 800b31e:	681d      	ldr	r5, [r3, #0]
 800b320:	0030      	movs	r0, r6
 800b322:	3501      	adds	r5, #1
 800b324:	0029      	movs	r1, r5
 800b326:	f7f4 ff0b 	bl	8000140 <__udivsi3>
 800b32a:	9002      	str	r0, [sp, #8]
 800b32c:	42ae      	cmp	r6, r5
 800b32e:	d329      	bcc.n	800b384 <quorem+0x94>
 800b330:	9b06      	ldr	r3, [sp, #24]
 800b332:	2600      	movs	r6, #0
 800b334:	469c      	mov	ip, r3
 800b336:	9d03      	ldr	r5, [sp, #12]
 800b338:	9606      	str	r6, [sp, #24]
 800b33a:	4662      	mov	r2, ip
 800b33c:	ca08      	ldmia	r2!, {r3}
 800b33e:	6828      	ldr	r0, [r5, #0]
 800b340:	4694      	mov	ip, r2
 800b342:	9a02      	ldr	r2, [sp, #8]
 800b344:	b299      	uxth	r1, r3
 800b346:	4351      	muls	r1, r2
 800b348:	0c1b      	lsrs	r3, r3, #16
 800b34a:	4353      	muls	r3, r2
 800b34c:	1989      	adds	r1, r1, r6
 800b34e:	0c0a      	lsrs	r2, r1, #16
 800b350:	189b      	adds	r3, r3, r2
 800b352:	9307      	str	r3, [sp, #28]
 800b354:	0c1e      	lsrs	r6, r3, #16
 800b356:	9b06      	ldr	r3, [sp, #24]
 800b358:	b282      	uxth	r2, r0
 800b35a:	18d2      	adds	r2, r2, r3
 800b35c:	466b      	mov	r3, sp
 800b35e:	b289      	uxth	r1, r1
 800b360:	8b9b      	ldrh	r3, [r3, #28]
 800b362:	1a52      	subs	r2, r2, r1
 800b364:	0c01      	lsrs	r1, r0, #16
 800b366:	1ac9      	subs	r1, r1, r3
 800b368:	1413      	asrs	r3, r2, #16
 800b36a:	18cb      	adds	r3, r1, r3
 800b36c:	1419      	asrs	r1, r3, #16
 800b36e:	b292      	uxth	r2, r2
 800b370:	041b      	lsls	r3, r3, #16
 800b372:	4313      	orrs	r3, r2
 800b374:	c508      	stmia	r5!, {r3}
 800b376:	9b05      	ldr	r3, [sp, #20]
 800b378:	9106      	str	r1, [sp, #24]
 800b37a:	4563      	cmp	r3, ip
 800b37c:	d2dd      	bcs.n	800b33a <quorem+0x4a>
 800b37e:	6823      	ldr	r3, [r4, #0]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d030      	beq.n	800b3e6 <quorem+0xf6>
 800b384:	0038      	movs	r0, r7
 800b386:	9904      	ldr	r1, [sp, #16]
 800b388:	f001 fd98 	bl	800cebc <__mcmp>
 800b38c:	2800      	cmp	r0, #0
 800b38e:	db21      	blt.n	800b3d4 <quorem+0xe4>
 800b390:	0038      	movs	r0, r7
 800b392:	2600      	movs	r6, #0
 800b394:	9b02      	ldr	r3, [sp, #8]
 800b396:	9c04      	ldr	r4, [sp, #16]
 800b398:	3301      	adds	r3, #1
 800b39a:	9302      	str	r3, [sp, #8]
 800b39c:	3014      	adds	r0, #20
 800b39e:	3414      	adds	r4, #20
 800b3a0:	6803      	ldr	r3, [r0, #0]
 800b3a2:	cc02      	ldmia	r4!, {r1}
 800b3a4:	b29d      	uxth	r5, r3
 800b3a6:	19ad      	adds	r5, r5, r6
 800b3a8:	b28a      	uxth	r2, r1
 800b3aa:	1aaa      	subs	r2, r5, r2
 800b3ac:	0c09      	lsrs	r1, r1, #16
 800b3ae:	0c1b      	lsrs	r3, r3, #16
 800b3b0:	1a5b      	subs	r3, r3, r1
 800b3b2:	1411      	asrs	r1, r2, #16
 800b3b4:	185b      	adds	r3, r3, r1
 800b3b6:	141e      	asrs	r6, r3, #16
 800b3b8:	b292      	uxth	r2, r2
 800b3ba:	041b      	lsls	r3, r3, #16
 800b3bc:	4313      	orrs	r3, r2
 800b3be:	c008      	stmia	r0!, {r3}
 800b3c0:	9b05      	ldr	r3, [sp, #20]
 800b3c2:	42a3      	cmp	r3, r4
 800b3c4:	d2ec      	bcs.n	800b3a0 <quorem+0xb0>
 800b3c6:	9b01      	ldr	r3, [sp, #4]
 800b3c8:	9a03      	ldr	r2, [sp, #12]
 800b3ca:	009b      	lsls	r3, r3, #2
 800b3cc:	18d3      	adds	r3, r2, r3
 800b3ce:	681a      	ldr	r2, [r3, #0]
 800b3d0:	2a00      	cmp	r2, #0
 800b3d2:	d015      	beq.n	800b400 <quorem+0x110>
 800b3d4:	9802      	ldr	r0, [sp, #8]
 800b3d6:	b009      	add	sp, #36	; 0x24
 800b3d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3da:	6823      	ldr	r3, [r4, #0]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d106      	bne.n	800b3ee <quorem+0xfe>
 800b3e0:	9b01      	ldr	r3, [sp, #4]
 800b3e2:	3b01      	subs	r3, #1
 800b3e4:	9301      	str	r3, [sp, #4]
 800b3e6:	9b03      	ldr	r3, [sp, #12]
 800b3e8:	3c04      	subs	r4, #4
 800b3ea:	42a3      	cmp	r3, r4
 800b3ec:	d3f5      	bcc.n	800b3da <quorem+0xea>
 800b3ee:	9b01      	ldr	r3, [sp, #4]
 800b3f0:	613b      	str	r3, [r7, #16]
 800b3f2:	e7c7      	b.n	800b384 <quorem+0x94>
 800b3f4:	681a      	ldr	r2, [r3, #0]
 800b3f6:	2a00      	cmp	r2, #0
 800b3f8:	d106      	bne.n	800b408 <quorem+0x118>
 800b3fa:	9a01      	ldr	r2, [sp, #4]
 800b3fc:	3a01      	subs	r2, #1
 800b3fe:	9201      	str	r2, [sp, #4]
 800b400:	9a03      	ldr	r2, [sp, #12]
 800b402:	3b04      	subs	r3, #4
 800b404:	429a      	cmp	r2, r3
 800b406:	d3f5      	bcc.n	800b3f4 <quorem+0x104>
 800b408:	9b01      	ldr	r3, [sp, #4]
 800b40a:	613b      	str	r3, [r7, #16]
 800b40c:	e7e2      	b.n	800b3d4 <quorem+0xe4>
	...

0800b410 <_dtoa_r>:
 800b410:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b412:	0014      	movs	r4, r2
 800b414:	001d      	movs	r5, r3
 800b416:	69c6      	ldr	r6, [r0, #28]
 800b418:	b09d      	sub	sp, #116	; 0x74
 800b41a:	9408      	str	r4, [sp, #32]
 800b41c:	9509      	str	r5, [sp, #36]	; 0x24
 800b41e:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800b420:	9004      	str	r0, [sp, #16]
 800b422:	2e00      	cmp	r6, #0
 800b424:	d10f      	bne.n	800b446 <_dtoa_r+0x36>
 800b426:	2010      	movs	r0, #16
 800b428:	f001 f9a6 	bl	800c778 <malloc>
 800b42c:	9b04      	ldr	r3, [sp, #16]
 800b42e:	1e02      	subs	r2, r0, #0
 800b430:	61d8      	str	r0, [r3, #28]
 800b432:	d104      	bne.n	800b43e <_dtoa_r+0x2e>
 800b434:	21ef      	movs	r1, #239	; 0xef
 800b436:	4bc6      	ldr	r3, [pc, #792]	; (800b750 <_dtoa_r+0x340>)
 800b438:	48c6      	ldr	r0, [pc, #792]	; (800b754 <_dtoa_r+0x344>)
 800b43a:	f002 f9fd 	bl	800d838 <__assert_func>
 800b43e:	6046      	str	r6, [r0, #4]
 800b440:	6086      	str	r6, [r0, #8]
 800b442:	6006      	str	r6, [r0, #0]
 800b444:	60c6      	str	r6, [r0, #12]
 800b446:	9b04      	ldr	r3, [sp, #16]
 800b448:	69db      	ldr	r3, [r3, #28]
 800b44a:	6819      	ldr	r1, [r3, #0]
 800b44c:	2900      	cmp	r1, #0
 800b44e:	d00b      	beq.n	800b468 <_dtoa_r+0x58>
 800b450:	685a      	ldr	r2, [r3, #4]
 800b452:	2301      	movs	r3, #1
 800b454:	4093      	lsls	r3, r2
 800b456:	604a      	str	r2, [r1, #4]
 800b458:	608b      	str	r3, [r1, #8]
 800b45a:	9804      	ldr	r0, [sp, #16]
 800b45c:	f001 faa0 	bl	800c9a0 <_Bfree>
 800b460:	2200      	movs	r2, #0
 800b462:	9b04      	ldr	r3, [sp, #16]
 800b464:	69db      	ldr	r3, [r3, #28]
 800b466:	601a      	str	r2, [r3, #0]
 800b468:	2d00      	cmp	r5, #0
 800b46a:	da1e      	bge.n	800b4aa <_dtoa_r+0x9a>
 800b46c:	2301      	movs	r3, #1
 800b46e:	603b      	str	r3, [r7, #0]
 800b470:	006b      	lsls	r3, r5, #1
 800b472:	085b      	lsrs	r3, r3, #1
 800b474:	9309      	str	r3, [sp, #36]	; 0x24
 800b476:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b478:	4bb7      	ldr	r3, [pc, #732]	; (800b758 <_dtoa_r+0x348>)
 800b47a:	4ab7      	ldr	r2, [pc, #732]	; (800b758 <_dtoa_r+0x348>)
 800b47c:	403b      	ands	r3, r7
 800b47e:	4293      	cmp	r3, r2
 800b480:	d116      	bne.n	800b4b0 <_dtoa_r+0xa0>
 800b482:	4bb6      	ldr	r3, [pc, #728]	; (800b75c <_dtoa_r+0x34c>)
 800b484:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b486:	6013      	str	r3, [r2, #0]
 800b488:	033b      	lsls	r3, r7, #12
 800b48a:	0b1b      	lsrs	r3, r3, #12
 800b48c:	4323      	orrs	r3, r4
 800b48e:	d101      	bne.n	800b494 <_dtoa_r+0x84>
 800b490:	f000 fdb5 	bl	800bffe <_dtoa_r+0xbee>
 800b494:	4bb2      	ldr	r3, [pc, #712]	; (800b760 <_dtoa_r+0x350>)
 800b496:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b498:	9306      	str	r3, [sp, #24]
 800b49a:	2a00      	cmp	r2, #0
 800b49c:	d002      	beq.n	800b4a4 <_dtoa_r+0x94>
 800b49e:	4bb1      	ldr	r3, [pc, #708]	; (800b764 <_dtoa_r+0x354>)
 800b4a0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b4a2:	6013      	str	r3, [r2, #0]
 800b4a4:	9806      	ldr	r0, [sp, #24]
 800b4a6:	b01d      	add	sp, #116	; 0x74
 800b4a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	603b      	str	r3, [r7, #0]
 800b4ae:	e7e2      	b.n	800b476 <_dtoa_r+0x66>
 800b4b0:	9a08      	ldr	r2, [sp, #32]
 800b4b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4b4:	9210      	str	r2, [sp, #64]	; 0x40
 800b4b6:	9311      	str	r3, [sp, #68]	; 0x44
 800b4b8:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b4ba:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b4bc:	2200      	movs	r2, #0
 800b4be:	2300      	movs	r3, #0
 800b4c0:	f7f4 ffc4 	bl	800044c <__aeabi_dcmpeq>
 800b4c4:	1e06      	subs	r6, r0, #0
 800b4c6:	d009      	beq.n	800b4dc <_dtoa_r+0xcc>
 800b4c8:	2301      	movs	r3, #1
 800b4ca:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b4cc:	6013      	str	r3, [r2, #0]
 800b4ce:	4ba6      	ldr	r3, [pc, #664]	; (800b768 <_dtoa_r+0x358>)
 800b4d0:	9306      	str	r3, [sp, #24]
 800b4d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d0e5      	beq.n	800b4a4 <_dtoa_r+0x94>
 800b4d8:	4ba4      	ldr	r3, [pc, #656]	; (800b76c <_dtoa_r+0x35c>)
 800b4da:	e7e1      	b.n	800b4a0 <_dtoa_r+0x90>
 800b4dc:	ab1a      	add	r3, sp, #104	; 0x68
 800b4de:	9301      	str	r3, [sp, #4]
 800b4e0:	ab1b      	add	r3, sp, #108	; 0x6c
 800b4e2:	9300      	str	r3, [sp, #0]
 800b4e4:	9804      	ldr	r0, [sp, #16]
 800b4e6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b4e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b4ea:	f001 fe03 	bl	800d0f4 <__d2b>
 800b4ee:	007a      	lsls	r2, r7, #1
 800b4f0:	9005      	str	r0, [sp, #20]
 800b4f2:	0d52      	lsrs	r2, r2, #21
 800b4f4:	d100      	bne.n	800b4f8 <_dtoa_r+0xe8>
 800b4f6:	e07b      	b.n	800b5f0 <_dtoa_r+0x1e0>
 800b4f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b4fa:	9617      	str	r6, [sp, #92]	; 0x5c
 800b4fc:	0319      	lsls	r1, r3, #12
 800b4fe:	4b9c      	ldr	r3, [pc, #624]	; (800b770 <_dtoa_r+0x360>)
 800b500:	0b09      	lsrs	r1, r1, #12
 800b502:	430b      	orrs	r3, r1
 800b504:	499b      	ldr	r1, [pc, #620]	; (800b774 <_dtoa_r+0x364>)
 800b506:	1857      	adds	r7, r2, r1
 800b508:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b50a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b50c:	0019      	movs	r1, r3
 800b50e:	2200      	movs	r2, #0
 800b510:	4b99      	ldr	r3, [pc, #612]	; (800b778 <_dtoa_r+0x368>)
 800b512:	f7f6 fb6f 	bl	8001bf4 <__aeabi_dsub>
 800b516:	4a99      	ldr	r2, [pc, #612]	; (800b77c <_dtoa_r+0x36c>)
 800b518:	4b99      	ldr	r3, [pc, #612]	; (800b780 <_dtoa_r+0x370>)
 800b51a:	f7f6 f8a9 	bl	8001670 <__aeabi_dmul>
 800b51e:	4a99      	ldr	r2, [pc, #612]	; (800b784 <_dtoa_r+0x374>)
 800b520:	4b99      	ldr	r3, [pc, #612]	; (800b788 <_dtoa_r+0x378>)
 800b522:	f7f5 f94b 	bl	80007bc <__aeabi_dadd>
 800b526:	0004      	movs	r4, r0
 800b528:	0038      	movs	r0, r7
 800b52a:	000d      	movs	r5, r1
 800b52c:	f7f6 ff38 	bl	80023a0 <__aeabi_i2d>
 800b530:	4a96      	ldr	r2, [pc, #600]	; (800b78c <_dtoa_r+0x37c>)
 800b532:	4b97      	ldr	r3, [pc, #604]	; (800b790 <_dtoa_r+0x380>)
 800b534:	f7f6 f89c 	bl	8001670 <__aeabi_dmul>
 800b538:	0002      	movs	r2, r0
 800b53a:	000b      	movs	r3, r1
 800b53c:	0020      	movs	r0, r4
 800b53e:	0029      	movs	r1, r5
 800b540:	f7f5 f93c 	bl	80007bc <__aeabi_dadd>
 800b544:	0004      	movs	r4, r0
 800b546:	000d      	movs	r5, r1
 800b548:	f7f6 fef4 	bl	8002334 <__aeabi_d2iz>
 800b54c:	2200      	movs	r2, #0
 800b54e:	9003      	str	r0, [sp, #12]
 800b550:	2300      	movs	r3, #0
 800b552:	0020      	movs	r0, r4
 800b554:	0029      	movs	r1, r5
 800b556:	f7f4 ff7f 	bl	8000458 <__aeabi_dcmplt>
 800b55a:	2800      	cmp	r0, #0
 800b55c:	d00b      	beq.n	800b576 <_dtoa_r+0x166>
 800b55e:	9803      	ldr	r0, [sp, #12]
 800b560:	f7f6 ff1e 	bl	80023a0 <__aeabi_i2d>
 800b564:	002b      	movs	r3, r5
 800b566:	0022      	movs	r2, r4
 800b568:	f7f4 ff70 	bl	800044c <__aeabi_dcmpeq>
 800b56c:	4243      	negs	r3, r0
 800b56e:	4158      	adcs	r0, r3
 800b570:	9b03      	ldr	r3, [sp, #12]
 800b572:	1a1b      	subs	r3, r3, r0
 800b574:	9303      	str	r3, [sp, #12]
 800b576:	2301      	movs	r3, #1
 800b578:	9316      	str	r3, [sp, #88]	; 0x58
 800b57a:	9b03      	ldr	r3, [sp, #12]
 800b57c:	2b16      	cmp	r3, #22
 800b57e:	d810      	bhi.n	800b5a2 <_dtoa_r+0x192>
 800b580:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b582:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b584:	9a03      	ldr	r2, [sp, #12]
 800b586:	4b83      	ldr	r3, [pc, #524]	; (800b794 <_dtoa_r+0x384>)
 800b588:	00d2      	lsls	r2, r2, #3
 800b58a:	189b      	adds	r3, r3, r2
 800b58c:	681a      	ldr	r2, [r3, #0]
 800b58e:	685b      	ldr	r3, [r3, #4]
 800b590:	f7f4 ff62 	bl	8000458 <__aeabi_dcmplt>
 800b594:	2800      	cmp	r0, #0
 800b596:	d047      	beq.n	800b628 <_dtoa_r+0x218>
 800b598:	9b03      	ldr	r3, [sp, #12]
 800b59a:	3b01      	subs	r3, #1
 800b59c:	9303      	str	r3, [sp, #12]
 800b59e:	2300      	movs	r3, #0
 800b5a0:	9316      	str	r3, [sp, #88]	; 0x58
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b5a6:	920a      	str	r2, [sp, #40]	; 0x28
 800b5a8:	1bdb      	subs	r3, r3, r7
 800b5aa:	1e5a      	subs	r2, r3, #1
 800b5ac:	d53e      	bpl.n	800b62c <_dtoa_r+0x21c>
 800b5ae:	2201      	movs	r2, #1
 800b5b0:	1ad3      	subs	r3, r2, r3
 800b5b2:	930a      	str	r3, [sp, #40]	; 0x28
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	930c      	str	r3, [sp, #48]	; 0x30
 800b5b8:	9b03      	ldr	r3, [sp, #12]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	db38      	blt.n	800b630 <_dtoa_r+0x220>
 800b5be:	9a03      	ldr	r2, [sp, #12]
 800b5c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b5c2:	4694      	mov	ip, r2
 800b5c4:	4463      	add	r3, ip
 800b5c6:	930c      	str	r3, [sp, #48]	; 0x30
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	9213      	str	r2, [sp, #76]	; 0x4c
 800b5cc:	930d      	str	r3, [sp, #52]	; 0x34
 800b5ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b5d0:	2401      	movs	r4, #1
 800b5d2:	2b09      	cmp	r3, #9
 800b5d4:	d867      	bhi.n	800b6a6 <_dtoa_r+0x296>
 800b5d6:	2b05      	cmp	r3, #5
 800b5d8:	dd02      	ble.n	800b5e0 <_dtoa_r+0x1d0>
 800b5da:	2400      	movs	r4, #0
 800b5dc:	3b04      	subs	r3, #4
 800b5de:	9322      	str	r3, [sp, #136]	; 0x88
 800b5e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b5e2:	1e98      	subs	r0, r3, #2
 800b5e4:	2803      	cmp	r0, #3
 800b5e6:	d867      	bhi.n	800b6b8 <_dtoa_r+0x2a8>
 800b5e8:	f7f4 fd96 	bl	8000118 <__gnu_thumb1_case_uqi>
 800b5ec:	5b383a2b 	.word	0x5b383a2b
 800b5f0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b5f2:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800b5f4:	18f6      	adds	r6, r6, r3
 800b5f6:	4b68      	ldr	r3, [pc, #416]	; (800b798 <_dtoa_r+0x388>)
 800b5f8:	18f2      	adds	r2, r6, r3
 800b5fa:	2a20      	cmp	r2, #32
 800b5fc:	dd0f      	ble.n	800b61e <_dtoa_r+0x20e>
 800b5fe:	2340      	movs	r3, #64	; 0x40
 800b600:	1a9b      	subs	r3, r3, r2
 800b602:	409f      	lsls	r7, r3
 800b604:	4b65      	ldr	r3, [pc, #404]	; (800b79c <_dtoa_r+0x38c>)
 800b606:	0038      	movs	r0, r7
 800b608:	18f3      	adds	r3, r6, r3
 800b60a:	40dc      	lsrs	r4, r3
 800b60c:	4320      	orrs	r0, r4
 800b60e:	f7f6 fef7 	bl	8002400 <__aeabi_ui2d>
 800b612:	2201      	movs	r2, #1
 800b614:	4b62      	ldr	r3, [pc, #392]	; (800b7a0 <_dtoa_r+0x390>)
 800b616:	1e77      	subs	r7, r6, #1
 800b618:	18cb      	adds	r3, r1, r3
 800b61a:	9217      	str	r2, [sp, #92]	; 0x5c
 800b61c:	e776      	b.n	800b50c <_dtoa_r+0xfc>
 800b61e:	2320      	movs	r3, #32
 800b620:	0020      	movs	r0, r4
 800b622:	1a9b      	subs	r3, r3, r2
 800b624:	4098      	lsls	r0, r3
 800b626:	e7f2      	b.n	800b60e <_dtoa_r+0x1fe>
 800b628:	9016      	str	r0, [sp, #88]	; 0x58
 800b62a:	e7ba      	b.n	800b5a2 <_dtoa_r+0x192>
 800b62c:	920c      	str	r2, [sp, #48]	; 0x30
 800b62e:	e7c3      	b.n	800b5b8 <_dtoa_r+0x1a8>
 800b630:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b632:	9a03      	ldr	r2, [sp, #12]
 800b634:	1a9b      	subs	r3, r3, r2
 800b636:	930a      	str	r3, [sp, #40]	; 0x28
 800b638:	4253      	negs	r3, r2
 800b63a:	930d      	str	r3, [sp, #52]	; 0x34
 800b63c:	2300      	movs	r3, #0
 800b63e:	9313      	str	r3, [sp, #76]	; 0x4c
 800b640:	e7c5      	b.n	800b5ce <_dtoa_r+0x1be>
 800b642:	2300      	movs	r3, #0
 800b644:	930f      	str	r3, [sp, #60]	; 0x3c
 800b646:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b648:	930b      	str	r3, [sp, #44]	; 0x2c
 800b64a:	9307      	str	r3, [sp, #28]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	dc13      	bgt.n	800b678 <_dtoa_r+0x268>
 800b650:	2301      	movs	r3, #1
 800b652:	001a      	movs	r2, r3
 800b654:	930b      	str	r3, [sp, #44]	; 0x2c
 800b656:	9307      	str	r3, [sp, #28]
 800b658:	9223      	str	r2, [sp, #140]	; 0x8c
 800b65a:	e00d      	b.n	800b678 <_dtoa_r+0x268>
 800b65c:	2301      	movs	r3, #1
 800b65e:	e7f1      	b.n	800b644 <_dtoa_r+0x234>
 800b660:	2300      	movs	r3, #0
 800b662:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800b664:	930f      	str	r3, [sp, #60]	; 0x3c
 800b666:	4694      	mov	ip, r2
 800b668:	9b03      	ldr	r3, [sp, #12]
 800b66a:	4463      	add	r3, ip
 800b66c:	930b      	str	r3, [sp, #44]	; 0x2c
 800b66e:	3301      	adds	r3, #1
 800b670:	9307      	str	r3, [sp, #28]
 800b672:	2b00      	cmp	r3, #0
 800b674:	dc00      	bgt.n	800b678 <_dtoa_r+0x268>
 800b676:	2301      	movs	r3, #1
 800b678:	9a04      	ldr	r2, [sp, #16]
 800b67a:	2100      	movs	r1, #0
 800b67c:	69d0      	ldr	r0, [r2, #28]
 800b67e:	2204      	movs	r2, #4
 800b680:	0015      	movs	r5, r2
 800b682:	3514      	adds	r5, #20
 800b684:	429d      	cmp	r5, r3
 800b686:	d91b      	bls.n	800b6c0 <_dtoa_r+0x2b0>
 800b688:	6041      	str	r1, [r0, #4]
 800b68a:	9804      	ldr	r0, [sp, #16]
 800b68c:	f001 f944 	bl	800c918 <_Balloc>
 800b690:	9006      	str	r0, [sp, #24]
 800b692:	2800      	cmp	r0, #0
 800b694:	d117      	bne.n	800b6c6 <_dtoa_r+0x2b6>
 800b696:	21b0      	movs	r1, #176	; 0xb0
 800b698:	4b42      	ldr	r3, [pc, #264]	; (800b7a4 <_dtoa_r+0x394>)
 800b69a:	482e      	ldr	r0, [pc, #184]	; (800b754 <_dtoa_r+0x344>)
 800b69c:	9a06      	ldr	r2, [sp, #24]
 800b69e:	31ff      	adds	r1, #255	; 0xff
 800b6a0:	e6cb      	b.n	800b43a <_dtoa_r+0x2a>
 800b6a2:	2301      	movs	r3, #1
 800b6a4:	e7dd      	b.n	800b662 <_dtoa_r+0x252>
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	940f      	str	r4, [sp, #60]	; 0x3c
 800b6aa:	9322      	str	r3, [sp, #136]	; 0x88
 800b6ac:	3b01      	subs	r3, #1
 800b6ae:	930b      	str	r3, [sp, #44]	; 0x2c
 800b6b0:	9307      	str	r3, [sp, #28]
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	3313      	adds	r3, #19
 800b6b6:	e7cf      	b.n	800b658 <_dtoa_r+0x248>
 800b6b8:	2301      	movs	r3, #1
 800b6ba:	930f      	str	r3, [sp, #60]	; 0x3c
 800b6bc:	3b02      	subs	r3, #2
 800b6be:	e7f6      	b.n	800b6ae <_dtoa_r+0x29e>
 800b6c0:	3101      	adds	r1, #1
 800b6c2:	0052      	lsls	r2, r2, #1
 800b6c4:	e7dc      	b.n	800b680 <_dtoa_r+0x270>
 800b6c6:	9b04      	ldr	r3, [sp, #16]
 800b6c8:	9a06      	ldr	r2, [sp, #24]
 800b6ca:	69db      	ldr	r3, [r3, #28]
 800b6cc:	601a      	str	r2, [r3, #0]
 800b6ce:	9b07      	ldr	r3, [sp, #28]
 800b6d0:	2b0e      	cmp	r3, #14
 800b6d2:	d900      	bls.n	800b6d6 <_dtoa_r+0x2c6>
 800b6d4:	e0e5      	b.n	800b8a2 <_dtoa_r+0x492>
 800b6d6:	2c00      	cmp	r4, #0
 800b6d8:	d100      	bne.n	800b6dc <_dtoa_r+0x2cc>
 800b6da:	e0e2      	b.n	800b8a2 <_dtoa_r+0x492>
 800b6dc:	9b03      	ldr	r3, [sp, #12]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	dd64      	ble.n	800b7ac <_dtoa_r+0x39c>
 800b6e2:	210f      	movs	r1, #15
 800b6e4:	9a03      	ldr	r2, [sp, #12]
 800b6e6:	4b2b      	ldr	r3, [pc, #172]	; (800b794 <_dtoa_r+0x384>)
 800b6e8:	400a      	ands	r2, r1
 800b6ea:	00d2      	lsls	r2, r2, #3
 800b6ec:	189b      	adds	r3, r3, r2
 800b6ee:	681e      	ldr	r6, [r3, #0]
 800b6f0:	685f      	ldr	r7, [r3, #4]
 800b6f2:	9b03      	ldr	r3, [sp, #12]
 800b6f4:	2402      	movs	r4, #2
 800b6f6:	111d      	asrs	r5, r3, #4
 800b6f8:	05db      	lsls	r3, r3, #23
 800b6fa:	d50a      	bpl.n	800b712 <_dtoa_r+0x302>
 800b6fc:	4b2a      	ldr	r3, [pc, #168]	; (800b7a8 <_dtoa_r+0x398>)
 800b6fe:	400d      	ands	r5, r1
 800b700:	6a1a      	ldr	r2, [r3, #32]
 800b702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b704:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b706:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b708:	f7f5 fbb8 	bl	8000e7c <__aeabi_ddiv>
 800b70c:	9008      	str	r0, [sp, #32]
 800b70e:	9109      	str	r1, [sp, #36]	; 0x24
 800b710:	3401      	adds	r4, #1
 800b712:	4b25      	ldr	r3, [pc, #148]	; (800b7a8 <_dtoa_r+0x398>)
 800b714:	930e      	str	r3, [sp, #56]	; 0x38
 800b716:	2d00      	cmp	r5, #0
 800b718:	d108      	bne.n	800b72c <_dtoa_r+0x31c>
 800b71a:	9808      	ldr	r0, [sp, #32]
 800b71c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b71e:	0032      	movs	r2, r6
 800b720:	003b      	movs	r3, r7
 800b722:	f7f5 fbab 	bl	8000e7c <__aeabi_ddiv>
 800b726:	9008      	str	r0, [sp, #32]
 800b728:	9109      	str	r1, [sp, #36]	; 0x24
 800b72a:	e05a      	b.n	800b7e2 <_dtoa_r+0x3d2>
 800b72c:	2301      	movs	r3, #1
 800b72e:	421d      	tst	r5, r3
 800b730:	d009      	beq.n	800b746 <_dtoa_r+0x336>
 800b732:	18e4      	adds	r4, r4, r3
 800b734:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b736:	0030      	movs	r0, r6
 800b738:	681a      	ldr	r2, [r3, #0]
 800b73a:	685b      	ldr	r3, [r3, #4]
 800b73c:	0039      	movs	r1, r7
 800b73e:	f7f5 ff97 	bl	8001670 <__aeabi_dmul>
 800b742:	0006      	movs	r6, r0
 800b744:	000f      	movs	r7, r1
 800b746:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b748:	106d      	asrs	r5, r5, #1
 800b74a:	3308      	adds	r3, #8
 800b74c:	e7e2      	b.n	800b714 <_dtoa_r+0x304>
 800b74e:	46c0      	nop			; (mov r8, r8)
 800b750:	0800df7f 	.word	0x0800df7f
 800b754:	0800df96 	.word	0x0800df96
 800b758:	7ff00000 	.word	0x7ff00000
 800b75c:	0000270f 	.word	0x0000270f
 800b760:	0800df7b 	.word	0x0800df7b
 800b764:	0800df7e 	.word	0x0800df7e
 800b768:	0800df41 	.word	0x0800df41
 800b76c:	0800df42 	.word	0x0800df42
 800b770:	3ff00000 	.word	0x3ff00000
 800b774:	fffffc01 	.word	0xfffffc01
 800b778:	3ff80000 	.word	0x3ff80000
 800b77c:	636f4361 	.word	0x636f4361
 800b780:	3fd287a7 	.word	0x3fd287a7
 800b784:	8b60c8b3 	.word	0x8b60c8b3
 800b788:	3fc68a28 	.word	0x3fc68a28
 800b78c:	509f79fb 	.word	0x509f79fb
 800b790:	3fd34413 	.word	0x3fd34413
 800b794:	0800e0e0 	.word	0x0800e0e0
 800b798:	00000432 	.word	0x00000432
 800b79c:	00000412 	.word	0x00000412
 800b7a0:	fe100000 	.word	0xfe100000
 800b7a4:	0800dfee 	.word	0x0800dfee
 800b7a8:	0800e0b8 	.word	0x0800e0b8
 800b7ac:	9b03      	ldr	r3, [sp, #12]
 800b7ae:	2402      	movs	r4, #2
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d016      	beq.n	800b7e2 <_dtoa_r+0x3d2>
 800b7b4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b7b6:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b7b8:	220f      	movs	r2, #15
 800b7ba:	425d      	negs	r5, r3
 800b7bc:	402a      	ands	r2, r5
 800b7be:	4bdd      	ldr	r3, [pc, #884]	; (800bb34 <_dtoa_r+0x724>)
 800b7c0:	00d2      	lsls	r2, r2, #3
 800b7c2:	189b      	adds	r3, r3, r2
 800b7c4:	681a      	ldr	r2, [r3, #0]
 800b7c6:	685b      	ldr	r3, [r3, #4]
 800b7c8:	f7f5 ff52 	bl	8001670 <__aeabi_dmul>
 800b7cc:	2701      	movs	r7, #1
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	9008      	str	r0, [sp, #32]
 800b7d2:	9109      	str	r1, [sp, #36]	; 0x24
 800b7d4:	4ed8      	ldr	r6, [pc, #864]	; (800bb38 <_dtoa_r+0x728>)
 800b7d6:	112d      	asrs	r5, r5, #4
 800b7d8:	2d00      	cmp	r5, #0
 800b7da:	d000      	beq.n	800b7de <_dtoa_r+0x3ce>
 800b7dc:	e091      	b.n	800b902 <_dtoa_r+0x4f2>
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d1a1      	bne.n	800b726 <_dtoa_r+0x316>
 800b7e2:	9e08      	ldr	r6, [sp, #32]
 800b7e4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b7e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d100      	bne.n	800b7ee <_dtoa_r+0x3de>
 800b7ec:	e094      	b.n	800b918 <_dtoa_r+0x508>
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	0030      	movs	r0, r6
 800b7f2:	0039      	movs	r1, r7
 800b7f4:	4bd1      	ldr	r3, [pc, #836]	; (800bb3c <_dtoa_r+0x72c>)
 800b7f6:	f7f4 fe2f 	bl	8000458 <__aeabi_dcmplt>
 800b7fa:	2800      	cmp	r0, #0
 800b7fc:	d100      	bne.n	800b800 <_dtoa_r+0x3f0>
 800b7fe:	e08b      	b.n	800b918 <_dtoa_r+0x508>
 800b800:	9b07      	ldr	r3, [sp, #28]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d100      	bne.n	800b808 <_dtoa_r+0x3f8>
 800b806:	e087      	b.n	800b918 <_dtoa_r+0x508>
 800b808:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	dd45      	ble.n	800b89a <_dtoa_r+0x48a>
 800b80e:	9b03      	ldr	r3, [sp, #12]
 800b810:	2200      	movs	r2, #0
 800b812:	3b01      	subs	r3, #1
 800b814:	930e      	str	r3, [sp, #56]	; 0x38
 800b816:	0030      	movs	r0, r6
 800b818:	4bc9      	ldr	r3, [pc, #804]	; (800bb40 <_dtoa_r+0x730>)
 800b81a:	0039      	movs	r1, r7
 800b81c:	f7f5 ff28 	bl	8001670 <__aeabi_dmul>
 800b820:	9008      	str	r0, [sp, #32]
 800b822:	9109      	str	r1, [sp, #36]	; 0x24
 800b824:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b826:	3401      	adds	r4, #1
 800b828:	0020      	movs	r0, r4
 800b82a:	9e08      	ldr	r6, [sp, #32]
 800b82c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b82e:	9312      	str	r3, [sp, #72]	; 0x48
 800b830:	f7f6 fdb6 	bl	80023a0 <__aeabi_i2d>
 800b834:	0032      	movs	r2, r6
 800b836:	003b      	movs	r3, r7
 800b838:	f7f5 ff1a 	bl	8001670 <__aeabi_dmul>
 800b83c:	2200      	movs	r2, #0
 800b83e:	4bc1      	ldr	r3, [pc, #772]	; (800bb44 <_dtoa_r+0x734>)
 800b840:	f7f4 ffbc 	bl	80007bc <__aeabi_dadd>
 800b844:	4ac0      	ldr	r2, [pc, #768]	; (800bb48 <_dtoa_r+0x738>)
 800b846:	9014      	str	r0, [sp, #80]	; 0x50
 800b848:	9115      	str	r1, [sp, #84]	; 0x54
 800b84a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b84c:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800b84e:	4694      	mov	ip, r2
 800b850:	9308      	str	r3, [sp, #32]
 800b852:	9409      	str	r4, [sp, #36]	; 0x24
 800b854:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b856:	4463      	add	r3, ip
 800b858:	9318      	str	r3, [sp, #96]	; 0x60
 800b85a:	9309      	str	r3, [sp, #36]	; 0x24
 800b85c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d15e      	bne.n	800b920 <_dtoa_r+0x510>
 800b862:	2200      	movs	r2, #0
 800b864:	4bb9      	ldr	r3, [pc, #740]	; (800bb4c <_dtoa_r+0x73c>)
 800b866:	0030      	movs	r0, r6
 800b868:	0039      	movs	r1, r7
 800b86a:	f7f6 f9c3 	bl	8001bf4 <__aeabi_dsub>
 800b86e:	9a08      	ldr	r2, [sp, #32]
 800b870:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b872:	0004      	movs	r4, r0
 800b874:	000d      	movs	r5, r1
 800b876:	f7f4 fe03 	bl	8000480 <__aeabi_dcmpgt>
 800b87a:	2800      	cmp	r0, #0
 800b87c:	d000      	beq.n	800b880 <_dtoa_r+0x470>
 800b87e:	e2b3      	b.n	800bde8 <_dtoa_r+0x9d8>
 800b880:	48b3      	ldr	r0, [pc, #716]	; (800bb50 <_dtoa_r+0x740>)
 800b882:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b884:	4684      	mov	ip, r0
 800b886:	4461      	add	r1, ip
 800b888:	000b      	movs	r3, r1
 800b88a:	0020      	movs	r0, r4
 800b88c:	0029      	movs	r1, r5
 800b88e:	9a08      	ldr	r2, [sp, #32]
 800b890:	f7f4 fde2 	bl	8000458 <__aeabi_dcmplt>
 800b894:	2800      	cmp	r0, #0
 800b896:	d000      	beq.n	800b89a <_dtoa_r+0x48a>
 800b898:	e2a3      	b.n	800bde2 <_dtoa_r+0x9d2>
 800b89a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b89c:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800b89e:	9308      	str	r3, [sp, #32]
 800b8a0:	9409      	str	r4, [sp, #36]	; 0x24
 800b8a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	da00      	bge.n	800b8aa <_dtoa_r+0x49a>
 800b8a8:	e179      	b.n	800bb9e <_dtoa_r+0x78e>
 800b8aa:	9a03      	ldr	r2, [sp, #12]
 800b8ac:	2a0e      	cmp	r2, #14
 800b8ae:	dd00      	ble.n	800b8b2 <_dtoa_r+0x4a2>
 800b8b0:	e175      	b.n	800bb9e <_dtoa_r+0x78e>
 800b8b2:	4ba0      	ldr	r3, [pc, #640]	; (800bb34 <_dtoa_r+0x724>)
 800b8b4:	00d2      	lsls	r2, r2, #3
 800b8b6:	189b      	adds	r3, r3, r2
 800b8b8:	681e      	ldr	r6, [r3, #0]
 800b8ba:	685f      	ldr	r7, [r3, #4]
 800b8bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	db00      	blt.n	800b8c4 <_dtoa_r+0x4b4>
 800b8c2:	e0e5      	b.n	800ba90 <_dtoa_r+0x680>
 800b8c4:	9b07      	ldr	r3, [sp, #28]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	dd00      	ble.n	800b8cc <_dtoa_r+0x4bc>
 800b8ca:	e0e1      	b.n	800ba90 <_dtoa_r+0x680>
 800b8cc:	d000      	beq.n	800b8d0 <_dtoa_r+0x4c0>
 800b8ce:	e288      	b.n	800bde2 <_dtoa_r+0x9d2>
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	0030      	movs	r0, r6
 800b8d4:	0039      	movs	r1, r7
 800b8d6:	4b9d      	ldr	r3, [pc, #628]	; (800bb4c <_dtoa_r+0x73c>)
 800b8d8:	f7f5 feca 	bl	8001670 <__aeabi_dmul>
 800b8dc:	9a08      	ldr	r2, [sp, #32]
 800b8de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8e0:	f7f4 fdd8 	bl	8000494 <__aeabi_dcmpge>
 800b8e4:	9e07      	ldr	r6, [sp, #28]
 800b8e6:	0037      	movs	r7, r6
 800b8e8:	2800      	cmp	r0, #0
 800b8ea:	d000      	beq.n	800b8ee <_dtoa_r+0x4de>
 800b8ec:	e25f      	b.n	800bdae <_dtoa_r+0x99e>
 800b8ee:	9b06      	ldr	r3, [sp, #24]
 800b8f0:	9a06      	ldr	r2, [sp, #24]
 800b8f2:	3301      	adds	r3, #1
 800b8f4:	9308      	str	r3, [sp, #32]
 800b8f6:	2331      	movs	r3, #49	; 0x31
 800b8f8:	7013      	strb	r3, [r2, #0]
 800b8fa:	9b03      	ldr	r3, [sp, #12]
 800b8fc:	3301      	adds	r3, #1
 800b8fe:	9303      	str	r3, [sp, #12]
 800b900:	e25a      	b.n	800bdb8 <_dtoa_r+0x9a8>
 800b902:	423d      	tst	r5, r7
 800b904:	d005      	beq.n	800b912 <_dtoa_r+0x502>
 800b906:	6832      	ldr	r2, [r6, #0]
 800b908:	6873      	ldr	r3, [r6, #4]
 800b90a:	f7f5 feb1 	bl	8001670 <__aeabi_dmul>
 800b90e:	003b      	movs	r3, r7
 800b910:	3401      	adds	r4, #1
 800b912:	106d      	asrs	r5, r5, #1
 800b914:	3608      	adds	r6, #8
 800b916:	e75f      	b.n	800b7d8 <_dtoa_r+0x3c8>
 800b918:	9b03      	ldr	r3, [sp, #12]
 800b91a:	930e      	str	r3, [sp, #56]	; 0x38
 800b91c:	9b07      	ldr	r3, [sp, #28]
 800b91e:	e783      	b.n	800b828 <_dtoa_r+0x418>
 800b920:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b922:	4b84      	ldr	r3, [pc, #528]	; (800bb34 <_dtoa_r+0x724>)
 800b924:	3a01      	subs	r2, #1
 800b926:	00d2      	lsls	r2, r2, #3
 800b928:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b92a:	189b      	adds	r3, r3, r2
 800b92c:	9c08      	ldr	r4, [sp, #32]
 800b92e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b930:	681a      	ldr	r2, [r3, #0]
 800b932:	685b      	ldr	r3, [r3, #4]
 800b934:	2900      	cmp	r1, #0
 800b936:	d051      	beq.n	800b9dc <_dtoa_r+0x5cc>
 800b938:	2000      	movs	r0, #0
 800b93a:	4986      	ldr	r1, [pc, #536]	; (800bb54 <_dtoa_r+0x744>)
 800b93c:	f7f5 fa9e 	bl	8000e7c <__aeabi_ddiv>
 800b940:	0022      	movs	r2, r4
 800b942:	002b      	movs	r3, r5
 800b944:	f7f6 f956 	bl	8001bf4 <__aeabi_dsub>
 800b948:	9a06      	ldr	r2, [sp, #24]
 800b94a:	0004      	movs	r4, r0
 800b94c:	4694      	mov	ip, r2
 800b94e:	000d      	movs	r5, r1
 800b950:	9b06      	ldr	r3, [sp, #24]
 800b952:	9314      	str	r3, [sp, #80]	; 0x50
 800b954:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b956:	4463      	add	r3, ip
 800b958:	9318      	str	r3, [sp, #96]	; 0x60
 800b95a:	0039      	movs	r1, r7
 800b95c:	0030      	movs	r0, r6
 800b95e:	f7f6 fce9 	bl	8002334 <__aeabi_d2iz>
 800b962:	9012      	str	r0, [sp, #72]	; 0x48
 800b964:	f7f6 fd1c 	bl	80023a0 <__aeabi_i2d>
 800b968:	0002      	movs	r2, r0
 800b96a:	000b      	movs	r3, r1
 800b96c:	0030      	movs	r0, r6
 800b96e:	0039      	movs	r1, r7
 800b970:	f7f6 f940 	bl	8001bf4 <__aeabi_dsub>
 800b974:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b976:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b978:	3301      	adds	r3, #1
 800b97a:	9308      	str	r3, [sp, #32]
 800b97c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b97e:	0006      	movs	r6, r0
 800b980:	3330      	adds	r3, #48	; 0x30
 800b982:	7013      	strb	r3, [r2, #0]
 800b984:	0022      	movs	r2, r4
 800b986:	002b      	movs	r3, r5
 800b988:	000f      	movs	r7, r1
 800b98a:	f7f4 fd65 	bl	8000458 <__aeabi_dcmplt>
 800b98e:	2800      	cmp	r0, #0
 800b990:	d174      	bne.n	800ba7c <_dtoa_r+0x66c>
 800b992:	0032      	movs	r2, r6
 800b994:	003b      	movs	r3, r7
 800b996:	2000      	movs	r0, #0
 800b998:	4968      	ldr	r1, [pc, #416]	; (800bb3c <_dtoa_r+0x72c>)
 800b99a:	f7f6 f92b 	bl	8001bf4 <__aeabi_dsub>
 800b99e:	0022      	movs	r2, r4
 800b9a0:	002b      	movs	r3, r5
 800b9a2:	f7f4 fd59 	bl	8000458 <__aeabi_dcmplt>
 800b9a6:	2800      	cmp	r0, #0
 800b9a8:	d000      	beq.n	800b9ac <_dtoa_r+0x59c>
 800b9aa:	e0d7      	b.n	800bb5c <_dtoa_r+0x74c>
 800b9ac:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b9ae:	9a08      	ldr	r2, [sp, #32]
 800b9b0:	4293      	cmp	r3, r2
 800b9b2:	d100      	bne.n	800b9b6 <_dtoa_r+0x5a6>
 800b9b4:	e771      	b.n	800b89a <_dtoa_r+0x48a>
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	0020      	movs	r0, r4
 800b9ba:	0029      	movs	r1, r5
 800b9bc:	4b60      	ldr	r3, [pc, #384]	; (800bb40 <_dtoa_r+0x730>)
 800b9be:	f7f5 fe57 	bl	8001670 <__aeabi_dmul>
 800b9c2:	4b5f      	ldr	r3, [pc, #380]	; (800bb40 <_dtoa_r+0x730>)
 800b9c4:	0004      	movs	r4, r0
 800b9c6:	000d      	movs	r5, r1
 800b9c8:	0030      	movs	r0, r6
 800b9ca:	0039      	movs	r1, r7
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	f7f5 fe4f 	bl	8001670 <__aeabi_dmul>
 800b9d2:	9b08      	ldr	r3, [sp, #32]
 800b9d4:	0006      	movs	r6, r0
 800b9d6:	000f      	movs	r7, r1
 800b9d8:	9314      	str	r3, [sp, #80]	; 0x50
 800b9da:	e7be      	b.n	800b95a <_dtoa_r+0x54a>
 800b9dc:	0020      	movs	r0, r4
 800b9de:	0029      	movs	r1, r5
 800b9e0:	f7f5 fe46 	bl	8001670 <__aeabi_dmul>
 800b9e4:	9a06      	ldr	r2, [sp, #24]
 800b9e6:	9b06      	ldr	r3, [sp, #24]
 800b9e8:	4694      	mov	ip, r2
 800b9ea:	9308      	str	r3, [sp, #32]
 800b9ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b9ee:	9014      	str	r0, [sp, #80]	; 0x50
 800b9f0:	9115      	str	r1, [sp, #84]	; 0x54
 800b9f2:	4463      	add	r3, ip
 800b9f4:	9319      	str	r3, [sp, #100]	; 0x64
 800b9f6:	0030      	movs	r0, r6
 800b9f8:	0039      	movs	r1, r7
 800b9fa:	f7f6 fc9b 	bl	8002334 <__aeabi_d2iz>
 800b9fe:	9018      	str	r0, [sp, #96]	; 0x60
 800ba00:	f7f6 fcce 	bl	80023a0 <__aeabi_i2d>
 800ba04:	0002      	movs	r2, r0
 800ba06:	000b      	movs	r3, r1
 800ba08:	0030      	movs	r0, r6
 800ba0a:	0039      	movs	r1, r7
 800ba0c:	f7f6 f8f2 	bl	8001bf4 <__aeabi_dsub>
 800ba10:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800ba12:	9b08      	ldr	r3, [sp, #32]
 800ba14:	3630      	adds	r6, #48	; 0x30
 800ba16:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ba18:	701e      	strb	r6, [r3, #0]
 800ba1a:	3301      	adds	r3, #1
 800ba1c:	0004      	movs	r4, r0
 800ba1e:	000d      	movs	r5, r1
 800ba20:	9308      	str	r3, [sp, #32]
 800ba22:	4293      	cmp	r3, r2
 800ba24:	d12d      	bne.n	800ba82 <_dtoa_r+0x672>
 800ba26:	9814      	ldr	r0, [sp, #80]	; 0x50
 800ba28:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ba2a:	9a06      	ldr	r2, [sp, #24]
 800ba2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ba2e:	4694      	mov	ip, r2
 800ba30:	4463      	add	r3, ip
 800ba32:	2200      	movs	r2, #0
 800ba34:	9308      	str	r3, [sp, #32]
 800ba36:	4b47      	ldr	r3, [pc, #284]	; (800bb54 <_dtoa_r+0x744>)
 800ba38:	f7f4 fec0 	bl	80007bc <__aeabi_dadd>
 800ba3c:	0002      	movs	r2, r0
 800ba3e:	000b      	movs	r3, r1
 800ba40:	0020      	movs	r0, r4
 800ba42:	0029      	movs	r1, r5
 800ba44:	f7f4 fd1c 	bl	8000480 <__aeabi_dcmpgt>
 800ba48:	2800      	cmp	r0, #0
 800ba4a:	d000      	beq.n	800ba4e <_dtoa_r+0x63e>
 800ba4c:	e086      	b.n	800bb5c <_dtoa_r+0x74c>
 800ba4e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ba50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ba52:	2000      	movs	r0, #0
 800ba54:	493f      	ldr	r1, [pc, #252]	; (800bb54 <_dtoa_r+0x744>)
 800ba56:	f7f6 f8cd 	bl	8001bf4 <__aeabi_dsub>
 800ba5a:	0002      	movs	r2, r0
 800ba5c:	000b      	movs	r3, r1
 800ba5e:	0020      	movs	r0, r4
 800ba60:	0029      	movs	r1, r5
 800ba62:	f7f4 fcf9 	bl	8000458 <__aeabi_dcmplt>
 800ba66:	2800      	cmp	r0, #0
 800ba68:	d100      	bne.n	800ba6c <_dtoa_r+0x65c>
 800ba6a:	e716      	b.n	800b89a <_dtoa_r+0x48a>
 800ba6c:	9b08      	ldr	r3, [sp, #32]
 800ba6e:	001a      	movs	r2, r3
 800ba70:	3a01      	subs	r2, #1
 800ba72:	9208      	str	r2, [sp, #32]
 800ba74:	7812      	ldrb	r2, [r2, #0]
 800ba76:	2a30      	cmp	r2, #48	; 0x30
 800ba78:	d0f8      	beq.n	800ba6c <_dtoa_r+0x65c>
 800ba7a:	9308      	str	r3, [sp, #32]
 800ba7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba7e:	9303      	str	r3, [sp, #12]
 800ba80:	e046      	b.n	800bb10 <_dtoa_r+0x700>
 800ba82:	2200      	movs	r2, #0
 800ba84:	4b2e      	ldr	r3, [pc, #184]	; (800bb40 <_dtoa_r+0x730>)
 800ba86:	f7f5 fdf3 	bl	8001670 <__aeabi_dmul>
 800ba8a:	0006      	movs	r6, r0
 800ba8c:	000f      	movs	r7, r1
 800ba8e:	e7b2      	b.n	800b9f6 <_dtoa_r+0x5e6>
 800ba90:	9b06      	ldr	r3, [sp, #24]
 800ba92:	9a06      	ldr	r2, [sp, #24]
 800ba94:	930a      	str	r3, [sp, #40]	; 0x28
 800ba96:	9b07      	ldr	r3, [sp, #28]
 800ba98:	9c08      	ldr	r4, [sp, #32]
 800ba9a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ba9c:	3b01      	subs	r3, #1
 800ba9e:	189b      	adds	r3, r3, r2
 800baa0:	930b      	str	r3, [sp, #44]	; 0x2c
 800baa2:	0032      	movs	r2, r6
 800baa4:	003b      	movs	r3, r7
 800baa6:	0020      	movs	r0, r4
 800baa8:	0029      	movs	r1, r5
 800baaa:	f7f5 f9e7 	bl	8000e7c <__aeabi_ddiv>
 800baae:	f7f6 fc41 	bl	8002334 <__aeabi_d2iz>
 800bab2:	9007      	str	r0, [sp, #28]
 800bab4:	f7f6 fc74 	bl	80023a0 <__aeabi_i2d>
 800bab8:	0032      	movs	r2, r6
 800baba:	003b      	movs	r3, r7
 800babc:	f7f5 fdd8 	bl	8001670 <__aeabi_dmul>
 800bac0:	0002      	movs	r2, r0
 800bac2:	000b      	movs	r3, r1
 800bac4:	0020      	movs	r0, r4
 800bac6:	0029      	movs	r1, r5
 800bac8:	f7f6 f894 	bl	8001bf4 <__aeabi_dsub>
 800bacc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bace:	001a      	movs	r2, r3
 800bad0:	3201      	adds	r2, #1
 800bad2:	920a      	str	r2, [sp, #40]	; 0x28
 800bad4:	9208      	str	r2, [sp, #32]
 800bad6:	9a07      	ldr	r2, [sp, #28]
 800bad8:	3230      	adds	r2, #48	; 0x30
 800bada:	701a      	strb	r2, [r3, #0]
 800badc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bade:	429a      	cmp	r2, r3
 800bae0:	d14f      	bne.n	800bb82 <_dtoa_r+0x772>
 800bae2:	0002      	movs	r2, r0
 800bae4:	000b      	movs	r3, r1
 800bae6:	f7f4 fe69 	bl	80007bc <__aeabi_dadd>
 800baea:	0032      	movs	r2, r6
 800baec:	003b      	movs	r3, r7
 800baee:	0004      	movs	r4, r0
 800baf0:	000d      	movs	r5, r1
 800baf2:	f7f4 fcc5 	bl	8000480 <__aeabi_dcmpgt>
 800baf6:	2800      	cmp	r0, #0
 800baf8:	d12e      	bne.n	800bb58 <_dtoa_r+0x748>
 800bafa:	0032      	movs	r2, r6
 800bafc:	003b      	movs	r3, r7
 800bafe:	0020      	movs	r0, r4
 800bb00:	0029      	movs	r1, r5
 800bb02:	f7f4 fca3 	bl	800044c <__aeabi_dcmpeq>
 800bb06:	2800      	cmp	r0, #0
 800bb08:	d002      	beq.n	800bb10 <_dtoa_r+0x700>
 800bb0a:	9b07      	ldr	r3, [sp, #28]
 800bb0c:	07de      	lsls	r6, r3, #31
 800bb0e:	d423      	bmi.n	800bb58 <_dtoa_r+0x748>
 800bb10:	9905      	ldr	r1, [sp, #20]
 800bb12:	9804      	ldr	r0, [sp, #16]
 800bb14:	f000 ff44 	bl	800c9a0 <_Bfree>
 800bb18:	2300      	movs	r3, #0
 800bb1a:	9a08      	ldr	r2, [sp, #32]
 800bb1c:	7013      	strb	r3, [r2, #0]
 800bb1e:	9b03      	ldr	r3, [sp, #12]
 800bb20:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bb22:	3301      	adds	r3, #1
 800bb24:	6013      	str	r3, [r2, #0]
 800bb26:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d100      	bne.n	800bb2e <_dtoa_r+0x71e>
 800bb2c:	e4ba      	b.n	800b4a4 <_dtoa_r+0x94>
 800bb2e:	9a08      	ldr	r2, [sp, #32]
 800bb30:	601a      	str	r2, [r3, #0]
 800bb32:	e4b7      	b.n	800b4a4 <_dtoa_r+0x94>
 800bb34:	0800e0e0 	.word	0x0800e0e0
 800bb38:	0800e0b8 	.word	0x0800e0b8
 800bb3c:	3ff00000 	.word	0x3ff00000
 800bb40:	40240000 	.word	0x40240000
 800bb44:	401c0000 	.word	0x401c0000
 800bb48:	fcc00000 	.word	0xfcc00000
 800bb4c:	40140000 	.word	0x40140000
 800bb50:	7cc00000 	.word	0x7cc00000
 800bb54:	3fe00000 	.word	0x3fe00000
 800bb58:	9b03      	ldr	r3, [sp, #12]
 800bb5a:	930e      	str	r3, [sp, #56]	; 0x38
 800bb5c:	9b08      	ldr	r3, [sp, #32]
 800bb5e:	9308      	str	r3, [sp, #32]
 800bb60:	3b01      	subs	r3, #1
 800bb62:	781a      	ldrb	r2, [r3, #0]
 800bb64:	2a39      	cmp	r2, #57	; 0x39
 800bb66:	d108      	bne.n	800bb7a <_dtoa_r+0x76a>
 800bb68:	9a06      	ldr	r2, [sp, #24]
 800bb6a:	429a      	cmp	r2, r3
 800bb6c:	d1f7      	bne.n	800bb5e <_dtoa_r+0x74e>
 800bb6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bb70:	9906      	ldr	r1, [sp, #24]
 800bb72:	3201      	adds	r2, #1
 800bb74:	920e      	str	r2, [sp, #56]	; 0x38
 800bb76:	2230      	movs	r2, #48	; 0x30
 800bb78:	700a      	strb	r2, [r1, #0]
 800bb7a:	781a      	ldrb	r2, [r3, #0]
 800bb7c:	3201      	adds	r2, #1
 800bb7e:	701a      	strb	r2, [r3, #0]
 800bb80:	e77c      	b.n	800ba7c <_dtoa_r+0x66c>
 800bb82:	2200      	movs	r2, #0
 800bb84:	4ba9      	ldr	r3, [pc, #676]	; (800be2c <_dtoa_r+0xa1c>)
 800bb86:	f7f5 fd73 	bl	8001670 <__aeabi_dmul>
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	0004      	movs	r4, r0
 800bb90:	000d      	movs	r5, r1
 800bb92:	f7f4 fc5b 	bl	800044c <__aeabi_dcmpeq>
 800bb96:	2800      	cmp	r0, #0
 800bb98:	d100      	bne.n	800bb9c <_dtoa_r+0x78c>
 800bb9a:	e782      	b.n	800baa2 <_dtoa_r+0x692>
 800bb9c:	e7b8      	b.n	800bb10 <_dtoa_r+0x700>
 800bb9e:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800bba0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800bba2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800bba4:	2f00      	cmp	r7, #0
 800bba6:	d012      	beq.n	800bbce <_dtoa_r+0x7be>
 800bba8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bbaa:	2a01      	cmp	r2, #1
 800bbac:	dc6e      	bgt.n	800bc8c <_dtoa_r+0x87c>
 800bbae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bbb0:	2a00      	cmp	r2, #0
 800bbb2:	d065      	beq.n	800bc80 <_dtoa_r+0x870>
 800bbb4:	4a9e      	ldr	r2, [pc, #632]	; (800be30 <_dtoa_r+0xa20>)
 800bbb6:	189b      	adds	r3, r3, r2
 800bbb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bbba:	2101      	movs	r1, #1
 800bbbc:	18d2      	adds	r2, r2, r3
 800bbbe:	920a      	str	r2, [sp, #40]	; 0x28
 800bbc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bbc2:	9804      	ldr	r0, [sp, #16]
 800bbc4:	18d3      	adds	r3, r2, r3
 800bbc6:	930c      	str	r3, [sp, #48]	; 0x30
 800bbc8:	f000 ffe6 	bl	800cb98 <__i2b>
 800bbcc:	0007      	movs	r7, r0
 800bbce:	2c00      	cmp	r4, #0
 800bbd0:	d00e      	beq.n	800bbf0 <_dtoa_r+0x7e0>
 800bbd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	dd0b      	ble.n	800bbf0 <_dtoa_r+0x7e0>
 800bbd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bbda:	0023      	movs	r3, r4
 800bbdc:	4294      	cmp	r4, r2
 800bbde:	dd00      	ble.n	800bbe2 <_dtoa_r+0x7d2>
 800bbe0:	0013      	movs	r3, r2
 800bbe2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bbe4:	1ae4      	subs	r4, r4, r3
 800bbe6:	1ad2      	subs	r2, r2, r3
 800bbe8:	920a      	str	r2, [sp, #40]	; 0x28
 800bbea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bbec:	1ad3      	subs	r3, r2, r3
 800bbee:	930c      	str	r3, [sp, #48]	; 0x30
 800bbf0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d01e      	beq.n	800bc34 <_dtoa_r+0x824>
 800bbf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d05c      	beq.n	800bcb6 <_dtoa_r+0x8a6>
 800bbfc:	2d00      	cmp	r5, #0
 800bbfe:	dd10      	ble.n	800bc22 <_dtoa_r+0x812>
 800bc00:	0039      	movs	r1, r7
 800bc02:	002a      	movs	r2, r5
 800bc04:	9804      	ldr	r0, [sp, #16]
 800bc06:	f001 f88f 	bl	800cd28 <__pow5mult>
 800bc0a:	9a05      	ldr	r2, [sp, #20]
 800bc0c:	0001      	movs	r1, r0
 800bc0e:	0007      	movs	r7, r0
 800bc10:	9804      	ldr	r0, [sp, #16]
 800bc12:	f000 ffd9 	bl	800cbc8 <__multiply>
 800bc16:	0006      	movs	r6, r0
 800bc18:	9905      	ldr	r1, [sp, #20]
 800bc1a:	9804      	ldr	r0, [sp, #16]
 800bc1c:	f000 fec0 	bl	800c9a0 <_Bfree>
 800bc20:	9605      	str	r6, [sp, #20]
 800bc22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc24:	1b5a      	subs	r2, r3, r5
 800bc26:	42ab      	cmp	r3, r5
 800bc28:	d004      	beq.n	800bc34 <_dtoa_r+0x824>
 800bc2a:	9905      	ldr	r1, [sp, #20]
 800bc2c:	9804      	ldr	r0, [sp, #16]
 800bc2e:	f001 f87b 	bl	800cd28 <__pow5mult>
 800bc32:	9005      	str	r0, [sp, #20]
 800bc34:	2101      	movs	r1, #1
 800bc36:	9804      	ldr	r0, [sp, #16]
 800bc38:	f000 ffae 	bl	800cb98 <__i2b>
 800bc3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bc3e:	0006      	movs	r6, r0
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	dd3a      	ble.n	800bcba <_dtoa_r+0x8aa>
 800bc44:	001a      	movs	r2, r3
 800bc46:	0001      	movs	r1, r0
 800bc48:	9804      	ldr	r0, [sp, #16]
 800bc4a:	f001 f86d 	bl	800cd28 <__pow5mult>
 800bc4e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bc50:	0006      	movs	r6, r0
 800bc52:	2500      	movs	r5, #0
 800bc54:	2b01      	cmp	r3, #1
 800bc56:	dc38      	bgt.n	800bcca <_dtoa_r+0x8ba>
 800bc58:	2500      	movs	r5, #0
 800bc5a:	9b08      	ldr	r3, [sp, #32]
 800bc5c:	42ab      	cmp	r3, r5
 800bc5e:	d130      	bne.n	800bcc2 <_dtoa_r+0x8b2>
 800bc60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc62:	031b      	lsls	r3, r3, #12
 800bc64:	42ab      	cmp	r3, r5
 800bc66:	d12c      	bne.n	800bcc2 <_dtoa_r+0x8b2>
 800bc68:	4b72      	ldr	r3, [pc, #456]	; (800be34 <_dtoa_r+0xa24>)
 800bc6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc6c:	4213      	tst	r3, r2
 800bc6e:	d028      	beq.n	800bcc2 <_dtoa_r+0x8b2>
 800bc70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc72:	3501      	adds	r5, #1
 800bc74:	3301      	adds	r3, #1
 800bc76:	930a      	str	r3, [sp, #40]	; 0x28
 800bc78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bc7a:	3301      	adds	r3, #1
 800bc7c:	930c      	str	r3, [sp, #48]	; 0x30
 800bc7e:	e020      	b.n	800bcc2 <_dtoa_r+0x8b2>
 800bc80:	2336      	movs	r3, #54	; 0x36
 800bc82:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800bc84:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800bc86:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800bc88:	1a9b      	subs	r3, r3, r2
 800bc8a:	e795      	b.n	800bbb8 <_dtoa_r+0x7a8>
 800bc8c:	9b07      	ldr	r3, [sp, #28]
 800bc8e:	1e5d      	subs	r5, r3, #1
 800bc90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc92:	42ab      	cmp	r3, r5
 800bc94:	db07      	blt.n	800bca6 <_dtoa_r+0x896>
 800bc96:	1b5d      	subs	r5, r3, r5
 800bc98:	9b07      	ldr	r3, [sp, #28]
 800bc9a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	da8b      	bge.n	800bbb8 <_dtoa_r+0x7a8>
 800bca0:	1ae4      	subs	r4, r4, r3
 800bca2:	2300      	movs	r3, #0
 800bca4:	e788      	b.n	800bbb8 <_dtoa_r+0x7a8>
 800bca6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bca8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bcaa:	1aeb      	subs	r3, r5, r3
 800bcac:	18d3      	adds	r3, r2, r3
 800bcae:	950d      	str	r5, [sp, #52]	; 0x34
 800bcb0:	9313      	str	r3, [sp, #76]	; 0x4c
 800bcb2:	2500      	movs	r5, #0
 800bcb4:	e7f0      	b.n	800bc98 <_dtoa_r+0x888>
 800bcb6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bcb8:	e7b7      	b.n	800bc2a <_dtoa_r+0x81a>
 800bcba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bcbc:	2500      	movs	r5, #0
 800bcbe:	2b01      	cmp	r3, #1
 800bcc0:	ddca      	ble.n	800bc58 <_dtoa_r+0x848>
 800bcc2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bcc4:	2001      	movs	r0, #1
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d008      	beq.n	800bcdc <_dtoa_r+0x8cc>
 800bcca:	6933      	ldr	r3, [r6, #16]
 800bccc:	3303      	adds	r3, #3
 800bcce:	009b      	lsls	r3, r3, #2
 800bcd0:	18f3      	adds	r3, r6, r3
 800bcd2:	6858      	ldr	r0, [r3, #4]
 800bcd4:	f000 ff18 	bl	800cb08 <__hi0bits>
 800bcd8:	2320      	movs	r3, #32
 800bcda:	1a18      	subs	r0, r3, r0
 800bcdc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bcde:	1818      	adds	r0, r3, r0
 800bce0:	0002      	movs	r2, r0
 800bce2:	231f      	movs	r3, #31
 800bce4:	401a      	ands	r2, r3
 800bce6:	4218      	tst	r0, r3
 800bce8:	d047      	beq.n	800bd7a <_dtoa_r+0x96a>
 800bcea:	3301      	adds	r3, #1
 800bcec:	1a9b      	subs	r3, r3, r2
 800bcee:	2b04      	cmp	r3, #4
 800bcf0:	dd3f      	ble.n	800bd72 <_dtoa_r+0x962>
 800bcf2:	231c      	movs	r3, #28
 800bcf4:	1a9b      	subs	r3, r3, r2
 800bcf6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bcf8:	18e4      	adds	r4, r4, r3
 800bcfa:	18d2      	adds	r2, r2, r3
 800bcfc:	920a      	str	r2, [sp, #40]	; 0x28
 800bcfe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bd00:	18d3      	adds	r3, r2, r3
 800bd02:	930c      	str	r3, [sp, #48]	; 0x30
 800bd04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	dd05      	ble.n	800bd16 <_dtoa_r+0x906>
 800bd0a:	001a      	movs	r2, r3
 800bd0c:	9905      	ldr	r1, [sp, #20]
 800bd0e:	9804      	ldr	r0, [sp, #16]
 800bd10:	f001 f866 	bl	800cde0 <__lshift>
 800bd14:	9005      	str	r0, [sp, #20]
 800bd16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	dd05      	ble.n	800bd28 <_dtoa_r+0x918>
 800bd1c:	0031      	movs	r1, r6
 800bd1e:	001a      	movs	r2, r3
 800bd20:	9804      	ldr	r0, [sp, #16]
 800bd22:	f001 f85d 	bl	800cde0 <__lshift>
 800bd26:	0006      	movs	r6, r0
 800bd28:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d027      	beq.n	800bd7e <_dtoa_r+0x96e>
 800bd2e:	0031      	movs	r1, r6
 800bd30:	9805      	ldr	r0, [sp, #20]
 800bd32:	f001 f8c3 	bl	800cebc <__mcmp>
 800bd36:	2800      	cmp	r0, #0
 800bd38:	da21      	bge.n	800bd7e <_dtoa_r+0x96e>
 800bd3a:	9b03      	ldr	r3, [sp, #12]
 800bd3c:	220a      	movs	r2, #10
 800bd3e:	3b01      	subs	r3, #1
 800bd40:	9303      	str	r3, [sp, #12]
 800bd42:	9905      	ldr	r1, [sp, #20]
 800bd44:	2300      	movs	r3, #0
 800bd46:	9804      	ldr	r0, [sp, #16]
 800bd48:	f000 fe4e 	bl	800c9e8 <__multadd>
 800bd4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bd4e:	9005      	str	r0, [sp, #20]
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d100      	bne.n	800bd56 <_dtoa_r+0x946>
 800bd54:	e15d      	b.n	800c012 <_dtoa_r+0xc02>
 800bd56:	2300      	movs	r3, #0
 800bd58:	0039      	movs	r1, r7
 800bd5a:	220a      	movs	r2, #10
 800bd5c:	9804      	ldr	r0, [sp, #16]
 800bd5e:	f000 fe43 	bl	800c9e8 <__multadd>
 800bd62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd64:	0007      	movs	r7, r0
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	dc49      	bgt.n	800bdfe <_dtoa_r+0x9ee>
 800bd6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bd6c:	2b02      	cmp	r3, #2
 800bd6e:	dc0e      	bgt.n	800bd8e <_dtoa_r+0x97e>
 800bd70:	e045      	b.n	800bdfe <_dtoa_r+0x9ee>
 800bd72:	2b04      	cmp	r3, #4
 800bd74:	d0c6      	beq.n	800bd04 <_dtoa_r+0x8f4>
 800bd76:	331c      	adds	r3, #28
 800bd78:	e7bd      	b.n	800bcf6 <_dtoa_r+0x8e6>
 800bd7a:	0013      	movs	r3, r2
 800bd7c:	e7fb      	b.n	800bd76 <_dtoa_r+0x966>
 800bd7e:	9b07      	ldr	r3, [sp, #28]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	dc36      	bgt.n	800bdf2 <_dtoa_r+0x9e2>
 800bd84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bd86:	2b02      	cmp	r3, #2
 800bd88:	dd33      	ble.n	800bdf2 <_dtoa_r+0x9e2>
 800bd8a:	9b07      	ldr	r3, [sp, #28]
 800bd8c:	930b      	str	r3, [sp, #44]	; 0x2c
 800bd8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d10c      	bne.n	800bdae <_dtoa_r+0x99e>
 800bd94:	0031      	movs	r1, r6
 800bd96:	2205      	movs	r2, #5
 800bd98:	9804      	ldr	r0, [sp, #16]
 800bd9a:	f000 fe25 	bl	800c9e8 <__multadd>
 800bd9e:	0006      	movs	r6, r0
 800bda0:	0001      	movs	r1, r0
 800bda2:	9805      	ldr	r0, [sp, #20]
 800bda4:	f001 f88a 	bl	800cebc <__mcmp>
 800bda8:	2800      	cmp	r0, #0
 800bdaa:	dd00      	ble.n	800bdae <_dtoa_r+0x99e>
 800bdac:	e59f      	b.n	800b8ee <_dtoa_r+0x4de>
 800bdae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bdb0:	43db      	mvns	r3, r3
 800bdb2:	9303      	str	r3, [sp, #12]
 800bdb4:	9b06      	ldr	r3, [sp, #24]
 800bdb6:	9308      	str	r3, [sp, #32]
 800bdb8:	2500      	movs	r5, #0
 800bdba:	0031      	movs	r1, r6
 800bdbc:	9804      	ldr	r0, [sp, #16]
 800bdbe:	f000 fdef 	bl	800c9a0 <_Bfree>
 800bdc2:	2f00      	cmp	r7, #0
 800bdc4:	d100      	bne.n	800bdc8 <_dtoa_r+0x9b8>
 800bdc6:	e6a3      	b.n	800bb10 <_dtoa_r+0x700>
 800bdc8:	2d00      	cmp	r5, #0
 800bdca:	d005      	beq.n	800bdd8 <_dtoa_r+0x9c8>
 800bdcc:	42bd      	cmp	r5, r7
 800bdce:	d003      	beq.n	800bdd8 <_dtoa_r+0x9c8>
 800bdd0:	0029      	movs	r1, r5
 800bdd2:	9804      	ldr	r0, [sp, #16]
 800bdd4:	f000 fde4 	bl	800c9a0 <_Bfree>
 800bdd8:	0039      	movs	r1, r7
 800bdda:	9804      	ldr	r0, [sp, #16]
 800bddc:	f000 fde0 	bl	800c9a0 <_Bfree>
 800bde0:	e696      	b.n	800bb10 <_dtoa_r+0x700>
 800bde2:	2600      	movs	r6, #0
 800bde4:	0037      	movs	r7, r6
 800bde6:	e7e2      	b.n	800bdae <_dtoa_r+0x99e>
 800bde8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bdea:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800bdec:	9303      	str	r3, [sp, #12]
 800bdee:	0037      	movs	r7, r6
 800bdf0:	e57d      	b.n	800b8ee <_dtoa_r+0x4de>
 800bdf2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d100      	bne.n	800bdfa <_dtoa_r+0x9ea>
 800bdf8:	e0c3      	b.n	800bf82 <_dtoa_r+0xb72>
 800bdfa:	9b07      	ldr	r3, [sp, #28]
 800bdfc:	930b      	str	r3, [sp, #44]	; 0x2c
 800bdfe:	2c00      	cmp	r4, #0
 800be00:	dd05      	ble.n	800be0e <_dtoa_r+0x9fe>
 800be02:	0039      	movs	r1, r7
 800be04:	0022      	movs	r2, r4
 800be06:	9804      	ldr	r0, [sp, #16]
 800be08:	f000 ffea 	bl	800cde0 <__lshift>
 800be0c:	0007      	movs	r7, r0
 800be0e:	0038      	movs	r0, r7
 800be10:	2d00      	cmp	r5, #0
 800be12:	d024      	beq.n	800be5e <_dtoa_r+0xa4e>
 800be14:	6879      	ldr	r1, [r7, #4]
 800be16:	9804      	ldr	r0, [sp, #16]
 800be18:	f000 fd7e 	bl	800c918 <_Balloc>
 800be1c:	1e04      	subs	r4, r0, #0
 800be1e:	d111      	bne.n	800be44 <_dtoa_r+0xa34>
 800be20:	0022      	movs	r2, r4
 800be22:	4b05      	ldr	r3, [pc, #20]	; (800be38 <_dtoa_r+0xa28>)
 800be24:	4805      	ldr	r0, [pc, #20]	; (800be3c <_dtoa_r+0xa2c>)
 800be26:	4906      	ldr	r1, [pc, #24]	; (800be40 <_dtoa_r+0xa30>)
 800be28:	f7ff fb07 	bl	800b43a <_dtoa_r+0x2a>
 800be2c:	40240000 	.word	0x40240000
 800be30:	00000433 	.word	0x00000433
 800be34:	7ff00000 	.word	0x7ff00000
 800be38:	0800dfee 	.word	0x0800dfee
 800be3c:	0800df96 	.word	0x0800df96
 800be40:	000002ef 	.word	0x000002ef
 800be44:	0039      	movs	r1, r7
 800be46:	693a      	ldr	r2, [r7, #16]
 800be48:	310c      	adds	r1, #12
 800be4a:	3202      	adds	r2, #2
 800be4c:	0092      	lsls	r2, r2, #2
 800be4e:	300c      	adds	r0, #12
 800be50:	f7ff fa3a 	bl	800b2c8 <memcpy>
 800be54:	2201      	movs	r2, #1
 800be56:	0021      	movs	r1, r4
 800be58:	9804      	ldr	r0, [sp, #16]
 800be5a:	f000 ffc1 	bl	800cde0 <__lshift>
 800be5e:	9b06      	ldr	r3, [sp, #24]
 800be60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800be62:	9307      	str	r3, [sp, #28]
 800be64:	3b01      	subs	r3, #1
 800be66:	189b      	adds	r3, r3, r2
 800be68:	2201      	movs	r2, #1
 800be6a:	003d      	movs	r5, r7
 800be6c:	0007      	movs	r7, r0
 800be6e:	930e      	str	r3, [sp, #56]	; 0x38
 800be70:	9b08      	ldr	r3, [sp, #32]
 800be72:	4013      	ands	r3, r2
 800be74:	930d      	str	r3, [sp, #52]	; 0x34
 800be76:	0031      	movs	r1, r6
 800be78:	9805      	ldr	r0, [sp, #20]
 800be7a:	f7ff fa39 	bl	800b2f0 <quorem>
 800be7e:	0029      	movs	r1, r5
 800be80:	0004      	movs	r4, r0
 800be82:	900b      	str	r0, [sp, #44]	; 0x2c
 800be84:	9805      	ldr	r0, [sp, #20]
 800be86:	f001 f819 	bl	800cebc <__mcmp>
 800be8a:	003a      	movs	r2, r7
 800be8c:	900c      	str	r0, [sp, #48]	; 0x30
 800be8e:	0031      	movs	r1, r6
 800be90:	9804      	ldr	r0, [sp, #16]
 800be92:	f001 f82f 	bl	800cef4 <__mdiff>
 800be96:	2201      	movs	r2, #1
 800be98:	68c3      	ldr	r3, [r0, #12]
 800be9a:	3430      	adds	r4, #48	; 0x30
 800be9c:	9008      	str	r0, [sp, #32]
 800be9e:	920a      	str	r2, [sp, #40]	; 0x28
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d104      	bne.n	800beae <_dtoa_r+0xa9e>
 800bea4:	0001      	movs	r1, r0
 800bea6:	9805      	ldr	r0, [sp, #20]
 800bea8:	f001 f808 	bl	800cebc <__mcmp>
 800beac:	900a      	str	r0, [sp, #40]	; 0x28
 800beae:	9908      	ldr	r1, [sp, #32]
 800beb0:	9804      	ldr	r0, [sp, #16]
 800beb2:	f000 fd75 	bl	800c9a0 <_Bfree>
 800beb6:	9b07      	ldr	r3, [sp, #28]
 800beb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800beba:	3301      	adds	r3, #1
 800bebc:	9308      	str	r3, [sp, #32]
 800bebe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bec0:	4313      	orrs	r3, r2
 800bec2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bec4:	4313      	orrs	r3, r2
 800bec6:	d109      	bne.n	800bedc <_dtoa_r+0xacc>
 800bec8:	2c39      	cmp	r4, #57	; 0x39
 800beca:	d022      	beq.n	800bf12 <_dtoa_r+0xb02>
 800becc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bece:	2b00      	cmp	r3, #0
 800bed0:	dd01      	ble.n	800bed6 <_dtoa_r+0xac6>
 800bed2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800bed4:	3431      	adds	r4, #49	; 0x31
 800bed6:	9b07      	ldr	r3, [sp, #28]
 800bed8:	701c      	strb	r4, [r3, #0]
 800beda:	e76e      	b.n	800bdba <_dtoa_r+0x9aa>
 800bedc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bede:	2b00      	cmp	r3, #0
 800bee0:	db04      	blt.n	800beec <_dtoa_r+0xadc>
 800bee2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bee4:	4313      	orrs	r3, r2
 800bee6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bee8:	4313      	orrs	r3, r2
 800beea:	d11e      	bne.n	800bf2a <_dtoa_r+0xb1a>
 800beec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800beee:	2b00      	cmp	r3, #0
 800bef0:	ddf1      	ble.n	800bed6 <_dtoa_r+0xac6>
 800bef2:	9905      	ldr	r1, [sp, #20]
 800bef4:	2201      	movs	r2, #1
 800bef6:	9804      	ldr	r0, [sp, #16]
 800bef8:	f000 ff72 	bl	800cde0 <__lshift>
 800befc:	0031      	movs	r1, r6
 800befe:	9005      	str	r0, [sp, #20]
 800bf00:	f000 ffdc 	bl	800cebc <__mcmp>
 800bf04:	2800      	cmp	r0, #0
 800bf06:	dc02      	bgt.n	800bf0e <_dtoa_r+0xafe>
 800bf08:	d1e5      	bne.n	800bed6 <_dtoa_r+0xac6>
 800bf0a:	07e3      	lsls	r3, r4, #31
 800bf0c:	d5e3      	bpl.n	800bed6 <_dtoa_r+0xac6>
 800bf0e:	2c39      	cmp	r4, #57	; 0x39
 800bf10:	d1df      	bne.n	800bed2 <_dtoa_r+0xac2>
 800bf12:	2339      	movs	r3, #57	; 0x39
 800bf14:	9a07      	ldr	r2, [sp, #28]
 800bf16:	7013      	strb	r3, [r2, #0]
 800bf18:	9b08      	ldr	r3, [sp, #32]
 800bf1a:	9308      	str	r3, [sp, #32]
 800bf1c:	3b01      	subs	r3, #1
 800bf1e:	781a      	ldrb	r2, [r3, #0]
 800bf20:	2a39      	cmp	r2, #57	; 0x39
 800bf22:	d063      	beq.n	800bfec <_dtoa_r+0xbdc>
 800bf24:	3201      	adds	r2, #1
 800bf26:	701a      	strb	r2, [r3, #0]
 800bf28:	e747      	b.n	800bdba <_dtoa_r+0x9aa>
 800bf2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	dd03      	ble.n	800bf38 <_dtoa_r+0xb28>
 800bf30:	2c39      	cmp	r4, #57	; 0x39
 800bf32:	d0ee      	beq.n	800bf12 <_dtoa_r+0xb02>
 800bf34:	3401      	adds	r4, #1
 800bf36:	e7ce      	b.n	800bed6 <_dtoa_r+0xac6>
 800bf38:	9b07      	ldr	r3, [sp, #28]
 800bf3a:	9a07      	ldr	r2, [sp, #28]
 800bf3c:	701c      	strb	r4, [r3, #0]
 800bf3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bf40:	4293      	cmp	r3, r2
 800bf42:	d03e      	beq.n	800bfc2 <_dtoa_r+0xbb2>
 800bf44:	2300      	movs	r3, #0
 800bf46:	220a      	movs	r2, #10
 800bf48:	9905      	ldr	r1, [sp, #20]
 800bf4a:	9804      	ldr	r0, [sp, #16]
 800bf4c:	f000 fd4c 	bl	800c9e8 <__multadd>
 800bf50:	2300      	movs	r3, #0
 800bf52:	9005      	str	r0, [sp, #20]
 800bf54:	220a      	movs	r2, #10
 800bf56:	0029      	movs	r1, r5
 800bf58:	9804      	ldr	r0, [sp, #16]
 800bf5a:	42bd      	cmp	r5, r7
 800bf5c:	d106      	bne.n	800bf6c <_dtoa_r+0xb5c>
 800bf5e:	f000 fd43 	bl	800c9e8 <__multadd>
 800bf62:	0005      	movs	r5, r0
 800bf64:	0007      	movs	r7, r0
 800bf66:	9b08      	ldr	r3, [sp, #32]
 800bf68:	9307      	str	r3, [sp, #28]
 800bf6a:	e784      	b.n	800be76 <_dtoa_r+0xa66>
 800bf6c:	f000 fd3c 	bl	800c9e8 <__multadd>
 800bf70:	0039      	movs	r1, r7
 800bf72:	0005      	movs	r5, r0
 800bf74:	2300      	movs	r3, #0
 800bf76:	220a      	movs	r2, #10
 800bf78:	9804      	ldr	r0, [sp, #16]
 800bf7a:	f000 fd35 	bl	800c9e8 <__multadd>
 800bf7e:	0007      	movs	r7, r0
 800bf80:	e7f1      	b.n	800bf66 <_dtoa_r+0xb56>
 800bf82:	9b07      	ldr	r3, [sp, #28]
 800bf84:	930b      	str	r3, [sp, #44]	; 0x2c
 800bf86:	2500      	movs	r5, #0
 800bf88:	0031      	movs	r1, r6
 800bf8a:	9805      	ldr	r0, [sp, #20]
 800bf8c:	f7ff f9b0 	bl	800b2f0 <quorem>
 800bf90:	9b06      	ldr	r3, [sp, #24]
 800bf92:	3030      	adds	r0, #48	; 0x30
 800bf94:	5558      	strb	r0, [r3, r5]
 800bf96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf98:	3501      	adds	r5, #1
 800bf9a:	0004      	movs	r4, r0
 800bf9c:	42ab      	cmp	r3, r5
 800bf9e:	dd07      	ble.n	800bfb0 <_dtoa_r+0xba0>
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	220a      	movs	r2, #10
 800bfa4:	9905      	ldr	r1, [sp, #20]
 800bfa6:	9804      	ldr	r0, [sp, #16]
 800bfa8:	f000 fd1e 	bl	800c9e8 <__multadd>
 800bfac:	9005      	str	r0, [sp, #20]
 800bfae:	e7eb      	b.n	800bf88 <_dtoa_r+0xb78>
 800bfb0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bfb2:	2301      	movs	r3, #1
 800bfb4:	2a00      	cmp	r2, #0
 800bfb6:	dd00      	ble.n	800bfba <_dtoa_r+0xbaa>
 800bfb8:	0013      	movs	r3, r2
 800bfba:	2500      	movs	r5, #0
 800bfbc:	9a06      	ldr	r2, [sp, #24]
 800bfbe:	18d3      	adds	r3, r2, r3
 800bfc0:	9308      	str	r3, [sp, #32]
 800bfc2:	9905      	ldr	r1, [sp, #20]
 800bfc4:	2201      	movs	r2, #1
 800bfc6:	9804      	ldr	r0, [sp, #16]
 800bfc8:	f000 ff0a 	bl	800cde0 <__lshift>
 800bfcc:	0031      	movs	r1, r6
 800bfce:	9005      	str	r0, [sp, #20]
 800bfd0:	f000 ff74 	bl	800cebc <__mcmp>
 800bfd4:	2800      	cmp	r0, #0
 800bfd6:	dc9f      	bgt.n	800bf18 <_dtoa_r+0xb08>
 800bfd8:	d101      	bne.n	800bfde <_dtoa_r+0xbce>
 800bfda:	07e4      	lsls	r4, r4, #31
 800bfdc:	d49c      	bmi.n	800bf18 <_dtoa_r+0xb08>
 800bfde:	9b08      	ldr	r3, [sp, #32]
 800bfe0:	9308      	str	r3, [sp, #32]
 800bfe2:	3b01      	subs	r3, #1
 800bfe4:	781a      	ldrb	r2, [r3, #0]
 800bfe6:	2a30      	cmp	r2, #48	; 0x30
 800bfe8:	d0fa      	beq.n	800bfe0 <_dtoa_r+0xbd0>
 800bfea:	e6e6      	b.n	800bdba <_dtoa_r+0x9aa>
 800bfec:	9a06      	ldr	r2, [sp, #24]
 800bfee:	429a      	cmp	r2, r3
 800bff0:	d193      	bne.n	800bf1a <_dtoa_r+0xb0a>
 800bff2:	9b03      	ldr	r3, [sp, #12]
 800bff4:	3301      	adds	r3, #1
 800bff6:	9303      	str	r3, [sp, #12]
 800bff8:	2331      	movs	r3, #49	; 0x31
 800bffa:	7013      	strb	r3, [r2, #0]
 800bffc:	e6dd      	b.n	800bdba <_dtoa_r+0x9aa>
 800bffe:	4b09      	ldr	r3, [pc, #36]	; (800c024 <_dtoa_r+0xc14>)
 800c000:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c002:	9306      	str	r3, [sp, #24]
 800c004:	4b08      	ldr	r3, [pc, #32]	; (800c028 <_dtoa_r+0xc18>)
 800c006:	2a00      	cmp	r2, #0
 800c008:	d001      	beq.n	800c00e <_dtoa_r+0xbfe>
 800c00a:	f7ff fa49 	bl	800b4a0 <_dtoa_r+0x90>
 800c00e:	f7ff fa49 	bl	800b4a4 <_dtoa_r+0x94>
 800c012:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c014:	2b00      	cmp	r3, #0
 800c016:	dcb6      	bgt.n	800bf86 <_dtoa_r+0xb76>
 800c018:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c01a:	2b02      	cmp	r3, #2
 800c01c:	dd00      	ble.n	800c020 <_dtoa_r+0xc10>
 800c01e:	e6b6      	b.n	800bd8e <_dtoa_r+0x97e>
 800c020:	e7b1      	b.n	800bf86 <_dtoa_r+0xb76>
 800c022:	46c0      	nop			; (mov r8, r8)
 800c024:	0800df72 	.word	0x0800df72
 800c028:	0800df7a 	.word	0x0800df7a

0800c02c <_free_r>:
 800c02c:	b570      	push	{r4, r5, r6, lr}
 800c02e:	0005      	movs	r5, r0
 800c030:	2900      	cmp	r1, #0
 800c032:	d010      	beq.n	800c056 <_free_r+0x2a>
 800c034:	1f0c      	subs	r4, r1, #4
 800c036:	6823      	ldr	r3, [r4, #0]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	da00      	bge.n	800c03e <_free_r+0x12>
 800c03c:	18e4      	adds	r4, r4, r3
 800c03e:	0028      	movs	r0, r5
 800c040:	f000 fc5a 	bl	800c8f8 <__malloc_lock>
 800c044:	4a1d      	ldr	r2, [pc, #116]	; (800c0bc <_free_r+0x90>)
 800c046:	6813      	ldr	r3, [r2, #0]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d105      	bne.n	800c058 <_free_r+0x2c>
 800c04c:	6063      	str	r3, [r4, #4]
 800c04e:	6014      	str	r4, [r2, #0]
 800c050:	0028      	movs	r0, r5
 800c052:	f000 fc59 	bl	800c908 <__malloc_unlock>
 800c056:	bd70      	pop	{r4, r5, r6, pc}
 800c058:	42a3      	cmp	r3, r4
 800c05a:	d908      	bls.n	800c06e <_free_r+0x42>
 800c05c:	6820      	ldr	r0, [r4, #0]
 800c05e:	1821      	adds	r1, r4, r0
 800c060:	428b      	cmp	r3, r1
 800c062:	d1f3      	bne.n	800c04c <_free_r+0x20>
 800c064:	6819      	ldr	r1, [r3, #0]
 800c066:	685b      	ldr	r3, [r3, #4]
 800c068:	1809      	adds	r1, r1, r0
 800c06a:	6021      	str	r1, [r4, #0]
 800c06c:	e7ee      	b.n	800c04c <_free_r+0x20>
 800c06e:	001a      	movs	r2, r3
 800c070:	685b      	ldr	r3, [r3, #4]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d001      	beq.n	800c07a <_free_r+0x4e>
 800c076:	42a3      	cmp	r3, r4
 800c078:	d9f9      	bls.n	800c06e <_free_r+0x42>
 800c07a:	6811      	ldr	r1, [r2, #0]
 800c07c:	1850      	adds	r0, r2, r1
 800c07e:	42a0      	cmp	r0, r4
 800c080:	d10b      	bne.n	800c09a <_free_r+0x6e>
 800c082:	6820      	ldr	r0, [r4, #0]
 800c084:	1809      	adds	r1, r1, r0
 800c086:	1850      	adds	r0, r2, r1
 800c088:	6011      	str	r1, [r2, #0]
 800c08a:	4283      	cmp	r3, r0
 800c08c:	d1e0      	bne.n	800c050 <_free_r+0x24>
 800c08e:	6818      	ldr	r0, [r3, #0]
 800c090:	685b      	ldr	r3, [r3, #4]
 800c092:	1841      	adds	r1, r0, r1
 800c094:	6011      	str	r1, [r2, #0]
 800c096:	6053      	str	r3, [r2, #4]
 800c098:	e7da      	b.n	800c050 <_free_r+0x24>
 800c09a:	42a0      	cmp	r0, r4
 800c09c:	d902      	bls.n	800c0a4 <_free_r+0x78>
 800c09e:	230c      	movs	r3, #12
 800c0a0:	602b      	str	r3, [r5, #0]
 800c0a2:	e7d5      	b.n	800c050 <_free_r+0x24>
 800c0a4:	6820      	ldr	r0, [r4, #0]
 800c0a6:	1821      	adds	r1, r4, r0
 800c0a8:	428b      	cmp	r3, r1
 800c0aa:	d103      	bne.n	800c0b4 <_free_r+0x88>
 800c0ac:	6819      	ldr	r1, [r3, #0]
 800c0ae:	685b      	ldr	r3, [r3, #4]
 800c0b0:	1809      	adds	r1, r1, r0
 800c0b2:	6021      	str	r1, [r4, #0]
 800c0b4:	6063      	str	r3, [r4, #4]
 800c0b6:	6054      	str	r4, [r2, #4]
 800c0b8:	e7ca      	b.n	800c050 <_free_r+0x24>
 800c0ba:	46c0      	nop			; (mov r8, r8)
 800c0bc:	200007a0 	.word	0x200007a0

0800c0c0 <rshift>:
 800c0c0:	0002      	movs	r2, r0
 800c0c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0c4:	6904      	ldr	r4, [r0, #16]
 800c0c6:	114b      	asrs	r3, r1, #5
 800c0c8:	b085      	sub	sp, #20
 800c0ca:	3214      	adds	r2, #20
 800c0cc:	9302      	str	r3, [sp, #8]
 800c0ce:	114d      	asrs	r5, r1, #5
 800c0d0:	0013      	movs	r3, r2
 800c0d2:	42ac      	cmp	r4, r5
 800c0d4:	dd32      	ble.n	800c13c <rshift+0x7c>
 800c0d6:	261f      	movs	r6, #31
 800c0d8:	000f      	movs	r7, r1
 800c0da:	114b      	asrs	r3, r1, #5
 800c0dc:	009b      	lsls	r3, r3, #2
 800c0de:	00a5      	lsls	r5, r4, #2
 800c0e0:	18d3      	adds	r3, r2, r3
 800c0e2:	4037      	ands	r7, r6
 800c0e4:	1955      	adds	r5, r2, r5
 800c0e6:	9300      	str	r3, [sp, #0]
 800c0e8:	9701      	str	r7, [sp, #4]
 800c0ea:	4231      	tst	r1, r6
 800c0ec:	d10d      	bne.n	800c10a <rshift+0x4a>
 800c0ee:	0016      	movs	r6, r2
 800c0f0:	0019      	movs	r1, r3
 800c0f2:	428d      	cmp	r5, r1
 800c0f4:	d836      	bhi.n	800c164 <rshift+0xa4>
 800c0f6:	9900      	ldr	r1, [sp, #0]
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	3903      	subs	r1, #3
 800c0fc:	428d      	cmp	r5, r1
 800c0fe:	d302      	bcc.n	800c106 <rshift+0x46>
 800c100:	9b02      	ldr	r3, [sp, #8]
 800c102:	1ae4      	subs	r4, r4, r3
 800c104:	00a3      	lsls	r3, r4, #2
 800c106:	18d3      	adds	r3, r2, r3
 800c108:	e018      	b.n	800c13c <rshift+0x7c>
 800c10a:	2120      	movs	r1, #32
 800c10c:	9e01      	ldr	r6, [sp, #4]
 800c10e:	9f01      	ldr	r7, [sp, #4]
 800c110:	1b89      	subs	r1, r1, r6
 800c112:	9e00      	ldr	r6, [sp, #0]
 800c114:	9103      	str	r1, [sp, #12]
 800c116:	ce02      	ldmia	r6!, {r1}
 800c118:	4694      	mov	ip, r2
 800c11a:	40f9      	lsrs	r1, r7
 800c11c:	42b5      	cmp	r5, r6
 800c11e:	d816      	bhi.n	800c14e <rshift+0x8e>
 800c120:	9e00      	ldr	r6, [sp, #0]
 800c122:	2300      	movs	r3, #0
 800c124:	3601      	adds	r6, #1
 800c126:	42b5      	cmp	r5, r6
 800c128:	d303      	bcc.n	800c132 <rshift+0x72>
 800c12a:	9b02      	ldr	r3, [sp, #8]
 800c12c:	1ae3      	subs	r3, r4, r3
 800c12e:	009b      	lsls	r3, r3, #2
 800c130:	3b04      	subs	r3, #4
 800c132:	18d3      	adds	r3, r2, r3
 800c134:	6019      	str	r1, [r3, #0]
 800c136:	2900      	cmp	r1, #0
 800c138:	d000      	beq.n	800c13c <rshift+0x7c>
 800c13a:	3304      	adds	r3, #4
 800c13c:	1a99      	subs	r1, r3, r2
 800c13e:	1089      	asrs	r1, r1, #2
 800c140:	6101      	str	r1, [r0, #16]
 800c142:	4293      	cmp	r3, r2
 800c144:	d101      	bne.n	800c14a <rshift+0x8a>
 800c146:	2300      	movs	r3, #0
 800c148:	6143      	str	r3, [r0, #20]
 800c14a:	b005      	add	sp, #20
 800c14c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c14e:	6837      	ldr	r7, [r6, #0]
 800c150:	9b03      	ldr	r3, [sp, #12]
 800c152:	409f      	lsls	r7, r3
 800c154:	430f      	orrs	r7, r1
 800c156:	4661      	mov	r1, ip
 800c158:	c180      	stmia	r1!, {r7}
 800c15a:	468c      	mov	ip, r1
 800c15c:	9b01      	ldr	r3, [sp, #4]
 800c15e:	ce02      	ldmia	r6!, {r1}
 800c160:	40d9      	lsrs	r1, r3
 800c162:	e7db      	b.n	800c11c <rshift+0x5c>
 800c164:	c980      	ldmia	r1!, {r7}
 800c166:	c680      	stmia	r6!, {r7}
 800c168:	e7c3      	b.n	800c0f2 <rshift+0x32>

0800c16a <__hexdig_fun>:
 800c16a:	0002      	movs	r2, r0
 800c16c:	3a30      	subs	r2, #48	; 0x30
 800c16e:	0003      	movs	r3, r0
 800c170:	2a09      	cmp	r2, #9
 800c172:	d802      	bhi.n	800c17a <__hexdig_fun+0x10>
 800c174:	3b20      	subs	r3, #32
 800c176:	b2d8      	uxtb	r0, r3
 800c178:	4770      	bx	lr
 800c17a:	0002      	movs	r2, r0
 800c17c:	3a61      	subs	r2, #97	; 0x61
 800c17e:	2a05      	cmp	r2, #5
 800c180:	d801      	bhi.n	800c186 <__hexdig_fun+0x1c>
 800c182:	3b47      	subs	r3, #71	; 0x47
 800c184:	e7f7      	b.n	800c176 <__hexdig_fun+0xc>
 800c186:	001a      	movs	r2, r3
 800c188:	3a41      	subs	r2, #65	; 0x41
 800c18a:	2000      	movs	r0, #0
 800c18c:	2a05      	cmp	r2, #5
 800c18e:	d8f3      	bhi.n	800c178 <__hexdig_fun+0xe>
 800c190:	3b27      	subs	r3, #39	; 0x27
 800c192:	e7f0      	b.n	800c176 <__hexdig_fun+0xc>

0800c194 <__gethex>:
 800c194:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c196:	b089      	sub	sp, #36	; 0x24
 800c198:	9307      	str	r3, [sp, #28]
 800c19a:	2302      	movs	r3, #2
 800c19c:	9201      	str	r2, [sp, #4]
 800c19e:	680a      	ldr	r2, [r1, #0]
 800c1a0:	425b      	negs	r3, r3
 800c1a2:	9003      	str	r0, [sp, #12]
 800c1a4:	9106      	str	r1, [sp, #24]
 800c1a6:	1c96      	adds	r6, r2, #2
 800c1a8:	1a9b      	subs	r3, r3, r2
 800c1aa:	199a      	adds	r2, r3, r6
 800c1ac:	9600      	str	r6, [sp, #0]
 800c1ae:	9205      	str	r2, [sp, #20]
 800c1b0:	9a00      	ldr	r2, [sp, #0]
 800c1b2:	3601      	adds	r6, #1
 800c1b4:	7810      	ldrb	r0, [r2, #0]
 800c1b6:	2830      	cmp	r0, #48	; 0x30
 800c1b8:	d0f7      	beq.n	800c1aa <__gethex+0x16>
 800c1ba:	f7ff ffd6 	bl	800c16a <__hexdig_fun>
 800c1be:	2300      	movs	r3, #0
 800c1c0:	001d      	movs	r5, r3
 800c1c2:	9302      	str	r3, [sp, #8]
 800c1c4:	4298      	cmp	r0, r3
 800c1c6:	d11d      	bne.n	800c204 <__gethex+0x70>
 800c1c8:	2201      	movs	r2, #1
 800c1ca:	49a6      	ldr	r1, [pc, #664]	; (800c464 <__gethex+0x2d0>)
 800c1cc:	9800      	ldr	r0, [sp, #0]
 800c1ce:	f7fe ffdf 	bl	800b190 <strncmp>
 800c1d2:	0007      	movs	r7, r0
 800c1d4:	42a8      	cmp	r0, r5
 800c1d6:	d169      	bne.n	800c2ac <__gethex+0x118>
 800c1d8:	9b00      	ldr	r3, [sp, #0]
 800c1da:	0034      	movs	r4, r6
 800c1dc:	7858      	ldrb	r0, [r3, #1]
 800c1de:	f7ff ffc4 	bl	800c16a <__hexdig_fun>
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	9302      	str	r3, [sp, #8]
 800c1e6:	42a8      	cmp	r0, r5
 800c1e8:	d02f      	beq.n	800c24a <__gethex+0xb6>
 800c1ea:	9600      	str	r6, [sp, #0]
 800c1ec:	9b00      	ldr	r3, [sp, #0]
 800c1ee:	7818      	ldrb	r0, [r3, #0]
 800c1f0:	2830      	cmp	r0, #48	; 0x30
 800c1f2:	d009      	beq.n	800c208 <__gethex+0x74>
 800c1f4:	f7ff ffb9 	bl	800c16a <__hexdig_fun>
 800c1f8:	4242      	negs	r2, r0
 800c1fa:	4142      	adcs	r2, r0
 800c1fc:	2301      	movs	r3, #1
 800c1fe:	0035      	movs	r5, r6
 800c200:	9202      	str	r2, [sp, #8]
 800c202:	9305      	str	r3, [sp, #20]
 800c204:	9c00      	ldr	r4, [sp, #0]
 800c206:	e004      	b.n	800c212 <__gethex+0x7e>
 800c208:	9b00      	ldr	r3, [sp, #0]
 800c20a:	3301      	adds	r3, #1
 800c20c:	9300      	str	r3, [sp, #0]
 800c20e:	e7ed      	b.n	800c1ec <__gethex+0x58>
 800c210:	3401      	adds	r4, #1
 800c212:	7820      	ldrb	r0, [r4, #0]
 800c214:	f7ff ffa9 	bl	800c16a <__hexdig_fun>
 800c218:	1e07      	subs	r7, r0, #0
 800c21a:	d1f9      	bne.n	800c210 <__gethex+0x7c>
 800c21c:	2201      	movs	r2, #1
 800c21e:	0020      	movs	r0, r4
 800c220:	4990      	ldr	r1, [pc, #576]	; (800c464 <__gethex+0x2d0>)
 800c222:	f7fe ffb5 	bl	800b190 <strncmp>
 800c226:	2800      	cmp	r0, #0
 800c228:	d10d      	bne.n	800c246 <__gethex+0xb2>
 800c22a:	2d00      	cmp	r5, #0
 800c22c:	d106      	bne.n	800c23c <__gethex+0xa8>
 800c22e:	3401      	adds	r4, #1
 800c230:	0025      	movs	r5, r4
 800c232:	7820      	ldrb	r0, [r4, #0]
 800c234:	f7ff ff99 	bl	800c16a <__hexdig_fun>
 800c238:	2800      	cmp	r0, #0
 800c23a:	d102      	bne.n	800c242 <__gethex+0xae>
 800c23c:	1b2d      	subs	r5, r5, r4
 800c23e:	00af      	lsls	r7, r5, #2
 800c240:	e003      	b.n	800c24a <__gethex+0xb6>
 800c242:	3401      	adds	r4, #1
 800c244:	e7f5      	b.n	800c232 <__gethex+0x9e>
 800c246:	2d00      	cmp	r5, #0
 800c248:	d1f8      	bne.n	800c23c <__gethex+0xa8>
 800c24a:	2220      	movs	r2, #32
 800c24c:	7823      	ldrb	r3, [r4, #0]
 800c24e:	0026      	movs	r6, r4
 800c250:	4393      	bics	r3, r2
 800c252:	2b50      	cmp	r3, #80	; 0x50
 800c254:	d11d      	bne.n	800c292 <__gethex+0xfe>
 800c256:	7863      	ldrb	r3, [r4, #1]
 800c258:	2b2b      	cmp	r3, #43	; 0x2b
 800c25a:	d02c      	beq.n	800c2b6 <__gethex+0x122>
 800c25c:	2b2d      	cmp	r3, #45	; 0x2d
 800c25e:	d02e      	beq.n	800c2be <__gethex+0x12a>
 800c260:	2300      	movs	r3, #0
 800c262:	1c66      	adds	r6, r4, #1
 800c264:	9304      	str	r3, [sp, #16]
 800c266:	7830      	ldrb	r0, [r6, #0]
 800c268:	f7ff ff7f 	bl	800c16a <__hexdig_fun>
 800c26c:	1e43      	subs	r3, r0, #1
 800c26e:	b2db      	uxtb	r3, r3
 800c270:	2b18      	cmp	r3, #24
 800c272:	d82b      	bhi.n	800c2cc <__gethex+0x138>
 800c274:	3810      	subs	r0, #16
 800c276:	0005      	movs	r5, r0
 800c278:	7870      	ldrb	r0, [r6, #1]
 800c27a:	f7ff ff76 	bl	800c16a <__hexdig_fun>
 800c27e:	1e43      	subs	r3, r0, #1
 800c280:	b2db      	uxtb	r3, r3
 800c282:	3601      	adds	r6, #1
 800c284:	2b18      	cmp	r3, #24
 800c286:	d91c      	bls.n	800c2c2 <__gethex+0x12e>
 800c288:	9b04      	ldr	r3, [sp, #16]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d000      	beq.n	800c290 <__gethex+0xfc>
 800c28e:	426d      	negs	r5, r5
 800c290:	197f      	adds	r7, r7, r5
 800c292:	9b06      	ldr	r3, [sp, #24]
 800c294:	601e      	str	r6, [r3, #0]
 800c296:	9b02      	ldr	r3, [sp, #8]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d019      	beq.n	800c2d0 <__gethex+0x13c>
 800c29c:	2600      	movs	r6, #0
 800c29e:	9b05      	ldr	r3, [sp, #20]
 800c2a0:	42b3      	cmp	r3, r6
 800c2a2:	d100      	bne.n	800c2a6 <__gethex+0x112>
 800c2a4:	3606      	adds	r6, #6
 800c2a6:	0030      	movs	r0, r6
 800c2a8:	b009      	add	sp, #36	; 0x24
 800c2aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2ac:	2301      	movs	r3, #1
 800c2ae:	2700      	movs	r7, #0
 800c2b0:	9c00      	ldr	r4, [sp, #0]
 800c2b2:	9302      	str	r3, [sp, #8]
 800c2b4:	e7c9      	b.n	800c24a <__gethex+0xb6>
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	9304      	str	r3, [sp, #16]
 800c2ba:	1ca6      	adds	r6, r4, #2
 800c2bc:	e7d3      	b.n	800c266 <__gethex+0xd2>
 800c2be:	2301      	movs	r3, #1
 800c2c0:	e7fa      	b.n	800c2b8 <__gethex+0x124>
 800c2c2:	230a      	movs	r3, #10
 800c2c4:	435d      	muls	r5, r3
 800c2c6:	182d      	adds	r5, r5, r0
 800c2c8:	3d10      	subs	r5, #16
 800c2ca:	e7d5      	b.n	800c278 <__gethex+0xe4>
 800c2cc:	0026      	movs	r6, r4
 800c2ce:	e7e0      	b.n	800c292 <__gethex+0xfe>
 800c2d0:	9b00      	ldr	r3, [sp, #0]
 800c2d2:	9902      	ldr	r1, [sp, #8]
 800c2d4:	1ae3      	subs	r3, r4, r3
 800c2d6:	3b01      	subs	r3, #1
 800c2d8:	2b07      	cmp	r3, #7
 800c2da:	dc0a      	bgt.n	800c2f2 <__gethex+0x15e>
 800c2dc:	9803      	ldr	r0, [sp, #12]
 800c2de:	f000 fb1b 	bl	800c918 <_Balloc>
 800c2e2:	1e05      	subs	r5, r0, #0
 800c2e4:	d108      	bne.n	800c2f8 <__gethex+0x164>
 800c2e6:	002a      	movs	r2, r5
 800c2e8:	21e4      	movs	r1, #228	; 0xe4
 800c2ea:	4b5f      	ldr	r3, [pc, #380]	; (800c468 <__gethex+0x2d4>)
 800c2ec:	485f      	ldr	r0, [pc, #380]	; (800c46c <__gethex+0x2d8>)
 800c2ee:	f001 faa3 	bl	800d838 <__assert_func>
 800c2f2:	3101      	adds	r1, #1
 800c2f4:	105b      	asrs	r3, r3, #1
 800c2f6:	e7ef      	b.n	800c2d8 <__gethex+0x144>
 800c2f8:	0003      	movs	r3, r0
 800c2fa:	3314      	adds	r3, #20
 800c2fc:	9302      	str	r3, [sp, #8]
 800c2fe:	9305      	str	r3, [sp, #20]
 800c300:	2300      	movs	r3, #0
 800c302:	001e      	movs	r6, r3
 800c304:	9304      	str	r3, [sp, #16]
 800c306:	9b00      	ldr	r3, [sp, #0]
 800c308:	42a3      	cmp	r3, r4
 800c30a:	d33f      	bcc.n	800c38c <__gethex+0x1f8>
 800c30c:	9c05      	ldr	r4, [sp, #20]
 800c30e:	9b02      	ldr	r3, [sp, #8]
 800c310:	c440      	stmia	r4!, {r6}
 800c312:	1ae4      	subs	r4, r4, r3
 800c314:	10a4      	asrs	r4, r4, #2
 800c316:	0030      	movs	r0, r6
 800c318:	612c      	str	r4, [r5, #16]
 800c31a:	f000 fbf5 	bl	800cb08 <__hi0bits>
 800c31e:	9b01      	ldr	r3, [sp, #4]
 800c320:	0164      	lsls	r4, r4, #5
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	1a26      	subs	r6, r4, r0
 800c326:	9300      	str	r3, [sp, #0]
 800c328:	429e      	cmp	r6, r3
 800c32a:	dd51      	ble.n	800c3d0 <__gethex+0x23c>
 800c32c:	1af6      	subs	r6, r6, r3
 800c32e:	0031      	movs	r1, r6
 800c330:	0028      	movs	r0, r5
 800c332:	f000 ff89 	bl	800d248 <__any_on>
 800c336:	1e04      	subs	r4, r0, #0
 800c338:	d016      	beq.n	800c368 <__gethex+0x1d4>
 800c33a:	2401      	movs	r4, #1
 800c33c:	231f      	movs	r3, #31
 800c33e:	0020      	movs	r0, r4
 800c340:	1e72      	subs	r2, r6, #1
 800c342:	4013      	ands	r3, r2
 800c344:	4098      	lsls	r0, r3
 800c346:	0003      	movs	r3, r0
 800c348:	1151      	asrs	r1, r2, #5
 800c34a:	9802      	ldr	r0, [sp, #8]
 800c34c:	0089      	lsls	r1, r1, #2
 800c34e:	5809      	ldr	r1, [r1, r0]
 800c350:	4219      	tst	r1, r3
 800c352:	d009      	beq.n	800c368 <__gethex+0x1d4>
 800c354:	42a2      	cmp	r2, r4
 800c356:	dd06      	ble.n	800c366 <__gethex+0x1d2>
 800c358:	0028      	movs	r0, r5
 800c35a:	1eb1      	subs	r1, r6, #2
 800c35c:	f000 ff74 	bl	800d248 <__any_on>
 800c360:	3402      	adds	r4, #2
 800c362:	2800      	cmp	r0, #0
 800c364:	d100      	bne.n	800c368 <__gethex+0x1d4>
 800c366:	2402      	movs	r4, #2
 800c368:	0031      	movs	r1, r6
 800c36a:	0028      	movs	r0, r5
 800c36c:	f7ff fea8 	bl	800c0c0 <rshift>
 800c370:	19bf      	adds	r7, r7, r6
 800c372:	9b01      	ldr	r3, [sp, #4]
 800c374:	689b      	ldr	r3, [r3, #8]
 800c376:	42bb      	cmp	r3, r7
 800c378:	da3a      	bge.n	800c3f0 <__gethex+0x25c>
 800c37a:	0029      	movs	r1, r5
 800c37c:	9803      	ldr	r0, [sp, #12]
 800c37e:	f000 fb0f 	bl	800c9a0 <_Bfree>
 800c382:	2300      	movs	r3, #0
 800c384:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c386:	26a3      	movs	r6, #163	; 0xa3
 800c388:	6013      	str	r3, [r2, #0]
 800c38a:	e78c      	b.n	800c2a6 <__gethex+0x112>
 800c38c:	3c01      	subs	r4, #1
 800c38e:	7823      	ldrb	r3, [r4, #0]
 800c390:	2b2e      	cmp	r3, #46	; 0x2e
 800c392:	d012      	beq.n	800c3ba <__gethex+0x226>
 800c394:	9b04      	ldr	r3, [sp, #16]
 800c396:	2b20      	cmp	r3, #32
 800c398:	d104      	bne.n	800c3a4 <__gethex+0x210>
 800c39a:	9b05      	ldr	r3, [sp, #20]
 800c39c:	c340      	stmia	r3!, {r6}
 800c39e:	2600      	movs	r6, #0
 800c3a0:	9305      	str	r3, [sp, #20]
 800c3a2:	9604      	str	r6, [sp, #16]
 800c3a4:	7820      	ldrb	r0, [r4, #0]
 800c3a6:	f7ff fee0 	bl	800c16a <__hexdig_fun>
 800c3aa:	230f      	movs	r3, #15
 800c3ac:	4018      	ands	r0, r3
 800c3ae:	9b04      	ldr	r3, [sp, #16]
 800c3b0:	4098      	lsls	r0, r3
 800c3b2:	3304      	adds	r3, #4
 800c3b4:	4306      	orrs	r6, r0
 800c3b6:	9304      	str	r3, [sp, #16]
 800c3b8:	e7a5      	b.n	800c306 <__gethex+0x172>
 800c3ba:	9b00      	ldr	r3, [sp, #0]
 800c3bc:	42a3      	cmp	r3, r4
 800c3be:	d8e9      	bhi.n	800c394 <__gethex+0x200>
 800c3c0:	2201      	movs	r2, #1
 800c3c2:	0020      	movs	r0, r4
 800c3c4:	4927      	ldr	r1, [pc, #156]	; (800c464 <__gethex+0x2d0>)
 800c3c6:	f7fe fee3 	bl	800b190 <strncmp>
 800c3ca:	2800      	cmp	r0, #0
 800c3cc:	d1e2      	bne.n	800c394 <__gethex+0x200>
 800c3ce:	e79a      	b.n	800c306 <__gethex+0x172>
 800c3d0:	9b00      	ldr	r3, [sp, #0]
 800c3d2:	2400      	movs	r4, #0
 800c3d4:	429e      	cmp	r6, r3
 800c3d6:	dacc      	bge.n	800c372 <__gethex+0x1de>
 800c3d8:	1b9e      	subs	r6, r3, r6
 800c3da:	0029      	movs	r1, r5
 800c3dc:	0032      	movs	r2, r6
 800c3de:	9803      	ldr	r0, [sp, #12]
 800c3e0:	f000 fcfe 	bl	800cde0 <__lshift>
 800c3e4:	0003      	movs	r3, r0
 800c3e6:	3314      	adds	r3, #20
 800c3e8:	0005      	movs	r5, r0
 800c3ea:	1bbf      	subs	r7, r7, r6
 800c3ec:	9302      	str	r3, [sp, #8]
 800c3ee:	e7c0      	b.n	800c372 <__gethex+0x1de>
 800c3f0:	9b01      	ldr	r3, [sp, #4]
 800c3f2:	685e      	ldr	r6, [r3, #4]
 800c3f4:	42be      	cmp	r6, r7
 800c3f6:	dd70      	ble.n	800c4da <__gethex+0x346>
 800c3f8:	9b00      	ldr	r3, [sp, #0]
 800c3fa:	1bf6      	subs	r6, r6, r7
 800c3fc:	42b3      	cmp	r3, r6
 800c3fe:	dc37      	bgt.n	800c470 <__gethex+0x2dc>
 800c400:	9b01      	ldr	r3, [sp, #4]
 800c402:	68db      	ldr	r3, [r3, #12]
 800c404:	2b02      	cmp	r3, #2
 800c406:	d024      	beq.n	800c452 <__gethex+0x2be>
 800c408:	2b03      	cmp	r3, #3
 800c40a:	d026      	beq.n	800c45a <__gethex+0x2c6>
 800c40c:	2b01      	cmp	r3, #1
 800c40e:	d117      	bne.n	800c440 <__gethex+0x2ac>
 800c410:	9b00      	ldr	r3, [sp, #0]
 800c412:	42b3      	cmp	r3, r6
 800c414:	d114      	bne.n	800c440 <__gethex+0x2ac>
 800c416:	2b01      	cmp	r3, #1
 800c418:	d10b      	bne.n	800c432 <__gethex+0x29e>
 800c41a:	9b01      	ldr	r3, [sp, #4]
 800c41c:	9a07      	ldr	r2, [sp, #28]
 800c41e:	685b      	ldr	r3, [r3, #4]
 800c420:	2662      	movs	r6, #98	; 0x62
 800c422:	6013      	str	r3, [r2, #0]
 800c424:	2301      	movs	r3, #1
 800c426:	9a02      	ldr	r2, [sp, #8]
 800c428:	612b      	str	r3, [r5, #16]
 800c42a:	6013      	str	r3, [r2, #0]
 800c42c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c42e:	601d      	str	r5, [r3, #0]
 800c430:	e739      	b.n	800c2a6 <__gethex+0x112>
 800c432:	9900      	ldr	r1, [sp, #0]
 800c434:	0028      	movs	r0, r5
 800c436:	3901      	subs	r1, #1
 800c438:	f000 ff06 	bl	800d248 <__any_on>
 800c43c:	2800      	cmp	r0, #0
 800c43e:	d1ec      	bne.n	800c41a <__gethex+0x286>
 800c440:	0029      	movs	r1, r5
 800c442:	9803      	ldr	r0, [sp, #12]
 800c444:	f000 faac 	bl	800c9a0 <_Bfree>
 800c448:	2300      	movs	r3, #0
 800c44a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c44c:	2650      	movs	r6, #80	; 0x50
 800c44e:	6013      	str	r3, [r2, #0]
 800c450:	e729      	b.n	800c2a6 <__gethex+0x112>
 800c452:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c454:	2b00      	cmp	r3, #0
 800c456:	d1f3      	bne.n	800c440 <__gethex+0x2ac>
 800c458:	e7df      	b.n	800c41a <__gethex+0x286>
 800c45a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d1dc      	bne.n	800c41a <__gethex+0x286>
 800c460:	e7ee      	b.n	800c440 <__gethex+0x2ac>
 800c462:	46c0      	nop			; (mov r8, r8)
 800c464:	0800dddc 	.word	0x0800dddc
 800c468:	0800dfee 	.word	0x0800dfee
 800c46c:	0800dfff 	.word	0x0800dfff
 800c470:	1e77      	subs	r7, r6, #1
 800c472:	2c00      	cmp	r4, #0
 800c474:	d12f      	bne.n	800c4d6 <__gethex+0x342>
 800c476:	2f00      	cmp	r7, #0
 800c478:	d004      	beq.n	800c484 <__gethex+0x2f0>
 800c47a:	0039      	movs	r1, r7
 800c47c:	0028      	movs	r0, r5
 800c47e:	f000 fee3 	bl	800d248 <__any_on>
 800c482:	0004      	movs	r4, r0
 800c484:	231f      	movs	r3, #31
 800c486:	117a      	asrs	r2, r7, #5
 800c488:	401f      	ands	r7, r3
 800c48a:	3b1e      	subs	r3, #30
 800c48c:	40bb      	lsls	r3, r7
 800c48e:	9902      	ldr	r1, [sp, #8]
 800c490:	0092      	lsls	r2, r2, #2
 800c492:	5852      	ldr	r2, [r2, r1]
 800c494:	421a      	tst	r2, r3
 800c496:	d001      	beq.n	800c49c <__gethex+0x308>
 800c498:	2302      	movs	r3, #2
 800c49a:	431c      	orrs	r4, r3
 800c49c:	9b00      	ldr	r3, [sp, #0]
 800c49e:	0031      	movs	r1, r6
 800c4a0:	1b9b      	subs	r3, r3, r6
 800c4a2:	2602      	movs	r6, #2
 800c4a4:	0028      	movs	r0, r5
 800c4a6:	9300      	str	r3, [sp, #0]
 800c4a8:	f7ff fe0a 	bl	800c0c0 <rshift>
 800c4ac:	9b01      	ldr	r3, [sp, #4]
 800c4ae:	685f      	ldr	r7, [r3, #4]
 800c4b0:	2c00      	cmp	r4, #0
 800c4b2:	d041      	beq.n	800c538 <__gethex+0x3a4>
 800c4b4:	9b01      	ldr	r3, [sp, #4]
 800c4b6:	68db      	ldr	r3, [r3, #12]
 800c4b8:	2b02      	cmp	r3, #2
 800c4ba:	d010      	beq.n	800c4de <__gethex+0x34a>
 800c4bc:	2b03      	cmp	r3, #3
 800c4be:	d012      	beq.n	800c4e6 <__gethex+0x352>
 800c4c0:	2b01      	cmp	r3, #1
 800c4c2:	d106      	bne.n	800c4d2 <__gethex+0x33e>
 800c4c4:	07a2      	lsls	r2, r4, #30
 800c4c6:	d504      	bpl.n	800c4d2 <__gethex+0x33e>
 800c4c8:	9a02      	ldr	r2, [sp, #8]
 800c4ca:	6812      	ldr	r2, [r2, #0]
 800c4cc:	4314      	orrs	r4, r2
 800c4ce:	421c      	tst	r4, r3
 800c4d0:	d10c      	bne.n	800c4ec <__gethex+0x358>
 800c4d2:	2310      	movs	r3, #16
 800c4d4:	e02f      	b.n	800c536 <__gethex+0x3a2>
 800c4d6:	2401      	movs	r4, #1
 800c4d8:	e7d4      	b.n	800c484 <__gethex+0x2f0>
 800c4da:	2601      	movs	r6, #1
 800c4dc:	e7e8      	b.n	800c4b0 <__gethex+0x31c>
 800c4de:	2301      	movs	r3, #1
 800c4e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c4e2:	1a9b      	subs	r3, r3, r2
 800c4e4:	930f      	str	r3, [sp, #60]	; 0x3c
 800c4e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d0f2      	beq.n	800c4d2 <__gethex+0x33e>
 800c4ec:	692b      	ldr	r3, [r5, #16]
 800c4ee:	2000      	movs	r0, #0
 800c4f0:	9302      	str	r3, [sp, #8]
 800c4f2:	009b      	lsls	r3, r3, #2
 800c4f4:	9304      	str	r3, [sp, #16]
 800c4f6:	002b      	movs	r3, r5
 800c4f8:	9a04      	ldr	r2, [sp, #16]
 800c4fa:	3314      	adds	r3, #20
 800c4fc:	1899      	adds	r1, r3, r2
 800c4fe:	681a      	ldr	r2, [r3, #0]
 800c500:	1c54      	adds	r4, r2, #1
 800c502:	d01e      	beq.n	800c542 <__gethex+0x3ae>
 800c504:	3201      	adds	r2, #1
 800c506:	601a      	str	r2, [r3, #0]
 800c508:	002b      	movs	r3, r5
 800c50a:	3314      	adds	r3, #20
 800c50c:	2e02      	cmp	r6, #2
 800c50e:	d141      	bne.n	800c594 <__gethex+0x400>
 800c510:	9a01      	ldr	r2, [sp, #4]
 800c512:	9900      	ldr	r1, [sp, #0]
 800c514:	6812      	ldr	r2, [r2, #0]
 800c516:	3a01      	subs	r2, #1
 800c518:	428a      	cmp	r2, r1
 800c51a:	d10b      	bne.n	800c534 <__gethex+0x3a0>
 800c51c:	221f      	movs	r2, #31
 800c51e:	9800      	ldr	r0, [sp, #0]
 800c520:	1149      	asrs	r1, r1, #5
 800c522:	4002      	ands	r2, r0
 800c524:	2001      	movs	r0, #1
 800c526:	0004      	movs	r4, r0
 800c528:	4094      	lsls	r4, r2
 800c52a:	0089      	lsls	r1, r1, #2
 800c52c:	58cb      	ldr	r3, [r1, r3]
 800c52e:	4223      	tst	r3, r4
 800c530:	d000      	beq.n	800c534 <__gethex+0x3a0>
 800c532:	2601      	movs	r6, #1
 800c534:	2320      	movs	r3, #32
 800c536:	431e      	orrs	r6, r3
 800c538:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c53a:	601d      	str	r5, [r3, #0]
 800c53c:	9b07      	ldr	r3, [sp, #28]
 800c53e:	601f      	str	r7, [r3, #0]
 800c540:	e6b1      	b.n	800c2a6 <__gethex+0x112>
 800c542:	c301      	stmia	r3!, {r0}
 800c544:	4299      	cmp	r1, r3
 800c546:	d8da      	bhi.n	800c4fe <__gethex+0x36a>
 800c548:	68ab      	ldr	r3, [r5, #8]
 800c54a:	9a02      	ldr	r2, [sp, #8]
 800c54c:	429a      	cmp	r2, r3
 800c54e:	db18      	blt.n	800c582 <__gethex+0x3ee>
 800c550:	6869      	ldr	r1, [r5, #4]
 800c552:	9803      	ldr	r0, [sp, #12]
 800c554:	3101      	adds	r1, #1
 800c556:	f000 f9df 	bl	800c918 <_Balloc>
 800c55a:	1e04      	subs	r4, r0, #0
 800c55c:	d104      	bne.n	800c568 <__gethex+0x3d4>
 800c55e:	0022      	movs	r2, r4
 800c560:	2184      	movs	r1, #132	; 0x84
 800c562:	4b1c      	ldr	r3, [pc, #112]	; (800c5d4 <__gethex+0x440>)
 800c564:	481c      	ldr	r0, [pc, #112]	; (800c5d8 <__gethex+0x444>)
 800c566:	e6c2      	b.n	800c2ee <__gethex+0x15a>
 800c568:	0029      	movs	r1, r5
 800c56a:	692a      	ldr	r2, [r5, #16]
 800c56c:	310c      	adds	r1, #12
 800c56e:	3202      	adds	r2, #2
 800c570:	0092      	lsls	r2, r2, #2
 800c572:	300c      	adds	r0, #12
 800c574:	f7fe fea8 	bl	800b2c8 <memcpy>
 800c578:	0029      	movs	r1, r5
 800c57a:	9803      	ldr	r0, [sp, #12]
 800c57c:	f000 fa10 	bl	800c9a0 <_Bfree>
 800c580:	0025      	movs	r5, r4
 800c582:	692b      	ldr	r3, [r5, #16]
 800c584:	1c5a      	adds	r2, r3, #1
 800c586:	612a      	str	r2, [r5, #16]
 800c588:	2201      	movs	r2, #1
 800c58a:	3304      	adds	r3, #4
 800c58c:	009b      	lsls	r3, r3, #2
 800c58e:	18eb      	adds	r3, r5, r3
 800c590:	605a      	str	r2, [r3, #4]
 800c592:	e7b9      	b.n	800c508 <__gethex+0x374>
 800c594:	692a      	ldr	r2, [r5, #16]
 800c596:	9902      	ldr	r1, [sp, #8]
 800c598:	428a      	cmp	r2, r1
 800c59a:	dd09      	ble.n	800c5b0 <__gethex+0x41c>
 800c59c:	2101      	movs	r1, #1
 800c59e:	0028      	movs	r0, r5
 800c5a0:	f7ff fd8e 	bl	800c0c0 <rshift>
 800c5a4:	9b01      	ldr	r3, [sp, #4]
 800c5a6:	3701      	adds	r7, #1
 800c5a8:	689b      	ldr	r3, [r3, #8]
 800c5aa:	42bb      	cmp	r3, r7
 800c5ac:	dac1      	bge.n	800c532 <__gethex+0x39e>
 800c5ae:	e6e4      	b.n	800c37a <__gethex+0x1e6>
 800c5b0:	221f      	movs	r2, #31
 800c5b2:	9c00      	ldr	r4, [sp, #0]
 800c5b4:	9900      	ldr	r1, [sp, #0]
 800c5b6:	2601      	movs	r6, #1
 800c5b8:	4014      	ands	r4, r2
 800c5ba:	4211      	tst	r1, r2
 800c5bc:	d0ba      	beq.n	800c534 <__gethex+0x3a0>
 800c5be:	9a04      	ldr	r2, [sp, #16]
 800c5c0:	189b      	adds	r3, r3, r2
 800c5c2:	3b04      	subs	r3, #4
 800c5c4:	6818      	ldr	r0, [r3, #0]
 800c5c6:	f000 fa9f 	bl	800cb08 <__hi0bits>
 800c5ca:	2320      	movs	r3, #32
 800c5cc:	1b1b      	subs	r3, r3, r4
 800c5ce:	4298      	cmp	r0, r3
 800c5d0:	dbe4      	blt.n	800c59c <__gethex+0x408>
 800c5d2:	e7af      	b.n	800c534 <__gethex+0x3a0>
 800c5d4:	0800dfee 	.word	0x0800dfee
 800c5d8:	0800dfff 	.word	0x0800dfff

0800c5dc <L_shift>:
 800c5dc:	2308      	movs	r3, #8
 800c5de:	b570      	push	{r4, r5, r6, lr}
 800c5e0:	2520      	movs	r5, #32
 800c5e2:	1a9a      	subs	r2, r3, r2
 800c5e4:	0092      	lsls	r2, r2, #2
 800c5e6:	1aad      	subs	r5, r5, r2
 800c5e8:	6843      	ldr	r3, [r0, #4]
 800c5ea:	6804      	ldr	r4, [r0, #0]
 800c5ec:	001e      	movs	r6, r3
 800c5ee:	40ae      	lsls	r6, r5
 800c5f0:	40d3      	lsrs	r3, r2
 800c5f2:	4334      	orrs	r4, r6
 800c5f4:	6004      	str	r4, [r0, #0]
 800c5f6:	6043      	str	r3, [r0, #4]
 800c5f8:	3004      	adds	r0, #4
 800c5fa:	4288      	cmp	r0, r1
 800c5fc:	d3f4      	bcc.n	800c5e8 <L_shift+0xc>
 800c5fe:	bd70      	pop	{r4, r5, r6, pc}

0800c600 <__match>:
 800c600:	b530      	push	{r4, r5, lr}
 800c602:	6803      	ldr	r3, [r0, #0]
 800c604:	780c      	ldrb	r4, [r1, #0]
 800c606:	3301      	adds	r3, #1
 800c608:	2c00      	cmp	r4, #0
 800c60a:	d102      	bne.n	800c612 <__match+0x12>
 800c60c:	6003      	str	r3, [r0, #0]
 800c60e:	2001      	movs	r0, #1
 800c610:	bd30      	pop	{r4, r5, pc}
 800c612:	781a      	ldrb	r2, [r3, #0]
 800c614:	0015      	movs	r5, r2
 800c616:	3d41      	subs	r5, #65	; 0x41
 800c618:	2d19      	cmp	r5, #25
 800c61a:	d800      	bhi.n	800c61e <__match+0x1e>
 800c61c:	3220      	adds	r2, #32
 800c61e:	3101      	adds	r1, #1
 800c620:	42a2      	cmp	r2, r4
 800c622:	d0ef      	beq.n	800c604 <__match+0x4>
 800c624:	2000      	movs	r0, #0
 800c626:	e7f3      	b.n	800c610 <__match+0x10>

0800c628 <__hexnan>:
 800c628:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c62a:	680b      	ldr	r3, [r1, #0]
 800c62c:	b08b      	sub	sp, #44	; 0x2c
 800c62e:	9201      	str	r2, [sp, #4]
 800c630:	9901      	ldr	r1, [sp, #4]
 800c632:	115a      	asrs	r2, r3, #5
 800c634:	0092      	lsls	r2, r2, #2
 800c636:	188a      	adds	r2, r1, r2
 800c638:	9202      	str	r2, [sp, #8]
 800c63a:	0019      	movs	r1, r3
 800c63c:	221f      	movs	r2, #31
 800c63e:	4011      	ands	r1, r2
 800c640:	9008      	str	r0, [sp, #32]
 800c642:	9106      	str	r1, [sp, #24]
 800c644:	4213      	tst	r3, r2
 800c646:	d002      	beq.n	800c64e <__hexnan+0x26>
 800c648:	9b02      	ldr	r3, [sp, #8]
 800c64a:	3304      	adds	r3, #4
 800c64c:	9302      	str	r3, [sp, #8]
 800c64e:	9b02      	ldr	r3, [sp, #8]
 800c650:	2500      	movs	r5, #0
 800c652:	1f1f      	subs	r7, r3, #4
 800c654:	003e      	movs	r6, r7
 800c656:	003c      	movs	r4, r7
 800c658:	9b08      	ldr	r3, [sp, #32]
 800c65a:	603d      	str	r5, [r7, #0]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	9507      	str	r5, [sp, #28]
 800c660:	9305      	str	r3, [sp, #20]
 800c662:	9503      	str	r5, [sp, #12]
 800c664:	9b05      	ldr	r3, [sp, #20]
 800c666:	3301      	adds	r3, #1
 800c668:	9309      	str	r3, [sp, #36]	; 0x24
 800c66a:	9b05      	ldr	r3, [sp, #20]
 800c66c:	785b      	ldrb	r3, [r3, #1]
 800c66e:	9304      	str	r3, [sp, #16]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d028      	beq.n	800c6c6 <__hexnan+0x9e>
 800c674:	9804      	ldr	r0, [sp, #16]
 800c676:	f7ff fd78 	bl	800c16a <__hexdig_fun>
 800c67a:	2800      	cmp	r0, #0
 800c67c:	d154      	bne.n	800c728 <__hexnan+0x100>
 800c67e:	9b04      	ldr	r3, [sp, #16]
 800c680:	2b20      	cmp	r3, #32
 800c682:	d819      	bhi.n	800c6b8 <__hexnan+0x90>
 800c684:	9b03      	ldr	r3, [sp, #12]
 800c686:	9a07      	ldr	r2, [sp, #28]
 800c688:	4293      	cmp	r3, r2
 800c68a:	dd12      	ble.n	800c6b2 <__hexnan+0x8a>
 800c68c:	42b4      	cmp	r4, r6
 800c68e:	d206      	bcs.n	800c69e <__hexnan+0x76>
 800c690:	2d07      	cmp	r5, #7
 800c692:	dc04      	bgt.n	800c69e <__hexnan+0x76>
 800c694:	002a      	movs	r2, r5
 800c696:	0031      	movs	r1, r6
 800c698:	0020      	movs	r0, r4
 800c69a:	f7ff ff9f 	bl	800c5dc <L_shift>
 800c69e:	9b01      	ldr	r3, [sp, #4]
 800c6a0:	2508      	movs	r5, #8
 800c6a2:	429c      	cmp	r4, r3
 800c6a4:	d905      	bls.n	800c6b2 <__hexnan+0x8a>
 800c6a6:	1f26      	subs	r6, r4, #4
 800c6a8:	2500      	movs	r5, #0
 800c6aa:	0034      	movs	r4, r6
 800c6ac:	9b03      	ldr	r3, [sp, #12]
 800c6ae:	6035      	str	r5, [r6, #0]
 800c6b0:	9307      	str	r3, [sp, #28]
 800c6b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6b4:	9305      	str	r3, [sp, #20]
 800c6b6:	e7d5      	b.n	800c664 <__hexnan+0x3c>
 800c6b8:	9b04      	ldr	r3, [sp, #16]
 800c6ba:	2b29      	cmp	r3, #41	; 0x29
 800c6bc:	d159      	bne.n	800c772 <__hexnan+0x14a>
 800c6be:	9b05      	ldr	r3, [sp, #20]
 800c6c0:	9a08      	ldr	r2, [sp, #32]
 800c6c2:	3302      	adds	r3, #2
 800c6c4:	6013      	str	r3, [r2, #0]
 800c6c6:	9b03      	ldr	r3, [sp, #12]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d052      	beq.n	800c772 <__hexnan+0x14a>
 800c6cc:	42b4      	cmp	r4, r6
 800c6ce:	d206      	bcs.n	800c6de <__hexnan+0xb6>
 800c6d0:	2d07      	cmp	r5, #7
 800c6d2:	dc04      	bgt.n	800c6de <__hexnan+0xb6>
 800c6d4:	002a      	movs	r2, r5
 800c6d6:	0031      	movs	r1, r6
 800c6d8:	0020      	movs	r0, r4
 800c6da:	f7ff ff7f 	bl	800c5dc <L_shift>
 800c6de:	9b01      	ldr	r3, [sp, #4]
 800c6e0:	429c      	cmp	r4, r3
 800c6e2:	d935      	bls.n	800c750 <__hexnan+0x128>
 800c6e4:	001a      	movs	r2, r3
 800c6e6:	0023      	movs	r3, r4
 800c6e8:	cb02      	ldmia	r3!, {r1}
 800c6ea:	c202      	stmia	r2!, {r1}
 800c6ec:	429f      	cmp	r7, r3
 800c6ee:	d2fb      	bcs.n	800c6e8 <__hexnan+0xc0>
 800c6f0:	9b02      	ldr	r3, [sp, #8]
 800c6f2:	1c62      	adds	r2, r4, #1
 800c6f4:	1ed9      	subs	r1, r3, #3
 800c6f6:	2304      	movs	r3, #4
 800c6f8:	4291      	cmp	r1, r2
 800c6fa:	d305      	bcc.n	800c708 <__hexnan+0xe0>
 800c6fc:	9b02      	ldr	r3, [sp, #8]
 800c6fe:	3b04      	subs	r3, #4
 800c700:	1b1b      	subs	r3, r3, r4
 800c702:	089b      	lsrs	r3, r3, #2
 800c704:	3301      	adds	r3, #1
 800c706:	009b      	lsls	r3, r3, #2
 800c708:	9a01      	ldr	r2, [sp, #4]
 800c70a:	18d3      	adds	r3, r2, r3
 800c70c:	2200      	movs	r2, #0
 800c70e:	c304      	stmia	r3!, {r2}
 800c710:	429f      	cmp	r7, r3
 800c712:	d2fc      	bcs.n	800c70e <__hexnan+0xe6>
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d104      	bne.n	800c724 <__hexnan+0xfc>
 800c71a:	9b01      	ldr	r3, [sp, #4]
 800c71c:	429f      	cmp	r7, r3
 800c71e:	d126      	bne.n	800c76e <__hexnan+0x146>
 800c720:	2301      	movs	r3, #1
 800c722:	603b      	str	r3, [r7, #0]
 800c724:	2005      	movs	r0, #5
 800c726:	e025      	b.n	800c774 <__hexnan+0x14c>
 800c728:	9b03      	ldr	r3, [sp, #12]
 800c72a:	3501      	adds	r5, #1
 800c72c:	3301      	adds	r3, #1
 800c72e:	9303      	str	r3, [sp, #12]
 800c730:	2d08      	cmp	r5, #8
 800c732:	dd06      	ble.n	800c742 <__hexnan+0x11a>
 800c734:	9b01      	ldr	r3, [sp, #4]
 800c736:	429c      	cmp	r4, r3
 800c738:	d9bb      	bls.n	800c6b2 <__hexnan+0x8a>
 800c73a:	2300      	movs	r3, #0
 800c73c:	2501      	movs	r5, #1
 800c73e:	3c04      	subs	r4, #4
 800c740:	6023      	str	r3, [r4, #0]
 800c742:	220f      	movs	r2, #15
 800c744:	6823      	ldr	r3, [r4, #0]
 800c746:	4010      	ands	r0, r2
 800c748:	011b      	lsls	r3, r3, #4
 800c74a:	4303      	orrs	r3, r0
 800c74c:	6023      	str	r3, [r4, #0]
 800c74e:	e7b0      	b.n	800c6b2 <__hexnan+0x8a>
 800c750:	9b06      	ldr	r3, [sp, #24]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d0de      	beq.n	800c714 <__hexnan+0xec>
 800c756:	2320      	movs	r3, #32
 800c758:	9a06      	ldr	r2, [sp, #24]
 800c75a:	9902      	ldr	r1, [sp, #8]
 800c75c:	1a9b      	subs	r3, r3, r2
 800c75e:	2201      	movs	r2, #1
 800c760:	4252      	negs	r2, r2
 800c762:	40da      	lsrs	r2, r3
 800c764:	3904      	subs	r1, #4
 800c766:	680b      	ldr	r3, [r1, #0]
 800c768:	4013      	ands	r3, r2
 800c76a:	600b      	str	r3, [r1, #0]
 800c76c:	e7d2      	b.n	800c714 <__hexnan+0xec>
 800c76e:	3f04      	subs	r7, #4
 800c770:	e7d0      	b.n	800c714 <__hexnan+0xec>
 800c772:	2004      	movs	r0, #4
 800c774:	b00b      	add	sp, #44	; 0x2c
 800c776:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c778 <malloc>:
 800c778:	b510      	push	{r4, lr}
 800c77a:	4b03      	ldr	r3, [pc, #12]	; (800c788 <malloc+0x10>)
 800c77c:	0001      	movs	r1, r0
 800c77e:	6818      	ldr	r0, [r3, #0]
 800c780:	f000 f826 	bl	800c7d0 <_malloc_r>
 800c784:	bd10      	pop	{r4, pc}
 800c786:	46c0      	nop			; (mov r8, r8)
 800c788:	200001d0 	.word	0x200001d0

0800c78c <sbrk_aligned>:
 800c78c:	b570      	push	{r4, r5, r6, lr}
 800c78e:	4e0f      	ldr	r6, [pc, #60]	; (800c7cc <sbrk_aligned+0x40>)
 800c790:	000d      	movs	r5, r1
 800c792:	6831      	ldr	r1, [r6, #0]
 800c794:	0004      	movs	r4, r0
 800c796:	2900      	cmp	r1, #0
 800c798:	d102      	bne.n	800c7a0 <sbrk_aligned+0x14>
 800c79a:	f001 f83b 	bl	800d814 <_sbrk_r>
 800c79e:	6030      	str	r0, [r6, #0]
 800c7a0:	0029      	movs	r1, r5
 800c7a2:	0020      	movs	r0, r4
 800c7a4:	f001 f836 	bl	800d814 <_sbrk_r>
 800c7a8:	1c43      	adds	r3, r0, #1
 800c7aa:	d00a      	beq.n	800c7c2 <sbrk_aligned+0x36>
 800c7ac:	2303      	movs	r3, #3
 800c7ae:	1cc5      	adds	r5, r0, #3
 800c7b0:	439d      	bics	r5, r3
 800c7b2:	42a8      	cmp	r0, r5
 800c7b4:	d007      	beq.n	800c7c6 <sbrk_aligned+0x3a>
 800c7b6:	1a29      	subs	r1, r5, r0
 800c7b8:	0020      	movs	r0, r4
 800c7ba:	f001 f82b 	bl	800d814 <_sbrk_r>
 800c7be:	3001      	adds	r0, #1
 800c7c0:	d101      	bne.n	800c7c6 <sbrk_aligned+0x3a>
 800c7c2:	2501      	movs	r5, #1
 800c7c4:	426d      	negs	r5, r5
 800c7c6:	0028      	movs	r0, r5
 800c7c8:	bd70      	pop	{r4, r5, r6, pc}
 800c7ca:	46c0      	nop			; (mov r8, r8)
 800c7cc:	200007a4 	.word	0x200007a4

0800c7d0 <_malloc_r>:
 800c7d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7d2:	2203      	movs	r2, #3
 800c7d4:	1ccb      	adds	r3, r1, #3
 800c7d6:	4393      	bics	r3, r2
 800c7d8:	3308      	adds	r3, #8
 800c7da:	0006      	movs	r6, r0
 800c7dc:	001f      	movs	r7, r3
 800c7de:	2b0c      	cmp	r3, #12
 800c7e0:	d238      	bcs.n	800c854 <_malloc_r+0x84>
 800c7e2:	270c      	movs	r7, #12
 800c7e4:	42b9      	cmp	r1, r7
 800c7e6:	d837      	bhi.n	800c858 <_malloc_r+0x88>
 800c7e8:	0030      	movs	r0, r6
 800c7ea:	f000 f885 	bl	800c8f8 <__malloc_lock>
 800c7ee:	4b38      	ldr	r3, [pc, #224]	; (800c8d0 <_malloc_r+0x100>)
 800c7f0:	9300      	str	r3, [sp, #0]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	001c      	movs	r4, r3
 800c7f6:	2c00      	cmp	r4, #0
 800c7f8:	d133      	bne.n	800c862 <_malloc_r+0x92>
 800c7fa:	0039      	movs	r1, r7
 800c7fc:	0030      	movs	r0, r6
 800c7fe:	f7ff ffc5 	bl	800c78c <sbrk_aligned>
 800c802:	0004      	movs	r4, r0
 800c804:	1c43      	adds	r3, r0, #1
 800c806:	d15e      	bne.n	800c8c6 <_malloc_r+0xf6>
 800c808:	9b00      	ldr	r3, [sp, #0]
 800c80a:	681c      	ldr	r4, [r3, #0]
 800c80c:	0025      	movs	r5, r4
 800c80e:	2d00      	cmp	r5, #0
 800c810:	d14e      	bne.n	800c8b0 <_malloc_r+0xe0>
 800c812:	2c00      	cmp	r4, #0
 800c814:	d051      	beq.n	800c8ba <_malloc_r+0xea>
 800c816:	6823      	ldr	r3, [r4, #0]
 800c818:	0029      	movs	r1, r5
 800c81a:	18e3      	adds	r3, r4, r3
 800c81c:	0030      	movs	r0, r6
 800c81e:	9301      	str	r3, [sp, #4]
 800c820:	f000 fff8 	bl	800d814 <_sbrk_r>
 800c824:	9b01      	ldr	r3, [sp, #4]
 800c826:	4283      	cmp	r3, r0
 800c828:	d147      	bne.n	800c8ba <_malloc_r+0xea>
 800c82a:	6823      	ldr	r3, [r4, #0]
 800c82c:	0030      	movs	r0, r6
 800c82e:	1aff      	subs	r7, r7, r3
 800c830:	0039      	movs	r1, r7
 800c832:	f7ff ffab 	bl	800c78c <sbrk_aligned>
 800c836:	3001      	adds	r0, #1
 800c838:	d03f      	beq.n	800c8ba <_malloc_r+0xea>
 800c83a:	6823      	ldr	r3, [r4, #0]
 800c83c:	19db      	adds	r3, r3, r7
 800c83e:	6023      	str	r3, [r4, #0]
 800c840:	9b00      	ldr	r3, [sp, #0]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d040      	beq.n	800c8ca <_malloc_r+0xfa>
 800c848:	685a      	ldr	r2, [r3, #4]
 800c84a:	42a2      	cmp	r2, r4
 800c84c:	d133      	bne.n	800c8b6 <_malloc_r+0xe6>
 800c84e:	2200      	movs	r2, #0
 800c850:	605a      	str	r2, [r3, #4]
 800c852:	e014      	b.n	800c87e <_malloc_r+0xae>
 800c854:	2b00      	cmp	r3, #0
 800c856:	dac5      	bge.n	800c7e4 <_malloc_r+0x14>
 800c858:	230c      	movs	r3, #12
 800c85a:	2500      	movs	r5, #0
 800c85c:	6033      	str	r3, [r6, #0]
 800c85e:	0028      	movs	r0, r5
 800c860:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c862:	6821      	ldr	r1, [r4, #0]
 800c864:	1bc9      	subs	r1, r1, r7
 800c866:	d420      	bmi.n	800c8aa <_malloc_r+0xda>
 800c868:	290b      	cmp	r1, #11
 800c86a:	d918      	bls.n	800c89e <_malloc_r+0xce>
 800c86c:	19e2      	adds	r2, r4, r7
 800c86e:	6027      	str	r7, [r4, #0]
 800c870:	42a3      	cmp	r3, r4
 800c872:	d112      	bne.n	800c89a <_malloc_r+0xca>
 800c874:	9b00      	ldr	r3, [sp, #0]
 800c876:	601a      	str	r2, [r3, #0]
 800c878:	6863      	ldr	r3, [r4, #4]
 800c87a:	6011      	str	r1, [r2, #0]
 800c87c:	6053      	str	r3, [r2, #4]
 800c87e:	0030      	movs	r0, r6
 800c880:	0025      	movs	r5, r4
 800c882:	f000 f841 	bl	800c908 <__malloc_unlock>
 800c886:	2207      	movs	r2, #7
 800c888:	350b      	adds	r5, #11
 800c88a:	1d23      	adds	r3, r4, #4
 800c88c:	4395      	bics	r5, r2
 800c88e:	1aea      	subs	r2, r5, r3
 800c890:	429d      	cmp	r5, r3
 800c892:	d0e4      	beq.n	800c85e <_malloc_r+0x8e>
 800c894:	1b5b      	subs	r3, r3, r5
 800c896:	50a3      	str	r3, [r4, r2]
 800c898:	e7e1      	b.n	800c85e <_malloc_r+0x8e>
 800c89a:	605a      	str	r2, [r3, #4]
 800c89c:	e7ec      	b.n	800c878 <_malloc_r+0xa8>
 800c89e:	6862      	ldr	r2, [r4, #4]
 800c8a0:	42a3      	cmp	r3, r4
 800c8a2:	d1d5      	bne.n	800c850 <_malloc_r+0x80>
 800c8a4:	9b00      	ldr	r3, [sp, #0]
 800c8a6:	601a      	str	r2, [r3, #0]
 800c8a8:	e7e9      	b.n	800c87e <_malloc_r+0xae>
 800c8aa:	0023      	movs	r3, r4
 800c8ac:	6864      	ldr	r4, [r4, #4]
 800c8ae:	e7a2      	b.n	800c7f6 <_malloc_r+0x26>
 800c8b0:	002c      	movs	r4, r5
 800c8b2:	686d      	ldr	r5, [r5, #4]
 800c8b4:	e7ab      	b.n	800c80e <_malloc_r+0x3e>
 800c8b6:	0013      	movs	r3, r2
 800c8b8:	e7c4      	b.n	800c844 <_malloc_r+0x74>
 800c8ba:	230c      	movs	r3, #12
 800c8bc:	0030      	movs	r0, r6
 800c8be:	6033      	str	r3, [r6, #0]
 800c8c0:	f000 f822 	bl	800c908 <__malloc_unlock>
 800c8c4:	e7cb      	b.n	800c85e <_malloc_r+0x8e>
 800c8c6:	6027      	str	r7, [r4, #0]
 800c8c8:	e7d9      	b.n	800c87e <_malloc_r+0xae>
 800c8ca:	605b      	str	r3, [r3, #4]
 800c8cc:	deff      	udf	#255	; 0xff
 800c8ce:	46c0      	nop			; (mov r8, r8)
 800c8d0:	200007a0 	.word	0x200007a0

0800c8d4 <__ascii_mbtowc>:
 800c8d4:	b082      	sub	sp, #8
 800c8d6:	2900      	cmp	r1, #0
 800c8d8:	d100      	bne.n	800c8dc <__ascii_mbtowc+0x8>
 800c8da:	a901      	add	r1, sp, #4
 800c8dc:	1e10      	subs	r0, r2, #0
 800c8de:	d006      	beq.n	800c8ee <__ascii_mbtowc+0x1a>
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d006      	beq.n	800c8f2 <__ascii_mbtowc+0x1e>
 800c8e4:	7813      	ldrb	r3, [r2, #0]
 800c8e6:	600b      	str	r3, [r1, #0]
 800c8e8:	7810      	ldrb	r0, [r2, #0]
 800c8ea:	1e43      	subs	r3, r0, #1
 800c8ec:	4198      	sbcs	r0, r3
 800c8ee:	b002      	add	sp, #8
 800c8f0:	4770      	bx	lr
 800c8f2:	2002      	movs	r0, #2
 800c8f4:	4240      	negs	r0, r0
 800c8f6:	e7fa      	b.n	800c8ee <__ascii_mbtowc+0x1a>

0800c8f8 <__malloc_lock>:
 800c8f8:	b510      	push	{r4, lr}
 800c8fa:	4802      	ldr	r0, [pc, #8]	; (800c904 <__malloc_lock+0xc>)
 800c8fc:	f7fe fcd7 	bl	800b2ae <__retarget_lock_acquire_recursive>
 800c900:	bd10      	pop	{r4, pc}
 800c902:	46c0      	nop			; (mov r8, r8)
 800c904:	2000079c 	.word	0x2000079c

0800c908 <__malloc_unlock>:
 800c908:	b510      	push	{r4, lr}
 800c90a:	4802      	ldr	r0, [pc, #8]	; (800c914 <__malloc_unlock+0xc>)
 800c90c:	f7fe fcd0 	bl	800b2b0 <__retarget_lock_release_recursive>
 800c910:	bd10      	pop	{r4, pc}
 800c912:	46c0      	nop			; (mov r8, r8)
 800c914:	2000079c 	.word	0x2000079c

0800c918 <_Balloc>:
 800c918:	b570      	push	{r4, r5, r6, lr}
 800c91a:	69c5      	ldr	r5, [r0, #28]
 800c91c:	0006      	movs	r6, r0
 800c91e:	000c      	movs	r4, r1
 800c920:	2d00      	cmp	r5, #0
 800c922:	d10e      	bne.n	800c942 <_Balloc+0x2a>
 800c924:	2010      	movs	r0, #16
 800c926:	f7ff ff27 	bl	800c778 <malloc>
 800c92a:	1e02      	subs	r2, r0, #0
 800c92c:	61f0      	str	r0, [r6, #28]
 800c92e:	d104      	bne.n	800c93a <_Balloc+0x22>
 800c930:	216b      	movs	r1, #107	; 0x6b
 800c932:	4b19      	ldr	r3, [pc, #100]	; (800c998 <_Balloc+0x80>)
 800c934:	4819      	ldr	r0, [pc, #100]	; (800c99c <_Balloc+0x84>)
 800c936:	f000 ff7f 	bl	800d838 <__assert_func>
 800c93a:	6045      	str	r5, [r0, #4]
 800c93c:	6085      	str	r5, [r0, #8]
 800c93e:	6005      	str	r5, [r0, #0]
 800c940:	60c5      	str	r5, [r0, #12]
 800c942:	69f5      	ldr	r5, [r6, #28]
 800c944:	68eb      	ldr	r3, [r5, #12]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d013      	beq.n	800c972 <_Balloc+0x5a>
 800c94a:	69f3      	ldr	r3, [r6, #28]
 800c94c:	00a2      	lsls	r2, r4, #2
 800c94e:	68db      	ldr	r3, [r3, #12]
 800c950:	189b      	adds	r3, r3, r2
 800c952:	6818      	ldr	r0, [r3, #0]
 800c954:	2800      	cmp	r0, #0
 800c956:	d118      	bne.n	800c98a <_Balloc+0x72>
 800c958:	2101      	movs	r1, #1
 800c95a:	000d      	movs	r5, r1
 800c95c:	40a5      	lsls	r5, r4
 800c95e:	1d6a      	adds	r2, r5, #5
 800c960:	0030      	movs	r0, r6
 800c962:	0092      	lsls	r2, r2, #2
 800c964:	f000 ff86 	bl	800d874 <_calloc_r>
 800c968:	2800      	cmp	r0, #0
 800c96a:	d00c      	beq.n	800c986 <_Balloc+0x6e>
 800c96c:	6044      	str	r4, [r0, #4]
 800c96e:	6085      	str	r5, [r0, #8]
 800c970:	e00d      	b.n	800c98e <_Balloc+0x76>
 800c972:	2221      	movs	r2, #33	; 0x21
 800c974:	2104      	movs	r1, #4
 800c976:	0030      	movs	r0, r6
 800c978:	f000 ff7c 	bl	800d874 <_calloc_r>
 800c97c:	69f3      	ldr	r3, [r6, #28]
 800c97e:	60e8      	str	r0, [r5, #12]
 800c980:	68db      	ldr	r3, [r3, #12]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d1e1      	bne.n	800c94a <_Balloc+0x32>
 800c986:	2000      	movs	r0, #0
 800c988:	bd70      	pop	{r4, r5, r6, pc}
 800c98a:	6802      	ldr	r2, [r0, #0]
 800c98c:	601a      	str	r2, [r3, #0]
 800c98e:	2300      	movs	r3, #0
 800c990:	6103      	str	r3, [r0, #16]
 800c992:	60c3      	str	r3, [r0, #12]
 800c994:	e7f8      	b.n	800c988 <_Balloc+0x70>
 800c996:	46c0      	nop			; (mov r8, r8)
 800c998:	0800df7f 	.word	0x0800df7f
 800c99c:	0800e05f 	.word	0x0800e05f

0800c9a0 <_Bfree>:
 800c9a0:	b570      	push	{r4, r5, r6, lr}
 800c9a2:	69c6      	ldr	r6, [r0, #28]
 800c9a4:	0005      	movs	r5, r0
 800c9a6:	000c      	movs	r4, r1
 800c9a8:	2e00      	cmp	r6, #0
 800c9aa:	d10e      	bne.n	800c9ca <_Bfree+0x2a>
 800c9ac:	2010      	movs	r0, #16
 800c9ae:	f7ff fee3 	bl	800c778 <malloc>
 800c9b2:	1e02      	subs	r2, r0, #0
 800c9b4:	61e8      	str	r0, [r5, #28]
 800c9b6:	d104      	bne.n	800c9c2 <_Bfree+0x22>
 800c9b8:	218f      	movs	r1, #143	; 0x8f
 800c9ba:	4b09      	ldr	r3, [pc, #36]	; (800c9e0 <_Bfree+0x40>)
 800c9bc:	4809      	ldr	r0, [pc, #36]	; (800c9e4 <_Bfree+0x44>)
 800c9be:	f000 ff3b 	bl	800d838 <__assert_func>
 800c9c2:	6046      	str	r6, [r0, #4]
 800c9c4:	6086      	str	r6, [r0, #8]
 800c9c6:	6006      	str	r6, [r0, #0]
 800c9c8:	60c6      	str	r6, [r0, #12]
 800c9ca:	2c00      	cmp	r4, #0
 800c9cc:	d007      	beq.n	800c9de <_Bfree+0x3e>
 800c9ce:	69eb      	ldr	r3, [r5, #28]
 800c9d0:	6862      	ldr	r2, [r4, #4]
 800c9d2:	68db      	ldr	r3, [r3, #12]
 800c9d4:	0092      	lsls	r2, r2, #2
 800c9d6:	189b      	adds	r3, r3, r2
 800c9d8:	681a      	ldr	r2, [r3, #0]
 800c9da:	6022      	str	r2, [r4, #0]
 800c9dc:	601c      	str	r4, [r3, #0]
 800c9de:	bd70      	pop	{r4, r5, r6, pc}
 800c9e0:	0800df7f 	.word	0x0800df7f
 800c9e4:	0800e05f 	.word	0x0800e05f

0800c9e8 <__multadd>:
 800c9e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c9ea:	000e      	movs	r6, r1
 800c9ec:	9001      	str	r0, [sp, #4]
 800c9ee:	000c      	movs	r4, r1
 800c9f0:	001d      	movs	r5, r3
 800c9f2:	2000      	movs	r0, #0
 800c9f4:	690f      	ldr	r7, [r1, #16]
 800c9f6:	3614      	adds	r6, #20
 800c9f8:	6833      	ldr	r3, [r6, #0]
 800c9fa:	3001      	adds	r0, #1
 800c9fc:	b299      	uxth	r1, r3
 800c9fe:	4351      	muls	r1, r2
 800ca00:	0c1b      	lsrs	r3, r3, #16
 800ca02:	4353      	muls	r3, r2
 800ca04:	1949      	adds	r1, r1, r5
 800ca06:	0c0d      	lsrs	r5, r1, #16
 800ca08:	195b      	adds	r3, r3, r5
 800ca0a:	0c1d      	lsrs	r5, r3, #16
 800ca0c:	b289      	uxth	r1, r1
 800ca0e:	041b      	lsls	r3, r3, #16
 800ca10:	185b      	adds	r3, r3, r1
 800ca12:	c608      	stmia	r6!, {r3}
 800ca14:	4287      	cmp	r7, r0
 800ca16:	dcef      	bgt.n	800c9f8 <__multadd+0x10>
 800ca18:	2d00      	cmp	r5, #0
 800ca1a:	d022      	beq.n	800ca62 <__multadd+0x7a>
 800ca1c:	68a3      	ldr	r3, [r4, #8]
 800ca1e:	42bb      	cmp	r3, r7
 800ca20:	dc19      	bgt.n	800ca56 <__multadd+0x6e>
 800ca22:	6861      	ldr	r1, [r4, #4]
 800ca24:	9801      	ldr	r0, [sp, #4]
 800ca26:	3101      	adds	r1, #1
 800ca28:	f7ff ff76 	bl	800c918 <_Balloc>
 800ca2c:	1e06      	subs	r6, r0, #0
 800ca2e:	d105      	bne.n	800ca3c <__multadd+0x54>
 800ca30:	0032      	movs	r2, r6
 800ca32:	21ba      	movs	r1, #186	; 0xba
 800ca34:	4b0c      	ldr	r3, [pc, #48]	; (800ca68 <__multadd+0x80>)
 800ca36:	480d      	ldr	r0, [pc, #52]	; (800ca6c <__multadd+0x84>)
 800ca38:	f000 fefe 	bl	800d838 <__assert_func>
 800ca3c:	0021      	movs	r1, r4
 800ca3e:	6922      	ldr	r2, [r4, #16]
 800ca40:	310c      	adds	r1, #12
 800ca42:	3202      	adds	r2, #2
 800ca44:	0092      	lsls	r2, r2, #2
 800ca46:	300c      	adds	r0, #12
 800ca48:	f7fe fc3e 	bl	800b2c8 <memcpy>
 800ca4c:	0021      	movs	r1, r4
 800ca4e:	9801      	ldr	r0, [sp, #4]
 800ca50:	f7ff ffa6 	bl	800c9a0 <_Bfree>
 800ca54:	0034      	movs	r4, r6
 800ca56:	1d3b      	adds	r3, r7, #4
 800ca58:	009b      	lsls	r3, r3, #2
 800ca5a:	18e3      	adds	r3, r4, r3
 800ca5c:	605d      	str	r5, [r3, #4]
 800ca5e:	1c7b      	adds	r3, r7, #1
 800ca60:	6123      	str	r3, [r4, #16]
 800ca62:	0020      	movs	r0, r4
 800ca64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ca66:	46c0      	nop			; (mov r8, r8)
 800ca68:	0800dfee 	.word	0x0800dfee
 800ca6c:	0800e05f 	.word	0x0800e05f

0800ca70 <__s2b>:
 800ca70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca72:	0006      	movs	r6, r0
 800ca74:	0018      	movs	r0, r3
 800ca76:	000c      	movs	r4, r1
 800ca78:	3008      	adds	r0, #8
 800ca7a:	2109      	movs	r1, #9
 800ca7c:	9301      	str	r3, [sp, #4]
 800ca7e:	0015      	movs	r5, r2
 800ca80:	f7f3 fbe8 	bl	8000254 <__divsi3>
 800ca84:	2301      	movs	r3, #1
 800ca86:	2100      	movs	r1, #0
 800ca88:	4283      	cmp	r3, r0
 800ca8a:	db0a      	blt.n	800caa2 <__s2b+0x32>
 800ca8c:	0030      	movs	r0, r6
 800ca8e:	f7ff ff43 	bl	800c918 <_Balloc>
 800ca92:	1e01      	subs	r1, r0, #0
 800ca94:	d108      	bne.n	800caa8 <__s2b+0x38>
 800ca96:	000a      	movs	r2, r1
 800ca98:	4b19      	ldr	r3, [pc, #100]	; (800cb00 <__s2b+0x90>)
 800ca9a:	481a      	ldr	r0, [pc, #104]	; (800cb04 <__s2b+0x94>)
 800ca9c:	31d3      	adds	r1, #211	; 0xd3
 800ca9e:	f000 fecb 	bl	800d838 <__assert_func>
 800caa2:	005b      	lsls	r3, r3, #1
 800caa4:	3101      	adds	r1, #1
 800caa6:	e7ef      	b.n	800ca88 <__s2b+0x18>
 800caa8:	9b08      	ldr	r3, [sp, #32]
 800caaa:	6143      	str	r3, [r0, #20]
 800caac:	2301      	movs	r3, #1
 800caae:	6103      	str	r3, [r0, #16]
 800cab0:	2d09      	cmp	r5, #9
 800cab2:	dd18      	ble.n	800cae6 <__s2b+0x76>
 800cab4:	0023      	movs	r3, r4
 800cab6:	3309      	adds	r3, #9
 800cab8:	001f      	movs	r7, r3
 800caba:	9300      	str	r3, [sp, #0]
 800cabc:	1964      	adds	r4, r4, r5
 800cabe:	783b      	ldrb	r3, [r7, #0]
 800cac0:	220a      	movs	r2, #10
 800cac2:	0030      	movs	r0, r6
 800cac4:	3b30      	subs	r3, #48	; 0x30
 800cac6:	f7ff ff8f 	bl	800c9e8 <__multadd>
 800caca:	3701      	adds	r7, #1
 800cacc:	0001      	movs	r1, r0
 800cace:	42a7      	cmp	r7, r4
 800cad0:	d1f5      	bne.n	800cabe <__s2b+0x4e>
 800cad2:	002c      	movs	r4, r5
 800cad4:	9b00      	ldr	r3, [sp, #0]
 800cad6:	3c08      	subs	r4, #8
 800cad8:	191c      	adds	r4, r3, r4
 800cada:	002f      	movs	r7, r5
 800cadc:	9b01      	ldr	r3, [sp, #4]
 800cade:	429f      	cmp	r7, r3
 800cae0:	db04      	blt.n	800caec <__s2b+0x7c>
 800cae2:	0008      	movs	r0, r1
 800cae4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cae6:	2509      	movs	r5, #9
 800cae8:	340a      	adds	r4, #10
 800caea:	e7f6      	b.n	800cada <__s2b+0x6a>
 800caec:	1b63      	subs	r3, r4, r5
 800caee:	5ddb      	ldrb	r3, [r3, r7]
 800caf0:	220a      	movs	r2, #10
 800caf2:	0030      	movs	r0, r6
 800caf4:	3b30      	subs	r3, #48	; 0x30
 800caf6:	f7ff ff77 	bl	800c9e8 <__multadd>
 800cafa:	3701      	adds	r7, #1
 800cafc:	0001      	movs	r1, r0
 800cafe:	e7ed      	b.n	800cadc <__s2b+0x6c>
 800cb00:	0800dfee 	.word	0x0800dfee
 800cb04:	0800e05f 	.word	0x0800e05f

0800cb08 <__hi0bits>:
 800cb08:	0003      	movs	r3, r0
 800cb0a:	0c02      	lsrs	r2, r0, #16
 800cb0c:	2000      	movs	r0, #0
 800cb0e:	4282      	cmp	r2, r0
 800cb10:	d101      	bne.n	800cb16 <__hi0bits+0xe>
 800cb12:	041b      	lsls	r3, r3, #16
 800cb14:	3010      	adds	r0, #16
 800cb16:	0e1a      	lsrs	r2, r3, #24
 800cb18:	d101      	bne.n	800cb1e <__hi0bits+0x16>
 800cb1a:	3008      	adds	r0, #8
 800cb1c:	021b      	lsls	r3, r3, #8
 800cb1e:	0f1a      	lsrs	r2, r3, #28
 800cb20:	d101      	bne.n	800cb26 <__hi0bits+0x1e>
 800cb22:	3004      	adds	r0, #4
 800cb24:	011b      	lsls	r3, r3, #4
 800cb26:	0f9a      	lsrs	r2, r3, #30
 800cb28:	d101      	bne.n	800cb2e <__hi0bits+0x26>
 800cb2a:	3002      	adds	r0, #2
 800cb2c:	009b      	lsls	r3, r3, #2
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	db03      	blt.n	800cb3a <__hi0bits+0x32>
 800cb32:	3001      	adds	r0, #1
 800cb34:	005b      	lsls	r3, r3, #1
 800cb36:	d400      	bmi.n	800cb3a <__hi0bits+0x32>
 800cb38:	2020      	movs	r0, #32
 800cb3a:	4770      	bx	lr

0800cb3c <__lo0bits>:
 800cb3c:	6803      	ldr	r3, [r0, #0]
 800cb3e:	0001      	movs	r1, r0
 800cb40:	2207      	movs	r2, #7
 800cb42:	0018      	movs	r0, r3
 800cb44:	4010      	ands	r0, r2
 800cb46:	4213      	tst	r3, r2
 800cb48:	d00d      	beq.n	800cb66 <__lo0bits+0x2a>
 800cb4a:	3a06      	subs	r2, #6
 800cb4c:	2000      	movs	r0, #0
 800cb4e:	4213      	tst	r3, r2
 800cb50:	d105      	bne.n	800cb5e <__lo0bits+0x22>
 800cb52:	3002      	adds	r0, #2
 800cb54:	4203      	tst	r3, r0
 800cb56:	d003      	beq.n	800cb60 <__lo0bits+0x24>
 800cb58:	40d3      	lsrs	r3, r2
 800cb5a:	0010      	movs	r0, r2
 800cb5c:	600b      	str	r3, [r1, #0]
 800cb5e:	4770      	bx	lr
 800cb60:	089b      	lsrs	r3, r3, #2
 800cb62:	600b      	str	r3, [r1, #0]
 800cb64:	e7fb      	b.n	800cb5e <__lo0bits+0x22>
 800cb66:	b29a      	uxth	r2, r3
 800cb68:	2a00      	cmp	r2, #0
 800cb6a:	d101      	bne.n	800cb70 <__lo0bits+0x34>
 800cb6c:	2010      	movs	r0, #16
 800cb6e:	0c1b      	lsrs	r3, r3, #16
 800cb70:	b2da      	uxtb	r2, r3
 800cb72:	2a00      	cmp	r2, #0
 800cb74:	d101      	bne.n	800cb7a <__lo0bits+0x3e>
 800cb76:	3008      	adds	r0, #8
 800cb78:	0a1b      	lsrs	r3, r3, #8
 800cb7a:	071a      	lsls	r2, r3, #28
 800cb7c:	d101      	bne.n	800cb82 <__lo0bits+0x46>
 800cb7e:	3004      	adds	r0, #4
 800cb80:	091b      	lsrs	r3, r3, #4
 800cb82:	079a      	lsls	r2, r3, #30
 800cb84:	d101      	bne.n	800cb8a <__lo0bits+0x4e>
 800cb86:	3002      	adds	r0, #2
 800cb88:	089b      	lsrs	r3, r3, #2
 800cb8a:	07da      	lsls	r2, r3, #31
 800cb8c:	d4e9      	bmi.n	800cb62 <__lo0bits+0x26>
 800cb8e:	3001      	adds	r0, #1
 800cb90:	085b      	lsrs	r3, r3, #1
 800cb92:	d1e6      	bne.n	800cb62 <__lo0bits+0x26>
 800cb94:	2020      	movs	r0, #32
 800cb96:	e7e2      	b.n	800cb5e <__lo0bits+0x22>

0800cb98 <__i2b>:
 800cb98:	b510      	push	{r4, lr}
 800cb9a:	000c      	movs	r4, r1
 800cb9c:	2101      	movs	r1, #1
 800cb9e:	f7ff febb 	bl	800c918 <_Balloc>
 800cba2:	2800      	cmp	r0, #0
 800cba4:	d107      	bne.n	800cbb6 <__i2b+0x1e>
 800cba6:	2146      	movs	r1, #70	; 0x46
 800cba8:	4c05      	ldr	r4, [pc, #20]	; (800cbc0 <__i2b+0x28>)
 800cbaa:	0002      	movs	r2, r0
 800cbac:	4b05      	ldr	r3, [pc, #20]	; (800cbc4 <__i2b+0x2c>)
 800cbae:	0020      	movs	r0, r4
 800cbb0:	31ff      	adds	r1, #255	; 0xff
 800cbb2:	f000 fe41 	bl	800d838 <__assert_func>
 800cbb6:	2301      	movs	r3, #1
 800cbb8:	6144      	str	r4, [r0, #20]
 800cbba:	6103      	str	r3, [r0, #16]
 800cbbc:	bd10      	pop	{r4, pc}
 800cbbe:	46c0      	nop			; (mov r8, r8)
 800cbc0:	0800e05f 	.word	0x0800e05f
 800cbc4:	0800dfee 	.word	0x0800dfee

0800cbc8 <__multiply>:
 800cbc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbca:	0015      	movs	r5, r2
 800cbcc:	690a      	ldr	r2, [r1, #16]
 800cbce:	692b      	ldr	r3, [r5, #16]
 800cbd0:	000c      	movs	r4, r1
 800cbd2:	b08b      	sub	sp, #44	; 0x2c
 800cbd4:	429a      	cmp	r2, r3
 800cbd6:	da01      	bge.n	800cbdc <__multiply+0x14>
 800cbd8:	002c      	movs	r4, r5
 800cbda:	000d      	movs	r5, r1
 800cbdc:	6927      	ldr	r7, [r4, #16]
 800cbde:	692e      	ldr	r6, [r5, #16]
 800cbe0:	6861      	ldr	r1, [r4, #4]
 800cbe2:	19bb      	adds	r3, r7, r6
 800cbe4:	9303      	str	r3, [sp, #12]
 800cbe6:	68a3      	ldr	r3, [r4, #8]
 800cbe8:	19ba      	adds	r2, r7, r6
 800cbea:	4293      	cmp	r3, r2
 800cbec:	da00      	bge.n	800cbf0 <__multiply+0x28>
 800cbee:	3101      	adds	r1, #1
 800cbf0:	f7ff fe92 	bl	800c918 <_Balloc>
 800cbf4:	9002      	str	r0, [sp, #8]
 800cbf6:	2800      	cmp	r0, #0
 800cbf8:	d106      	bne.n	800cc08 <__multiply+0x40>
 800cbfa:	21b1      	movs	r1, #177	; 0xb1
 800cbfc:	4b48      	ldr	r3, [pc, #288]	; (800cd20 <__multiply+0x158>)
 800cbfe:	4849      	ldr	r0, [pc, #292]	; (800cd24 <__multiply+0x15c>)
 800cc00:	9a02      	ldr	r2, [sp, #8]
 800cc02:	0049      	lsls	r1, r1, #1
 800cc04:	f000 fe18 	bl	800d838 <__assert_func>
 800cc08:	9b02      	ldr	r3, [sp, #8]
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	3314      	adds	r3, #20
 800cc0e:	469c      	mov	ip, r3
 800cc10:	19bb      	adds	r3, r7, r6
 800cc12:	009b      	lsls	r3, r3, #2
 800cc14:	4463      	add	r3, ip
 800cc16:	9304      	str	r3, [sp, #16]
 800cc18:	4663      	mov	r3, ip
 800cc1a:	9904      	ldr	r1, [sp, #16]
 800cc1c:	428b      	cmp	r3, r1
 800cc1e:	d32a      	bcc.n	800cc76 <__multiply+0xae>
 800cc20:	0023      	movs	r3, r4
 800cc22:	00bf      	lsls	r7, r7, #2
 800cc24:	3314      	adds	r3, #20
 800cc26:	3514      	adds	r5, #20
 800cc28:	9308      	str	r3, [sp, #32]
 800cc2a:	00b6      	lsls	r6, r6, #2
 800cc2c:	19db      	adds	r3, r3, r7
 800cc2e:	9305      	str	r3, [sp, #20]
 800cc30:	19ab      	adds	r3, r5, r6
 800cc32:	9309      	str	r3, [sp, #36]	; 0x24
 800cc34:	2304      	movs	r3, #4
 800cc36:	9306      	str	r3, [sp, #24]
 800cc38:	0023      	movs	r3, r4
 800cc3a:	9a05      	ldr	r2, [sp, #20]
 800cc3c:	3315      	adds	r3, #21
 800cc3e:	9501      	str	r5, [sp, #4]
 800cc40:	429a      	cmp	r2, r3
 800cc42:	d305      	bcc.n	800cc50 <__multiply+0x88>
 800cc44:	1b13      	subs	r3, r2, r4
 800cc46:	3b15      	subs	r3, #21
 800cc48:	089b      	lsrs	r3, r3, #2
 800cc4a:	3301      	adds	r3, #1
 800cc4c:	009b      	lsls	r3, r3, #2
 800cc4e:	9306      	str	r3, [sp, #24]
 800cc50:	9b01      	ldr	r3, [sp, #4]
 800cc52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cc54:	4293      	cmp	r3, r2
 800cc56:	d310      	bcc.n	800cc7a <__multiply+0xb2>
 800cc58:	9b03      	ldr	r3, [sp, #12]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	dd05      	ble.n	800cc6a <__multiply+0xa2>
 800cc5e:	9b04      	ldr	r3, [sp, #16]
 800cc60:	3b04      	subs	r3, #4
 800cc62:	9304      	str	r3, [sp, #16]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d056      	beq.n	800cd18 <__multiply+0x150>
 800cc6a:	9b02      	ldr	r3, [sp, #8]
 800cc6c:	9a03      	ldr	r2, [sp, #12]
 800cc6e:	0018      	movs	r0, r3
 800cc70:	611a      	str	r2, [r3, #16]
 800cc72:	b00b      	add	sp, #44	; 0x2c
 800cc74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc76:	c304      	stmia	r3!, {r2}
 800cc78:	e7cf      	b.n	800cc1a <__multiply+0x52>
 800cc7a:	9b01      	ldr	r3, [sp, #4]
 800cc7c:	6818      	ldr	r0, [r3, #0]
 800cc7e:	b280      	uxth	r0, r0
 800cc80:	2800      	cmp	r0, #0
 800cc82:	d01e      	beq.n	800ccc2 <__multiply+0xfa>
 800cc84:	4667      	mov	r7, ip
 800cc86:	2500      	movs	r5, #0
 800cc88:	9e08      	ldr	r6, [sp, #32]
 800cc8a:	ce02      	ldmia	r6!, {r1}
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	9307      	str	r3, [sp, #28]
 800cc90:	b28b      	uxth	r3, r1
 800cc92:	4343      	muls	r3, r0
 800cc94:	001a      	movs	r2, r3
 800cc96:	466b      	mov	r3, sp
 800cc98:	8b9b      	ldrh	r3, [r3, #28]
 800cc9a:	18d3      	adds	r3, r2, r3
 800cc9c:	195b      	adds	r3, r3, r5
 800cc9e:	0c0d      	lsrs	r5, r1, #16
 800cca0:	4345      	muls	r5, r0
 800cca2:	9a07      	ldr	r2, [sp, #28]
 800cca4:	0c11      	lsrs	r1, r2, #16
 800cca6:	1869      	adds	r1, r5, r1
 800cca8:	0c1a      	lsrs	r2, r3, #16
 800ccaa:	188a      	adds	r2, r1, r2
 800ccac:	b29b      	uxth	r3, r3
 800ccae:	0c15      	lsrs	r5, r2, #16
 800ccb0:	0412      	lsls	r2, r2, #16
 800ccb2:	431a      	orrs	r2, r3
 800ccb4:	9b05      	ldr	r3, [sp, #20]
 800ccb6:	c704      	stmia	r7!, {r2}
 800ccb8:	42b3      	cmp	r3, r6
 800ccba:	d8e6      	bhi.n	800cc8a <__multiply+0xc2>
 800ccbc:	4663      	mov	r3, ip
 800ccbe:	9a06      	ldr	r2, [sp, #24]
 800ccc0:	509d      	str	r5, [r3, r2]
 800ccc2:	9b01      	ldr	r3, [sp, #4]
 800ccc4:	6818      	ldr	r0, [r3, #0]
 800ccc6:	0c00      	lsrs	r0, r0, #16
 800ccc8:	d020      	beq.n	800cd0c <__multiply+0x144>
 800ccca:	4663      	mov	r3, ip
 800cccc:	0025      	movs	r5, r4
 800ccce:	4661      	mov	r1, ip
 800ccd0:	2700      	movs	r7, #0
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	3514      	adds	r5, #20
 800ccd6:	682a      	ldr	r2, [r5, #0]
 800ccd8:	680e      	ldr	r6, [r1, #0]
 800ccda:	b292      	uxth	r2, r2
 800ccdc:	4342      	muls	r2, r0
 800ccde:	0c36      	lsrs	r6, r6, #16
 800cce0:	1992      	adds	r2, r2, r6
 800cce2:	19d2      	adds	r2, r2, r7
 800cce4:	0416      	lsls	r6, r2, #16
 800cce6:	b29b      	uxth	r3, r3
 800cce8:	431e      	orrs	r6, r3
 800ccea:	600e      	str	r6, [r1, #0]
 800ccec:	cd40      	ldmia	r5!, {r6}
 800ccee:	684b      	ldr	r3, [r1, #4]
 800ccf0:	0c36      	lsrs	r6, r6, #16
 800ccf2:	4346      	muls	r6, r0
 800ccf4:	b29b      	uxth	r3, r3
 800ccf6:	0c12      	lsrs	r2, r2, #16
 800ccf8:	18f3      	adds	r3, r6, r3
 800ccfa:	189b      	adds	r3, r3, r2
 800ccfc:	9a05      	ldr	r2, [sp, #20]
 800ccfe:	0c1f      	lsrs	r7, r3, #16
 800cd00:	3104      	adds	r1, #4
 800cd02:	42aa      	cmp	r2, r5
 800cd04:	d8e7      	bhi.n	800ccd6 <__multiply+0x10e>
 800cd06:	4662      	mov	r2, ip
 800cd08:	9906      	ldr	r1, [sp, #24]
 800cd0a:	5053      	str	r3, [r2, r1]
 800cd0c:	9b01      	ldr	r3, [sp, #4]
 800cd0e:	3304      	adds	r3, #4
 800cd10:	9301      	str	r3, [sp, #4]
 800cd12:	2304      	movs	r3, #4
 800cd14:	449c      	add	ip, r3
 800cd16:	e79b      	b.n	800cc50 <__multiply+0x88>
 800cd18:	9b03      	ldr	r3, [sp, #12]
 800cd1a:	3b01      	subs	r3, #1
 800cd1c:	9303      	str	r3, [sp, #12]
 800cd1e:	e79b      	b.n	800cc58 <__multiply+0x90>
 800cd20:	0800dfee 	.word	0x0800dfee
 800cd24:	0800e05f 	.word	0x0800e05f

0800cd28 <__pow5mult>:
 800cd28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd2a:	2303      	movs	r3, #3
 800cd2c:	0015      	movs	r5, r2
 800cd2e:	0007      	movs	r7, r0
 800cd30:	000e      	movs	r6, r1
 800cd32:	401a      	ands	r2, r3
 800cd34:	421d      	tst	r5, r3
 800cd36:	d008      	beq.n	800cd4a <__pow5mult+0x22>
 800cd38:	4925      	ldr	r1, [pc, #148]	; (800cdd0 <__pow5mult+0xa8>)
 800cd3a:	3a01      	subs	r2, #1
 800cd3c:	0092      	lsls	r2, r2, #2
 800cd3e:	5852      	ldr	r2, [r2, r1]
 800cd40:	2300      	movs	r3, #0
 800cd42:	0031      	movs	r1, r6
 800cd44:	f7ff fe50 	bl	800c9e8 <__multadd>
 800cd48:	0006      	movs	r6, r0
 800cd4a:	10ad      	asrs	r5, r5, #2
 800cd4c:	d03d      	beq.n	800cdca <__pow5mult+0xa2>
 800cd4e:	69fc      	ldr	r4, [r7, #28]
 800cd50:	2c00      	cmp	r4, #0
 800cd52:	d10f      	bne.n	800cd74 <__pow5mult+0x4c>
 800cd54:	2010      	movs	r0, #16
 800cd56:	f7ff fd0f 	bl	800c778 <malloc>
 800cd5a:	1e02      	subs	r2, r0, #0
 800cd5c:	61f8      	str	r0, [r7, #28]
 800cd5e:	d105      	bne.n	800cd6c <__pow5mult+0x44>
 800cd60:	21b4      	movs	r1, #180	; 0xb4
 800cd62:	4b1c      	ldr	r3, [pc, #112]	; (800cdd4 <__pow5mult+0xac>)
 800cd64:	481c      	ldr	r0, [pc, #112]	; (800cdd8 <__pow5mult+0xb0>)
 800cd66:	31ff      	adds	r1, #255	; 0xff
 800cd68:	f000 fd66 	bl	800d838 <__assert_func>
 800cd6c:	6044      	str	r4, [r0, #4]
 800cd6e:	6084      	str	r4, [r0, #8]
 800cd70:	6004      	str	r4, [r0, #0]
 800cd72:	60c4      	str	r4, [r0, #12]
 800cd74:	69fb      	ldr	r3, [r7, #28]
 800cd76:	689c      	ldr	r4, [r3, #8]
 800cd78:	9301      	str	r3, [sp, #4]
 800cd7a:	2c00      	cmp	r4, #0
 800cd7c:	d108      	bne.n	800cd90 <__pow5mult+0x68>
 800cd7e:	0038      	movs	r0, r7
 800cd80:	4916      	ldr	r1, [pc, #88]	; (800cddc <__pow5mult+0xb4>)
 800cd82:	f7ff ff09 	bl	800cb98 <__i2b>
 800cd86:	9b01      	ldr	r3, [sp, #4]
 800cd88:	0004      	movs	r4, r0
 800cd8a:	6098      	str	r0, [r3, #8]
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	6003      	str	r3, [r0, #0]
 800cd90:	2301      	movs	r3, #1
 800cd92:	421d      	tst	r5, r3
 800cd94:	d00a      	beq.n	800cdac <__pow5mult+0x84>
 800cd96:	0031      	movs	r1, r6
 800cd98:	0022      	movs	r2, r4
 800cd9a:	0038      	movs	r0, r7
 800cd9c:	f7ff ff14 	bl	800cbc8 <__multiply>
 800cda0:	0031      	movs	r1, r6
 800cda2:	9001      	str	r0, [sp, #4]
 800cda4:	0038      	movs	r0, r7
 800cda6:	f7ff fdfb 	bl	800c9a0 <_Bfree>
 800cdaa:	9e01      	ldr	r6, [sp, #4]
 800cdac:	106d      	asrs	r5, r5, #1
 800cdae:	d00c      	beq.n	800cdca <__pow5mult+0xa2>
 800cdb0:	6820      	ldr	r0, [r4, #0]
 800cdb2:	2800      	cmp	r0, #0
 800cdb4:	d107      	bne.n	800cdc6 <__pow5mult+0x9e>
 800cdb6:	0022      	movs	r2, r4
 800cdb8:	0021      	movs	r1, r4
 800cdba:	0038      	movs	r0, r7
 800cdbc:	f7ff ff04 	bl	800cbc8 <__multiply>
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	6020      	str	r0, [r4, #0]
 800cdc4:	6003      	str	r3, [r0, #0]
 800cdc6:	0004      	movs	r4, r0
 800cdc8:	e7e2      	b.n	800cd90 <__pow5mult+0x68>
 800cdca:	0030      	movs	r0, r6
 800cdcc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cdce:	46c0      	nop			; (mov r8, r8)
 800cdd0:	0800e1a8 	.word	0x0800e1a8
 800cdd4:	0800df7f 	.word	0x0800df7f
 800cdd8:	0800e05f 	.word	0x0800e05f
 800cddc:	00000271 	.word	0x00000271

0800cde0 <__lshift>:
 800cde0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cde2:	000c      	movs	r4, r1
 800cde4:	0017      	movs	r7, r2
 800cde6:	6923      	ldr	r3, [r4, #16]
 800cde8:	1155      	asrs	r5, r2, #5
 800cdea:	b087      	sub	sp, #28
 800cdec:	18eb      	adds	r3, r5, r3
 800cdee:	9302      	str	r3, [sp, #8]
 800cdf0:	3301      	adds	r3, #1
 800cdf2:	9301      	str	r3, [sp, #4]
 800cdf4:	6849      	ldr	r1, [r1, #4]
 800cdf6:	68a3      	ldr	r3, [r4, #8]
 800cdf8:	9004      	str	r0, [sp, #16]
 800cdfa:	9a01      	ldr	r2, [sp, #4]
 800cdfc:	4293      	cmp	r3, r2
 800cdfe:	db10      	blt.n	800ce22 <__lshift+0x42>
 800ce00:	9804      	ldr	r0, [sp, #16]
 800ce02:	f7ff fd89 	bl	800c918 <_Balloc>
 800ce06:	2300      	movs	r3, #0
 800ce08:	0002      	movs	r2, r0
 800ce0a:	0006      	movs	r6, r0
 800ce0c:	0019      	movs	r1, r3
 800ce0e:	3214      	adds	r2, #20
 800ce10:	4298      	cmp	r0, r3
 800ce12:	d10c      	bne.n	800ce2e <__lshift+0x4e>
 800ce14:	31df      	adds	r1, #223	; 0xdf
 800ce16:	0032      	movs	r2, r6
 800ce18:	4b26      	ldr	r3, [pc, #152]	; (800ceb4 <__lshift+0xd4>)
 800ce1a:	4827      	ldr	r0, [pc, #156]	; (800ceb8 <__lshift+0xd8>)
 800ce1c:	31ff      	adds	r1, #255	; 0xff
 800ce1e:	f000 fd0b 	bl	800d838 <__assert_func>
 800ce22:	3101      	adds	r1, #1
 800ce24:	005b      	lsls	r3, r3, #1
 800ce26:	e7e8      	b.n	800cdfa <__lshift+0x1a>
 800ce28:	0098      	lsls	r0, r3, #2
 800ce2a:	5011      	str	r1, [r2, r0]
 800ce2c:	3301      	adds	r3, #1
 800ce2e:	42ab      	cmp	r3, r5
 800ce30:	dbfa      	blt.n	800ce28 <__lshift+0x48>
 800ce32:	43eb      	mvns	r3, r5
 800ce34:	17db      	asrs	r3, r3, #31
 800ce36:	401d      	ands	r5, r3
 800ce38:	211f      	movs	r1, #31
 800ce3a:	0023      	movs	r3, r4
 800ce3c:	0038      	movs	r0, r7
 800ce3e:	00ad      	lsls	r5, r5, #2
 800ce40:	1955      	adds	r5, r2, r5
 800ce42:	6922      	ldr	r2, [r4, #16]
 800ce44:	3314      	adds	r3, #20
 800ce46:	0092      	lsls	r2, r2, #2
 800ce48:	4008      	ands	r0, r1
 800ce4a:	4684      	mov	ip, r0
 800ce4c:	189a      	adds	r2, r3, r2
 800ce4e:	420f      	tst	r7, r1
 800ce50:	d02a      	beq.n	800cea8 <__lshift+0xc8>
 800ce52:	3101      	adds	r1, #1
 800ce54:	1a09      	subs	r1, r1, r0
 800ce56:	9105      	str	r1, [sp, #20]
 800ce58:	2100      	movs	r1, #0
 800ce5a:	9503      	str	r5, [sp, #12]
 800ce5c:	4667      	mov	r7, ip
 800ce5e:	6818      	ldr	r0, [r3, #0]
 800ce60:	40b8      	lsls	r0, r7
 800ce62:	4308      	orrs	r0, r1
 800ce64:	9903      	ldr	r1, [sp, #12]
 800ce66:	c101      	stmia	r1!, {r0}
 800ce68:	9103      	str	r1, [sp, #12]
 800ce6a:	9805      	ldr	r0, [sp, #20]
 800ce6c:	cb02      	ldmia	r3!, {r1}
 800ce6e:	40c1      	lsrs	r1, r0
 800ce70:	429a      	cmp	r2, r3
 800ce72:	d8f3      	bhi.n	800ce5c <__lshift+0x7c>
 800ce74:	0020      	movs	r0, r4
 800ce76:	3015      	adds	r0, #21
 800ce78:	2304      	movs	r3, #4
 800ce7a:	4282      	cmp	r2, r0
 800ce7c:	d304      	bcc.n	800ce88 <__lshift+0xa8>
 800ce7e:	1b13      	subs	r3, r2, r4
 800ce80:	3b15      	subs	r3, #21
 800ce82:	089b      	lsrs	r3, r3, #2
 800ce84:	3301      	adds	r3, #1
 800ce86:	009b      	lsls	r3, r3, #2
 800ce88:	50e9      	str	r1, [r5, r3]
 800ce8a:	2900      	cmp	r1, #0
 800ce8c:	d002      	beq.n	800ce94 <__lshift+0xb4>
 800ce8e:	9b02      	ldr	r3, [sp, #8]
 800ce90:	3302      	adds	r3, #2
 800ce92:	9301      	str	r3, [sp, #4]
 800ce94:	9b01      	ldr	r3, [sp, #4]
 800ce96:	9804      	ldr	r0, [sp, #16]
 800ce98:	3b01      	subs	r3, #1
 800ce9a:	0021      	movs	r1, r4
 800ce9c:	6133      	str	r3, [r6, #16]
 800ce9e:	f7ff fd7f 	bl	800c9a0 <_Bfree>
 800cea2:	0030      	movs	r0, r6
 800cea4:	b007      	add	sp, #28
 800cea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cea8:	cb02      	ldmia	r3!, {r1}
 800ceaa:	c502      	stmia	r5!, {r1}
 800ceac:	429a      	cmp	r2, r3
 800ceae:	d8fb      	bhi.n	800cea8 <__lshift+0xc8>
 800ceb0:	e7f0      	b.n	800ce94 <__lshift+0xb4>
 800ceb2:	46c0      	nop			; (mov r8, r8)
 800ceb4:	0800dfee 	.word	0x0800dfee
 800ceb8:	0800e05f 	.word	0x0800e05f

0800cebc <__mcmp>:
 800cebc:	b530      	push	{r4, r5, lr}
 800cebe:	690b      	ldr	r3, [r1, #16]
 800cec0:	6904      	ldr	r4, [r0, #16]
 800cec2:	0002      	movs	r2, r0
 800cec4:	1ae0      	subs	r0, r4, r3
 800cec6:	429c      	cmp	r4, r3
 800cec8:	d10e      	bne.n	800cee8 <__mcmp+0x2c>
 800ceca:	3214      	adds	r2, #20
 800cecc:	009b      	lsls	r3, r3, #2
 800cece:	3114      	adds	r1, #20
 800ced0:	0014      	movs	r4, r2
 800ced2:	18c9      	adds	r1, r1, r3
 800ced4:	18d2      	adds	r2, r2, r3
 800ced6:	3a04      	subs	r2, #4
 800ced8:	3904      	subs	r1, #4
 800ceda:	6815      	ldr	r5, [r2, #0]
 800cedc:	680b      	ldr	r3, [r1, #0]
 800cede:	429d      	cmp	r5, r3
 800cee0:	d003      	beq.n	800ceea <__mcmp+0x2e>
 800cee2:	2001      	movs	r0, #1
 800cee4:	429d      	cmp	r5, r3
 800cee6:	d303      	bcc.n	800cef0 <__mcmp+0x34>
 800cee8:	bd30      	pop	{r4, r5, pc}
 800ceea:	4294      	cmp	r4, r2
 800ceec:	d3f3      	bcc.n	800ced6 <__mcmp+0x1a>
 800ceee:	e7fb      	b.n	800cee8 <__mcmp+0x2c>
 800cef0:	4240      	negs	r0, r0
 800cef2:	e7f9      	b.n	800cee8 <__mcmp+0x2c>

0800cef4 <__mdiff>:
 800cef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cef6:	000e      	movs	r6, r1
 800cef8:	0007      	movs	r7, r0
 800cefa:	0011      	movs	r1, r2
 800cefc:	0030      	movs	r0, r6
 800cefe:	b087      	sub	sp, #28
 800cf00:	0014      	movs	r4, r2
 800cf02:	f7ff ffdb 	bl	800cebc <__mcmp>
 800cf06:	1e05      	subs	r5, r0, #0
 800cf08:	d110      	bne.n	800cf2c <__mdiff+0x38>
 800cf0a:	0001      	movs	r1, r0
 800cf0c:	0038      	movs	r0, r7
 800cf0e:	f7ff fd03 	bl	800c918 <_Balloc>
 800cf12:	1e02      	subs	r2, r0, #0
 800cf14:	d104      	bne.n	800cf20 <__mdiff+0x2c>
 800cf16:	4b3f      	ldr	r3, [pc, #252]	; (800d014 <__mdiff+0x120>)
 800cf18:	483f      	ldr	r0, [pc, #252]	; (800d018 <__mdiff+0x124>)
 800cf1a:	4940      	ldr	r1, [pc, #256]	; (800d01c <__mdiff+0x128>)
 800cf1c:	f000 fc8c 	bl	800d838 <__assert_func>
 800cf20:	2301      	movs	r3, #1
 800cf22:	6145      	str	r5, [r0, #20]
 800cf24:	6103      	str	r3, [r0, #16]
 800cf26:	0010      	movs	r0, r2
 800cf28:	b007      	add	sp, #28
 800cf2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf2c:	2301      	movs	r3, #1
 800cf2e:	9301      	str	r3, [sp, #4]
 800cf30:	2800      	cmp	r0, #0
 800cf32:	db04      	blt.n	800cf3e <__mdiff+0x4a>
 800cf34:	0023      	movs	r3, r4
 800cf36:	0034      	movs	r4, r6
 800cf38:	001e      	movs	r6, r3
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	9301      	str	r3, [sp, #4]
 800cf3e:	0038      	movs	r0, r7
 800cf40:	6861      	ldr	r1, [r4, #4]
 800cf42:	f7ff fce9 	bl	800c918 <_Balloc>
 800cf46:	1e02      	subs	r2, r0, #0
 800cf48:	d103      	bne.n	800cf52 <__mdiff+0x5e>
 800cf4a:	4b32      	ldr	r3, [pc, #200]	; (800d014 <__mdiff+0x120>)
 800cf4c:	4832      	ldr	r0, [pc, #200]	; (800d018 <__mdiff+0x124>)
 800cf4e:	4934      	ldr	r1, [pc, #208]	; (800d020 <__mdiff+0x12c>)
 800cf50:	e7e4      	b.n	800cf1c <__mdiff+0x28>
 800cf52:	9b01      	ldr	r3, [sp, #4]
 800cf54:	2700      	movs	r7, #0
 800cf56:	60c3      	str	r3, [r0, #12]
 800cf58:	6920      	ldr	r0, [r4, #16]
 800cf5a:	3414      	adds	r4, #20
 800cf5c:	0083      	lsls	r3, r0, #2
 800cf5e:	18e3      	adds	r3, r4, r3
 800cf60:	0021      	movs	r1, r4
 800cf62:	9401      	str	r4, [sp, #4]
 800cf64:	0034      	movs	r4, r6
 800cf66:	9302      	str	r3, [sp, #8]
 800cf68:	6933      	ldr	r3, [r6, #16]
 800cf6a:	3414      	adds	r4, #20
 800cf6c:	009b      	lsls	r3, r3, #2
 800cf6e:	18e3      	adds	r3, r4, r3
 800cf70:	9303      	str	r3, [sp, #12]
 800cf72:	0013      	movs	r3, r2
 800cf74:	3314      	adds	r3, #20
 800cf76:	469c      	mov	ip, r3
 800cf78:	9305      	str	r3, [sp, #20]
 800cf7a:	9104      	str	r1, [sp, #16]
 800cf7c:	9b04      	ldr	r3, [sp, #16]
 800cf7e:	cc02      	ldmia	r4!, {r1}
 800cf80:	cb20      	ldmia	r3!, {r5}
 800cf82:	9304      	str	r3, [sp, #16]
 800cf84:	b2ab      	uxth	r3, r5
 800cf86:	19df      	adds	r7, r3, r7
 800cf88:	b28b      	uxth	r3, r1
 800cf8a:	1afb      	subs	r3, r7, r3
 800cf8c:	0c09      	lsrs	r1, r1, #16
 800cf8e:	0c2d      	lsrs	r5, r5, #16
 800cf90:	1a6d      	subs	r5, r5, r1
 800cf92:	1419      	asrs	r1, r3, #16
 800cf94:	1869      	adds	r1, r5, r1
 800cf96:	b29b      	uxth	r3, r3
 800cf98:	140f      	asrs	r7, r1, #16
 800cf9a:	0409      	lsls	r1, r1, #16
 800cf9c:	4319      	orrs	r1, r3
 800cf9e:	4663      	mov	r3, ip
 800cfa0:	c302      	stmia	r3!, {r1}
 800cfa2:	469c      	mov	ip, r3
 800cfa4:	9b03      	ldr	r3, [sp, #12]
 800cfa6:	42a3      	cmp	r3, r4
 800cfa8:	d8e8      	bhi.n	800cf7c <__mdiff+0x88>
 800cfaa:	0031      	movs	r1, r6
 800cfac:	9c03      	ldr	r4, [sp, #12]
 800cfae:	3115      	adds	r1, #21
 800cfb0:	2304      	movs	r3, #4
 800cfb2:	428c      	cmp	r4, r1
 800cfb4:	d304      	bcc.n	800cfc0 <__mdiff+0xcc>
 800cfb6:	1ba3      	subs	r3, r4, r6
 800cfb8:	3b15      	subs	r3, #21
 800cfba:	089b      	lsrs	r3, r3, #2
 800cfbc:	3301      	adds	r3, #1
 800cfbe:	009b      	lsls	r3, r3, #2
 800cfc0:	9901      	ldr	r1, [sp, #4]
 800cfc2:	18cd      	adds	r5, r1, r3
 800cfc4:	9905      	ldr	r1, [sp, #20]
 800cfc6:	002e      	movs	r6, r5
 800cfc8:	18cb      	adds	r3, r1, r3
 800cfca:	469c      	mov	ip, r3
 800cfcc:	9902      	ldr	r1, [sp, #8]
 800cfce:	428e      	cmp	r6, r1
 800cfd0:	d310      	bcc.n	800cff4 <__mdiff+0x100>
 800cfd2:	9e02      	ldr	r6, [sp, #8]
 800cfd4:	1ee9      	subs	r1, r5, #3
 800cfd6:	2400      	movs	r4, #0
 800cfd8:	428e      	cmp	r6, r1
 800cfda:	d304      	bcc.n	800cfe6 <__mdiff+0xf2>
 800cfdc:	0031      	movs	r1, r6
 800cfde:	3103      	adds	r1, #3
 800cfe0:	1b49      	subs	r1, r1, r5
 800cfe2:	0889      	lsrs	r1, r1, #2
 800cfe4:	008c      	lsls	r4, r1, #2
 800cfe6:	191b      	adds	r3, r3, r4
 800cfe8:	3b04      	subs	r3, #4
 800cfea:	6819      	ldr	r1, [r3, #0]
 800cfec:	2900      	cmp	r1, #0
 800cfee:	d00f      	beq.n	800d010 <__mdiff+0x11c>
 800cff0:	6110      	str	r0, [r2, #16]
 800cff2:	e798      	b.n	800cf26 <__mdiff+0x32>
 800cff4:	ce02      	ldmia	r6!, {r1}
 800cff6:	b28c      	uxth	r4, r1
 800cff8:	19e4      	adds	r4, r4, r7
 800cffa:	0c0f      	lsrs	r7, r1, #16
 800cffc:	1421      	asrs	r1, r4, #16
 800cffe:	1879      	adds	r1, r7, r1
 800d000:	b2a4      	uxth	r4, r4
 800d002:	140f      	asrs	r7, r1, #16
 800d004:	0409      	lsls	r1, r1, #16
 800d006:	4321      	orrs	r1, r4
 800d008:	4664      	mov	r4, ip
 800d00a:	c402      	stmia	r4!, {r1}
 800d00c:	46a4      	mov	ip, r4
 800d00e:	e7dd      	b.n	800cfcc <__mdiff+0xd8>
 800d010:	3801      	subs	r0, #1
 800d012:	e7e9      	b.n	800cfe8 <__mdiff+0xf4>
 800d014:	0800dfee 	.word	0x0800dfee
 800d018:	0800e05f 	.word	0x0800e05f
 800d01c:	00000237 	.word	0x00000237
 800d020:	00000245 	.word	0x00000245

0800d024 <__ulp>:
 800d024:	2000      	movs	r0, #0
 800d026:	4b0b      	ldr	r3, [pc, #44]	; (800d054 <__ulp+0x30>)
 800d028:	4019      	ands	r1, r3
 800d02a:	4b0b      	ldr	r3, [pc, #44]	; (800d058 <__ulp+0x34>)
 800d02c:	18c9      	adds	r1, r1, r3
 800d02e:	4281      	cmp	r1, r0
 800d030:	dc06      	bgt.n	800d040 <__ulp+0x1c>
 800d032:	4249      	negs	r1, r1
 800d034:	150b      	asrs	r3, r1, #20
 800d036:	2b13      	cmp	r3, #19
 800d038:	dc03      	bgt.n	800d042 <__ulp+0x1e>
 800d03a:	2180      	movs	r1, #128	; 0x80
 800d03c:	0309      	lsls	r1, r1, #12
 800d03e:	4119      	asrs	r1, r3
 800d040:	4770      	bx	lr
 800d042:	3b14      	subs	r3, #20
 800d044:	2001      	movs	r0, #1
 800d046:	2b1e      	cmp	r3, #30
 800d048:	dc02      	bgt.n	800d050 <__ulp+0x2c>
 800d04a:	2080      	movs	r0, #128	; 0x80
 800d04c:	0600      	lsls	r0, r0, #24
 800d04e:	40d8      	lsrs	r0, r3
 800d050:	2100      	movs	r1, #0
 800d052:	e7f5      	b.n	800d040 <__ulp+0x1c>
 800d054:	7ff00000 	.word	0x7ff00000
 800d058:	fcc00000 	.word	0xfcc00000

0800d05c <__b2d>:
 800d05c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d05e:	0006      	movs	r6, r0
 800d060:	6903      	ldr	r3, [r0, #16]
 800d062:	3614      	adds	r6, #20
 800d064:	009b      	lsls	r3, r3, #2
 800d066:	18f3      	adds	r3, r6, r3
 800d068:	1f1d      	subs	r5, r3, #4
 800d06a:	682c      	ldr	r4, [r5, #0]
 800d06c:	000f      	movs	r7, r1
 800d06e:	0020      	movs	r0, r4
 800d070:	9301      	str	r3, [sp, #4]
 800d072:	f7ff fd49 	bl	800cb08 <__hi0bits>
 800d076:	2220      	movs	r2, #32
 800d078:	1a12      	subs	r2, r2, r0
 800d07a:	603a      	str	r2, [r7, #0]
 800d07c:	0003      	movs	r3, r0
 800d07e:	4a1c      	ldr	r2, [pc, #112]	; (800d0f0 <__b2d+0x94>)
 800d080:	280a      	cmp	r0, #10
 800d082:	dc15      	bgt.n	800d0b0 <__b2d+0x54>
 800d084:	210b      	movs	r1, #11
 800d086:	0027      	movs	r7, r4
 800d088:	1a09      	subs	r1, r1, r0
 800d08a:	40cf      	lsrs	r7, r1
 800d08c:	433a      	orrs	r2, r7
 800d08e:	468c      	mov	ip, r1
 800d090:	0011      	movs	r1, r2
 800d092:	2200      	movs	r2, #0
 800d094:	42ae      	cmp	r6, r5
 800d096:	d202      	bcs.n	800d09e <__b2d+0x42>
 800d098:	9a01      	ldr	r2, [sp, #4]
 800d09a:	3a08      	subs	r2, #8
 800d09c:	6812      	ldr	r2, [r2, #0]
 800d09e:	3315      	adds	r3, #21
 800d0a0:	409c      	lsls	r4, r3
 800d0a2:	4663      	mov	r3, ip
 800d0a4:	0027      	movs	r7, r4
 800d0a6:	40da      	lsrs	r2, r3
 800d0a8:	4317      	orrs	r7, r2
 800d0aa:	0038      	movs	r0, r7
 800d0ac:	b003      	add	sp, #12
 800d0ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0b0:	2700      	movs	r7, #0
 800d0b2:	42ae      	cmp	r6, r5
 800d0b4:	d202      	bcs.n	800d0bc <__b2d+0x60>
 800d0b6:	9d01      	ldr	r5, [sp, #4]
 800d0b8:	3d08      	subs	r5, #8
 800d0ba:	682f      	ldr	r7, [r5, #0]
 800d0bc:	210b      	movs	r1, #11
 800d0be:	4249      	negs	r1, r1
 800d0c0:	468c      	mov	ip, r1
 800d0c2:	449c      	add	ip, r3
 800d0c4:	2b0b      	cmp	r3, #11
 800d0c6:	d010      	beq.n	800d0ea <__b2d+0x8e>
 800d0c8:	4661      	mov	r1, ip
 800d0ca:	2320      	movs	r3, #32
 800d0cc:	408c      	lsls	r4, r1
 800d0ce:	1a5b      	subs	r3, r3, r1
 800d0d0:	0039      	movs	r1, r7
 800d0d2:	40d9      	lsrs	r1, r3
 800d0d4:	430c      	orrs	r4, r1
 800d0d6:	4322      	orrs	r2, r4
 800d0d8:	0011      	movs	r1, r2
 800d0da:	2200      	movs	r2, #0
 800d0dc:	42b5      	cmp	r5, r6
 800d0de:	d901      	bls.n	800d0e4 <__b2d+0x88>
 800d0e0:	3d04      	subs	r5, #4
 800d0e2:	682a      	ldr	r2, [r5, #0]
 800d0e4:	4664      	mov	r4, ip
 800d0e6:	40a7      	lsls	r7, r4
 800d0e8:	e7dd      	b.n	800d0a6 <__b2d+0x4a>
 800d0ea:	4322      	orrs	r2, r4
 800d0ec:	0011      	movs	r1, r2
 800d0ee:	e7dc      	b.n	800d0aa <__b2d+0x4e>
 800d0f0:	3ff00000 	.word	0x3ff00000

0800d0f4 <__d2b>:
 800d0f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d0f6:	2101      	movs	r1, #1
 800d0f8:	0014      	movs	r4, r2
 800d0fa:	001d      	movs	r5, r3
 800d0fc:	9f08      	ldr	r7, [sp, #32]
 800d0fe:	f7ff fc0b 	bl	800c918 <_Balloc>
 800d102:	1e06      	subs	r6, r0, #0
 800d104:	d105      	bne.n	800d112 <__d2b+0x1e>
 800d106:	0032      	movs	r2, r6
 800d108:	4b24      	ldr	r3, [pc, #144]	; (800d19c <__d2b+0xa8>)
 800d10a:	4825      	ldr	r0, [pc, #148]	; (800d1a0 <__d2b+0xac>)
 800d10c:	4925      	ldr	r1, [pc, #148]	; (800d1a4 <__d2b+0xb0>)
 800d10e:	f000 fb93 	bl	800d838 <__assert_func>
 800d112:	032b      	lsls	r3, r5, #12
 800d114:	006d      	lsls	r5, r5, #1
 800d116:	0b1b      	lsrs	r3, r3, #12
 800d118:	0d6d      	lsrs	r5, r5, #21
 800d11a:	d125      	bne.n	800d168 <__d2b+0x74>
 800d11c:	9301      	str	r3, [sp, #4]
 800d11e:	2c00      	cmp	r4, #0
 800d120:	d028      	beq.n	800d174 <__d2b+0x80>
 800d122:	4668      	mov	r0, sp
 800d124:	9400      	str	r4, [sp, #0]
 800d126:	f7ff fd09 	bl	800cb3c <__lo0bits>
 800d12a:	9b01      	ldr	r3, [sp, #4]
 800d12c:	9900      	ldr	r1, [sp, #0]
 800d12e:	2800      	cmp	r0, #0
 800d130:	d01e      	beq.n	800d170 <__d2b+0x7c>
 800d132:	2220      	movs	r2, #32
 800d134:	001c      	movs	r4, r3
 800d136:	1a12      	subs	r2, r2, r0
 800d138:	4094      	lsls	r4, r2
 800d13a:	0022      	movs	r2, r4
 800d13c:	40c3      	lsrs	r3, r0
 800d13e:	430a      	orrs	r2, r1
 800d140:	6172      	str	r2, [r6, #20]
 800d142:	9301      	str	r3, [sp, #4]
 800d144:	9c01      	ldr	r4, [sp, #4]
 800d146:	61b4      	str	r4, [r6, #24]
 800d148:	1e63      	subs	r3, r4, #1
 800d14a:	419c      	sbcs	r4, r3
 800d14c:	3401      	adds	r4, #1
 800d14e:	6134      	str	r4, [r6, #16]
 800d150:	2d00      	cmp	r5, #0
 800d152:	d017      	beq.n	800d184 <__d2b+0x90>
 800d154:	2435      	movs	r4, #53	; 0x35
 800d156:	4b14      	ldr	r3, [pc, #80]	; (800d1a8 <__d2b+0xb4>)
 800d158:	18ed      	adds	r5, r5, r3
 800d15a:	182d      	adds	r5, r5, r0
 800d15c:	603d      	str	r5, [r7, #0]
 800d15e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d160:	1a24      	subs	r4, r4, r0
 800d162:	601c      	str	r4, [r3, #0]
 800d164:	0030      	movs	r0, r6
 800d166:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d168:	2280      	movs	r2, #128	; 0x80
 800d16a:	0352      	lsls	r2, r2, #13
 800d16c:	4313      	orrs	r3, r2
 800d16e:	e7d5      	b.n	800d11c <__d2b+0x28>
 800d170:	6171      	str	r1, [r6, #20]
 800d172:	e7e7      	b.n	800d144 <__d2b+0x50>
 800d174:	a801      	add	r0, sp, #4
 800d176:	f7ff fce1 	bl	800cb3c <__lo0bits>
 800d17a:	9b01      	ldr	r3, [sp, #4]
 800d17c:	2401      	movs	r4, #1
 800d17e:	6173      	str	r3, [r6, #20]
 800d180:	3020      	adds	r0, #32
 800d182:	e7e4      	b.n	800d14e <__d2b+0x5a>
 800d184:	4b09      	ldr	r3, [pc, #36]	; (800d1ac <__d2b+0xb8>)
 800d186:	18c0      	adds	r0, r0, r3
 800d188:	4b09      	ldr	r3, [pc, #36]	; (800d1b0 <__d2b+0xbc>)
 800d18a:	6038      	str	r0, [r7, #0]
 800d18c:	18e3      	adds	r3, r4, r3
 800d18e:	009b      	lsls	r3, r3, #2
 800d190:	18f3      	adds	r3, r6, r3
 800d192:	6958      	ldr	r0, [r3, #20]
 800d194:	f7ff fcb8 	bl	800cb08 <__hi0bits>
 800d198:	0164      	lsls	r4, r4, #5
 800d19a:	e7e0      	b.n	800d15e <__d2b+0x6a>
 800d19c:	0800dfee 	.word	0x0800dfee
 800d1a0:	0800e05f 	.word	0x0800e05f
 800d1a4:	0000030f 	.word	0x0000030f
 800d1a8:	fffffbcd 	.word	0xfffffbcd
 800d1ac:	fffffbce 	.word	0xfffffbce
 800d1b0:	3fffffff 	.word	0x3fffffff

0800d1b4 <__ratio>:
 800d1b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d1b6:	b087      	sub	sp, #28
 800d1b8:	000f      	movs	r7, r1
 800d1ba:	a904      	add	r1, sp, #16
 800d1bc:	0006      	movs	r6, r0
 800d1be:	f7ff ff4d 	bl	800d05c <__b2d>
 800d1c2:	9000      	str	r0, [sp, #0]
 800d1c4:	9101      	str	r1, [sp, #4]
 800d1c6:	9c00      	ldr	r4, [sp, #0]
 800d1c8:	9d01      	ldr	r5, [sp, #4]
 800d1ca:	0038      	movs	r0, r7
 800d1cc:	a905      	add	r1, sp, #20
 800d1ce:	f7ff ff45 	bl	800d05c <__b2d>
 800d1d2:	9002      	str	r0, [sp, #8]
 800d1d4:	9103      	str	r1, [sp, #12]
 800d1d6:	9a02      	ldr	r2, [sp, #8]
 800d1d8:	9b03      	ldr	r3, [sp, #12]
 800d1da:	6930      	ldr	r0, [r6, #16]
 800d1dc:	6939      	ldr	r1, [r7, #16]
 800d1de:	9e04      	ldr	r6, [sp, #16]
 800d1e0:	1a40      	subs	r0, r0, r1
 800d1e2:	9905      	ldr	r1, [sp, #20]
 800d1e4:	0140      	lsls	r0, r0, #5
 800d1e6:	1a71      	subs	r1, r6, r1
 800d1e8:	1841      	adds	r1, r0, r1
 800d1ea:	0508      	lsls	r0, r1, #20
 800d1ec:	2900      	cmp	r1, #0
 800d1ee:	dd07      	ble.n	800d200 <__ratio+0x4c>
 800d1f0:	9901      	ldr	r1, [sp, #4]
 800d1f2:	1845      	adds	r5, r0, r1
 800d1f4:	0020      	movs	r0, r4
 800d1f6:	0029      	movs	r1, r5
 800d1f8:	f7f3 fe40 	bl	8000e7c <__aeabi_ddiv>
 800d1fc:	b007      	add	sp, #28
 800d1fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d200:	9903      	ldr	r1, [sp, #12]
 800d202:	1a0b      	subs	r3, r1, r0
 800d204:	e7f6      	b.n	800d1f4 <__ratio+0x40>

0800d206 <__copybits>:
 800d206:	b570      	push	{r4, r5, r6, lr}
 800d208:	0014      	movs	r4, r2
 800d20a:	0005      	movs	r5, r0
 800d20c:	3901      	subs	r1, #1
 800d20e:	6913      	ldr	r3, [r2, #16]
 800d210:	1149      	asrs	r1, r1, #5
 800d212:	3101      	adds	r1, #1
 800d214:	0089      	lsls	r1, r1, #2
 800d216:	3414      	adds	r4, #20
 800d218:	009b      	lsls	r3, r3, #2
 800d21a:	1841      	adds	r1, r0, r1
 800d21c:	18e3      	adds	r3, r4, r3
 800d21e:	42a3      	cmp	r3, r4
 800d220:	d80d      	bhi.n	800d23e <__copybits+0x38>
 800d222:	0014      	movs	r4, r2
 800d224:	3411      	adds	r4, #17
 800d226:	2500      	movs	r5, #0
 800d228:	429c      	cmp	r4, r3
 800d22a:	d803      	bhi.n	800d234 <__copybits+0x2e>
 800d22c:	1a9b      	subs	r3, r3, r2
 800d22e:	3b11      	subs	r3, #17
 800d230:	089b      	lsrs	r3, r3, #2
 800d232:	009d      	lsls	r5, r3, #2
 800d234:	2300      	movs	r3, #0
 800d236:	1940      	adds	r0, r0, r5
 800d238:	4281      	cmp	r1, r0
 800d23a:	d803      	bhi.n	800d244 <__copybits+0x3e>
 800d23c:	bd70      	pop	{r4, r5, r6, pc}
 800d23e:	cc40      	ldmia	r4!, {r6}
 800d240:	c540      	stmia	r5!, {r6}
 800d242:	e7ec      	b.n	800d21e <__copybits+0x18>
 800d244:	c008      	stmia	r0!, {r3}
 800d246:	e7f7      	b.n	800d238 <__copybits+0x32>

0800d248 <__any_on>:
 800d248:	0002      	movs	r2, r0
 800d24a:	6900      	ldr	r0, [r0, #16]
 800d24c:	b510      	push	{r4, lr}
 800d24e:	3214      	adds	r2, #20
 800d250:	114b      	asrs	r3, r1, #5
 800d252:	4298      	cmp	r0, r3
 800d254:	db13      	blt.n	800d27e <__any_on+0x36>
 800d256:	dd0c      	ble.n	800d272 <__any_on+0x2a>
 800d258:	241f      	movs	r4, #31
 800d25a:	0008      	movs	r0, r1
 800d25c:	4020      	ands	r0, r4
 800d25e:	4221      	tst	r1, r4
 800d260:	d007      	beq.n	800d272 <__any_on+0x2a>
 800d262:	0099      	lsls	r1, r3, #2
 800d264:	588c      	ldr	r4, [r1, r2]
 800d266:	0021      	movs	r1, r4
 800d268:	40c1      	lsrs	r1, r0
 800d26a:	4081      	lsls	r1, r0
 800d26c:	2001      	movs	r0, #1
 800d26e:	428c      	cmp	r4, r1
 800d270:	d104      	bne.n	800d27c <__any_on+0x34>
 800d272:	009b      	lsls	r3, r3, #2
 800d274:	18d3      	adds	r3, r2, r3
 800d276:	4293      	cmp	r3, r2
 800d278:	d803      	bhi.n	800d282 <__any_on+0x3a>
 800d27a:	2000      	movs	r0, #0
 800d27c:	bd10      	pop	{r4, pc}
 800d27e:	0003      	movs	r3, r0
 800d280:	e7f7      	b.n	800d272 <__any_on+0x2a>
 800d282:	3b04      	subs	r3, #4
 800d284:	6819      	ldr	r1, [r3, #0]
 800d286:	2900      	cmp	r1, #0
 800d288:	d0f5      	beq.n	800d276 <__any_on+0x2e>
 800d28a:	2001      	movs	r0, #1
 800d28c:	e7f6      	b.n	800d27c <__any_on+0x34>

0800d28e <__ascii_wctomb>:
 800d28e:	0003      	movs	r3, r0
 800d290:	1e08      	subs	r0, r1, #0
 800d292:	d005      	beq.n	800d2a0 <__ascii_wctomb+0x12>
 800d294:	2aff      	cmp	r2, #255	; 0xff
 800d296:	d904      	bls.n	800d2a2 <__ascii_wctomb+0x14>
 800d298:	228a      	movs	r2, #138	; 0x8a
 800d29a:	2001      	movs	r0, #1
 800d29c:	601a      	str	r2, [r3, #0]
 800d29e:	4240      	negs	r0, r0
 800d2a0:	4770      	bx	lr
 800d2a2:	2001      	movs	r0, #1
 800d2a4:	700a      	strb	r2, [r1, #0]
 800d2a6:	e7fb      	b.n	800d2a0 <__ascii_wctomb+0x12>

0800d2a8 <__ssputs_r>:
 800d2a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2aa:	b085      	sub	sp, #20
 800d2ac:	9301      	str	r3, [sp, #4]
 800d2ae:	9203      	str	r2, [sp, #12]
 800d2b0:	688e      	ldr	r6, [r1, #8]
 800d2b2:	9a01      	ldr	r2, [sp, #4]
 800d2b4:	0007      	movs	r7, r0
 800d2b6:	000c      	movs	r4, r1
 800d2b8:	680b      	ldr	r3, [r1, #0]
 800d2ba:	4296      	cmp	r6, r2
 800d2bc:	d831      	bhi.n	800d322 <__ssputs_r+0x7a>
 800d2be:	898a      	ldrh	r2, [r1, #12]
 800d2c0:	2190      	movs	r1, #144	; 0x90
 800d2c2:	00c9      	lsls	r1, r1, #3
 800d2c4:	420a      	tst	r2, r1
 800d2c6:	d029      	beq.n	800d31c <__ssputs_r+0x74>
 800d2c8:	2003      	movs	r0, #3
 800d2ca:	6921      	ldr	r1, [r4, #16]
 800d2cc:	1a5b      	subs	r3, r3, r1
 800d2ce:	9302      	str	r3, [sp, #8]
 800d2d0:	6963      	ldr	r3, [r4, #20]
 800d2d2:	4343      	muls	r3, r0
 800d2d4:	0fdd      	lsrs	r5, r3, #31
 800d2d6:	18ed      	adds	r5, r5, r3
 800d2d8:	9b01      	ldr	r3, [sp, #4]
 800d2da:	9802      	ldr	r0, [sp, #8]
 800d2dc:	3301      	adds	r3, #1
 800d2de:	181b      	adds	r3, r3, r0
 800d2e0:	106d      	asrs	r5, r5, #1
 800d2e2:	42ab      	cmp	r3, r5
 800d2e4:	d900      	bls.n	800d2e8 <__ssputs_r+0x40>
 800d2e6:	001d      	movs	r5, r3
 800d2e8:	0552      	lsls	r2, r2, #21
 800d2ea:	d529      	bpl.n	800d340 <__ssputs_r+0x98>
 800d2ec:	0029      	movs	r1, r5
 800d2ee:	0038      	movs	r0, r7
 800d2f0:	f7ff fa6e 	bl	800c7d0 <_malloc_r>
 800d2f4:	1e06      	subs	r6, r0, #0
 800d2f6:	d02d      	beq.n	800d354 <__ssputs_r+0xac>
 800d2f8:	9a02      	ldr	r2, [sp, #8]
 800d2fa:	6921      	ldr	r1, [r4, #16]
 800d2fc:	f7fd ffe4 	bl	800b2c8 <memcpy>
 800d300:	89a2      	ldrh	r2, [r4, #12]
 800d302:	4b19      	ldr	r3, [pc, #100]	; (800d368 <__ssputs_r+0xc0>)
 800d304:	401a      	ands	r2, r3
 800d306:	2380      	movs	r3, #128	; 0x80
 800d308:	4313      	orrs	r3, r2
 800d30a:	81a3      	strh	r3, [r4, #12]
 800d30c:	9b02      	ldr	r3, [sp, #8]
 800d30e:	6126      	str	r6, [r4, #16]
 800d310:	18f6      	adds	r6, r6, r3
 800d312:	6026      	str	r6, [r4, #0]
 800d314:	6165      	str	r5, [r4, #20]
 800d316:	9e01      	ldr	r6, [sp, #4]
 800d318:	1aed      	subs	r5, r5, r3
 800d31a:	60a5      	str	r5, [r4, #8]
 800d31c:	9b01      	ldr	r3, [sp, #4]
 800d31e:	429e      	cmp	r6, r3
 800d320:	d900      	bls.n	800d324 <__ssputs_r+0x7c>
 800d322:	9e01      	ldr	r6, [sp, #4]
 800d324:	0032      	movs	r2, r6
 800d326:	9903      	ldr	r1, [sp, #12]
 800d328:	6820      	ldr	r0, [r4, #0]
 800d32a:	f000 fa3b 	bl	800d7a4 <memmove>
 800d32e:	2000      	movs	r0, #0
 800d330:	68a3      	ldr	r3, [r4, #8]
 800d332:	1b9b      	subs	r3, r3, r6
 800d334:	60a3      	str	r3, [r4, #8]
 800d336:	6823      	ldr	r3, [r4, #0]
 800d338:	199b      	adds	r3, r3, r6
 800d33a:	6023      	str	r3, [r4, #0]
 800d33c:	b005      	add	sp, #20
 800d33e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d340:	002a      	movs	r2, r5
 800d342:	0038      	movs	r0, r7
 800d344:	f000 fac3 	bl	800d8ce <_realloc_r>
 800d348:	1e06      	subs	r6, r0, #0
 800d34a:	d1df      	bne.n	800d30c <__ssputs_r+0x64>
 800d34c:	0038      	movs	r0, r7
 800d34e:	6921      	ldr	r1, [r4, #16]
 800d350:	f7fe fe6c 	bl	800c02c <_free_r>
 800d354:	230c      	movs	r3, #12
 800d356:	2001      	movs	r0, #1
 800d358:	603b      	str	r3, [r7, #0]
 800d35a:	89a2      	ldrh	r2, [r4, #12]
 800d35c:	3334      	adds	r3, #52	; 0x34
 800d35e:	4313      	orrs	r3, r2
 800d360:	81a3      	strh	r3, [r4, #12]
 800d362:	4240      	negs	r0, r0
 800d364:	e7ea      	b.n	800d33c <__ssputs_r+0x94>
 800d366:	46c0      	nop			; (mov r8, r8)
 800d368:	fffffb7f 	.word	0xfffffb7f

0800d36c <_svfiprintf_r>:
 800d36c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d36e:	b0a1      	sub	sp, #132	; 0x84
 800d370:	9003      	str	r0, [sp, #12]
 800d372:	001d      	movs	r5, r3
 800d374:	898b      	ldrh	r3, [r1, #12]
 800d376:	000f      	movs	r7, r1
 800d378:	0016      	movs	r6, r2
 800d37a:	061b      	lsls	r3, r3, #24
 800d37c:	d511      	bpl.n	800d3a2 <_svfiprintf_r+0x36>
 800d37e:	690b      	ldr	r3, [r1, #16]
 800d380:	2b00      	cmp	r3, #0
 800d382:	d10e      	bne.n	800d3a2 <_svfiprintf_r+0x36>
 800d384:	2140      	movs	r1, #64	; 0x40
 800d386:	f7ff fa23 	bl	800c7d0 <_malloc_r>
 800d38a:	6038      	str	r0, [r7, #0]
 800d38c:	6138      	str	r0, [r7, #16]
 800d38e:	2800      	cmp	r0, #0
 800d390:	d105      	bne.n	800d39e <_svfiprintf_r+0x32>
 800d392:	230c      	movs	r3, #12
 800d394:	9a03      	ldr	r2, [sp, #12]
 800d396:	3801      	subs	r0, #1
 800d398:	6013      	str	r3, [r2, #0]
 800d39a:	b021      	add	sp, #132	; 0x84
 800d39c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d39e:	2340      	movs	r3, #64	; 0x40
 800d3a0:	617b      	str	r3, [r7, #20]
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	ac08      	add	r4, sp, #32
 800d3a6:	6163      	str	r3, [r4, #20]
 800d3a8:	3320      	adds	r3, #32
 800d3aa:	7663      	strb	r3, [r4, #25]
 800d3ac:	3310      	adds	r3, #16
 800d3ae:	76a3      	strb	r3, [r4, #26]
 800d3b0:	9507      	str	r5, [sp, #28]
 800d3b2:	0035      	movs	r5, r6
 800d3b4:	782b      	ldrb	r3, [r5, #0]
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d001      	beq.n	800d3be <_svfiprintf_r+0x52>
 800d3ba:	2b25      	cmp	r3, #37	; 0x25
 800d3bc:	d148      	bne.n	800d450 <_svfiprintf_r+0xe4>
 800d3be:	1bab      	subs	r3, r5, r6
 800d3c0:	9305      	str	r3, [sp, #20]
 800d3c2:	42b5      	cmp	r5, r6
 800d3c4:	d00b      	beq.n	800d3de <_svfiprintf_r+0x72>
 800d3c6:	0032      	movs	r2, r6
 800d3c8:	0039      	movs	r1, r7
 800d3ca:	9803      	ldr	r0, [sp, #12]
 800d3cc:	f7ff ff6c 	bl	800d2a8 <__ssputs_r>
 800d3d0:	3001      	adds	r0, #1
 800d3d2:	d100      	bne.n	800d3d6 <_svfiprintf_r+0x6a>
 800d3d4:	e0af      	b.n	800d536 <_svfiprintf_r+0x1ca>
 800d3d6:	6963      	ldr	r3, [r4, #20]
 800d3d8:	9a05      	ldr	r2, [sp, #20]
 800d3da:	189b      	adds	r3, r3, r2
 800d3dc:	6163      	str	r3, [r4, #20]
 800d3de:	782b      	ldrb	r3, [r5, #0]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d100      	bne.n	800d3e6 <_svfiprintf_r+0x7a>
 800d3e4:	e0a7      	b.n	800d536 <_svfiprintf_r+0x1ca>
 800d3e6:	2201      	movs	r2, #1
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	4252      	negs	r2, r2
 800d3ec:	6062      	str	r2, [r4, #4]
 800d3ee:	a904      	add	r1, sp, #16
 800d3f0:	3254      	adds	r2, #84	; 0x54
 800d3f2:	1852      	adds	r2, r2, r1
 800d3f4:	1c6e      	adds	r6, r5, #1
 800d3f6:	6023      	str	r3, [r4, #0]
 800d3f8:	60e3      	str	r3, [r4, #12]
 800d3fa:	60a3      	str	r3, [r4, #8]
 800d3fc:	7013      	strb	r3, [r2, #0]
 800d3fe:	65a3      	str	r3, [r4, #88]	; 0x58
 800d400:	4b55      	ldr	r3, [pc, #340]	; (800d558 <_svfiprintf_r+0x1ec>)
 800d402:	2205      	movs	r2, #5
 800d404:	0018      	movs	r0, r3
 800d406:	7831      	ldrb	r1, [r6, #0]
 800d408:	9305      	str	r3, [sp, #20]
 800d40a:	f7fd ff52 	bl	800b2b2 <memchr>
 800d40e:	1c75      	adds	r5, r6, #1
 800d410:	2800      	cmp	r0, #0
 800d412:	d11f      	bne.n	800d454 <_svfiprintf_r+0xe8>
 800d414:	6822      	ldr	r2, [r4, #0]
 800d416:	06d3      	lsls	r3, r2, #27
 800d418:	d504      	bpl.n	800d424 <_svfiprintf_r+0xb8>
 800d41a:	2353      	movs	r3, #83	; 0x53
 800d41c:	a904      	add	r1, sp, #16
 800d41e:	185b      	adds	r3, r3, r1
 800d420:	2120      	movs	r1, #32
 800d422:	7019      	strb	r1, [r3, #0]
 800d424:	0713      	lsls	r3, r2, #28
 800d426:	d504      	bpl.n	800d432 <_svfiprintf_r+0xc6>
 800d428:	2353      	movs	r3, #83	; 0x53
 800d42a:	a904      	add	r1, sp, #16
 800d42c:	185b      	adds	r3, r3, r1
 800d42e:	212b      	movs	r1, #43	; 0x2b
 800d430:	7019      	strb	r1, [r3, #0]
 800d432:	7833      	ldrb	r3, [r6, #0]
 800d434:	2b2a      	cmp	r3, #42	; 0x2a
 800d436:	d016      	beq.n	800d466 <_svfiprintf_r+0xfa>
 800d438:	0035      	movs	r5, r6
 800d43a:	2100      	movs	r1, #0
 800d43c:	200a      	movs	r0, #10
 800d43e:	68e3      	ldr	r3, [r4, #12]
 800d440:	782a      	ldrb	r2, [r5, #0]
 800d442:	1c6e      	adds	r6, r5, #1
 800d444:	3a30      	subs	r2, #48	; 0x30
 800d446:	2a09      	cmp	r2, #9
 800d448:	d94e      	bls.n	800d4e8 <_svfiprintf_r+0x17c>
 800d44a:	2900      	cmp	r1, #0
 800d44c:	d111      	bne.n	800d472 <_svfiprintf_r+0x106>
 800d44e:	e017      	b.n	800d480 <_svfiprintf_r+0x114>
 800d450:	3501      	adds	r5, #1
 800d452:	e7af      	b.n	800d3b4 <_svfiprintf_r+0x48>
 800d454:	9b05      	ldr	r3, [sp, #20]
 800d456:	6822      	ldr	r2, [r4, #0]
 800d458:	1ac0      	subs	r0, r0, r3
 800d45a:	2301      	movs	r3, #1
 800d45c:	4083      	lsls	r3, r0
 800d45e:	4313      	orrs	r3, r2
 800d460:	002e      	movs	r6, r5
 800d462:	6023      	str	r3, [r4, #0]
 800d464:	e7cc      	b.n	800d400 <_svfiprintf_r+0x94>
 800d466:	9b07      	ldr	r3, [sp, #28]
 800d468:	1d19      	adds	r1, r3, #4
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	9107      	str	r1, [sp, #28]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	db01      	blt.n	800d476 <_svfiprintf_r+0x10a>
 800d472:	930b      	str	r3, [sp, #44]	; 0x2c
 800d474:	e004      	b.n	800d480 <_svfiprintf_r+0x114>
 800d476:	425b      	negs	r3, r3
 800d478:	60e3      	str	r3, [r4, #12]
 800d47a:	2302      	movs	r3, #2
 800d47c:	4313      	orrs	r3, r2
 800d47e:	6023      	str	r3, [r4, #0]
 800d480:	782b      	ldrb	r3, [r5, #0]
 800d482:	2b2e      	cmp	r3, #46	; 0x2e
 800d484:	d10a      	bne.n	800d49c <_svfiprintf_r+0x130>
 800d486:	786b      	ldrb	r3, [r5, #1]
 800d488:	2b2a      	cmp	r3, #42	; 0x2a
 800d48a:	d135      	bne.n	800d4f8 <_svfiprintf_r+0x18c>
 800d48c:	9b07      	ldr	r3, [sp, #28]
 800d48e:	3502      	adds	r5, #2
 800d490:	1d1a      	adds	r2, r3, #4
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	9207      	str	r2, [sp, #28]
 800d496:	2b00      	cmp	r3, #0
 800d498:	db2b      	blt.n	800d4f2 <_svfiprintf_r+0x186>
 800d49a:	9309      	str	r3, [sp, #36]	; 0x24
 800d49c:	4e2f      	ldr	r6, [pc, #188]	; (800d55c <_svfiprintf_r+0x1f0>)
 800d49e:	2203      	movs	r2, #3
 800d4a0:	0030      	movs	r0, r6
 800d4a2:	7829      	ldrb	r1, [r5, #0]
 800d4a4:	f7fd ff05 	bl	800b2b2 <memchr>
 800d4a8:	2800      	cmp	r0, #0
 800d4aa:	d006      	beq.n	800d4ba <_svfiprintf_r+0x14e>
 800d4ac:	2340      	movs	r3, #64	; 0x40
 800d4ae:	1b80      	subs	r0, r0, r6
 800d4b0:	4083      	lsls	r3, r0
 800d4b2:	6822      	ldr	r2, [r4, #0]
 800d4b4:	3501      	adds	r5, #1
 800d4b6:	4313      	orrs	r3, r2
 800d4b8:	6023      	str	r3, [r4, #0]
 800d4ba:	7829      	ldrb	r1, [r5, #0]
 800d4bc:	2206      	movs	r2, #6
 800d4be:	4828      	ldr	r0, [pc, #160]	; (800d560 <_svfiprintf_r+0x1f4>)
 800d4c0:	1c6e      	adds	r6, r5, #1
 800d4c2:	7621      	strb	r1, [r4, #24]
 800d4c4:	f7fd fef5 	bl	800b2b2 <memchr>
 800d4c8:	2800      	cmp	r0, #0
 800d4ca:	d03c      	beq.n	800d546 <_svfiprintf_r+0x1da>
 800d4cc:	4b25      	ldr	r3, [pc, #148]	; (800d564 <_svfiprintf_r+0x1f8>)
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d125      	bne.n	800d51e <_svfiprintf_r+0x1b2>
 800d4d2:	2207      	movs	r2, #7
 800d4d4:	9b07      	ldr	r3, [sp, #28]
 800d4d6:	3307      	adds	r3, #7
 800d4d8:	4393      	bics	r3, r2
 800d4da:	3308      	adds	r3, #8
 800d4dc:	9307      	str	r3, [sp, #28]
 800d4de:	6963      	ldr	r3, [r4, #20]
 800d4e0:	9a04      	ldr	r2, [sp, #16]
 800d4e2:	189b      	adds	r3, r3, r2
 800d4e4:	6163      	str	r3, [r4, #20]
 800d4e6:	e764      	b.n	800d3b2 <_svfiprintf_r+0x46>
 800d4e8:	4343      	muls	r3, r0
 800d4ea:	0035      	movs	r5, r6
 800d4ec:	2101      	movs	r1, #1
 800d4ee:	189b      	adds	r3, r3, r2
 800d4f0:	e7a6      	b.n	800d440 <_svfiprintf_r+0xd4>
 800d4f2:	2301      	movs	r3, #1
 800d4f4:	425b      	negs	r3, r3
 800d4f6:	e7d0      	b.n	800d49a <_svfiprintf_r+0x12e>
 800d4f8:	2300      	movs	r3, #0
 800d4fa:	200a      	movs	r0, #10
 800d4fc:	001a      	movs	r2, r3
 800d4fe:	3501      	adds	r5, #1
 800d500:	6063      	str	r3, [r4, #4]
 800d502:	7829      	ldrb	r1, [r5, #0]
 800d504:	1c6e      	adds	r6, r5, #1
 800d506:	3930      	subs	r1, #48	; 0x30
 800d508:	2909      	cmp	r1, #9
 800d50a:	d903      	bls.n	800d514 <_svfiprintf_r+0x1a8>
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d0c5      	beq.n	800d49c <_svfiprintf_r+0x130>
 800d510:	9209      	str	r2, [sp, #36]	; 0x24
 800d512:	e7c3      	b.n	800d49c <_svfiprintf_r+0x130>
 800d514:	4342      	muls	r2, r0
 800d516:	0035      	movs	r5, r6
 800d518:	2301      	movs	r3, #1
 800d51a:	1852      	adds	r2, r2, r1
 800d51c:	e7f1      	b.n	800d502 <_svfiprintf_r+0x196>
 800d51e:	aa07      	add	r2, sp, #28
 800d520:	9200      	str	r2, [sp, #0]
 800d522:	0021      	movs	r1, r4
 800d524:	003a      	movs	r2, r7
 800d526:	4b10      	ldr	r3, [pc, #64]	; (800d568 <_svfiprintf_r+0x1fc>)
 800d528:	9803      	ldr	r0, [sp, #12]
 800d52a:	f7fc fe15 	bl	800a158 <_printf_float>
 800d52e:	9004      	str	r0, [sp, #16]
 800d530:	9b04      	ldr	r3, [sp, #16]
 800d532:	3301      	adds	r3, #1
 800d534:	d1d3      	bne.n	800d4de <_svfiprintf_r+0x172>
 800d536:	89bb      	ldrh	r3, [r7, #12]
 800d538:	980d      	ldr	r0, [sp, #52]	; 0x34
 800d53a:	065b      	lsls	r3, r3, #25
 800d53c:	d400      	bmi.n	800d540 <_svfiprintf_r+0x1d4>
 800d53e:	e72c      	b.n	800d39a <_svfiprintf_r+0x2e>
 800d540:	2001      	movs	r0, #1
 800d542:	4240      	negs	r0, r0
 800d544:	e729      	b.n	800d39a <_svfiprintf_r+0x2e>
 800d546:	aa07      	add	r2, sp, #28
 800d548:	9200      	str	r2, [sp, #0]
 800d54a:	0021      	movs	r1, r4
 800d54c:	003a      	movs	r2, r7
 800d54e:	4b06      	ldr	r3, [pc, #24]	; (800d568 <_svfiprintf_r+0x1fc>)
 800d550:	9803      	ldr	r0, [sp, #12]
 800d552:	f7fd f8c7 	bl	800a6e4 <_printf_i>
 800d556:	e7ea      	b.n	800d52e <_svfiprintf_r+0x1c2>
 800d558:	0800e1b4 	.word	0x0800e1b4
 800d55c:	0800e1ba 	.word	0x0800e1ba
 800d560:	0800e1be 	.word	0x0800e1be
 800d564:	0800a159 	.word	0x0800a159
 800d568:	0800d2a9 	.word	0x0800d2a9

0800d56c <__sflush_r>:
 800d56c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d56e:	898b      	ldrh	r3, [r1, #12]
 800d570:	0005      	movs	r5, r0
 800d572:	000c      	movs	r4, r1
 800d574:	071a      	lsls	r2, r3, #28
 800d576:	d45c      	bmi.n	800d632 <__sflush_r+0xc6>
 800d578:	684a      	ldr	r2, [r1, #4]
 800d57a:	2a00      	cmp	r2, #0
 800d57c:	dc04      	bgt.n	800d588 <__sflush_r+0x1c>
 800d57e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800d580:	2a00      	cmp	r2, #0
 800d582:	dc01      	bgt.n	800d588 <__sflush_r+0x1c>
 800d584:	2000      	movs	r0, #0
 800d586:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d588:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800d58a:	2f00      	cmp	r7, #0
 800d58c:	d0fa      	beq.n	800d584 <__sflush_r+0x18>
 800d58e:	2200      	movs	r2, #0
 800d590:	2080      	movs	r0, #128	; 0x80
 800d592:	682e      	ldr	r6, [r5, #0]
 800d594:	602a      	str	r2, [r5, #0]
 800d596:	001a      	movs	r2, r3
 800d598:	0140      	lsls	r0, r0, #5
 800d59a:	6a21      	ldr	r1, [r4, #32]
 800d59c:	4002      	ands	r2, r0
 800d59e:	4203      	tst	r3, r0
 800d5a0:	d034      	beq.n	800d60c <__sflush_r+0xa0>
 800d5a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d5a4:	89a3      	ldrh	r3, [r4, #12]
 800d5a6:	075b      	lsls	r3, r3, #29
 800d5a8:	d506      	bpl.n	800d5b8 <__sflush_r+0x4c>
 800d5aa:	6863      	ldr	r3, [r4, #4]
 800d5ac:	1ac0      	subs	r0, r0, r3
 800d5ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d001      	beq.n	800d5b8 <__sflush_r+0x4c>
 800d5b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d5b6:	1ac0      	subs	r0, r0, r3
 800d5b8:	0002      	movs	r2, r0
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	0028      	movs	r0, r5
 800d5be:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800d5c0:	6a21      	ldr	r1, [r4, #32]
 800d5c2:	47b8      	blx	r7
 800d5c4:	89a2      	ldrh	r2, [r4, #12]
 800d5c6:	1c43      	adds	r3, r0, #1
 800d5c8:	d106      	bne.n	800d5d8 <__sflush_r+0x6c>
 800d5ca:	6829      	ldr	r1, [r5, #0]
 800d5cc:	291d      	cmp	r1, #29
 800d5ce:	d82c      	bhi.n	800d62a <__sflush_r+0xbe>
 800d5d0:	4b2a      	ldr	r3, [pc, #168]	; (800d67c <__sflush_r+0x110>)
 800d5d2:	410b      	asrs	r3, r1
 800d5d4:	07db      	lsls	r3, r3, #31
 800d5d6:	d428      	bmi.n	800d62a <__sflush_r+0xbe>
 800d5d8:	2300      	movs	r3, #0
 800d5da:	6063      	str	r3, [r4, #4]
 800d5dc:	6923      	ldr	r3, [r4, #16]
 800d5de:	6023      	str	r3, [r4, #0]
 800d5e0:	04d2      	lsls	r2, r2, #19
 800d5e2:	d505      	bpl.n	800d5f0 <__sflush_r+0x84>
 800d5e4:	1c43      	adds	r3, r0, #1
 800d5e6:	d102      	bne.n	800d5ee <__sflush_r+0x82>
 800d5e8:	682b      	ldr	r3, [r5, #0]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d100      	bne.n	800d5f0 <__sflush_r+0x84>
 800d5ee:	6560      	str	r0, [r4, #84]	; 0x54
 800d5f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d5f2:	602e      	str	r6, [r5, #0]
 800d5f4:	2900      	cmp	r1, #0
 800d5f6:	d0c5      	beq.n	800d584 <__sflush_r+0x18>
 800d5f8:	0023      	movs	r3, r4
 800d5fa:	3344      	adds	r3, #68	; 0x44
 800d5fc:	4299      	cmp	r1, r3
 800d5fe:	d002      	beq.n	800d606 <__sflush_r+0x9a>
 800d600:	0028      	movs	r0, r5
 800d602:	f7fe fd13 	bl	800c02c <_free_r>
 800d606:	2000      	movs	r0, #0
 800d608:	6360      	str	r0, [r4, #52]	; 0x34
 800d60a:	e7bc      	b.n	800d586 <__sflush_r+0x1a>
 800d60c:	2301      	movs	r3, #1
 800d60e:	0028      	movs	r0, r5
 800d610:	47b8      	blx	r7
 800d612:	1c43      	adds	r3, r0, #1
 800d614:	d1c6      	bne.n	800d5a4 <__sflush_r+0x38>
 800d616:	682b      	ldr	r3, [r5, #0]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d0c3      	beq.n	800d5a4 <__sflush_r+0x38>
 800d61c:	2b1d      	cmp	r3, #29
 800d61e:	d001      	beq.n	800d624 <__sflush_r+0xb8>
 800d620:	2b16      	cmp	r3, #22
 800d622:	d101      	bne.n	800d628 <__sflush_r+0xbc>
 800d624:	602e      	str	r6, [r5, #0]
 800d626:	e7ad      	b.n	800d584 <__sflush_r+0x18>
 800d628:	89a2      	ldrh	r2, [r4, #12]
 800d62a:	2340      	movs	r3, #64	; 0x40
 800d62c:	4313      	orrs	r3, r2
 800d62e:	81a3      	strh	r3, [r4, #12]
 800d630:	e7a9      	b.n	800d586 <__sflush_r+0x1a>
 800d632:	690e      	ldr	r6, [r1, #16]
 800d634:	2e00      	cmp	r6, #0
 800d636:	d0a5      	beq.n	800d584 <__sflush_r+0x18>
 800d638:	680f      	ldr	r7, [r1, #0]
 800d63a:	600e      	str	r6, [r1, #0]
 800d63c:	1bba      	subs	r2, r7, r6
 800d63e:	9201      	str	r2, [sp, #4]
 800d640:	2200      	movs	r2, #0
 800d642:	079b      	lsls	r3, r3, #30
 800d644:	d100      	bne.n	800d648 <__sflush_r+0xdc>
 800d646:	694a      	ldr	r2, [r1, #20]
 800d648:	60a2      	str	r2, [r4, #8]
 800d64a:	9b01      	ldr	r3, [sp, #4]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	dd99      	ble.n	800d584 <__sflush_r+0x18>
 800d650:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d652:	0032      	movs	r2, r6
 800d654:	001f      	movs	r7, r3
 800d656:	0028      	movs	r0, r5
 800d658:	9b01      	ldr	r3, [sp, #4]
 800d65a:	6a21      	ldr	r1, [r4, #32]
 800d65c:	47b8      	blx	r7
 800d65e:	2800      	cmp	r0, #0
 800d660:	dc06      	bgt.n	800d670 <__sflush_r+0x104>
 800d662:	2340      	movs	r3, #64	; 0x40
 800d664:	2001      	movs	r0, #1
 800d666:	89a2      	ldrh	r2, [r4, #12]
 800d668:	4240      	negs	r0, r0
 800d66a:	4313      	orrs	r3, r2
 800d66c:	81a3      	strh	r3, [r4, #12]
 800d66e:	e78a      	b.n	800d586 <__sflush_r+0x1a>
 800d670:	9b01      	ldr	r3, [sp, #4]
 800d672:	1836      	adds	r6, r6, r0
 800d674:	1a1b      	subs	r3, r3, r0
 800d676:	9301      	str	r3, [sp, #4]
 800d678:	e7e7      	b.n	800d64a <__sflush_r+0xde>
 800d67a:	46c0      	nop			; (mov r8, r8)
 800d67c:	dfbffffe 	.word	0xdfbffffe

0800d680 <_fflush_r>:
 800d680:	690b      	ldr	r3, [r1, #16]
 800d682:	b570      	push	{r4, r5, r6, lr}
 800d684:	0005      	movs	r5, r0
 800d686:	000c      	movs	r4, r1
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d102      	bne.n	800d692 <_fflush_r+0x12>
 800d68c:	2500      	movs	r5, #0
 800d68e:	0028      	movs	r0, r5
 800d690:	bd70      	pop	{r4, r5, r6, pc}
 800d692:	2800      	cmp	r0, #0
 800d694:	d004      	beq.n	800d6a0 <_fflush_r+0x20>
 800d696:	6a03      	ldr	r3, [r0, #32]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d101      	bne.n	800d6a0 <_fflush_r+0x20>
 800d69c:	f7fd fbca 	bl	800ae34 <__sinit>
 800d6a0:	220c      	movs	r2, #12
 800d6a2:	5ea3      	ldrsh	r3, [r4, r2]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d0f1      	beq.n	800d68c <_fflush_r+0xc>
 800d6a8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d6aa:	07d2      	lsls	r2, r2, #31
 800d6ac:	d404      	bmi.n	800d6b8 <_fflush_r+0x38>
 800d6ae:	059b      	lsls	r3, r3, #22
 800d6b0:	d402      	bmi.n	800d6b8 <_fflush_r+0x38>
 800d6b2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6b4:	f7fd fdfb 	bl	800b2ae <__retarget_lock_acquire_recursive>
 800d6b8:	0028      	movs	r0, r5
 800d6ba:	0021      	movs	r1, r4
 800d6bc:	f7ff ff56 	bl	800d56c <__sflush_r>
 800d6c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d6c2:	0005      	movs	r5, r0
 800d6c4:	07db      	lsls	r3, r3, #31
 800d6c6:	d4e2      	bmi.n	800d68e <_fflush_r+0xe>
 800d6c8:	89a3      	ldrh	r3, [r4, #12]
 800d6ca:	059b      	lsls	r3, r3, #22
 800d6cc:	d4df      	bmi.n	800d68e <_fflush_r+0xe>
 800d6ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6d0:	f7fd fdee 	bl	800b2b0 <__retarget_lock_release_recursive>
 800d6d4:	e7db      	b.n	800d68e <_fflush_r+0xe>
	...

0800d6d8 <__swhatbuf_r>:
 800d6d8:	b570      	push	{r4, r5, r6, lr}
 800d6da:	000e      	movs	r6, r1
 800d6dc:	001d      	movs	r5, r3
 800d6de:	230e      	movs	r3, #14
 800d6e0:	5ec9      	ldrsh	r1, [r1, r3]
 800d6e2:	0014      	movs	r4, r2
 800d6e4:	b096      	sub	sp, #88	; 0x58
 800d6e6:	2900      	cmp	r1, #0
 800d6e8:	da0c      	bge.n	800d704 <__swhatbuf_r+0x2c>
 800d6ea:	89b2      	ldrh	r2, [r6, #12]
 800d6ec:	2380      	movs	r3, #128	; 0x80
 800d6ee:	0011      	movs	r1, r2
 800d6f0:	4019      	ands	r1, r3
 800d6f2:	421a      	tst	r2, r3
 800d6f4:	d013      	beq.n	800d71e <__swhatbuf_r+0x46>
 800d6f6:	2100      	movs	r1, #0
 800d6f8:	3b40      	subs	r3, #64	; 0x40
 800d6fa:	2000      	movs	r0, #0
 800d6fc:	6029      	str	r1, [r5, #0]
 800d6fe:	6023      	str	r3, [r4, #0]
 800d700:	b016      	add	sp, #88	; 0x58
 800d702:	bd70      	pop	{r4, r5, r6, pc}
 800d704:	466a      	mov	r2, sp
 800d706:	f000 f861 	bl	800d7cc <_fstat_r>
 800d70a:	2800      	cmp	r0, #0
 800d70c:	dbed      	blt.n	800d6ea <__swhatbuf_r+0x12>
 800d70e:	23f0      	movs	r3, #240	; 0xf0
 800d710:	9901      	ldr	r1, [sp, #4]
 800d712:	021b      	lsls	r3, r3, #8
 800d714:	4019      	ands	r1, r3
 800d716:	4b03      	ldr	r3, [pc, #12]	; (800d724 <__swhatbuf_r+0x4c>)
 800d718:	18c9      	adds	r1, r1, r3
 800d71a:	424b      	negs	r3, r1
 800d71c:	4159      	adcs	r1, r3
 800d71e:	2380      	movs	r3, #128	; 0x80
 800d720:	00db      	lsls	r3, r3, #3
 800d722:	e7ea      	b.n	800d6fa <__swhatbuf_r+0x22>
 800d724:	ffffe000 	.word	0xffffe000

0800d728 <__smakebuf_r>:
 800d728:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d72a:	2602      	movs	r6, #2
 800d72c:	898b      	ldrh	r3, [r1, #12]
 800d72e:	0005      	movs	r5, r0
 800d730:	000c      	movs	r4, r1
 800d732:	4233      	tst	r3, r6
 800d734:	d006      	beq.n	800d744 <__smakebuf_r+0x1c>
 800d736:	0023      	movs	r3, r4
 800d738:	3347      	adds	r3, #71	; 0x47
 800d73a:	6023      	str	r3, [r4, #0]
 800d73c:	6123      	str	r3, [r4, #16]
 800d73e:	2301      	movs	r3, #1
 800d740:	6163      	str	r3, [r4, #20]
 800d742:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800d744:	466a      	mov	r2, sp
 800d746:	ab01      	add	r3, sp, #4
 800d748:	f7ff ffc6 	bl	800d6d8 <__swhatbuf_r>
 800d74c:	9900      	ldr	r1, [sp, #0]
 800d74e:	0007      	movs	r7, r0
 800d750:	0028      	movs	r0, r5
 800d752:	f7ff f83d 	bl	800c7d0 <_malloc_r>
 800d756:	2800      	cmp	r0, #0
 800d758:	d108      	bne.n	800d76c <__smakebuf_r+0x44>
 800d75a:	220c      	movs	r2, #12
 800d75c:	5ea3      	ldrsh	r3, [r4, r2]
 800d75e:	059a      	lsls	r2, r3, #22
 800d760:	d4ef      	bmi.n	800d742 <__smakebuf_r+0x1a>
 800d762:	2203      	movs	r2, #3
 800d764:	4393      	bics	r3, r2
 800d766:	431e      	orrs	r6, r3
 800d768:	81a6      	strh	r6, [r4, #12]
 800d76a:	e7e4      	b.n	800d736 <__smakebuf_r+0xe>
 800d76c:	2380      	movs	r3, #128	; 0x80
 800d76e:	89a2      	ldrh	r2, [r4, #12]
 800d770:	6020      	str	r0, [r4, #0]
 800d772:	4313      	orrs	r3, r2
 800d774:	81a3      	strh	r3, [r4, #12]
 800d776:	9b00      	ldr	r3, [sp, #0]
 800d778:	6120      	str	r0, [r4, #16]
 800d77a:	6163      	str	r3, [r4, #20]
 800d77c:	9b01      	ldr	r3, [sp, #4]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d00c      	beq.n	800d79c <__smakebuf_r+0x74>
 800d782:	0028      	movs	r0, r5
 800d784:	230e      	movs	r3, #14
 800d786:	5ee1      	ldrsh	r1, [r4, r3]
 800d788:	f000 f832 	bl	800d7f0 <_isatty_r>
 800d78c:	2800      	cmp	r0, #0
 800d78e:	d005      	beq.n	800d79c <__smakebuf_r+0x74>
 800d790:	2303      	movs	r3, #3
 800d792:	89a2      	ldrh	r2, [r4, #12]
 800d794:	439a      	bics	r2, r3
 800d796:	3b02      	subs	r3, #2
 800d798:	4313      	orrs	r3, r2
 800d79a:	81a3      	strh	r3, [r4, #12]
 800d79c:	89a3      	ldrh	r3, [r4, #12]
 800d79e:	433b      	orrs	r3, r7
 800d7a0:	81a3      	strh	r3, [r4, #12]
 800d7a2:	e7ce      	b.n	800d742 <__smakebuf_r+0x1a>

0800d7a4 <memmove>:
 800d7a4:	b510      	push	{r4, lr}
 800d7a6:	4288      	cmp	r0, r1
 800d7a8:	d902      	bls.n	800d7b0 <memmove+0xc>
 800d7aa:	188b      	adds	r3, r1, r2
 800d7ac:	4298      	cmp	r0, r3
 800d7ae:	d303      	bcc.n	800d7b8 <memmove+0x14>
 800d7b0:	2300      	movs	r3, #0
 800d7b2:	e007      	b.n	800d7c4 <memmove+0x20>
 800d7b4:	5c8b      	ldrb	r3, [r1, r2]
 800d7b6:	5483      	strb	r3, [r0, r2]
 800d7b8:	3a01      	subs	r2, #1
 800d7ba:	d2fb      	bcs.n	800d7b4 <memmove+0x10>
 800d7bc:	bd10      	pop	{r4, pc}
 800d7be:	5ccc      	ldrb	r4, [r1, r3]
 800d7c0:	54c4      	strb	r4, [r0, r3]
 800d7c2:	3301      	adds	r3, #1
 800d7c4:	429a      	cmp	r2, r3
 800d7c6:	d1fa      	bne.n	800d7be <memmove+0x1a>
 800d7c8:	e7f8      	b.n	800d7bc <memmove+0x18>
	...

0800d7cc <_fstat_r>:
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	b570      	push	{r4, r5, r6, lr}
 800d7d0:	4d06      	ldr	r5, [pc, #24]	; (800d7ec <_fstat_r+0x20>)
 800d7d2:	0004      	movs	r4, r0
 800d7d4:	0008      	movs	r0, r1
 800d7d6:	0011      	movs	r1, r2
 800d7d8:	602b      	str	r3, [r5, #0]
 800d7da:	f7f6 f9a2 	bl	8003b22 <_fstat>
 800d7de:	1c43      	adds	r3, r0, #1
 800d7e0:	d103      	bne.n	800d7ea <_fstat_r+0x1e>
 800d7e2:	682b      	ldr	r3, [r5, #0]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d000      	beq.n	800d7ea <_fstat_r+0x1e>
 800d7e8:	6023      	str	r3, [r4, #0]
 800d7ea:	bd70      	pop	{r4, r5, r6, pc}
 800d7ec:	20000798 	.word	0x20000798

0800d7f0 <_isatty_r>:
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	b570      	push	{r4, r5, r6, lr}
 800d7f4:	4d06      	ldr	r5, [pc, #24]	; (800d810 <_isatty_r+0x20>)
 800d7f6:	0004      	movs	r4, r0
 800d7f8:	0008      	movs	r0, r1
 800d7fa:	602b      	str	r3, [r5, #0]
 800d7fc:	f7f6 f99f 	bl	8003b3e <_isatty>
 800d800:	1c43      	adds	r3, r0, #1
 800d802:	d103      	bne.n	800d80c <_isatty_r+0x1c>
 800d804:	682b      	ldr	r3, [r5, #0]
 800d806:	2b00      	cmp	r3, #0
 800d808:	d000      	beq.n	800d80c <_isatty_r+0x1c>
 800d80a:	6023      	str	r3, [r4, #0]
 800d80c:	bd70      	pop	{r4, r5, r6, pc}
 800d80e:	46c0      	nop			; (mov r8, r8)
 800d810:	20000798 	.word	0x20000798

0800d814 <_sbrk_r>:
 800d814:	2300      	movs	r3, #0
 800d816:	b570      	push	{r4, r5, r6, lr}
 800d818:	4d06      	ldr	r5, [pc, #24]	; (800d834 <_sbrk_r+0x20>)
 800d81a:	0004      	movs	r4, r0
 800d81c:	0008      	movs	r0, r1
 800d81e:	602b      	str	r3, [r5, #0]
 800d820:	f7f6 f9a2 	bl	8003b68 <_sbrk>
 800d824:	1c43      	adds	r3, r0, #1
 800d826:	d103      	bne.n	800d830 <_sbrk_r+0x1c>
 800d828:	682b      	ldr	r3, [r5, #0]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d000      	beq.n	800d830 <_sbrk_r+0x1c>
 800d82e:	6023      	str	r3, [r4, #0]
 800d830:	bd70      	pop	{r4, r5, r6, pc}
 800d832:	46c0      	nop			; (mov r8, r8)
 800d834:	20000798 	.word	0x20000798

0800d838 <__assert_func>:
 800d838:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800d83a:	0014      	movs	r4, r2
 800d83c:	001a      	movs	r2, r3
 800d83e:	4b09      	ldr	r3, [pc, #36]	; (800d864 <__assert_func+0x2c>)
 800d840:	0005      	movs	r5, r0
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	000e      	movs	r6, r1
 800d846:	68d8      	ldr	r0, [r3, #12]
 800d848:	4b07      	ldr	r3, [pc, #28]	; (800d868 <__assert_func+0x30>)
 800d84a:	2c00      	cmp	r4, #0
 800d84c:	d101      	bne.n	800d852 <__assert_func+0x1a>
 800d84e:	4b07      	ldr	r3, [pc, #28]	; (800d86c <__assert_func+0x34>)
 800d850:	001c      	movs	r4, r3
 800d852:	4907      	ldr	r1, [pc, #28]	; (800d870 <__assert_func+0x38>)
 800d854:	9301      	str	r3, [sp, #4]
 800d856:	9402      	str	r4, [sp, #8]
 800d858:	002b      	movs	r3, r5
 800d85a:	9600      	str	r6, [sp, #0]
 800d85c:	f000 f866 	bl	800d92c <fiprintf>
 800d860:	f000 f874 	bl	800d94c <abort>
 800d864:	200001d0 	.word	0x200001d0
 800d868:	0800e1c5 	.word	0x0800e1c5
 800d86c:	0800e200 	.word	0x0800e200
 800d870:	0800e1d2 	.word	0x0800e1d2

0800d874 <_calloc_r>:
 800d874:	b570      	push	{r4, r5, r6, lr}
 800d876:	0c0b      	lsrs	r3, r1, #16
 800d878:	0c15      	lsrs	r5, r2, #16
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d11e      	bne.n	800d8bc <_calloc_r+0x48>
 800d87e:	2d00      	cmp	r5, #0
 800d880:	d10c      	bne.n	800d89c <_calloc_r+0x28>
 800d882:	b289      	uxth	r1, r1
 800d884:	b294      	uxth	r4, r2
 800d886:	434c      	muls	r4, r1
 800d888:	0021      	movs	r1, r4
 800d88a:	f7fe ffa1 	bl	800c7d0 <_malloc_r>
 800d88e:	1e05      	subs	r5, r0, #0
 800d890:	d01b      	beq.n	800d8ca <_calloc_r+0x56>
 800d892:	0022      	movs	r2, r4
 800d894:	2100      	movs	r1, #0
 800d896:	f7fd fc73 	bl	800b180 <memset>
 800d89a:	e016      	b.n	800d8ca <_calloc_r+0x56>
 800d89c:	1c2b      	adds	r3, r5, #0
 800d89e:	1c0c      	adds	r4, r1, #0
 800d8a0:	b289      	uxth	r1, r1
 800d8a2:	b292      	uxth	r2, r2
 800d8a4:	434a      	muls	r2, r1
 800d8a6:	b2a1      	uxth	r1, r4
 800d8a8:	b29c      	uxth	r4, r3
 800d8aa:	434c      	muls	r4, r1
 800d8ac:	0c13      	lsrs	r3, r2, #16
 800d8ae:	18e4      	adds	r4, r4, r3
 800d8b0:	0c23      	lsrs	r3, r4, #16
 800d8b2:	d107      	bne.n	800d8c4 <_calloc_r+0x50>
 800d8b4:	0424      	lsls	r4, r4, #16
 800d8b6:	b292      	uxth	r2, r2
 800d8b8:	4314      	orrs	r4, r2
 800d8ba:	e7e5      	b.n	800d888 <_calloc_r+0x14>
 800d8bc:	2d00      	cmp	r5, #0
 800d8be:	d101      	bne.n	800d8c4 <_calloc_r+0x50>
 800d8c0:	1c14      	adds	r4, r2, #0
 800d8c2:	e7ed      	b.n	800d8a0 <_calloc_r+0x2c>
 800d8c4:	230c      	movs	r3, #12
 800d8c6:	2500      	movs	r5, #0
 800d8c8:	6003      	str	r3, [r0, #0]
 800d8ca:	0028      	movs	r0, r5
 800d8cc:	bd70      	pop	{r4, r5, r6, pc}

0800d8ce <_realloc_r>:
 800d8ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d8d0:	0007      	movs	r7, r0
 800d8d2:	000e      	movs	r6, r1
 800d8d4:	0014      	movs	r4, r2
 800d8d6:	2900      	cmp	r1, #0
 800d8d8:	d105      	bne.n	800d8e6 <_realloc_r+0x18>
 800d8da:	0011      	movs	r1, r2
 800d8dc:	f7fe ff78 	bl	800c7d0 <_malloc_r>
 800d8e0:	0005      	movs	r5, r0
 800d8e2:	0028      	movs	r0, r5
 800d8e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d8e6:	2a00      	cmp	r2, #0
 800d8e8:	d103      	bne.n	800d8f2 <_realloc_r+0x24>
 800d8ea:	f7fe fb9f 	bl	800c02c <_free_r>
 800d8ee:	0025      	movs	r5, r4
 800d8f0:	e7f7      	b.n	800d8e2 <_realloc_r+0x14>
 800d8f2:	f000 f832 	bl	800d95a <_malloc_usable_size_r>
 800d8f6:	9001      	str	r0, [sp, #4]
 800d8f8:	4284      	cmp	r4, r0
 800d8fa:	d803      	bhi.n	800d904 <_realloc_r+0x36>
 800d8fc:	0035      	movs	r5, r6
 800d8fe:	0843      	lsrs	r3, r0, #1
 800d900:	42a3      	cmp	r3, r4
 800d902:	d3ee      	bcc.n	800d8e2 <_realloc_r+0x14>
 800d904:	0021      	movs	r1, r4
 800d906:	0038      	movs	r0, r7
 800d908:	f7fe ff62 	bl	800c7d0 <_malloc_r>
 800d90c:	1e05      	subs	r5, r0, #0
 800d90e:	d0e8      	beq.n	800d8e2 <_realloc_r+0x14>
 800d910:	9b01      	ldr	r3, [sp, #4]
 800d912:	0022      	movs	r2, r4
 800d914:	429c      	cmp	r4, r3
 800d916:	d900      	bls.n	800d91a <_realloc_r+0x4c>
 800d918:	001a      	movs	r2, r3
 800d91a:	0031      	movs	r1, r6
 800d91c:	0028      	movs	r0, r5
 800d91e:	f7fd fcd3 	bl	800b2c8 <memcpy>
 800d922:	0031      	movs	r1, r6
 800d924:	0038      	movs	r0, r7
 800d926:	f7fe fb81 	bl	800c02c <_free_r>
 800d92a:	e7da      	b.n	800d8e2 <_realloc_r+0x14>

0800d92c <fiprintf>:
 800d92c:	b40e      	push	{r1, r2, r3}
 800d92e:	b517      	push	{r0, r1, r2, r4, lr}
 800d930:	4c05      	ldr	r4, [pc, #20]	; (800d948 <fiprintf+0x1c>)
 800d932:	ab05      	add	r3, sp, #20
 800d934:	cb04      	ldmia	r3!, {r2}
 800d936:	0001      	movs	r1, r0
 800d938:	6820      	ldr	r0, [r4, #0]
 800d93a:	9301      	str	r3, [sp, #4]
 800d93c:	f000 f83c 	bl	800d9b8 <_vfiprintf_r>
 800d940:	bc1e      	pop	{r1, r2, r3, r4}
 800d942:	bc08      	pop	{r3}
 800d944:	b003      	add	sp, #12
 800d946:	4718      	bx	r3
 800d948:	200001d0 	.word	0x200001d0

0800d94c <abort>:
 800d94c:	2006      	movs	r0, #6
 800d94e:	b510      	push	{r4, lr}
 800d950:	f000 f978 	bl	800dc44 <raise>
 800d954:	2001      	movs	r0, #1
 800d956:	f7f6 f895 	bl	8003a84 <_exit>

0800d95a <_malloc_usable_size_r>:
 800d95a:	1f0b      	subs	r3, r1, #4
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	1f18      	subs	r0, r3, #4
 800d960:	2b00      	cmp	r3, #0
 800d962:	da01      	bge.n	800d968 <_malloc_usable_size_r+0xe>
 800d964:	580b      	ldr	r3, [r1, r0]
 800d966:	18c0      	adds	r0, r0, r3
 800d968:	4770      	bx	lr

0800d96a <__sfputc_r>:
 800d96a:	6893      	ldr	r3, [r2, #8]
 800d96c:	b510      	push	{r4, lr}
 800d96e:	3b01      	subs	r3, #1
 800d970:	6093      	str	r3, [r2, #8]
 800d972:	2b00      	cmp	r3, #0
 800d974:	da04      	bge.n	800d980 <__sfputc_r+0x16>
 800d976:	6994      	ldr	r4, [r2, #24]
 800d978:	42a3      	cmp	r3, r4
 800d97a:	db07      	blt.n	800d98c <__sfputc_r+0x22>
 800d97c:	290a      	cmp	r1, #10
 800d97e:	d005      	beq.n	800d98c <__sfputc_r+0x22>
 800d980:	6813      	ldr	r3, [r2, #0]
 800d982:	1c58      	adds	r0, r3, #1
 800d984:	6010      	str	r0, [r2, #0]
 800d986:	7019      	strb	r1, [r3, #0]
 800d988:	0008      	movs	r0, r1
 800d98a:	bd10      	pop	{r4, pc}
 800d98c:	f7fd fb52 	bl	800b034 <__swbuf_r>
 800d990:	0001      	movs	r1, r0
 800d992:	e7f9      	b.n	800d988 <__sfputc_r+0x1e>

0800d994 <__sfputs_r>:
 800d994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d996:	0006      	movs	r6, r0
 800d998:	000f      	movs	r7, r1
 800d99a:	0014      	movs	r4, r2
 800d99c:	18d5      	adds	r5, r2, r3
 800d99e:	42ac      	cmp	r4, r5
 800d9a0:	d101      	bne.n	800d9a6 <__sfputs_r+0x12>
 800d9a2:	2000      	movs	r0, #0
 800d9a4:	e007      	b.n	800d9b6 <__sfputs_r+0x22>
 800d9a6:	7821      	ldrb	r1, [r4, #0]
 800d9a8:	003a      	movs	r2, r7
 800d9aa:	0030      	movs	r0, r6
 800d9ac:	f7ff ffdd 	bl	800d96a <__sfputc_r>
 800d9b0:	3401      	adds	r4, #1
 800d9b2:	1c43      	adds	r3, r0, #1
 800d9b4:	d1f3      	bne.n	800d99e <__sfputs_r+0xa>
 800d9b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d9b8 <_vfiprintf_r>:
 800d9b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9ba:	b0a1      	sub	sp, #132	; 0x84
 800d9bc:	000f      	movs	r7, r1
 800d9be:	0015      	movs	r5, r2
 800d9c0:	001e      	movs	r6, r3
 800d9c2:	9003      	str	r0, [sp, #12]
 800d9c4:	2800      	cmp	r0, #0
 800d9c6:	d004      	beq.n	800d9d2 <_vfiprintf_r+0x1a>
 800d9c8:	6a03      	ldr	r3, [r0, #32]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d101      	bne.n	800d9d2 <_vfiprintf_r+0x1a>
 800d9ce:	f7fd fa31 	bl	800ae34 <__sinit>
 800d9d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d9d4:	07db      	lsls	r3, r3, #31
 800d9d6:	d405      	bmi.n	800d9e4 <_vfiprintf_r+0x2c>
 800d9d8:	89bb      	ldrh	r3, [r7, #12]
 800d9da:	059b      	lsls	r3, r3, #22
 800d9dc:	d402      	bmi.n	800d9e4 <_vfiprintf_r+0x2c>
 800d9de:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d9e0:	f7fd fc65 	bl	800b2ae <__retarget_lock_acquire_recursive>
 800d9e4:	89bb      	ldrh	r3, [r7, #12]
 800d9e6:	071b      	lsls	r3, r3, #28
 800d9e8:	d502      	bpl.n	800d9f0 <_vfiprintf_r+0x38>
 800d9ea:	693b      	ldr	r3, [r7, #16]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d113      	bne.n	800da18 <_vfiprintf_r+0x60>
 800d9f0:	0039      	movs	r1, r7
 800d9f2:	9803      	ldr	r0, [sp, #12]
 800d9f4:	f7fd fb60 	bl	800b0b8 <__swsetup_r>
 800d9f8:	2800      	cmp	r0, #0
 800d9fa:	d00d      	beq.n	800da18 <_vfiprintf_r+0x60>
 800d9fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d9fe:	07db      	lsls	r3, r3, #31
 800da00:	d503      	bpl.n	800da0a <_vfiprintf_r+0x52>
 800da02:	2001      	movs	r0, #1
 800da04:	4240      	negs	r0, r0
 800da06:	b021      	add	sp, #132	; 0x84
 800da08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da0a:	89bb      	ldrh	r3, [r7, #12]
 800da0c:	059b      	lsls	r3, r3, #22
 800da0e:	d4f8      	bmi.n	800da02 <_vfiprintf_r+0x4a>
 800da10:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800da12:	f7fd fc4d 	bl	800b2b0 <__retarget_lock_release_recursive>
 800da16:	e7f4      	b.n	800da02 <_vfiprintf_r+0x4a>
 800da18:	2300      	movs	r3, #0
 800da1a:	ac08      	add	r4, sp, #32
 800da1c:	6163      	str	r3, [r4, #20]
 800da1e:	3320      	adds	r3, #32
 800da20:	7663      	strb	r3, [r4, #25]
 800da22:	3310      	adds	r3, #16
 800da24:	76a3      	strb	r3, [r4, #26]
 800da26:	9607      	str	r6, [sp, #28]
 800da28:	002e      	movs	r6, r5
 800da2a:	7833      	ldrb	r3, [r6, #0]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d001      	beq.n	800da34 <_vfiprintf_r+0x7c>
 800da30:	2b25      	cmp	r3, #37	; 0x25
 800da32:	d148      	bne.n	800dac6 <_vfiprintf_r+0x10e>
 800da34:	1b73      	subs	r3, r6, r5
 800da36:	9305      	str	r3, [sp, #20]
 800da38:	42ae      	cmp	r6, r5
 800da3a:	d00b      	beq.n	800da54 <_vfiprintf_r+0x9c>
 800da3c:	002a      	movs	r2, r5
 800da3e:	0039      	movs	r1, r7
 800da40:	9803      	ldr	r0, [sp, #12]
 800da42:	f7ff ffa7 	bl	800d994 <__sfputs_r>
 800da46:	3001      	adds	r0, #1
 800da48:	d100      	bne.n	800da4c <_vfiprintf_r+0x94>
 800da4a:	e0af      	b.n	800dbac <_vfiprintf_r+0x1f4>
 800da4c:	6963      	ldr	r3, [r4, #20]
 800da4e:	9a05      	ldr	r2, [sp, #20]
 800da50:	189b      	adds	r3, r3, r2
 800da52:	6163      	str	r3, [r4, #20]
 800da54:	7833      	ldrb	r3, [r6, #0]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d100      	bne.n	800da5c <_vfiprintf_r+0xa4>
 800da5a:	e0a7      	b.n	800dbac <_vfiprintf_r+0x1f4>
 800da5c:	2201      	movs	r2, #1
 800da5e:	2300      	movs	r3, #0
 800da60:	4252      	negs	r2, r2
 800da62:	6062      	str	r2, [r4, #4]
 800da64:	a904      	add	r1, sp, #16
 800da66:	3254      	adds	r2, #84	; 0x54
 800da68:	1852      	adds	r2, r2, r1
 800da6a:	1c75      	adds	r5, r6, #1
 800da6c:	6023      	str	r3, [r4, #0]
 800da6e:	60e3      	str	r3, [r4, #12]
 800da70:	60a3      	str	r3, [r4, #8]
 800da72:	7013      	strb	r3, [r2, #0]
 800da74:	65a3      	str	r3, [r4, #88]	; 0x58
 800da76:	4b59      	ldr	r3, [pc, #356]	; (800dbdc <_vfiprintf_r+0x224>)
 800da78:	2205      	movs	r2, #5
 800da7a:	0018      	movs	r0, r3
 800da7c:	7829      	ldrb	r1, [r5, #0]
 800da7e:	9305      	str	r3, [sp, #20]
 800da80:	f7fd fc17 	bl	800b2b2 <memchr>
 800da84:	1c6e      	adds	r6, r5, #1
 800da86:	2800      	cmp	r0, #0
 800da88:	d11f      	bne.n	800daca <_vfiprintf_r+0x112>
 800da8a:	6822      	ldr	r2, [r4, #0]
 800da8c:	06d3      	lsls	r3, r2, #27
 800da8e:	d504      	bpl.n	800da9a <_vfiprintf_r+0xe2>
 800da90:	2353      	movs	r3, #83	; 0x53
 800da92:	a904      	add	r1, sp, #16
 800da94:	185b      	adds	r3, r3, r1
 800da96:	2120      	movs	r1, #32
 800da98:	7019      	strb	r1, [r3, #0]
 800da9a:	0713      	lsls	r3, r2, #28
 800da9c:	d504      	bpl.n	800daa8 <_vfiprintf_r+0xf0>
 800da9e:	2353      	movs	r3, #83	; 0x53
 800daa0:	a904      	add	r1, sp, #16
 800daa2:	185b      	adds	r3, r3, r1
 800daa4:	212b      	movs	r1, #43	; 0x2b
 800daa6:	7019      	strb	r1, [r3, #0]
 800daa8:	782b      	ldrb	r3, [r5, #0]
 800daaa:	2b2a      	cmp	r3, #42	; 0x2a
 800daac:	d016      	beq.n	800dadc <_vfiprintf_r+0x124>
 800daae:	002e      	movs	r6, r5
 800dab0:	2100      	movs	r1, #0
 800dab2:	200a      	movs	r0, #10
 800dab4:	68e3      	ldr	r3, [r4, #12]
 800dab6:	7832      	ldrb	r2, [r6, #0]
 800dab8:	1c75      	adds	r5, r6, #1
 800daba:	3a30      	subs	r2, #48	; 0x30
 800dabc:	2a09      	cmp	r2, #9
 800dabe:	d94e      	bls.n	800db5e <_vfiprintf_r+0x1a6>
 800dac0:	2900      	cmp	r1, #0
 800dac2:	d111      	bne.n	800dae8 <_vfiprintf_r+0x130>
 800dac4:	e017      	b.n	800daf6 <_vfiprintf_r+0x13e>
 800dac6:	3601      	adds	r6, #1
 800dac8:	e7af      	b.n	800da2a <_vfiprintf_r+0x72>
 800daca:	9b05      	ldr	r3, [sp, #20]
 800dacc:	6822      	ldr	r2, [r4, #0]
 800dace:	1ac0      	subs	r0, r0, r3
 800dad0:	2301      	movs	r3, #1
 800dad2:	4083      	lsls	r3, r0
 800dad4:	4313      	orrs	r3, r2
 800dad6:	0035      	movs	r5, r6
 800dad8:	6023      	str	r3, [r4, #0]
 800dada:	e7cc      	b.n	800da76 <_vfiprintf_r+0xbe>
 800dadc:	9b07      	ldr	r3, [sp, #28]
 800dade:	1d19      	adds	r1, r3, #4
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	9107      	str	r1, [sp, #28]
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	db01      	blt.n	800daec <_vfiprintf_r+0x134>
 800dae8:	930b      	str	r3, [sp, #44]	; 0x2c
 800daea:	e004      	b.n	800daf6 <_vfiprintf_r+0x13e>
 800daec:	425b      	negs	r3, r3
 800daee:	60e3      	str	r3, [r4, #12]
 800daf0:	2302      	movs	r3, #2
 800daf2:	4313      	orrs	r3, r2
 800daf4:	6023      	str	r3, [r4, #0]
 800daf6:	7833      	ldrb	r3, [r6, #0]
 800daf8:	2b2e      	cmp	r3, #46	; 0x2e
 800dafa:	d10a      	bne.n	800db12 <_vfiprintf_r+0x15a>
 800dafc:	7873      	ldrb	r3, [r6, #1]
 800dafe:	2b2a      	cmp	r3, #42	; 0x2a
 800db00:	d135      	bne.n	800db6e <_vfiprintf_r+0x1b6>
 800db02:	9b07      	ldr	r3, [sp, #28]
 800db04:	3602      	adds	r6, #2
 800db06:	1d1a      	adds	r2, r3, #4
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	9207      	str	r2, [sp, #28]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	db2b      	blt.n	800db68 <_vfiprintf_r+0x1b0>
 800db10:	9309      	str	r3, [sp, #36]	; 0x24
 800db12:	4d33      	ldr	r5, [pc, #204]	; (800dbe0 <_vfiprintf_r+0x228>)
 800db14:	2203      	movs	r2, #3
 800db16:	0028      	movs	r0, r5
 800db18:	7831      	ldrb	r1, [r6, #0]
 800db1a:	f7fd fbca 	bl	800b2b2 <memchr>
 800db1e:	2800      	cmp	r0, #0
 800db20:	d006      	beq.n	800db30 <_vfiprintf_r+0x178>
 800db22:	2340      	movs	r3, #64	; 0x40
 800db24:	1b40      	subs	r0, r0, r5
 800db26:	4083      	lsls	r3, r0
 800db28:	6822      	ldr	r2, [r4, #0]
 800db2a:	3601      	adds	r6, #1
 800db2c:	4313      	orrs	r3, r2
 800db2e:	6023      	str	r3, [r4, #0]
 800db30:	7831      	ldrb	r1, [r6, #0]
 800db32:	2206      	movs	r2, #6
 800db34:	482b      	ldr	r0, [pc, #172]	; (800dbe4 <_vfiprintf_r+0x22c>)
 800db36:	1c75      	adds	r5, r6, #1
 800db38:	7621      	strb	r1, [r4, #24]
 800db3a:	f7fd fbba 	bl	800b2b2 <memchr>
 800db3e:	2800      	cmp	r0, #0
 800db40:	d043      	beq.n	800dbca <_vfiprintf_r+0x212>
 800db42:	4b29      	ldr	r3, [pc, #164]	; (800dbe8 <_vfiprintf_r+0x230>)
 800db44:	2b00      	cmp	r3, #0
 800db46:	d125      	bne.n	800db94 <_vfiprintf_r+0x1dc>
 800db48:	2207      	movs	r2, #7
 800db4a:	9b07      	ldr	r3, [sp, #28]
 800db4c:	3307      	adds	r3, #7
 800db4e:	4393      	bics	r3, r2
 800db50:	3308      	adds	r3, #8
 800db52:	9307      	str	r3, [sp, #28]
 800db54:	6963      	ldr	r3, [r4, #20]
 800db56:	9a04      	ldr	r2, [sp, #16]
 800db58:	189b      	adds	r3, r3, r2
 800db5a:	6163      	str	r3, [r4, #20]
 800db5c:	e764      	b.n	800da28 <_vfiprintf_r+0x70>
 800db5e:	4343      	muls	r3, r0
 800db60:	002e      	movs	r6, r5
 800db62:	2101      	movs	r1, #1
 800db64:	189b      	adds	r3, r3, r2
 800db66:	e7a6      	b.n	800dab6 <_vfiprintf_r+0xfe>
 800db68:	2301      	movs	r3, #1
 800db6a:	425b      	negs	r3, r3
 800db6c:	e7d0      	b.n	800db10 <_vfiprintf_r+0x158>
 800db6e:	2300      	movs	r3, #0
 800db70:	200a      	movs	r0, #10
 800db72:	001a      	movs	r2, r3
 800db74:	3601      	adds	r6, #1
 800db76:	6063      	str	r3, [r4, #4]
 800db78:	7831      	ldrb	r1, [r6, #0]
 800db7a:	1c75      	adds	r5, r6, #1
 800db7c:	3930      	subs	r1, #48	; 0x30
 800db7e:	2909      	cmp	r1, #9
 800db80:	d903      	bls.n	800db8a <_vfiprintf_r+0x1d2>
 800db82:	2b00      	cmp	r3, #0
 800db84:	d0c5      	beq.n	800db12 <_vfiprintf_r+0x15a>
 800db86:	9209      	str	r2, [sp, #36]	; 0x24
 800db88:	e7c3      	b.n	800db12 <_vfiprintf_r+0x15a>
 800db8a:	4342      	muls	r2, r0
 800db8c:	002e      	movs	r6, r5
 800db8e:	2301      	movs	r3, #1
 800db90:	1852      	adds	r2, r2, r1
 800db92:	e7f1      	b.n	800db78 <_vfiprintf_r+0x1c0>
 800db94:	aa07      	add	r2, sp, #28
 800db96:	9200      	str	r2, [sp, #0]
 800db98:	0021      	movs	r1, r4
 800db9a:	003a      	movs	r2, r7
 800db9c:	4b13      	ldr	r3, [pc, #76]	; (800dbec <_vfiprintf_r+0x234>)
 800db9e:	9803      	ldr	r0, [sp, #12]
 800dba0:	f7fc fada 	bl	800a158 <_printf_float>
 800dba4:	9004      	str	r0, [sp, #16]
 800dba6:	9b04      	ldr	r3, [sp, #16]
 800dba8:	3301      	adds	r3, #1
 800dbaa:	d1d3      	bne.n	800db54 <_vfiprintf_r+0x19c>
 800dbac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dbae:	07db      	lsls	r3, r3, #31
 800dbb0:	d405      	bmi.n	800dbbe <_vfiprintf_r+0x206>
 800dbb2:	89bb      	ldrh	r3, [r7, #12]
 800dbb4:	059b      	lsls	r3, r3, #22
 800dbb6:	d402      	bmi.n	800dbbe <_vfiprintf_r+0x206>
 800dbb8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800dbba:	f7fd fb79 	bl	800b2b0 <__retarget_lock_release_recursive>
 800dbbe:	89bb      	ldrh	r3, [r7, #12]
 800dbc0:	065b      	lsls	r3, r3, #25
 800dbc2:	d500      	bpl.n	800dbc6 <_vfiprintf_r+0x20e>
 800dbc4:	e71d      	b.n	800da02 <_vfiprintf_r+0x4a>
 800dbc6:	980d      	ldr	r0, [sp, #52]	; 0x34
 800dbc8:	e71d      	b.n	800da06 <_vfiprintf_r+0x4e>
 800dbca:	aa07      	add	r2, sp, #28
 800dbcc:	9200      	str	r2, [sp, #0]
 800dbce:	0021      	movs	r1, r4
 800dbd0:	003a      	movs	r2, r7
 800dbd2:	4b06      	ldr	r3, [pc, #24]	; (800dbec <_vfiprintf_r+0x234>)
 800dbd4:	9803      	ldr	r0, [sp, #12]
 800dbd6:	f7fc fd85 	bl	800a6e4 <_printf_i>
 800dbda:	e7e3      	b.n	800dba4 <_vfiprintf_r+0x1ec>
 800dbdc:	0800e1b4 	.word	0x0800e1b4
 800dbe0:	0800e1ba 	.word	0x0800e1ba
 800dbe4:	0800e1be 	.word	0x0800e1be
 800dbe8:	0800a159 	.word	0x0800a159
 800dbec:	0800d995 	.word	0x0800d995

0800dbf0 <_raise_r>:
 800dbf0:	b570      	push	{r4, r5, r6, lr}
 800dbf2:	0004      	movs	r4, r0
 800dbf4:	000d      	movs	r5, r1
 800dbf6:	291f      	cmp	r1, #31
 800dbf8:	d904      	bls.n	800dc04 <_raise_r+0x14>
 800dbfa:	2316      	movs	r3, #22
 800dbfc:	6003      	str	r3, [r0, #0]
 800dbfe:	2001      	movs	r0, #1
 800dc00:	4240      	negs	r0, r0
 800dc02:	bd70      	pop	{r4, r5, r6, pc}
 800dc04:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d004      	beq.n	800dc14 <_raise_r+0x24>
 800dc0a:	008a      	lsls	r2, r1, #2
 800dc0c:	189b      	adds	r3, r3, r2
 800dc0e:	681a      	ldr	r2, [r3, #0]
 800dc10:	2a00      	cmp	r2, #0
 800dc12:	d108      	bne.n	800dc26 <_raise_r+0x36>
 800dc14:	0020      	movs	r0, r4
 800dc16:	f000 f831 	bl	800dc7c <_getpid_r>
 800dc1a:	002a      	movs	r2, r5
 800dc1c:	0001      	movs	r1, r0
 800dc1e:	0020      	movs	r0, r4
 800dc20:	f000 f81a 	bl	800dc58 <_kill_r>
 800dc24:	e7ed      	b.n	800dc02 <_raise_r+0x12>
 800dc26:	2000      	movs	r0, #0
 800dc28:	2a01      	cmp	r2, #1
 800dc2a:	d0ea      	beq.n	800dc02 <_raise_r+0x12>
 800dc2c:	1c51      	adds	r1, r2, #1
 800dc2e:	d103      	bne.n	800dc38 <_raise_r+0x48>
 800dc30:	2316      	movs	r3, #22
 800dc32:	3001      	adds	r0, #1
 800dc34:	6023      	str	r3, [r4, #0]
 800dc36:	e7e4      	b.n	800dc02 <_raise_r+0x12>
 800dc38:	2400      	movs	r4, #0
 800dc3a:	0028      	movs	r0, r5
 800dc3c:	601c      	str	r4, [r3, #0]
 800dc3e:	4790      	blx	r2
 800dc40:	0020      	movs	r0, r4
 800dc42:	e7de      	b.n	800dc02 <_raise_r+0x12>

0800dc44 <raise>:
 800dc44:	b510      	push	{r4, lr}
 800dc46:	4b03      	ldr	r3, [pc, #12]	; (800dc54 <raise+0x10>)
 800dc48:	0001      	movs	r1, r0
 800dc4a:	6818      	ldr	r0, [r3, #0]
 800dc4c:	f7ff ffd0 	bl	800dbf0 <_raise_r>
 800dc50:	bd10      	pop	{r4, pc}
 800dc52:	46c0      	nop			; (mov r8, r8)
 800dc54:	200001d0 	.word	0x200001d0

0800dc58 <_kill_r>:
 800dc58:	2300      	movs	r3, #0
 800dc5a:	b570      	push	{r4, r5, r6, lr}
 800dc5c:	4d06      	ldr	r5, [pc, #24]	; (800dc78 <_kill_r+0x20>)
 800dc5e:	0004      	movs	r4, r0
 800dc60:	0008      	movs	r0, r1
 800dc62:	0011      	movs	r1, r2
 800dc64:	602b      	str	r3, [r5, #0]
 800dc66:	f7f5 fefd 	bl	8003a64 <_kill>
 800dc6a:	1c43      	adds	r3, r0, #1
 800dc6c:	d103      	bne.n	800dc76 <_kill_r+0x1e>
 800dc6e:	682b      	ldr	r3, [r5, #0]
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d000      	beq.n	800dc76 <_kill_r+0x1e>
 800dc74:	6023      	str	r3, [r4, #0]
 800dc76:	bd70      	pop	{r4, r5, r6, pc}
 800dc78:	20000798 	.word	0x20000798

0800dc7c <_getpid_r>:
 800dc7c:	b510      	push	{r4, lr}
 800dc7e:	f7f5 feeb 	bl	8003a58 <_getpid>
 800dc82:	bd10      	pop	{r4, pc}

0800dc84 <_init>:
 800dc84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc86:	46c0      	nop			; (mov r8, r8)
 800dc88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc8a:	bc08      	pop	{r3}
 800dc8c:	469e      	mov	lr, r3
 800dc8e:	4770      	bx	lr

0800dc90 <_fini>:
 800dc90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc92:	46c0      	nop			; (mov r8, r8)
 800dc94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc96:	bc08      	pop	{r3}
 800dc98:	469e      	mov	lr, r3
 800dc9a:	4770      	bx	lr
