{
  "id": "40",
  "stream": "instrumentation-engineering",
  "packet": "2024",
  "year": "2024",
  "type": "MCQ",
  "key": "(B)\n \nQuestion 41 \n \n  \n \n \n \n[Analog Electronics]\n \n \nIn the figure shown, both the opamps \n1\nA\n  and \n2\nA\n  are ideal, except that the opamp \n1\nA\n  has an offset voltage\n\uf028\n\uf029\nos\nV\n of 1 mV.  For \n0\nin\nV\nV\n\uf03d\n, the values of the output voltages \n1\nout\nV\n and \n2\nout\nV\n, respectively, are\n\nPAGE\n27\n\n(A) \n3mV\n and \n1mV\n\uf02d\n \n(B) \n1mV\n\uf02d\nand \n0mV\n(C) \n1mV\nand \n1mV\n\uf02d\n \n(D) \n2mV\n and \n0mV\n \n(A)\n \nQuestion 42 \n \n  \n \n \n \n[Digital Electronics]\n \n \nIn the figure shown, the positive edge triggered \nD\n  flip-flops are initially reset to \n0\nQ\n \uf03d\n.  The logic gates\nand the multiplexers have no propagation delay.  After reset, a train of clock pulses (CLK) are applied.  \nThe logic-states of the inputs DIN, \nS\n  and the clock pulses are also shown in the figure.  Assuming no \ntiming violations, the sequence of output \nY\n  from the 3\nrd\n clock to the 5\nth\n clock, \n3 4 5\nYY Y\n  is\n(A) 001 \n(B) 010 \n \n(C) 000 \n(D) 011 \n \n(A)\n\nPAGE\n28",
  "question_text": "Question 40 \n \n  \n \n \n \n[Signals & Systems]\nLaplace transform of a signal \n\uf028\uf029\nx t\n  is\n1\n( )\n13\n42\nX s\ns\ns\n\uf03d\n\uf02b\n\uf02b\n2\nLet \n\uf028\uf029\nu t\n  be the unit step function.  Choose the signal \n\uf028\uf029\nx t\n  from the following options if the region of\nconvergence is \n\uf07b\uf07d\n7\nRe\n6\ns\n\uf02d\uf03c\n\uf03c\uf02d\n.\n(A) \n\uf028\uf029\n\uf028\n\uf029\n6\n7\nt\nt\ne\nu t\ne\nu\nt\n\uf02d\n\uf02d\n\uf02d\n\uf02d\n\uf02d\n \n(B) \n\uf028\n\uf029\n\uf028\uf029\n6\n7\nt\nt\ne\nu\nt\ne\nu t\n\uf02d\n\uf02d\n\uf02d\n\uf02d\n\uf02d\n(C) \n\uf028\uf029\n\uf028\n\uf029\n6\n7\nt\nt\ne\nu t\ne\nu\nt\n\uf02d\n\uf02d\n\uf02d\n\uf02d\n \n(D) \n\uf028\n\uf029\n\uf028\n\uf029\n6\n7\nt\nt\ne\nu\nt\ne\nu\nt\n\uf02d\n\uf02d\n\uf02d\n\uf02d\n\uf02d\n\uf02d",
  "answer_text": "(B)\n \nQuestion 41 \n \n  \n \n \n \n[Analog Electronics]\n \n \nIn the figure shown, both the opamps \n1\nA\n  and \n2\nA\n  are ideal, except that the opamp \n1\nA\n  has an offset voltage\n\uf028\n\uf029\nos\nV\n of 1 mV.  For \n0\nin\nV\nV\n\uf03d\n, the values of the output voltages \n1\nout\nV\n and \n2\nout\nV\n, respectively, are\n\nPAGE\n27\n\n(A) \n3mV\n and \n1mV\n\uf02d\n \n(B) \n1mV\n\uf02d\nand \n0mV\n(C) \n1mV\nand \n1mV\n\uf02d\n \n(D) \n2mV\n and \n0mV\n \n(A)\n \nQuestion 42 \n \n  \n \n \n \n[Digital Electronics]\n \n \nIn the figure shown, the positive edge triggered \nD\n  flip-flops are initially reset to \n0\nQ\n \uf03d\n.  The logic gates\nand the multiplexers have no propagation delay.  After reset, a train of clock pulses (CLK) are applied.  \nThe logic-states of the inputs DIN, \nS\n  and the clock pulses are also shown in the figure.  Assuming no \ntiming violations, the sequence of output \nY\n  from the 3\nrd\n clock to the 5\nth\n clock, \n3 4 5\nYY Y\n  is\n(A) 001 \n(B) 010 \n \n(C) 000 \n(D) 011 \n \n(A)\n\nPAGE\n28",
  "explanation_text": ""
}