INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/delay_chain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_chain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/dff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/inv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_pair
INFO: [VRFC 10-311] analyzing module inv_gate
INFO: [VRFC 10-311] analyzing module inv_chain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/nor_chain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_pair
INFO: [VRFC 10-311] analyzing module nor_gate
INFO: [VRFC 10-311] analyzing module nor_chain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_pj/UART/UART.srcs/sources_1/new/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_pj/UART/UART.srcs/sources_1/new/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/xor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_pj/masterDesign/masterDesign.srcs/top_sim/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
