5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd ifelse1.vcd -o ifelse1.cdd -v ifelse1.v -y ./lib
3 0 $root "$root" NA 0 0 1
3 0 main "main" ifelse1.v 1 35 1
1 clock 3 30004 1 0 0 0 1 33 1102
1 reset 3 3000b 1 0 0 0 1 33 1002
1 a 3 30012 1 0 0 0 1 33 102
1 b 3 30015 1 0 0 0 1 33 1002
1 sel 3 30018 1 0 0 0 1 33 102
1 z 5 30005 1 0 0 0 1 33 102
3 1 main.$u0 "main.$u0" ifelse1.v 0 14 1
3 1 main.$u1 "main.$u1" ifelse1.v 0 31 1
3 0 mux "main.switch" ./lib/mux.v 1 21 1
2 1 12 110015 c 1 c 0 0 clock
2 2 12 9000f 0 2a 20000 0 0 1 34 2
2 3 12 90015 13 27 2100a 1 2 1 34 2
2 4 13 6000a 2 1 c 0 0 reset
2 5 13 2000c 6 39 e 4 0
2 6 16 8000a 2 1 c 0 0 sel
2 7 16 4000c 3 39 e 6 0
2 8 19 b000b 1 1 4 0 0 b
2 9 19 60006 0 1 400 0 0 z
2 10 19 6000b 1 38 6006 8 9
2 11 17 b000b 1 1 8 0 0 a
2 12 17 60006 0 1 400 0 0 z
2 13 17 6000b 2 38 600a 11 12
2 14 14 9000c 1 0 20004 0 0 1 36 0
2 15 14 40004 0 1 400 0 0 z
2 16 14 4000c 3 38 6006 14 15
1 clock 3 7 1 0 0 0 1 33 1102
1 reset 4 7 1 0 0 0 1 33 1002
1 a 5 7 1 0 0 0 1 33 102
1 b 6 7 1 0 0 0 1 33 1002
1 sel 7 7 1 0 0 0 1 33 102
1 z 8 10008 1 0 0 0 1 33 102
4 10 3 3
4 13 3 3
4 7 13 10
4 16 3 3
4 5 16 7
4 3 5 0
