#pragma once

#include "Common/Global/Globals.h"
#include "Common/Types/MIPS/MIPSInstructionInfo_t.h"

struct EECoreInstruction_t;

/*
Static class used as the EECore instruction information lookup.
This uses the Instruction/Class hierarchy structure as defined in the EE Core Instruction Manual Appendix section.
The instruction tables are defined in EECore Instruction Implementation Register.xlsx. You can copy and paste any changes made to that file in here, but make sure the spreadsheet is the master copy.
 It is a lot easier to read the spreadsheet than looking at the source code.

The purpose of this class is to decode the given instruction, so that an execution core knows which instruction implementation to use.
For example (pseduo-code): 
 MIPSInstruction = 0xABCD1234
 Info = EECoreInstructionTable::getInstructionInfo(MIPSInstruction)
 ExecutionCore.ExecuteInstruction(Info.mImplementationIndex)

The mImplementationIndex is a linear UNIQUE index of all of the instructions for the EECore - there should be no two instructions with the same index.
Therefore in an execution core, a simple function pointer array of size = MAX(Implementation Indexes) will be enough, which is simply used as in the example above.
*/
struct EECoreInstructionTable
{
	/*
	EE Core CPU (R5900 & COP) cycle constants - most instructions will use one of these values for the EECoreInstructionInfo_t::mCycles field.
	These constants represent the number of cycles needed to perform an instruction by the CPU. They are approximate values.
	Most have been copied over from the old PCSX2, not sure on the accuracy.
	*/
	struct CycleConstants
	{
		// R5900 instructions.
		static constexpr u32 R5900_DEFAULT = 9;
		static constexpr u32 R5900_BRANCH = 11;
		static constexpr u32 R5900_MULTIPLY = 16;
		static constexpr u32 R5900_DIVIDE = 112;
		static constexpr u32 R5900_STORE = 14;
		static constexpr u32 R5900_LOAD = 14;

		// MMI instructions.
		static constexpr u32 MMI_DEFAULT = 14;
		static constexpr u32 MMI_MULTIPLY = 16;
		static constexpr u32 MMI_DIVIDE = 112;

		// COP0/1 instructions.
		static constexpr u32 COP_DEFAULT = 11;
		static constexpr u32 COP_BRANCH = 20; // TODO: This is a very rough guess. Needs testing.
		static constexpr u32 COP0_MFC0 = 10;
		static constexpr u32 COP1_MULTIPLY = 32;
		static constexpr u32 COP1_DIVIDE = 200; // TODO: This is a very rough guess. Needs testing.
	};

	struct EECoreInstructionInfo_t
	{
		const MIPSInstructionInfo_t     mMIPSInstructionInfo;
		const EECoreInstructionInfo_t * (*mLookupFuncion)(const EECoreInstruction_t * instruction);
		const u32                       mImplementationIndex;
	};

	/*
	Sub lookup functions. Contain logic for accessing any child instruction table.
	*/
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_OPCODE_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_SPECIAL_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_REGIMM_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_MMI_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_MMI0_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_MMI1_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_MMI2_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_MMI3_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_COP0_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_BC0_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_C0_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_COP1_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_BC1_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_S_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_W_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_COP2_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_CO0_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_BC2_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_CO1_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_VEXT0_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_VEXT1_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_VEXT2_LOOKUP(const EECoreInstruction_t * instruction);
	static const EECoreInstructionInfo_t * EECORE_INSTRUCTION_VEXT3_LOOKUP(const EECoreInstruction_t * instruction);

	static constexpr EECoreInstructionInfo_t EECORE_OPCODE_TABLE[64] =
	{
		{ "OPCODE", 0, MIPSInstructionInfo_t::InstructionType::CLASS, "SPECIAL", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_SPECIAL_LOOKUP, 0 },
		{ "OPCODE", 1, MIPSInstructionInfo_t::InstructionType::CLASS, "REGIMM", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_REGIMM_LOOKUP, 0 },
		{ "OPCODE", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "J", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::R5900_DEFAULT, nullptr, 1 },
		{ "OPCODE", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "JAL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::R5900_DEFAULT, nullptr, 2 },
		{ "OPCODE", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BEQ", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::R5900_BRANCH, nullptr, 3 },
		{ "OPCODE", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BNE", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::R5900_BRANCH, nullptr, 4 },
		{ "OPCODE", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BLEZ", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::R5900_BRANCH, nullptr, 5 },
		{ "OPCODE", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BGTZ", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::R5900_BRANCH, nullptr, 6 },
		{ "OPCODE", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "ADDI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 7 },
		{ "OPCODE", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "ADDIU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 8 },
		{ "OPCODE", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SLTI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 9 },
		{ "OPCODE", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SLTIU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 10 },
		{ "OPCODE", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "ANDI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 11 },
		{ "OPCODE", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "ORI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 12 },
		{ "OPCODE", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "XORI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 13 },
		{ "OPCODE", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LUI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 14 },
		{ "OPCODE", 16, MIPSInstructionInfo_t::InstructionType::CLASS, "COP0", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_COP0_LOOKUP, 0 },
		{ "OPCODE", 17, MIPSInstructionInfo_t::InstructionType::CLASS, "COP1", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_COP1_LOOKUP, 0 },
		{ "OPCODE", 18, MIPSInstructionInfo_t::InstructionType::CLASS, "COP2", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_COP2_LOOKUP, 0 },
		{ "OPCODE", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "OPCODE", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BEQL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY_LIKELY, CycleConstants::R5900_BRANCH, nullptr, 15 },
		{ "OPCODE", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BNEL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY_LIKELY, CycleConstants::R5900_BRANCH, nullptr, 16 },
		{ "OPCODE", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BLEZL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY_LIKELY, CycleConstants::R5900_BRANCH, nullptr, 17 },
		{ "OPCODE", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BGTZL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY_LIKELY, CycleConstants::R5900_BRANCH, nullptr, 18 },
		{ "OPCODE", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DADDI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 19 },
		{ "OPCODE", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DADDIU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 20 },
		{ "OPCODE", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LDL", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_LOAD, nullptr, 21 },
		{ "OPCODE", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LDR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_LOAD, nullptr, 22 },
		{ "OPCODE", 28, MIPSInstructionInfo_t::InstructionType::CLASS, "MMI", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_MMI_LOOKUP, 0 },
		{ "OPCODE", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "OPCODE", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LQ", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_LOAD, nullptr, 23 },
		{ "OPCODE", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SQ", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_STORE, nullptr, 24 },
		{ "OPCODE", 32, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_LOAD, nullptr, 25 },
		{ "OPCODE", 33, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_LOAD, nullptr, 26 },
		{ "OPCODE", 34, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LWL", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_LOAD, nullptr, 27 },
		{ "OPCODE", 35, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_LOAD, nullptr, 28 },
		{ "OPCODE", 36, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LBU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_LOAD, nullptr, 29 },
		{ "OPCODE", 37, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LHU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_LOAD, nullptr, 30 },
		{ "OPCODE", 38, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LWR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_LOAD, nullptr, 31 },
		{ "OPCODE", 39, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LWU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_LOAD, nullptr, 32 },
		{ "OPCODE", 40, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_STORE, nullptr, 33 },
		{ "OPCODE", 41, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_STORE, nullptr, 34 },
		{ "OPCODE", 42, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SWL", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_STORE, nullptr, 35 },
		{ "OPCODE", 43, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_STORE, nullptr, 36 },
		{ "OPCODE", 44, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SDL", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_STORE, nullptr, 37 },
		{ "OPCODE", 45, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SDR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_STORE, nullptr, 38 },
		{ "OPCODE", 46, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SWR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_STORE, nullptr, 39 },
		{ "OPCODE", 47, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "CACHE", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 40 },
		{ "OPCODE", 48, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNSUPPORTED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "OPCODE", 49, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LWC1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_LOAD, nullptr, 41 },
		{ "OPCODE", 50, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNSUPPORTED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "OPCODE", 51, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PREF", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 42 },
		{ "OPCODE", 52, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNSUPPORTED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "OPCODE", 53, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNSUPPORTED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "OPCODE", 54, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LQC2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_LOAD, nullptr, 43 },
		{ "OPCODE", 55, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "LD", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_LOAD, nullptr, 44 },
		{ "OPCODE", 56, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNSUPPORTED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "OPCODE", 57, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SWC1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_STORE, nullptr, 45 },
		{ "OPCODE", 58, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNSUPPORTED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "OPCODE", 59, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "OPCODE", 60, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNSUPPORTED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "OPCODE", 61, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNSUPPORTED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "OPCODE", 62, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SQC2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_STORE, nullptr, 46 },
		{ "OPCODE", 63, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SD", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_STORE, nullptr, 47 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_SPECIAL_TABLE[64] =
	{
		{ "SPECIAL", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SLL", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 48 },
		{ "SPECIAL", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "SPECIAL", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SRL", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 49 },
		{ "SPECIAL", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SRA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 50 },
		{ "SPECIAL", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SLLV", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 51 },
		{ "SPECIAL", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "SPECIAL", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SRLV", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 52 },
		{ "SPECIAL", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SRAV", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 53 },
		{ "SPECIAL", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "JR", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::R5900_DEFAULT, nullptr, 54 },
		{ "SPECIAL", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "JALR", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::R5900_DEFAULT, nullptr, 55 },
		{ "SPECIAL", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MOVZ", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 56 },
		{ "SPECIAL", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MOVN", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 57 },
		{ "SPECIAL", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SYSCALL", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 58 },
		{ "SPECIAL", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BREAK", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 59 },
		{ "SPECIAL", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "SPECIAL", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SYNC", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 60 },
		{ "SPECIAL", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MFHI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 61 },
		{ "SPECIAL", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MTHI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 62 },
		{ "SPECIAL", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MFLO", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 63 },
		{ "SPECIAL", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MTLO", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 64 },
		{ "SPECIAL", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DSLLV", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 65 },
		{ "SPECIAL", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "SPECIAL", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DSRLV", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 66 },
		{ "SPECIAL", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DSRAV", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 67 },
		{ "SPECIAL", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MULT", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_MULTIPLY, nullptr, 68 },
		{ "SPECIAL", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MULTU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_MULTIPLY, nullptr, 69 },
		{ "SPECIAL", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DIV", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DIVIDE, nullptr, 70 },
		{ "SPECIAL", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DIVU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DIVIDE, nullptr, 71 },
		{ "SPECIAL", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNSUPPORTED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "SPECIAL", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNSUPPORTED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "SPECIAL", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNSUPPORTED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "SPECIAL", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNSUPPORTED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "SPECIAL", 32, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "ADD", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 72 },
		{ "SPECIAL", 33, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "ADDU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 73 },
		{ "SPECIAL", 34, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SUB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 74 },
		{ "SPECIAL", 35, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SUBU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 75 },
		{ "SPECIAL", 36, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "AND", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 76 },
		{ "SPECIAL", 37, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "OR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 77 },
		{ "SPECIAL", 38, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "XOR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 78 },
		{ "SPECIAL", 39, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "NOR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 79 },
		{ "SPECIAL", 40, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MFSA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 80 },
		{ "SPECIAL", 41, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MTSA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 81 },
		{ "SPECIAL", 42, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SLT", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 82 },
		{ "SPECIAL", 43, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SLTU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 83 },
		{ "SPECIAL", 44, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DADD", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 84 },
		{ "SPECIAL", 45, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DADDU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 85 },
		{ "SPECIAL", 46, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DSUB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 86 },
		{ "SPECIAL", 47, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DSUBU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 87 },
		{ "SPECIAL", 48, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TGE", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_BRANCH, nullptr, 88 },
		{ "SPECIAL", 49, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TGEU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_BRANCH, nullptr, 89 },
		{ "SPECIAL", 50, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TLT", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_BRANCH, nullptr, 90 },
		{ "SPECIAL", 51, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TLTU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_BRANCH, nullptr, 91 },
		{ "SPECIAL", 52, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TEQ", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_BRANCH, nullptr, 92 },
		{ "SPECIAL", 53, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "SPECIAL", 54, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TNE", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_BRANCH, nullptr, 93 },
		{ "SPECIAL", 55, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "SPECIAL", 56, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DSLL", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 94 },
		{ "SPECIAL", 57, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "SPECIAL", 58, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DSRL", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 95 },
		{ "SPECIAL", 59, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DSRA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 96 },
		{ "SPECIAL", 60, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DSLL32", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 97 },
		{ "SPECIAL", 61, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "SPECIAL", 62, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DSRL32", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 98 },
		{ "SPECIAL", 63, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DSRA32", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 99 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_REGIMM_TABLE[32] =
	{
		{ "REGIMM", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BLTZ", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::R5900_BRANCH, nullptr, 100 },
		{ "REGIMM", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BGEZ", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::R5900_BRANCH, nullptr, 101 },
		{ "REGIMM", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BLTZL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY_LIKELY, CycleConstants::R5900_BRANCH, nullptr, 102 },
		{ "REGIMM", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BGEZL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY_LIKELY, CycleConstants::R5900_BRANCH, nullptr, 103 },
		{ "REGIMM", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TGEI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_BRANCH, nullptr, 104 },
		{ "REGIMM", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TGEIU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_BRANCH, nullptr, 105 },
		{ "REGIMM", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TLTI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_BRANCH, nullptr, 106 },
		{ "REGIMM", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TLTIU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_BRANCH, nullptr, 107 },
		{ "REGIMM", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TEQI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_BRANCH, nullptr, 108 },
		{ "REGIMM", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TNEI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_BRANCH, nullptr, 109 },
		{ "REGIMM", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BLTZAL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::R5900_BRANCH, nullptr, 110 },
		{ "REGIMM", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BGEZAL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::R5900_BRANCH, nullptr, 111 },
		{ "REGIMM", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BLTZALL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY_LIKELY, CycleConstants::R5900_BRANCH, nullptr, 112 },
		{ "REGIMM", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BGEZALL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY_LIKELY, CycleConstants::R5900_BRANCH, nullptr, 113 },
		{ "REGIMM", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MTSAB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 114 },
		{ "REGIMM", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MTSAH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 115 },
		{ "REGIMM", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
		{ "REGIMM", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_MMI_TABLE[64] =
	{
		{ "MMI", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MADD", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_MULTIPLY, nullptr, 116 },
		{ "MMI", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MADDU", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_MULTIPLY, nullptr, 117 },
		{ "MMI", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PLZCW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 118 },
		{ "MMI", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 8, MIPSInstructionInfo_t::InstructionType::CLASS, "MMI0", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_MMI0_LOOKUP, 0 },
		{ "MMI", 9, MIPSInstructionInfo_t::InstructionType::CLASS, "MMI2", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_MMI2_LOOKUP, 0 },
		{ "MMI", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MFHI1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 119 },
		{ "MMI", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MTHI1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 120 },
		{ "MMI", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MFLO1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 121 },
		{ "MMI", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MTLO1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 122 },
		{ "MMI", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MULT1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_MULTIPLY, nullptr, 123 },
		{ "MMI", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MULTU1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_MULTIPLY, nullptr, 124 },
		{ "MMI", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DIV1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DIVIDE, nullptr, 125 },
		{ "MMI", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DIVU1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_DIVIDE, nullptr, 126 },
		{ "MMI", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 32, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MADD1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_MULTIPLY, nullptr, 127 },
		{ "MMI", 33, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MADDU1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::R5900_MULTIPLY, nullptr, 128 },
		{ "MMI", 34, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 35, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 36, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 37, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 38, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 39, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, nullptr, 0 },
		{ "MMI", 40, MIPSInstructionInfo_t::InstructionType::CLASS, "MMI1", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_MMI1_LOOKUP, 0 },
		{ "MMI", 41, MIPSInstructionInfo_t::InstructionType::CLASS, "MMI3", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, EECORE_INSTRUCTION_MMI3_LOOKUP, 0 },
		{ "MMI", 42, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 43, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 44, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 45, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 46, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 47, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 48, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMFHL", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 129 },
		{ "MMI", 49, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMTHL", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 130 },
		{ "MMI", 50, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 51, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 52, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSLLH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 131 },
		{ "MMI", 53, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 54, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSRLH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 132 },
		{ "MMI", 55, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSRAH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 133 },
		{ "MMI", 56, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 57, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 58, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 59, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 60, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSLLW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 134 },
		{ "MMI", 61, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI", 62, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSRLW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 135 },
		{ "MMI", 63, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSRAW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 136 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_MMI0_TABLE[32] =
	{
		{ "MMI0", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PADDW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 137 },
		{ "MMI0", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSUBW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 138 },
		{ "MMI0", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PCGTW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 139 },
		{ "MMI0", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMAXW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 140 },
		{ "MMI0", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PADDH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 141 },
		{ "MMI0", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSUBH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 142 },
		{ "MMI0", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PCGTH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 143 },
		{ "MMI0", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMAXH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 144 },
		{ "MMI0", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PADDB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 145 },
		{ "MMI0", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSUBB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 146 },
		{ "MMI0", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PCGTB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 147 },
		{ "MMI0", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI0", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI0", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI0", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI0", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI0", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PADDSW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 148 },
		{ "MMI0", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSUBSW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 149 },
		{ "MMI0", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PEXTLW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 150 },
		{ "MMI0", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PPACW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 151 },
		{ "MMI0", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PADDSH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 152 },
		{ "MMI0", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSUBSH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 153 },
		{ "MMI0", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PEXTLH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 154 },
		{ "MMI0", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PPACH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 155 },
		{ "MMI0", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PADDSB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 156 },
		{ "MMI0", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSUBSB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 157 },
		{ "MMI0", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PEXTLB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 158 },
		{ "MMI0", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PPACB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 159 },
		{ "MMI0", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI0", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI0", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PEXT5", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 160 },
		{ "MMI0", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PPAC5", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 161 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_MMI1_TABLE[32] =
	{
		{ "MMI1", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI1", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PABSW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 162 },
		{ "MMI1", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PCEQW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 163 },
		{ "MMI1", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMINW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 164 },
		{ "MMI1", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PADSBH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 165 },
		{ "MMI1", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PABSH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 166 },
		{ "MMI1", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PCEQH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 167 },
		{ "MMI1", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMINH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 168 },
		{ "MMI1", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI1", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI1", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PCEQB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 169 },
		{ "MMI1", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI1", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI1", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI1", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI1", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI1", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PADDUW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 170 },
		{ "MMI1", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSUBUW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 171 },
		{ "MMI1", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PEXTUW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 172 },
		{ "MMI1", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI1", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PADDUH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 173 },
		{ "MMI1", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSUBUH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 174 },
		{ "MMI1", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PEXTUH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 175 },
		{ "MMI1", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI1", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PADDUB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 176 },
		{ "MMI1", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSUBUB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 177 },
		{ "MMI1", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PEXTUB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 178 },
		{ "MMI1", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "QFSRV", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 179 },
		{ "MMI1", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI1", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI1", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI1", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_MMI2_TABLE[32] =
	{
		{ "MMI2", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMADDW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 180 },
		{ "MMI2", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI2", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSLLVW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 181 },
		{ "MMI2", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSRLVW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 182 },
		{ "MMI2", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMSUBW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 183 },
		{ "MMI2", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI2", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI2", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI2", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMFHI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 184 },
		{ "MMI2", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMFLO", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 185 },
		{ "MMI2", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PINTH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 186 },
		{ "MMI2", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI2", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMULTW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 187 },
		{ "MMI2", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PDIVW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 188 },
		{ "MMI2", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PCPYLD", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 189 },
		{ "MMI2", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI2", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMADDH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 190 },
		{ "MMI2", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PHMADH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 191 },
		{ "MMI2", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PAND", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 192 },
		{ "MMI2", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PXOR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 193 },
		{ "MMI2", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMSUBH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 194 },
		{ "MMI2", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PHMSBH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 195 },
		{ "MMI2", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI2", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI2", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI2", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI2", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PEXEH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 196 },
		{ "MMI2", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PREVH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 197 },
		{ "MMI2", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMULTH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 198 },
		{ "MMI2", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PDIVBW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 199 },
		{ "MMI2", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PEXEW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 200 },
		{ "MMI2", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PROT3W", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 201 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_MMI3_TABLE[32] =
	{
		{ "MMI3", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMADDUW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 202 },
		{ "MMI3", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PSRAVW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 203 },
		{ "MMI3", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMTHI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 204 },
		{ "MMI3", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMTLO", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 205 },
		{ "MMI3", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PINTEH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 206 },
		{ "MMI3", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PMULTUW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 207 },
		{ "MMI3", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PDIVUW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 208 },
		{ "MMI3", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PCPYUD", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 209 },
		{ "MMI3", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "POR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 210 },
		{ "MMI3", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PNOR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 211 },
		{ "MMI3", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PEXCH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 212 },
		{ "MMI3", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PCPYH", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 213 },
		{ "MMI3", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
		{ "MMI3", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "PEXCW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 214 },
		{ "MMI3", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::MMI_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_COP0_TABLE[32] =
	{
		{ "COP0", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MFC0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP0_MFC0, nullptr, 215 },
		{ "COP0", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MTC0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 216 },
		{ "COP0", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 8, MIPSInstructionInfo_t::InstructionType::CLASS, "BC0", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_BC0_LOOKUP, 0 },
		{ "COP0", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 16, MIPSInstructionInfo_t::InstructionType::CLASS, "C0", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_C0_LOOKUP, 0 },
		{ "COP0", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP0", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_BC0_TABLE[32] =
	{
		{ "BC0", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BC0F", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::COP_BRANCH, nullptr, 217 },
		{ "BC0", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BC0T", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::COP_BRANCH, nullptr, 218 },
		{ "BC0", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BC0FL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY_LIKELY, CycleConstants::COP_BRANCH, nullptr, 219 },
		{ "BC0", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BC0TL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY_LIKELY, CycleConstants::COP_BRANCH, nullptr, 220 },
		{ "BC0", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC0", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_C0_TABLE[64] =
	{
		{ "C0", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TLBR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 221 },
		{ "C0", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TLBWI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 222 },
		{ "C0", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TLBWR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 223 },
		{ "C0", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "TLBP", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 224 },
		{ "C0", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "ERET", MIPSInstructionInfo_t::BranchDelayType::BRANCH_NO_DELAY, CycleConstants::COP_DEFAULT, nullptr, 225 },
		{ "C0", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 32, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 33, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 34, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 35, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 36, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 37, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 38, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 39, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 40, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 41, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 42, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 43, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 44, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 45, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 46, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 47, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 48, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 49, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 50, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 51, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 52, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 53, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 54, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 55, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 56, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "EI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 226 },
		{ "C0", 57, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 227 },
		{ "C0", 58, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 59, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 60, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 61, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 62, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "C0", 63, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_COP1_TABLE[32] =
	{
		{ "COP1", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MFC1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 228 },
		{ "COP1", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "CFC1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 229 },
		{ "COP1", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MTC1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 230 },
		{ "COP1", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "CTC1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 231 },
		{ "COP1", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 8, MIPSInstructionInfo_t::InstructionType::CLASS, "BC1", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_BC1_LOOKUP, 0 },
		{ "COP1", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 16, MIPSInstructionInfo_t::InstructionType::CLASS, "S", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_S_LOOKUP, 0 },
		{ "COP1", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 20, MIPSInstructionInfo_t::InstructionType::CLASS, "W", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_W_LOOKUP, 0 },
		{ "COP1", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "COP1", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_BC1_TABLE[32] =
	{
		{ "BC1", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BC1F", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::COP_BRANCH, nullptr, 232 },
		{ "BC1", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BC1T", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::COP_BRANCH, nullptr, 233 },
		{ "BC1", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BC1FL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY_LIKELY, CycleConstants::COP_BRANCH, nullptr, 234 },
		{ "BC1", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BC1TL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY_LIKELY, CycleConstants::COP_BRANCH, nullptr, 235 },
		{ "BC1", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC1", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_S_TABLE[64] =
	{
		{ "S", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "ADD", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 236 },
		{ "S", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SUB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 237 },
		{ "S", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MUL", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP1_MULTIPLY, nullptr, 238 },
		{ "S", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "DIV", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP1_DIVIDE, nullptr, 239 },
		{ "S", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SQRT", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP1_DIVIDE, nullptr, 240 },
		{ "S", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "ABS", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 241 },
		{ "S", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MOV", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 242 },
		{ "S", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "NEG", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 243 },
		{ "S", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RSQRT", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP1_DIVIDE, nullptr, 244 },
		{ "S", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "ADDA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 245 },
		{ "S", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "SUBA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 246 },
		{ "S", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MULA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP1_MULTIPLY, nullptr, 247 },
		{ "S", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MADD", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP1_MULTIPLY, nullptr, 248 },
		{ "S", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MSUB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP1_MULTIPLY, nullptr, 249 },
		{ "S", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MADDA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP1_MULTIPLY, nullptr, 250 },
		{ "S", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MSUBA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP1_MULTIPLY, nullptr, 251 },
		{ "S", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 32, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 33, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 34, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 35, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "CVTW", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 252 },
		{ "S", 36, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 37, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 38, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 39, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MAX", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 253 },
		{ "S", 40, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "MIN", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 254 },
		{ "S", 41, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 42, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 43, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 44, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 45, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 46, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 47, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "C.F", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 255 },
		{ "S", 48, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 49, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "C.EQ", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 256 },
		{ "S", 50, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 51, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "C.LT", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 257 },
		{ "S", 52, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 53, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "C.LE", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 258 },
		{ "S", 54, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 55, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 56, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 57, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 58, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 59, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 60, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 61, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 62, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "S", 63, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_W_TABLE[64] = 
	{
		{ "W", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 32, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "CVTS", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 259 },
		{ "W", 33, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 34, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 35, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 36, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 37, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 38, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 39, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 40, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 41, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 42, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 43, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 44, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 45, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 46, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 47, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 48, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 49, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 50, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 51, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 52, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 53, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 54, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 55, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 56, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 57, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 58, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 59, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 60, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 61, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 62, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "W", 63, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_COP2_TABLE[2] =
	{
		{ "COP2", 0, MIPSInstructionInfo_t::InstructionType::CLASS, "CO0", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_CO0_LOOKUP, 0 },
		{ "COP2", 1, MIPSInstructionInfo_t::InstructionType::CLASS, "CO1", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_CO1_LOOKUP, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_CO0_TABLE[16] =
	{
		{ "CO0", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO0", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "QMFC2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 260 },
		{ "CO0", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "CFC2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 261 },
		{ "CO0", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO0", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO0", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "QMTC2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 262 },
		{ "CO0", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "CTC2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 263 },
		{ "CO0", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO0", 8, MIPSInstructionInfo_t::InstructionType::CLASS, "BC2", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_BC2_LOOKUP, 0 },
		{ "CO0", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO0", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO0", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO0", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO0", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO0", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO0", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_BC2_TABLE[32] =
	{
		{ "BC2", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BC2F", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::COP_BRANCH, nullptr, 264 },
		{ "BC2", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BC2T", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY, CycleConstants::COP_BRANCH, nullptr, 265 },
		{ "BC2", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BC2FL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY_LIKELY, CycleConstants::COP_BRANCH, nullptr, 266 },
		{ "BC2", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "BC2TL", MIPSInstructionInfo_t::BranchDelayType::BRANCH_DELAY_LIKELY, CycleConstants::COP_BRANCH, nullptr, 267 },
		{ "BC2", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "BC2", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "RESERVED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_CO1_TABLE[64] =
	{
		{ "CO1", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VADDbc.0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 268 },
		{ "CO1", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VADDbc.1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 269 },
		{ "CO1", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VADDbc.2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 270 },
		{ "CO1", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VADDbc.3", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 271 },
		{ "CO1", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSUBbc.0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 272 },
		{ "CO1", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSUBbc.1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 273 },
		{ "CO1", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSUBbc.2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 274 },
		{ "CO1", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSUBbc.3", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 275 },
		{ "CO1", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMADDbc.0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 276 },
		{ "CO1", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMADDbc.1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 277 },
		{ "CO1", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMADDbc.2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 278 },
		{ "CO1", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMADDbc.3", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 279 },
		{ "CO1", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMSUBbc.0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 280 },
		{ "CO1", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMSUBbc.1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 281 },
		{ "CO1", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMSUBbc.2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 282 },
		{ "CO1", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMSUBbc.3", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 283 },
		{ "CO1", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMAXbc.0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 284 },
		{ "CO1", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMAXbc.1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 285 },
		{ "CO1", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMAXbc.2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 286 },
		{ "CO1", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMAXbc.3", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 287 },
		{ "CO1", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMINIbc.0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 288 },
		{ "CO1", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMINIbc.1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 289 },
		{ "CO1", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMINIbc.2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 290 },
		{ "CO1", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMINIbc.3", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 291 },
		{ "CO1", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMULbc.0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 292 },
		{ "CO1", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMULbc.1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 293 },
		{ "CO1", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMULbc.2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 294 },
		{ "CO1", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMULbc.3", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 295 },
		{ "CO1", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMULq", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 296 },
		{ "CO1", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMAXi", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 297 },
		{ "CO1", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMULi", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 298 },
		{ "CO1", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMINIi", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 299 },
		{ "CO1", 32, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VADDq", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 300 },
		{ "CO1", 33, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMADDq", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 301 },
		{ "CO1", 34, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VADDi", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 302 },
		{ "CO1", 35, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMADDi", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 303 },
		{ "CO1", 36, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSUBq", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 304 },
		{ "CO1", 37, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMSUBq", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 305 },
		{ "CO1", 38, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSUBi", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 306 },
		{ "CO1", 39, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMSUBi", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 307 },
		{ "CO1", 40, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VADD", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 308 },
		{ "CO1", 41, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMADD", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 309 },
		{ "CO1", 42, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMUL", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 310 },
		{ "CO1", 43, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMAX", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 311 },
		{ "CO1", 44, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSUB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 312 },
		{ "CO1", 45, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMSUB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 313 },
		{ "CO1", 46, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VOPMSUB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 314 },
		{ "CO1", 47, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMINI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 315 },
		{ "CO1", 48, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VIADD", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 316 },
		{ "CO1", 49, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VISUB", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 317 },
		{ "CO1", 50, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VIADDI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 318 },
		{ "CO1", 51, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO1", 52, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VIAND", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 319 },
		{ "CO1", 53, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VIOR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 320 },
		{ "CO1", 54, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO1", 55, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO1", 56, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VCALLMS", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 321 },
		{ "CO1", 57, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VCALLMSR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 322 },
		{ "CO1", 58, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO1", 59, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "CO1", 60, MIPSInstructionInfo_t::InstructionType::CLASS, "VEXT0", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_VEXT0_LOOKUP, 0 },
		{ "CO1", 61, MIPSInstructionInfo_t::InstructionType::CLASS, "VEXT1", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_VEXT1_LOOKUP, 0 },
		{ "CO1", 62, MIPSInstructionInfo_t::InstructionType::CLASS, "VEXT2", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_VEXT2_LOOKUP, 0 },
		{ "CO1", 63, MIPSInstructionInfo_t::InstructionType::CLASS, "VEXT3", MIPSInstructionInfo_t::BranchDelayType::NONE, 0, EECORE_INSTRUCTION_VEXT3_LOOKUP, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_VEXT0_TABLE[32] =
	{
		{ "VEXT0", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VADDAbc.0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 323 },
		{ "VEXT0", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSUBAbc.0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 324 },
		{ "VEXT0", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMADDAbc.0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 325 },
		{ "VEXT0", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMSUBAbc.0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 326 },
		{ "VEXT0", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VITOF0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 327 },
		{ "VEXT0", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VFTOI0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 328 },
		{ "VEXT0", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMULAbc.0", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 329 },
		{ "VEXT0", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMULAq", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 330 },
		{ "VEXT0", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VADDAq", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 331 },
		{ "VEXT0", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSUBAq", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 332 },
		{ "VEXT0", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VADDA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 333 },
		{ "VEXT0", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSUBA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 334 },
		{ "VEXT0", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMOVE", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 335 },
		{ "VEXT0", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VLQI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 336 },
		{ "VEXT0", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VDIV", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 337 },
		{ "VEXT0", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMTIR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 338 },
		{ "VEXT0", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VRNEXT", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 339 },
		{ "VEXT0", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT0", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT0", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT0", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT0", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT0", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT0", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT0", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT0", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT0", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT0", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT0", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT0", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT0", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT0", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_VEXT1_TABLE[32] =
	{
		{ "VEXT1", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VADDAbc.1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 340 },
		{ "VEXT1", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSUBAbc.1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 341 },
		{ "VEXT1", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMADDAbc.1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 342 },
		{ "VEXT1", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMSUBAbc.1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 343 },
		{ "VEXT1", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VITOF4", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 344 },
		{ "VEXT1", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VFTOI4", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 345 },
		{ "VEXT1", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMULAbc.1", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 346 },
		{ "VEXT1", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VABS", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 347 },
		{ "VEXT1", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMADDAq", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 348 },
		{ "VEXT1", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMSUBAq", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 349 },
		{ "VEXT1", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMADDA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 350 },
		{ "VEXT1", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMSUBA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 351 },
		{ "VEXT1", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMR32", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 352 },
		{ "VEXT1", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSQI", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 353 },
		{ "VEXT1", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSQRT", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 354 },
		{ "VEXT1", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMFIR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 355 },
		{ "VEXT1", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VRGET", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 356 },
		{ "VEXT1", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT1", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT1", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT1", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT1", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT1", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT1", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT1", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT1", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT1", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT1", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT1", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT1", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT1", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT1", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_VEXT2_TABLE[32] =
	{
		{ "VEXT2", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VADDAbc.2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 357 },
		{ "VEXT2", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSUBAbc.2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 358 },
		{ "VEXT2", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMADDAbc.2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 359 },
		{ "VEXT2", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMSUBAbc.2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 360 },
		{ "VEXT2", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VITOF12", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 361 },
		{ "VEXT2", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VFTOI12", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 362 },
		{ "VEXT2", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMULAbc.2", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 363 },
		{ "VEXT2", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMULAi", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 364 },
		{ "VEXT2", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VADDAi", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 365 },
		{ "VEXT2", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSUBAi", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 366 },
		{ "VEXT2", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMULA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 367 },
		{ "VEXT2", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VOPMULA", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 368 },
		{ "VEXT2", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VLQD", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 369 },
		{ "VEXT2", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VRSQRT", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 370 },
		{ "VEXT2", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VILWR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 371 },
		{ "VEXT2", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VRINIT", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 372 },
		{ "VEXT2", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT2", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
	};
	static constexpr EECoreInstructionInfo_t EECORE_VEXT3_TABLE[32] =
	{
		{ "VEXT3", 0, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VADDAbc.3", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 373 },
		{ "VEXT3", 1, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSUBAbc.3", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 374 },
		{ "VEXT3", 2, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMADDAbc.3", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 375 },
		{ "VEXT3", 3, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMSUBAbc.3", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 376 },
		{ "VEXT3", 4, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VITOF15", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 377 },
		{ "VEXT3", 5, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VFTOI15", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 378 },
		{ "VEXT3", 6, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMULAbc.3", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 379 },
		{ "VEXT3", 7, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VCLIP", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 380 },
		{ "VEXT3", 8, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMADDAi", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 381 },
		{ "VEXT3", 9, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VMSUBAi", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 382 },
		{ "VEXT3", 10, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 11, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VNOP", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 383 },
		{ "VEXT3", 12, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 13, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VSQD", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 384 },
		{ "VEXT3", 14, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VWAITQ", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 385 },
		{ "VEXT3", 15, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VISWR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 386 },
		{ "VEXT3", 16, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "VRXOR", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 387 },
		{ "VEXT3", 17, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 18, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 19, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 20, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 21, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 22, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 23, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 24, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 25, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 26, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 27, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 28, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 29, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 30, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
		{ "VEXT3", 31, MIPSInstructionInfo_t::InstructionType::INSTRUCTION, "UNDEFINED", MIPSInstructionInfo_t::BranchDelayType::NONE, CycleConstants::COP_DEFAULT, nullptr, 0 },
	};

	/*
	The main lookup function. Use this to return information on the instruction given.
	*/
	static const EECoreInstructionInfo_t * getInstructionInfo(const EECoreInstruction_t * instruction);
};

