{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479286526953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479286526954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 16:55:26 2016 " "Processing started: Wed Nov 16 16:55:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479286526954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479286526954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lattice -c lattice " "Command: quartus_map --read_settings_files=on --write_settings_files=off lattice -c lattice" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479286526954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479286527262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/gen_div/gen_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/gen_div/gen_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_div-behave " "Found design unit 1: gen_div-behave" {  } { { "../gen_div/gen_div.vhd" "" { Text "E:/vhdl/gen_div/gen_div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1479286527778 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_div " "Found entity 1: gen_div" {  } { { "../gen_div/gen_div.vhd" "" { Text "E:/vhdl/gen_div/gen_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479286527778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479286527778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lattice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lattice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lattice-behave " "Found design unit 1: lattice-behave" {  } { { "lattice.vhd" "" { Text "E:/vhdl/lattice_12/lattice.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1479286527779 ""} { "Info" "ISGN_ENTITY_NAME" "1 lattice " "Found entity 1: lattice" {  } { { "lattice.vhd" "" { Text "E:/vhdl/lattice_12/lattice.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479286527779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479286527779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lattice " "Elaborating entity \"lattice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479286527807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_div gen_div:gen_100k " "Elaborating entity \"gen_div\" for hierarchy \"gen_div:gen_100k\"" {  } { { "lattice.vhd" "gen_100k" { Text "E:/vhdl/lattice_12/lattice.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479286527816 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "row\[0\] VCC " "Pin \"row\[0\]\" is stuck at VCC" {  } { { "lattice.vhd" "" { Text "E:/vhdl/lattice_12/lattice.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479286528133 "|lattice|row[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[2\] VCC " "Pin \"row\[2\]\" is stuck at VCC" {  } { { "lattice.vhd" "" { Text "E:/vhdl/lattice_12/lattice.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479286528133 "|lattice|row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[4\] VCC " "Pin \"row\[4\]\" is stuck at VCC" {  } { { "lattice.vhd" "" { Text "E:/vhdl/lattice_12/lattice.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479286528133 "|lattice|row[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[6\] VCC " "Pin \"row\[6\]\" is stuck at VCC" {  } { { "lattice.vhd" "" { Text "E:/vhdl/lattice_12/lattice.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479286528133 "|lattice|row[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1479286528133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479286528255 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479286528255 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479286528288 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479286528288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479286528288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479286528288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479286528323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 16:55:28 2016 " "Processing ended: Wed Nov 16 16:55:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479286528323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479286528323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479286528323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479286528323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479286529433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479286529434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 16:55:29 2016 " "Processing started: Wed Nov 16 16:55:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479286529434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479286529434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lattice -c lattice " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lattice -c lattice" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479286529434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479286529506 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lattice EP1C3T144C8 " "Selected device EP1C3T144C8 for design \"lattice\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1479286529538 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1479286529633 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144A8 " "Device EP1C3T144A8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479286529805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C8 " "Device EP1C6T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479286529805 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1479286529805 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Pin ~nCSO~ is reserved at location 12" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/vhdl/lattice_12/" { { 0 { 0 ""} 0 132 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479286529806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Pin ~ASDO~ is reserved at location 25" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/vhdl/lattice_12/" { { 0 { 0 ""} 0 133 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479286529806 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1479286529806 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lattice.sdc " "Synopsys Design Constraints File file not found: 'lattice.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1479286529840 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1479286529840 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1479286529842 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1479286529843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1479286529843 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1479286529906 ""}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "DQS I/O pins require 0 global routing resources" {  } {  } 0 186363 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1 1479286529906 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clkin Global clock in PIN 16 " "Automatically promoted signal \"clkin\" to use Global clock in PIN 16" {  } { { "lattice.vhd" "" { Text "E:/vhdl/lattice_12/lattice.vhd" 10 0 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1479286529909 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "gen_div:gen_100k\|tmp Global clock " "Automatically promoted some destinations of signal \"gen_div:gen_100k\|tmp\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "gen_div:gen_100k\|tmp " "Destination \"gen_div:gen_100k\|tmp\" may be non-global or may not use global clock" {  } { { "../gen_div/gen_div.vhd" "" { Text "E:/vhdl/gen_div/gen_div.vhd" 22 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1479286529909 ""}  } { { "../gen_div/gen_div.vhd" "" { Text "E:/vhdl/gen_div/gen_div.vhd" 22 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1479286529909 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "resetin Global clock in PIN 17 " "Automatically promoted signal \"resetin\" to use Global clock in PIN 17" {  } { { "lattice.vhd" "" { Text "E:/vhdl/lattice_12/lattice.vhd" 10 0 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1479286529909 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1479286529909 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1479286529910 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1479286529914 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1479286529914 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1479286529917 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 176242 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1479286529917 ""}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 176243 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1 1479286529922 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1479286529922 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479286529943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1479286530060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479286530112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1479286530113 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1479286530323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479286530323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1479286530336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X27_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } { { "loc" "" { Generic "E:/vhdl/lattice_12/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14"} 14 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1479286530555 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1479286530555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479286530683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1479286530684 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1479286530684 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Completed Fixed Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1479286530689 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1479286530689 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1479286530782 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Completed Auto Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1479286530812 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1479286530834 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/vhdl/lattice_12/lattice.fit.smsg " "Generated suppressed messages file E:/vhdl/lattice_12/lattice.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1479286530886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479286530961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 16:55:30 2016 " "Processing ended: Wed Nov 16 16:55:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479286530961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479286530961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479286530961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479286530961 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479286532268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479286532269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 16:55:32 2016 " "Processing started: Wed Nov 16 16:55:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479286532269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479286532269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lattice -c lattice " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lattice -c lattice" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479286532269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479286532417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479286532418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 16:55:32 2016 " "Processing started: Wed Nov 16 16:55:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479286532418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479286532418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lattice -c lattice " "Command: quartus_sta lattice -c lattice" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479286532418 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1479286532506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479286532676 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1479286532700 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lattice.sdc " "Synopsys Design Constraints File file not found: 'lattice.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1479286532820 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1479286532821 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkin clkin " "create_clock -period 1.000 -name clkin clkin" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1479286532822 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gen_div:gen_100k\|tmp gen_div:gen_100k\|tmp " "create_clock -period 1.000 -name gen_div:gen_100k\|tmp gen_div:gen_100k\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1479286532822 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1479286532822 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1479286532825 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1479286532922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479286532923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 16:55:32 2016 " "Processing ended: Wed Nov 16 16:55:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479286532923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479286532923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479286532923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479286532923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.550 " "Worst-case setup slack is -4.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479286532925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479286532925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.550       -92.771 clkin  " "   -4.550       -92.771 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479286532925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364        -0.966 gen_div:gen_100k\|tmp  " "   -0.364        -0.966 gen_div:gen_100k\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479286532925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479286532925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.783 " "Worst-case hold slack is -1.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479286532929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479286532929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.783        -1.783 clkin  " "   -1.783        -1.783 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479286532929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.070         0.000 gen_div:gen_100k\|tmp  " "    1.070         0.000 gen_div:gen_100k\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479286532929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479286532929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479286532933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479286532936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.583 " "Worst-case minimum pulse width slack is -1.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479286532938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479286532938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583       -70.119 clkin  " "   -1.583       -70.119 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479286532938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318        -7.908 gen_div:gen_100k\|tmp  " "   -1.318        -7.908 gen_div:gen_100k\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479286532938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479286532938 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1479286533005 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1479286533097 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1479286533097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479286533163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 16:55:33 2016 " "Processing ended: Wed Nov 16 16:55:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479286533163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479286533163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479286533163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479286533163 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1479286533805 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479286533805 ""}
