Analysis & Synthesis report for p8086
Fri Jan 19 15:40:21 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Jan 19 15:40:21 2018               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; p8086                                           ;
; Top-level Entity Name              ; p8086                                           ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; p8086              ; p8086              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 19 15:40:20 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off p8086 -c p8086
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file eu_control_system.vhd
    Info (12022): Found design unit 1: EU_Control_System-description
    Info (12023): Found entity 1: EU_Control_System
Info (12021): Found 2 design units, including 1 entities, in source file xor86.vhd
    Info (12022): Found design unit 1: XOR86-comportamento
    Info (12023): Found entity 1: XOR86
Info (12021): Found 2 design units, including 1 entities, in source file xchg86.vhd
    Info (12022): Found design unit 1: XCHG86-comportamento
    Info (12023): Found entity 1: XCHG86
Info (12021): Found 2 design units, including 1 entities, in source file test86.vhd
    Info (12022): Found design unit 1: TEST86-Behavioral
    Info (12023): Found entity 1: TEST86
Info (12021): Found 2 design units, including 1 entities, in source file shr86.vhd
    Info (12022): Found design unit 1: SHR86-Behavioral
    Info (12023): Found entity 1: SHR86
Info (12021): Found 2 design units, including 1 entities, in source file shlsal86.vhd
    Info (12022): Found design unit 1: SHLSAL86-Behavioral
    Info (12023): Found entity 1: SHLSAL86
Info (12021): Found 2 design units, including 1 entities, in source file sar86.vhd
    Info (12022): Found design unit 1: SAR86-Behavioral
    Info (12023): Found entity 1: SAR86
Info (12021): Found 2 design units, including 1 entities, in source file sahf86.vhd
    Info (12022): Found design unit 1: SAHF86-comportamento
    Info (12023): Found entity 1: SAHF86
Info (12021): Found 2 design units, including 1 entities, in source file ror86.vhd
    Info (12022): Found design unit 1: ROR86-Behavioral
    Info (12023): Found entity 1: ROR86
Info (12021): Found 2 design units, including 1 entities, in source file rol86.vhd
    Info (12022): Found design unit 1: ROL86-Behavioral
    Info (12023): Found entity 1: ROL86
Info (12021): Found 2 design units, including 1 entities, in source file or86.vhd
    Info (12022): Found design unit 1: OR86-comportamento
    Info (12023): Found entity 1: OR86
Info (12021): Found 2 design units, including 1 entities, in source file not86.vhd
    Info (12022): Found design unit 1: NOT86-comportamento
    Info (12023): Found entity 1: NOT86
Info (12021): Found 2 design units, including 1 entities, in source file neg86.vhd
    Info (12022): Found design unit 1: NEG86-comportamento
    Info (12023): Found entity 1: NEG86
Info (12021): Found 2 design units, including 1 entities, in source file mulb86.vhd
    Info (12022): Found design unit 1: MULB86-comportamento
    Info (12023): Found entity 1: MULB86
Info (12021): Found 2 design units, including 1 entities, in source file mul86.vhd
    Info (12022): Found design unit 1: MUL86-comportamento
    Info (12023): Found entity 1: MUL86
Info (12021): Found 2 design units, including 1 entities, in source file lahf86.vhd
    Info (12022): Found design unit 1: LAHF86-comportamento
    Info (12023): Found entity 1: LAHF86
Info (12021): Found 2 design units, including 1 entities, in source file inc86.vhd
    Info (12022): Found design unit 1: INC86-comportamento
    Info (12023): Found entity 1: INC86
Info (12021): Found 2 design units, including 1 entities, in source file idiv86.vhd
    Info (12022): Found design unit 1: IDIV86-comportamento
    Info (12023): Found entity 1: IDIV86
Info (12021): Found 2 design units, including 1 entities, in source file div86.vhd
    Info (12022): Found design unit 1: DIV86-comportamento
    Info (12023): Found entity 1: DIV86
Info (12021): Found 2 design units, including 1 entities, in source file dec86.vhd
    Info (12022): Found design unit 1: DEC86-comportamento
    Info (12023): Found entity 1: DEC86
Info (12021): Found 2 design units, including 1 entities, in source file das86.vhd
    Info (12022): Found design unit 1: DAS86-comportamento
    Info (12023): Found entity 1: DAS86
Info (12021): Found 2 design units, including 1 entities, in source file daa86.vhd
    Info (12022): Found design unit 1: DAA86-comportamento
    Info (12023): Found entity 1: DAA86
Info (12021): Found 2 design units, including 1 entities, in source file cmp86.vhd
    Info (12022): Found design unit 1: CMP86-comportamento
    Info (12023): Found entity 1: CMP86
Info (12021): Found 2 design units, including 1 entities, in source file clc86.vhd
    Info (12022): Found design unit 1: CLC86-comportamento
    Info (12023): Found entity 1: CLC86
Info (12021): Found 2 design units, including 1 entities, in source file and86.vhd
    Info (12022): Found design unit 1: AND86-Behavioral
    Info (12023): Found entity 1: AND86
Info (12021): Found 2 design units, including 1 entities, in source file add86.vhd
    Info (12022): Found design unit 1: ADD86-comportamento
    Info (12023): Found entity 1: ADD86
Error (10500): VHDL syntax error at ADC86.vhd(92) near text "=";  expecting "(", or "'", or "." File: C:/Users/Marcello/Desktop/p8086/p8086/ADC86.vhd Line: 92
Info (12021): Found 0 design units, including 0 entities, in source file adc86.vhd
Info (12021): Found 2 design units, including 1 entities, in source file aas86.vhd
    Info (12022): Found design unit 1: AAS86-comportamento
    Info (12023): Found entity 1: AAS86
Info (12021): Found 2 design units, including 1 entities, in source file aam86.vhd
    Info (12022): Found design unit 1: AAM86-comportamento
    Info (12023): Found entity 1: AAM86
Info (12021): Found 2 design units, including 1 entities, in source file aad86.vhd
    Info (12022): Found design unit 1: AAD86-comportamento
    Info (12023): Found entity 1: AAD86
Info (12021): Found 2 design units, including 1 entities, in source file aaa86.vhd
    Info (12022): Found design unit 1: AAA86-comportamento
    Info (12023): Found entity 1: AAA86
Info (12021): Found 2 design units, including 1 entities, in source file registradorgeral.vhd
    Info (12022): Found design unit 1: RegistradorGeral-description
    Info (12023): Found entity 1: RegistradorGeral
Info (12021): Found 2 design units, including 1 entities, in source file registertemp.vhd
    Info (12022): Found design unit 1: RegisterTemp-comportamento
    Info (12023): Found entity 1: RegisterTemp
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-SYN
    Info (12023): Found entity 1: Memory
Info (12021): Found 2 design units, including 1 entities, in source file instructionqueue.vhd
    Info (12022): Found design unit 1: InstructionQueue-description
    Info (12023): Found entity 1: InstructionQueue
Info (12021): Found 2 design units, including 1 entities, in source file databus.vhd
    Info (12022): Found design unit 1: DataBus-comportamento
    Info (12023): Found entity 1: DataBus
Info (12021): Found 2 design units, including 1 entities, in source file buscontrollogic.vhd
    Info (12022): Found design unit 1: BusControlLogic-comportamento
    Info (12023): Found entity 1: BusControlLogic
Info (12021): Found 2 design units, including 1 entities, in source file addressbus.vhd
    Info (12022): Found design unit 1: AddressBus-comportamento
    Info (12023): Found entity 1: AddressBus
Info (12021): Found 2 design units, including 1 entities, in source file registrador8.vhd
    Info (12022): Found design unit 1: Registrador8-description
    Info (12023): Found entity 1: Registrador8
Info (12021): Found 2 design units, including 1 entities, in source file registrador16.vhd
    Info (12022): Found design unit 1: Registrador16-description
    Info (12023): Found entity 1: Registrador16
Info (12021): Found 2 design units, including 1 entities, in source file biuregisters.vhd
    Info (12022): Found design unit 1: BIURegisters-comportamento
    Info (12023): Found entity 1: BIURegisters
Info (12021): Found 2 design units, including 1 entities, in source file p8086.vhd
    Info (12022): Found design unit 1: p8086-description
    Info (12023): Found entity 1: p8086
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ULA-comportamento
    Info (12023): Found entity 1: ULA
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 479 megabytes
    Error: Processing ended: Fri Jan 19 15:40:21 2018
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


