
---------- Begin Simulation Statistics ----------
final_tick                                98115954000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172048                       # Simulator instruction rate (inst/s)
host_mem_usage                                8594924                       # Number of bytes of host memory used
host_op_rate                                   179298                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2906.17                       # Real time elapsed on the host
host_tick_rate                               33761221                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000002                       # Number of instructions simulated
sim_ops                                     521070965                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.098116                       # Number of seconds simulated
sim_ticks                                 98115954000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 183589666                       # number of cc regfile reads
system.cpu.cc_regfile_writes                185927406                       # number of cc regfile writes
system.cpu.committedInsts                   500000002                       # Number of Instructions Simulated
system.cpu.committedOps                     521070965                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.392464                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.392464                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses              1                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                          636823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3005688                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 59519712                       # Number of branches executed
system.cpu.iew.exec_nop                       2072711                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.866399                       # Inst execution rate
system.cpu.iew.exec_refs                    224310912                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   74430325                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7840121                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             157304194                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2159                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            707723                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             78956470                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           594717013                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             149880587                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           5613290                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             562478938                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5785                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 25867                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2648153                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 32106                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          86179                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1364024                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1641664                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 565729693                       # num instructions consuming a value
system.cpu.iew.wb_count                     557618522                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.663412                       # average fanout of values written-back
system.cpu.iew.wb_producers                 375311821                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.841630                       # insts written-back per cycle
system.cpu.iew.wb_sent                      559361753                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                694247997                       # number of integer regfile reads
system.cpu.int_regfile_writes               404185079                       # number of integer regfile writes
system.cpu.ipc                               2.548006                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.548006                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1777      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             316812874     55.77%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5958537      1.05%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 14544      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  23      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             606185      0.11%     56.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd              9475352      1.67%     58.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2437414      0.43%     59.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               402878      0.07%     59.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   76      0.00%     59.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             5071230      0.89%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 15      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              46      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            152077859     26.77%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            75233421     13.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              568092231                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     9585793                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016874                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1850734     19.31%     19.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  76802      0.80%     20.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     20.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     20.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     20.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     20.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     20.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     20.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     20.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                  348      0.00%     20.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     20.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     20.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     20.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1130      0.01%     20.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    610      0.01%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   379      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5381722     56.14%     76.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2274068     23.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              536526326                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1260953087                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    518988009                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         616368163                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  592642142                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 568092231                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2160                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        71573312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            571970                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            341                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     62165415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     195595086                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.904430                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.236257                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            36259141     18.54%     18.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            25182622     12.87%     31.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            29994999     15.34%     46.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            31608308     16.16%     62.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            25182420     12.87%     75.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            18512974      9.46%     85.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            13300737      6.80%     92.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             9435365      4.82%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             6118520      3.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       195595086                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.895004                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               41149921                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           80984221                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     38630513                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          47932350                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads          34098347                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         14425685                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            157304194                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            78956470                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1464276846                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    167                       # number of misc regfile writes
system.cpu.numCycles                        196231909                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                   20331                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                   6840                       # number of predicate regfile writes
system.cpu.timesIdled                          106255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 36159095                       # number of vector regfile reads
system.cpu.vec_regfile_writes                28431886                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    45                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           25                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6312                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       217846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           17                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       436718                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             17                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                68374763                       # Number of BP lookups
system.cpu.branchPred.condPredicted          64008498                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2606960                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             39487417                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                39234516                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.359540                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  504482                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 32                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           13122                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12000                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1122                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          274                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        71972626                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1819                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2573358                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    185219242                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.822300                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.064829                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        50710422     27.38%     27.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        52449032     28.32%     55.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12519855      6.76%     62.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9492450      5.12%     67.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         7968983      4.30%     71.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5133539      2.77%     74.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         5867807      3.17%     77.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         4589588      2.48%     80.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        36487566     19.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    185219242                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            501673242                       # Number of instructions committed
system.cpu.commit.opsCommitted              522744205                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   207860299                       # Number of memory references committed
system.cpu.commit.loads                     136367108                       # Number of loads committed
system.cpu.commit.amos                              6                       # Number of atomic instructions committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.branches                   55860666                       # Number of branches committed
system.cpu.commit.vector                     36883642                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   454662231                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                470115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         1774      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    292737450     56.00%     56.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5467210      1.05%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         8458      0.00%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd           23      0.00%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc       595494      0.11%     57.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     57.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd      9101778      1.74%     58.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2200912      0.42%     59.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp       397712      0.08%     59.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           69      0.00%     59.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      4372968      0.84%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           12      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           46      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    136367108     26.09%     86.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     71493191     13.68%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    522744205                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      36487566                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    188106801                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        188106801                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    188106801                       # number of overall hits
system.cpu.dcache.overall_hits::total       188106801                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9082                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9082                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9082                       # number of overall misses
system.cpu.dcache.overall_misses::total          9082                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    606297376                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    606297376                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    606297376                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    606297376                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    188115883                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    188115883                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    188115883                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    188115883                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000048                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000048                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66758.134332                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66758.134332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66758.134332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66758.134332                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14563                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           75                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               782                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.622762                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           75                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks         2229                       # number of writebacks
system.cpu.dcache.writebacks::total              2229                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6339                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6339                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2743                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2743                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2743                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2743                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    164130928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    164130928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    164130928                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    164130928                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000015                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000015                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59836.284360                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59836.284360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59836.284360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59836.284360                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2229                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    115931411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       115931411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    397974500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    397974500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    115937133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    115937133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69551.642782                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69551.642782                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1561                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1561                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    106692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    106692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68348.494555                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68348.494555                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     72175267                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72175267                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2654                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2654                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    185328436                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    185328436                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     72177921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72177921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69829.855313                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69829.855313                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          476                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          476                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     35150488                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35150488                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73845.563025                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73845.563025                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          123                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          123                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     22994440                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     22994440                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          829                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          829                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.851628                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.851628                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32570.028329                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32570.028329                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     22288440                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     22288440                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.851628                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.851628                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31570.028329                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31570.028329                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       188500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       188500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 62833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 62833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        96500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        96500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data            6                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total               6                       # number of SwapReq hits
system.cpu.dcache.SwapReq_accesses::.cpu.data            6                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total            6                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.873806                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           188109562                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2741                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          68628.078074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.873806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999754                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999754                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1504929949                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1504929949                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 57887913                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              32987601                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  92684268                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               9387151                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2648153                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             38306581                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 34006                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              623515064                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                121877                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           72167273                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      613041016                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    68374763                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           39750998                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     120745982                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 5363510                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles             1                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  66636176                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                989065                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          195595086                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.267068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.428608                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 83012469     42.44%     42.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 11337736      5.80%     48.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  8888724      4.54%     52.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  9231287      4.72%     57.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 10680292      5.46%     62.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  6814299      3.48%     66.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  4893599      2.50%     68.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  9834226      5.03%     73.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 50902454     26.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            195595086                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.348439                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        3.124064                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     66385059                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         66385059                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     66385059                       # number of overall hits
system.cpu.icache.overall_hits::total        66385059                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       251117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         251117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       251117                       # number of overall misses
system.cpu.icache.overall_misses::total        251117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3386399496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3386399496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3386399496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3386399496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     66636176                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     66636176                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     66636176                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     66636176                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003768                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003768                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003768                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003768                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13485.345460                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13485.345460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13485.345460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13485.345460                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          733                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.578947                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks       215615                       # number of writebacks
system.cpu.icache.writebacks::total            215615                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        34988                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        34988                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        34988                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        34988                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       216129                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       216129                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       216129                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       216129                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2847972498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2847972498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2847972498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2847972498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003243                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003243                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003243                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003243                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13177.188152                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13177.188152                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13177.188152                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13177.188152                       # average overall mshr miss latency
system.cpu.icache.replacements                 215615                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     66385059                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        66385059                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       251117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        251117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3386399496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3386399496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     66636176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     66636176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003768                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003768                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13485.345460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13485.345460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        34988                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        34988                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       216129                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       216129                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2847972498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2847972498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13177.188152                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13177.188152                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.754121                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            66601188                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            216129                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            308.154796                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.754121                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999520                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999520                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         533305537                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        533305537                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    35347413                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                20937082                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                82136                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               86179                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                7463279                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                70944                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    646                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  98115954000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2648153                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 62604362                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 8268103                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        4554596                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  97334678                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20185194                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              613416396                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   944                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1864486                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               16249055                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 933959                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           676546288                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1087237337                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                752489974                       # Number of integer rename lookups
system.cpu.rename.vecLookups                 41762102                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                13722                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             573684209                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                102862000                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                  292488                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 147                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  42332262                       # count of insts added to the skid buffer
system.cpu.rob.reads                        743447753                       # The number of ROB reads
system.cpu.rob.writes                      1199885072                       # The number of ROB writes
system.cpu.thread0.numInsts                 500000002                       # Number of Instructions committed
system.cpu.thread0.numOps                   521070965                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               212378                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  256                       # number of demand (read+write) hits
system.l2.demand_hits::total                   212634                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              212378                       # number of overall hits
system.l2.overall_hits::.cpu.data                 256                       # number of overall hits
system.l2.overall_hits::total                  212634                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3748                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1770                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5518                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3748                       # number of overall misses
system.l2.overall_misses::.cpu.data              1770                       # number of overall misses
system.l2.overall_misses::total                  5518                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    283476000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    135691000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        419167000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    283476000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    135691000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       419167000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           216126                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2026                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               218152                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          216126                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2026                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              218152                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.017342                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.873643                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025294                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.017342                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.873643                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025294                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75633.938100                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76661.581921                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75963.573759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75633.938100                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76661.581921                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75963.573759                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        68                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.demand_mshr_hits::.cpu.data              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  19                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 19                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5499                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5624                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    245996000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    116142000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    362138000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    245996000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    116142000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     10975759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    373113759                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.017342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.864265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025207                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.017342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.864265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025780                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65633.938100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66328.954883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65855.246408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65633.938100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66328.954883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87806.072000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66343.129267                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          879                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              879                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       216943                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           216943                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       216943                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       216943                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          125                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            125                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     10975759                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     10975759                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87806.072000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87806.072000                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data                66                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    66                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 397                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     33288000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      33288000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.857451                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.857451                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83848.866499                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83848.866499                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           18                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               18                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data          379                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            379                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     27527000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27527000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.818575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.818575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72630.606860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72630.606860                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         212378                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             212378                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3748                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3748                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    283476000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    283476000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       216126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         216126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.017342                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.017342                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75633.938100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75633.938100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3748                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3748                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    245996000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    245996000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.017342                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65633.938100                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65633.938100                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1373                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1373                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    102403000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    102403000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.878439                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.878439                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74583.394028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74583.394028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     88615000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     88615000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.877799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.877799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64588.192420                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64588.192420                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                14                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          703                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             703                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          717                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           717                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.980474                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.980474                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          703                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          703                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     13438000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13438000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.980474                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.980474                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19115.220484                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19115.220484                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     359                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 364                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    3                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    92                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5189.923562                       # Cycle average of tags in use
system.l2.tags.total_refs                      430578                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    217913                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.975917                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    996000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    5152.962690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    36.960872                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.039314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.039596                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3679                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000282                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.039879                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7205001                       # Number of tag accesses
system.l2.tags.data_accesses                  7205001                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000771812                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36368                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5607                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5607                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5607                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  358848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      3.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   89863918500                       # Total gap between requests
system.mem_ctrls.avgGap                   16027094.44                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       239872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       112064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher         6912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2444780.794772682711                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1142158.797130994499                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 70447.258760792349                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3748                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         1751                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher          108                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     91173004                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     43907396                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher      7563272                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24325.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25075.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     70030.30                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       239872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       112064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher         6912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        358848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       239872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       239872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3748                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1751                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          108                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5607                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2444781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1142159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher        70447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          3657387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2444781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2444781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2444781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1142159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher        70447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         3657387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5607                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          223                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18           89                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21           69                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22           83                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26           56                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31           57                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                44566028                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              18682524                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          142643672                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7948.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25440.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4784                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          823                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   436.024301                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   260.500170                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   384.098501                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          225     27.34%     27.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          152     18.47%     45.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           90     10.94%     56.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           45      5.47%     62.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           42      5.10%     67.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           32      3.89%     71.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           29      3.52%     74.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           27      3.28%     78.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          181     21.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          823                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                358848                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                3.657387                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    695481.696000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1227792.686400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   10126795.660800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8516455780.507620                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 2318088625.507581                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 30424742736.993702                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  41271337213.051582                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   420.638393                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  93041043152                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4410350000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    664560848                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    587884.752000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1037842.696800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   5252658.096000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8516455780.507620                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 2196660712.109288                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 30508571144.212868                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  41228566022.373978                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   420.202468                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  93298996582                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4410350000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    406607418                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5228                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               379                       # Transaction distribution
system.membus.trans_dist::ReadExResp              379                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5228                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           703                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        11919                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  11919                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       358848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  358848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6312                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6312    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6312                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             7682860                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           30396908                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            217692                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          879                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       216965                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              196                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             463                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        216129                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1563                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          717                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          717                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       647870                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         7719                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                655589                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     27631424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       272320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               27903744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             199                       # Total snoops (count)
system.tol2bus.snoopTraffic                       192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           219070                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000196                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014009                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 219027     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     43      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             219070                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  98115954000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          436203000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         324193500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3399498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
